//
// Written by Synplify Pro 
// Product Version "S-2021.09M"
// Program "Synplify Pro", Mapper "map202109act, Build 055R"
// Sun May 21 19:45:55 2023
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\generic\acg5.v "
// file 1 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\polarfire_syn_comps.v "
// file 6 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v "
// file 7 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corereset_pf_c0\corereset_pf_c0.v "
// file 8 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_ccc_c0\pf_ccc_c0_0\pf_ccc_c0_pf_ccc_c0_0_pf_ccc.v "
// file 9 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_ccc_c0\pf_ccc_c0.v "
// file 10 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v "
// file 11 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0.v "
// file 12 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v "
// file 13 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_osc_c0\pf_osc_c0.v "
// file 14 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\clock_reset\clock_reset.v "
// file 15 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_nstagessync.v "
// file 16 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_graytobinconv.v "
// file 17 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_async.v "
// file 18 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_fwft.v "
// file 19 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_sync.v "
// file 20 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_sync_scntr.v "
// file 21 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_c1_corefifo_c1_0_lsram_top.v "
// file 22 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_c1_corefifo_c1_0_ram_wrapper.v "
// file 23 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo.v "
// file 24 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c1\corefifo_c1.v "
// file 25 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_nstagessync.v "
// file 26 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_graytobinconv.v "
// file 27 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_async.v "
// file 28 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_fwft.v "
// file 29 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_sync.v "
// file 30 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_sync_scntr.v "
// file 31 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_c3_corefifo_c3_0_lsram_top.v "
// file 32 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_c3_corefifo_c3_0_ram_wrapper.v "
// file 33 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo.v "
// file 34 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c3\corefifo_c3.v "
// file 35 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\controler\controler.v "
// file 36 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c7\pf_dpsram_c7_0\pf_dpsram_c7_pf_dpsram_c7_0_pf_dpsram.v "
// file 37 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c7\pf_dpsram_c7.v "
// file 38 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c8_event_status\pf_dpsram_c8_event_status_0\pf_dpsram_c8_event_status_pf_dpsram_c8_event_status_0_pf_dpsram.v "
// file 39 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c8_event_status\pf_dpsram_c8_event_status.v "
// file 40 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\event_info_ram_block\event_info_ram_block.v "
// file 41 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_nstagessync.v "
// file 42 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_graytobinconv.v "
// file 43 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_async.v "
// file 44 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync.v "
// file 45 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v "
// file 46 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v "
// file 47 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_lsram_top.v "
// file 48 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v "
// file 49 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v "
// file 50 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4.v "
// file 51 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\input_data_part\input_data_part.v "
// file 52 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v "
// file 53 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5.v "
// file 54 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\sample_ram_block\sample_ram_block.v "
// file 55 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_nstagessync.v "
// file 56 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_graytobinconv.v "
// file 57 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_async.v "
// file 58 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_sync.v "
// file 59 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_fwft.v "
// file 60 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_sync_scntr.v "
// file 61 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v "
// file 62 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v "
// file 63 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo.v "
// file 64 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5.v "
// file 65 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\trigger_top_part\trigger_top_part.v "
// file 66 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\data_block\data_block.v "
// file 67 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_sync_scntr.v "
// file 68 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_sync.v "
// file 69 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_nstagessync.v "
// file 70 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_graytobinconv.v "
// file 71 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v "
// file 72 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_fwft.v "
// file 73 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_lsram_top.v "
// file 74 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v "
// file 75 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo.v "
// file 76 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0.v "
// file 77 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\clock_gen.v "
// file 78 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v "
// file 79 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\tx_async.v "
// file 80 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\fifo_256x8_54sxa.v "
// file 81 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\coreuart.v "
// file 82 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0.v "
// file 83 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\uart_protocol\uart_protocol.v "
// file 84 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\top\top.v "
// file 85 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vhd2008\std.vhd "
// file 86 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 87 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vhd2008\std1164.vhd "
// file 88 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vhd2008\std_textio.vhd "
// file 89 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vhd2008\numeric.vhd "
// file 90 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vhd\umr_capim.vhd "
// file 91 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vhd2008\arith.vhd "
// file 92 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vhd2008\unsigned.vhd "
// file 93 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\vhd\hyperents.vhd "
// file 94 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd "
// file 95 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\adi_spi.vhd "
// file 96 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\cmd_table.vhd "
// file 97 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_anw_mux.vhd "
// file 98 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_cmd_mux.vhd "
// file 99 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\registers.vhd "
// file 100 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\system_controler.vhd "
// file 101 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd "
// file 102 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd "
// file 103 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\sample_ram_block_decoder.vhd "
// file 104 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\sample_ram_block_mux.vhd "
// file 105 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator.vhd "
// file 106 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\cmd_table_trigger.vhd "
// file 107 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_main.vhd "
// file 108 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_tx_arbiter.vhd "
// file 109 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_rx_protocol.vhd "
// file 110 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_tx_protocol.vhd "
// file 111 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\mko.vhd "
// file 112 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\answer_encoder.vhd "
// file 113 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd "
// file 114 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd "
// file 115 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_control.vhd "
// file 116 "\c:\microsemi\libero_soc_v2022.1\synplifypro\lib\nlconst.dat "
// file 117 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\designer\top\synthesis.fdc "
// file 118 "\c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc "
// file 119 "\c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\synwork\top_prem_autocp.sdc "
// file 120 "\c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/synthesis/synwork/top_prem_autocp.sdc "
// file 121 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\polarfire_syn_comps.v "
// file 122 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v "
// file 123 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corereset_pf_c0\corereset_pf_c0.v "
// file 124 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_ccc_c0\pf_ccc_c0_0\pf_ccc_c0_pf_ccc_c0_0_pf_ccc.v "
// file 125 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_ccc_c0\pf_ccc_c0.v "
// file 126 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v "
// file 127 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0.v "
// file 128 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v "
// file 129 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_osc_c0\pf_osc_c0.v "
// file 130 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\clock_reset\clock_reset.v "
// file 131 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_nstagessync.v "
// file 132 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_graytobinconv.v "
// file 133 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_async.v "
// file 134 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_fwft.v "
// file 135 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_sync.v "
// file 136 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_sync_scntr.v "
// file 137 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_c1_corefifo_c1_0_lsram_top.v "
// file 138 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_c1_corefifo_c1_0_ram_wrapper.v "
// file 139 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo.v "
// file 140 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c1\corefifo_c1.v "
// file 141 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_nstagessync.v "
// file 142 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_graytobinconv.v "
// file 143 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_async.v "
// file 144 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_fwft.v "
// file 145 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_sync.v "
// file 146 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_sync_scntr.v "
// file 147 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_c3_corefifo_c3_0_lsram_top.v "
// file 148 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_c3_corefifo_c3_0_ram_wrapper.v "
// file 149 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo.v "
// file 150 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c3\corefifo_c3.v "
// file 151 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\controler\controler.v "
// file 152 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_dpsram_c7\pf_dpsram_c7_0\pf_dpsram_c7_pf_dpsram_c7_0_pf_dpsram.v "
// file 153 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_dpsram_c7\pf_dpsram_c7.v "
// file 154 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_dpsram_c8_event_status\pf_dpsram_c8_event_status_0\pf_dpsram_c8_event_status_pf_dpsram_c8_event_status_0_pf_dpsram.v "
// file 155 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_dpsram_c8_event_status\pf_dpsram_c8_event_status.v "
// file 156 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\event_info_ram_block\event_info_ram_block.v "
// file 157 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_nstagessync.v "
// file 158 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_graytobinconv.v "
// file 159 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_async.v "
// file 160 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync.v "
// file 161 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v "
// file 162 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v "
// file 163 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_lsram_top.v "
// file 164 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v "
// file 165 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v "
// file 166 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4.v "
// file 167 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\input_data_part\input_data_part.v "
// file 168 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v "
// file 169 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5.v "
// file 170 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\sample_ram_block\sample_ram_block.v "
// file 171 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_nstagessync.v "
// file 172 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_graytobinconv.v "
// file 173 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_async.v "
// file 174 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_sync.v "
// file 175 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_fwft.v "
// file 176 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_sync_scntr.v "
// file 177 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v "
// file 178 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v "
// file 179 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo.v "
// file 180 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5.v "
// file 181 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\trigger_top_part\trigger_top_part.v "
// file 182 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\data_block\data_block.v "
// file 183 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_sync_scntr.v "
// file 184 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_sync.v "
// file 185 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_nstagessync.v "
// file 186 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_graytobinconv.v "
// file 187 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v "
// file 188 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_fwft.v "
// file 189 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_lsram_top.v "
// file 190 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v "
// file 191 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo.v "
// file 192 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0.v "
// file 193 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\clock_gen.v "
// file 194 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v "
// file 195 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\tx_async.v "
// file 196 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\fifo_256x8_54sxa.v "
// file 197 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\coreuart.v "
// file 198 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0.v "
// file 199 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\uart_protocol\uart_protocol.v "
// file 200 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\top\top.v "
// file 201 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\synchronizer.vhd "
// file 202 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\adi_spi.vhd "
// file 203 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\cmd_table.vhd "
// file 204 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\communication_anw_mux.vhd "
// file 205 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\communication_cmd_mux.vhd "
// file 206 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\registers.vhd "
// file 207 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\system_controler.vhd "
// file 208 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\fifos_reader.vhd "
// file 209 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd "
// file 210 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\sample_ram_block_decoder.vhd "
// file 211 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\test_generator.vhd "
// file 212 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\cmd_table_trigger.vhd "
// file 213 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_main.vhd "
// file 214 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\uart_rx_protocol.vhd "
// file 215 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\uart_tx_protocol.vhd "
// file 216 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\mko.vhd "
// file 217 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\answer_encoder.vhd "
// file 218 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\command_decoder.vhd "
// file 219 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_control.vhd "
// file 220 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\designer\top\synthesis.fdc "
// file 221 "\c:/vhdl_temp/digitizer/digitizer_ver2/digitizer/designer/top/synthesis.fdc "
// file 222 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\synthesis\synwork\top_prem_autocp.sdc "
// file 223 "\c:/vhdl_temp/digitizer/digitizer_ver2/digitizer/synthesis/synwork/top_prem_autocp.sdc "
// file 224 "\c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\sample_ram_block_mux.vhd "

`timescale 100 ps/100 ps
module COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  Command_Decoder_0_Fifo_Read_Enable,
  Communication_CMD_MUX_0_CMD_Fifo_Write_Enable,
  COREFIFO_C1_0_FULL,
  COREFIFO_C1_0_EMPTY,
  N_512_i,
  full_r_RNI7RFD_Y,
  Clock,
  dff_arst
)
;
output [9:0] fifo_MEMRADDR ;
output [9:0] fifo_MEMWADDR ;
input Command_Decoder_0_Fifo_Read_Enable ;
input Communication_CMD_MUX_0_CMD_Fifo_Write_Enable ;
output COREFIFO_C1_0_FULL ;
output COREFIFO_C1_0_EMPTY ;
output N_512_i ;
output full_r_RNI7RFD_Y ;
input Clock ;
input dff_arst ;
wire Command_Decoder_0_Fifo_Read_Enable ;
wire Communication_CMD_MUX_0_CMD_Fifo_Write_Enable ;
wire COREFIFO_C1_0_FULL ;
wire COREFIFO_C1_0_EMPTY ;
wire N_512_i ;
wire full_r_RNI7RFD_Y ;
wire Clock ;
wire dff_arst ;
wire [9:0] memwaddr_r_s;
wire [9:0] memraddr_r_s;
wire [10:0] sc_r_Z;
wire [10:0] sc_r_4;
wire [0:0] sc_r_RNIJJVF1_Y;
wire [1:1] sc_r_RNI0DFI2_Y;
wire [2:2] sc_r_RNIE7VK3_Y;
wire [3:3] sc_r_RNIT2FN4_Y;
wire [4:4] sc_r_RNIDVUP5_Y;
wire [5:5] sc_r_RNIUSES6_Y;
wire [6:6] sc_r_RNIGRUU7_Y;
wire [7:7] sc_r_RNI3RE19_Y;
wire [8:8] sc_r_RNINRU3A_Y;
wire [10:10] sc_r_RNO_FCO_0;
wire [10:10] sc_r_RNO_Y_0;
wire [9:9] sc_r_RNICTE6B_Y;
wire [8:8] memraddr_r_RNIHTD72_S;
wire [8:8] memraddr_r_RNIHTD72_Y;
wire [8:0] memraddr_r_cry;
wire [0:0] memraddr_r_RNIC90M4_Y;
wire [1:1] memraddr_r_RNI8MI47_Y;
wire [2:2] memraddr_r_RNI545J9_Y;
wire [3:3] memraddr_r_RNI3JN1C_Y;
wire [4:4] memraddr_r_RNI23AGE_Y;
wire [5:5] memraddr_r_RNI2KSUG_Y;
wire [6:6] memraddr_r_RNI36FDJ_Y;
wire [7:7] memraddr_r_RNI5P1SL_Y;
wire [9:9] memraddr_r_RNO_FCO_0;
wire [9:9] memraddr_r_RNO_Y_0;
wire [8:8] memraddr_r_RNI8DKAO_Y;
wire [8:8] memwaddr_r_RNI3148_S;
wire [8:8] memwaddr_r_RNI3148_Y;
wire [8:0] memwaddr_r_cry;
wire [0:0] memwaddr_r_RNILT1H_Y;
wire [1:1] memwaddr_r_RNI8RVP_Y;
wire [2:2] memwaddr_r_RNISPT21_Y;
wire [3:3] memwaddr_r_RNIHPRB1_Y;
wire [4:4] memwaddr_r_RNI7QPK1_Y;
wire [5:5] memwaddr_r_RNIURNT1_Y;
wire [6:6] memwaddr_r_RNIMUL62_Y;
wire [7:7] memwaddr_r_RNIF2KF2_Y;
wire [9:9] memwaddr_r_RNO_FCO_0;
wire [9:9] memwaddr_r_RNO_Y_0;
wire [8:8] memwaddr_r_RNI97IO2_Y;
wire VCC ;
wire GND ;
wire empty_r_RNO_0 ;
wire N_538_i ;
wire full_r_RNO_0 ;
wire sc_r_cmb_cry_0_cy ;
wire full_r_RNI7RFD_S ;
wire sc_r_cmb_cry_0 ;
wire sc_r_cmb_cry_1 ;
wire sc_r_cmb_cry_2 ;
wire sc_r_cmb_cry_3 ;
wire sc_r_cmb_cry_4 ;
wire sc_r_cmb_cry_5 ;
wire sc_r_cmb_cry_6 ;
wire sc_r_cmb_cry_7 ;
wire sc_r_cmb_cry_8 ;
wire sc_r_cmb_cry_9 ;
wire memraddr_r_cry_cy ;
wire memraddr_r_0_sqmuxa_0_233_a2_i_5 ;
wire memraddr_r_0_sqmuxa_0_233_a2_i_6 ;
wire memwaddr_r_cry_cy ;
wire memwaddr_r_0_sqmuxa_0_219_a2_i_5 ;
wire memwaddr_r_0_sqmuxa_0_219_a2_i_6 ;
wire emptyi_0_128_a2_0_a2_6 ;
wire emptyi_0_128_a2_0_a2_5 ;
wire fulli_0_156_a2_0_a2_6 ;
wire fulli_0_156_a2_0_a2_5 ;
wire emptyi_0_128_a2_0_a2_7 ;
wire fulli_0_156_a2_0_a2_7 ;
wire N_3 ;
wire N_2 ;
// @20:628
  SLE \memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[9]),
	.EN(full_r_RNI7RFD_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:628
  SLE \memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[8]),
	.EN(full_r_RNI7RFD_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:628
  SLE \memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[7]),
	.EN(full_r_RNI7RFD_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:628
  SLE \memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[6]),
	.EN(full_r_RNI7RFD_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:628
  SLE \memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[5]),
	.EN(full_r_RNI7RFD_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:628
  SLE \memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[4]),
	.EN(full_r_RNI7RFD_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:628
  SLE \memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[3]),
	.EN(full_r_RNI7RFD_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:628
  SLE \memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[2]),
	.EN(full_r_RNI7RFD_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:628
  SLE \memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[1]),
	.EN(full_r_RNI7RFD_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:628
  SLE \memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[0]),
	.EN(full_r_RNI7RFD_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:644
  SLE \memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[9]),
	.EN(N_512_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:644
  SLE \memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[8]),
	.EN(N_512_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:644
  SLE \memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[7]),
	.EN(N_512_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:644
  SLE \memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[6]),
	.EN(N_512_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:644
  SLE \memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[5]),
	.EN(N_512_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:644
  SLE \memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[4]),
	.EN(N_512_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:644
  SLE \memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[3]),
	.EN(N_512_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:644
  SLE \memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[2]),
	.EN(N_512_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:644
  SLE \memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[1]),
	.EN(N_512_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:644
  SLE \memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[0]),
	.EN(N_512_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:328
  SLE \genblk3.empty_r  (
	.Q(COREFIFO_C1_0_EMPTY),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(empty_r_RNO_0),
	.EN(N_538_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:546
  SLE \genblk7.full_r  (
	.Q(COREFIFO_C1_0_FULL),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(full_r_RNO_0),
	.EN(N_538_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[4]  (
	.Q(sc_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[4]),
	.EN(N_538_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[3]  (
	.Q(sc_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[3]),
	.EN(N_538_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[2]  (
	.Q(sc_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[2]),
	.EN(N_538_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[1]  (
	.Q(sc_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[1]),
	.EN(N_538_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[0]  (
	.Q(sc_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[0]),
	.EN(N_538_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[10]  (
	.Q(sc_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[10]),
	.EN(N_538_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[9]  (
	.Q(sc_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[9]),
	.EN(N_538_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[8]  (
	.Q(sc_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[8]),
	.EN(N_538_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[7]  (
	.Q(sc_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[7]),
	.EN(N_538_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[6]  (
	.Q(sc_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[6]),
	.EN(N_538_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:361
  SLE \sc_r[5]  (
	.Q(sc_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[5]),
	.EN(N_538_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:546
  ARI1 \genblk7.full_r_RNI7RFD  (
	.FCO(sc_r_cmb_cry_0_cy),
	.S(full_r_RNI7RFD_S),
	.Y(full_r_RNI7RFD_Y),
	.B(COREFIFO_C1_0_FULL),
	.C(Communication_CMD_MUX_0_CMD_Fifo_Write_Enable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk7.full_r_RNI7RFD .INIT=20'h44400;
// @20:546
  ARI1 \sc_r_RNIJJVF1[0]  (
	.FCO(sc_r_cmb_cry_0),
	.S(sc_r_4[0]),
	.Y(sc_r_RNIJJVF1_Y[0]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(GND),
	.A(sc_r_Z[0]),
	.FCI(sc_r_cmb_cry_0_cy)
);
defparam \sc_r_RNIJJVF1[0] .INIT=20'h5BB44;
// @20:546
  ARI1 \sc_r_RNI0DFI2[1]  (
	.FCO(sc_r_cmb_cry_1),
	.S(sc_r_4[1]),
	.Y(sc_r_RNI0DFI2_Y[1]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(GND),
	.A(sc_r_Z[1]),
	.FCI(sc_r_cmb_cry_0)
);
defparam \sc_r_RNI0DFI2[1] .INIT=20'h5BB44;
// @20:546
  ARI1 \sc_r_RNIE7VK3[2]  (
	.FCO(sc_r_cmb_cry_2),
	.S(sc_r_4[2]),
	.Y(sc_r_RNIE7VK3_Y[2]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(GND),
	.A(sc_r_Z[2]),
	.FCI(sc_r_cmb_cry_1)
);
defparam \sc_r_RNIE7VK3[2] .INIT=20'h5BB44;
// @20:546
  ARI1 \sc_r_RNIT2FN4[3]  (
	.FCO(sc_r_cmb_cry_3),
	.S(sc_r_4[3]),
	.Y(sc_r_RNIT2FN4_Y[3]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(GND),
	.A(sc_r_Z[3]),
	.FCI(sc_r_cmb_cry_2)
);
defparam \sc_r_RNIT2FN4[3] .INIT=20'h5BB44;
// @20:546
  ARI1 \sc_r_RNIDVUP5[4]  (
	.FCO(sc_r_cmb_cry_4),
	.S(sc_r_4[4]),
	.Y(sc_r_RNIDVUP5_Y[4]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(GND),
	.A(sc_r_Z[4]),
	.FCI(sc_r_cmb_cry_3)
);
defparam \sc_r_RNIDVUP5[4] .INIT=20'h5BB44;
// @20:546
  ARI1 \sc_r_RNIUSES6[5]  (
	.FCO(sc_r_cmb_cry_5),
	.S(sc_r_4[5]),
	.Y(sc_r_RNIUSES6_Y[5]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(GND),
	.A(sc_r_Z[5]),
	.FCI(sc_r_cmb_cry_4)
);
defparam \sc_r_RNIUSES6[5] .INIT=20'h5BB44;
// @20:546
  ARI1 \sc_r_RNIGRUU7[6]  (
	.FCO(sc_r_cmb_cry_6),
	.S(sc_r_4[6]),
	.Y(sc_r_RNIGRUU7_Y[6]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(GND),
	.A(sc_r_Z[6]),
	.FCI(sc_r_cmb_cry_5)
);
defparam \sc_r_RNIGRUU7[6] .INIT=20'h5BB44;
// @20:546
  ARI1 \sc_r_RNI3RE19[7]  (
	.FCO(sc_r_cmb_cry_7),
	.S(sc_r_4[7]),
	.Y(sc_r_RNI3RE19_Y[7]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(GND),
	.A(sc_r_Z[7]),
	.FCI(sc_r_cmb_cry_6)
);
defparam \sc_r_RNI3RE19[7] .INIT=20'h5BB44;
// @20:546
  ARI1 \sc_r_RNINRU3A[8]  (
	.FCO(sc_r_cmb_cry_8),
	.S(sc_r_4[8]),
	.Y(sc_r_RNINRU3A_Y[8]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(GND),
	.A(sc_r_Z[8]),
	.FCI(sc_r_cmb_cry_7)
);
defparam \sc_r_RNINRU3A[8] .INIT=20'h5BB44;
// @20:546
  ARI1 \sc_r_RNO[10]  (
	.FCO(sc_r_RNO_FCO_0[10]),
	.S(sc_r_4[10]),
	.Y(sc_r_RNO_Y_0[10]),
	.B(sc_r_Z[10]),
	.C(COREFIFO_C1_0_EMPTY),
	.D(Command_Decoder_0_Fifo_Read_Enable),
	.A(VCC),
	.FCI(sc_r_cmb_cry_9)
);
defparam \sc_r_RNO[10] .INIT=20'h49A00;
// @20:546
  ARI1 \sc_r_RNICTE6B[9]  (
	.FCO(sc_r_cmb_cry_9),
	.S(sc_r_4[9]),
	.Y(sc_r_RNICTE6B_Y[9]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(GND),
	.A(sc_r_Z[9]),
	.FCI(sc_r_cmb_cry_8)
);
defparam \sc_r_RNICTE6B[9] .INIT=20'h5BB44;
  ARI1 \memraddr_r_RNIHTD72[8]  (
	.FCO(memraddr_r_cry_cy),
	.S(memraddr_r_RNIHTD72_S[8]),
	.Y(memraddr_r_RNIHTD72_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(fifo_MEMRADDR[9]),
	.D(memraddr_r_0_sqmuxa_0_233_a2_i_5),
	.A(memraddr_r_0_sqmuxa_0_233_a2_i_6),
	.FCI(VCC)
);
defparam \memraddr_r_RNIHTD72[8] .INIT=20'h4FFF7;
  ARI1 \memraddr_r_RNIC90M4[0]  (
	.FCO(memraddr_r_cry[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_RNIC90M4_Y[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_RNIHTD72_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_cy)
);
defparam \memraddr_r_RNIC90M4[0] .INIT=20'h48800;
  ARI1 \memraddr_r_RNI8MI47[1]  (
	.FCO(memraddr_r_cry[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_RNI8MI47_Y[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_RNIHTD72_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[0])
);
defparam \memraddr_r_RNI8MI47[1] .INIT=20'h48800;
  ARI1 \memraddr_r_RNI545J9[2]  (
	.FCO(memraddr_r_cry[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_RNI545J9_Y[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_RNIHTD72_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[1])
);
defparam \memraddr_r_RNI545J9[2] .INIT=20'h48800;
  ARI1 \memraddr_r_RNI3JN1C[3]  (
	.FCO(memraddr_r_cry[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_RNI3JN1C_Y[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_RNIHTD72_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[2])
);
defparam \memraddr_r_RNI3JN1C[3] .INIT=20'h48800;
  ARI1 \memraddr_r_RNI23AGE[4]  (
	.FCO(memraddr_r_cry[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_RNI23AGE_Y[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_RNIHTD72_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[3])
);
defparam \memraddr_r_RNI23AGE[4] .INIT=20'h48800;
  ARI1 \memraddr_r_RNI2KSUG[5]  (
	.FCO(memraddr_r_cry[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_RNI2KSUG_Y[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_RNIHTD72_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[4])
);
defparam \memraddr_r_RNI2KSUG[5] .INIT=20'h48800;
  ARI1 \memraddr_r_RNI36FDJ[6]  (
	.FCO(memraddr_r_cry[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_RNI36FDJ_Y[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_RNIHTD72_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[5])
);
defparam \memraddr_r_RNI36FDJ[6] .INIT=20'h48800;
  ARI1 \memraddr_r_RNI5P1SL[7]  (
	.FCO(memraddr_r_cry[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_RNI5P1SL_Y[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_RNIHTD72_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[6])
);
defparam \memraddr_r_RNI5P1SL[7] .INIT=20'h48800;
  ARI1 \memraddr_r_RNO[9]  (
	.FCO(memraddr_r_RNO_FCO_0[9]),
	.S(memraddr_r_s[9]),
	.Y(memraddr_r_RNO_Y_0[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_RNIHTD72_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[8])
);
defparam \memraddr_r_RNO[9] .INIT=20'h48800;
  ARI1 \memraddr_r_RNI8DKAO[8]  (
	.FCO(memraddr_r_cry[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_RNI8DKAO_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_RNIHTD72_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[7])
);
defparam \memraddr_r_RNI8DKAO[8] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNI3148[8]  (
	.FCO(memwaddr_r_cry_cy),
	.S(memwaddr_r_RNI3148_S[8]),
	.Y(memwaddr_r_RNI3148_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(fifo_MEMWADDR[9]),
	.D(memwaddr_r_0_sqmuxa_0_219_a2_i_5),
	.A(memwaddr_r_0_sqmuxa_0_219_a2_i_6),
	.FCI(VCC)
);
defparam \memwaddr_r_RNI3148[8] .INIT=20'h4FFF7;
  ARI1 \memwaddr_r_RNILT1H[0]  (
	.FCO(memwaddr_r_cry[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_RNILT1H_Y[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_RNI3148_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_cy)
);
defparam \memwaddr_r_RNILT1H[0] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNI8RVP[1]  (
	.FCO(memwaddr_r_cry[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_RNI8RVP_Y[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_RNI3148_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[0])
);
defparam \memwaddr_r_RNI8RVP[1] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNISPT21[2]  (
	.FCO(memwaddr_r_cry[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_RNISPT21_Y[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_RNI3148_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[1])
);
defparam \memwaddr_r_RNISPT21[2] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNIHPRB1[3]  (
	.FCO(memwaddr_r_cry[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_RNIHPRB1_Y[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_RNI3148_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[2])
);
defparam \memwaddr_r_RNIHPRB1[3] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNI7QPK1[4]  (
	.FCO(memwaddr_r_cry[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_RNI7QPK1_Y[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_RNI3148_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[3])
);
defparam \memwaddr_r_RNI7QPK1[4] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNIURNT1[5]  (
	.FCO(memwaddr_r_cry[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_RNIURNT1_Y[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_RNI3148_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[4])
);
defparam \memwaddr_r_RNIURNT1[5] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNIMUL62[6]  (
	.FCO(memwaddr_r_cry[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_RNIMUL62_Y[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_RNI3148_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[5])
);
defparam \memwaddr_r_RNIMUL62[6] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNIF2KF2[7]  (
	.FCO(memwaddr_r_cry[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_RNIF2KF2_Y[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_RNI3148_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[6])
);
defparam \memwaddr_r_RNIF2KF2[7] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNO[9]  (
	.FCO(memwaddr_r_RNO_FCO_0[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_RNO_Y_0[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_RNI3148_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[8])
);
defparam \memwaddr_r_RNO[9] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNI97IO2[8]  (
	.FCO(memwaddr_r_cry[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_RNI97IO2_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_RNI3148_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[7])
);
defparam \memwaddr_r_RNI97IO2[8] .INIT=20'h48800;
  CFG4 \memwaddr_r_RNII483[4]  (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[5]),
	.D(fifo_MEMWADDR[4]),
	.Y(memwaddr_r_0_sqmuxa_0_219_a2_i_6)
);
defparam \memwaddr_r_RNII483[4] .INIT=16'h7FFF;
  CFG4 \memwaddr_r_RNI2K73[0]  (
	.A(fifo_MEMWADDR[3]),
	.B(fifo_MEMWADDR[2]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(memwaddr_r_0_sqmuxa_0_219_a2_i_5)
);
defparam \memwaddr_r_RNI2K73[0] .INIT=16'h7FFF;
  CFG4 \memraddr_r_RNIUFIS[4]  (
	.A(fifo_MEMRADDR[7]),
	.B(fifo_MEMRADDR[6]),
	.C(fifo_MEMRADDR[5]),
	.D(fifo_MEMRADDR[4]),
	.Y(memraddr_r_0_sqmuxa_0_233_a2_i_6)
);
defparam \memraddr_r_RNIUFIS[4] .INIT=16'h7FFF;
  CFG4 \memraddr_r_RNIEVHS[0]  (
	.A(fifo_MEMRADDR[3]),
	.B(fifo_MEMRADDR[2]),
	.C(fifo_MEMRADDR[1]),
	.D(fifo_MEMRADDR[0]),
	.Y(memraddr_r_0_sqmuxa_0_233_a2_i_5)
);
defparam \memraddr_r_RNIEVHS[0] .INIT=16'h7FFF;
// @20:328
  CFG2 \genblk3.empty_r_RNIO78O  (
	.A(Command_Decoder_0_Fifo_Read_Enable),
	.B(COREFIFO_C1_0_EMPTY),
	.Y(N_512_i)
);
defparam \genblk3.empty_r_RNIO78O .INIT=4'h2;
// @20:328
  CFG4 \genblk3.empty_r_RNO_0  (
	.A(sc_r_Z[9]),
	.B(sc_r_Z[8]),
	.C(sc_r_Z[2]),
	.D(sc_r_Z[1]),
	.Y(emptyi_0_128_a2_0_a2_6)
);
defparam \genblk3.empty_r_RNO_0 .INIT=16'h0001;
// @20:328
  CFG4 \genblk3.empty_r_RNO_2  (
	.A(sc_r_Z[6]),
	.B(sc_r_Z[5]),
	.C(sc_r_Z[4]),
	.D(sc_r_Z[3]),
	.Y(emptyi_0_128_a2_0_a2_5)
);
defparam \genblk3.empty_r_RNO_2 .INIT=16'h0001;
// @20:546
  CFG4 \genblk7.full_r_RNO_1  (
	.A(sc_r_Z[9]),
	.B(sc_r_Z[8]),
	.C(sc_r_Z[2]),
	.D(sc_r_Z[1]),
	.Y(fulli_0_156_a2_0_a2_6)
);
defparam \genblk7.full_r_RNO_1 .INIT=16'h8000;
// @20:546
  CFG4 \genblk7.full_r_RNO_2  (
	.A(sc_r_Z[6]),
	.B(sc_r_Z[5]),
	.C(sc_r_Z[4]),
	.D(sc_r_Z[3]),
	.Y(fulli_0_156_a2_0_a2_5)
);
defparam \genblk7.full_r_RNO_2 .INIT=16'h8000;
// @20:372
  CFG4 \genblk3.sc_r5_0_x2_i_x2  (
	.A(COREFIFO_C1_0_FULL),
	.B(Communication_CMD_MUX_0_CMD_Fifo_Write_Enable),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(COREFIFO_C1_0_EMPTY),
	.Y(N_538_i)
);
defparam \genblk3.sc_r5_0_x2_i_x2 .INIT=16'h44B4;
// @20:328
  CFG4 \genblk3.empty_r_RNO_1  (
	.A(sc_r_Z[10]),
	.B(sc_r_Z[7]),
	.C(sc_r_Z[0]),
	.D(emptyi_0_128_a2_0_a2_5),
	.Y(emptyi_0_128_a2_0_a2_7)
);
defparam \genblk3.empty_r_RNO_1 .INIT=16'h1000;
// @20:546
  CFG4 \genblk7.full_r_RNO_0  (
	.A(sc_r_Z[10]),
	.B(sc_r_Z[7]),
	.C(sc_r_Z[0]),
	.D(fulli_0_156_a2_0_a2_5),
	.Y(fulli_0_156_a2_0_a2_7)
);
defparam \genblk7.full_r_RNO_0 .INIT=16'h4000;
// @20:546
  CFG4 \genblk7.full_r_RNO  (
	.A(COREFIFO_C1_0_FULL),
	.B(Communication_CMD_MUX_0_CMD_Fifo_Write_Enable),
	.C(fulli_0_156_a2_0_a2_7),
	.D(fulli_0_156_a2_0_a2_6),
	.Y(full_r_RNO_0)
);
defparam \genblk7.full_r_RNO .INIT=16'h4000;
// @20:328
  CFG4 \genblk3.empty_r_RNO  (
	.A(COREFIFO_C1_0_EMPTY),
	.B(Command_Decoder_0_Fifo_Read_Enable),
	.C(emptyi_0_128_a2_0_a2_6),
	.D(emptyi_0_128_a2_0_a2_7),
	.Y(empty_r_RNO_0)
);
defparam \genblk3.empty_r_RNO .INIT=16'h4000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 */

module COREFIFO_C1_COREFIFO_C1_0_LSRAM_top (
  RDATA_int,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  N_836_i,
  N_835_i,
  N_834_i,
  N_833_i,
  N_832_i,
  N_831_i,
  N_830_i,
  N_232_i,
  N_230_i,
  N_228_i,
  N_226_i,
  N_224_i,
  N_222_i,
  N_220_i,
  N_218_i,
  N_216_i,
  N_214_i,
  N_212_i,
  N_210_i,
  N_208_i,
  N_856_i,
  N_855_i,
  N_854_i,
  N_853_i,
  N_852_i,
  N_851_i,
  N_850_i,
  N_849_i,
  N_848_i,
  N_847_i,
  N_846_i,
  N_845_i,
  N_844_i,
  N_843_i,
  N_842_i,
  N_841_i,
  N_840_i,
  N_839_i,
  N_838_i,
  N_837_i,
  full_r_RNI7RFD_Y,
  N_512_i,
  Clock
)
;
output [39:0] RDATA_int ;
input [9:0] fifo_MEMWADDR ;
input [9:0] fifo_MEMRADDR ;
input N_836_i ;
input N_835_i ;
input N_834_i ;
input N_833_i ;
input N_832_i ;
input N_831_i ;
input N_830_i ;
input N_232_i ;
input N_230_i ;
input N_228_i ;
input N_226_i ;
input N_224_i ;
input N_222_i ;
input N_220_i ;
input N_218_i ;
input N_216_i ;
input N_214_i ;
input N_212_i ;
input N_210_i ;
input N_208_i ;
input N_856_i ;
input N_855_i ;
input N_854_i ;
input N_853_i ;
input N_852_i ;
input N_851_i ;
input N_850_i ;
input N_849_i ;
input N_848_i ;
input N_847_i ;
input N_846_i ;
input N_845_i ;
input N_844_i ;
input N_843_i ;
input N_842_i ;
input N_841_i ;
input N_840_i ;
input N_839_i ;
input N_838_i ;
input N_837_i ;
input full_r_RNI7RFD_Y ;
input N_512_i ;
input Clock ;
wire N_836_i ;
wire N_835_i ;
wire N_834_i ;
wire N_833_i ;
wire N_832_i ;
wire N_831_i ;
wire N_830_i ;
wire N_232_i ;
wire N_230_i ;
wire N_228_i ;
wire N_226_i ;
wire N_224_i ;
wire N_222_i ;
wire N_220_i ;
wire N_218_i ;
wire N_216_i ;
wire N_214_i ;
wire N_212_i ;
wire N_210_i ;
wire N_208_i ;
wire N_856_i ;
wire N_855_i ;
wire N_854_i ;
wire N_853_i ;
wire N_852_i ;
wire N_851_i ;
wire N_850_i ;
wire N_849_i ;
wire N_848_i ;
wire N_847_i ;
wire N_846_i ;
wire N_845_i ;
wire N_844_i ;
wire N_843_i ;
wire N_842_i ;
wire N_841_i ;
wire N_840_i ;
wire N_839_i ;
wire N_838_i ;
wire N_837_i ;
wire full_r_RNI7RFD_Y ;
wire N_512_i ;
wire Clock ;
wire [19:0] COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1_B_DOUT;
wire [19:0] COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0_B_DOUT;
wire GND ;
wire VCC ;
wire COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1_SB_CORRECT ;
wire COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1_DB_DETECT ;
wire Z_ACCESS_BUSY_0__1_ ;
wire COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0_SB_CORRECT ;
wire COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0_DB_DETECT ;
wire Z_ACCESS_BUSY_0__0_ ;
// @21:57
  RAM1K20 COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT(RDATA_int[39:20]),
	.A_WEN({GND, GND}),
	.A_REN(N_512_i),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNI7RFD_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({N_856_i, N_855_i, N_854_i, N_853_i, N_852_i, N_851_i, N_850_i, N_849_i, N_848_i, N_847_i, N_846_i, N_845_i, N_844_i, N_843_i, N_842_i, N_841_i, N_840_i, N_839_i, N_838_i, N_837_i}),
	.B_DOUT(COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1_B_DOUT[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1_SB_CORRECT),
	.DB_DETECT(COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1.RAMINDEX="core%1024-1024%40-40%SPEED%0%1%TWO-PORT%ECC_EN-0";
// @21:30
  RAM1K20 COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT(RDATA_int[19:0]),
	.A_WEN({GND, GND}),
	.A_REN(N_512_i),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNI7RFD_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({N_836_i, N_835_i, N_834_i, N_833_i, N_832_i, N_831_i, N_830_i, N_232_i, N_230_i, N_228_i, N_226_i, N_224_i, N_222_i, N_220_i, N_218_i, N_216_i, N_214_i, N_212_i, N_210_i, N_208_i}),
	.B_DOUT(COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0_B_DOUT[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0_SB_CORRECT),
	.DB_DETECT(COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0.RAMINDEX="core%1024-1024%40-40%SPEED%0%0%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C1_COREFIFO_C1_0_LSRAM_top */

module COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  RDATA_int,
  Clock,
  N_512_i,
  full_r_RNI7RFD_Y,
  N_837_i,
  N_838_i,
  N_839_i,
  N_840_i,
  N_841_i,
  N_842_i,
  N_843_i,
  N_844_i,
  N_845_i,
  N_846_i,
  N_847_i,
  N_848_i,
  N_849_i,
  N_850_i,
  N_851_i,
  N_852_i,
  N_853_i,
  N_854_i,
  N_855_i,
  N_856_i,
  N_208_i,
  N_210_i,
  N_212_i,
  N_214_i,
  N_216_i,
  N_218_i,
  N_220_i,
  N_222_i,
  N_224_i,
  N_226_i,
  N_228_i,
  N_230_i,
  N_232_i,
  N_830_i,
  N_831_i,
  N_832_i,
  N_833_i,
  N_834_i,
  N_835_i,
  N_836_i
)
;
input [9:0] fifo_MEMRADDR ;
input [9:0] fifo_MEMWADDR ;
output [39:0] RDATA_int ;
input Clock ;
input N_512_i ;
input full_r_RNI7RFD_Y ;
input N_837_i ;
input N_838_i ;
input N_839_i ;
input N_840_i ;
input N_841_i ;
input N_842_i ;
input N_843_i ;
input N_844_i ;
input N_845_i ;
input N_846_i ;
input N_847_i ;
input N_848_i ;
input N_849_i ;
input N_850_i ;
input N_851_i ;
input N_852_i ;
input N_853_i ;
input N_854_i ;
input N_855_i ;
input N_856_i ;
input N_208_i ;
input N_210_i ;
input N_212_i ;
input N_214_i ;
input N_216_i ;
input N_218_i ;
input N_220_i ;
input N_222_i ;
input N_224_i ;
input N_226_i ;
input N_228_i ;
input N_230_i ;
input N_232_i ;
input N_830_i ;
input N_831_i ;
input N_832_i ;
input N_833_i ;
input N_834_i ;
input N_835_i ;
input N_836_i ;
wire Clock ;
wire N_512_i ;
wire full_r_RNI7RFD_Y ;
wire N_837_i ;
wire N_838_i ;
wire N_839_i ;
wire N_840_i ;
wire N_841_i ;
wire N_842_i ;
wire N_843_i ;
wire N_844_i ;
wire N_845_i ;
wire N_846_i ;
wire N_847_i ;
wire N_848_i ;
wire N_849_i ;
wire N_850_i ;
wire N_851_i ;
wire N_852_i ;
wire N_853_i ;
wire N_854_i ;
wire N_855_i ;
wire N_856_i ;
wire N_208_i ;
wire N_210_i ;
wire N_212_i ;
wire N_214_i ;
wire N_216_i ;
wire N_218_i ;
wire N_220_i ;
wire N_222_i ;
wire N_224_i ;
wire N_226_i ;
wire N_228_i ;
wire N_230_i ;
wire N_232_i ;
wire N_830_i ;
wire N_831_i ;
wire N_832_i ;
wire N_833_i ;
wire N_834_i ;
wire N_835_i ;
wire N_836_i ;
wire GND ;
wire VCC ;
// @22:53
  COREFIFO_C1_COREFIFO_C1_0_LSRAM_top L3_syncnonpipe (
	.RDATA_int(RDATA_int[39:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.N_836_i(N_836_i),
	.N_835_i(N_835_i),
	.N_834_i(N_834_i),
	.N_833_i(N_833_i),
	.N_832_i(N_832_i),
	.N_831_i(N_831_i),
	.N_830_i(N_830_i),
	.N_232_i(N_232_i),
	.N_230_i(N_230_i),
	.N_228_i(N_228_i),
	.N_226_i(N_226_i),
	.N_224_i(N_224_i),
	.N_222_i(N_222_i),
	.N_220_i(N_220_i),
	.N_218_i(N_218_i),
	.N_216_i(N_216_i),
	.N_214_i(N_214_i),
	.N_212_i(N_212_i),
	.N_210_i(N_210_i),
	.N_208_i(N_208_i),
	.N_856_i(N_856_i),
	.N_855_i(N_855_i),
	.N_854_i(N_854_i),
	.N_853_i(N_853_i),
	.N_852_i(N_852_i),
	.N_851_i(N_851_i),
	.N_850_i(N_850_i),
	.N_849_i(N_849_i),
	.N_848_i(N_848_i),
	.N_847_i(N_847_i),
	.N_846_i(N_846_i),
	.N_845_i(N_845_i),
	.N_844_i(N_844_i),
	.N_843_i(N_843_i),
	.N_842_i(N_842_i),
	.N_841_i(N_841_i),
	.N_840_i(N_840_i),
	.N_839_i(N_839_i),
	.N_838_i(N_838_i),
	.N_837_i(N_837_i),
	.full_r_RNI7RFD_Y(full_r_RNI7RFD_Y),
	.N_512_i(N_512_i),
	.Clock(Clock)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s */

module COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 (
  COREFIFO_C1_0_Q,
  N_836_i,
  N_835_i,
  N_834_i,
  N_833_i,
  N_832_i,
  N_831_i,
  N_830_i,
  N_232_i,
  N_230_i,
  N_228_i,
  N_226_i,
  N_224_i,
  N_222_i,
  N_220_i,
  N_218_i,
  N_216_i,
  N_214_i,
  N_212_i,
  N_210_i,
  N_208_i,
  N_856_i,
  N_855_i,
  N_854_i,
  N_853_i,
  N_852_i,
  N_851_i,
  N_850_i,
  N_849_i,
  N_848_i,
  N_847_i,
  N_846_i,
  N_845_i,
  N_844_i,
  N_843_i,
  N_842_i,
  N_841_i,
  N_840_i,
  N_839_i,
  N_838_i,
  N_837_i,
  COREFIFO_C1_0_FULL,
  Communication_CMD_MUX_0_CMD_Fifo_Write_Enable,
  COREFIFO_C1_0_EMPTY,
  Command_Decoder_0_Fifo_Read_Enable,
  Clock,
  dff_arst
)
;
output [39:0] COREFIFO_C1_0_Q ;
input N_836_i ;
input N_835_i ;
input N_834_i ;
input N_833_i ;
input N_832_i ;
input N_831_i ;
input N_830_i ;
input N_232_i ;
input N_230_i ;
input N_228_i ;
input N_226_i ;
input N_224_i ;
input N_222_i ;
input N_220_i ;
input N_218_i ;
input N_216_i ;
input N_214_i ;
input N_212_i ;
input N_210_i ;
input N_208_i ;
input N_856_i ;
input N_855_i ;
input N_854_i ;
input N_853_i ;
input N_852_i ;
input N_851_i ;
input N_850_i ;
input N_849_i ;
input N_848_i ;
input N_847_i ;
input N_846_i ;
input N_845_i ;
input N_844_i ;
input N_843_i ;
input N_842_i ;
input N_841_i ;
input N_840_i ;
input N_839_i ;
input N_838_i ;
input N_837_i ;
output COREFIFO_C1_0_FULL ;
input Communication_CMD_MUX_0_CMD_Fifo_Write_Enable ;
output COREFIFO_C1_0_EMPTY ;
input Command_Decoder_0_Fifo_Read_Enable ;
input Clock ;
input dff_arst ;
wire N_836_i ;
wire N_835_i ;
wire N_834_i ;
wire N_833_i ;
wire N_832_i ;
wire N_831_i ;
wire N_830_i ;
wire N_232_i ;
wire N_230_i ;
wire N_228_i ;
wire N_226_i ;
wire N_224_i ;
wire N_222_i ;
wire N_220_i ;
wire N_218_i ;
wire N_216_i ;
wire N_214_i ;
wire N_212_i ;
wire N_210_i ;
wire N_208_i ;
wire N_856_i ;
wire N_855_i ;
wire N_854_i ;
wire N_853_i ;
wire N_852_i ;
wire N_851_i ;
wire N_850_i ;
wire N_849_i ;
wire N_848_i ;
wire N_847_i ;
wire N_846_i ;
wire N_845_i ;
wire N_844_i ;
wire N_843_i ;
wire N_842_i ;
wire N_841_i ;
wire N_840_i ;
wire N_839_i ;
wire N_838_i ;
wire N_837_i ;
wire COREFIFO_C1_0_FULL ;
wire Communication_CMD_MUX_0_CMD_Fifo_Write_Enable ;
wire COREFIFO_C1_0_EMPTY ;
wire Command_Decoder_0_Fifo_Read_Enable ;
wire Clock ;
wire dff_arst ;
wire [39:0] RDATA_r_Z;
wire [39:0] RDATA_int;
wire [9:0] fifo_MEMRADDR;
wire [9:0] fifo_MEMWADDR;
wire re_pulse_d1_Z ;
wire VCC ;
wire re_pulse_Z ;
wire GND ;
wire RE_d1_Z ;
wire REN_d1_Z ;
wire N_512_i ;
wire re_set_Z ;
wire N_539_i_i ;
wire N_151_i ;
wire full_r_RNI7RFD_Y ;
// @23:1110
  SLE re_pulse_d1 (
	.Q(re_pulse_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(re_pulse_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1110
  SLE RE_d1 (
	.Q(RE_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_Fifo_Read_Enable),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_512_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(REN_d1_Z),
	.EN(N_539_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[14]  (
	.Q(RDATA_r_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[14]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[13]  (
	.Q(RDATA_r_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[13]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[12]  (
	.Q(RDATA_r_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[12]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[11]  (
	.Q(RDATA_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[11]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[10]  (
	.Q(RDATA_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[10]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[9]  (
	.Q(RDATA_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[9]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[8]  (
	.Q(RDATA_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[8]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[7]  (
	.Q(RDATA_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[7]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[6]  (
	.Q(RDATA_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[6]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[5]  (
	.Q(RDATA_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[5]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[4]  (
	.Q(RDATA_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[4]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[3]  (
	.Q(RDATA_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[3]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[2]  (
	.Q(RDATA_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[2]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[1]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[0]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[29]  (
	.Q(RDATA_r_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[29]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[28]  (
	.Q(RDATA_r_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[28]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[27]  (
	.Q(RDATA_r_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[27]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[26]  (
	.Q(RDATA_r_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[26]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[25]  (
	.Q(RDATA_r_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[25]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[24]  (
	.Q(RDATA_r_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[24]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[23]  (
	.Q(RDATA_r_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[23]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[22]  (
	.Q(RDATA_r_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[22]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[21]  (
	.Q(RDATA_r_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[21]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[20]  (
	.Q(RDATA_r_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[20]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[19]  (
	.Q(RDATA_r_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[19]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[18]  (
	.Q(RDATA_r_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[18]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[17]  (
	.Q(RDATA_r_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[17]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[16]  (
	.Q(RDATA_r_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[16]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[15]  (
	.Q(RDATA_r_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[15]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[39]  (
	.Q(RDATA_r_Z[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[39]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[38]  (
	.Q(RDATA_r_Z[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[38]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[37]  (
	.Q(RDATA_r_Z[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[37]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[36]  (
	.Q(RDATA_r_Z[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[36]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[35]  (
	.Q(RDATA_r_Z[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[35]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[34]  (
	.Q(RDATA_r_Z[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[34]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[33]  (
	.Q(RDATA_r_Z[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[33]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[32]  (
	.Q(RDATA_r_Z[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[32]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[31]  (
	.Q(RDATA_r_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[31]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1055
  SLE \RDATA_r[30]  (
	.Q(RDATA_r_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[30]),
	.EN(N_151_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:1141
  CFG4 \Q[39]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[39]),
	.C(RDATA_int[39]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[39])
);
defparam \Q[39] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[38]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[38]),
	.C(RDATA_int[38]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[38])
);
defparam \Q[38] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[37]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[37]),
	.C(RDATA_int[37]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[37])
);
defparam \Q[37] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[36]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[36]),
	.C(RDATA_int[36]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[36])
);
defparam \Q[36] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[35]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[35]),
	.C(RDATA_int[35]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[35])
);
defparam \Q[35] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[34]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[34]),
	.C(RDATA_int[34]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[34])
);
defparam \Q[34] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[33]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[33]),
	.C(RDATA_int[33]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[33])
);
defparam \Q[33] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[32]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[32]),
	.C(RDATA_int[32]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[32])
);
defparam \Q[32] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[31]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[31]),
	.C(RDATA_int[31]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[31])
);
defparam \Q[31] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[30]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[30]),
	.C(RDATA_int[30]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[30])
);
defparam \Q[30] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[29]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[29]),
	.C(RDATA_int[29]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[29])
);
defparam \Q[29] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[28]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[28]),
	.C(RDATA_int[28]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[28])
);
defparam \Q[28] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[27]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[27]),
	.C(RDATA_int[27]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[27])
);
defparam \Q[27] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[26]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[26]),
	.C(RDATA_int[26]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[26])
);
defparam \Q[26] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[25]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[25]),
	.C(RDATA_int[25]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[25])
);
defparam \Q[25] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[24]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[24]),
	.C(RDATA_int[24]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[24])
);
defparam \Q[24] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[23]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[23]),
	.C(RDATA_int[23]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[23])
);
defparam \Q[23] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[22]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[22]),
	.C(RDATA_int[22]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[22])
);
defparam \Q[22] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[21]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[21]),
	.C(RDATA_int[21]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[21])
);
defparam \Q[21] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[20]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[20]),
	.C(RDATA_int[20]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[20])
);
defparam \Q[20] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[19]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[19]),
	.C(RDATA_int[19]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[19])
);
defparam \Q[19] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[18]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[18]),
	.C(RDATA_int[18]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[18])
);
defparam \Q[18] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[17]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[17]),
	.C(RDATA_int[17]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[17])
);
defparam \Q[17] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[16]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[16]),
	.C(RDATA_int[16]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[16])
);
defparam \Q[16] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[15]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[15]),
	.C(RDATA_int[15]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[15])
);
defparam \Q[15] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[14]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[14]),
	.C(RDATA_int[14]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[14])
);
defparam \Q[14] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[13]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[13]),
	.C(RDATA_int[13]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[13])
);
defparam \Q[13] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[12]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[12]),
	.C(RDATA_int[12]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[12])
);
defparam \Q[12] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[11]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[11]),
	.C(RDATA_int[11]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[11])
);
defparam \Q[11] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[10]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[10]),
	.C(RDATA_int[10]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[10])
);
defparam \Q[10] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[9]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[9]),
	.C(RDATA_int[9]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[9])
);
defparam \Q[9] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[8]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[8]),
	.C(RDATA_int[8]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[8])
);
defparam \Q[8] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[7]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[7]),
	.C(RDATA_int[7]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[7])
);
defparam \Q[7] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[6]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[6]),
	.C(RDATA_int[6]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[6])
);
defparam \Q[6] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[5]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[5]),
	.C(RDATA_int[5]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[5])
);
defparam \Q[5] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[4]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[4]),
	.C(RDATA_int[4]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[4])
);
defparam \Q[4] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[3]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[3]),
	.C(RDATA_int[3]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[3])
);
defparam \Q[3] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[2]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[2]),
	.C(RDATA_int[2]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[2])
);
defparam \Q[2] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[1]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[1]),
	.C(RDATA_int[1]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[1])
);
defparam \Q[1] .INIT=16'hF0D8;
// @23:1141
  CFG4 \Q[0]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[0]),
	.C(RDATA_int[0]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C1_0_Q[0])
);
defparam \Q[0] .INIT=16'hF0D8;
// @23:1136
  CFG4 re_pulse (
	.A(REN_d1_Z),
	.B(re_set_Z),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.D(COREFIFO_C1_0_EMPTY),
	.Y(re_pulse_Z)
);
defparam re_pulse.INIT=16'hEECE;
// @23:1136
  CFG3 REN_d1_RNIBQ521 (
	.A(REN_d1_Z),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.Y(N_151_i)
);
defparam REN_d1_RNIBQ521.INIT=8'h8A;
// @23:1040
  CFG3 re_set_RNO (
	.A(REN_d1_Z),
	.B(COREFIFO_C1_0_EMPTY),
	.C(Command_Decoder_0_Fifo_Read_Enable),
	.Y(N_539_i_i)
);
defparam re_set_RNO.INIT=8'h9A;
// @23:613
  COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 \genblk16.fifo_corefifo_sync_scntr  (
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.Command_Decoder_0_Fifo_Read_Enable(Command_Decoder_0_Fifo_Read_Enable),
	.Communication_CMD_MUX_0_CMD_Fifo_Write_Enable(Communication_CMD_MUX_0_CMD_Fifo_Write_Enable),
	.COREFIFO_C1_0_FULL(COREFIFO_C1_0_FULL),
	.COREFIFO_C1_0_EMPTY(COREFIFO_C1_0_EMPTY),
	.N_512_i(N_512_i),
	.full_r_RNI7RFD_Y(full_r_RNI7RFD_Y),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @23:1230
  COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s \genblk22.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.RDATA_int(RDATA_int[39:0]),
	.Clock(Clock),
	.N_512_i(N_512_i),
	.full_r_RNI7RFD_Y(full_r_RNI7RFD_Y),
	.N_837_i(N_837_i),
	.N_838_i(N_838_i),
	.N_839_i(N_839_i),
	.N_840_i(N_840_i),
	.N_841_i(N_841_i),
	.N_842_i(N_842_i),
	.N_843_i(N_843_i),
	.N_844_i(N_844_i),
	.N_845_i(N_845_i),
	.N_846_i(N_846_i),
	.N_847_i(N_847_i),
	.N_848_i(N_848_i),
	.N_849_i(N_849_i),
	.N_850_i(N_850_i),
	.N_851_i(N_851_i),
	.N_852_i(N_852_i),
	.N_853_i(N_853_i),
	.N_854_i(N_854_i),
	.N_855_i(N_855_i),
	.N_856_i(N_856_i),
	.N_208_i(N_208_i),
	.N_210_i(N_210_i),
	.N_212_i(N_212_i),
	.N_214_i(N_214_i),
	.N_216_i(N_216_i),
	.N_218_i(N_218_i),
	.N_220_i(N_220_i),
	.N_222_i(N_222_i),
	.N_224_i(N_224_i),
	.N_226_i(N_226_i),
	.N_228_i(N_228_i),
	.N_230_i(N_230_i),
	.N_232_i(N_232_i),
	.N_830_i(N_830_i),
	.N_831_i(N_831_i),
	.N_832_i(N_832_i),
	.N_833_i(N_833_i),
	.N_834_i(N_834_i),
	.N_835_i(N_835_i),
	.N_836_i(N_836_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 */

module COREFIFO_C1 (
  COREFIFO_C1_0_Q,
  dff_arst,
  Clock,
  Command_Decoder_0_Fifo_Read_Enable,
  COREFIFO_C1_0_EMPTY,
  Communication_CMD_MUX_0_CMD_Fifo_Write_Enable,
  COREFIFO_C1_0_FULL,
  N_837_i,
  N_838_i,
  N_839_i,
  N_840_i,
  N_841_i,
  N_842_i,
  N_843_i,
  N_844_i,
  N_845_i,
  N_846_i,
  N_847_i,
  N_848_i,
  N_849_i,
  N_850_i,
  N_851_i,
  N_852_i,
  N_853_i,
  N_854_i,
  N_855_i,
  N_856_i,
  N_208_i,
  N_210_i,
  N_212_i,
  N_214_i,
  N_216_i,
  N_218_i,
  N_220_i,
  N_222_i,
  N_224_i,
  N_226_i,
  N_228_i,
  N_230_i,
  N_232_i,
  N_830_i,
  N_831_i,
  N_832_i,
  N_833_i,
  N_834_i,
  N_835_i,
  N_836_i
)
;
output [39:0] COREFIFO_C1_0_Q ;
input dff_arst ;
input Clock ;
input Command_Decoder_0_Fifo_Read_Enable ;
output COREFIFO_C1_0_EMPTY ;
input Communication_CMD_MUX_0_CMD_Fifo_Write_Enable ;
output COREFIFO_C1_0_FULL ;
input N_837_i ;
input N_838_i ;
input N_839_i ;
input N_840_i ;
input N_841_i ;
input N_842_i ;
input N_843_i ;
input N_844_i ;
input N_845_i ;
input N_846_i ;
input N_847_i ;
input N_848_i ;
input N_849_i ;
input N_850_i ;
input N_851_i ;
input N_852_i ;
input N_853_i ;
input N_854_i ;
input N_855_i ;
input N_856_i ;
input N_208_i ;
input N_210_i ;
input N_212_i ;
input N_214_i ;
input N_216_i ;
input N_218_i ;
input N_220_i ;
input N_222_i ;
input N_224_i ;
input N_226_i ;
input N_228_i ;
input N_230_i ;
input N_232_i ;
input N_830_i ;
input N_831_i ;
input N_832_i ;
input N_833_i ;
input N_834_i ;
input N_835_i ;
input N_836_i ;
wire dff_arst ;
wire Clock ;
wire Command_Decoder_0_Fifo_Read_Enable ;
wire COREFIFO_C1_0_EMPTY ;
wire Communication_CMD_MUX_0_CMD_Fifo_Write_Enable ;
wire COREFIFO_C1_0_FULL ;
wire N_837_i ;
wire N_838_i ;
wire N_839_i ;
wire N_840_i ;
wire N_841_i ;
wire N_842_i ;
wire N_843_i ;
wire N_844_i ;
wire N_845_i ;
wire N_846_i ;
wire N_847_i ;
wire N_848_i ;
wire N_849_i ;
wire N_850_i ;
wire N_851_i ;
wire N_852_i ;
wire N_853_i ;
wire N_854_i ;
wire N_855_i ;
wire N_856_i ;
wire N_208_i ;
wire N_210_i ;
wire N_212_i ;
wire N_214_i ;
wire N_216_i ;
wire N_218_i ;
wire N_220_i ;
wire N_222_i ;
wire N_224_i ;
wire N_226_i ;
wire N_228_i ;
wire N_230_i ;
wire N_232_i ;
wire N_830_i ;
wire N_831_i ;
wire N_832_i ;
wire N_833_i ;
wire N_834_i ;
wire N_835_i ;
wire N_836_i ;
wire GND ;
wire VCC ;
// @24:143
  COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 COREFIFO_C1_0 (
	.COREFIFO_C1_0_Q(COREFIFO_C1_0_Q[39:0]),
	.N_836_i(N_836_i),
	.N_835_i(N_835_i),
	.N_834_i(N_834_i),
	.N_833_i(N_833_i),
	.N_832_i(N_832_i),
	.N_831_i(N_831_i),
	.N_830_i(N_830_i),
	.N_232_i(N_232_i),
	.N_230_i(N_230_i),
	.N_228_i(N_228_i),
	.N_226_i(N_226_i),
	.N_224_i(N_224_i),
	.N_222_i(N_222_i),
	.N_220_i(N_220_i),
	.N_218_i(N_218_i),
	.N_216_i(N_216_i),
	.N_214_i(N_214_i),
	.N_212_i(N_212_i),
	.N_210_i(N_210_i),
	.N_208_i(N_208_i),
	.N_856_i(N_856_i),
	.N_855_i(N_855_i),
	.N_854_i(N_854_i),
	.N_853_i(N_853_i),
	.N_852_i(N_852_i),
	.N_851_i(N_851_i),
	.N_850_i(N_850_i),
	.N_849_i(N_849_i),
	.N_848_i(N_848_i),
	.N_847_i(N_847_i),
	.N_846_i(N_846_i),
	.N_845_i(N_845_i),
	.N_844_i(N_844_i),
	.N_843_i(N_843_i),
	.N_842_i(N_842_i),
	.N_841_i(N_841_i),
	.N_840_i(N_840_i),
	.N_839_i(N_839_i),
	.N_838_i(N_838_i),
	.N_837_i(N_837_i),
	.COREFIFO_C1_0_FULL(COREFIFO_C1_0_FULL),
	.Communication_CMD_MUX_0_CMD_Fifo_Write_Enable(Communication_CMD_MUX_0_CMD_Fifo_Write_Enable),
	.COREFIFO_C1_0_EMPTY(COREFIFO_C1_0_EMPTY),
	.Command_Decoder_0_Fifo_Read_Enable(Command_Decoder_0_Fifo_Read_Enable),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C1 */

module COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 (
  state_reg_0,
  state_reg,
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  COREFIFO_C3_0_FULL,
  COREFIFO_C3_0_EMPTY,
  N_511_i,
  full_r_RNIAEA71_Y,
  Clock,
  dff_arst
)
;
input [1:0] state_reg_0 ;
input [1:0] state_reg ;
output [9:0] fifo_MEMRADDR ;
output [9:0] fifo_MEMWADDR ;
output COREFIFO_C3_0_FULL ;
output COREFIFO_C3_0_EMPTY ;
output N_511_i ;
output full_r_RNIAEA71_Y ;
input Clock ;
input dff_arst ;
wire COREFIFO_C3_0_FULL ;
wire COREFIFO_C3_0_EMPTY ;
wire N_511_i ;
wire full_r_RNIAEA71_Y ;
wire Clock ;
wire dff_arst ;
wire [9:0] memwaddr_r_s;
wire [9:0] memraddr_r_s;
wire [10:0] sc_r_Z;
wire [10:0] sc_r_4;
wire [0:0] sc_r_RNIER3Q2_Y;
wire [1:1] sc_r_RNIJ9TC4_Y;
wire [2:2] sc_r_RNIPOMV5_Y;
wire [3:3] sc_r_RNI09GI7_Y;
wire [4:4] sc_r_RNI8Q959_Y;
wire [5:5] sc_r_RNIHC3OA_Y;
wire [6:6] sc_r_RNIRVSAC_Y;
wire [7:7] sc_r_RNI6KMTD_Y;
wire [8:8] sc_r_RNII9GGF_Y;
wire [10:10] sc_r_RNO_FCO;
wire [10:10] sc_r_RNO_Y;
wire [9:9] sc_r_RNIVV93H_Y;
wire [8:8] memraddr_r_RNIP69J_S;
wire [8:8] memraddr_r_RNIP69J_Y;
wire [8:0] memraddr_r_cry;
wire [0:0] memraddr_r_RNI00G81_Y;
wire [1:1] memraddr_r_RNI8QMT1_Y;
wire [2:2] memraddr_r_RNIHLTI2_Y;
wire [3:3] memraddr_r_RNIRH483_Y;
wire [4:4] memraddr_r_RNI6FBT3_Y;
wire [5:5] memraddr_r_RNIIDII4_Y;
wire [6:6] memraddr_r_RNIVCP75_Y;
wire [7:7] memraddr_r_RNIDD0T5_Y;
wire [9:9] memraddr_r_RNO_FCO;
wire [9:9] memraddr_r_RNO_Y;
wire [8:8] memraddr_r_RNISE7I6_Y;
wire [8:8] memwaddr_r_RNIBAVJ3_S;
wire [8:8] memwaddr_r_RNIBAVJ3_Y;
wire [8:0] memwaddr_r_cry;
wire [0:0] memwaddr_r_RNI9KHJ7_Y;
wire [1:1] memwaddr_r_RNI8V3JB_Y;
wire [2:2] memwaddr_r_RNI8BMIF_Y;
wire [3:3] memwaddr_r_RNI9O8IJ_Y;
wire [4:4] memwaddr_r_RNIB6RHN_Y;
wire [5:5] memwaddr_r_RNIELDHR_Y;
wire [6:6] memwaddr_r_RNII50HV_Y;
wire [7:7] memwaddr_r_RNINMIG31_Y;
wire [9:9] memwaddr_r_RNO_FCO;
wire [9:9] memwaddr_r_RNO_Y;
wire [8:8] memwaddr_r_RNIT85G71_Y;
wire VCC ;
wire GND ;
wire empty_r_RNO ;
wire N_540_i ;
wire full_r_RNO ;
wire sc_r_cmb_cry_0_cy ;
wire full_r_RNIAEA71_S ;
wire sc_r_cmb_cry_0 ;
wire sc_r_cmb_cry_1 ;
wire sc_r_cmb_cry_2 ;
wire sc_r_cmb_cry_3 ;
wire sc_r_cmb_cry_4 ;
wire sc_r_cmb_cry_5 ;
wire sc_r_cmb_cry_6 ;
wire sc_r_cmb_cry_7 ;
wire sc_r_cmb_cry_8 ;
wire sc_r_cmb_cry_9 ;
wire memraddr_r_cry_cy ;
wire memraddr_r_0_sqmuxa_0_261_a2_i_5 ;
wire memraddr_r_0_sqmuxa_0_261_a2_i_6 ;
wire memwaddr_r_cry_cy ;
wire memwaddr_r_0_sqmuxa_0_247_a2_i_5 ;
wire memwaddr_r_0_sqmuxa_0_247_a2_i_6 ;
wire emptyi_0_175_a2_0_a2_7 ;
wire emptyi_0_175_a2_0_a2_6 ;
wire emptyi_0_175_a2_0_a2_5 ;
wire fulli_0_203_a2_0_a2_7 ;
wire fulli_0_203_a2_0_a2_6 ;
wire fulli_0_203_a2_0_a2_5 ;
wire N_3 ;
wire N_2 ;
// @30:628
  SLE \memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[9]),
	.EN(full_r_RNIAEA71_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[8]),
	.EN(full_r_RNIAEA71_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[7]),
	.EN(full_r_RNIAEA71_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[6]),
	.EN(full_r_RNIAEA71_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[5]),
	.EN(full_r_RNIAEA71_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[4]),
	.EN(full_r_RNIAEA71_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[3]),
	.EN(full_r_RNIAEA71_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[2]),
	.EN(full_r_RNIAEA71_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[1]),
	.EN(full_r_RNIAEA71_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[0]),
	.EN(full_r_RNIAEA71_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[9]),
	.EN(N_511_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[8]),
	.EN(N_511_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[7]),
	.EN(N_511_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[6]),
	.EN(N_511_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[5]),
	.EN(N_511_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[4]),
	.EN(N_511_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[3]),
	.EN(N_511_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[2]),
	.EN(N_511_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[1]),
	.EN(N_511_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[0]),
	.EN(N_511_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:328
  SLE \genblk3.empty_r  (
	.Q(COREFIFO_C3_0_EMPTY),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(empty_r_RNO),
	.EN(N_540_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:546
  SLE \genblk7.full_r  (
	.Q(COREFIFO_C3_0_FULL),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(full_r_RNO),
	.EN(N_540_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[10]  (
	.Q(sc_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[10]),
	.EN(N_540_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[9]  (
	.Q(sc_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[9]),
	.EN(N_540_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[8]  (
	.Q(sc_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[8]),
	.EN(N_540_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[7]  (
	.Q(sc_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[7]),
	.EN(N_540_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[6]  (
	.Q(sc_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[6]),
	.EN(N_540_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[5]  (
	.Q(sc_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[5]),
	.EN(N_540_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[4]  (
	.Q(sc_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[4]),
	.EN(N_540_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[3]  (
	.Q(sc_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[3]),
	.EN(N_540_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[2]  (
	.Q(sc_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[2]),
	.EN(N_540_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[1]  (
	.Q(sc_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[1]),
	.EN(N_540_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[0]  (
	.Q(sc_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[0]),
	.EN(N_540_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:546
  ARI1 \genblk7.full_r_RNIAEA71  (
	.FCO(sc_r_cmb_cry_0_cy),
	.S(full_r_RNIAEA71_S),
	.Y(full_r_RNIAEA71_Y),
	.B(state_reg[0]),
	.C(state_reg[1]),
	.D(COREFIFO_C3_0_FULL),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk7.full_r_RNIAEA71 .INIT=20'h40E00;
// @30:546
  ARI1 \sc_r_RNIER3Q2[0]  (
	.FCO(sc_r_cmb_cry_0),
	.S(sc_r_4[0]),
	.Y(sc_r_RNIER3Q2_Y[0]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[0]),
	.D(state_reg_0[1]),
	.A(sc_r_Z[0]),
	.FCI(sc_r_cmb_cry_0_cy)
);
defparam \sc_r_RNIER3Q2[0] .INIT=20'h5FB04;
// @30:546
  ARI1 \sc_r_RNIJ9TC4[1]  (
	.FCO(sc_r_cmb_cry_1),
	.S(sc_r_4[1]),
	.Y(sc_r_RNIJ9TC4_Y[1]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[0]),
	.D(state_reg_0[1]),
	.A(sc_r_Z[1]),
	.FCI(sc_r_cmb_cry_0)
);
defparam \sc_r_RNIJ9TC4[1] .INIT=20'h5FB04;
// @30:546
  ARI1 \sc_r_RNIPOMV5[2]  (
	.FCO(sc_r_cmb_cry_2),
	.S(sc_r_4[2]),
	.Y(sc_r_RNIPOMV5_Y[2]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[0]),
	.D(state_reg_0[1]),
	.A(sc_r_Z[2]),
	.FCI(sc_r_cmb_cry_1)
);
defparam \sc_r_RNIPOMV5[2] .INIT=20'h5FB04;
// @30:546
  ARI1 \sc_r_RNI09GI7[3]  (
	.FCO(sc_r_cmb_cry_3),
	.S(sc_r_4[3]),
	.Y(sc_r_RNI09GI7_Y[3]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[0]),
	.D(state_reg_0[1]),
	.A(sc_r_Z[3]),
	.FCI(sc_r_cmb_cry_2)
);
defparam \sc_r_RNI09GI7[3] .INIT=20'h5FB04;
// @30:546
  ARI1 \sc_r_RNI8Q959[4]  (
	.FCO(sc_r_cmb_cry_4),
	.S(sc_r_4[4]),
	.Y(sc_r_RNI8Q959_Y[4]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[0]),
	.D(state_reg_0[1]),
	.A(sc_r_Z[4]),
	.FCI(sc_r_cmb_cry_3)
);
defparam \sc_r_RNI8Q959[4] .INIT=20'h5FB04;
// @30:546
  ARI1 \sc_r_RNIHC3OA[5]  (
	.FCO(sc_r_cmb_cry_5),
	.S(sc_r_4[5]),
	.Y(sc_r_RNIHC3OA_Y[5]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[0]),
	.D(state_reg_0[1]),
	.A(sc_r_Z[5]),
	.FCI(sc_r_cmb_cry_4)
);
defparam \sc_r_RNIHC3OA[5] .INIT=20'h5FB04;
// @30:546
  ARI1 \sc_r_RNIRVSAC[6]  (
	.FCO(sc_r_cmb_cry_6),
	.S(sc_r_4[6]),
	.Y(sc_r_RNIRVSAC_Y[6]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[0]),
	.D(state_reg_0[1]),
	.A(sc_r_Z[6]),
	.FCI(sc_r_cmb_cry_5)
);
defparam \sc_r_RNIRVSAC[6] .INIT=20'h5FB04;
// @30:546
  ARI1 \sc_r_RNI6KMTD[7]  (
	.FCO(sc_r_cmb_cry_7),
	.S(sc_r_4[7]),
	.Y(sc_r_RNI6KMTD_Y[7]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[0]),
	.D(state_reg_0[1]),
	.A(sc_r_Z[7]),
	.FCI(sc_r_cmb_cry_6)
);
defparam \sc_r_RNI6KMTD[7] .INIT=20'h5FB04;
// @30:546
  ARI1 \sc_r_RNII9GGF[8]  (
	.FCO(sc_r_cmb_cry_8),
	.S(sc_r_4[8]),
	.Y(sc_r_RNII9GGF_Y[8]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[0]),
	.D(state_reg_0[1]),
	.A(sc_r_Z[8]),
	.FCI(sc_r_cmb_cry_7)
);
defparam \sc_r_RNII9GGF[8] .INIT=20'h5FB04;
// @30:546
  ARI1 \sc_r_RNO[10]  (
	.FCO(sc_r_RNO_FCO[10]),
	.S(sc_r_4[10]),
	.Y(sc_r_RNO_Y[10]),
	.B(sc_r_Z[10]),
	.C(N_511_i),
	.D(GND),
	.A(VCC),
	.FCI(sc_r_cmb_cry_9)
);
defparam \sc_r_RNO[10] .INIT=20'h46600;
// @30:546
  ARI1 \sc_r_RNIVV93H[9]  (
	.FCO(sc_r_cmb_cry_9),
	.S(sc_r_4[9]),
	.Y(sc_r_RNIVV93H_Y[9]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[0]),
	.D(state_reg_0[1]),
	.A(sc_r_Z[9]),
	.FCI(sc_r_cmb_cry_8)
);
defparam \sc_r_RNIVV93H[9] .INIT=20'h5FB04;
  ARI1 \memraddr_r_RNIP69J[8]  (
	.FCO(memraddr_r_cry_cy),
	.S(memraddr_r_RNIP69J_S[8]),
	.Y(memraddr_r_RNIP69J_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(fifo_MEMRADDR[9]),
	.D(memraddr_r_0_sqmuxa_0_261_a2_i_5),
	.A(memraddr_r_0_sqmuxa_0_261_a2_i_6),
	.FCI(VCC)
);
defparam \memraddr_r_RNIP69J[8] .INIT=20'h4FFF7;
  ARI1 \memraddr_r_RNI00G81[0]  (
	.FCO(memraddr_r_cry[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_RNI00G81_Y[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_RNIP69J_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_cy)
);
defparam \memraddr_r_RNI00G81[0] .INIT=20'h48800;
  ARI1 \memraddr_r_RNI8QMT1[1]  (
	.FCO(memraddr_r_cry[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_RNI8QMT1_Y[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_RNIP69J_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[0])
);
defparam \memraddr_r_RNI8QMT1[1] .INIT=20'h48800;
  ARI1 \memraddr_r_RNIHLTI2[2]  (
	.FCO(memraddr_r_cry[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_RNIHLTI2_Y[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_RNIP69J_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[1])
);
defparam \memraddr_r_RNIHLTI2[2] .INIT=20'h48800;
  ARI1 \memraddr_r_RNIRH483[3]  (
	.FCO(memraddr_r_cry[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_RNIRH483_Y[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_RNIP69J_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[2])
);
defparam \memraddr_r_RNIRH483[3] .INIT=20'h48800;
  ARI1 \memraddr_r_RNI6FBT3[4]  (
	.FCO(memraddr_r_cry[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_RNI6FBT3_Y[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_RNIP69J_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[3])
);
defparam \memraddr_r_RNI6FBT3[4] .INIT=20'h48800;
  ARI1 \memraddr_r_RNIIDII4[5]  (
	.FCO(memraddr_r_cry[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_RNIIDII4_Y[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_RNIP69J_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[4])
);
defparam \memraddr_r_RNIIDII4[5] .INIT=20'h48800;
  ARI1 \memraddr_r_RNIVCP75[6]  (
	.FCO(memraddr_r_cry[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_RNIVCP75_Y[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_RNIP69J_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[5])
);
defparam \memraddr_r_RNIVCP75[6] .INIT=20'h48800;
  ARI1 \memraddr_r_RNIDD0T5[7]  (
	.FCO(memraddr_r_cry[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_RNIDD0T5_Y[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_RNIP69J_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[6])
);
defparam \memraddr_r_RNIDD0T5[7] .INIT=20'h48800;
  ARI1 \memraddr_r_RNO[9]  (
	.FCO(memraddr_r_RNO_FCO[9]),
	.S(memraddr_r_s[9]),
	.Y(memraddr_r_RNO_Y[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_RNIP69J_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[8])
);
defparam \memraddr_r_RNO[9] .INIT=20'h48800;
  ARI1 \memraddr_r_RNISE7I6[8]  (
	.FCO(memraddr_r_cry[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_RNISE7I6_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_RNIP69J_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[7])
);
defparam \memraddr_r_RNISE7I6[8] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNIBAVJ3[8]  (
	.FCO(memwaddr_r_cry_cy),
	.S(memwaddr_r_RNIBAVJ3_S[8]),
	.Y(memwaddr_r_RNIBAVJ3_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(fifo_MEMWADDR[9]),
	.D(memwaddr_r_0_sqmuxa_0_247_a2_i_5),
	.A(memwaddr_r_0_sqmuxa_0_247_a2_i_6),
	.FCI(VCC)
);
defparam \memwaddr_r_RNIBAVJ3[8] .INIT=20'h4FFF7;
  ARI1 \memwaddr_r_RNI9KHJ7[0]  (
	.FCO(memwaddr_r_cry[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_RNI9KHJ7_Y[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_RNIBAVJ3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_cy)
);
defparam \memwaddr_r_RNI9KHJ7[0] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNI8V3JB[1]  (
	.FCO(memwaddr_r_cry[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_RNI8V3JB_Y[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_RNIBAVJ3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[0])
);
defparam \memwaddr_r_RNI8V3JB[1] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNI8BMIF[2]  (
	.FCO(memwaddr_r_cry[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_RNI8BMIF_Y[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_RNIBAVJ3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[1])
);
defparam \memwaddr_r_RNI8BMIF[2] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNI9O8IJ[3]  (
	.FCO(memwaddr_r_cry[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_RNI9O8IJ_Y[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_RNIBAVJ3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[2])
);
defparam \memwaddr_r_RNI9O8IJ[3] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNIB6RHN[4]  (
	.FCO(memwaddr_r_cry[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_RNIB6RHN_Y[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_RNIBAVJ3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[3])
);
defparam \memwaddr_r_RNIB6RHN[4] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNIELDHR[5]  (
	.FCO(memwaddr_r_cry[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_RNIELDHR_Y[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_RNIBAVJ3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[4])
);
defparam \memwaddr_r_RNIELDHR[5] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNII50HV[6]  (
	.FCO(memwaddr_r_cry[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_RNII50HV_Y[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_RNIBAVJ3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[5])
);
defparam \memwaddr_r_RNII50HV[6] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNINMIG31[7]  (
	.FCO(memwaddr_r_cry[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_RNINMIG31_Y[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_RNIBAVJ3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[6])
);
defparam \memwaddr_r_RNINMIG31[7] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNO[9]  (
	.FCO(memwaddr_r_RNO_FCO[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_RNO_Y[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_RNIBAVJ3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[8])
);
defparam \memwaddr_r_RNO[9] .INIT=20'h48800;
  ARI1 \memwaddr_r_RNIT85G71[8]  (
	.FCO(memwaddr_r_cry[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_RNIT85G71_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_RNIBAVJ3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[7])
);
defparam \memwaddr_r_RNIT85G71[8] .INIT=20'h48800;
// @30:372
  CFG4 \genblk3.sc_r5_i_x2_0_x2  (
	.A(state_reg[0]),
	.B(state_reg[1]),
	.C(COREFIFO_C3_0_FULL),
	.D(N_511_i),
	.Y(N_540_i)
);
defparam \genblk3.sc_r5_i_x2_0_x2 .INIT=16'hF10E;
// @30:328
  CFG4 \genblk3.empty_r_RNO_1  (
	.A(sc_r_Z[9]),
	.B(sc_r_Z[8]),
	.C(sc_r_Z[7]),
	.D(sc_r_Z[1]),
	.Y(emptyi_0_175_a2_0_a2_7)
);
defparam \genblk3.empty_r_RNO_1 .INIT=16'h0001;
// @30:328
  CFG4 \genblk3.empty_r_RNO_2  (
	.A(sc_r_Z[6]),
	.B(sc_r_Z[4]),
	.C(sc_r_Z[3]),
	.D(sc_r_Z[2]),
	.Y(emptyi_0_175_a2_0_a2_6)
);
defparam \genblk3.empty_r_RNO_2 .INIT=16'h0001;
// @30:328
  CFG3 \genblk3.empty_r_RNO_0  (
	.A(sc_r_Z[10]),
	.B(sc_r_Z[5]),
	.C(sc_r_Z[0]),
	.Y(emptyi_0_175_a2_0_a2_5)
);
defparam \genblk3.empty_r_RNO_0 .INIT=8'h10;
  CFG4 \memraddr_r_RNIE0N7[4]  (
	.A(fifo_MEMRADDR[7]),
	.B(fifo_MEMRADDR[6]),
	.C(fifo_MEMRADDR[5]),
	.D(fifo_MEMRADDR[4]),
	.Y(memraddr_r_0_sqmuxa_0_261_a2_i_6)
);
defparam \memraddr_r_RNIE0N7[4] .INIT=16'h7FFF;
  CFG4 \memraddr_r_RNIUFM7[0]  (
	.A(fifo_MEMRADDR[3]),
	.B(fifo_MEMRADDR[2]),
	.C(fifo_MEMRADDR[1]),
	.D(fifo_MEMRADDR[0]),
	.Y(memraddr_r_0_sqmuxa_0_261_a2_i_5)
);
defparam \memraddr_r_RNIUFM7[0] .INIT=16'h7FFF;
  CFG4 \memwaddr_r_RNI2LCE1[4]  (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[5]),
	.D(fifo_MEMWADDR[4]),
	.Y(memwaddr_r_0_sqmuxa_0_247_a2_i_6)
);
defparam \memwaddr_r_RNI2LCE1[4] .INIT=16'h7FFF;
  CFG4 \memwaddr_r_RNII4CE1[0]  (
	.A(fifo_MEMWADDR[3]),
	.B(fifo_MEMWADDR[2]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(memwaddr_r_0_sqmuxa_0_247_a2_i_5)
);
defparam \memwaddr_r_RNII4CE1[0] .INIT=16'h7FFF;
// @30:546
  CFG4 \genblk7.full_r_RNO_1  (
	.A(sc_r_Z[9]),
	.B(sc_r_Z[8]),
	.C(sc_r_Z[7]),
	.D(sc_r_Z[1]),
	.Y(fulli_0_203_a2_0_a2_7)
);
defparam \genblk7.full_r_RNO_1 .INIT=16'h8000;
// @30:546
  CFG4 \genblk7.full_r_RNO_2  (
	.A(sc_r_Z[6]),
	.B(sc_r_Z[4]),
	.C(sc_r_Z[3]),
	.D(sc_r_Z[2]),
	.Y(fulli_0_203_a2_0_a2_6)
);
defparam \genblk7.full_r_RNO_2 .INIT=16'h8000;
// @30:546
  CFG3 \genblk7.full_r_RNO_0  (
	.A(sc_r_Z[10]),
	.B(sc_r_Z[5]),
	.C(sc_r_Z[0]),
	.Y(fulli_0_203_a2_0_a2_5)
);
defparam \genblk7.full_r_RNO_0 .INIT=8'h40;
// @33:1060
  CFG3 \genblk3.empty_r_RNICGTD1  (
	.A(state_reg_0[0]),
	.B(COREFIFO_C3_0_EMPTY),
	.C(state_reg_0[1]),
	.Y(N_511_i)
);
defparam \genblk3.empty_r_RNICGTD1 .INIT=8'h02;
// @30:546
  CFG4 \genblk7.full_r_RNO  (
	.A(fulli_0_203_a2_0_a2_5),
	.B(fulli_0_203_a2_0_a2_7),
	.C(fulli_0_203_a2_0_a2_6),
	.D(full_r_RNIAEA71_Y),
	.Y(full_r_RNO)
);
defparam \genblk7.full_r_RNO .INIT=16'h8000;
// @30:328
  CFG4 \genblk3.empty_r_RNO  (
	.A(emptyi_0_175_a2_0_a2_5),
	.B(emptyi_0_175_a2_0_a2_7),
	.C(emptyi_0_175_a2_0_a2_6),
	.D(N_511_i),
	.Y(empty_r_RNO)
);
defparam \genblk3.empty_r_RNO .INIT=16'h8000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 */

module COREFIFO_C3_COREFIFO_C3_0_LSRAM_top (
  Answer_Encoder_0_Fifo_Write_Data,
  RDATA_int,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  full_r_RNIAEA71_Y,
  N_511_i,
  Clock
)
;
input [39:0] Answer_Encoder_0_Fifo_Write_Data ;
output [39:0] RDATA_int ;
input [9:0] fifo_MEMWADDR ;
input [9:0] fifo_MEMRADDR ;
input full_r_RNIAEA71_Y ;
input N_511_i ;
input Clock ;
wire full_r_RNIAEA71_Y ;
wire N_511_i ;
wire Clock ;
wire [19:0] COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0_B_DOUT;
wire [19:0] COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1_B_DOUT;
wire GND ;
wire VCC ;
wire COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0_SB_CORRECT ;
wire COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0_DB_DETECT ;
wire Z_ACCESS_BUSY_0__0_ ;
wire COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1_SB_CORRECT ;
wire COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1_DB_DETECT ;
wire Z_ACCESS_BUSY_0__1_ ;
// @31:57
  RAM1K20 COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT(RDATA_int[19:0]),
	.A_WEN({GND, GND}),
	.A_REN(N_511_i),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNIAEA71_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN(Answer_Encoder_0_Fifo_Write_Data[19:0]),
	.B_DOUT(COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0_B_DOUT[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0_SB_CORRECT),
	.DB_DETECT(COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0.RAMINDEX="core%1024-1024%40-40%SPEED%0%0%TWO-PORT%ECC_EN-0";
// @31:30
  RAM1K20 COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT(RDATA_int[39:20]),
	.A_WEN({GND, GND}),
	.A_REN(N_511_i),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNIAEA71_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN(Answer_Encoder_0_Fifo_Write_Data[39:20]),
	.B_DOUT(COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1_B_DOUT[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1_SB_CORRECT),
	.DB_DETECT(COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1.RAMINDEX="core%1024-1024%40-40%SPEED%0%1%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C3_COREFIFO_C3_0_LSRAM_top */

module COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  RDATA_int,
  Answer_Encoder_0_Fifo_Write_Data,
  Clock,
  N_511_i,
  full_r_RNIAEA71_Y
)
;
input [9:0] fifo_MEMRADDR ;
input [9:0] fifo_MEMWADDR ;
output [39:0] RDATA_int ;
input [39:0] Answer_Encoder_0_Fifo_Write_Data ;
input Clock ;
input N_511_i ;
input full_r_RNIAEA71_Y ;
wire Clock ;
wire N_511_i ;
wire full_r_RNIAEA71_Y ;
wire GND ;
wire VCC ;
// @32:53
  COREFIFO_C3_COREFIFO_C3_0_LSRAM_top L3_syncnonpipe (
	.Answer_Encoder_0_Fifo_Write_Data(Answer_Encoder_0_Fifo_Write_Data[39:0]),
	.RDATA_int(RDATA_int[39:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.full_r_RNIAEA71_Y(full_r_RNIAEA71_Y),
	.N_511_i(N_511_i),
	.Clock(Clock)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s */

module COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 (
  Answer_Encoder_0_Fifo_Write_Data,
  state_reg_0,
  COREFIFO_C3_0_Q,
  state_reg,
  COREFIFO_C3_0_FULL,
  COREFIFO_C3_0_EMPTY,
  N_510_i,
  Clock,
  dff_arst
)
;
input [39:0] Answer_Encoder_0_Fifo_Write_Data ;
input [1:0] state_reg_0 ;
output [39:0] COREFIFO_C3_0_Q ;
input [1:0] state_reg ;
output COREFIFO_C3_0_FULL ;
output COREFIFO_C3_0_EMPTY ;
input N_510_i ;
input Clock ;
input dff_arst ;
wire COREFIFO_C3_0_FULL ;
wire COREFIFO_C3_0_EMPTY ;
wire N_510_i ;
wire Clock ;
wire dff_arst ;
wire [39:0] RDATA_r_Z;
wire [39:0] RDATA_int;
wire [9:0] fifo_MEMRADDR;
wire [9:0] fifo_MEMWADDR;
wire re_pulse_d1_Z ;
wire VCC ;
wire re_pulse_Z ;
wire GND ;
wire RE_d1_Z ;
wire REN_d1_Z ;
wire N_511_i ;
wire re_set_Z ;
wire N_541_i_i ;
wire N_196_i ;
wire full_r_RNIAEA71_Y ;
// @33:1110
  SLE re_pulse_d1 (
	.Q(re_pulse_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(re_pulse_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1110
  SLE RE_d1 (
	.Q(RE_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_510_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_511_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(REN_d1_Z),
	.EN(N_541_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[8]  (
	.Q(RDATA_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[8]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[7]  (
	.Q(RDATA_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[7]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[6]  (
	.Q(RDATA_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[6]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[5]  (
	.Q(RDATA_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[5]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[4]  (
	.Q(RDATA_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[4]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[3]  (
	.Q(RDATA_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[3]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[2]  (
	.Q(RDATA_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[2]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[1]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[0]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[23]  (
	.Q(RDATA_r_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[23]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[22]  (
	.Q(RDATA_r_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[22]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[21]  (
	.Q(RDATA_r_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[21]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[20]  (
	.Q(RDATA_r_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[20]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[19]  (
	.Q(RDATA_r_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[19]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[18]  (
	.Q(RDATA_r_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[18]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[17]  (
	.Q(RDATA_r_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[17]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[16]  (
	.Q(RDATA_r_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[16]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[15]  (
	.Q(RDATA_r_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[15]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[14]  (
	.Q(RDATA_r_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[14]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[13]  (
	.Q(RDATA_r_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[13]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[12]  (
	.Q(RDATA_r_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[12]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[11]  (
	.Q(RDATA_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[11]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[10]  (
	.Q(RDATA_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[10]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[9]  (
	.Q(RDATA_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[9]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[38]  (
	.Q(RDATA_r_Z[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[38]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[37]  (
	.Q(RDATA_r_Z[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[37]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[36]  (
	.Q(RDATA_r_Z[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[36]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[35]  (
	.Q(RDATA_r_Z[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[35]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[34]  (
	.Q(RDATA_r_Z[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[34]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[33]  (
	.Q(RDATA_r_Z[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[33]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[32]  (
	.Q(RDATA_r_Z[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[32]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[31]  (
	.Q(RDATA_r_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[31]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[30]  (
	.Q(RDATA_r_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[30]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[29]  (
	.Q(RDATA_r_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[29]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[28]  (
	.Q(RDATA_r_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[28]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[27]  (
	.Q(RDATA_r_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[27]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[26]  (
	.Q(RDATA_r_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[26]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[25]  (
	.Q(RDATA_r_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[25]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[24]  (
	.Q(RDATA_r_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[24]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1055
  SLE \RDATA_r[39]  (
	.Q(RDATA_r_Z[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[39]),
	.EN(N_196_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1136
  CFG4 REN_d1_RNI33VN1 (
	.A(state_reg[0]),
	.B(state_reg[1]),
	.C(REN_d1_Z),
	.D(COREFIFO_C3_0_EMPTY),
	.Y(N_196_i)
);
defparam REN_d1_RNI33VN1.INIT=16'hF0D0;
// @33:1141
  CFG4 \Q[35]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[35]),
	.C(RDATA_int[35]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[35])
);
defparam \Q[35] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[34]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[34]),
	.C(RDATA_int[34]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[34])
);
defparam \Q[34] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[33]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[33]),
	.C(RDATA_int[33]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[33])
);
defparam \Q[33] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[32]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[32]),
	.C(RDATA_int[32]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[32])
);
defparam \Q[32] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[39]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[39]),
	.C(RDATA_int[39]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[39])
);
defparam \Q[39] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[38]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[38]),
	.C(RDATA_int[38]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[38])
);
defparam \Q[38] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[37]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[37]),
	.C(RDATA_int[37]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[37])
);
defparam \Q[37] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[36]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[36]),
	.C(RDATA_int[36]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[36])
);
defparam \Q[36] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[31]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[31]),
	.C(RDATA_int[31]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[31])
);
defparam \Q[31] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[30]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[30]),
	.C(RDATA_int[30]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[30])
);
defparam \Q[30] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[29]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[29]),
	.C(RDATA_int[29]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[29])
);
defparam \Q[29] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[28]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[28]),
	.C(RDATA_int[28]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[28])
);
defparam \Q[28] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[27]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[27]),
	.C(RDATA_int[27]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[27])
);
defparam \Q[27] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[26]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[26]),
	.C(RDATA_int[26]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[26])
);
defparam \Q[26] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[25]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[25]),
	.C(RDATA_int[25]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[25])
);
defparam \Q[25] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[24]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[24]),
	.C(RDATA_int[24]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[24])
);
defparam \Q[24] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[23]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[23]),
	.C(RDATA_int[23]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[23])
);
defparam \Q[23] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[22]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[22]),
	.C(RDATA_int[22]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[22])
);
defparam \Q[22] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[21]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[21]),
	.C(RDATA_int[21]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[21])
);
defparam \Q[21] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[20]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[20]),
	.C(RDATA_int[20]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[20])
);
defparam \Q[20] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[19]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[19]),
	.C(RDATA_int[19]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[19])
);
defparam \Q[19] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[18]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[18]),
	.C(RDATA_int[18]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[18])
);
defparam \Q[18] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[17]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[17]),
	.C(RDATA_int[17]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[17])
);
defparam \Q[17] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[16]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[16]),
	.C(RDATA_int[16]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[16])
);
defparam \Q[16] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[15]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[15]),
	.C(RDATA_int[15]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[15])
);
defparam \Q[15] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[14]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[14]),
	.C(RDATA_int[14]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[14])
);
defparam \Q[14] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[13]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[13]),
	.C(RDATA_int[13]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[13])
);
defparam \Q[13] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[12]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[12]),
	.C(RDATA_int[12]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[12])
);
defparam \Q[12] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[11]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[11]),
	.C(RDATA_int[11]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[11])
);
defparam \Q[11] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[10]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[10]),
	.C(RDATA_int[10]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[10])
);
defparam \Q[10] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[9]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[9]),
	.C(RDATA_int[9]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[9])
);
defparam \Q[9] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[8]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[8]),
	.C(RDATA_int[8]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[8])
);
defparam \Q[8] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[7]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[7]),
	.C(RDATA_int[7]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[7])
);
defparam \Q[7] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[6]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[6]),
	.C(RDATA_int[6]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[6])
);
defparam \Q[6] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[5]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[5]),
	.C(RDATA_int[5]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[5])
);
defparam \Q[5] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[4]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[4]),
	.C(RDATA_int[4]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[4])
);
defparam \Q[4] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[3]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[3]),
	.C(RDATA_int[3]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[3])
);
defparam \Q[3] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[2]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[2]),
	.C(RDATA_int[2]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[2])
);
defparam \Q[2] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[1]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[1]),
	.C(RDATA_int[1]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[1])
);
defparam \Q[1] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[0]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[0]),
	.C(RDATA_int[0]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C3_0_Q[0])
);
defparam \Q[0] .INIT=16'hF0D8;
// @33:1136
  CFG3 re_pulse (
	.A(REN_d1_Z),
	.B(N_511_i),
	.C(re_set_Z),
	.Y(re_pulse_Z)
);
defparam re_pulse.INIT=8'hF2;
// @33:1040
  CFG2 re_set_RNO (
	.A(N_511_i),
	.B(REN_d1_Z),
	.Y(N_541_i_i)
);
defparam re_set_RNO.INIT=4'h6;
// @33:613
  COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 \genblk16.fifo_corefifo_sync_scntr  (
	.state_reg_0(state_reg[1:0]),
	.state_reg(state_reg_0[1:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.COREFIFO_C3_0_FULL(COREFIFO_C3_0_FULL),
	.COREFIFO_C3_0_EMPTY(COREFIFO_C3_0_EMPTY),
	.N_511_i(N_511_i),
	.full_r_RNIAEA71_Y(full_r_RNIAEA71_Y),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @33:1230
  COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s \genblk22.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.RDATA_int(RDATA_int[39:0]),
	.Answer_Encoder_0_Fifo_Write_Data(Answer_Encoder_0_Fifo_Write_Data[39:0]),
	.Clock(Clock),
	.N_511_i(N_511_i),
	.full_r_RNIAEA71_Y(full_r_RNIAEA71_Y)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 */

module COREFIFO_C3 (
  state_reg_0,
  COREFIFO_C3_0_Q,
  state_reg,
  Answer_Encoder_0_Fifo_Write_Data,
  dff_arst,
  Clock,
  N_510_i,
  COREFIFO_C3_0_EMPTY,
  COREFIFO_C3_0_FULL
)
;
input [1:0] state_reg_0 ;
output [39:0] COREFIFO_C3_0_Q ;
input [1:0] state_reg ;
input [39:0] Answer_Encoder_0_Fifo_Write_Data ;
input dff_arst ;
input Clock ;
input N_510_i ;
output COREFIFO_C3_0_EMPTY ;
output COREFIFO_C3_0_FULL ;
wire dff_arst ;
wire Clock ;
wire N_510_i ;
wire COREFIFO_C3_0_EMPTY ;
wire COREFIFO_C3_0_FULL ;
wire GND ;
wire VCC ;
// @34:143
  COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 COREFIFO_C3_0 (
	.Answer_Encoder_0_Fifo_Write_Data(Answer_Encoder_0_Fifo_Write_Data[39:0]),
	.state_reg_0(state_reg[1:0]),
	.COREFIFO_C3_0_Q(COREFIFO_C3_0_Q[39:0]),
	.state_reg(state_reg_0[1:0]),
	.COREFIFO_C3_0_FULL(COREFIFO_C3_0_FULL),
	.COREFIFO_C3_0_EMPTY(COREFIFO_C3_0_EMPTY),
	.N_510_i(N_510_i),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C3 */

module System_Controler (
  TRG_data,
  decode_vector_0,
  state_reg_0_0,
  TRG_addr,
  System_Controler_0_read_data_frame_0,
  state_reg_0_d0,
  RW,
  SYS_Main_Reset_N_1z,
  Clock,
  dff_arst
)
;
input [15:0] TRG_data ;
input decode_vector_0 ;
input state_reg_0_0 ;
input [7:0] TRG_addr ;
output System_Controler_0_read_data_frame_0 ;
output state_reg_0_d0 ;
input RW ;
output SYS_Main_Reset_N_1z ;
input Clock ;
input dff_arst ;
wire decode_vector_0 ;
wire state_reg_0_0 ;
wire System_Controler_0_read_data_frame_0 ;
wire state_reg_0_d0 ;
wire RW ;
wire SYS_Main_Reset_N_1z ;
wire Clock ;
wire dff_arst ;
wire [4:0] state_reg_Z;
wire [4:4] state_reg_ns;
wire [0:0] state_reg_ns_i_0_0_Z;
wire VCC ;
wire N_537 ;
wire GND ;
wire N_30_i ;
wire N_148_i ;
wire N_56_i ;
wire un4_read_signal ;
wire SYS_Main_Reset_N_0_sqmuxa ;
wire SYS_Main_Reset_N_0_sqmuxa_0_a2_6_Z ;
wire un4_read_signal_0_a2_1_Z ;
wire SYS_Main_Reset_N_0_sqmuxa_0_a2_14_Z ;
wire SYS_Main_Reset_N_0_sqmuxa_0_a2_12_Z ;
wire SYS_Main_Reset_N_0_sqmuxa_0_a2_11_Z ;
wire SYS_Main_Reset_N_0_sqmuxa_0_a2_10_Z ;
wire un4_read_signal_5 ;
wire SYS_Main_Reset_N_0_sqmuxa_0_a2_17_Z ;
wire SYS_Main_Reset_N_0_sqmuxa_0_a2_18_Z ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @100:58
  SLE \state_reg[0]  (
	.Q(state_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_537),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @100:58
  SLE \state_reg[1]  (
	.Q(state_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @100:58
  SLE \state_reg[2]  (
	.Q(state_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_30_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @100:58
  SLE \state_reg[3]  (
	.Q(state_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @100:58
  SLE \state_reg[4]  (
	.Q(state_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_148_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @100:58
  SLE \state_reg[5]  (
	.Q(state_reg_0_d0),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_56_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @100:156
  SLE \read_data_frame_1[0]  (
	.Q(System_Controler_0_read_data_frame_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un4_read_signal),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @100:186
  SLE SYS_Main_Reset_N (
	.Q(SYS_Main_Reset_N_1z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(GND),
	.EN(SYS_Main_Reset_N_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @100:201
  CFG2 SYS_Main_Reset_N_0_sqmuxa_0_a2_6 (
	.A(TRG_data[3]),
	.B(TRG_data[8]),
	.Y(SYS_Main_Reset_N_0_sqmuxa_0_a2_6_Z)
);
defparam SYS_Main_Reset_N_0_sqmuxa_0_a2_6.INIT=4'h8;
// @100:166
  CFG2 un4_read_signal_0_a2_1 (
	.A(TRG_addr[6]),
	.B(TRG_addr[7]),
	.Y(un4_read_signal_0_a2_1_Z)
);
defparam un4_read_signal_0_a2_1.INIT=4'h1;
// @100:58
  CFG2 \state_reg_ns_a2_0_a2_0_a2[4]  (
	.A(RW),
	.B(state_reg_Z[3]),
	.Y(state_reg_ns[4])
);
defparam \state_reg_ns_a2_0_a2_0_a2[4] .INIT=4'h4;
// @100:58
  CFG2 \state_reg_RNI19P8[1]  (
	.A(state_reg_Z[1]),
	.B(state_reg_Z[2]),
	.Y(N_537)
);
defparam \state_reg_RNI19P8[1] .INIT=4'hE;
// @100:201
  CFG4 SYS_Main_Reset_N_0_sqmuxa_0_a2_14 (
	.A(TRG_data[6]),
	.B(TRG_data[4]),
	.C(TRG_data[2]),
	.D(TRG_data[1]),
	.Y(SYS_Main_Reset_N_0_sqmuxa_0_a2_14_Z)
);
defparam SYS_Main_Reset_N_0_sqmuxa_0_a2_14.INIT=16'h0020;
// @100:201
  CFG4 SYS_Main_Reset_N_0_sqmuxa_0_a2_12 (
	.A(TRG_data[14]),
	.B(TRG_data[12]),
	.C(TRG_data[11]),
	.D(TRG_data[10]),
	.Y(SYS_Main_Reset_N_0_sqmuxa_0_a2_12_Z)
);
defparam SYS_Main_Reset_N_0_sqmuxa_0_a2_12.INIT=16'h0010;
// @100:201
  CFG4 SYS_Main_Reset_N_0_sqmuxa_0_a2_11 (
	.A(TRG_data[13]),
	.B(TRG_data[9]),
	.C(TRG_addr[6]),
	.D(TRG_addr[4]),
	.Y(SYS_Main_Reset_N_0_sqmuxa_0_a2_11_Z)
);
defparam SYS_Main_Reset_N_0_sqmuxa_0_a2_11.INIT=16'h8000;
// @100:201
  CFG3 SYS_Main_Reset_N_0_sqmuxa_0_a2_10 (
	.A(TRG_addr[2]),
	.B(state_reg_Z[1]),
	.C(TRG_addr[7]),
	.Y(SYS_Main_Reset_N_0_sqmuxa_0_a2_10_Z)
);
defparam SYS_Main_Reset_N_0_sqmuxa_0_a2_10.INIT=8'h08;
// @100:201
  CFG4 SYS_Main_Reset_N_0_sqmuxa_0_a2_13 (
	.A(TRG_addr[5]),
	.B(TRG_addr[3]),
	.C(TRG_addr[1]),
	.D(TRG_addr[0]),
	.Y(un4_read_signal_5)
);
defparam SYS_Main_Reset_N_0_sqmuxa_0_a2_13.INIT=16'h0100;
// @100:58
  CFG2 \state_reg_RNO[2]  (
	.A(RW),
	.B(state_reg_Z[3]),
	.Y(N_30_i)
);
defparam \state_reg_RNO[2] .INIT=4'h8;
// @100:201
  CFG4 SYS_Main_Reset_N_0_sqmuxa_0_a2_17 (
	.A(TRG_data[7]),
	.B(TRG_data[15]),
	.C(SYS_Main_Reset_N_0_sqmuxa_0_a2_14_Z),
	.D(SYS_Main_Reset_N_0_sqmuxa_0_a2_6_Z),
	.Y(SYS_Main_Reset_N_0_sqmuxa_0_a2_17_Z)
);
defparam SYS_Main_Reset_N_0_sqmuxa_0_a2_17.INIT=16'h8000;
// @100:58
  CFG4 \state_reg_ns_i_0_0[0]  (
	.A(state_reg_Z[0]),
	.B(state_reg_Z[4]),
	.C(state_reg_0_0),
	.D(decode_vector_0),
	.Y(state_reg_ns_i_0_0_Z[0])
);
defparam \state_reg_ns_i_0_0[0] .INIT=16'hDCCC;
// @100:166
  CFG4 un4_read_signal_0_a2 (
	.A(TRG_addr[2]),
	.B(TRG_addr[4]),
	.C(un4_read_signal_5),
	.D(un4_read_signal_0_a2_1_Z),
	.Y(un4_read_signal)
);
defparam un4_read_signal_0_a2.INIT=16'h1000;
// @100:58
  CFG3 \state_reg_RNO[4]  (
	.A(state_reg_0_0),
	.B(state_reg_0_d0),
	.C(decode_vector_0),
	.Y(N_148_i)
);
defparam \state_reg_RNO[4] .INIT=8'h80;
// @100:201
  CFG4 SYS_Main_Reset_N_0_sqmuxa_0_a2_18 (
	.A(TRG_data[0]),
	.B(TRG_data[5]),
	.C(un4_read_signal_5),
	.D(SYS_Main_Reset_N_0_sqmuxa_0_a2_10_Z),
	.Y(SYS_Main_Reset_N_0_sqmuxa_0_a2_18_Z)
);
defparam SYS_Main_Reset_N_0_sqmuxa_0_a2_18.INIT=16'h2000;
// @100:201
  CFG4 SYS_Main_Reset_N_0_sqmuxa_0_a2 (
	.A(SYS_Main_Reset_N_0_sqmuxa_0_a2_12_Z),
	.B(SYS_Main_Reset_N_0_sqmuxa_0_a2_11_Z),
	.C(SYS_Main_Reset_N_0_sqmuxa_0_a2_17_Z),
	.D(SYS_Main_Reset_N_0_sqmuxa_0_a2_18_Z),
	.Y(SYS_Main_Reset_N_0_sqmuxa)
);
defparam SYS_Main_Reset_N_0_sqmuxa_0_a2.INIT=16'h8000;
// @100:58
  CFG4 \state_reg_RNO[5]  (
	.A(N_537),
	.B(state_reg_Z[0]),
	.C(state_reg_ns_i_0_0_Z[0]),
	.D(state_reg_Z[3]),
	.Y(N_56_i)
);
defparam \state_reg_RNO[5] .INIT=16'h0C0D;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* System_Controler */

module REGISTERS (
  decode_vector_0,
  state_reg_0_0,
  TRG_data,
  REGISTERS_0_read_data_frame,
  state_reg_0_d0,
  RW,
  Clock,
  dff_arst
)
;
input decode_vector_0 ;
input state_reg_0_0 ;
input [15:0] TRG_data ;
output [7:0] REGISTERS_0_read_data_frame ;
output state_reg_0_d0 ;
input RW ;
input Clock ;
input dff_arst ;
wire decode_vector_0 ;
wire state_reg_0_0 ;
wire state_reg_0_d0 ;
wire RW ;
wire Clock ;
wire dff_arst ;
wire [4:0] state_reg_Z;
wire [4:4] state_reg_ns;
wire [19:0] memory_memory_0_0_B_DOUT;
wire N_1459 ;
wire N_1458 ;
wire N_1457 ;
wire N_1456 ;
wire N_1455 ;
wire N_1454 ;
wire N_1453 ;
wire N_1452 ;
wire N_1451 ;
wire VCC ;
wire N_49_i ;
wire GND ;
wire N_41_i ;
wire N_145_i ;
wire N_50_i ;
wire N_669_1 ;
wire N_644 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
// @99:50
  SLE \state_reg[0]  (
	.Q(state_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_49_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @99:50
  SLE \state_reg[1]  (
	.Q(state_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @99:50
  SLE \state_reg[2]  (
	.Q(state_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_41_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @99:50
  SLE \state_reg[3]  (
	.Q(state_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @99:50
  SLE \state_reg[4]  (
	.Q(state_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_145_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @99:50
  SLE \state_reg[5]  (
	.Q(state_reg_0_d0),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_50_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @99:28
  RAM1K20 memory_memory_0_0 (
	.A_ADDR({GND, GND, TRG_data[15:8], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, REGISTERS_0_read_data_frame[7:0]}),
	.A_WEN({GND, GND}),
	.A_REN(state_reg_Z[2]),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, TRG_data[15:8], GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, TRG_data[7:0]}),
	.B_DOUT(memory_memory_0_0_B_DOUT[19:0]),
	.B_WEN({state_reg_Z[1], state_reg_Z[1]}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC12),
	.DB_DETECT(NC13),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC14)
);
defparam memory_memory_0_0.RAMINDEX="memory[7:0]%256-256%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @99:50
  CFG2 \state_reg_ns_i_0_a2_0_1[0]  (
	.A(state_reg_0_0),
	.B(decode_vector_0),
	.Y(N_669_1)
);
defparam \state_reg_ns_i_0_a2_0_1[0] .INIT=4'h8;
// @99:50
  CFG2 \state_reg_ns_a2_0_a2_0_a2[4]  (
	.A(RW),
	.B(state_reg_Z[3]),
	.Y(state_reg_ns[4])
);
defparam \state_reg_ns_a2_0_a2_0_a2[4] .INIT=4'h4;
// @99:50
  CFG3 \state_reg_ns_i_0_o2[0]  (
	.A(state_reg_Z[3]),
	.B(state_reg_Z[2]),
	.C(state_reg_Z[1]),
	.Y(N_644)
);
defparam \state_reg_ns_i_0_o2[0] .INIT=8'hFE;
// @99:50
  CFG2 \state_reg_RNO[0]  (
	.A(state_reg_Z[1]),
	.B(state_reg_Z[2]),
	.Y(N_49_i)
);
defparam \state_reg_RNO[0] .INIT=4'hE;
// @99:50
  CFG2 \state_reg_RNO[2]  (
	.A(RW),
	.B(state_reg_Z[3]),
	.Y(N_41_i)
);
defparam \state_reg_RNO[2] .INIT=4'h8;
// @99:50
  CFG2 \state_reg_RNO[4]  (
	.A(N_669_1),
	.B(state_reg_0_d0),
	.Y(N_145_i)
);
defparam \state_reg_RNO[4] .INIT=4'h8;
// @99:50
  CFG4 \state_reg_RNO[5]  (
	.A(state_reg_Z[4]),
	.B(state_reg_Z[0]),
	.C(N_644),
	.D(N_669_1),
	.Y(N_50_i)
);
defparam \state_reg_RNO[5] .INIT=16'h4445;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* REGISTERS */

module Communication_CMD_MUX (
  SRC_1_Fifo_Read_Data,
  SRC_2_Fifo_Read_Data,
  N_208_i,
  N_210_i,
  N_212_i,
  N_214_i,
  N_216_i,
  N_218_i,
  N_220_i,
  N_222_i,
  N_224_i,
  N_226_i,
  N_228_i,
  N_230_i,
  N_232_i,
  N_830_i,
  N_831_i,
  N_832_i,
  N_833_i,
  N_834_i,
  N_835_i,
  N_836_i,
  N_837_i,
  N_838_i,
  N_839_i,
  N_840_i,
  N_841_i,
  N_842_i,
  N_843_i,
  N_844_i,
  N_845_i,
  N_846_i,
  N_847_i,
  N_848_i,
  N_849_i,
  N_850_i,
  N_851_i,
  N_852_i,
  N_853_i,
  N_854_i,
  N_855_i,
  N_856_i,
  N_364_i,
  N_362_i,
  SRC_2_Fifo_Empty,
  COREFIFO_C1_0_FULL,
  dff_arst,
  Communication_CMD_MUX_0_CMD_Fifo_Write_Enable,
  Reset_N,
  Clock,
  SRC_1_Fifo_Empty
)
;
input [39:0] SRC_1_Fifo_Read_Data ;
input [39:0] SRC_2_Fifo_Read_Data ;
output N_208_i ;
output N_210_i ;
output N_212_i ;
output N_214_i ;
output N_216_i ;
output N_218_i ;
output N_220_i ;
output N_222_i ;
output N_224_i ;
output N_226_i ;
output N_228_i ;
output N_230_i ;
output N_232_i ;
output N_830_i ;
output N_831_i ;
output N_832_i ;
output N_833_i ;
output N_834_i ;
output N_835_i ;
output N_836_i ;
output N_837_i ;
output N_838_i ;
output N_839_i ;
output N_840_i ;
output N_841_i ;
output N_842_i ;
output N_843_i ;
output N_844_i ;
output N_845_i ;
output N_846_i ;
output N_847_i ;
output N_848_i ;
output N_849_i ;
output N_850_i ;
output N_851_i ;
output N_852_i ;
output N_853_i ;
output N_854_i ;
output N_855_i ;
output N_856_i ;
output N_364_i ;
output N_362_i ;
input SRC_2_Fifo_Empty ;
input COREFIFO_C1_0_FULL ;
input dff_arst ;
output Communication_CMD_MUX_0_CMD_Fifo_Write_Enable ;
input Reset_N ;
input Clock ;
input SRC_1_Fifo_Empty ;
wire N_208_i ;
wire N_210_i ;
wire N_212_i ;
wire N_214_i ;
wire N_216_i ;
wire N_218_i ;
wire N_220_i ;
wire N_222_i ;
wire N_224_i ;
wire N_226_i ;
wire N_228_i ;
wire N_230_i ;
wire N_232_i ;
wire N_830_i ;
wire N_831_i ;
wire N_832_i ;
wire N_833_i ;
wire N_834_i ;
wire N_835_i ;
wire N_836_i ;
wire N_837_i ;
wire N_838_i ;
wire N_839_i ;
wire N_840_i ;
wire N_841_i ;
wire N_842_i ;
wire N_843_i ;
wire N_844_i ;
wire N_845_i ;
wire N_846_i ;
wire N_847_i ;
wire N_848_i ;
wire N_849_i ;
wire N_850_i ;
wire N_851_i ;
wire N_852_i ;
wire N_853_i ;
wire N_854_i ;
wire N_855_i ;
wire N_856_i ;
wire N_364_i ;
wire N_362_i ;
wire SRC_2_Fifo_Empty ;
wire COREFIFO_C1_0_FULL ;
wire dff_arst ;
wire Communication_CMD_MUX_0_CMD_Fifo_Write_Enable ;
wire Reset_N ;
wire Clock ;
wire SRC_1_Fifo_Empty ;
wire [0:0] state_reg_Z;
wire [0:0] state_reg_ns;
wire [1:0] Communication_vote_vector_Z;
wire SRC_1_Fifo_Empty_i ;
wire Communication_REQ_Z ;
wire VCC ;
wire Communication_REQ_2 ;
wire GND ;
wire un2_src_2_fifo_empty_Z ;
wire un2_communication_req_i_0 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
  CFG1 \Communication_vote_vector_RNO[0]  (
	.A(SRC_1_Fifo_Empty),
	.Y(SRC_1_Fifo_Empty_i)
);
defparam \Communication_vote_vector_RNO[0] .INIT=2'h1;
// @98:128
  SLE Communication_REQ (
	.Q(Communication_REQ_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(Communication_REQ_2),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @98:61
  SLE \state_reg[1]  (
	.Q(Communication_CMD_MUX_0_CMD_Fifo_Write_Enable),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @98:61
  SLE \state_reg[0]  (
	.Q(state_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @98:128
  SLE \Communication_vote_vector[1]  (
	.Q(Communication_vote_vector_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un2_src_2_fifo_empty_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @98:128
  SLE \Communication_vote_vector[0]  (
	.Q(Communication_vote_vector_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(SRC_1_Fifo_Empty_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @98:79
  CFG2 un2_communication_req (
	.A(COREFIFO_C1_0_FULL),
	.B(Communication_REQ_Z),
	.Y(un2_communication_req_i_0)
);
defparam un2_communication_req.INIT=4'h4;
// @98:133
  CFG2 un5_communication_req (
	.A(SRC_1_Fifo_Empty),
	.B(SRC_2_Fifo_Empty),
	.Y(Communication_REQ_2)
);
defparam un5_communication_req.INIT=4'h7;
// @98:137
  CFG2 un2_src_2_fifo_empty (
	.A(SRC_1_Fifo_Empty),
	.B(SRC_2_Fifo_Empty),
	.Y(un2_src_2_fifo_empty_Z)
);
defparam un2_src_2_fifo_empty.INIT=4'h2;
  CFG2 \state_reg_RNIH557[0]  (
	.A(Communication_vote_vector_Z[0]),
	.B(state_reg_Z[0]),
	.Y(N_362_i)
);
defparam \state_reg_RNIH557[0] .INIT=4'h8;
  CFG2 \state_reg_RNII657[0]  (
	.A(Communication_vote_vector_Z[1]),
	.B(state_reg_Z[0]),
	.Y(N_364_i)
);
defparam \state_reg_RNII657[0] .INIT=4'h8;
// @98:61
  CFG3 \state_reg_ns_0_a2_0_a2[0]  (
	.A(un2_communication_req_i_0),
	.B(Communication_CMD_MUX_0_CMD_Fifo_Write_Enable),
	.C(state_reg_Z[0]),
	.Y(state_reg_ns[0])
);
defparam \state_reg_ns_0_a2_0_a2[0] .INIT=8'h02;
// @21:57
  CFG4 \Communication_vote_vector_RNI006S[0]  (
	.A(SRC_2_Fifo_Read_Data[39]),
	.B(SRC_1_Fifo_Read_Data[39]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_856_i)
);
defparam \Communication_vote_vector_RNI006S[0] .INIT=16'hACA0;
// @21:57
  CFG4 \Communication_vote_vector_RNIUT5S[0]  (
	.A(SRC_2_Fifo_Read_Data[38]),
	.B(SRC_1_Fifo_Read_Data[38]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_855_i)
);
defparam \Communication_vote_vector_RNIUT5S[0] .INIT=16'hACA0;
// @21:57
  CFG4 \Communication_vote_vector_RNISR5S[0]  (
	.A(SRC_2_Fifo_Read_Data[37]),
	.B(SRC_1_Fifo_Read_Data[37]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_854_i)
);
defparam \Communication_vote_vector_RNISR5S[0] .INIT=16'hACA0;
// @21:57
  CFG4 \Communication_vote_vector_RNIQP5S[0]  (
	.A(SRC_2_Fifo_Read_Data[36]),
	.B(SRC_1_Fifo_Read_Data[36]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_853_i)
);
defparam \Communication_vote_vector_RNIQP5S[0] .INIT=16'hACA0;
// @21:57
  CFG4 \Communication_vote_vector_RNION5S[0]  (
	.A(SRC_2_Fifo_Read_Data[35]),
	.B(SRC_1_Fifo_Read_Data[35]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_852_i)
);
defparam \Communication_vote_vector_RNION5S[0] .INIT=16'hACA0;
// @21:57
  CFG4 \Communication_vote_vector_RNIML5S[0]  (
	.A(SRC_2_Fifo_Read_Data[34]),
	.B(SRC_1_Fifo_Read_Data[34]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_851_i)
);
defparam \Communication_vote_vector_RNIML5S[0] .INIT=16'hACA0;
// @21:57
  CFG4 \Communication_vote_vector_RNIKJ5S[0]  (
	.A(SRC_2_Fifo_Read_Data[33]),
	.B(SRC_1_Fifo_Read_Data[33]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_850_i)
);
defparam \Communication_vote_vector_RNIKJ5S[0] .INIT=16'hACA0;
// @21:57
  CFG4 \Communication_vote_vector_RNIIH5S[0]  (
	.A(SRC_2_Fifo_Read_Data[32]),
	.B(SRC_1_Fifo_Read_Data[32]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_849_i)
);
defparam \Communication_vote_vector_RNIIH5S[0] .INIT=16'hACA0;
// @21:57
  CFG4 \Communication_vote_vector_RNIGF5S[0]  (
	.A(SRC_2_Fifo_Read_Data[31]),
	.B(SRC_1_Fifo_Read_Data[31]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_848_i)
);
defparam \Communication_vote_vector_RNIGF5S[0] .INIT=16'hACA0;
// @21:57
  CFG4 \Communication_vote_vector_RNIED5S[0]  (
	.A(SRC_2_Fifo_Read_Data[30]),
	.B(SRC_1_Fifo_Read_Data[30]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_847_i)
);
defparam \Communication_vote_vector_RNIED5S[0] .INIT=16'hACA0;
// @21:57
  CFG4 \Communication_vote_vector_RNIUR3S[0]  (
	.A(SRC_2_Fifo_Read_Data[29]),
	.B(SRC_1_Fifo_Read_Data[29]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_846_i)
);
defparam \Communication_vote_vector_RNIUR3S[0] .INIT=16'hACA0;
// @21:57
  CFG4 \Communication_vote_vector_RNISP3S[0]  (
	.A(SRC_2_Fifo_Read_Data[28]),
	.B(SRC_1_Fifo_Read_Data[28]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_845_i)
);
defparam \Communication_vote_vector_RNISP3S[0] .INIT=16'hACA0;
// @21:57
  CFG4 \Communication_vote_vector_RNIQN3S[0]  (
	.A(SRC_2_Fifo_Read_Data[27]),
	.B(SRC_1_Fifo_Read_Data[27]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_844_i)
);
defparam \Communication_vote_vector_RNIQN3S[0] .INIT=16'hACA0;
// @21:57
  CFG4 \Communication_vote_vector_RNIOL3S[0]  (
	.A(SRC_2_Fifo_Read_Data[26]),
	.B(SRC_1_Fifo_Read_Data[26]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_843_i)
);
defparam \Communication_vote_vector_RNIOL3S[0] .INIT=16'hACA0;
// @21:57
  CFG4 \Communication_vote_vector_RNIMJ3S[0]  (
	.A(SRC_2_Fifo_Read_Data[25]),
	.B(SRC_1_Fifo_Read_Data[25]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_842_i)
);
defparam \Communication_vote_vector_RNIMJ3S[0] .INIT=16'hACA0;
// @21:57
  CFG4 \Communication_vote_vector_RNIKH3S[0]  (
	.A(SRC_2_Fifo_Read_Data[24]),
	.B(SRC_1_Fifo_Read_Data[24]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_841_i)
);
defparam \Communication_vote_vector_RNIKH3S[0] .INIT=16'hACA0;
// @21:57
  CFG4 \Communication_vote_vector_RNIIF3S[0]  (
	.A(SRC_2_Fifo_Read_Data[23]),
	.B(SRC_1_Fifo_Read_Data[23]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_840_i)
);
defparam \Communication_vote_vector_RNIIF3S[0] .INIT=16'hACA0;
// @21:57
  CFG4 \Communication_vote_vector_RNIGD3S[0]  (
	.A(SRC_2_Fifo_Read_Data[22]),
	.B(SRC_1_Fifo_Read_Data[22]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_839_i)
);
defparam \Communication_vote_vector_RNIGD3S[0] .INIT=16'hACA0;
// @21:57
  CFG4 \Communication_vote_vector_RNIEB3S[0]  (
	.A(SRC_2_Fifo_Read_Data[21]),
	.B(SRC_1_Fifo_Read_Data[21]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_838_i)
);
defparam \Communication_vote_vector_RNIEB3S[0] .INIT=16'hACA0;
// @21:57
  CFG4 \Communication_vote_vector_RNIC93S[0]  (
	.A(SRC_2_Fifo_Read_Data[20]),
	.B(SRC_1_Fifo_Read_Data[20]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_837_i)
);
defparam \Communication_vote_vector_RNIC93S[0] .INIT=16'hACA0;
// @21:30
  CFG4 \Communication_vote_vector_RNISN1S[0]  (
	.A(SRC_2_Fifo_Read_Data[19]),
	.B(SRC_1_Fifo_Read_Data[19]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_836_i)
);
defparam \Communication_vote_vector_RNISN1S[0] .INIT=16'hACA0;
// @21:30
  CFG4 \Communication_vote_vector_RNIQL1S[0]  (
	.A(SRC_2_Fifo_Read_Data[18]),
	.B(SRC_1_Fifo_Read_Data[18]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_835_i)
);
defparam \Communication_vote_vector_RNIQL1S[0] .INIT=16'hACA0;
// @21:30
  CFG4 \Communication_vote_vector_RNIOJ1S[0]  (
	.A(SRC_2_Fifo_Read_Data[17]),
	.B(SRC_1_Fifo_Read_Data[17]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_834_i)
);
defparam \Communication_vote_vector_RNIOJ1S[0] .INIT=16'hACA0;
// @21:30
  CFG4 \Communication_vote_vector_RNIMH1S[0]  (
	.A(SRC_2_Fifo_Read_Data[16]),
	.B(SRC_1_Fifo_Read_Data[16]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_833_i)
);
defparam \Communication_vote_vector_RNIMH1S[0] .INIT=16'hACA0;
// @21:30
  CFG4 \Communication_vote_vector_RNIKF1S[0]  (
	.A(SRC_2_Fifo_Read_Data[15]),
	.B(SRC_1_Fifo_Read_Data[15]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_832_i)
);
defparam \Communication_vote_vector_RNIKF1S[0] .INIT=16'hACA0;
// @21:30
  CFG4 \Communication_vote_vector_RNIID1S[0]  (
	.A(SRC_2_Fifo_Read_Data[14]),
	.B(SRC_1_Fifo_Read_Data[14]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_831_i)
);
defparam \Communication_vote_vector_RNIID1S[0] .INIT=16'hACA0;
// @21:30
  CFG4 \Communication_vote_vector_RNIGB1S[0]  (
	.A(SRC_2_Fifo_Read_Data[13]),
	.B(SRC_1_Fifo_Read_Data[13]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_830_i)
);
defparam \Communication_vote_vector_RNIGB1S[0] .INIT=16'hACA0;
// @21:30
  CFG4 \Communication_vote_vector_RNIE91S[0]  (
	.A(SRC_2_Fifo_Read_Data[12]),
	.B(SRC_1_Fifo_Read_Data[12]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_232_i)
);
defparam \Communication_vote_vector_RNIE91S[0] .INIT=16'hACA0;
// @21:30
  CFG4 \Communication_vote_vector_RNIC71S[0]  (
	.A(SRC_2_Fifo_Read_Data[11]),
	.B(SRC_1_Fifo_Read_Data[11]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_230_i)
);
defparam \Communication_vote_vector_RNIC71S[0] .INIT=16'hACA0;
// @21:30
  CFG4 \Communication_vote_vector_RNIA51S[0]  (
	.A(SRC_2_Fifo_Read_Data[10]),
	.B(SRC_1_Fifo_Read_Data[10]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_228_i)
);
defparam \Communication_vote_vector_RNIA51S[0] .INIT=16'hACA0;
// @21:30
  CFG4 \Communication_vote_vector_RNIQR0I[0]  (
	.A(SRC_2_Fifo_Read_Data[9]),
	.B(SRC_1_Fifo_Read_Data[9]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_226_i)
);
defparam \Communication_vote_vector_RNIQR0I[0] .INIT=16'hACA0;
// @21:30
  CFG4 \Communication_vote_vector_RNIOP0I[0]  (
	.A(SRC_2_Fifo_Read_Data[8]),
	.B(SRC_1_Fifo_Read_Data[8]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_224_i)
);
defparam \Communication_vote_vector_RNIOP0I[0] .INIT=16'hACA0;
// @21:30
  CFG4 \Communication_vote_vector_RNIMN0I[0]  (
	.A(SRC_2_Fifo_Read_Data[7]),
	.B(SRC_1_Fifo_Read_Data[7]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_222_i)
);
defparam \Communication_vote_vector_RNIMN0I[0] .INIT=16'hACA0;
// @21:30
  CFG4 \Communication_vote_vector_RNIKL0I[0]  (
	.A(SRC_2_Fifo_Read_Data[6]),
	.B(SRC_1_Fifo_Read_Data[6]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_220_i)
);
defparam \Communication_vote_vector_RNIKL0I[0] .INIT=16'hACA0;
// @21:30
  CFG4 \Communication_vote_vector_RNIIJ0I[0]  (
	.A(SRC_2_Fifo_Read_Data[5]),
	.B(SRC_1_Fifo_Read_Data[5]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_218_i)
);
defparam \Communication_vote_vector_RNIIJ0I[0] .INIT=16'hACA0;
// @21:30
  CFG4 \Communication_vote_vector_RNIGH0I[0]  (
	.A(SRC_2_Fifo_Read_Data[4]),
	.B(SRC_1_Fifo_Read_Data[4]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_216_i)
);
defparam \Communication_vote_vector_RNIGH0I[0] .INIT=16'hACA0;
// @21:30
  CFG4 \Communication_vote_vector_RNIEF0I[0]  (
	.A(SRC_2_Fifo_Read_Data[3]),
	.B(SRC_1_Fifo_Read_Data[3]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_214_i)
);
defparam \Communication_vote_vector_RNIEF0I[0] .INIT=16'hACA0;
// @21:30
  CFG4 \Communication_vote_vector_RNICD0I[0]  (
	.A(SRC_2_Fifo_Read_Data[2]),
	.B(SRC_1_Fifo_Read_Data[2]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_212_i)
);
defparam \Communication_vote_vector_RNICD0I[0] .INIT=16'hACA0;
// @21:30
  CFG4 \Communication_vote_vector_RNIAB0I[0]  (
	.A(SRC_2_Fifo_Read_Data[1]),
	.B(SRC_1_Fifo_Read_Data[1]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_210_i)
);
defparam \Communication_vote_vector_RNIAB0I[0] .INIT=16'hACA0;
// @21:30
  CFG4 \Communication_vote_vector_RNI890I[0]  (
	.A(SRC_2_Fifo_Read_Data[0]),
	.B(SRC_1_Fifo_Read_Data[0]),
	.C(Communication_vote_vector_Z[1]),
	.D(Communication_vote_vector_Z[0]),
	.Y(N_208_i)
);
defparam \Communication_vote_vector_RNI890I[0] .INIT=16'hACA0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Communication_CMD_MUX */

module Communication_ANW_MUX (
  COREFIFO_C3_0_Q,
  state_reg,
  COREFIFO_C3_0_EMPTY,
  DEST_1_Fifo_Full,
  DEST_2_Fifo_Full,
  N_510_i,
  DEST_1_Fifo_Write_Enable,
  DEST_2_Fifo_Write_Enable,
  Clock,
  dff_arst
)
;
input [35:32] COREFIFO_C3_0_Q ;
output [1:0] state_reg ;
input COREFIFO_C3_0_EMPTY ;
input DEST_1_Fifo_Full ;
input DEST_2_Fifo_Full ;
output N_510_i ;
output DEST_1_Fifo_Write_Enable ;
output DEST_2_Fifo_Write_Enable ;
input Clock ;
input dff_arst ;
wire COREFIFO_C3_0_EMPTY ;
wire DEST_1_Fifo_Full ;
wire DEST_2_Fifo_Full ;
wire N_510_i ;
wire DEST_1_Fifo_Write_Enable ;
wire DEST_2_Fifo_Write_Enable ;
wire Clock ;
wire dff_arst ;
wire [1:0] Communication_vote_vector_Z;
wire VCC ;
wire N_16_i ;
wire GND ;
wire N_24 ;
wire communication_vote_vector7_Z ;
wire communication_vote_vector6_Z ;
wire Fifo_Full ;
wire N_71 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
// @97:67
  SLE \state_reg_Z[1]  (
	.Q(state_reg[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_16_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @97:67
  SLE \state_reg_Z[0]  (
	.Q(state_reg[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_24),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @97:143
  SLE \Communication_vote_vector[1]  (
	.Q(Communication_vote_vector_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(communication_vote_vector7_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @97:143
  SLE \Communication_vote_vector[0]  (
	.Q(Communication_vote_vector_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(communication_vote_vector6_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @97:201
  CFG3 DEST_2_Fifo_Write_Enable_0_a2_0_a2 (
	.A(state_reg[1]),
	.B(state_reg[0]),
	.C(Communication_vote_vector_Z[1]),
	.Y(DEST_2_Fifo_Write_Enable)
);
defparam DEST_2_Fifo_Write_Enable_0_a2_0_a2.INIT=8'h80;
// @97:201
  CFG3 DEST_1_Fifo_Write_Enable_0_a2_1_a2 (
	.A(state_reg[1]),
	.B(state_reg[0]),
	.C(Communication_vote_vector_Z[0]),
	.Y(DEST_1_Fifo_Write_Enable)
);
defparam DEST_1_Fifo_Write_Enable_0_a2_1_a2.INIT=8'h80;
// @97:67
  CFG2 \state_reg_ns_0_x4_0_x2_0[1]  (
	.A(state_reg[0]),
	.B(state_reg[1]),
	.Y(N_16_i)
);
defparam \state_reg_ns_0_x4_0_x2_0[1] .INIT=4'h6;
// @97:67
  CFG2 \state_reg_RNIFCVV[0]  (
	.A(state_reg[0]),
	.B(state_reg[1]),
	.Y(N_510_i)
);
defparam \state_reg_RNIFCVV[0] .INIT=4'h2;
// @97:176
  CFG4 Fifo_Full_1_iv_0_0 (
	.A(Communication_vote_vector_Z[0]),
	.B(Communication_vote_vector_Z[1]),
	.C(DEST_2_Fifo_Full),
	.D(DEST_1_Fifo_Full),
	.Y(Fifo_Full)
);
defparam Fifo_Full_1_iv_0_0.INIT=16'hEAC0;
// @97:67
  CFG4 \state_reg_ns_i_i_a2_0_a2[0]  (
	.A(state_reg[0]),
	.B(Fifo_Full),
	.C(COREFIFO_C3_0_EMPTY),
	.D(state_reg[1]),
	.Y(N_24)
);
defparam \state_reg_ns_i_i_a2_0_a2[0] .INIT=16'h1105;
// @97:150
  CFG4 communication_vote_vector6 (
	.A(COREFIFO_C3_0_Q[35]),
	.B(COREFIFO_C3_0_Q[34]),
	.C(COREFIFO_C3_0_Q[33]),
	.D(COREFIFO_C3_0_Q[32]),
	.Y(communication_vote_vector6_Z)
);
defparam communication_vote_vector6.INIT=16'h0100;
// @97:153
  CFG4 communication_vote_vector7 (
	.A(COREFIFO_C3_0_Q[35]),
	.B(COREFIFO_C3_0_Q[34]),
	.C(COREFIFO_C3_0_Q[33]),
	.D(COREFIFO_C3_0_Q[32]),
	.Y(communication_vote_vector7_Z)
);
defparam communication_vote_vector7.INIT=16'h0010;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Communication_ANW_MUX */

module Command_Decoder (
  state_reg_0_d0,
  state_reg_1_d0,
  state_reg_5,
  state_reg_3,
  state_reg_0_4,
  state_reg_0_1,
  state_reg_0_0,
  state_reg_1_0,
  COREFIFO_C1_0_Q,
  Command_Decoder_0_AE_CMD_Data,
  decode_vector,
  TRG_data,
  TRG_addr,
  N_139_i,
  COREFIFO_C1_0_EMPTY,
  N_59_i,
  ADI_SPI_0_busy,
  TRG_busy,
  N_141_i,
  Command_Decoder_0_Fifo_Read_Enable,
  Command_Decoder_0_AE_enable_cmd,
  RW,
  dff_arst,
  Clock
)
;
output state_reg_0_d0 ;
output state_reg_1_d0 ;
output state_reg_5 ;
input state_reg_3 ;
input state_reg_0_4 ;
input state_reg_0_1 ;
input state_reg_0_0 ;
input state_reg_1_0 ;
input [39:0] COREFIFO_C1_0_Q ;
output [39:24] Command_Decoder_0_AE_CMD_Data ;
output [1:0] decode_vector ;
output [15:0] TRG_data ;
output [7:0] TRG_addr ;
output N_139_i ;
input COREFIFO_C1_0_EMPTY ;
output N_59_i ;
input ADI_SPI_0_busy ;
input TRG_busy ;
output N_141_i ;
output Command_Decoder_0_Fifo_Read_Enable ;
output Command_Decoder_0_AE_enable_cmd ;
output RW ;
input dff_arst ;
input Clock ;
wire state_reg_0_d0 ;
wire state_reg_1_d0 ;
wire state_reg_5 ;
wire state_reg_3 ;
wire state_reg_0_4 ;
wire state_reg_0_1 ;
wire state_reg_0_0 ;
wire state_reg_1_0 ;
wire N_139_i ;
wire COREFIFO_C1_0_EMPTY ;
wire N_59_i ;
wire ADI_SPI_0_busy ;
wire TRG_busy ;
wire N_141_i ;
wire Command_Decoder_0_Fifo_Read_Enable ;
wire Command_Decoder_0_AE_enable_cmd ;
wire RW ;
wire dff_arst ;
wire Clock ;
wire [31:0] counter_Z;
wire [30:0] counter_s;
wire [31:31] counter_s_Z;
wire [9:1] state_reg_ns;
wire [9:2] state_reg_Z;
wire [3:0] decode_vector_6;
wire [3:2] decode_vector_Z;
wire [30:1] counter_cry_Z;
wire [30:1] counter_cry_Y;
wire [31:31] counter_s_FCO;
wire [31:31] counter_s_Y;
wire [6:6] state_reg_ns_i_0_a2_1_0_Z;
wire [4:4] state_reg_ns_i_0_0_0_Z;
wire [0:0] state_reg_ns_i_0_0_4_Z;
wire [0:0] state_reg_ns_i_0_0_3_Z;
wire [6:6] state_reg_ns_i_0_a2_0;
wire [0:0] state_reg_ns_i_0_0_6_Z;
wire VCC ;
wire N_147_i_i ;
wire GND ;
wire faultcounter_elapsed3 ;
wire Not_Decode_Value_Z ;
wire Not_Decode_Value_1 ;
wire Has_Answer_2 ;
wire N_135_i ;
wire N_35_i ;
wire N_132_i ;
wire N_130_i ;
wire N_667 ;
wire N_125_i ;
wire counter_s_986_FCO ;
wire counter_s_986_S ;
wire counter_s_986_Y ;
wire decode_vector_6_1dflt_1_1_Z ;
wire Has_Answer_2_0dflt_1_Z ;
wire Not_Decode_Value_1_3 ;
wire m7 ;
wire N_939 ;
wire N_513 ;
wire N_15 ;
wire faultcounter_elapsed3lto31_2 ;
wire faultcounter_elapsed3lto25_2 ;
wire faultcounter_elapsed3lto17_2 ;
wire faultcounter_elapsed3lto13_2 ;
wire decode_vector_6_0dflt_1_Z ;
wire decode_vector_6_2dflt_1_Z ;
wire faultcounter_elapsed3lto8_i_a2_5 ;
wire faultcounter_elapsed3lto8_i_a2_4 ;
wire N_322 ;
wire N_546 ;
wire N_521 ;
wire N_534 ;
wire N_699 ;
wire un1_decode_vector6_i_1_Z ;
wire FaultCounter_Reset_N_i_a2_0_a2_0_a2_3_Z ;
wire N_318 ;
wire N_527 ;
wire faultcounter_elapsed3lto8_i_a2 ;
wire N_319 ;
wire faultcounter_elapsed3lt18 ;
wire faultcounter_elapsed3lt25 ;
wire faultcounter_elapsed3lt26 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
  CFG1 \counter_RNO[0]  (
	.A(counter_Z[0]),
	.Y(counter_s[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @113:455
  SLE \counter[31]  (
	.Q(counter_Z[31]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[30]  (
	.Q(counter_Z[30]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[29]  (
	.Q(counter_Z[29]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[28]  (
	.Q(counter_Z[28]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[27]  (
	.Q(counter_Z[27]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[26]  (
	.Q(counter_Z[26]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[25]  (
	.Q(counter_Z[25]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[24]  (
	.Q(counter_Z[24]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[23]  (
	.Q(counter_Z[23]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[22]  (
	.Q(counter_Z[22]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[21]  (
	.Q(counter_Z[21]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[20]  (
	.Q(counter_Z[20]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[19]  (
	.Q(counter_Z[19]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[18]  (
	.Q(counter_Z[18]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[17]  (
	.Q(counter_Z[17]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[16]  (
	.Q(counter_Z[16]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[15]  (
	.Q(counter_Z[15]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[14]  (
	.Q(counter_Z[14]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[13]  (
	.Q(counter_Z[13]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[12]  (
	.Q(counter_Z[12]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[11]  (
	.Q(counter_Z[11]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[10]  (
	.Q(counter_Z[10]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[9]  (
	.Q(counter_Z[9]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[8]  (
	.Q(counter_Z[8]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[7]  (
	.Q(counter_Z[7]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  SLE FaultCounter_Elapsed (
	.Q(state_reg_ns[9]),
	.ADn(VCC),
	.ALn(N_147_i_i),
	.CLK(Clock),
	.D(faultcounter_elapsed3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:363
  SLE Not_Decode_Value (
	.Q(Not_Decode_Value_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Not_Decode_Value_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:363
  SLE Has_Answer (
	.Q(RW),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Has_Answer_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:130
  SLE \state_reg[0]  (
	.Q(state_reg_0_d0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:130
  SLE \state_reg[1]  (
	.Q(state_reg_1_d0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:130
  SLE \state_reg[2]  (
	.Q(state_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_135_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:130
  SLE \state_reg[3]  (
	.Q(Command_Decoder_0_AE_enable_cmd),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_35_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:130
  SLE \state_reg[4]  (
	.Q(state_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_132_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:130
  SLE \state_reg[5]  (
	.Q(state_reg_5),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_130_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:130
  SLE \state_reg[6]  (
	.Q(state_reg_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:130
  SLE \state_reg[7]  (
	.Q(state_reg_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_667),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:130
  SLE \state_reg[8]  (
	.Q(Command_Decoder_0_Fifo_Read_Enable),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:130
  SLE \state_reg[9]  (
	.Q(state_reg_Z[9]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_125_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE cmd_CDb (
	.Q(Command_Decoder_0_AE_CMD_Data[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[31]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE cmd_status_err (
	.Q(Command_Decoder_0_AE_CMD_Data[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[39]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[12]  (
	.Q(TRG_data[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[12]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[11]  (
	.Q(TRG_data[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[11]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[10]  (
	.Q(TRG_data[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[10]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[9]  (
	.Q(TRG_data[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[9]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[8]  (
	.Q(TRG_data[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[8]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[7]  (
	.Q(TRG_data[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[7]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[6]  (
	.Q(TRG_data[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[6]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[5]  (
	.Q(TRG_data[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[5]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[4]  (
	.Q(TRG_data[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[4]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[3]  (
	.Q(TRG_data[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[3]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[2]  (
	.Q(TRG_data[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[2]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[1]  (
	.Q(TRG_data[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[1]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[0]  (
	.Q(TRG_data[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[0]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[24]  (
	.Q(Command_Decoder_0_AE_CMD_Data[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[24]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[23]  (
	.Q(TRG_addr[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[23]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[22]  (
	.Q(TRG_addr[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[22]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[21]  (
	.Q(TRG_addr[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[21]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[20]  (
	.Q(TRG_addr[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[20]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[19]  (
	.Q(TRG_addr[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[19]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[18]  (
	.Q(TRG_addr[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[18]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[17]  (
	.Q(TRG_addr[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[17]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[16]  (
	.Q(TRG_addr[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[16]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[15]  (
	.Q(TRG_data[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[15]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[14]  (
	.Q(TRG_data[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[14]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[13]  (
	.Q(TRG_data[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[13]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[38]  (
	.Q(Command_Decoder_0_AE_CMD_Data[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[38]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[37]  (
	.Q(Command_Decoder_0_AE_CMD_Data[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[37]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[36]  (
	.Q(Command_Decoder_0_AE_CMD_Data[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[36]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[35]  (
	.Q(Command_Decoder_0_AE_CMD_Data[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[35]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[34]  (
	.Q(Command_Decoder_0_AE_CMD_Data[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[34]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[33]  (
	.Q(Command_Decoder_0_AE_CMD_Data[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[33]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[32]  (
	.Q(Command_Decoder_0_AE_CMD_Data[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[32]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[30]  (
	.Q(Command_Decoder_0_AE_CMD_Data[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[30]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \AE_CMD_Data[29]  (
	.Q(Command_Decoder_0_AE_CMD_Data[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[29]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:363
  SLE \decode_vector_Z[1]  (
	.Q(decode_vector[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(decode_vector_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:363
  SLE \decode_vector_Z[0]  (
	.Q(decode_vector[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(decode_vector_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \cmd_ID[4]  (
	.Q(Command_Decoder_0_AE_CMD_Data[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[28]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \cmd_ID[3]  (
	.Q(Command_Decoder_0_AE_CMD_Data[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[27]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \cmd_ID[2]  (
	.Q(Command_Decoder_0_AE_CMD_Data[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[26]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:328
  SLE \cmd_ID[1]  (
	.Q(Command_Decoder_0_AE_CMD_Data[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(COREFIFO_C1_0_Q[25]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:363
  SLE \decode_vector[3]  (
	.Q(decode_vector_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(decode_vector_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:363
  SLE \decode_vector[2]  (
	.Q(decode_vector_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(decode_vector_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @113:455
  ARI1 counter_s_986 (
	.FCO(counter_s_986_FCO),
	.S(counter_s_986_S),
	.Y(counter_s_986_Y),
	.B(counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam counter_s_986.INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[1]  (
	.FCO(counter_cry_Z[1]),
	.S(counter_s[1]),
	.Y(counter_cry_Y[1]),
	.B(counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_s_986_FCO)
);
defparam \counter_cry[1] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[2]  (
	.FCO(counter_cry_Z[2]),
	.S(counter_s[2]),
	.Y(counter_cry_Y[2]),
	.B(counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[1])
);
defparam \counter_cry[2] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[3]  (
	.FCO(counter_cry_Z[3]),
	.S(counter_s[3]),
	.Y(counter_cry_Y[3]),
	.B(counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[2])
);
defparam \counter_cry[3] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[4]  (
	.FCO(counter_cry_Z[4]),
	.S(counter_s[4]),
	.Y(counter_cry_Y[4]),
	.B(counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[3])
);
defparam \counter_cry[4] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[5]  (
	.FCO(counter_cry_Z[5]),
	.S(counter_s[5]),
	.Y(counter_cry_Y[5]),
	.B(counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[4])
);
defparam \counter_cry[5] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[6]  (
	.FCO(counter_cry_Z[6]),
	.S(counter_s[6]),
	.Y(counter_cry_Y[6]),
	.B(counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[5])
);
defparam \counter_cry[6] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[7]  (
	.FCO(counter_cry_Z[7]),
	.S(counter_s[7]),
	.Y(counter_cry_Y[7]),
	.B(counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[6])
);
defparam \counter_cry[7] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[8]  (
	.FCO(counter_cry_Z[8]),
	.S(counter_s[8]),
	.Y(counter_cry_Y[8]),
	.B(counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[7])
);
defparam \counter_cry[8] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[9]  (
	.FCO(counter_cry_Z[9]),
	.S(counter_s[9]),
	.Y(counter_cry_Y[9]),
	.B(counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[8])
);
defparam \counter_cry[9] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[10]  (
	.FCO(counter_cry_Z[10]),
	.S(counter_s[10]),
	.Y(counter_cry_Y[10]),
	.B(counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[9])
);
defparam \counter_cry[10] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[11]  (
	.FCO(counter_cry_Z[11]),
	.S(counter_s[11]),
	.Y(counter_cry_Y[11]),
	.B(counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[10])
);
defparam \counter_cry[11] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[12]  (
	.FCO(counter_cry_Z[12]),
	.S(counter_s[12]),
	.Y(counter_cry_Y[12]),
	.B(counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[11])
);
defparam \counter_cry[12] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[13]  (
	.FCO(counter_cry_Z[13]),
	.S(counter_s[13]),
	.Y(counter_cry_Y[13]),
	.B(counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[12])
);
defparam \counter_cry[13] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[14]  (
	.FCO(counter_cry_Z[14]),
	.S(counter_s[14]),
	.Y(counter_cry_Y[14]),
	.B(counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[13])
);
defparam \counter_cry[14] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[15]  (
	.FCO(counter_cry_Z[15]),
	.S(counter_s[15]),
	.Y(counter_cry_Y[15]),
	.B(counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[14])
);
defparam \counter_cry[15] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[16]  (
	.FCO(counter_cry_Z[16]),
	.S(counter_s[16]),
	.Y(counter_cry_Y[16]),
	.B(counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[15])
);
defparam \counter_cry[16] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[17]  (
	.FCO(counter_cry_Z[17]),
	.S(counter_s[17]),
	.Y(counter_cry_Y[17]),
	.B(counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[16])
);
defparam \counter_cry[17] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[18]  (
	.FCO(counter_cry_Z[18]),
	.S(counter_s[18]),
	.Y(counter_cry_Y[18]),
	.B(counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[17])
);
defparam \counter_cry[18] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[19]  (
	.FCO(counter_cry_Z[19]),
	.S(counter_s[19]),
	.Y(counter_cry_Y[19]),
	.B(counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[18])
);
defparam \counter_cry[19] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[20]  (
	.FCO(counter_cry_Z[20]),
	.S(counter_s[20]),
	.Y(counter_cry_Y[20]),
	.B(counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[19])
);
defparam \counter_cry[20] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[21]  (
	.FCO(counter_cry_Z[21]),
	.S(counter_s[21]),
	.Y(counter_cry_Y[21]),
	.B(counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[20])
);
defparam \counter_cry[21] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[22]  (
	.FCO(counter_cry_Z[22]),
	.S(counter_s[22]),
	.Y(counter_cry_Y[22]),
	.B(counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[21])
);
defparam \counter_cry[22] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[23]  (
	.FCO(counter_cry_Z[23]),
	.S(counter_s[23]),
	.Y(counter_cry_Y[23]),
	.B(counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[22])
);
defparam \counter_cry[23] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[24]  (
	.FCO(counter_cry_Z[24]),
	.S(counter_s[24]),
	.Y(counter_cry_Y[24]),
	.B(counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[23])
);
defparam \counter_cry[24] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[25]  (
	.FCO(counter_cry_Z[25]),
	.S(counter_s[25]),
	.Y(counter_cry_Y[25]),
	.B(counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[24])
);
defparam \counter_cry[25] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[26]  (
	.FCO(counter_cry_Z[26]),
	.S(counter_s[26]),
	.Y(counter_cry_Y[26]),
	.B(counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[25])
);
defparam \counter_cry[26] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[27]  (
	.FCO(counter_cry_Z[27]),
	.S(counter_s[27]),
	.Y(counter_cry_Y[27]),
	.B(counter_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[26])
);
defparam \counter_cry[27] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[28]  (
	.FCO(counter_cry_Z[28]),
	.S(counter_s[28]),
	.Y(counter_cry_Y[28]),
	.B(counter_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[27])
);
defparam \counter_cry[28] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[29]  (
	.FCO(counter_cry_Z[29]),
	.S(counter_s[29]),
	.Y(counter_cry_Y[29]),
	.B(counter_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[28])
);
defparam \counter_cry[29] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_s[31]  (
	.FCO(counter_s_FCO[31]),
	.S(counter_s_Z[31]),
	.Y(counter_s_Y[31]),
	.B(counter_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[30])
);
defparam \counter_s[31] .INIT=20'h4AA00;
// @113:455
  ARI1 \counter_cry[30]  (
	.FCO(counter_cry_Z[30]),
	.S(counter_s[30]),
	.Y(counter_cry_Y[30]),
	.B(counter_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[29])
);
defparam \counter_cry[30] .INIT=20'h4AA00;
// @113:371
  CFG4 decode_vector_6_1dflt_1_1 (
	.A(Command_Decoder_0_AE_CMD_Data[27]),
	.B(Command_Decoder_0_AE_CMD_Data[30]),
	.C(Command_Decoder_0_AE_CMD_Data[26]),
	.D(Command_Decoder_0_AE_CMD_Data[28]),
	.Y(decode_vector_6_1dflt_1_1_Z)
);
defparam decode_vector_6_1dflt_1_1.INIT=16'h0100;
// @113:371
  CFG4 Has_Answer_2_0dflt (
	.A(Has_Answer_2_0dflt_1_Z),
	.B(Command_Decoder_0_AE_CMD_Data[24]),
	.C(Not_Decode_Value_1_3),
	.D(m7),
	.Y(Has_Answer_2)
);
defparam Has_Answer_2_0dflt.INIT=16'h0F02;
// @113:371
  CFG4 Has_Answer_2_0dflt_1 (
	.A(Command_Decoder_0_AE_CMD_Data[29]),
	.B(Command_Decoder_0_AE_CMD_Data[28]),
	.C(Command_Decoder_0_AE_CMD_Data[26]),
	.D(Command_Decoder_0_AE_CMD_Data[25]),
	.Y(Has_Answer_2_0dflt_1_Z)
);
defparam Has_Answer_2_0dflt_1.INIT=16'h2C20;
// @113:130
  CFG2 \state_reg_ns_i_0_a2_1_0[6]  (
	.A(RW),
	.B(state_reg_Z[4]),
	.Y(state_reg_ns_i_0_a2_1_0_Z[6])
);
defparam \state_reg_ns_i_0_a2_1_0[6] .INIT=4'h8;
// @113:130
  CFG2 \state_reg_ns_a2_0_a2_0_a2[3]  (
	.A(state_reg_Z[7]),
	.B(state_reg_ns[9]),
	.Y(state_reg_ns[3])
);
defparam \state_reg_ns_a2_0_a2_0_a2[3] .INIT=4'h2;
// @113:130
  CFG2 \state_reg_ns_a2_i_i_a2[2]  (
	.A(Command_Decoder_0_Fifo_Read_Enable),
	.B(state_reg_ns[9]),
	.Y(N_667)
);
defparam \state_reg_ns_a2_i_i_a2[2] .INIT=4'h2;
// @113:130
  CFG2 \state_reg_ns_i_0_0_a2[7]  (
	.A(Command_Decoder_0_AE_enable_cmd),
	.B(state_reg_Z[2]),
	.Y(N_939)
);
defparam \state_reg_ns_i_0_0_a2[7] .INIT=4'h1;
// @113:130
  CFG2 \state_reg_ns_i_0_0_o2[0]  (
	.A(state_reg_5),
	.B(Not_Decode_Value_Z),
	.Y(N_513)
);
defparam \state_reg_ns_i_0_0_o2[0] .INIT=4'hD;
// @113:371
  CFG2 \Has_Answer_2.m1  (
	.A(Command_Decoder_0_AE_CMD_Data[26]),
	.B(Command_Decoder_0_AE_CMD_Data[24]),
	.Y(N_15)
);
defparam \Has_Answer_2.m1 .INIT=4'h6;
// @113:423
  CFG2 un1_decode_vector6_i_3 (
	.A(Command_Decoder_0_AE_CMD_Data[27]),
	.B(Command_Decoder_0_AE_CMD_Data[30]),
	.Y(Not_Decode_Value_1_3)
);
defparam un1_decode_vector6_i_3.INIT=4'hE;
  CFG2 \decode_vector_RNIEJ9C[3]  (
	.A(decode_vector_Z[3]),
	.B(state_reg_5),
	.Y(N_141_i)
);
defparam \decode_vector_RNIEJ9C[3] .INIT=4'h8;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto31_2  (
	.A(counter_Z[31]),
	.B(counter_Z[30]),
	.C(counter_Z[29]),
	.D(counter_Z[28]),
	.Y(faultcounter_elapsed3lto31_2)
);
defparam \op_gt.faultcounter_elapsed3lto31_2 .INIT=16'hFFFE;
// @89:2101
  CFG3 \op_gt.faultcounter_elapsed3lto25_2  (
	.A(counter_Z[25]),
	.B(counter_Z[24]),
	.C(counter_Z[23]),
	.Y(faultcounter_elapsed3lto25_2)
);
defparam \op_gt.faultcounter_elapsed3lto25_2 .INIT=8'h80;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto17_2  (
	.A(counter_Z[17]),
	.B(counter_Z[16]),
	.C(counter_Z[15]),
	.D(counter_Z[14]),
	.Y(faultcounter_elapsed3lto17_2)
);
defparam \op_gt.faultcounter_elapsed3lto17_2 .INIT=16'h8000;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto13_2  (
	.A(counter_Z[13]),
	.B(counter_Z[12]),
	.C(counter_Z[11]),
	.D(counter_Z[10]),
	.Y(faultcounter_elapsed3lto13_2)
);
defparam \op_gt.faultcounter_elapsed3lto13_2 .INIT=16'hFFFE;
// @113:371
  CFG4 decode_vector_6_0dflt_1 (
	.A(Command_Decoder_0_AE_CMD_Data[29]),
	.B(Command_Decoder_0_AE_CMD_Data[28]),
	.C(Command_Decoder_0_AE_CMD_Data[26]),
	.D(Command_Decoder_0_AE_CMD_Data[25]),
	.Y(decode_vector_6_0dflt_1_Z)
);
defparam decode_vector_6_0dflt_1.INIT=16'h0110;
// @113:371
  CFG3 decode_vector_6_2dflt_1 (
	.A(Command_Decoder_0_AE_CMD_Data[29]),
	.B(Command_Decoder_0_AE_CMD_Data[28]),
	.C(Command_Decoder_0_AE_CMD_Data[26]),
	.Y(decode_vector_6_2dflt_1_Z)
);
defparam decode_vector_6_2dflt_1.INIT=8'h20;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto8_i_a2_5  (
	.A(counter_Z[5]),
	.B(counter_Z[4]),
	.C(counter_Z[3]),
	.D(counter_Z[2]),
	.Y(faultcounter_elapsed3lto8_i_a2_5)
);
defparam \op_gt.faultcounter_elapsed3lto8_i_a2_5 .INIT=16'h0001;
// @89:2101
  CFG3 \op_gt.faultcounter_elapsed3lto8_i_a2_4  (
	.A(counter_Z[8]),
	.B(counter_Z[1]),
	.C(counter_Z[0]),
	.Y(faultcounter_elapsed3lto8_i_a2_4)
);
defparam \op_gt.faultcounter_elapsed3lto8_i_a2_4 .INIT=8'h01;
// @113:423
  CFG4 un1_decode_vector6_i_a7_2 (
	.A(Command_Decoder_0_AE_CMD_Data[29]),
	.B(Command_Decoder_0_AE_CMD_Data[28]),
	.C(Command_Decoder_0_AE_CMD_Data[26]),
	.D(Command_Decoder_0_AE_CMD_Data[25]),
	.Y(N_322)
);
defparam un1_decode_vector6_i_a7_2.INIT=16'h0002;
// @113:130
  CFG4 \state_reg_ns_i_0_o2_1[6]  (
	.A(decode_vector_Z[3]),
	.B(decode_vector_Z[2]),
	.C(decode_vector[1]),
	.D(decode_vector[0]),
	.Y(N_546)
);
defparam \state_reg_ns_i_0_o2_1[6] .INIT=16'hFFFE;
// @113:130
  CFG4 \state_reg_ns_i_0_0_o2[5]  (
	.A(state_reg_0_4),
	.B(state_reg_1_0),
	.C(TRG_busy),
	.D(ADI_SPI_0_busy),
	.Y(N_521)
);
defparam \state_reg_ns_i_0_0_o2[5] .INIT=16'hFFF7;
// @113:130
  CFG3 \state_reg_ns_a2_0_a2_0_a2[8]  (
	.A(state_reg_ns[9]),
	.B(Command_Decoder_0_AE_CMD_Data[39]),
	.C(state_reg_Z[6]),
	.Y(state_reg_ns[8])
);
defparam \state_reg_ns_a2_0_a2_0_a2[8] .INIT=8'h40;
// @112:89
  CFG2 \state_reg_RNIFGUM[0]  (
	.A(state_reg_0_d0),
	.B(state_reg_1_d0),
	.Y(N_59_i)
);
defparam \state_reg_RNIFGUM[0] .INIT=4'h1;
// @113:130
  CFG3 \state_reg_ns_i_0_0_o2[7]  (
	.A(state_reg_0_1),
	.B(state_reg_0_0),
	.C(state_reg_3),
	.Y(N_534)
);
defparam \state_reg_ns_i_0_0_o2[7] .INIT=8'hFE;
// @113:130
  CFG3 \state_reg_ns_a2_0_a2_1_a2[1]  (
	.A(state_reg_ns[9]),
	.B(COREFIFO_C1_0_EMPTY),
	.C(state_reg_Z[9]),
	.Y(state_reg_ns[1])
);
defparam \state_reg_ns_a2_0_a2_1_a2[1] .INIT=8'h10;
// @113:130
  CFG3 \state_reg_ns_i_0_0_a2[0]  (
	.A(Command_Decoder_0_AE_CMD_Data[39]),
	.B(state_reg_Z[6]),
	.C(Command_Decoder_0_AE_CMD_Data[31]),
	.Y(N_699)
);
defparam \state_reg_ns_i_0_0_a2[0] .INIT=8'hC8;
// @95:59
  CFG2 \decode_vector_RNIDI9C[2]  (
	.A(state_reg_5),
	.B(decode_vector_Z[2]),
	.Y(N_139_i)
);
defparam \decode_vector_RNIDI9C[2] .INIT=4'h8;
// @113:130
  CFG4 \state_reg_ns_i_0_0_0[4]  (
	.A(Command_Decoder_0_AE_CMD_Data[31]),
	.B(Command_Decoder_0_AE_CMD_Data[39]),
	.C(state_reg_5),
	.D(state_reg_ns[9]),
	.Y(state_reg_ns_i_0_0_0_Z[4])
);
defparam \state_reg_ns_i_0_0_0[4] .INIT=16'hFF0D;
// @113:130
  CFG4 \state_reg_ns_i_0_0_4[0]  (
	.A(state_reg_Z[7]),
	.B(N_513),
	.C(Command_Decoder_0_AE_enable_cmd),
	.D(Command_Decoder_0_Fifo_Read_Enable),
	.Y(state_reg_ns_i_0_0_4_Z[0])
);
defparam \state_reg_ns_i_0_0_4[0] .INIT=16'hFFFB;
// @113:130
  CFG4 \state_reg_ns_i_0_0_3[0]  (
	.A(COREFIFO_C1_0_EMPTY),
	.B(N_699),
	.C(state_reg_Z[9]),
	.D(state_reg_ns[9]),
	.Y(state_reg_ns_i_0_0_3_Z[0])
);
defparam \state_reg_ns_i_0_0_3[0] .INIT=16'hFFDC;
// @113:423
  CFG4 un1_decode_vector6_i_1 (
	.A(Command_Decoder_0_AE_CMD_Data[26]),
	.B(Command_Decoder_0_AE_CMD_Data[25]),
	.C(Command_Decoder_0_AE_CMD_Data[24]),
	.D(Command_Decoder_0_AE_CMD_Data[28]),
	.Y(un1_decode_vector6_i_1_Z)
);
defparam un1_decode_vector6_i_1.INIT=16'hC105;
// @113:216
  CFG4 FaultCounter_Reset_N_i_a2_0_a2_0_a2_3 (
	.A(N_939),
	.B(state_reg_Z[7]),
	.C(state_reg_Z[6]),
	.D(state_reg_Z[4]),
	.Y(FaultCounter_Reset_N_i_a2_0_a2_0_a2_3_Z)
);
defparam FaultCounter_Reset_N_i_a2_0_a2_0_a2_3.INIT=16'h0002;
// @113:371
  CFG4 decode_vector_6_2dflt (
	.A(Command_Decoder_0_AE_CMD_Data[25]),
	.B(Command_Decoder_0_AE_CMD_Data[24]),
	.C(Not_Decode_Value_1_3),
	.D(decode_vector_6_2dflt_1_Z),
	.Y(decode_vector_6[2])
);
defparam decode_vector_6_2dflt.INIT=16'h0600;
// @113:371
  CFG3 decode_vector_6_0dflt (
	.A(N_15),
	.B(decode_vector_6_0dflt_1_Z),
	.C(Not_Decode_Value_1_3),
	.Y(decode_vector_6[0])
);
defparam decode_vector_6_0dflt.INIT=8'h08;
// @113:423
  CFG4 un1_decode_vector6_i_o7_0 (
	.A(Command_Decoder_0_AE_CMD_Data[28]),
	.B(Command_Decoder_0_AE_CMD_Data[25]),
	.C(Command_Decoder_0_AE_CMD_Data[24]),
	.D(Command_Decoder_0_AE_CMD_Data[29]),
	.Y(N_318)
);
defparam un1_decode_vector6_i_o7_0.INIT=16'hEAFE;
// @113:130
  CFG2 \state_reg_ns_i_0_0_o2_0[5]  (
	.A(N_513),
	.B(N_546),
	.Y(N_527)
);
defparam \state_reg_ns_i_0_0_o2_0[5] .INIT=4'hB;
// @113:371
  CFG4 \Has_Answer_2.m7_0  (
	.A(Command_Decoder_0_AE_CMD_Data[29]),
	.B(Command_Decoder_0_AE_CMD_Data[28]),
	.C(Command_Decoder_0_AE_CMD_Data[25]),
	.D(N_15),
	.Y(m7)
);
defparam \Has_Answer_2.m7_0 .INIT=16'h0100;
// @113:130
  CFG4 \state_reg_ns_i_0_a2_0_0[6]  (
	.A(N_521),
	.B(N_546),
	.C(N_513),
	.D(state_reg_ns_i_0_a2_1_0_Z[6]),
	.Y(state_reg_ns_i_0_a2_0[6])
);
defparam \state_reg_ns_i_0_a2_0_0[6] .INIT=16'hA8FC;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto8_i_a2  (
	.A(counter_Z[7]),
	.B(counter_Z[6]),
	.C(faultcounter_elapsed3lto8_i_a2_5),
	.D(faultcounter_elapsed3lto8_i_a2_4),
	.Y(faultcounter_elapsed3lto8_i_a2)
);
defparam \op_gt.faultcounter_elapsed3lto8_i_a2 .INIT=16'h1000;
// @113:423
  CFG2 un1_decode_vector6_i_a7 (
	.A(N_318),
	.B(Command_Decoder_0_AE_CMD_Data[26]),
	.Y(N_319)
);
defparam un1_decode_vector6_i_a7.INIT=4'h8;
// @113:371
  CFG4 decode_vector_6_1dflt (
	.A(Command_Decoder_0_AE_CMD_Data[29]),
	.B(Command_Decoder_0_AE_CMD_Data[24]),
	.C(decode_vector_6_1dflt_1_1_Z),
	.D(Command_Decoder_0_AE_CMD_Data[25]),
	.Y(decode_vector_6[1])
);
defparam decode_vector_6_1dflt.INIT=16'h1040;
// @113:371
  CFG4 decode_vector_6_3dflt (
	.A(Command_Decoder_0_AE_CMD_Data[29]),
	.B(Command_Decoder_0_AE_CMD_Data[24]),
	.C(decode_vector_6_1dflt_1_1_Z),
	.D(Command_Decoder_0_AE_CMD_Data[25]),
	.Y(decode_vector_6[3])
);
defparam decode_vector_6_3dflt.INIT=16'h2080;
// @113:130
  CFG3 \state_reg_RNO[2]  (
	.A(N_534),
	.B(state_reg_ns[9]),
	.C(N_939),
	.Y(N_135_i)
);
defparam \state_reg_RNO[2] .INIT=8'h02;
// @113:130
  CFG4 \state_reg_ns_i_0_0_6[0]  (
	.A(state_reg_ns_i_0_0_3_Z[0]),
	.B(state_reg_Z[2]),
	.C(state_reg_ns_i_0_0_4_Z[0]),
	.D(N_534),
	.Y(state_reg_ns_i_0_0_6_Z[0])
);
defparam \state_reg_ns_i_0_0_6[0] .INIT=16'hFEFA;
// @113:423
  CFG4 un1_decode_vector6_i (
	.A(N_322),
	.B(un1_decode_vector6_i_1_Z),
	.C(N_319),
	.D(Not_Decode_Value_1_3),
	.Y(Not_Decode_Value_1)
);
defparam un1_decode_vector6_i.INIT=16'hFFFE;
// @35:229
  CFG3 FaultCounter_Reset_N_i_a2_0_a2_0_a2_3_RNI5EQ51 (
	.A(Command_Decoder_0_Fifo_Read_Enable),
	.B(state_reg_5),
	.C(FaultCounter_Reset_N_i_a2_0_a2_0_a2_3_Z),
	.Y(N_147_i_i)
);
defparam FaultCounter_Reset_N_i_a2_0_a2_0_a2_3_RNI5EQ51.INIT=8'hEF;
// @113:130
  CFG4 \state_reg_RNO[4]  (
	.A(state_reg_Z[4]),
	.B(state_reg_ns[9]),
	.C(N_521),
	.D(N_527),
	.Y(N_132_i)
);
defparam \state_reg_RNO[4] .INIT=16'h2030;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto17  (
	.A(counter_Z[9]),
	.B(faultcounter_elapsed3lto17_2),
	.C(faultcounter_elapsed3lto13_2),
	.D(faultcounter_elapsed3lto8_i_a2),
	.Y(faultcounter_elapsed3lt18)
);
defparam \op_gt.faultcounter_elapsed3lto17 .INIT=16'hC0C8;
// @113:130
  CFG4 \state_reg_RNO[3]  (
	.A(Command_Decoder_0_AE_enable_cmd),
	.B(state_reg_ns[9]),
	.C(N_534),
	.D(state_reg_ns_i_0_a2_0[6]),
	.Y(N_35_i)
);
defparam \state_reg_RNO[3] .INIT=16'h0233;
// @113:130
  CFG4 \state_reg_RNO[5]  (
	.A(state_reg_Z[6]),
	.B(N_521),
	.C(state_reg_ns_i_0_0_0_Z[4]),
	.D(N_527),
	.Y(N_130_i)
);
defparam \state_reg_RNO[5] .INIT=16'h0A0B;
// @113:130
  CFG4 \state_reg_RNO[9]  (
	.A(N_521),
	.B(state_reg_Z[4]),
	.C(state_reg_ns_i_0_0_6_Z[0]),
	.D(RW),
	.Y(N_125_i)
);
defparam \state_reg_RNO[9] .INIT=16'h0307;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto20  (
	.A(counter_Z[18]),
	.B(faultcounter_elapsed3lt18),
	.C(counter_Z[20]),
	.D(counter_Z[19]),
	.Y(faultcounter_elapsed3lt25)
);
defparam \op_gt.faultcounter_elapsed3lto20 .INIT=16'hFEF0;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto25  (
	.A(counter_Z[22]),
	.B(counter_Z[21]),
	.C(faultcounter_elapsed3lto25_2),
	.D(faultcounter_elapsed3lt25),
	.Y(faultcounter_elapsed3lt26)
);
defparam \op_gt.faultcounter_elapsed3lto25 .INIT=16'h8000;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto31  (
	.A(counter_Z[27]),
	.B(counter_Z[26]),
	.C(faultcounter_elapsed3lto31_2),
	.D(faultcounter_elapsed3lt26),
	.Y(faultcounter_elapsed3)
);
defparam \op_gt.faultcounter_elapsed3lto31 .INIT=16'hFAF8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Command_Decoder */

module Answer_Encoder (
  TRG_addr,
  REGISTERS_0_read_data_frame,
  TRG_data,
  TRG_rx_data,
  ADI_SPI_0_rx_data_frame,
  Command_Decoder_0_AE_CMD_Data,
  System_Controler_0_read_data_frame_0,
  state_reg_0,
  Answer_Encoder_0_Fifo_Write_Data,
  state_reg,
  Command_Decoder_0_AE_enable_cmd,
  COREFIFO_C3_0_FULL,
  N_59_i,
  Clock,
  dff_arst
)
;
input [7:0] TRG_addr ;
input [7:0] REGISTERS_0_read_data_frame ;
input [15:0] TRG_data ;
input [15:0] TRG_rx_data ;
input [7:0] ADI_SPI_0_rx_data_frame ;
input [39:24] Command_Decoder_0_AE_CMD_Data ;
input System_Controler_0_read_data_frame_0 ;
input [1:0] state_reg_0 ;
output [39:0] Answer_Encoder_0_Fifo_Write_Data ;
output [3:0] state_reg ;
input Command_Decoder_0_AE_enable_cmd ;
input COREFIFO_C3_0_FULL ;
input N_59_i ;
input Clock ;
input dff_arst ;
wire System_Controler_0_read_data_frame_0 ;
wire Command_Decoder_0_AE_enable_cmd ;
wire COREFIFO_C3_0_FULL ;
wire N_59_i ;
wire Clock ;
wire dff_arst ;
wire [4:1] state_reg_ns;
wire [4:4] state_reg_Z;
wire [23:0] periph_data;
wire [5:1] periph_data_0_iv_0_0_Z;
wire [7:0] periph_data_iv_0_1_Z;
wire [14:10] periph_data_1_iv_0_0_Z;
wire VCC ;
wire GND ;
wire N_45_i ;
wire N_536 ;
wire N_96_i ;
wire N_52_i ;
wire N_780 ;
wire N_736 ;
wire N_739 ;
wire N_732 ;
wire N_720 ;
wire N_716 ;
wire N_762 ;
wire N_760 ;
wire N_743 ;
wire N_741 ;
wire N_708 ;
wire N_772 ;
wire N_785 ;
wire N_783 ;
wire N_770_1 ;
wire N_786 ;
wire N_775 ;
wire N_790 ;
wire N_789 ;
wire N_460 ;
wire N_458 ;
wire N_705 ;
wire N_858 ;
wire N_734 ;
wire N_730 ;
wire N_718 ;
wire N_714 ;
wire N_706 ;
wire N_791 ;
wire N_776 ;
wire N_726 ;
wire N_710 ;
wire N_722 ;
wire N_793 ;
wire N_792 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
// @112:89
  SLE \state_reg_Z[0]  (
	.Q(state_reg[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:89
  SLE \state_reg_Z[1]  (
	.Q(state_reg[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:89
  SLE \state_reg_Z[2]  (
	.Q(state_reg[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:89
  SLE \state_reg_Z[3]  (
	.Q(state_reg[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:89
  SLE \state_reg[4]  (
	.Q(state_reg_Z[4]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_45_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:211
  SLE cmd_status_err (
	.Q(Answer_Encoder_0_Fifo_Write_Data[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[39]),
	.EN(N_536),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:211
  SLE cmd_CDb (
	.Q(Answer_Encoder_0_Fifo_Write_Data[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_96_i),
	.EN(N_536),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[1]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[1]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[0]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[0]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[16]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[16]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[15]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[15]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[14]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[14]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[13]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[13]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[12]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[12]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[11]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[11]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[10]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[10]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[9]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[9]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[8]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[8]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[7]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[7]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[6]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[6]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[5]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[5]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[4]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[4]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[3]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[3]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[2]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[2]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:211
  SLE \cmd_status_comm[0]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[32]),
	.EN(N_536),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:211
  SLE \cmd_ID[6]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[30]),
	.EN(N_536),
	.LAT(GND),
	.SD(GND),
	.SLn(N_59_i)
);
// @112:211
  SLE \cmd_ID[5]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[29]),
	.EN(N_536),
	.LAT(GND),
	.SD(GND),
	.SLn(N_59_i)
);
// @112:211
  SLE \cmd_ID[4]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[28]),
	.EN(N_536),
	.LAT(GND),
	.SD(GND),
	.SLn(N_59_i)
);
// @112:211
  SLE \cmd_ID[3]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[27]),
	.EN(N_536),
	.LAT(GND),
	.SD(GND),
	.SLn(N_59_i)
);
// @112:211
  SLE \cmd_ID[2]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[26]),
	.EN(N_536),
	.LAT(GND),
	.SD(GND),
	.SLn(N_59_i)
);
// @112:211
  SLE \cmd_ID[1]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[25]),
	.EN(N_536),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_59_i)
);
// @112:211
  SLE \cmd_ID[0]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[24]),
	.EN(N_536),
	.LAT(GND),
	.SD(GND),
	.SLn(N_59_i)
);
// @112:191
  SLE \periph_data_buffer[23]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[23]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[22]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[22]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[21]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[21]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[20]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[20]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[19]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[19]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[18]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[18]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:191
  SLE \periph_data_buffer[17]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(periph_data[17]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:211
  SLE \cmd_status_dummy[2]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[38]),
	.EN(N_536),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:211
  SLE \cmd_status_dummy[1]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[37]),
	.EN(N_536),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:211
  SLE \cmd_status_dummy[0]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[36]),
	.EN(N_536),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:211
  SLE \cmd_status_comm[3]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[35]),
	.EN(N_536),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:211
  SLE \cmd_status_comm[2]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[34]),
	.EN(N_536),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:211
  SLE \cmd_status_comm[1]  (
	.Q(Answer_Encoder_0_Fifo_Write_Data[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Command_Decoder_0_AE_CMD_Data[33]),
	.EN(N_536),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @112:251
  CFG4 \periph_data_iv_0_a2_1[7]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[29]),
	.B(N_780),
	.C(TRG_rx_data[7]),
	.D(Answer_Encoder_0_Fifo_Write_Data[28]),
	.Y(N_736)
);
defparam \periph_data_iv_0_a2_1[7] .INIT=16'h8000;
// @112:251
  CFG4 \periph_data_0_iv_0_a2_0[9]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[29]),
	.B(N_780),
	.C(TRG_rx_data[9]),
	.D(Answer_Encoder_0_Fifo_Write_Data[28]),
	.Y(N_739)
);
defparam \periph_data_0_iv_0_a2_0[9] .INIT=16'h8000;
// @112:251
  CFG4 \periph_data_iv_0_a2_1[6]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[29]),
	.B(N_780),
	.C(TRG_rx_data[6]),
	.D(Answer_Encoder_0_Fifo_Write_Data[28]),
	.Y(N_732)
);
defparam \periph_data_iv_0_a2_1[6] .INIT=16'h8000;
// @112:251
  CFG4 \periph_data_iv_0_a2_1[3]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[29]),
	.B(N_780),
	.C(TRG_rx_data[3]),
	.D(Answer_Encoder_0_Fifo_Write_Data[28]),
	.Y(N_720)
);
defparam \periph_data_iv_0_a2_1[3] .INIT=16'h8000;
// @112:251
  CFG4 \periph_data_iv_0_a2_1[2]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[29]),
	.B(N_780),
	.C(TRG_rx_data[2]),
	.D(Answer_Encoder_0_Fifo_Write_Data[28]),
	.Y(N_716)
);
defparam \periph_data_iv_0_a2_1[2] .INIT=16'h8000;
// @112:251
  CFG4 \periph_data_0_iv_0_a2_0[11]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[29]),
	.B(N_780),
	.C(TRG_rx_data[11]),
	.D(Answer_Encoder_0_Fifo_Write_Data[28]),
	.Y(N_762)
);
defparam \periph_data_0_iv_0_a2_0[11] .INIT=16'h8000;
// @112:251
  CFG4 \periph_data_0_iv_0_a2_0[8]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[29]),
	.B(N_780),
	.C(TRG_rx_data[8]),
	.D(Answer_Encoder_0_Fifo_Write_Data[28]),
	.Y(N_760)
);
defparam \periph_data_0_iv_0_a2_0[8] .INIT=16'h8000;
// @112:251
  CFG4 \periph_data_0_iv_0_a2_0[15]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[29]),
	.B(N_780),
	.C(TRG_rx_data[15]),
	.D(Answer_Encoder_0_Fifo_Write_Data[28]),
	.Y(N_743)
);
defparam \periph_data_0_iv_0_a2_0[15] .INIT=16'h8000;
// @112:251
  CFG4 \periph_data_0_iv_0_a2_0[13]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[29]),
	.B(N_780),
	.C(TRG_rx_data[13]),
	.D(Answer_Encoder_0_Fifo_Write_Data[28]),
	.Y(N_741)
);
defparam \periph_data_0_iv_0_a2_0[13] .INIT=16'h8000;
// @112:251
  CFG4 \periph_data_iv_0_a2_2[0]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[29]),
	.B(N_780),
	.C(TRG_rx_data[0]),
	.D(Answer_Encoder_0_Fifo_Write_Data[28]),
	.Y(N_708)
);
defparam \periph_data_iv_0_a2_2[0] .INIT=16'h8000;
// @112:89
  CFG2 \state_reg_ns_a2_0_a2_0_a2[3]  (
	.A(state_reg[2]),
	.B(COREFIFO_C3_0_FULL),
	.Y(state_reg_ns[3])
);
defparam \state_reg_ns_a2_0_a2_0_a2[3] .INIT=4'h2;
// @112:251
  CFG2 \periph_data_iv_0_a2_5[0]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[27]),
	.B(Answer_Encoder_0_Fifo_Write_Data[30]),
	.Y(N_772)
);
defparam \periph_data_iv_0_a2_5[0] .INIT=4'h1;
// @112:251
  CFG2 \periph_data_iv_0_a2_17[0]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[24]),
	.B(Answer_Encoder_0_Fifo_Write_Data[25]),
	.Y(N_785)
);
defparam \periph_data_iv_0_a2_17[0] .INIT=4'h2;
// @112:251
  CFG2 \periph_data_iv_0_a2_7[0]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[28]),
	.B(Answer_Encoder_0_Fifo_Write_Data[29]),
	.Y(N_783)
);
defparam \periph_data_iv_0_a2_7[0] .INIT=4'h1;
// @112:251
  CFG2 \periph_data_0_iv_0_a2_4_1[9]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[26]),
	.B(Answer_Encoder_0_Fifo_Write_Data[29]),
	.Y(N_770_1)
);
defparam \periph_data_0_iv_0_a2_4_1[9] .INIT=4'h1;
// @112:251
  CFG4 \periph_data_iv_0_a2_13[0]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[29]),
	.B(Answer_Encoder_0_Fifo_Write_Data[26]),
	.C(Answer_Encoder_0_Fifo_Write_Data[25]),
	.D(Answer_Encoder_0_Fifo_Write_Data[24]),
	.Y(N_786)
);
defparam \periph_data_iv_0_a2_13[0] .INIT=16'h0880;
// @112:89
  CFG4 \state_reg_ns_a2_0_a2_0_a2[1]  (
	.A(state_reg_0[1]),
	.B(state_reg_0[0]),
	.C(state_reg_Z[4]),
	.D(Command_Decoder_0_AE_enable_cmd),
	.Y(state_reg_ns[1])
);
defparam \state_reg_ns_a2_0_a2_0_a2[1] .INIT=16'h1000;
// @112:89
  CFG3 \state_reg_ns_i_0_o2_0_i_o2[0]  (
	.A(Command_Decoder_0_AE_enable_cmd),
	.B(state_reg_0[1]),
	.C(state_reg_0[0]),
	.Y(N_536)
);
defparam \state_reg_ns_i_0_o2_0_i_o2[0] .INIT=8'hFE;
// @112:89
  CFG3 \state_reg_ns_0_0[2]  (
	.A(COREFIFO_C3_0_FULL),
	.B(state_reg[3]),
	.C(state_reg[2]),
	.Y(state_reg_ns[2])
);
defparam \state_reg_ns_0_0[2] .INIT=8'hEC;
// @112:89
  CFG3 \state_reg_ns_a2_0_a2_0_a2[4]  (
	.A(state_reg_0[0]),
	.B(state_reg_Z[4]),
	.C(state_reg_0[1]),
	.Y(state_reg_ns[4])
);
defparam \state_reg_ns_a2_0_a2_0_a2[4] .INIT=8'hC8;
// @112:251
  CFG3 \periph_data_0_iv_0_a2_2[9]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[24]),
	.B(N_770_1),
	.C(Answer_Encoder_0_Fifo_Write_Data[25]),
	.Y(N_775)
);
defparam \periph_data_0_iv_0_a2_2[9] .INIT=8'h40;
// @112:191
  CFG2 \state_reg_RNI7G7S[0]  (
	.A(state_reg[3]),
	.B(state_reg[0]),
	.Y(N_52_i)
);
defparam \state_reg_RNI7G7S[0] .INIT=4'hE;
// @112:251
  CFG3 \periph_data_iv_0_a2_9[0]  (
	.A(N_772),
	.B(Answer_Encoder_0_Fifo_Write_Data[28]),
	.C(N_786),
	.Y(N_790)
);
defparam \periph_data_iv_0_a2_9[0] .INIT=8'h20;
// @112:251
  CFG4 \periph_data_iv_0_a2_8[0]  (
	.A(N_772),
	.B(N_783),
	.C(Answer_Encoder_0_Fifo_Write_Data[26]),
	.D(N_785),
	.Y(N_789)
);
defparam \periph_data_iv_0_a2_8[0] .INIT=16'h0800;
// @112:251
  CFG4 \periph_data_0_iv_0_o2_0[16]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[25]),
	.B(N_783),
	.C(Answer_Encoder_0_Fifo_Write_Data[28]),
	.D(Answer_Encoder_0_Fifo_Write_Data[26]),
	.Y(N_460)
);
defparam \periph_data_0_iv_0_o2_0[16] .INIT=16'h44A0;
// @112:251
  CFG4 \periph_data_0_iv_0_a2_1[16]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[24]),
	.B(N_772),
	.C(Answer_Encoder_0_Fifo_Write_Data[26]),
	.D(Answer_Encoder_0_Fifo_Write_Data[25]),
	.Y(N_780)
);
defparam \periph_data_0_iv_0_a2_1[16] .INIT=16'h0400;
// @112:251
  CFG3 \periph_data_iv_0_o2[0]  (
	.A(System_Controler_0_read_data_frame_0),
	.B(Answer_Encoder_0_Fifo_Write_Data[26]),
	.C(Answer_Encoder_0_Fifo_Write_Data[25]),
	.Y(N_458)
);
defparam \periph_data_iv_0_o2[0] .INIT=8'h38;
// @112:211
  CFG3 cmd_CDb_RNO (
	.A(Command_Decoder_0_AE_CMD_Data[31]),
	.B(state_reg_0[1]),
	.C(state_reg_0[0]),
	.Y(N_96_i)
);
defparam cmd_CDb_RNO.INIT=8'hFE;
// @112:251
  CFG4 \periph_data_iv_0_a2[0]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[24]),
	.B(N_458),
	.C(N_772),
	.D(N_783),
	.Y(N_705)
);
defparam \periph_data_iv_0_a2[0] .INIT=16'h4000;
// @112:251
  CFG3 \periph_data_iv_0_a2_6[0]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[28]),
	.B(N_780),
	.C(Answer_Encoder_0_Fifo_Write_Data[29]),
	.Y(N_858)
);
defparam \periph_data_iv_0_a2_6[0] .INIT=8'h80;
// @112:251
  CFG2 \periph_data_iv_0_a2[7]  (
	.A(N_790),
	.B(ADI_SPI_0_rx_data_frame[7]),
	.Y(N_734)
);
defparam \periph_data_iv_0_a2[7] .INIT=4'h8;
// @112:251
  CFG2 \periph_data_iv_0_a2[6]  (
	.A(N_790),
	.B(ADI_SPI_0_rx_data_frame[6]),
	.Y(N_730)
);
defparam \periph_data_iv_0_a2[6] .INIT=4'h8;
// @112:251
  CFG2 \periph_data_iv_0_a2[3]  (
	.A(N_790),
	.B(ADI_SPI_0_rx_data_frame[3]),
	.Y(N_718)
);
defparam \periph_data_iv_0_a2[3] .INIT=4'h8;
// @112:251
  CFG2 \periph_data_iv_0_a2[2]  (
	.A(N_790),
	.B(ADI_SPI_0_rx_data_frame[2]),
	.Y(N_714)
);
defparam \periph_data_iv_0_a2[2] .INIT=4'h8;
// @112:251
  CFG2 \periph_data_iv_0_a2_0[0]  (
	.A(N_790),
	.B(ADI_SPI_0_rx_data_frame[0]),
	.Y(N_706)
);
defparam \periph_data_iv_0_a2_0[0] .INIT=4'h8;
// @112:251
  CFG2 \periph_data_iv_0_a2_10[0]  (
	.A(N_780),
	.B(Answer_Encoder_0_Fifo_Write_Data[29]),
	.Y(N_791)
);
defparam \periph_data_iv_0_a2_10[0] .INIT=4'h2;
// @112:251
  CFG4 \periph_data_0_iv_0_a2_3[9]  (
	.A(Answer_Encoder_0_Fifo_Write_Data[28]),
	.B(N_785),
	.C(N_770_1),
	.D(N_786),
	.Y(N_776)
);
defparam \periph_data_0_iv_0_a2_3[9] .INIT=16'h5540;
// @112:251
  CFG4 \periph_data_0_iv_0_0[5]  (
	.A(N_790),
	.B(N_789),
	.C(ADI_SPI_0_rx_data_frame[5]),
	.D(TRG_data[5]),
	.Y(periph_data_0_iv_0_0_Z[5])
);
defparam \periph_data_0_iv_0_0[5] .INIT=16'hECA0;
// @112:251
  CFG4 \periph_data_0_iv_0_0[1]  (
	.A(N_790),
	.B(N_789),
	.C(ADI_SPI_0_rx_data_frame[1]),
	.D(TRG_data[1]),
	.Y(periph_data_0_iv_0_0_Z[1])
);
defparam \periph_data_0_iv_0_0[1] .INIT=16'hECA0;
// @112:251
  CFG4 \periph_data_0_iv_0_0[4]  (
	.A(N_790),
	.B(N_789),
	.C(ADI_SPI_0_rx_data_frame[4]),
	.D(TRG_data[4]),
	.Y(periph_data_0_iv_0_0_Z[4])
);
defparam \periph_data_0_iv_0_0[4] .INIT=16'hECA0;
// @112:251
  CFG3 \periph_data_0_iv_0_a2[5]  (
	.A(N_791),
	.B(Answer_Encoder_0_Fifo_Write_Data[28]),
	.C(REGISTERS_0_read_data_frame[5]),
	.Y(N_726)
);
defparam \periph_data_0_iv_0_a2[5] .INIT=8'hA2;
// @112:251
  CFG3 \periph_data_0_iv_0_a2[1]  (
	.A(N_791),
	.B(Answer_Encoder_0_Fifo_Write_Data[28]),
	.C(REGISTERS_0_read_data_frame[1]),
	.Y(N_710)
);
defparam \periph_data_0_iv_0_a2[1] .INIT=8'hA2;
// @112:251
  CFG3 \periph_data_0_iv_0_a2[4]  (
	.A(N_791),
	.B(Answer_Encoder_0_Fifo_Write_Data[28]),
	.C(REGISTERS_0_read_data_frame[4]),
	.Y(N_722)
);
defparam \periph_data_0_iv_0_a2[4] .INIT=8'hA2;
// @112:89
  CFG4 \state_reg_RNO[4]  (
	.A(state_reg[2]),
	.B(N_536),
	.C(state_reg_Z[4]),
	.D(state_reg[3]),
	.Y(N_45_i)
);
defparam \state_reg_RNO[4] .INIT=16'h0015;
// @112:251
  CFG4 \periph_data_iv_0_1[7]  (
	.A(TRG_data[7]),
	.B(N_789),
	.C(N_734),
	.D(N_705),
	.Y(periph_data_iv_0_1_Z[7])
);
defparam \periph_data_iv_0_1[7] .INIT=16'hFFF8;
// @112:251
  CFG4 \periph_data_iv_0_1[2]  (
	.A(TRG_data[2]),
	.B(N_789),
	.C(N_714),
	.D(N_705),
	.Y(periph_data_iv_0_1_Z[2])
);
defparam \periph_data_iv_0_1[2] .INIT=16'hFFF8;
// @112:251
  CFG4 \periph_data_iv_0_1[3]  (
	.A(TRG_data[3]),
	.B(N_789),
	.C(N_718),
	.D(N_705),
	.Y(periph_data_iv_0_1_Z[3])
);
defparam \periph_data_iv_0_1[3] .INIT=16'hFFF8;
// @112:251
  CFG4 \periph_data_iv_0_1[6]  (
	.A(TRG_data[6]),
	.B(N_789),
	.C(N_730),
	.D(N_705),
	.Y(periph_data_iv_0_1_Z[6])
);
defparam \periph_data_iv_0_1[6] .INIT=16'hFFF8;
// @112:251
  CFG4 \periph_data_iv_0_1[0]  (
	.A(TRG_data[0]),
	.B(N_789),
	.C(N_706),
	.D(N_705),
	.Y(periph_data_iv_0_1_Z[0])
);
defparam \periph_data_iv_0_1[0] .INIT=16'hFFF8;
// @112:251
  CFG4 \periph_data_1_iv_0_0[14]  (
	.A(N_783),
	.B(TRG_rx_data[14]),
	.C(N_858),
	.D(N_780),
	.Y(periph_data_1_iv_0_0_Z[14])
);
defparam \periph_data_1_iv_0_0[14] .INIT=16'hEAC0;
// @112:251
  CFG4 \periph_data_1_iv_0_0[12]  (
	.A(N_783),
	.B(TRG_rx_data[12]),
	.C(N_858),
	.D(N_780),
	.Y(periph_data_1_iv_0_0_Z[12])
);
defparam \periph_data_1_iv_0_0[12] .INIT=16'hEAC0;
// @112:251
  CFG4 \periph_data_1_iv_0_0[10]  (
	.A(N_783),
	.B(TRG_rx_data[10]),
	.C(N_858),
	.D(N_780),
	.Y(periph_data_1_iv_0_0_Z[10])
);
defparam \periph_data_1_iv_0_0[10] .INIT=16'hEAC0;
// @112:251
  CFG4 \periph_data_0_iv_0_a2_2[16]  (
	.A(N_772),
	.B(N_460),
	.C(Answer_Encoder_0_Fifo_Write_Data[24]),
	.D(N_776),
	.Y(N_793)
);
defparam \periph_data_0_iv_0_a2_2[16] .INIT=16'hAA08;
// @112:251
  CFG3 \periph_data_0_iv_0_a2_1[9]  (
	.A(N_776),
	.B(N_772),
	.C(N_775),
	.Y(N_792)
);
defparam \periph_data_0_iv_0_a2_1[9] .INIT=8'hC8;
// @112:251
  CFG4 \periph_data_0_iv_0[4]  (
	.A(N_858),
	.B(N_722),
	.C(TRG_rx_data[4]),
	.D(periph_data_0_iv_0_0_Z[4]),
	.Y(periph_data[4])
);
defparam \periph_data_0_iv_0[4] .INIT=16'hFFEC;
// @112:251
  CFG4 \periph_data_0_iv_0[5]  (
	.A(N_858),
	.B(N_726),
	.C(TRG_rx_data[5]),
	.D(periph_data_0_iv_0_0_Z[5]),
	.Y(periph_data[5])
);
defparam \periph_data_0_iv_0[5] .INIT=16'hFFEC;
// @112:251
  CFG4 \periph_data_0_iv_0[1]  (
	.A(N_858),
	.B(N_710),
	.C(TRG_rx_data[1]),
	.D(periph_data_0_iv_0_0_Z[1]),
	.Y(periph_data[1])
);
defparam \periph_data_0_iv_0[1] .INIT=16'hFFEC;
// @112:251
  CFG4 \periph_data_0_iv_0[11]  (
	.A(N_792),
	.B(TRG_data[11]),
	.C(N_762),
	.D(N_705),
	.Y(periph_data[11])
);
defparam \periph_data_0_iv_0[11] .INIT=16'hFFF8;
// @112:251
  CFG4 \periph_data_0_iv_0[8]  (
	.A(N_792),
	.B(TRG_data[8]),
	.C(N_760),
	.D(N_705),
	.Y(periph_data[8])
);
defparam \periph_data_0_iv_0[8] .INIT=16'hFFF8;
// @112:251
  CFG3 \periph_data_1_iv_0[10]  (
	.A(TRG_data[10]),
	.B(N_792),
	.C(periph_data_1_iv_0_0_Z[10]),
	.Y(periph_data[10])
);
defparam \periph_data_1_iv_0[10] .INIT=8'hF8;
// @112:251
  CFG3 \periph_data_1_iv_0[12]  (
	.A(TRG_data[12]),
	.B(N_792),
	.C(periph_data_1_iv_0_0_Z[12]),
	.Y(periph_data[12])
);
defparam \periph_data_1_iv_0[12] .INIT=8'hF8;
// @112:251
  CFG3 \periph_data_1_iv_0[14]  (
	.A(TRG_data[14]),
	.B(N_792),
	.C(periph_data_1_iv_0_0_Z[14]),
	.Y(periph_data[14])
);
defparam \periph_data_1_iv_0[14] .INIT=8'hF8;
// @112:251
  CFG4 \periph_data_0_iv_0[15]  (
	.A(N_792),
	.B(TRG_data[15]),
	.C(N_743),
	.D(N_705),
	.Y(periph_data[15])
);
defparam \periph_data_0_iv_0[15] .INIT=16'hFFF8;
// @112:251
  CFG4 \periph_data_0_iv_0[13]  (
	.A(N_792),
	.B(TRG_data[13]),
	.C(N_741),
	.D(N_705),
	.Y(periph_data[13])
);
defparam \periph_data_0_iv_0[13] .INIT=16'hFFF8;
// @112:251
  CFG4 \periph_data_0_iv_0[9]  (
	.A(N_792),
	.B(TRG_data[9]),
	.C(N_739),
	.D(N_705),
	.Y(periph_data[9])
);
defparam \periph_data_0_iv_0[9] .INIT=16'hFFF8;
// @112:251
  CFG4 \periph_data_iv_0[7]  (
	.A(N_736),
	.B(periph_data_iv_0_1_Z[7]),
	.C(REGISTERS_0_read_data_frame[7]),
	.D(N_791),
	.Y(periph_data[7])
);
defparam \periph_data_iv_0[7] .INIT=16'hFEEE;
// @112:251
  CFG4 \periph_data_iv_0[6]  (
	.A(N_732),
	.B(periph_data_iv_0_1_Z[6]),
	.C(REGISTERS_0_read_data_frame[6]),
	.D(N_791),
	.Y(periph_data[6])
);
defparam \periph_data_iv_0[6] .INIT=16'hFEEE;
// @112:251
  CFG4 \periph_data_iv_0[3]  (
	.A(N_720),
	.B(periph_data_iv_0_1_Z[3]),
	.C(REGISTERS_0_read_data_frame[3]),
	.D(N_791),
	.Y(periph_data[3])
);
defparam \periph_data_iv_0[3] .INIT=16'hFEEE;
// @112:251
  CFG4 \periph_data_iv_0[2]  (
	.A(N_716),
	.B(periph_data_iv_0_1_Z[2]),
	.C(REGISTERS_0_read_data_frame[2]),
	.D(N_791),
	.Y(periph_data[2])
);
defparam \periph_data_iv_0[2] .INIT=16'hFEEE;
// @112:251
  CFG4 \periph_data_iv_0[0]  (
	.A(N_708),
	.B(periph_data_iv_0_1_Z[0]),
	.C(REGISTERS_0_read_data_frame[0]),
	.D(N_791),
	.Y(periph_data[0])
);
defparam \periph_data_iv_0[0] .INIT=16'hFEEE;
// @112:251
  CFG4 \periph_data_0_iv_0[16]  (
	.A(N_783),
	.B(TRG_addr[0]),
	.C(N_793),
	.D(N_780),
	.Y(periph_data[16])
);
defparam \periph_data_0_iv_0[16] .INIT=16'hEAC0;
// @112:251
  CFG4 \periph_data_0_iv_0[17]  (
	.A(N_783),
	.B(TRG_addr[1]),
	.C(N_793),
	.D(N_780),
	.Y(periph_data[17])
);
defparam \periph_data_0_iv_0[17] .INIT=16'hEAC0;
// @112:251
  CFG4 \periph_data_0_iv_0[18]  (
	.A(N_783),
	.B(TRG_addr[2]),
	.C(N_793),
	.D(N_780),
	.Y(periph_data[18])
);
defparam \periph_data_0_iv_0[18] .INIT=16'hEAC0;
// @112:251
  CFG4 \periph_data_0_iv_0[19]  (
	.A(N_783),
	.B(TRG_addr[3]),
	.C(N_793),
	.D(N_780),
	.Y(periph_data[19])
);
defparam \periph_data_0_iv_0[19] .INIT=16'hEAC0;
// @112:251
  CFG4 \periph_data_0_iv_0[20]  (
	.A(N_783),
	.B(TRG_addr[4]),
	.C(N_793),
	.D(N_780),
	.Y(periph_data[20])
);
defparam \periph_data_0_iv_0[20] .INIT=16'hEAC0;
// @112:251
  CFG4 \periph_data_0_iv_0[21]  (
	.A(N_783),
	.B(TRG_addr[5]),
	.C(N_793),
	.D(N_780),
	.Y(periph_data[21])
);
defparam \periph_data_0_iv_0[21] .INIT=16'hEAC0;
// @112:251
  CFG4 \periph_data_0_iv_0[22]  (
	.A(N_783),
	.B(TRG_addr[6]),
	.C(N_793),
	.D(N_780),
	.Y(periph_data[22])
);
defparam \periph_data_0_iv_0[22] .INIT=16'hEAC0;
// @112:251
  CFG4 \periph_data_0_iv_0[23]  (
	.A(N_783),
	.B(TRG_addr[7]),
	.C(N_793),
	.D(N_780),
	.Y(periph_data[23])
);
defparam \periph_data_0_iv_0[23] .INIT=16'hEAC0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Answer_Encoder */

module ADI_SPI (
  TRG_data,
  TRG_addr,
  ADI_SPI_0_rx_data_frame,
  Reset_N,
  N_139_i,
  ADC_sdio,
  sdio_1_1z,
  RW,
  ADI_SPI_0_busy,
  sdio_cl_1z,
  Clock,
  dff_arst
)
;
input [15:0] TRG_data ;
input [6:0] TRG_addr ;
output [7:0] ADI_SPI_0_rx_data_frame ;
input Reset_N ;
input N_139_i ;
input ADC_sdio ;
output sdio_1_1z ;
input RW ;
output ADI_SPI_0_busy ;
output sdio_cl_1z ;
input Clock ;
input dff_arst ;
wire Reset_N ;
wire N_139_i ;
wire ADC_sdio ;
wire sdio_1_1z ;
wire RW ;
wire ADI_SPI_0_busy ;
wire sdio_cl_1z ;
wire Clock ;
wire dff_arst ;
wire [31:0] addr_counter_Z;
wire [31:0] addr_counter_s;
wire [31:0] data_counter_Z;
wire [31:0] data_counter_s;
wire [4:0] state_reg_Z;
wire [3:2] state_reg_ns;
wire [15:0] wr_addr_buffer_Z;
wire [7:0] rx_data_buffer_Z;
wire [7:0] tx_data_buffer_Z;
wire [8:0] counter_Z;
wire [3:0] counter_3_Z;
wire [1:1] state_reg_RNI96RV9_S;
wire [1:1] state_reg_RNI96RV9_Y;
wire [30:0] data_counter_cry;
wire [0:0] data_counter_RNI9AVEK_Y;
wire [1:1] data_counter_RNIAF3UU_Y;
wire [2:2] data_counter_RNICL7D91_Y;
wire [3:3] data_counter_RNIFSBSJ1_Y;
wire [4:4] data_counter_RNIJ4GBU1_Y;
wire [5:5] data_counter_RNIODKQ82_Y;
wire [6:6] data_counter_RNIUNO9J2_Y;
wire [7:7] data_counter_RNI53TOT2_Y;
wire [8:8] data_counter_RNIDF1883_Y;
wire [9:9] data_counter_RNIMS5NI3_Y;
wire [10:10] data_counter_RNI7E7VS3_Y;
wire [11:11] data_counter_RNIP09774_Y;
wire [12:12] data_counter_RNICKAFH4_Y;
wire [13:13] data_counter_RNI09CNR4_Y;
wire [14:14] data_counter_RNILUDV55_Y;
wire [15:15] data_counter_RNIBLF7G5_Y;
wire [16:16] data_counter_RNI2DHFQ5_Y;
wire [17:17] data_counter_RNIQ5JN46_Y;
wire [18:18] data_counter_RNIJVKVE6_Y;
wire [19:19] data_counter_RNIDQM7P6_Y;
wire [20:20] data_counter_RNIVDPF37_Y;
wire [21:21] data_counter_RNII2SND7_Y;
wire [22:22] data_counter_RNI6OUVN7_Y;
wire [23:23] data_counter_RNIRE1828_Y;
wire [24:24] data_counter_RNIH64GC8_Y;
wire [25:25] data_counter_RNI8V6OM8_Y;
wire [26:26] data_counter_RNI0P9019_Y;
wire [27:27] data_counter_RNIPJC8B9_Y;
wire [28:28] data_counter_RNIJFFGL9_Y;
wire [29:29] data_counter_RNIECIOV9_Y;
wire [31:31] data_counter_RNO_FCO;
wire [31:31] data_counter_RNO_Y;
wire [30:30] data_counter_RNI12M0AA_Y;
wire [31:31] addr_counter_RNIOL1QB_S;
wire [31:31] addr_counter_RNIOL1QB_Y;
wire [30:0] addr_counter_cry;
wire [0:0] addr_counter_RNI81CPN_Y;
wire [1:1] addr_counter_RNIPDMO31_Y;
wire [2:2] addr_counter_RNIBR0OF1_Y;
wire [3:3] addr_counter_RNIU9BNR1_Y;
wire [4:4] addr_counter_RNIIPLM72_Y;
wire [5:5] addr_counter_RNI7A0MJ2_Y;
wire [6:6] addr_counter_RNITRALV2_Y;
wire [7:7] addr_counter_RNIKELKB3_Y;
wire [8:8] addr_counter_RNIC20KN3_Y;
wire [9:9] addr_counter_RNI5NAJ34_Y;
wire [10:10] addr_counter_RNI6HARF4_Y;
wire [11:11] addr_counter_RNI8CA3S4_Y;
wire [12:12] addr_counter_RNIB8AB85_Y;
wire [13:13] addr_counter_RNIF5AJK5_Y;
wire [14:14] addr_counter_RNIK3AR06_Y;
wire [15:15] addr_counter_RNIQ2A3D6_Y;
wire [16:16] addr_counter_RNI13ABP6_Y;
wire [17:17] addr_counter_RNI94AJ57_Y;
wire [18:18] addr_counter_RNII6ARH7_Y;
wire [19:19] addr_counter_RNIS9A3U7_Y;
wire [20:20] addr_counter_RNIU5BBA8_Y;
wire [21:21] addr_counter_RNI13CJM8_Y;
wire [22:22] addr_counter_RNI51DR29_Y;
wire [23:23] addr_counter_RNIA0E3F9_Y;
wire [24:24] addr_counter_RNIG0FBR9_Y;
wire [25:25] addr_counter_RNIN1GJ7A_Y;
wire [26:26] addr_counter_RNIV3HRJA_Y;
wire [27:27] addr_counter_RNI87I30B_Y;
wire [28:28] addr_counter_RNIIBJBCB_Y;
wire [29:29] addr_counter_RNITGKJOB_Y;
wire [31:31] addr_counter_RNO_FCO;
wire [31:31] addr_counter_RNO_Y;
wire [30:30] addr_counter_RNI0FMR4C_Y;
wire VCC ;
wire N_688 ;
wire GND ;
wire N_6_i ;
wire N_23_i ;
wire N_258_i ;
wire divider_enable_Z ;
wire divider_enable38 ;
wire write_read_buffer_Z ;
wire write_read_buffer_0_sqmuxa ;
wire assert_data_Z ;
wire assert_data_3 ;
wire un1_state_reg_6_i ;
wire N_569 ;
wire wr_addr_buffer_1_sqmuxa_i ;
wire N_678 ;
wire N_594_i ;
wire m2_i_o2_0 ;
wire N_562 ;
wire N_25 ;
wire N_561 ;
wire N_560 ;
wire N_567 ;
wire N_568 ;
wire N_559 ;
wire N_558 ;
wire N_557 ;
wire N_556 ;
wire N_555 ;
wire N_342_i ;
wire N_32_i ;
wire N_554 ;
wire un1_reset_n_inv_i ;
wire N_553 ;
wire N_552 ;
wire N_551 ;
wire N_550 ;
wire N_549 ;
wire N_548 ;
wire N_857_i ;
wire N_547 ;
wire N_563 ;
wire N_564 ;
wire N_565 ;
wire N_566 ;
wire sdio_1_sqmuxa ;
wire un1_counter_s_8_S ;
wire un1_counter_cry_7_S ;
wire un1_counter_cry_6_S ;
wire un1_counter_cry_5_S ;
wire un1_counter_cry_4_S ;
wire un1_counter_cry_2_S ;
wire data_counter_cry_cy ;
wire N_516 ;
wire addr_counter_cry_cy ;
wire N_62 ;
wire un1_counter_s_1_987_FCO ;
wire un1_counter_s_1_987_S ;
wire un1_counter_s_1_987_Y ;
wire un1_counter_cry_1_Z ;
wire un1_counter_cry_1_S ;
wire un1_counter_cry_1_Y ;
wire un1_counter_cry_2_Z ;
wire un1_counter_cry_2_Y ;
wire un1_counter_cry_3_Z ;
wire un1_counter_cry_3_S ;
wire un1_counter_cry_3_Y ;
wire un1_counter_cry_4_Z ;
wire un1_counter_cry_4_Y ;
wire un1_counter_cry_5_Z ;
wire un1_counter_cry_5_Y ;
wire un1_counter_cry_6_Z ;
wire un1_counter_cry_6_Y ;
wire un1_counter_s_8_FCO ;
wire un1_counter_s_8_Y ;
wire un1_counter_cry_7_Z ;
wire un1_counter_cry_7_Y ;
wire N_689 ;
wire sdio_cl_2_i_0_a2_0_0_Z ;
wire divider_enable38_5 ;
wire divider_enable38_4 ;
wire m35_i_a2_18 ;
wire m35_i_a2_17 ;
wire m35_i_a2_16 ;
wire m35_i_a2_15 ;
wire m35_i_a2_14 ;
wire m35_i_a2_13 ;
wire m67_e_19 ;
wire m67_e_18 ;
wire m67_e_17 ;
wire m67_e_16 ;
wire m67_e_15 ;
wire m67_e_14 ;
wire m67_e_13 ;
wire N_53 ;
wire N_676 ;
wire N_569_1 ;
wire m35_i_a2_19 ;
wire N_592_i ;
wire m35_i_a2_24 ;
wire m67_e_24 ;
wire un21_divider_enablelt31 ;
wire N_682 ;
wire N_680 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_1 ;
wire N_3 ;
wire N_2 ;
// @95:59
  SLE \addr_counter[31]  (
	.Q(addr_counter_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[31]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[30]  (
	.Q(addr_counter_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[30]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[29]  (
	.Q(addr_counter_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[29]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[28]  (
	.Q(addr_counter_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[28]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[27]  (
	.Q(addr_counter_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[27]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[26]  (
	.Q(addr_counter_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[26]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[25]  (
	.Q(addr_counter_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[25]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[24]  (
	.Q(addr_counter_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[24]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[23]  (
	.Q(addr_counter_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[23]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[22]  (
	.Q(addr_counter_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[22]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[21]  (
	.Q(addr_counter_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[21]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[20]  (
	.Q(addr_counter_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[20]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[19]  (
	.Q(addr_counter_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[19]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[18]  (
	.Q(addr_counter_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[18]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[17]  (
	.Q(addr_counter_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[17]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[16]  (
	.Q(addr_counter_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[16]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[15]  (
	.Q(addr_counter_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[15]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[14]  (
	.Q(addr_counter_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[14]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[13]  (
	.Q(addr_counter_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[13]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[12]  (
	.Q(addr_counter_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[12]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[11]  (
	.Q(addr_counter_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[11]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[10]  (
	.Q(addr_counter_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[10]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[9]  (
	.Q(addr_counter_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[9]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[8]  (
	.Q(addr_counter_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[8]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[7]  (
	.Q(addr_counter_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[7]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[6]  (
	.Q(addr_counter_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[6]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[5]  (
	.Q(addr_counter_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[5]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[4]  (
	.Q(addr_counter_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[4]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[3]  (
	.Q(addr_counter_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[3]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[2]  (
	.Q(addr_counter_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[2]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[1]  (
	.Q(addr_counter_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[1]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \addr_counter[0]  (
	.Q(addr_counter_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(addr_counter_s[0]),
	.EN(N_688),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[31]  (
	.Q(data_counter_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[31]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[30]  (
	.Q(data_counter_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[30]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[29]  (
	.Q(data_counter_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[29]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[28]  (
	.Q(data_counter_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[28]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[27]  (
	.Q(data_counter_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[27]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[26]  (
	.Q(data_counter_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[26]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[25]  (
	.Q(data_counter_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[25]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[24]  (
	.Q(data_counter_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[24]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[23]  (
	.Q(data_counter_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[23]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[22]  (
	.Q(data_counter_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[22]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[21]  (
	.Q(data_counter_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[21]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[20]  (
	.Q(data_counter_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[20]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[19]  (
	.Q(data_counter_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[19]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[18]  (
	.Q(data_counter_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[18]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[17]  (
	.Q(data_counter_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[17]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[16]  (
	.Q(data_counter_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[16]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[15]  (
	.Q(data_counter_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[15]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[14]  (
	.Q(data_counter_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[14]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[13]  (
	.Q(data_counter_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[13]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[12]  (
	.Q(data_counter_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[12]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[11]  (
	.Q(data_counter_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[11]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[10]  (
	.Q(data_counter_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[10]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[9]  (
	.Q(data_counter_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[9]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[8]  (
	.Q(data_counter_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[8]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[7]  (
	.Q(data_counter_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[7]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[6]  (
	.Q(data_counter_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[6]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[5]  (
	.Q(data_counter_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[5]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[4]  (
	.Q(data_counter_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[4]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[3]  (
	.Q(data_counter_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[3]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[2]  (
	.Q(data_counter_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[2]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[1]  (
	.Q(data_counter_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[1]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \data_counter[0]  (
	.Q(data_counter_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(data_counter_s[0]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE sdio_cl (
	.Q(sdio_cl_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_23_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE busy (
	.Q(ADI_SPI_0_busy),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_258_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:245
  SLE divider_enable (
	.Q(divider_enable_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(divider_enable38),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE write_read_buffer (
	.Q(write_read_buffer_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(RW),
	.EN(write_read_buffer_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE assert_data (
	.Q(assert_data_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(assert_data_3),
	.EN(un1_state_reg_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE sdio_1 (
	.Q(sdio_1_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_569),
	.EN(wr_addr_buffer_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \state_reg[0]  (
	.Q(state_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_678),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \state_reg[1]  (
	.Q(state_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \state_reg[2]  (
	.Q(state_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \state_reg[3]  (
	.Q(state_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_594_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \state_reg[4]  (
	.Q(state_reg_Z[4]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(m2_i_o2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[10]  (
	.Q(wr_addr_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_562),
	.EN(N_25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[9]  (
	.Q(wr_addr_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_561),
	.EN(N_25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[8]  (
	.Q(wr_addr_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_560),
	.EN(N_25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[7]  (
	.Q(wr_addr_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_567),
	.EN(N_25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[6]  (
	.Q(wr_addr_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_568),
	.EN(N_25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[5]  (
	.Q(wr_addr_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_559),
	.EN(N_25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[4]  (
	.Q(wr_addr_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_558),
	.EN(N_25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[3]  (
	.Q(wr_addr_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_557),
	.EN(N_25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[2]  (
	.Q(wr_addr_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_556),
	.EN(N_25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[1]  (
	.Q(wr_addr_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_555),
	.EN(N_25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[0]  (
	.Q(wr_addr_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_342_i),
	.EN(N_25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_frame[1]  (
	.Q(ADI_SPI_0_rx_data_frame[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(rx_data_buffer_Z[1]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_frame[0]  (
	.Q(ADI_SPI_0_rx_data_frame[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(rx_data_buffer_Z[0]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \tx_data_buffer[7]  (
	.Q(tx_data_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_554),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \tx_data_buffer[6]  (
	.Q(tx_data_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_553),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \tx_data_buffer[5]  (
	.Q(tx_data_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_552),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \tx_data_buffer[4]  (
	.Q(tx_data_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_551),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \tx_data_buffer[3]  (
	.Q(tx_data_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_550),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \tx_data_buffer[2]  (
	.Q(tx_data_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_549),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \tx_data_buffer[1]  (
	.Q(tx_data_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_548),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \tx_data_buffer[0]  (
	.Q(tx_data_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_857_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[15]  (
	.Q(wr_addr_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_547),
	.EN(N_25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[14]  (
	.Q(wr_addr_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_563),
	.EN(N_25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[13]  (
	.Q(wr_addr_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_564),
	.EN(N_25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[12]  (
	.Q(wr_addr_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_565),
	.EN(N_25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \wr_addr_buffer[11]  (
	.Q(wr_addr_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_566),
	.EN(N_25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:245
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(counter_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_buffer[7]  (
	.Q(rx_data_buffer_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(rx_data_buffer_Z[6]),
	.EN(sdio_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_buffer[6]  (
	.Q(rx_data_buffer_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(rx_data_buffer_Z[5]),
	.EN(sdio_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_buffer[5]  (
	.Q(rx_data_buffer_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(rx_data_buffer_Z[4]),
	.EN(sdio_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_buffer[4]  (
	.Q(rx_data_buffer_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(rx_data_buffer_Z[3]),
	.EN(sdio_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_buffer[3]  (
	.Q(rx_data_buffer_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(rx_data_buffer_Z[2]),
	.EN(sdio_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_buffer[2]  (
	.Q(rx_data_buffer_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(rx_data_buffer_Z[1]),
	.EN(sdio_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_buffer[1]  (
	.Q(rx_data_buffer_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(rx_data_buffer_Z[0]),
	.EN(sdio_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_buffer[0]  (
	.Q(rx_data_buffer_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(ADC_sdio),
	.EN(sdio_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_frame[7]  (
	.Q(ADI_SPI_0_rx_data_frame[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(rx_data_buffer_Z[7]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_frame[6]  (
	.Q(ADI_SPI_0_rx_data_frame[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(rx_data_buffer_Z[6]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_frame[5]  (
	.Q(ADI_SPI_0_rx_data_frame[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(rx_data_buffer_Z[5]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_frame[4]  (
	.Q(ADI_SPI_0_rx_data_frame[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(rx_data_buffer_Z[4]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_frame[3]  (
	.Q(ADI_SPI_0_rx_data_frame[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(rx_data_buffer_Z[3]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  SLE \rx_data_frame[2]  (
	.Q(ADI_SPI_0_rx_data_frame[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(rx_data_buffer_Z[2]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:245
  SLE \counter[8]  (
	.Q(counter_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_counter_s_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:245
  SLE \counter[7]  (
	.Q(counter_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_counter_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:245
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_counter_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:245
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_counter_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:245
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_counter_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:245
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(counter_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:245
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_counter_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:245
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(counter_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @95:59
  ARI1 \state_reg_RNI96RV9[1]  (
	.FCO(data_counter_cry_cy),
	.S(state_reg_RNI96RV9_S[1]),
	.Y(state_reg_RNI96RV9_Y[1]),
	.B(state_reg_Z[1]),
	.C(state_reg_Z[2]),
	.D(N_516),
	.A(VCC),
	.FCI(VCC)
);
defparam \state_reg_RNI96RV9[1] .INIT=20'h4F100;
// @95:59
  ARI1 \data_counter_RNI9AVEK[0]  (
	.FCO(data_counter_cry[0]),
	.S(data_counter_s[0]),
	.Y(data_counter_RNI9AVEK_Y[0]),
	.B(data_counter_Z[0]),
	.C(N_516),
	.D(state_reg_Z[2]),
	.A(state_reg_Z[1]),
	.FCI(data_counter_cry_cy)
);
defparam \data_counter_RNI9AVEK[0] .INIT=20'h4888A;
// @95:59
  ARI1 \data_counter_RNIAF3UU[1]  (
	.FCO(data_counter_cry[1]),
	.S(data_counter_s[1]),
	.Y(data_counter_RNIAF3UU_Y[1]),
	.B(data_counter_Z[1]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[0])
);
defparam \data_counter_RNIAF3UU[1] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNICL7D91[2]  (
	.FCO(data_counter_cry[2]),
	.S(data_counter_s[2]),
	.Y(data_counter_RNICL7D91_Y[2]),
	.B(data_counter_Z[2]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[1])
);
defparam \data_counter_RNICL7D91[2] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNIFSBSJ1[3]  (
	.FCO(data_counter_cry[3]),
	.S(data_counter_s[3]),
	.Y(data_counter_RNIFSBSJ1_Y[3]),
	.B(data_counter_Z[3]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[2])
);
defparam \data_counter_RNIFSBSJ1[3] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNIJ4GBU1[4]  (
	.FCO(data_counter_cry[4]),
	.S(data_counter_s[4]),
	.Y(data_counter_RNIJ4GBU1_Y[4]),
	.B(data_counter_Z[4]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[3])
);
defparam \data_counter_RNIJ4GBU1[4] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNIODKQ82[5]  (
	.FCO(data_counter_cry[5]),
	.S(data_counter_s[5]),
	.Y(data_counter_RNIODKQ82_Y[5]),
	.B(data_counter_Z[5]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[4])
);
defparam \data_counter_RNIODKQ82[5] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNIUNO9J2[6]  (
	.FCO(data_counter_cry[6]),
	.S(data_counter_s[6]),
	.Y(data_counter_RNIUNO9J2_Y[6]),
	.B(data_counter_Z[6]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[5])
);
defparam \data_counter_RNIUNO9J2[6] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNI53TOT2[7]  (
	.FCO(data_counter_cry[7]),
	.S(data_counter_s[7]),
	.Y(data_counter_RNI53TOT2_Y[7]),
	.B(data_counter_Z[7]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[6])
);
defparam \data_counter_RNI53TOT2[7] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNIDF1883[8]  (
	.FCO(data_counter_cry[8]),
	.S(data_counter_s[8]),
	.Y(data_counter_RNIDF1883_Y[8]),
	.B(data_counter_Z[8]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[7])
);
defparam \data_counter_RNIDF1883[8] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNIMS5NI3[9]  (
	.FCO(data_counter_cry[9]),
	.S(data_counter_s[9]),
	.Y(data_counter_RNIMS5NI3_Y[9]),
	.B(data_counter_Z[9]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[8])
);
defparam \data_counter_RNIMS5NI3[9] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNI7E7VS3[10]  (
	.FCO(data_counter_cry[10]),
	.S(data_counter_s[10]),
	.Y(data_counter_RNI7E7VS3_Y[10]),
	.B(data_counter_Z[10]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[9])
);
defparam \data_counter_RNI7E7VS3[10] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNIP09774[11]  (
	.FCO(data_counter_cry[11]),
	.S(data_counter_s[11]),
	.Y(data_counter_RNIP09774_Y[11]),
	.B(data_counter_Z[11]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[10])
);
defparam \data_counter_RNIP09774[11] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNICKAFH4[12]  (
	.FCO(data_counter_cry[12]),
	.S(data_counter_s[12]),
	.Y(data_counter_RNICKAFH4_Y[12]),
	.B(data_counter_Z[12]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[11])
);
defparam \data_counter_RNICKAFH4[12] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNI09CNR4[13]  (
	.FCO(data_counter_cry[13]),
	.S(data_counter_s[13]),
	.Y(data_counter_RNI09CNR4_Y[13]),
	.B(data_counter_Z[13]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[12])
);
defparam \data_counter_RNI09CNR4[13] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNILUDV55[14]  (
	.FCO(data_counter_cry[14]),
	.S(data_counter_s[14]),
	.Y(data_counter_RNILUDV55_Y[14]),
	.B(data_counter_Z[14]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[13])
);
defparam \data_counter_RNILUDV55[14] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNIBLF7G5[15]  (
	.FCO(data_counter_cry[15]),
	.S(data_counter_s[15]),
	.Y(data_counter_RNIBLF7G5_Y[15]),
	.B(data_counter_Z[15]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[14])
);
defparam \data_counter_RNIBLF7G5[15] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNI2DHFQ5[16]  (
	.FCO(data_counter_cry[16]),
	.S(data_counter_s[16]),
	.Y(data_counter_RNI2DHFQ5_Y[16]),
	.B(data_counter_Z[16]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[15])
);
defparam \data_counter_RNI2DHFQ5[16] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNIQ5JN46[17]  (
	.FCO(data_counter_cry[17]),
	.S(data_counter_s[17]),
	.Y(data_counter_RNIQ5JN46_Y[17]),
	.B(data_counter_Z[17]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[16])
);
defparam \data_counter_RNIQ5JN46[17] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNIJVKVE6[18]  (
	.FCO(data_counter_cry[18]),
	.S(data_counter_s[18]),
	.Y(data_counter_RNIJVKVE6_Y[18]),
	.B(data_counter_Z[18]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[17])
);
defparam \data_counter_RNIJVKVE6[18] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNIDQM7P6[19]  (
	.FCO(data_counter_cry[19]),
	.S(data_counter_s[19]),
	.Y(data_counter_RNIDQM7P6_Y[19]),
	.B(data_counter_Z[19]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[18])
);
defparam \data_counter_RNIDQM7P6[19] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNIVDPF37[20]  (
	.FCO(data_counter_cry[20]),
	.S(data_counter_s[20]),
	.Y(data_counter_RNIVDPF37_Y[20]),
	.B(data_counter_Z[20]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[19])
);
defparam \data_counter_RNIVDPF37[20] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNII2SND7[21]  (
	.FCO(data_counter_cry[21]),
	.S(data_counter_s[21]),
	.Y(data_counter_RNII2SND7_Y[21]),
	.B(data_counter_Z[21]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[20])
);
defparam \data_counter_RNII2SND7[21] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNI6OUVN7[22]  (
	.FCO(data_counter_cry[22]),
	.S(data_counter_s[22]),
	.Y(data_counter_RNI6OUVN7_Y[22]),
	.B(data_counter_Z[22]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[21])
);
defparam \data_counter_RNI6OUVN7[22] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNIRE1828[23]  (
	.FCO(data_counter_cry[23]),
	.S(data_counter_s[23]),
	.Y(data_counter_RNIRE1828_Y[23]),
	.B(data_counter_Z[23]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[22])
);
defparam \data_counter_RNIRE1828[23] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNIH64GC8[24]  (
	.FCO(data_counter_cry[24]),
	.S(data_counter_s[24]),
	.Y(data_counter_RNIH64GC8_Y[24]),
	.B(data_counter_Z[24]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[23])
);
defparam \data_counter_RNIH64GC8[24] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNI8V6OM8[25]  (
	.FCO(data_counter_cry[25]),
	.S(data_counter_s[25]),
	.Y(data_counter_RNI8V6OM8_Y[25]),
	.B(data_counter_Z[25]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[24])
);
defparam \data_counter_RNI8V6OM8[25] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNI0P9019[26]  (
	.FCO(data_counter_cry[26]),
	.S(data_counter_s[26]),
	.Y(data_counter_RNI0P9019_Y[26]),
	.B(data_counter_Z[26]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[25])
);
defparam \data_counter_RNI0P9019[26] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNIPJC8B9[27]  (
	.FCO(data_counter_cry[27]),
	.S(data_counter_s[27]),
	.Y(data_counter_RNIPJC8B9_Y[27]),
	.B(data_counter_Z[27]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[26])
);
defparam \data_counter_RNIPJC8B9[27] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNIJFFGL9[28]  (
	.FCO(data_counter_cry[28]),
	.S(data_counter_s[28]),
	.Y(data_counter_RNIJFFGL9_Y[28]),
	.B(data_counter_Z[28]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[27])
);
defparam \data_counter_RNIJFFGL9[28] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNIECIOV9[29]  (
	.FCO(data_counter_cry[29]),
	.S(data_counter_s[29]),
	.Y(data_counter_RNIECIOV9_Y[29]),
	.B(data_counter_Z[29]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[28])
);
defparam \data_counter_RNIECIOV9[29] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNO[31]  (
	.FCO(data_counter_RNO_FCO[31]),
	.S(data_counter_s[31]),
	.Y(data_counter_RNO_Y[31]),
	.B(data_counter_Z[31]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[30])
);
defparam \data_counter_RNO[31] .INIT=20'h42200;
// @95:59
  ARI1 \data_counter_RNI12M0AA[30]  (
	.FCO(data_counter_cry[30]),
	.S(data_counter_s[30]),
	.Y(data_counter_RNI12M0AA_Y[30]),
	.B(data_counter_Z[30]),
	.C(N_678),
	.D(GND),
	.A(VCC),
	.FCI(data_counter_cry[29])
);
defparam \data_counter_RNI12M0AA[30] .INIT=20'h42200;
// @95:59
  ARI1 \addr_counter_RNIOL1QB[31]  (
	.FCO(addr_counter_cry_cy),
	.S(addr_counter_RNIOL1QB_S[31]),
	.Y(addr_counter_RNIOL1QB_Y[31]),
	.B(addr_counter_Z[31]),
	.C(assert_data_Z),
	.D(divider_enable_Z),
	.A(N_62),
	.FCI(VCC)
);
defparam \addr_counter_RNIOL1QB[31] .INIT=20'h4FFBF;
// @95:59
  ARI1 \addr_counter_RNI81CPN[0]  (
	.FCO(addr_counter_cry[0]),
	.S(addr_counter_s[0]),
	.Y(addr_counter_RNI81CPN_Y[0]),
	.B(addr_counter_Z[0]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry_cy)
);
defparam \addr_counter_RNI81CPN[0] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIPDMO31[1]  (
	.FCO(addr_counter_cry[1]),
	.S(addr_counter_s[1]),
	.Y(addr_counter_RNIPDMO31_Y[1]),
	.B(addr_counter_Z[1]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[0])
);
defparam \addr_counter_RNIPDMO31[1] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIBR0OF1[2]  (
	.FCO(addr_counter_cry[2]),
	.S(addr_counter_s[2]),
	.Y(addr_counter_RNIBR0OF1_Y[2]),
	.B(addr_counter_Z[2]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[1])
);
defparam \addr_counter_RNIBR0OF1[2] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIU9BNR1[3]  (
	.FCO(addr_counter_cry[3]),
	.S(addr_counter_s[3]),
	.Y(addr_counter_RNIU9BNR1_Y[3]),
	.B(addr_counter_Z[3]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[2])
);
defparam \addr_counter_RNIU9BNR1[3] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIIPLM72[4]  (
	.FCO(addr_counter_cry[4]),
	.S(addr_counter_s[4]),
	.Y(addr_counter_RNIIPLM72_Y[4]),
	.B(addr_counter_Z[4]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[3])
);
defparam \addr_counter_RNIIPLM72[4] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNI7A0MJ2[5]  (
	.FCO(addr_counter_cry[5]),
	.S(addr_counter_s[5]),
	.Y(addr_counter_RNI7A0MJ2_Y[5]),
	.B(addr_counter_Z[5]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[4])
);
defparam \addr_counter_RNI7A0MJ2[5] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNITRALV2[6]  (
	.FCO(addr_counter_cry[6]),
	.S(addr_counter_s[6]),
	.Y(addr_counter_RNITRALV2_Y[6]),
	.B(addr_counter_Z[6]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[5])
);
defparam \addr_counter_RNITRALV2[6] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIKELKB3[7]  (
	.FCO(addr_counter_cry[7]),
	.S(addr_counter_s[7]),
	.Y(addr_counter_RNIKELKB3_Y[7]),
	.B(addr_counter_Z[7]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[6])
);
defparam \addr_counter_RNIKELKB3[7] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIC20KN3[8]  (
	.FCO(addr_counter_cry[8]),
	.S(addr_counter_s[8]),
	.Y(addr_counter_RNIC20KN3_Y[8]),
	.B(addr_counter_Z[8]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[7])
);
defparam \addr_counter_RNIC20KN3[8] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNI5NAJ34[9]  (
	.FCO(addr_counter_cry[9]),
	.S(addr_counter_s[9]),
	.Y(addr_counter_RNI5NAJ34_Y[9]),
	.B(addr_counter_Z[9]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[8])
);
defparam \addr_counter_RNI5NAJ34[9] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNI6HARF4[10]  (
	.FCO(addr_counter_cry[10]),
	.S(addr_counter_s[10]),
	.Y(addr_counter_RNI6HARF4_Y[10]),
	.B(addr_counter_Z[10]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[9])
);
defparam \addr_counter_RNI6HARF4[10] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNI8CA3S4[11]  (
	.FCO(addr_counter_cry[11]),
	.S(addr_counter_s[11]),
	.Y(addr_counter_RNI8CA3S4_Y[11]),
	.B(addr_counter_Z[11]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[10])
);
defparam \addr_counter_RNI8CA3S4[11] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIB8AB85[12]  (
	.FCO(addr_counter_cry[12]),
	.S(addr_counter_s[12]),
	.Y(addr_counter_RNIB8AB85_Y[12]),
	.B(addr_counter_Z[12]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[11])
);
defparam \addr_counter_RNIB8AB85[12] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIF5AJK5[13]  (
	.FCO(addr_counter_cry[13]),
	.S(addr_counter_s[13]),
	.Y(addr_counter_RNIF5AJK5_Y[13]),
	.B(addr_counter_Z[13]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[12])
);
defparam \addr_counter_RNIF5AJK5[13] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIK3AR06[14]  (
	.FCO(addr_counter_cry[14]),
	.S(addr_counter_s[14]),
	.Y(addr_counter_RNIK3AR06_Y[14]),
	.B(addr_counter_Z[14]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[13])
);
defparam \addr_counter_RNIK3AR06[14] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIQ2A3D6[15]  (
	.FCO(addr_counter_cry[15]),
	.S(addr_counter_s[15]),
	.Y(addr_counter_RNIQ2A3D6_Y[15]),
	.B(addr_counter_Z[15]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[14])
);
defparam \addr_counter_RNIQ2A3D6[15] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNI13ABP6[16]  (
	.FCO(addr_counter_cry[16]),
	.S(addr_counter_s[16]),
	.Y(addr_counter_RNI13ABP6_Y[16]),
	.B(addr_counter_Z[16]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[15])
);
defparam \addr_counter_RNI13ABP6[16] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNI94AJ57[17]  (
	.FCO(addr_counter_cry[17]),
	.S(addr_counter_s[17]),
	.Y(addr_counter_RNI94AJ57_Y[17]),
	.B(addr_counter_Z[17]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[16])
);
defparam \addr_counter_RNI94AJ57[17] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNII6ARH7[18]  (
	.FCO(addr_counter_cry[18]),
	.S(addr_counter_s[18]),
	.Y(addr_counter_RNII6ARH7_Y[18]),
	.B(addr_counter_Z[18]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[17])
);
defparam \addr_counter_RNII6ARH7[18] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIS9A3U7[19]  (
	.FCO(addr_counter_cry[19]),
	.S(addr_counter_s[19]),
	.Y(addr_counter_RNIS9A3U7_Y[19]),
	.B(addr_counter_Z[19]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[18])
);
defparam \addr_counter_RNIS9A3U7[19] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIU5BBA8[20]  (
	.FCO(addr_counter_cry[20]),
	.S(addr_counter_s[20]),
	.Y(addr_counter_RNIU5BBA8_Y[20]),
	.B(addr_counter_Z[20]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[19])
);
defparam \addr_counter_RNIU5BBA8[20] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNI13CJM8[21]  (
	.FCO(addr_counter_cry[21]),
	.S(addr_counter_s[21]),
	.Y(addr_counter_RNI13CJM8_Y[21]),
	.B(addr_counter_Z[21]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[20])
);
defparam \addr_counter_RNI13CJM8[21] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNI51DR29[22]  (
	.FCO(addr_counter_cry[22]),
	.S(addr_counter_s[22]),
	.Y(addr_counter_RNI51DR29_Y[22]),
	.B(addr_counter_Z[22]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[21])
);
defparam \addr_counter_RNI51DR29[22] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIA0E3F9[23]  (
	.FCO(addr_counter_cry[23]),
	.S(addr_counter_s[23]),
	.Y(addr_counter_RNIA0E3F9_Y[23]),
	.B(addr_counter_Z[23]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[22])
);
defparam \addr_counter_RNIA0E3F9[23] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIG0FBR9[24]  (
	.FCO(addr_counter_cry[24]),
	.S(addr_counter_s[24]),
	.Y(addr_counter_RNIG0FBR9_Y[24]),
	.B(addr_counter_Z[24]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[23])
);
defparam \addr_counter_RNIG0FBR9[24] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIN1GJ7A[25]  (
	.FCO(addr_counter_cry[25]),
	.S(addr_counter_s[25]),
	.Y(addr_counter_RNIN1GJ7A_Y[25]),
	.B(addr_counter_Z[25]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[24])
);
defparam \addr_counter_RNIN1GJ7A[25] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIV3HRJA[26]  (
	.FCO(addr_counter_cry[26]),
	.S(addr_counter_s[26]),
	.Y(addr_counter_RNIV3HRJA_Y[26]),
	.B(addr_counter_Z[26]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[25])
);
defparam \addr_counter_RNIV3HRJA[26] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNI87I30B[27]  (
	.FCO(addr_counter_cry[27]),
	.S(addr_counter_s[27]),
	.Y(addr_counter_RNI87I30B_Y[27]),
	.B(addr_counter_Z[27]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[26])
);
defparam \addr_counter_RNI87I30B[27] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNIIBJBCB[28]  (
	.FCO(addr_counter_cry[28]),
	.S(addr_counter_s[28]),
	.Y(addr_counter_RNIIBJBCB_Y[28]),
	.B(addr_counter_Z[28]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[27])
);
defparam \addr_counter_RNIIBJBCB[28] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNITGKJOB[29]  (
	.FCO(addr_counter_cry[29]),
	.S(addr_counter_s[29]),
	.Y(addr_counter_RNITGKJOB_Y[29]),
	.B(addr_counter_Z[29]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[28])
);
defparam \addr_counter_RNITGKJOB[29] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNO[31]  (
	.FCO(addr_counter_RNO_FCO[31]),
	.S(addr_counter_s[31]),
	.Y(addr_counter_RNO_Y[31]),
	.B(addr_counter_Z[31]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[30])
);
defparam \addr_counter_RNO[31] .INIT=20'h48800;
// @95:59
  ARI1 \addr_counter_RNI0FMR4C[30]  (
	.FCO(addr_counter_cry[30]),
	.S(addr_counter_s[30]),
	.Y(addr_counter_RNI0FMR4C_Y[30]),
	.B(addr_counter_Z[30]),
	.C(addr_counter_RNIOL1QB_Y[31]),
	.D(GND),
	.A(VCC),
	.FCI(addr_counter_cry[29])
);
defparam \addr_counter_RNI0FMR4C[30] .INIT=20'h48800;
// @95:257
  ARI1 un1_counter_s_1_987 (
	.FCO(un1_counter_s_1_987_FCO),
	.S(un1_counter_s_1_987_S),
	.Y(un1_counter_s_1_987_Y),
	.B(counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_counter_s_1_987.INIT=20'h4AA00;
// @95:257
  ARI1 un1_counter_cry_1 (
	.FCO(un1_counter_cry_1_Z),
	.S(un1_counter_cry_1_S),
	.Y(un1_counter_cry_1_Y),
	.B(counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_s_1_987_FCO)
);
defparam un1_counter_cry_1.INIT=20'h4AA00;
// @95:257
  ARI1 un1_counter_cry_2 (
	.FCO(un1_counter_cry_2_Z),
	.S(un1_counter_cry_2_S),
	.Y(un1_counter_cry_2_Y),
	.B(counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_cry_1_Z)
);
defparam un1_counter_cry_2.INIT=20'h4AA00;
// @95:257
  ARI1 un1_counter_cry_3 (
	.FCO(un1_counter_cry_3_Z),
	.S(un1_counter_cry_3_S),
	.Y(un1_counter_cry_3_Y),
	.B(counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_cry_2_Z)
);
defparam un1_counter_cry_3.INIT=20'h4AA00;
// @95:257
  ARI1 un1_counter_cry_4 (
	.FCO(un1_counter_cry_4_Z),
	.S(un1_counter_cry_4_S),
	.Y(un1_counter_cry_4_Y),
	.B(counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_cry_3_Z)
);
defparam un1_counter_cry_4.INIT=20'h4AA00;
// @95:257
  ARI1 un1_counter_cry_5 (
	.FCO(un1_counter_cry_5_Z),
	.S(un1_counter_cry_5_S),
	.Y(un1_counter_cry_5_Y),
	.B(counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_cry_4_Z)
);
defparam un1_counter_cry_5.INIT=20'h4AA00;
// @95:257
  ARI1 un1_counter_cry_6 (
	.FCO(un1_counter_cry_6_Z),
	.S(un1_counter_cry_6_S),
	.Y(un1_counter_cry_6_Y),
	.B(counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_cry_5_Z)
);
defparam un1_counter_cry_6.INIT=20'h4AA00;
// @95:257
  ARI1 un1_counter_s_8 (
	.FCO(un1_counter_s_8_FCO),
	.S(un1_counter_s_8_S),
	.Y(un1_counter_s_8_Y),
	.B(counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_cry_7_Z)
);
defparam un1_counter_s_8.INIT=20'h4AA00;
// @95:257
  ARI1 un1_counter_cry_7 (
	.FCO(un1_counter_cry_7_Z),
	.S(un1_counter_cry_7_S),
	.Y(un1_counter_cry_7_Y),
	.B(counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_cry_6_Z)
);
defparam un1_counter_cry_7.INIT=20'h4AA00;
// @95:59
  CFG3 \state_reg_ns_4_0_.m2_i_o2_0_i  (
	.A(state_reg_Z[4]),
	.B(N_139_i),
	.C(state_reg_Z[0]),
	.Y(N_258_i)
);
defparam \state_reg_ns_4_0_.m2_i_o2_0_i .INIT=8'h0D;
// @95:59
  CFG2 sdio_cl_2_i_0_a2_0_0 (
	.A(N_689),
	.B(assert_data_Z),
	.Y(sdio_cl_2_i_0_a2_0_0_Z)
);
defparam sdio_cl_2_i_0_a2_0_0.INIT=4'h8;
// @95:107
  CFG2 sdio_cl_0_sqmuxa_i_i_a2 (
	.A(divider_enable_Z),
	.B(state_reg_Z[1]),
	.Y(N_689)
);
defparam sdio_cl_0_sqmuxa_i_i_a2.INIT=4'h8;
// @95:107
  CFG2 wr_addr_buffer_0_sqmuxa_i_i_a2 (
	.A(divider_enable_Z),
	.B(state_reg_Z[3]),
	.Y(N_688)
);
defparam wr_addr_buffer_0_sqmuxa_i_i_a2.INIT=4'h8;
// @95:115
  CFG2 sdio_1_sqmuxa_0_a2_0_a2 (
	.A(N_689),
	.B(assert_data_Z),
	.Y(sdio_1_sqmuxa)
);
defparam sdio_1_sqmuxa_0_a2_0_a2.INIT=4'h2;
// @95:76
  CFG2 assert_data_3_0_a2_0_a2 (
	.A(state_reg_Z[4]),
	.B(assert_data_Z),
	.Y(assert_data_3)
);
defparam assert_data_3_0_a2_0_a2.INIT=4'h1;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[7]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[15]),
	.C(wr_addr_buffer_Z[6]),
	.Y(N_567)
);
defparam \un1_wr_addr_buffer_i_m2[7] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[5]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[13]),
	.C(wr_addr_buffer_Z[4]),
	.Y(N_559)
);
defparam \un1_wr_addr_buffer_i_m2[5] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[3]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[11]),
	.C(wr_addr_buffer_Z[2]),
	.Y(N_557)
);
defparam \un1_wr_addr_buffer_i_m2[3] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[1]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[9]),
	.C(wr_addr_buffer_Z[0]),
	.Y(N_555)
);
defparam \un1_wr_addr_buffer_i_m2[1] .INIT=8'hD8;
// @95:59
  CFG3 \un1_tx_data_buffer_i_m2[7]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[7]),
	.C(tx_data_buffer_Z[6]),
	.Y(N_554)
);
defparam \un1_tx_data_buffer_i_m2[7] .INIT=8'hD8;
// @95:59
  CFG3 \un1_tx_data_buffer_i_m2[6]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[6]),
	.C(tx_data_buffer_Z[5]),
	.Y(N_553)
);
defparam \un1_tx_data_buffer_i_m2[6] .INIT=8'hD8;
// @95:59
  CFG3 \un1_tx_data_buffer_i_m2[5]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[5]),
	.C(tx_data_buffer_Z[4]),
	.Y(N_552)
);
defparam \un1_tx_data_buffer_i_m2[5] .INIT=8'hD8;
// @95:59
  CFG3 \un1_tx_data_buffer_i_m2[4]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[4]),
	.C(tx_data_buffer_Z[3]),
	.Y(N_551)
);
defparam \un1_tx_data_buffer_i_m2[4] .INIT=8'hD8;
// @95:59
  CFG3 \un1_tx_data_buffer_i_m2[3]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[3]),
	.C(tx_data_buffer_Z[2]),
	.Y(N_550)
);
defparam \un1_tx_data_buffer_i_m2[3] .INIT=8'hD8;
// @95:59
  CFG3 \un1_tx_data_buffer_i_m2[2]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[2]),
	.C(tx_data_buffer_Z[1]),
	.Y(N_549)
);
defparam \un1_tx_data_buffer_i_m2[2] .INIT=8'hD8;
// @95:59
  CFG3 \un1_tx_data_buffer_i_m2[1]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[1]),
	.C(tx_data_buffer_Z[0]),
	.Y(N_548)
);
defparam \un1_tx_data_buffer_i_m2[1] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[15]  (
	.A(state_reg_Z[4]),
	.B(RW),
	.C(wr_addr_buffer_Z[14]),
	.Y(N_547)
);
defparam \un1_wr_addr_buffer_i_m2[15] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[2]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[10]),
	.C(wr_addr_buffer_Z[1]),
	.Y(N_556)
);
defparam \un1_wr_addr_buffer_i_m2[2] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[4]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[12]),
	.C(wr_addr_buffer_Z[3]),
	.Y(N_558)
);
defparam \un1_wr_addr_buffer_i_m2[4] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[8]  (
	.A(state_reg_Z[4]),
	.B(TRG_addr[0]),
	.C(wr_addr_buffer_Z[7]),
	.Y(N_560)
);
defparam \un1_wr_addr_buffer_i_m2[8] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[9]  (
	.A(state_reg_Z[4]),
	.B(TRG_addr[1]),
	.C(wr_addr_buffer_Z[8]),
	.Y(N_561)
);
defparam \un1_wr_addr_buffer_i_m2[9] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[10]  (
	.A(state_reg_Z[4]),
	.B(TRG_addr[2]),
	.C(wr_addr_buffer_Z[9]),
	.Y(N_562)
);
defparam \un1_wr_addr_buffer_i_m2[10] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[14]  (
	.A(state_reg_Z[4]),
	.B(TRG_addr[6]),
	.C(wr_addr_buffer_Z[13]),
	.Y(N_563)
);
defparam \un1_wr_addr_buffer_i_m2[14] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[13]  (
	.A(state_reg_Z[4]),
	.B(TRG_addr[5]),
	.C(wr_addr_buffer_Z[12]),
	.Y(N_564)
);
defparam \un1_wr_addr_buffer_i_m2[13] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[12]  (
	.A(state_reg_Z[4]),
	.B(TRG_addr[4]),
	.C(wr_addr_buffer_Z[11]),
	.Y(N_565)
);
defparam \un1_wr_addr_buffer_i_m2[12] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[11]  (
	.A(state_reg_Z[4]),
	.B(TRG_addr[3]),
	.C(wr_addr_buffer_Z[10]),
	.Y(N_566)
);
defparam \un1_wr_addr_buffer_i_m2[11] .INIT=8'hD8;
// @95:59
  CFG3 \un1_wr_addr_buffer_i_m2[6]  (
	.A(state_reg_Z[4]),
	.B(TRG_data[14]),
	.C(wr_addr_buffer_Z[5]),
	.Y(N_568)
);
defparam \un1_wr_addr_buffer_i_m2[6] .INIT=8'hD8;
// @89:2204
  CFG4 \op_eq.divider_enable38_5  (
	.A(counter_Z[5]),
	.B(counter_Z[4]),
	.C(counter_Z[3]),
	.D(counter_Z[2]),
	.Y(divider_enable38_5)
);
defparam \op_eq.divider_enable38_5 .INIT=16'h0010;
// @89:2204
  CFG3 \op_eq.divider_enable38_4  (
	.A(counter_Z[8]),
	.B(counter_Z[1]),
	.C(counter_Z[0]),
	.Y(divider_enable38_4)
);
defparam \op_eq.divider_enable38_4 .INIT=8'h04;
// @95:59
  CFG4 \state_reg_ns_4_0_.m35_i_a2_18  (
	.A(addr_counter_Z[16]),
	.B(addr_counter_Z[15]),
	.C(addr_counter_Z[14]),
	.D(addr_counter_Z[8]),
	.Y(m35_i_a2_18)
);
defparam \state_reg_ns_4_0_.m35_i_a2_18 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m35_i_a2_17  (
	.A(addr_counter_Z[19]),
	.B(addr_counter_Z[18]),
	.C(addr_counter_Z[17]),
	.D(addr_counter_Z[5]),
	.Y(m35_i_a2_17)
);
defparam \state_reg_ns_4_0_.m35_i_a2_17 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m35_i_a2_16  (
	.A(addr_counter_Z[22]),
	.B(addr_counter_Z[21]),
	.C(addr_counter_Z[20]),
	.D(addr_counter_Z[6]),
	.Y(m35_i_a2_16)
);
defparam \state_reg_ns_4_0_.m35_i_a2_16 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m35_i_a2_15  (
	.A(addr_counter_Z[26]),
	.B(addr_counter_Z[25]),
	.C(addr_counter_Z[24]),
	.D(addr_counter_Z[23]),
	.Y(m35_i_a2_15)
);
defparam \state_reg_ns_4_0_.m35_i_a2_15 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m35_i_a2_14  (
	.A(addr_counter_Z[30]),
	.B(addr_counter_Z[29]),
	.C(addr_counter_Z[28]),
	.D(addr_counter_Z[27]),
	.Y(m35_i_a2_14)
);
defparam \state_reg_ns_4_0_.m35_i_a2_14 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m35_i_a2_13  (
	.A(addr_counter_Z[13]),
	.B(addr_counter_Z[12]),
	.C(addr_counter_Z[11]),
	.D(addr_counter_Z[10]),
	.Y(m35_i_a2_13)
);
defparam \state_reg_ns_4_0_.m35_i_a2_13 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m67_e_19  (
	.A(data_counter_Z[14]),
	.B(data_counter_Z[13]),
	.C(data_counter_Z[12]),
	.D(data_counter_Z[11]),
	.Y(m67_e_19)
);
defparam \state_reg_ns_4_0_.m67_e_19 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m67_e_18  (
	.A(data_counter_Z[18]),
	.B(data_counter_Z[17]),
	.C(data_counter_Z[16]),
	.D(data_counter_Z[15]),
	.Y(m67_e_18)
);
defparam \state_reg_ns_4_0_.m67_e_18 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m67_e_17  (
	.A(data_counter_Z[22]),
	.B(data_counter_Z[21]),
	.C(data_counter_Z[20]),
	.D(data_counter_Z[19]),
	.Y(m67_e_17)
);
defparam \state_reg_ns_4_0_.m67_e_17 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m67_e_16  (
	.A(data_counter_Z[25]),
	.B(data_counter_Z[24]),
	.C(data_counter_Z[23]),
	.D(data_counter_Z[9]),
	.Y(m67_e_16)
);
defparam \state_reg_ns_4_0_.m67_e_16 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m67_e_15  (
	.A(data_counter_Z[27]),
	.B(data_counter_Z[26]),
	.C(data_counter_Z[8]),
	.D(data_counter_Z[7]),
	.Y(m67_e_15)
);
defparam \state_reg_ns_4_0_.m67_e_15 .INIT=16'h0001;
// @95:59
  CFG4 \state_reg_ns_4_0_.m67_e_14  (
	.A(data_counter_Z[30]),
	.B(data_counter_Z[29]),
	.C(data_counter_Z[28]),
	.D(data_counter_Z[4]),
	.Y(m67_e_14)
);
defparam \state_reg_ns_4_0_.m67_e_14 .INIT=16'h0001;
// @95:59
  CFG3 \state_reg_ns_4_0_.m67_e_13  (
	.A(data_counter_Z[10]),
	.B(data_counter_Z[6]),
	.C(data_counter_Z[5]),
	.Y(m67_e_13)
);
defparam \state_reg_ns_4_0_.m67_e_13 .INIT=8'h01;
// @95:59
  CFG4 \state_reg_ns_4_0_.m35_i_o2_0  (
	.A(addr_counter_Z[4]),
	.B(addr_counter_Z[3]),
	.C(addr_counter_Z[2]),
	.D(addr_counter_Z[1]),
	.Y(N_53)
);
defparam \state_reg_ns_4_0_.m35_i_o2_0 .INIT=16'h7FFF;
// @95:59
  CFG3 \state_reg_ns_4_0_.m2_i_o2_0  (
	.A(state_reg_Z[4]),
	.B(N_139_i),
	.C(state_reg_Z[0]),
	.Y(m2_i_o2_0)
);
defparam \state_reg_ns_4_0_.m2_i_o2_0 .INIT=8'hF2;
// @95:115
  CFG3 tx_data_buffer_0_sqmuxa_1_i_i_a2 (
	.A(state_reg_Z[2]),
	.B(divider_enable_Z),
	.C(assert_data_Z),
	.Y(N_676)
);
defparam tx_data_buffer_0_sqmuxa_1_i_i_a2.INIT=8'h80;
// @95:59
  CFG3 un1_reset_n_inv_2_i_a2_1_a2 (
	.A(Reset_N),
	.B(N_139_i),
	.C(state_reg_Z[4]),
	.Y(write_read_buffer_0_sqmuxa)
);
defparam un1_reset_n_inv_2_i_a2_1_a2.INIT=8'h80;
// @95:59
  CFG2 sdio_1_RNO (
	.A(N_688),
	.B(assert_data_Z),
	.Y(wr_addr_buffer_1_sqmuxa_i)
);
defparam sdio_1_RNO.INIT=4'hD;
// @95:59
  CFG2 \wr_addr_buffer_RNO[0]  (
	.A(TRG_data[8]),
	.B(state_reg_Z[4]),
	.Y(N_342_i)
);
defparam \wr_addr_buffer_RNO[0] .INIT=4'h8;
// @95:59
  CFG2 \state_reg_RNIGMLH[4]  (
	.A(Reset_N),
	.B(state_reg_Z[4]),
	.Y(N_32_i)
);
defparam \state_reg_RNIGMLH[4] .INIT=4'h8;
// @95:59
  CFG2 \tx_data_buffer_RNO[0]  (
	.A(TRG_data[0]),
	.B(state_reg_Z[4]),
	.Y(N_857_i)
);
defparam \tx_data_buffer_RNO[0] .INIT=4'h8;
// @95:59
  CFG4 sdio_11_1_u_i_m2_i_m2_1_0 (
	.A(wr_addr_buffer_Z[15]),
	.B(sdio_1_1z),
	.C(N_676),
	.D(N_688),
	.Y(N_569_1)
);
defparam sdio_11_1_u_i_m2_i_m2_1_0.INIT=16'h0A0C;
// @95:59
  CFG3 \state_reg_ns_4_0_.m35_i_a2_19  (
	.A(addr_counter_Z[7]),
	.B(N_53),
	.C(addr_counter_Z[9]),
	.Y(m35_i_a2_19)
);
defparam \state_reg_ns_4_0_.m35_i_a2_19 .INIT=8'h04;
// @95:59
  CFG3 \state_reg_RNIU4K11[1]  (
	.A(state_reg_Z[2]),
	.B(divider_enable_Z),
	.C(state_reg_Z[1]),
	.Y(N_6_i)
);
defparam \state_reg_RNIU4K11[1] .INIT=8'hC8;
// @95:59
  CFG4 un1_reset_n_inv_2_i_0_0 (
	.A(write_read_buffer_0_sqmuxa),
	.B(N_688),
	.C(assert_data_Z),
	.D(Reset_N),
	.Y(N_25)
);
defparam un1_reset_n_inv_2_i_0_0.INIT=16'hEAAA;
// @95:59
  CFG3 assert_data_RNO (
	.A(divider_enable_Z),
	.B(state_reg_Z[4]),
	.C(state_reg_Z[0]),
	.Y(un1_state_reg_6_i)
);
defparam assert_data_RNO.INIT=8'h0E;
// @95:115
  CFG4 sdio_cl_RNO_0 (
	.A(state_reg_Z[3]),
	.B(state_reg_Z[2]),
	.C(divider_enable_Z),
	.D(assert_data_Z),
	.Y(N_592_i)
);
defparam sdio_cl_RNO_0.INIT=16'hE000;
// @95:59
  CFG3 sdio_11_1_u_i_m2_i_m2 (
	.A(tx_data_buffer_Z[7]),
	.B(N_676),
	.C(N_569_1),
	.Y(N_569)
);
defparam sdio_11_1_u_i_m2_i_m2.INIT=8'hF8;
// @95:59
  CFG4 \state_reg_ns_4_0_.m35_i_a2_24  (
	.A(m35_i_a2_18),
	.B(m35_i_a2_17),
	.C(m35_i_a2_16),
	.D(m35_i_a2_15),
	.Y(m35_i_a2_24)
);
defparam \state_reg_ns_4_0_.m35_i_a2_24 .INIT=16'h8000;
// @95:59
  CFG4 \state_reg_ns_4_0_.m67_e_24  (
	.A(m67_e_18),
	.B(m67_e_17),
	.C(m67_e_16),
	.D(m67_e_15),
	.Y(m67_e_24)
);
defparam \state_reg_ns_4_0_.m67_e_24 .INIT=16'h8000;
// @89:2204
  CFG4 \op_eq.divider_enable38  (
	.A(counter_Z[7]),
	.B(counter_Z[6]),
	.C(divider_enable38_5),
	.D(divider_enable38_4),
	.Y(divider_enable38)
);
defparam \op_eq.divider_enable38 .INIT=16'h1000;
// @95:59
  CFG4 sdio_cl_RNO (
	.A(sdio_cl_1z),
	.B(sdio_cl_2_i_0_a2_0_0_Z),
	.C(state_reg_Z[4]),
	.D(N_592_i),
	.Y(N_23_i)
);
defparam sdio_cl_RNO.INIT=16'h0F02;
// @95:59
  CFG4 tx_data_buffer_0_sqmuxa_1_i_i_a2_RNIG3V01 (
	.A(state_reg_Z[4]),
	.B(Reset_N),
	.C(N_139_i),
	.D(N_676),
	.Y(un1_reset_n_inv_i)
);
defparam tx_data_buffer_0_sqmuxa_1_i_i_a2_RNIG3V01.INIT=16'hCC80;
// @95:59
  CFG4 \state_reg_ns_4_0_.m35_i_a2  (
	.A(m35_i_a2_13),
	.B(m35_i_a2_14),
	.C(m35_i_a2_24),
	.D(m35_i_a2_19),
	.Y(N_62)
);
defparam \state_reg_ns_4_0_.m35_i_a2 .INIT=16'h8000;
// @95:59
  CFG4 \state_reg_ns_4_0_.m67_e  (
	.A(m67_e_13),
	.B(m67_e_19),
	.C(m67_e_14),
	.D(m67_e_24),
	.Y(un21_divider_enablelt31)
);
defparam \state_reg_ns_4_0_.m67_e .INIT=16'h8000;
// @95:251
  CFG2 \counter_3[1]  (
	.A(divider_enable38),
	.B(un1_counter_cry_1_S),
	.Y(counter_3_Z[1])
);
defparam \counter_3[1] .INIT=4'h4;
// @95:251
  CFG2 \counter_3[0]  (
	.A(divider_enable38),
	.B(counter_Z[0]),
	.Y(counter_3_Z[0])
);
defparam \counter_3[0] .INIT=4'h1;
// @95:251
  CFG2 \counter_3[3]  (
	.A(divider_enable38),
	.B(un1_counter_cry_3_S),
	.Y(counter_3_Z[3])
);
defparam \counter_3[3] .INIT=4'h4;
// @95:59
  CFG4 \state_reg_ns_4_0_.m72_0_0_o2  (
	.A(assert_data_Z),
	.B(un21_divider_enablelt31),
	.C(data_counter_Z[31]),
	.D(divider_enable_Z),
	.Y(N_516)
);
defparam \state_reg_ns_4_0_.m72_0_0_o2 .INIT=16'hFDFF;
// @95:59
  CFG3 \state_reg_ns_4_0_.m74_i_i_a2  (
	.A(state_reg_Z[1]),
	.B(state_reg_Z[2]),
	.C(N_516),
	.Y(N_678)
);
defparam \state_reg_ns_4_0_.m74_i_i_a2 .INIT=8'h0E;
// @95:59
  CFG4 \state_reg_ns_4_0_.m70_0_0_a2_0  (
	.A(state_reg_Z[2]),
	.B(addr_counter_RNIOL1QB_Y[31]),
	.C(write_read_buffer_Z),
	.D(state_reg_Z[3]),
	.Y(N_682)
);
defparam \state_reg_ns_4_0_.m70_0_0_a2_0 .INIT=16'h0100;
// @95:59
  CFG4 \state_reg_ns_4_0_.m72_0_0_a2_0  (
	.A(state_reg_Z[1]),
	.B(addr_counter_RNIOL1QB_Y[31]),
	.C(write_read_buffer_Z),
	.D(state_reg_Z[3]),
	.Y(N_680)
);
defparam \state_reg_ns_4_0_.m72_0_0_a2_0 .INIT=16'h1000;
// @95:59
  CFG4 \state_reg_ns_4_0_.m70_0_0  (
	.A(state_reg_Z[2]),
	.B(state_reg_Z[3]),
	.C(N_682),
	.D(N_516),
	.Y(state_reg_ns[2])
);
defparam \state_reg_ns_4_0_.m70_0_0 .INIT=16'hF2F0;
// @95:59
  CFG4 \state_reg_ns_4_0_.m72_0_0  (
	.A(state_reg_Z[1]),
	.B(state_reg_Z[3]),
	.C(N_680),
	.D(N_516),
	.Y(state_reg_ns[3])
);
defparam \state_reg_ns_4_0_.m72_0_0 .INIT=16'hF2F0;
// @95:59
  CFG4 \state_reg_ns_4_0_.N_594_i  (
	.A(N_139_i),
	.B(addr_counter_RNIOL1QB_Y[31]),
	.C(state_reg_Z[3]),
	.D(state_reg_Z[4]),
	.Y(N_594_i)
);
defparam \state_reg_ns_4_0_.N_594_i .INIT=16'h0AC0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ADI_SPI */

module Controler (
  Clock,
  DEST_1_Fifo_Full,
  DEST_2_Fifo_Full,
  Reset_N,
  SRC_1_Fifo_Empty,
  SRC_1_Fifo_Read_Data,
  SRC_2_Fifo_Empty,
  SRC_2_Fifo_Read_Data,
  TRG_busy,
  TRG_rx_data,
  ADC_sclk,
  ADC_ss_n,
  DEST_1_Fifo_Write_Data,
  DEST_1_Fifo_Write_Enable,
  DEST_2_Fifo_Write_Data,
  DEST_2_Fifo_Write_Enable,
  SRC_1_Fifo_Read_Enable,
  SRC_2_Fifo_Read_Enable,
  SYS_Main_Reset_N,
  TRG_addr,
  TRG_data,
  TRG_enable_cmd,
  TRG_write_read,
  ADC_sdio,
  sdio_1,
  sdio_cl,
  dff_arst
)
;
input Clock ;
input DEST_1_Fifo_Full ;
input DEST_2_Fifo_Full ;
input Reset_N ;
input SRC_1_Fifo_Empty ;
input [39:0] SRC_1_Fifo_Read_Data ;
input SRC_2_Fifo_Empty ;
input [39:0] SRC_2_Fifo_Read_Data ;
input TRG_busy ;
input [15:0] TRG_rx_data ;
output ADC_sclk ;
output ADC_ss_n ;
output [39:0] DEST_1_Fifo_Write_Data ;
output DEST_1_Fifo_Write_Enable ;
output [39:0] DEST_2_Fifo_Write_Data ;
output DEST_2_Fifo_Write_Enable ;
output SRC_1_Fifo_Read_Enable ;
output SRC_2_Fifo_Read_Enable ;
output SYS_Main_Reset_N ;
output [7:0] TRG_addr ;
output [15:0] TRG_data ;
output TRG_enable_cmd ;
output TRG_write_read ;
input ADC_sdio ;
output sdio_1 ;
output sdio_cl ;
input dff_arst ;
wire Clock ;
wire DEST_1_Fifo_Full ;
wire DEST_2_Fifo_Full ;
wire Reset_N ;
wire SRC_1_Fifo_Empty ;
wire SRC_2_Fifo_Empty ;
wire TRG_busy ;
wire ADC_sclk ;
wire ADC_ss_n ;
wire DEST_1_Fifo_Write_Enable ;
wire DEST_2_Fifo_Write_Enable ;
wire SRC_1_Fifo_Read_Enable ;
wire SRC_2_Fifo_Read_Enable ;
wire SYS_Main_Reset_N ;
wire TRG_enable_cmd ;
wire TRG_write_read ;
wire ADC_sdio ;
wire sdio_1 ;
wire sdio_cl ;
wire dff_arst ;
wire [39:0] COREFIFO_C1_0_Q;
wire [39:0] Answer_Encoder_0_Fifo_Write_Data;
wire [0:0] System_Controler_0_read_data_frame;
wire [7:0] REGISTERS_0_read_data_frame;
wire [39:24] Command_Decoder_0_AE_CMD_Data;
wire [7:0] ADI_SPI_0_rx_data_frame;
wire [3:0] Answer_Encoder_0_state_reg;
wire [5:0] Command_Decoder_0_state_reg;
wire [1:0] Command_Decoder_0_decode_vector;
wire [1:0] Communication_ANW_MUX_0_state_reg;
wire [5:5] REGISTERS_0_state_reg;
wire [5:5] System_Controler_0_state_reg;
wire Command_Decoder_0_Fifo_Read_Enable ;
wire COREFIFO_C1_0_EMPTY ;
wire COREFIFO_C1_0_FULL ;
wire COREFIFO_C3_0_EMPTY ;
wire COREFIFO_C3_0_FULL ;
wire VCC ;
wire GND ;
wire Command_Decoder_0_AE_enable_cmd ;
wire ADI_SPI_0_busy ;
wire Communication_CMD_MUX_0_CMD_Fifo_Write_Enable ;
wire N_510_i ;
wire N_139_i ;
wire N_837_i ;
wire N_838_i ;
wire N_839_i ;
wire N_840_i ;
wire N_841_i ;
wire N_842_i ;
wire N_843_i ;
wire N_844_i ;
wire N_845_i ;
wire N_846_i ;
wire N_847_i ;
wire N_848_i ;
wire N_849_i ;
wire N_850_i ;
wire N_851_i ;
wire N_852_i ;
wire N_853_i ;
wire N_854_i ;
wire N_855_i ;
wire N_856_i ;
wire N_208_i ;
wire N_210_i ;
wire N_212_i ;
wire N_214_i ;
wire N_216_i ;
wire N_218_i ;
wire N_220_i ;
wire N_222_i ;
wire N_224_i ;
wire N_226_i ;
wire N_228_i ;
wire N_230_i ;
wire N_232_i ;
wire N_830_i ;
wire N_831_i ;
wire N_832_i ;
wire N_833_i ;
wire N_834_i ;
wire N_835_i ;
wire N_836_i ;
wire Answer_Encoder_0_N_59_i ;
// @35:307
  COREFIFO_C1 COREFIFO_C1_0 (
	.COREFIFO_C1_0_Q(COREFIFO_C1_0_Q[39:0]),
	.dff_arst(dff_arst),
	.Clock(Clock),
	.Command_Decoder_0_Fifo_Read_Enable(Command_Decoder_0_Fifo_Read_Enable),
	.COREFIFO_C1_0_EMPTY(COREFIFO_C1_0_EMPTY),
	.Communication_CMD_MUX_0_CMD_Fifo_Write_Enable(Communication_CMD_MUX_0_CMD_Fifo_Write_Enable),
	.COREFIFO_C1_0_FULL(COREFIFO_C1_0_FULL),
	.N_837_i(N_837_i),
	.N_838_i(N_838_i),
	.N_839_i(N_839_i),
	.N_840_i(N_840_i),
	.N_841_i(N_841_i),
	.N_842_i(N_842_i),
	.N_843_i(N_843_i),
	.N_844_i(N_844_i),
	.N_845_i(N_845_i),
	.N_846_i(N_846_i),
	.N_847_i(N_847_i),
	.N_848_i(N_848_i),
	.N_849_i(N_849_i),
	.N_850_i(N_850_i),
	.N_851_i(N_851_i),
	.N_852_i(N_852_i),
	.N_853_i(N_853_i),
	.N_854_i(N_854_i),
	.N_855_i(N_855_i),
	.N_856_i(N_856_i),
	.N_208_i(N_208_i),
	.N_210_i(N_210_i),
	.N_212_i(N_212_i),
	.N_214_i(N_214_i),
	.N_216_i(N_216_i),
	.N_218_i(N_218_i),
	.N_220_i(N_220_i),
	.N_222_i(N_222_i),
	.N_224_i(N_224_i),
	.N_226_i(N_226_i),
	.N_228_i(N_228_i),
	.N_230_i(N_230_i),
	.N_232_i(N_232_i),
	.N_830_i(N_830_i),
	.N_831_i(N_831_i),
	.N_832_i(N_832_i),
	.N_833_i(N_833_i),
	.N_834_i(N_834_i),
	.N_835_i(N_835_i),
	.N_836_i(N_836_i)
);
// @35:321
  COREFIFO_C3 COREFIFO_C3_0 (
	.state_reg_0(Communication_ANW_MUX_0_state_reg[1:0]),
	.COREFIFO_C3_0_Q(DEST_1_Fifo_Write_Data[39:0]),
	.state_reg(Answer_Encoder_0_state_reg[1:0]),
	.Answer_Encoder_0_Fifo_Write_Data(Answer_Encoder_0_Fifo_Write_Data[39:0]),
	.dff_arst(dff_arst),
	.Clock(Clock),
	.N_510_i(N_510_i),
	.COREFIFO_C3_0_EMPTY(COREFIFO_C3_0_EMPTY),
	.COREFIFO_C3_0_FULL(COREFIFO_C3_0_FULL)
);
// @35:350
  System_Controler System_Controler_0 (
	.TRG_data(TRG_data[15:0]),
	.decode_vector_0(Command_Decoder_0_decode_vector[0]),
	.state_reg_0_0(Command_Decoder_0_state_reg[5]),
	.TRG_addr(TRG_addr[7:0]),
	.System_Controler_0_read_data_frame_0(System_Controler_0_read_data_frame[0]),
	.state_reg_0_d0(System_Controler_0_state_reg[5]),
	.RW(TRG_write_read),
	.SYS_Main_Reset_N_1z(SYS_Main_Reset_N),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @35:335
  REGISTERS REGISTERS_0 (
	.decode_vector_0(Command_Decoder_0_decode_vector[1]),
	.state_reg_0_0(Command_Decoder_0_state_reg[5]),
	.TRG_data(TRG_data[15:0]),
	.REGISTERS_0_read_data_frame(REGISTERS_0_read_data_frame[7:0]),
	.state_reg_0_d0(REGISTERS_0_state_reg[5]),
	.RW(TRG_write_read),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @35:286
  Communication_CMD_MUX Communication_CMD_MUX_0 (
	.SRC_1_Fifo_Read_Data(SRC_1_Fifo_Read_Data[39:0]),
	.SRC_2_Fifo_Read_Data(SRC_2_Fifo_Read_Data[39:0]),
	.N_208_i(N_208_i),
	.N_210_i(N_210_i),
	.N_212_i(N_212_i),
	.N_214_i(N_214_i),
	.N_216_i(N_216_i),
	.N_218_i(N_218_i),
	.N_220_i(N_220_i),
	.N_222_i(N_222_i),
	.N_224_i(N_224_i),
	.N_226_i(N_226_i),
	.N_228_i(N_228_i),
	.N_230_i(N_230_i),
	.N_232_i(N_232_i),
	.N_830_i(N_830_i),
	.N_831_i(N_831_i),
	.N_832_i(N_832_i),
	.N_833_i(N_833_i),
	.N_834_i(N_834_i),
	.N_835_i(N_835_i),
	.N_836_i(N_836_i),
	.N_837_i(N_837_i),
	.N_838_i(N_838_i),
	.N_839_i(N_839_i),
	.N_840_i(N_840_i),
	.N_841_i(N_841_i),
	.N_842_i(N_842_i),
	.N_843_i(N_843_i),
	.N_844_i(N_844_i),
	.N_845_i(N_845_i),
	.N_846_i(N_846_i),
	.N_847_i(N_847_i),
	.N_848_i(N_848_i),
	.N_849_i(N_849_i),
	.N_850_i(N_850_i),
	.N_851_i(N_851_i),
	.N_852_i(N_852_i),
	.N_853_i(N_853_i),
	.N_854_i(N_854_i),
	.N_855_i(N_855_i),
	.N_856_i(N_856_i),
	.N_364_i(SRC_2_Fifo_Read_Enable),
	.N_362_i(SRC_1_Fifo_Read_Enable),
	.SRC_2_Fifo_Empty(SRC_2_Fifo_Empty),
	.COREFIFO_C1_0_FULL(COREFIFO_C1_0_FULL),
	.dff_arst(dff_arst),
	.Communication_CMD_MUX_0_CMD_Fifo_Write_Enable(Communication_CMD_MUX_0_CMD_Fifo_Write_Enable),
	.Reset_N(Reset_N),
	.Clock(Clock),
	.SRC_1_Fifo_Empty(SRC_1_Fifo_Empty)
);
// @35:265
  Communication_ANW_MUX Communication_ANW_MUX_0 (
	.COREFIFO_C3_0_Q(DEST_1_Fifo_Write_Data[35:32]),
	.state_reg(Communication_ANW_MUX_0_state_reg[1:0]),
	.COREFIFO_C3_0_EMPTY(COREFIFO_C3_0_EMPTY),
	.DEST_1_Fifo_Full(DEST_1_Fifo_Full),
	.DEST_2_Fifo_Full(DEST_2_Fifo_Full),
	.N_510_i(N_510_i),
	.DEST_1_Fifo_Write_Enable(DEST_1_Fifo_Write_Enable),
	.DEST_2_Fifo_Write_Enable(DEST_2_Fifo_Write_Enable),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @35:229
  Command_Decoder Command_Decoder_0 (
	.state_reg_0_d0(Command_Decoder_0_state_reg[0]),
	.state_reg_1_d0(Command_Decoder_0_state_reg[1]),
	.state_reg_5(Command_Decoder_0_state_reg[5]),
	.state_reg_3(Answer_Encoder_0_state_reg[3]),
	.state_reg_0_4(System_Controler_0_state_reg[5]),
	.state_reg_0_1(Answer_Encoder_0_state_reg[2]),
	.state_reg_0_0(Answer_Encoder_0_state_reg[1]),
	.state_reg_1_0(REGISTERS_0_state_reg[5]),
	.COREFIFO_C1_0_Q(COREFIFO_C1_0_Q[39:0]),
	.Command_Decoder_0_AE_CMD_Data(Command_Decoder_0_AE_CMD_Data[39:24]),
	.decode_vector(Command_Decoder_0_decode_vector[1:0]),
	.TRG_data(TRG_data[15:0]),
	.TRG_addr(TRG_addr[7:0]),
	.N_139_i(N_139_i),
	.COREFIFO_C1_0_EMPTY(COREFIFO_C1_0_EMPTY),
	.N_59_i(Answer_Encoder_0_N_59_i),
	.ADI_SPI_0_busy(ADI_SPI_0_busy),
	.TRG_busy(TRG_busy),
	.N_141_i(TRG_enable_cmd),
	.Command_Decoder_0_Fifo_Read_Enable(Command_Decoder_0_Fifo_Read_Enable),
	.Command_Decoder_0_AE_enable_cmd(Command_Decoder_0_AE_enable_cmd),
	.RW(TRG_write_read),
	.dff_arst(dff_arst),
	.Clock(Clock)
);
// @35:209
  Answer_Encoder Answer_Encoder_0 (
	.TRG_addr(TRG_addr[7:0]),
	.REGISTERS_0_read_data_frame(REGISTERS_0_read_data_frame[7:0]),
	.TRG_data(TRG_data[15:0]),
	.TRG_rx_data(TRG_rx_data[15:0]),
	.ADI_SPI_0_rx_data_frame(ADI_SPI_0_rx_data_frame[7:0]),
	.Command_Decoder_0_AE_CMD_Data(Command_Decoder_0_AE_CMD_Data[39:24]),
	.System_Controler_0_read_data_frame_0(System_Controler_0_read_data_frame[0]),
	.state_reg_0(Command_Decoder_0_state_reg[1:0]),
	.Answer_Encoder_0_Fifo_Write_Data(Answer_Encoder_0_Fifo_Write_Data[39:0]),
	.state_reg(Answer_Encoder_0_state_reg[3:0]),
	.Command_Decoder_0_AE_enable_cmd(Command_Decoder_0_AE_enable_cmd),
	.COREFIFO_C3_0_FULL(COREFIFO_C3_0_FULL),
	.N_59_i(Answer_Encoder_0_N_59_i),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  ADI_SPI ADI_SPI_0 (
	.TRG_data(TRG_data[15:0]),
	.TRG_addr(TRG_addr[6:0]),
	.ADI_SPI_0_rx_data_frame(ADI_SPI_0_rx_data_frame[7:0]),
	.Reset_N(Reset_N),
	.N_139_i(N_139_i),
	.ADC_sdio(ADC_sdio),
	.sdio_1_1z(sdio_1),
	.RW(TRG_write_read),
	.ADI_SPI_0_busy(ADI_SPI_0_busy),
	.sdio_cl_1z(sdio_cl),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign ADC_sclk = GND;
assign ADC_ss_n = GND;
assign DEST_2_Fifo_Write_Data[0] = GND;
assign DEST_2_Fifo_Write_Data[1] = GND;
assign DEST_2_Fifo_Write_Data[2] = GND;
assign DEST_2_Fifo_Write_Data[3] = GND;
assign DEST_2_Fifo_Write_Data[4] = GND;
assign DEST_2_Fifo_Write_Data[5] = GND;
assign DEST_2_Fifo_Write_Data[6] = GND;
assign DEST_2_Fifo_Write_Data[7] = GND;
assign DEST_2_Fifo_Write_Data[8] = GND;
assign DEST_2_Fifo_Write_Data[9] = GND;
assign DEST_2_Fifo_Write_Data[10] = GND;
assign DEST_2_Fifo_Write_Data[11] = GND;
assign DEST_2_Fifo_Write_Data[12] = GND;
assign DEST_2_Fifo_Write_Data[13] = GND;
assign DEST_2_Fifo_Write_Data[14] = GND;
assign DEST_2_Fifo_Write_Data[15] = GND;
assign DEST_2_Fifo_Write_Data[16] = GND;
assign DEST_2_Fifo_Write_Data[17] = GND;
assign DEST_2_Fifo_Write_Data[18] = GND;
assign DEST_2_Fifo_Write_Data[19] = GND;
assign DEST_2_Fifo_Write_Data[20] = GND;
assign DEST_2_Fifo_Write_Data[21] = GND;
assign DEST_2_Fifo_Write_Data[22] = GND;
assign DEST_2_Fifo_Write_Data[23] = GND;
assign DEST_2_Fifo_Write_Data[24] = GND;
assign DEST_2_Fifo_Write_Data[25] = GND;
assign DEST_2_Fifo_Write_Data[26] = GND;
assign DEST_2_Fifo_Write_Data[27] = GND;
assign DEST_2_Fifo_Write_Data[28] = GND;
assign DEST_2_Fifo_Write_Data[29] = GND;
assign DEST_2_Fifo_Write_Data[30] = GND;
assign DEST_2_Fifo_Write_Data[31] = GND;
assign DEST_2_Fifo_Write_Data[32] = GND;
assign DEST_2_Fifo_Write_Data[33] = GND;
assign DEST_2_Fifo_Write_Data[34] = GND;
assign DEST_2_Fifo_Write_Data[35] = GND;
assign DEST_2_Fifo_Write_Data[36] = GND;
assign DEST_2_Fifo_Write_Data[37] = GND;
assign DEST_2_Fifo_Write_Data[38] = GND;
assign DEST_2_Fifo_Write_Data[39] = GND;
endmodule /* Controler */

module PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0 (
  Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR,
  Communication_Builder_0_Event_RAM_R_Address,
  FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR,
  FIFOs_Reader_0_Event_RAM_W_Address,
  FIFOs_Reader_0_Event_RAM_W_Enable_Number,
  Clock
)
;
output [17:0] Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR ;
input [9:0] Communication_Builder_0_Event_RAM_R_Address ;
input [17:0] FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR ;
input [9:0] FIFOs_Reader_0_Event_RAM_W_Address ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
input Clock ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
wire Clock ;
wire [19:0] A_DOUT;
wire [19:18] B_DOUT;
wire GND ;
wire VCC ;
wire PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0_SB_CORRECT ;
wire PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0_DB_DETECT ;
wire Z_ACCESS_BUSY_0__0_ ;
// @36:35
  RAM1K20 PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 (
	.A_ADDR({FIFOs_Reader_0_Event_RAM_W_Address[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[17:0]}),
	.A_DOUT(A_DOUT[19:0]),
	.A_WEN({FIFOs_Reader_0_Event_RAM_W_Enable_Number, FIFOs_Reader_0_Event_RAM_W_Enable_Number}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({Communication_Builder_0_Event_RAM_R_Address[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({B_DOUT[19:18], Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[17:0]}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0.MEMORYFILE="PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0.mem";
defparam PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0.RAMINDEX="PF_DPSRAM_C7_0%1024-1024%20-20%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0 */

module PF_DPSRAM_C7_2 (
  FIFOs_Reader_0_Event_RAM_W_Address,
  FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR,
  Communication_Builder_0_Event_RAM_R_Address,
  Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR,
  Clock,
  FIFOs_Reader_0_Event_RAM_W_Enable_Number
)
;
input [9:0] FIFOs_Reader_0_Event_RAM_W_Address ;
input [17:0] FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR ;
input [9:0] Communication_Builder_0_Event_RAM_R_Address ;
output [17:0] Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR ;
input Clock ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
wire Clock ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
wire GND ;
wire VCC ;
// @37:137
  PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0 PF_DPSRAM_C7_0 (
	.Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[17:0]),
	.Communication_Builder_0_Event_RAM_R_Address(Communication_Builder_0_Event_RAM_R_Address[9:0]),
	.FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[17:0]),
	.FIFOs_Reader_0_Event_RAM_W_Address(FIFOs_Reader_0_Event_RAM_W_Address[9:0]),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Number(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Clock(Clock)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_DPSRAM_C7_2 */

module PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM (
  Event_Info_RAM_Block_0_B_DOUT_Event_Number,
  Communication_Builder_0_Event_RAM_R_Address,
  FIFOs_Reader_0_Event_RAM_W_Data_Number,
  FIFOs_Reader_0_Event_RAM_W_Address,
  FIFOs_Reader_0_Event_RAM_W_Enable_Number,
  Clock
)
;
output [19:0] Event_Info_RAM_Block_0_B_DOUT_Event_Number ;
input [9:0] Communication_Builder_0_Event_RAM_R_Address ;
input [19:0] FIFOs_Reader_0_Event_RAM_W_Data_Number ;
input [9:0] FIFOs_Reader_0_Event_RAM_W_Address ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
input Clock ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
wire Clock ;
wire [19:0] A_DOUT;
wire GND ;
wire VCC ;
wire PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0_SB_CORRECT_0 ;
wire PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__0_ ;
// @36:35
  RAM1K20 PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 (
	.A_ADDR({FIFOs_Reader_0_Event_RAM_W_Address[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN(FIFOs_Reader_0_Event_RAM_W_Data_Number[19:0]),
	.A_DOUT(A_DOUT[19:0]),
	.A_WEN({FIFOs_Reader_0_Event_RAM_W_Enable_Number, FIFOs_Reader_0_Event_RAM_W_Enable_Number}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({Communication_Builder_0_Event_RAM_R_Address[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT(Event_Info_RAM_Block_0_B_DOUT_Event_Number[19:0]),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0.MEMORYFILE="PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0.mem";
defparam PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0.RAMINDEX="PF_DPSRAM_C7_0%1024-1024%20-20%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM */

module PF_DPSRAM_C7 (
  FIFOs_Reader_0_Event_RAM_W_Address,
  FIFOs_Reader_0_Event_RAM_W_Data_Number,
  Communication_Builder_0_Event_RAM_R_Address,
  Event_Info_RAM_Block_0_B_DOUT_Event_Number,
  Clock,
  FIFOs_Reader_0_Event_RAM_W_Enable_Number
)
;
input [9:0] FIFOs_Reader_0_Event_RAM_W_Address ;
input [19:0] FIFOs_Reader_0_Event_RAM_W_Data_Number ;
input [9:0] Communication_Builder_0_Event_RAM_R_Address ;
output [19:0] Event_Info_RAM_Block_0_B_DOUT_Event_Number ;
input Clock ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
wire Clock ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
wire GND ;
wire VCC ;
// @37:137
  PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM PF_DPSRAM_C7_0 (
	.Event_Info_RAM_Block_0_B_DOUT_Event_Number(Event_Info_RAM_Block_0_B_DOUT_Event_Number[19:0]),
	.Communication_Builder_0_Event_RAM_R_Address(Communication_Builder_0_Event_RAM_R_Address[9:0]),
	.FIFOs_Reader_0_Event_RAM_W_Data_Number(FIFOs_Reader_0_Event_RAM_W_Data_Number[19:0]),
	.FIFOs_Reader_0_Event_RAM_W_Address(FIFOs_Reader_0_Event_RAM_W_Address[9:0]),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Number(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Clock(Clock)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_DPSRAM_C7 */

module PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1 (
  Event_Info_RAM_Block_0_B_DOUT_Event_Size,
  Communication_Builder_0_Event_RAM_R_Address,
  FIFOs_Reader_0_Event_RAM_W_Data_Size,
  FIFOs_Reader_0_Event_RAM_W_Address,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  Clock
)
;
output [19:0] Event_Info_RAM_Block_0_B_DOUT_Event_Size ;
input [9:0] Communication_Builder_0_Event_RAM_R_Address ;
input [19:0] FIFOs_Reader_0_Event_RAM_W_Data_Size ;
input [9:0] FIFOs_Reader_0_Event_RAM_W_Address ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input Clock ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire Clock ;
wire [19:0] A_DOUT;
wire GND ;
wire VCC ;
wire PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0_SB_CORRECT_1 ;
wire PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__0_ ;
// @36:35
  RAM1K20 PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 (
	.A_ADDR({FIFOs_Reader_0_Event_RAM_W_Address[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN(FIFOs_Reader_0_Event_RAM_W_Data_Size[19:0]),
	.A_DOUT(A_DOUT[19:0]),
	.A_WEN({FIFOs_Reader_0_Event_RAM_W_Enable_Size, FIFOs_Reader_0_Event_RAM_W_Enable_Size}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({Communication_Builder_0_Event_RAM_R_Address[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT(Event_Info_RAM_Block_0_B_DOUT_Event_Size[19:0]),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0.MEMORYFILE="PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0.mem";
defparam PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0.RAMINDEX="PF_DPSRAM_C7_0%1024-1024%20-20%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1 */

module PF_DPSRAM_C7_0 (
  FIFOs_Reader_0_Event_RAM_W_Address,
  FIFOs_Reader_0_Event_RAM_W_Data_Size,
  Communication_Builder_0_Event_RAM_R_Address,
  Event_Info_RAM_Block_0_B_DOUT_Event_Size,
  Clock,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size
)
;
input [9:0] FIFOs_Reader_0_Event_RAM_W_Address ;
input [19:0] FIFOs_Reader_0_Event_RAM_W_Data_Size ;
input [9:0] Communication_Builder_0_Event_RAM_R_Address ;
output [19:0] Event_Info_RAM_Block_0_B_DOUT_Event_Size ;
input Clock ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire Clock ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire GND ;
wire VCC ;
// @37:137
  PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1 PF_DPSRAM_C7_0 (
	.Event_Info_RAM_Block_0_B_DOUT_Event_Size(Event_Info_RAM_Block_0_B_DOUT_Event_Size[19:0]),
	.Communication_Builder_0_Event_RAM_R_Address(Communication_Builder_0_Event_RAM_R_Address[9:0]),
	.FIFOs_Reader_0_Event_RAM_W_Data_Size(FIFOs_Reader_0_Event_RAM_W_Data_Size[19:0]),
	.FIFOs_Reader_0_Event_RAM_W_Address(FIFOs_Reader_0_Event_RAM_W_Address[9:0]),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.Clock(Clock)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_DPSRAM_C7_0 */

module PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM (
  Event_Info_RAM_Block_0_B_DOUT_Event_Status,
  Communication_Builder_0_Event_RAM_R_Address,
  Event_Info_RAM_Block_0_A_DOUT_Event_Status,
  FIFOs_Reader_0_Event_RAM_W_Address,
  Communication_Builder_0_Event_RAM_W_Enable_Status,
  N_126_i,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  FIFOs_Reader_0_Event_RAM_W_Enable_Number,
  Clock
)
;
output [7:0] Event_Info_RAM_Block_0_B_DOUT_Event_Status ;
input [9:0] Communication_Builder_0_Event_RAM_R_Address ;
output [7:0] Event_Info_RAM_Block_0_A_DOUT_Event_Status ;
input [9:0] FIFOs_Reader_0_Event_RAM_W_Address ;
input Communication_Builder_0_Event_RAM_W_Enable_Status ;
input N_126_i ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
input Clock ;
wire Communication_Builder_0_Event_RAM_W_Enable_Status ;
wire N_126_i ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
wire Clock ;
wire [19:8] PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0_A_DOUT;
wire [19:8] PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0_B_DOUT;
wire GND ;
wire VCC ;
wire PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0_SB_CORRECT ;
wire PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0_DB_DETECT ;
wire Z_ACCESS_BUSY_0__0_ ;
// @38:37
  RAM1K20 PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 (
	.A_ADDR({GND, FIFOs_Reader_0_Event_RAM_W_Address[9:0], GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Event_RAM_W_Enable_Size, FIFOs_Reader_0_Event_RAM_W_Enable_Number}),
	.A_DOUT({PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0_A_DOUT[19:8], Event_Info_RAM_Block_0_A_DOUT_Event_Status[7:0]}),
	.A_WEN({GND, N_126_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, Communication_Builder_0_Event_RAM_R_Address[9:0], GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0_B_DOUT[19:8], Event_Info_RAM_Block_0_B_DOUT_Event_Status[7:0]}),
	.B_WEN({GND, Communication_Builder_0_Event_RAM_W_Enable_Status}),
	.B_REN(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0.MEMORYFILE="PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0.mem";
defparam PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0.RAMINDEX="PF_DPSRAM_C8_Event_Status_0%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM */

module PF_DPSRAM_C8_Event_Status (
  FIFOs_Reader_0_Event_RAM_W_Address,
  Event_Info_RAM_Block_0_A_DOUT_Event_Status,
  Communication_Builder_0_Event_RAM_R_Address,
  Event_Info_RAM_Block_0_B_DOUT_Event_Status,
  Clock,
  FIFOs_Reader_0_Event_RAM_W_Enable_Number,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  N_126_i,
  Communication_Builder_0_Event_RAM_W_Enable_Status
)
;
input [9:0] FIFOs_Reader_0_Event_RAM_W_Address ;
output [7:0] Event_Info_RAM_Block_0_A_DOUT_Event_Status ;
input [9:0] Communication_Builder_0_Event_RAM_R_Address ;
output [7:0] Event_Info_RAM_Block_0_B_DOUT_Event_Status ;
input Clock ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input N_126_i ;
input Communication_Builder_0_Event_RAM_W_Enable_Status ;
wire Clock ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire N_126_i ;
wire Communication_Builder_0_Event_RAM_W_Enable_Status ;
wire GND ;
wire VCC ;
// @39:137
  PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM PF_DPSRAM_C8_Event_Status_0 (
	.Event_Info_RAM_Block_0_B_DOUT_Event_Status(Event_Info_RAM_Block_0_B_DOUT_Event_Status[7:0]),
	.Communication_Builder_0_Event_RAM_R_Address(Communication_Builder_0_Event_RAM_R_Address[9:0]),
	.Event_Info_RAM_Block_0_A_DOUT_Event_Status(Event_Info_RAM_Block_0_A_DOUT_Event_Status[7:0]),
	.FIFOs_Reader_0_Event_RAM_W_Address(FIFOs_Reader_0_Event_RAM_W_Address[9:0]),
	.Communication_Builder_0_Event_RAM_W_Enable_Status(Communication_Builder_0_Event_RAM_W_Enable_Status),
	.N_126_i(N_126_i),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Number(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Clock(Clock)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_DPSRAM_C8_Event_Status */

module Event_Info_RAM_Block (
  Event_Info_RAM_Block_0_B_DOUT_Event_Status,
  Event_Info_RAM_Block_0_A_DOUT_Event_Status,
  Event_Info_RAM_Block_0_B_DOUT_Event_Size,
  FIFOs_Reader_0_Event_RAM_W_Data_Size,
  Event_Info_RAM_Block_0_B_DOUT_Event_Number,
  FIFOs_Reader_0_Event_RAM_W_Data_Number,
  Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR,
  Communication_Builder_0_Event_RAM_R_Address,
  FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR,
  FIFOs_Reader_0_Event_RAM_W_Address,
  Communication_Builder_0_Event_RAM_W_Enable_Status,
  N_126_i,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  FIFOs_Reader_0_Event_RAM_W_Enable_Number,
  Clock
)
;
output [7:0] Event_Info_RAM_Block_0_B_DOUT_Event_Status ;
output [7:0] Event_Info_RAM_Block_0_A_DOUT_Event_Status ;
output [19:0] Event_Info_RAM_Block_0_B_DOUT_Event_Size ;
input [19:0] FIFOs_Reader_0_Event_RAM_W_Data_Size ;
output [19:0] Event_Info_RAM_Block_0_B_DOUT_Event_Number ;
input [19:0] FIFOs_Reader_0_Event_RAM_W_Data_Number ;
output [17:0] Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR ;
input [9:0] Communication_Builder_0_Event_RAM_R_Address ;
input [17:0] FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR ;
input [9:0] FIFOs_Reader_0_Event_RAM_W_Address ;
input Communication_Builder_0_Event_RAM_W_Enable_Status ;
input N_126_i ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
input Clock ;
wire Communication_Builder_0_Event_RAM_W_Enable_Status ;
wire N_126_i ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
wire Clock ;
wire GND ;
wire VCC ;
// @40:113
  PF_DPSRAM_C7_2 PF_DPSRAM_C7_0_Event_Start_ADDR (
	.FIFOs_Reader_0_Event_RAM_W_Address(FIFOs_Reader_0_Event_RAM_W_Address[9:0]),
	.FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[17:0]),
	.Communication_Builder_0_Event_RAM_R_Address(Communication_Builder_0_Event_RAM_R_Address[9:0]),
	.Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[17:0]),
	.Clock(Clock),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Number(FIFOs_Reader_0_Event_RAM_W_Enable_Number)
);
// @40:128
  PF_DPSRAM_C7 PF_DPSRAM_C7_1_Event_Number (
	.FIFOs_Reader_0_Event_RAM_W_Address(FIFOs_Reader_0_Event_RAM_W_Address[9:0]),
	.FIFOs_Reader_0_Event_RAM_W_Data_Number(FIFOs_Reader_0_Event_RAM_W_Data_Number[19:0]),
	.Communication_Builder_0_Event_RAM_R_Address(Communication_Builder_0_Event_RAM_R_Address[9:0]),
	.Event_Info_RAM_Block_0_B_DOUT_Event_Number(Event_Info_RAM_Block_0_B_DOUT_Event_Number[19:0]),
	.Clock(Clock),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Number(FIFOs_Reader_0_Event_RAM_W_Enable_Number)
);
// @40:143
  PF_DPSRAM_C7_0 PF_DPSRAM_C7_2_Event_Size (
	.FIFOs_Reader_0_Event_RAM_W_Address(FIFOs_Reader_0_Event_RAM_W_Address[9:0]),
	.FIFOs_Reader_0_Event_RAM_W_Data_Size(FIFOs_Reader_0_Event_RAM_W_Data_Size[19:0]),
	.Communication_Builder_0_Event_RAM_R_Address(Communication_Builder_0_Event_RAM_R_Address[9:0]),
	.Event_Info_RAM_Block_0_B_DOUT_Event_Size(Event_Info_RAM_Block_0_B_DOUT_Event_Size[19:0]),
	.Clock(Clock),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size)
);
// @40:158
  PF_DPSRAM_C8_Event_Status PF_DPSRAM_C8_Event_Status_0 (
	.FIFOs_Reader_0_Event_RAM_W_Address(FIFOs_Reader_0_Event_RAM_W_Address[9:0]),
	.Event_Info_RAM_Block_0_A_DOUT_Event_Status(Event_Info_RAM_Block_0_A_DOUT_Event_Status[7:0]),
	.Communication_Builder_0_Event_RAM_R_Address(Communication_Builder_0_Event_RAM_R_Address[9:0]),
	.Event_Info_RAM_Block_0_B_DOUT_Event_Status(Event_Info_RAM_Block_0_B_DOUT_Event_Status[7:0]),
	.Clock(Clock),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Number(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.N_126_i(N_126_i),
	.Communication_Builder_0_Event_RAM_W_Enable_Status(Communication_Builder_0_Event_RAM_W_Enable_Status)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Event_Info_RAM_Block */

module COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  sc_r_fwft_cmb,
  fifo_valid,
  middle_valid,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  EMPTY1,
  EMPTY,
  N_73,
  full_r_RNIKP2J_Y,
  Clock,
  dff_arst
)
;
output [13:0] fifo_MEMRADDR ;
output [13:0] fifo_MEMWADDR ;
input sc_r_fwft_cmb ;
input fifo_valid ;
input middle_valid ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
output EMPTY1 ;
input EMPTY ;
input N_73 ;
output full_r_RNIKP2J_Y ;
input Clock ;
input dff_arst ;
wire sc_r_fwft_cmb ;
wire fifo_valid ;
wire middle_valid ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire EMPTY1 ;
wire EMPTY ;
wire N_73 ;
wire full_r_RNIKP2J_Y ;
wire Clock ;
wire dff_arst ;
wire [13:13] memwaddr_r_s_Z;
wire [12:0] memwaddr_r_s;
wire [13:13] memraddr_r_s_Z;
wire [12:0] memraddr_r_s;
wire [14:0] sc_r_fwft_Z;
wire [14:0] sc_r_fwft_5;
wire [14:0] sc_r_Z;
wire [14:0] sc_r_4;
wire [0:0] sc_r_RNIADGR1_Y;
wire [1:1] sc_r_RNI12U33_Y;
wire [2:2] sc_r_RNIPNBC4_Y;
wire [3:3] sc_r_RNIIEPK5_Y;
wire [4:4] sc_r_RNIC67T6_Y;
wire [5:5] sc_r_RNI7VK58_Y;
wire [6:6] sc_r_RNI3P2E9_Y;
wire [7:7] sc_r_RNI0KGMA_Y;
wire [8:8] sc_r_RNIUFUUB_Y;
wire [9:9] sc_r_RNITCC7D_Y;
wire [10:10] sc_r_RNI4D6DE_Y;
wire [11:11] sc_r_RNICE0JF_Y;
wire [12:12] sc_r_RNILGQOG_Y;
wire [14:14] sc_r_RNO_FCO_4;
wire [14:14] sc_r_RNO_Y_4;
wire [13:13] sc_r_RNIVJKUH_Y;
wire [0:0] sc_r_fwft_RNIK51U_Y;
wire [1:1] sc_r_fwft_RNILIV81_Y;
wire [2:2] sc_r_fwft_RNIN0UJ1_Y;
wire [3:3] sc_r_fwft_RNIQFSU1_Y;
wire [4:4] sc_r_fwft_RNIUVQ92_Y;
wire [5:5] sc_r_fwft_RNI3HPK2_Y;
wire [6:6] sc_r_fwft_RNI93OV2_Y;
wire [7:7] sc_r_fwft_RNIGMMA3_Y;
wire [8:8] sc_r_fwft_RNIOALL3_Y;
wire [9:9] sc_r_fwft_RNI10K04_Y;
wire [10:10] sc_r_fwft_RNIIEPF4_Y;
wire [11:11] sc_r_fwft_RNI4UUU4_Y;
wire [12:12] sc_r_fwft_RNINE4E5_Y;
wire [14:14] sc_r_fwft_RNO_FCO_5;
wire [14:14] sc_r_fwft_RNO_Y_5;
wire [13:13] sc_r_fwft_RNIB0AT5_Y;
wire [0:0] memraddr_r_cry_cy_S;
wire [0:0] memraddr_r_cry_cy_Y;
wire [12:0] memraddr_r_cry_Z;
wire [12:0] memraddr_r_cry_Y;
wire [13:13] memraddr_r_s_FCO;
wire [13:13] memraddr_r_s_Y;
wire [0:0] memwaddr_r_cry_cy_S;
wire [0:0] memwaddr_r_cry_cy_Y;
wire [12:0] memwaddr_r_cry_Z;
wire [12:0] memwaddr_r_cry_Y;
wire [13:13] memwaddr_r_s_FCO;
wire [13:13] memwaddr_r_s_Y;
wire un1_sc_r_fwft_cry_14_Z ;
wire empty_r_fwft_4 ;
wire VCC ;
wire GND ;
wire empty_top_fwft_r_Z ;
wire emptyi_Z ;
wire N_89_i ;
wire empty_r_fwft_Z ;
wire N_591_i ;
wire full_r ;
wire N_11 ;
wire N_57_i ;
wire sc_r_cmb_cry_0_cy ;
wire full_r_RNIKP2J_S ;
wire sc_r_cmb_cry_0 ;
wire sc_r_cmb_cry_1 ;
wire sc_r_cmb_cry_2 ;
wire sc_r_cmb_cry_3 ;
wire sc_r_cmb_cry_4 ;
wire sc_r_cmb_cry_5 ;
wire sc_r_cmb_cry_6 ;
wire sc_r_cmb_cry_7 ;
wire sc_r_cmb_cry_8 ;
wire sc_r_cmb_cry_9 ;
wire sc_r_cmb_cry_10 ;
wire sc_r_cmb_cry_11 ;
wire sc_r_cmb_cry_12 ;
wire sc_r_cmb_cry_13 ;
wire sc_r_fwft_cmb_cry_0_cy ;
wire full_r_RNIKP2J_0_S ;
wire full_r_RNIKP2J_0_Y ;
wire sc_r_fwft_cmb_cry_0 ;
wire sc_r_fwft_cmb_cry_1 ;
wire sc_r_fwft_cmb_cry_2 ;
wire sc_r_fwft_cmb_cry_3 ;
wire sc_r_fwft_cmb_cry_4 ;
wire sc_r_fwft_cmb_cry_5 ;
wire sc_r_fwft_cmb_cry_6 ;
wire sc_r_fwft_cmb_cry_7 ;
wire sc_r_fwft_cmb_cry_8 ;
wire sc_r_fwft_cmb_cry_9 ;
wire sc_r_fwft_cmb_cry_10 ;
wire sc_r_fwft_cmb_cry_11 ;
wire sc_r_fwft_cmb_cry_12 ;
wire sc_r_fwft_cmb_cry_13 ;
wire memraddr_r_cry_cy ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_6 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_7 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_8 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_9 ;
wire memwaddr_r_cry_cy ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9 ;
wire un1_sc_r_fwft_cry_0_Z ;
wire un1_sc_r_fwft_cry_0_S ;
wire un1_sc_r_fwft_cry_0_Y ;
wire un1_sc_r_fwft_cry_1_Z ;
wire un1_sc_r_fwft_cry_1_S ;
wire un1_sc_r_fwft_cry_1_Y ;
wire un1_sc_r_fwft_cry_2_Z ;
wire un1_sc_r_fwft_cry_2_S ;
wire un1_sc_r_fwft_cry_2_Y ;
wire un1_sc_r_fwft_cry_3_Z ;
wire un1_sc_r_fwft_cry_3_S ;
wire un1_sc_r_fwft_cry_3_Y ;
wire un1_sc_r_fwft_cry_4_Z ;
wire un1_sc_r_fwft_cry_4_S ;
wire un1_sc_r_fwft_cry_4_Y ;
wire un1_sc_r_fwft_cry_5_Z ;
wire un1_sc_r_fwft_cry_5_S ;
wire un1_sc_r_fwft_cry_5_Y ;
wire un1_sc_r_fwft_cry_6_Z ;
wire un1_sc_r_fwft_cry_6_S ;
wire un1_sc_r_fwft_cry_6_Y ;
wire un1_sc_r_fwft_cry_7_Z ;
wire un1_sc_r_fwft_cry_7_S ;
wire un1_sc_r_fwft_cry_7_Y ;
wire un1_sc_r_fwft_cry_8_Z ;
wire un1_sc_r_fwft_cry_8_S ;
wire un1_sc_r_fwft_cry_8_Y ;
wire un1_sc_r_fwft_cry_9_Z ;
wire un1_sc_r_fwft_cry_9_S ;
wire un1_sc_r_fwft_cry_9_Y ;
wire un1_sc_r_fwft_cry_10_Z ;
wire un1_sc_r_fwft_cry_10_S ;
wire un1_sc_r_fwft_cry_10_Y ;
wire un1_sc_r_fwft_cry_11_Z ;
wire un1_sc_r_fwft_cry_11_S ;
wire un1_sc_r_fwft_cry_11_Y ;
wire un1_sc_r_fwft_cry_12_Z ;
wire un1_sc_r_fwft_cry_12_S ;
wire un1_sc_r_fwft_cry_12_Y ;
wire un1_sc_r_fwft_cry_13_Z ;
wire un1_sc_r_fwft_cry_13_S ;
wire un1_sc_r_fwft_cry_13_Y ;
wire un1_sc_r_fwft_cry_14_S ;
wire un1_sc_r_fwft_cry_14_Y ;
wire emptyi_10_Z ;
wire emptyi_9_Z ;
wire emptyi_8_Z ;
wire un6_fulli_assertlto13_i_a2_9 ;
wire un6_fulli_assertlto13_i_a2_8 ;
wire un6_fulli_assertlto13_i_a2_7 ;
wire emptyi_11_Z ;
wire un6_fulli_assertlto13_i_a2_10 ;
wire un6_fulli_assert ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_r_fwft_RNO (
	.A(un1_sc_r_fwft_cry_14_Z),
	.Y(empty_r_fwft_4)
);
defparam empty_r_fwft_RNO.INIT=2'h1;
// @46:628
  SLE \memwaddr_r[13]  (
	.Q(fifo_MEMWADDR[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s_Z[13]),
	.EN(full_r_RNIKP2J_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[12]  (
	.Q(fifo_MEMWADDR[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[12]),
	.EN(full_r_RNIKP2J_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[11]  (
	.Q(fifo_MEMWADDR[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[11]),
	.EN(full_r_RNIKP2J_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[10]  (
	.Q(fifo_MEMWADDR[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[10]),
	.EN(full_r_RNIKP2J_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[9]),
	.EN(full_r_RNIKP2J_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[8]),
	.EN(full_r_RNIKP2J_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[7]),
	.EN(full_r_RNIKP2J_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[6]),
	.EN(full_r_RNIKP2J_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[5]),
	.EN(full_r_RNIKP2J_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[4]),
	.EN(full_r_RNIKP2J_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[3]),
	.EN(full_r_RNIKP2J_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[2]),
	.EN(full_r_RNIKP2J_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[1]),
	.EN(full_r_RNIKP2J_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[0]),
	.EN(full_r_RNIKP2J_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[13]  (
	.Q(fifo_MEMRADDR[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s_Z[13]),
	.EN(N_73),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[12]  (
	.Q(fifo_MEMRADDR[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[12]),
	.EN(N_73),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[11]  (
	.Q(fifo_MEMRADDR[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[11]),
	.EN(N_73),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[10]  (
	.Q(fifo_MEMRADDR[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[10]),
	.EN(N_73),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[9]),
	.EN(N_73),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[8]),
	.EN(N_73),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[7]),
	.EN(N_73),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[6]),
	.EN(N_73),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[5]),
	.EN(N_73),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[4]),
	.EN(N_73),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[3]),
	.EN(N_73),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[2]),
	.EN(N_73),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[1]),
	.EN(N_73),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[0]),
	.EN(N_73),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:471
  SLE empty_top_fwft_r (
	.Q(empty_top_fwft_r_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(EMPTY),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:328
  SLE \genblk3.empty_r  (
	.Q(EMPTY1),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(emptyi_Z),
	.EN(N_89_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:493
  SLE empty_r_fwft (
	.Q(empty_r_fwft_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(empty_r_fwft_4),
	.EN(N_591_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:587
  SLE \genblk8.full_r  (
	.Q(full_r),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(full_r_RNIKP2J_Y),
	.EN(N_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[5]  (
	.Q(sc_r_fwft_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[5]),
	.EN(N_57_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[4]  (
	.Q(sc_r_fwft_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[4]),
	.EN(N_57_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[3]  (
	.Q(sc_r_fwft_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[3]),
	.EN(N_57_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[2]  (
	.Q(sc_r_fwft_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[2]),
	.EN(N_57_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[1]  (
	.Q(sc_r_fwft_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[1]),
	.EN(N_57_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[0]  (
	.Q(sc_r_fwft_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[0]),
	.EN(N_57_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[5]  (
	.Q(sc_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[5]),
	.EN(N_89_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[4]  (
	.Q(sc_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[4]),
	.EN(N_89_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[3]  (
	.Q(sc_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[3]),
	.EN(N_89_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[2]  (
	.Q(sc_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[2]),
	.EN(N_89_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[1]  (
	.Q(sc_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[1]),
	.EN(N_89_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[0]  (
	.Q(sc_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[0]),
	.EN(N_89_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[14]  (
	.Q(sc_r_fwft_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[14]),
	.EN(N_57_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[13]  (
	.Q(sc_r_fwft_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[13]),
	.EN(N_57_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[12]  (
	.Q(sc_r_fwft_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[12]),
	.EN(N_57_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[11]  (
	.Q(sc_r_fwft_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[11]),
	.EN(N_57_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[10]  (
	.Q(sc_r_fwft_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[10]),
	.EN(N_57_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[9]  (
	.Q(sc_r_fwft_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[9]),
	.EN(N_57_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[8]  (
	.Q(sc_r_fwft_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[8]),
	.EN(N_57_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[7]  (
	.Q(sc_r_fwft_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[7]),
	.EN(N_57_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[6]  (
	.Q(sc_r_fwft_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[6]),
	.EN(N_57_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[14]  (
	.Q(sc_r_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[14]),
	.EN(N_89_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[13]  (
	.Q(sc_r_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[13]),
	.EN(N_89_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[12]  (
	.Q(sc_r_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[12]),
	.EN(N_89_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[11]  (
	.Q(sc_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[11]),
	.EN(N_89_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[10]  (
	.Q(sc_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[10]),
	.EN(N_89_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[9]  (
	.Q(sc_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[9]),
	.EN(N_89_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[8]  (
	.Q(sc_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[8]),
	.EN(N_89_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[7]  (
	.Q(sc_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[7]),
	.EN(N_89_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[6]  (
	.Q(sc_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[6]),
	.EN(N_89_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:230
  ARI1 \genblk8.full_r_RNIKP2J  (
	.FCO(sc_r_cmb_cry_0_cy),
	.S(full_r_RNIKP2J_S),
	.Y(full_r_RNIKP2J_Y),
	.B(full_r),
	.C(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk8.full_r_RNIKP2J .INIT=20'h44400;
// @46:230
  ARI1 \sc_r_RNIADGR1[0]  (
	.FCO(sc_r_cmb_cry_0),
	.S(sc_r_4[0]),
	.Y(sc_r_RNIADGR1_Y[0]),
	.B(middle_valid),
	.C(fifo_valid),
	.D(EMPTY1),
	.A(sc_r_Z[0]),
	.FCI(sc_r_cmb_cry_0_cy)
);
defparam \sc_r_RNIADGR1[0] .INIT=20'h5F807;
// @46:230
  ARI1 \sc_r_RNI12U33[1]  (
	.FCO(sc_r_cmb_cry_1),
	.S(sc_r_4[1]),
	.Y(sc_r_RNI12U33_Y[1]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[1]),
	.FCI(sc_r_cmb_cry_0)
);
defparam \sc_r_RNI12U33[1] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIPNBC4[2]  (
	.FCO(sc_r_cmb_cry_2),
	.S(sc_r_4[2]),
	.Y(sc_r_RNIPNBC4_Y[2]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[2]),
	.FCI(sc_r_cmb_cry_1)
);
defparam \sc_r_RNIPNBC4[2] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIIEPK5[3]  (
	.FCO(sc_r_cmb_cry_3),
	.S(sc_r_4[3]),
	.Y(sc_r_RNIIEPK5_Y[3]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[3]),
	.FCI(sc_r_cmb_cry_2)
);
defparam \sc_r_RNIIEPK5[3] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIC67T6[4]  (
	.FCO(sc_r_cmb_cry_4),
	.S(sc_r_4[4]),
	.Y(sc_r_RNIC67T6_Y[4]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[4]),
	.FCI(sc_r_cmb_cry_3)
);
defparam \sc_r_RNIC67T6[4] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNI7VK58[5]  (
	.FCO(sc_r_cmb_cry_5),
	.S(sc_r_4[5]),
	.Y(sc_r_RNI7VK58_Y[5]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[5]),
	.FCI(sc_r_cmb_cry_4)
);
defparam \sc_r_RNI7VK58[5] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNI3P2E9[6]  (
	.FCO(sc_r_cmb_cry_6),
	.S(sc_r_4[6]),
	.Y(sc_r_RNI3P2E9_Y[6]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[6]),
	.FCI(sc_r_cmb_cry_5)
);
defparam \sc_r_RNI3P2E9[6] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNI0KGMA[7]  (
	.FCO(sc_r_cmb_cry_7),
	.S(sc_r_4[7]),
	.Y(sc_r_RNI0KGMA_Y[7]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[7]),
	.FCI(sc_r_cmb_cry_6)
);
defparam \sc_r_RNI0KGMA[7] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIUFUUB[8]  (
	.FCO(sc_r_cmb_cry_8),
	.S(sc_r_4[8]),
	.Y(sc_r_RNIUFUUB_Y[8]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[8]),
	.FCI(sc_r_cmb_cry_7)
);
defparam \sc_r_RNIUFUUB[8] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNITCC7D[9]  (
	.FCO(sc_r_cmb_cry_9),
	.S(sc_r_4[9]),
	.Y(sc_r_RNITCC7D_Y[9]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[9]),
	.FCI(sc_r_cmb_cry_8)
);
defparam \sc_r_RNITCC7D[9] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNI4D6DE[10]  (
	.FCO(sc_r_cmb_cry_10),
	.S(sc_r_4[10]),
	.Y(sc_r_RNI4D6DE_Y[10]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[10]),
	.FCI(sc_r_cmb_cry_9)
);
defparam \sc_r_RNI4D6DE[10] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNICE0JF[11]  (
	.FCO(sc_r_cmb_cry_11),
	.S(sc_r_4[11]),
	.Y(sc_r_RNICE0JF_Y[11]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[11]),
	.FCI(sc_r_cmb_cry_10)
);
defparam \sc_r_RNICE0JF[11] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNILGQOG[12]  (
	.FCO(sc_r_cmb_cry_12),
	.S(sc_r_4[12]),
	.Y(sc_r_RNILGQOG_Y[12]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[12]),
	.FCI(sc_r_cmb_cry_11)
);
defparam \sc_r_RNILGQOG[12] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNO[14]  (
	.FCO(sc_r_RNO_FCO_4[14]),
	.S(sc_r_4[14]),
	.Y(sc_r_RNO_Y_4[14]),
	.B(sc_r_Z[14]),
	.C(N_73),
	.D(GND),
	.A(VCC),
	.FCI(sc_r_cmb_cry_13)
);
defparam \sc_r_RNO[14] .INIT=20'h46600;
// @46:230
  ARI1 \sc_r_RNIVJKUH[13]  (
	.FCO(sc_r_cmb_cry_13),
	.S(sc_r_4[13]),
	.Y(sc_r_RNIVJKUH_Y[13]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[13]),
	.FCI(sc_r_cmb_cry_12)
);
defparam \sc_r_RNIVJKUH[13] .INIT=20'h5EA15;
// @46:230
  ARI1 \genblk8.full_r_RNIKP2J_0  (
	.FCO(sc_r_fwft_cmb_cry_0_cy),
	.S(full_r_RNIKP2J_0_S),
	.Y(full_r_RNIKP2J_0_Y),
	.B(full_r),
	.C(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk8.full_r_RNIKP2J_0 .INIT=20'h44400;
// @46:230
  ARI1 \sc_r_fwft_RNIK51U[0]  (
	.FCO(sc_r_fwft_cmb_cry_0),
	.S(sc_r_fwft_5[0]),
	.Y(sc_r_fwft_RNIK51U_Y[0]),
	.B(sc_r_fwft_cmb),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_Z[0]),
	.FCI(sc_r_fwft_cmb_cry_0_cy)
);
defparam \sc_r_fwft_RNIK51U[0] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNILIV81[1]  (
	.FCO(sc_r_fwft_cmb_cry_1),
	.S(sc_r_fwft_5[1]),
	.Y(sc_r_fwft_RNILIV81_Y[1]),
	.B(sc_r_fwft_cmb),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_Z[1]),
	.FCI(sc_r_fwft_cmb_cry_0)
);
defparam \sc_r_fwft_RNILIV81[1] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNIN0UJ1[2]  (
	.FCO(sc_r_fwft_cmb_cry_2),
	.S(sc_r_fwft_5[2]),
	.Y(sc_r_fwft_RNIN0UJ1_Y[2]),
	.B(sc_r_fwft_cmb),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_Z[2]),
	.FCI(sc_r_fwft_cmb_cry_1)
);
defparam \sc_r_fwft_RNIN0UJ1[2] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNIQFSU1[3]  (
	.FCO(sc_r_fwft_cmb_cry_3),
	.S(sc_r_fwft_5[3]),
	.Y(sc_r_fwft_RNIQFSU1_Y[3]),
	.B(sc_r_fwft_cmb),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_Z[3]),
	.FCI(sc_r_fwft_cmb_cry_2)
);
defparam \sc_r_fwft_RNIQFSU1[3] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNIUVQ92[4]  (
	.FCO(sc_r_fwft_cmb_cry_4),
	.S(sc_r_fwft_5[4]),
	.Y(sc_r_fwft_RNIUVQ92_Y[4]),
	.B(sc_r_fwft_cmb),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_Z[4]),
	.FCI(sc_r_fwft_cmb_cry_3)
);
defparam \sc_r_fwft_RNIUVQ92[4] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNI3HPK2[5]  (
	.FCO(sc_r_fwft_cmb_cry_5),
	.S(sc_r_fwft_5[5]),
	.Y(sc_r_fwft_RNI3HPK2_Y[5]),
	.B(sc_r_fwft_cmb),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_Z[5]),
	.FCI(sc_r_fwft_cmb_cry_4)
);
defparam \sc_r_fwft_RNI3HPK2[5] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNI93OV2[6]  (
	.FCO(sc_r_fwft_cmb_cry_6),
	.S(sc_r_fwft_5[6]),
	.Y(sc_r_fwft_RNI93OV2_Y[6]),
	.B(sc_r_fwft_cmb),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_Z[6]),
	.FCI(sc_r_fwft_cmb_cry_5)
);
defparam \sc_r_fwft_RNI93OV2[6] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNIGMMA3[7]  (
	.FCO(sc_r_fwft_cmb_cry_7),
	.S(sc_r_fwft_5[7]),
	.Y(sc_r_fwft_RNIGMMA3_Y[7]),
	.B(sc_r_fwft_cmb),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_Z[7]),
	.FCI(sc_r_fwft_cmb_cry_6)
);
defparam \sc_r_fwft_RNIGMMA3[7] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNIOALL3[8]  (
	.FCO(sc_r_fwft_cmb_cry_8),
	.S(sc_r_fwft_5[8]),
	.Y(sc_r_fwft_RNIOALL3_Y[8]),
	.B(sc_r_fwft_cmb),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_Z[8]),
	.FCI(sc_r_fwft_cmb_cry_7)
);
defparam \sc_r_fwft_RNIOALL3[8] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNI10K04[9]  (
	.FCO(sc_r_fwft_cmb_cry_9),
	.S(sc_r_fwft_5[9]),
	.Y(sc_r_fwft_RNI10K04_Y[9]),
	.B(sc_r_fwft_cmb),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_Z[9]),
	.FCI(sc_r_fwft_cmb_cry_8)
);
defparam \sc_r_fwft_RNI10K04[9] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNIIEPF4[10]  (
	.FCO(sc_r_fwft_cmb_cry_10),
	.S(sc_r_fwft_5[10]),
	.Y(sc_r_fwft_RNIIEPF4_Y[10]),
	.B(sc_r_fwft_cmb),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_Z[10]),
	.FCI(sc_r_fwft_cmb_cry_9)
);
defparam \sc_r_fwft_RNIIEPF4[10] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNI4UUU4[11]  (
	.FCO(sc_r_fwft_cmb_cry_11),
	.S(sc_r_fwft_5[11]),
	.Y(sc_r_fwft_RNI4UUU4_Y[11]),
	.B(sc_r_fwft_cmb),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_Z[11]),
	.FCI(sc_r_fwft_cmb_cry_10)
);
defparam \sc_r_fwft_RNI4UUU4[11] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNINE4E5[12]  (
	.FCO(sc_r_fwft_cmb_cry_12),
	.S(sc_r_fwft_5[12]),
	.Y(sc_r_fwft_RNINE4E5_Y[12]),
	.B(sc_r_fwft_cmb),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_Z[12]),
	.FCI(sc_r_fwft_cmb_cry_11)
);
defparam \sc_r_fwft_RNINE4E5[12] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNO[14]  (
	.FCO(sc_r_fwft_RNO_FCO_5[14]),
	.S(sc_r_fwft_5[14]),
	.Y(sc_r_fwft_RNO_Y_5[14]),
	.B(sc_r_fwft_Z[14]),
	.C(sc_r_fwft_cmb),
	.D(GND),
	.A(VCC),
	.FCI(sc_r_fwft_cmb_cry_13)
);
defparam \sc_r_fwft_RNO[14] .INIT=20'h46600;
// @46:230
  ARI1 \sc_r_fwft_RNIB0AT5[13]  (
	.FCO(sc_r_fwft_cmb_cry_13),
	.S(sc_r_fwft_5[13]),
	.Y(sc_r_fwft_RNIB0AT5_Y[13]),
	.B(sc_r_fwft_cmb),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_Z[13]),
	.FCI(sc_r_fwft_cmb_cry_12)
);
defparam \sc_r_fwft_RNIB0AT5[13] .INIT=20'h555AA;
// @46:644
  ARI1 \memraddr_r_cry_cy[0]  (
	.FCO(memraddr_r_cry_cy),
	.S(memraddr_r_cry_cy_S[0]),
	.Y(memraddr_r_cry_cy_Y[0]),
	.B(memraddr_r_0_sqmuxa_0_69_a2_0_a3_6),
	.C(memraddr_r_0_sqmuxa_0_69_a2_0_a3_7),
	.D(memraddr_r_0_sqmuxa_0_69_a2_0_a3_8),
	.A(memraddr_r_0_sqmuxa_0_69_a2_0_a3_9),
	.FCI(VCC)
);
defparam \memraddr_r_cry_cy[0] .INIT=20'h47FFF;
// @46:644
  ARI1 \memraddr_r_cry[0]  (
	.FCO(memraddr_r_cry_Z[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_cry_Y[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_cy)
);
defparam \memraddr_r_cry[0] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[1]  (
	.FCO(memraddr_r_cry_Z[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_cry_Y[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[0])
);
defparam \memraddr_r_cry[1] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[2]  (
	.FCO(memraddr_r_cry_Z[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_cry_Y[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[1])
);
defparam \memraddr_r_cry[2] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[3]  (
	.FCO(memraddr_r_cry_Z[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_cry_Y[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[2])
);
defparam \memraddr_r_cry[3] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[4]  (
	.FCO(memraddr_r_cry_Z[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_cry_Y[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[3])
);
defparam \memraddr_r_cry[4] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[5]  (
	.FCO(memraddr_r_cry_Z[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_cry_Y[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[4])
);
defparam \memraddr_r_cry[5] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[6]  (
	.FCO(memraddr_r_cry_Z[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_cry_Y[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[5])
);
defparam \memraddr_r_cry[6] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[7]  (
	.FCO(memraddr_r_cry_Z[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_cry_Y[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[6])
);
defparam \memraddr_r_cry[7] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[8]  (
	.FCO(memraddr_r_cry_Z[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_cry_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[7])
);
defparam \memraddr_r_cry[8] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[9]  (
	.FCO(memraddr_r_cry_Z[9]),
	.S(memraddr_r_s[9]),
	.Y(memraddr_r_cry_Y[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[8])
);
defparam \memraddr_r_cry[9] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[10]  (
	.FCO(memraddr_r_cry_Z[10]),
	.S(memraddr_r_s[10]),
	.Y(memraddr_r_cry_Y[10]),
	.B(fifo_MEMRADDR[10]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[9])
);
defparam \memraddr_r_cry[10] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[11]  (
	.FCO(memraddr_r_cry_Z[11]),
	.S(memraddr_r_s[11]),
	.Y(memraddr_r_cry_Y[11]),
	.B(fifo_MEMRADDR[11]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[10])
);
defparam \memraddr_r_cry[11] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_s[13]  (
	.FCO(memraddr_r_s_FCO[13]),
	.S(memraddr_r_s_Z[13]),
	.Y(memraddr_r_s_Y[13]),
	.B(fifo_MEMRADDR[13]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[12])
);
defparam \memraddr_r_s[13] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[12]  (
	.FCO(memraddr_r_cry_Z[12]),
	.S(memraddr_r_s[12]),
	.Y(memraddr_r_cry_Y[12]),
	.B(fifo_MEMRADDR[12]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[11])
);
defparam \memraddr_r_cry[12] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry_cy[0]  (
	.FCO(memwaddr_r_cry_cy),
	.S(memwaddr_r_cry_cy_S[0]),
	.Y(memwaddr_r_cry_cy_Y[0]),
	.B(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6),
	.C(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7),
	.D(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8),
	.A(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9),
	.FCI(VCC)
);
defparam \memwaddr_r_cry_cy[0] .INIT=20'h47FFF;
// @46:628
  ARI1 \memwaddr_r_cry[0]  (
	.FCO(memwaddr_r_cry_Z[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_cry_Y[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_cy)
);
defparam \memwaddr_r_cry[0] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[1]  (
	.FCO(memwaddr_r_cry_Z[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_cry_Y[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[0])
);
defparam \memwaddr_r_cry[1] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[2]  (
	.FCO(memwaddr_r_cry_Z[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_cry_Y[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[1])
);
defparam \memwaddr_r_cry[2] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[3]  (
	.FCO(memwaddr_r_cry_Z[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_cry_Y[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[2])
);
defparam \memwaddr_r_cry[3] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[4]  (
	.FCO(memwaddr_r_cry_Z[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_cry_Y[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[3])
);
defparam \memwaddr_r_cry[4] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[5]  (
	.FCO(memwaddr_r_cry_Z[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_cry_Y[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[4])
);
defparam \memwaddr_r_cry[5] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[6]  (
	.FCO(memwaddr_r_cry_Z[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_cry_Y[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[5])
);
defparam \memwaddr_r_cry[6] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[7]  (
	.FCO(memwaddr_r_cry_Z[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_cry_Y[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[6])
);
defparam \memwaddr_r_cry[7] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[8]  (
	.FCO(memwaddr_r_cry_Z[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_cry_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[7])
);
defparam \memwaddr_r_cry[8] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[9]  (
	.FCO(memwaddr_r_cry_Z[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_cry_Y[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[8])
);
defparam \memwaddr_r_cry[9] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[10]  (
	.FCO(memwaddr_r_cry_Z[10]),
	.S(memwaddr_r_s[10]),
	.Y(memwaddr_r_cry_Y[10]),
	.B(fifo_MEMWADDR[10]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[9])
);
defparam \memwaddr_r_cry[10] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[11]  (
	.FCO(memwaddr_r_cry_Z[11]),
	.S(memwaddr_r_s[11]),
	.Y(memwaddr_r_cry_Y[11]),
	.B(fifo_MEMWADDR[11]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[10])
);
defparam \memwaddr_r_cry[11] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_s[13]  (
	.FCO(memwaddr_r_s_FCO[13]),
	.S(memwaddr_r_s_Z[13]),
	.Y(memwaddr_r_s_Y[13]),
	.B(fifo_MEMWADDR[13]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[12])
);
defparam \memwaddr_r_s[13] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[12]  (
	.FCO(memwaddr_r_cry_Z[12]),
	.S(memwaddr_r_s[12]),
	.Y(memwaddr_r_cry_Y[12]),
	.B(fifo_MEMWADDR[12]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[11])
);
defparam \memwaddr_r_cry[12] .INIT=20'h48800;
// @46:455
  ARI1 un1_sc_r_fwft_cry_0 (
	.FCO(un1_sc_r_fwft_cry_0_Z),
	.S(un1_sc_r_fwft_cry_0_S),
	.Y(un1_sc_r_fwft_cry_0_Y),
	.B(sc_r_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_sc_r_fwft_cry_0.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_1 (
	.FCO(un1_sc_r_fwft_cry_1_Z),
	.S(un1_sc_r_fwft_cry_1_S),
	.Y(un1_sc_r_fwft_cry_1_Y),
	.B(sc_r_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_0_Z)
);
defparam un1_sc_r_fwft_cry_1.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_2 (
	.FCO(un1_sc_r_fwft_cry_2_Z),
	.S(un1_sc_r_fwft_cry_2_S),
	.Y(un1_sc_r_fwft_cry_2_Y),
	.B(sc_r_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_1_Z)
);
defparam un1_sc_r_fwft_cry_2.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_3 (
	.FCO(un1_sc_r_fwft_cry_3_Z),
	.S(un1_sc_r_fwft_cry_3_S),
	.Y(un1_sc_r_fwft_cry_3_Y),
	.B(sc_r_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_2_Z)
);
defparam un1_sc_r_fwft_cry_3.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_4 (
	.FCO(un1_sc_r_fwft_cry_4_Z),
	.S(un1_sc_r_fwft_cry_4_S),
	.Y(un1_sc_r_fwft_cry_4_Y),
	.B(sc_r_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_3_Z)
);
defparam un1_sc_r_fwft_cry_4.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_5 (
	.FCO(un1_sc_r_fwft_cry_5_Z),
	.S(un1_sc_r_fwft_cry_5_S),
	.Y(un1_sc_r_fwft_cry_5_Y),
	.B(sc_r_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_4_Z)
);
defparam un1_sc_r_fwft_cry_5.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_6 (
	.FCO(un1_sc_r_fwft_cry_6_Z),
	.S(un1_sc_r_fwft_cry_6_S),
	.Y(un1_sc_r_fwft_cry_6_Y),
	.B(sc_r_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_5_Z)
);
defparam un1_sc_r_fwft_cry_6.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_7 (
	.FCO(un1_sc_r_fwft_cry_7_Z),
	.S(un1_sc_r_fwft_cry_7_S),
	.Y(un1_sc_r_fwft_cry_7_Y),
	.B(sc_r_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_6_Z)
);
defparam un1_sc_r_fwft_cry_7.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_8 (
	.FCO(un1_sc_r_fwft_cry_8_Z),
	.S(un1_sc_r_fwft_cry_8_S),
	.Y(un1_sc_r_fwft_cry_8_Y),
	.B(sc_r_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_7_Z)
);
defparam un1_sc_r_fwft_cry_8.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_9 (
	.FCO(un1_sc_r_fwft_cry_9_Z),
	.S(un1_sc_r_fwft_cry_9_S),
	.Y(un1_sc_r_fwft_cry_9_Y),
	.B(sc_r_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_8_Z)
);
defparam un1_sc_r_fwft_cry_9.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_10 (
	.FCO(un1_sc_r_fwft_cry_10_Z),
	.S(un1_sc_r_fwft_cry_10_S),
	.Y(un1_sc_r_fwft_cry_10_Y),
	.B(sc_r_fwft_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_9_Z)
);
defparam un1_sc_r_fwft_cry_10.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_11 (
	.FCO(un1_sc_r_fwft_cry_11_Z),
	.S(un1_sc_r_fwft_cry_11_S),
	.Y(un1_sc_r_fwft_cry_11_Y),
	.B(sc_r_fwft_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_10_Z)
);
defparam un1_sc_r_fwft_cry_11.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_12 (
	.FCO(un1_sc_r_fwft_cry_12_Z),
	.S(un1_sc_r_fwft_cry_12_S),
	.Y(un1_sc_r_fwft_cry_12_Y),
	.B(sc_r_fwft_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_11_Z)
);
defparam un1_sc_r_fwft_cry_12.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_13 (
	.FCO(un1_sc_r_fwft_cry_13_Z),
	.S(un1_sc_r_fwft_cry_13_S),
	.Y(un1_sc_r_fwft_cry_13_Y),
	.B(sc_r_fwft_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_12_Z)
);
defparam un1_sc_r_fwft_cry_13.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_14 (
	.FCO(un1_sc_r_fwft_cry_14_Z),
	.S(un1_sc_r_fwft_cry_14_S),
	.Y(un1_sc_r_fwft_cry_14_Y),
	.B(sc_r_fwft_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_13_Z)
);
defparam un1_sc_r_fwft_cry_14.INIT=20'h65500;
// @46:372
  CFG3 \genblk3.sc_r5_0_x2_i_x2  (
	.A(full_r),
	.B(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.C(N_73),
	.Y(N_89_i)
);
defparam \genblk3.sc_r5_0_x2_i_x2 .INIT=8'hB4;
// @49:613
  CFG2 \memraddr_r_cry_cy_RNO[0]  (
	.A(fifo_MEMRADDR[10]),
	.B(fifo_MEMRADDR[11]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_6)
);
defparam \memraddr_r_cry_cy_RNO[0] .INIT=4'h8;
// @49:613
  CFG2 \memwaddr_r_cry_cy_RNO[0]  (
	.A(fifo_MEMWADDR[10]),
	.B(fifo_MEMWADDR[11]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6)
);
defparam \memwaddr_r_cry_cy_RNO[0] .INIT=4'h8;
// @46:326
  CFG4 emptyi_10 (
	.A(sc_r_Z[4]),
	.B(sc_r_Z[3]),
	.C(sc_r_Z[2]),
	.D(sc_r_Z[1]),
	.Y(emptyi_10_Z)
);
defparam emptyi_10.INIT=16'h0001;
// @46:326
  CFG4 emptyi_9 (
	.A(sc_r_Z[8]),
	.B(sc_r_Z[7]),
	.C(sc_r_Z[6]),
	.D(sc_r_Z[5]),
	.Y(emptyi_9_Z)
);
defparam emptyi_9.INIT=16'h0001;
// @46:326
  CFG4 emptyi_8 (
	.A(sc_r_Z[12]),
	.B(sc_r_Z[11]),
	.C(sc_r_Z[10]),
	.D(sc_r_Z[9]),
	.Y(emptyi_8_Z)
);
defparam emptyi_8.INIT=16'h0001;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_2[0]  (
	.A(fifo_MEMRADDR[13]),
	.B(fifo_MEMRADDR[12]),
	.C(fifo_MEMRADDR[9]),
	.D(fifo_MEMRADDR[8]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_9)
);
defparam \memraddr_r_cry_cy_RNO_2[0] .INIT=16'h8000;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_1[0]  (
	.A(fifo_MEMRADDR[3]),
	.B(fifo_MEMRADDR[2]),
	.C(fifo_MEMRADDR[1]),
	.D(fifo_MEMRADDR[0]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_8)
);
defparam \memraddr_r_cry_cy_RNO_1[0] .INIT=16'h8000;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_0[0]  (
	.A(fifo_MEMRADDR[7]),
	.B(fifo_MEMRADDR[6]),
	.C(fifo_MEMRADDR[5]),
	.D(fifo_MEMRADDR[4]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_7)
);
defparam \memraddr_r_cry_cy_RNO_0[0] .INIT=16'h8000;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_2[0]  (
	.A(fifo_MEMWADDR[13]),
	.B(fifo_MEMWADDR[12]),
	.C(fifo_MEMWADDR[9]),
	.D(fifo_MEMWADDR[8]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9)
);
defparam \memwaddr_r_cry_cy_RNO_2[0] .INIT=16'h8000;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_1[0]  (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[5]),
	.D(fifo_MEMWADDR[4]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8)
);
defparam \memwaddr_r_cry_cy_RNO_1[0] .INIT=16'h8000;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_0[0]  (
	.A(fifo_MEMWADDR[3]),
	.B(fifo_MEMWADDR[2]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7)
);
defparam \memwaddr_r_cry_cy_RNO_0[0] .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_9  (
	.A(sc_r_fwft_Z[13]),
	.B(sc_r_fwft_Z[12]),
	.C(sc_r_fwft_Z[9]),
	.D(sc_r_fwft_Z[8]),
	.Y(un6_fulli_assertlto13_i_a2_9)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_9 .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_8  (
	.A(sc_r_fwft_Z[7]),
	.B(sc_r_fwft_Z[6]),
	.C(sc_r_fwft_Z[5]),
	.D(sc_r_fwft_Z[4]),
	.Y(un6_fulli_assertlto13_i_a2_8)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_8 .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_7  (
	.A(sc_r_fwft_Z[3]),
	.B(sc_r_fwft_Z[2]),
	.C(sc_r_fwft_Z[1]),
	.D(sc_r_fwft_Z[0]),
	.Y(un6_fulli_assertlto13_i_a2_7)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_7 .INIT=16'h8000;
// @46:326
  CFG4 emptyi_11 (
	.A(sc_r_Z[14]),
	.B(sc_r_Z[13]),
	.C(sc_r_Z[0]),
	.D(emptyi_8_Z),
	.Y(emptyi_11_Z)
);
defparam emptyi_11.INIT=16'h1000;
// @46:465
  CFG3 \genblk6.un6_fulli_assertlto13_i_a2_10  (
	.A(sc_r_fwft_Z[11]),
	.B(sc_r_fwft_Z[10]),
	.C(un6_fulli_assertlto13_i_a2_7),
	.Y(un6_fulli_assertlto13_i_a2_10)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_10 .INIT=8'h80;
// @46:326
  CFG4 emptyi (
	.A(emptyi_9_Z),
	.B(emptyi_10_Z),
	.C(N_73),
	.D(emptyi_11_Z),
	.Y(emptyi_Z)
);
defparam emptyi.INIT=16'h8000;
// @46:392
  CFG3 \genblk8.full_r_RNI1PJ51  (
	.A(EMPTY),
	.B(sc_r_fwft_cmb),
	.C(full_r_RNIKP2J_Y),
	.Y(N_57_i)
);
defparam \genblk8.full_r_RNI1PJ51 .INIT=8'hB4;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto14  (
	.A(un6_fulli_assertlto13_i_a2_9),
	.B(sc_r_fwft_Z[14]),
	.C(un6_fulli_assertlto13_i_a2_10),
	.D(un6_fulli_assertlto13_i_a2_8),
	.Y(un6_fulli_assert)
);
defparam \genblk6.un6_fulli_assertlto14 .INIT=16'h1333;
// @46:493
  CFG4 empty_r_fwft_RNO_0 (
	.A(EMPTY),
	.B(empty_top_fwft_r_Z),
	.C(full_r_RNIKP2J_Y),
	.D(sc_r_fwft_cmb),
	.Y(N_591_i)
);
defparam empty_r_fwft_RNO_0.INIT=16'h87F0;
// @46:589
  CFG4 un1_sresetn_4_i_0_0 (
	.A(empty_r_fwft_Z),
	.B(sc_r_fwft_cmb),
	.C(un6_fulli_assert),
	.D(full_r_RNIKP2J_Y),
	.Y(N_11)
);
defparam un1_sresetn_4_i_0_0.INIT=16'h0B44;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block */

module COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0 (
  int_MEMRD_fwft_1,
  fwft_Q,
  EMPTY1,
  sc_r_fwft_cmb,
  N_73,
  fifo_valid_1z,
  middle_valid_1z,
  Clock,
  dff_arst,
  EMPTY
)
;
input [11:0] int_MEMRD_fwft_1 ;
output [11:0] fwft_Q ;
input EMPTY1 ;
input sc_r_fwft_cmb ;
output N_73 ;
output fifo_valid_1z ;
output middle_valid_1z ;
input Clock ;
input dff_arst ;
output EMPTY ;
wire EMPTY1 ;
wire sc_r_fwft_cmb ;
wire N_73 ;
wire fifo_valid_1z ;
wire middle_valid_1z ;
wire Clock ;
wire dff_arst ;
wire EMPTY ;
wire [11:0] middle_dout_Z;
wire [11:0] dout_4_Z;
wire N_590_i ;
wire update_dout_i ;
wire GND ;
wire un4_update_dout_Z ;
wire VCC ;
wire dout_valid_Z ;
wire update_middle_Z ;
wire un4_update_dout_1_Z ;
wire un4_fifo_rd_en_Z ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_RNO (
	.A(N_590_i),
	.Y(update_dout_i)
);
defparam empty_RNO.INIT=2'h1;
// @45:206
  SLE empty (
	.Q(EMPTY),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_dout_i),
	.EN(un4_update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE dout_valid (
	.Q(dout_valid_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_590_i),
	.EN(un4_update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE middle_valid (
	.Q(middle_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_middle_Z),
	.EN(un4_update_dout_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE fifo_valid (
	.Q(fifo_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_73),
	.EN(un4_fifo_rd_en_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[10]  (
	.Q(middle_dout_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[10]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[9]  (
	.Q(middle_dout_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[9]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[8]  (
	.Q(middle_dout_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[8]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[7]  (
	.Q(middle_dout_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[7]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[6]  (
	.Q(middle_dout_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[6]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[5]  (
	.Q(middle_dout_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[5]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[4]  (
	.Q(middle_dout_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[4]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[3]  (
	.Q(middle_dout_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[3]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[2]  (
	.Q(middle_dout_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[2]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[1]  (
	.Q(middle_dout_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[1]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[0]  (
	.Q(middle_dout_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[0]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[11]  (
	.Q(fwft_Q[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[11]),
	.EN(N_590_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[10]  (
	.Q(fwft_Q[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[10]),
	.EN(N_590_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[9]  (
	.Q(fwft_Q[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[9]),
	.EN(N_590_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[8]  (
	.Q(fwft_Q[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[8]),
	.EN(N_590_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[7]  (
	.Q(fwft_Q[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[7]),
	.EN(N_590_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[6]  (
	.Q(fwft_Q[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[6]),
	.EN(N_590_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[5]  (
	.Q(fwft_Q[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[5]),
	.EN(N_590_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[4]  (
	.Q(fwft_Q[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[4]),
	.EN(N_590_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[3]  (
	.Q(fwft_Q[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[3]),
	.EN(N_590_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[2]  (
	.Q(fwft_Q[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[2]),
	.EN(N_590_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[1]  (
	.Q(fwft_Q[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[1]),
	.EN(N_590_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[0]  (
	.Q(fwft_Q[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[0]),
	.EN(N_590_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[11]  (
	.Q(middle_dout_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[11]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:88
  CFG3 un4_fifo_rd_en (
	.A(update_middle_Z),
	.B(N_590_i),
	.C(N_73),
	.Y(un4_fifo_rd_en_Z)
);
defparam un4_fifo_rd_en.INIT=8'hFE;
// @45:120
  CFG2 un4_update_dout (
	.A(N_590_i),
	.B(sc_r_fwft_cmb),
	.Y(un4_update_dout_Z)
);
defparam un4_update_dout.INIT=4'hE;
// @45:194
  CFG3 fifo_rd_en_0_o2 (
	.A(EMPTY1),
	.B(fifo_valid_1z),
	.C(middle_valid_1z),
	.Y(N_73)
);
defparam fifo_rd_en_0_o2.INIT=8'h15;
// @45:187
  CFG3 update_middle (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(N_590_i),
	.Y(update_middle_Z)
);
defparam update_middle.INIT=8'h82;
// @45:120
  CFG2 un4_update_dout_1 (
	.A(update_middle_Z),
	.B(N_590_i),
	.Y(un4_update_dout_1_Z)
);
defparam un4_update_dout_1.INIT=4'hE;
// @45:281
  CFG4 dout_valid_RNIEJ5N (
	.A(middle_valid_1z),
	.B(sc_r_fwft_cmb),
	.C(dout_valid_Z),
	.D(fifo_valid_1z),
	.Y(N_590_i)
);
defparam dout_valid_RNIEJ5N.INIT=16'hCF8A;
// @45:281
  CFG3 \dout_4[11]  (
	.A(middle_dout_Z[11]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[11]),
	.Y(dout_4_Z[11])
);
defparam \dout_4[11] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[10]  (
	.A(middle_dout_Z[10]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[10]),
	.Y(dout_4_Z[10])
);
defparam \dout_4[10] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[9]  (
	.A(middle_dout_Z[9]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[9]),
	.Y(dout_4_Z[9])
);
defparam \dout_4[9] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[8]  (
	.A(middle_dout_Z[8]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[8]),
	.Y(dout_4_Z[8])
);
defparam \dout_4[8] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[7]  (
	.A(middle_dout_Z[7]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[7]),
	.Y(dout_4_Z[7])
);
defparam \dout_4[7] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[6]  (
	.A(middle_dout_Z[6]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[6]),
	.Y(dout_4_Z[6])
);
defparam \dout_4[6] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[5]  (
	.A(middle_dout_Z[5]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[5]),
	.Y(dout_4_Z[5])
);
defparam \dout_4[5] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[4]  (
	.A(middle_dout_Z[4]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[4]),
	.Y(dout_4_Z[4])
);
defparam \dout_4[4] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[3]  (
	.A(middle_dout_Z[3]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[3]),
	.Y(dout_4_Z[3])
);
defparam \dout_4[3] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[2]  (
	.A(middle_dout_Z[2]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[2]),
	.Y(dout_4_Z[2])
);
defparam \dout_4[2] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[1]  (
	.A(middle_dout_Z[1]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[1]),
	.Y(dout_4_Z[1])
);
defparam \dout_4[1] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[0]  (
	.A(middle_dout_Z[0]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[0]),
	.Y(dout_4_Z[0])
);
defparam \dout_4[0] .INIT=8'hB8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0 */

module COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3_0 (
  RDATA_int,
  Trigger_Unit_0_Output_Data,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  full_r_RNIKP2J_Y,
  N_73,
  Clock
)
;
output [11:0] RDATA_int ;
input [11:3] Trigger_Unit_0_Output_Data ;
input [13:0] fifo_MEMWADDR ;
input [13:0] fifo_MEMRADDR ;
input full_r_RNIKP2J_Y ;
input N_73 ;
input Clock ;
wire full_r_RNIKP2J_Y ;
wire N_73 ;
wire Clock ;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_A_DOUT;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_B_DOUT;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_A_DOUT;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_B_DOUT;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_A_DOUT;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_B_DOUT;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_A_DOUT;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_B_DOUT;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_A_DOUT;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_B_DOUT;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_A_DOUT;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_B_DOUT;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_A_DOUT;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_B_DOUT;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_A_DOUT;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_B_DOUT;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_A_DOUT;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_B_DOUT;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_A_DOUT;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_B_DOUT;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_A_DOUT;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_B_DOUT;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_A_DOUT;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_B_DOUT;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire VCC ;
wire GND ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_SB_CORRECT ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_DB_DETECT ;
wire Z_ACCESS_BUSY_0__9_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_SB_CORRECT ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_DB_DETECT ;
wire Z_ACCESS_BUSY_0__11_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_SB_CORRECT ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_DB_DETECT ;
wire Z_ACCESS_BUSY_0__5_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_SB_CORRECT ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_DB_DETECT ;
wire Z_ACCESS_BUSY_0__0_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_SB_CORRECT ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_DB_DETECT ;
wire Z_ACCESS_BUSY_0__10_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_SB_CORRECT ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_DB_DETECT ;
wire Z_ACCESS_BUSY_0__3_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_SB_CORRECT ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_DB_DETECT ;
wire Z_ACCESS_BUSY_0__8_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_SB_CORRECT ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_DB_DETECT ;
wire Z_ACCESS_BUSY_0__4_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_SB_CORRECT ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_DB_DETECT ;
wire Z_ACCESS_BUSY_0__2_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_SB_CORRECT ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_DB_DETECT ;
wire Z_ACCESS_BUSY_0__7_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_SB_CORRECT ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_DB_DETECT ;
wire Z_ACCESS_BUSY_0__6_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_SB_CORRECT ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_DB_DETECT ;
wire Z_ACCESS_BUSY_0__1_ ;
// @47:410
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_A_DOUT[19:1], RDATA_int[9]}),
	.A_WEN({GND, GND}),
	.A_REN(N_73),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIKP2J_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_0_Output_Data[9]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_SB_CORRECT),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__9_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9.RAMINDEX="core%16384-16384%16-16%SPEED%0%9%TWO-PORT%ECC_EN-0";
// @47:310
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_A_DOUT[19:1], RDATA_int[11]}),
	.A_WEN({GND, GND}),
	.A_REN(N_73),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIKP2J_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_0_Output_Data[11]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_SB_CORRECT),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__11_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11.RAMINDEX="core%16384-16384%16-16%SPEED%0%11%TWO-PORT%ECC_EN-0";
// @47:285
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_A_DOUT[19:1], RDATA_int[5]}),
	.A_WEN({GND, GND}),
	.A_REN(N_73),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIKP2J_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_0_Output_Data[5]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_SB_CORRECT),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__5_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5.RAMINDEX="core%16384-16384%16-16%SPEED%0%5%TWO-PORT%ECC_EN-0";
// @47:260
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_A_DOUT[19:1], RDATA_int[0]}),
	.A_WEN({GND, GND}),
	.A_REN(N_73),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIKP2J_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_SB_CORRECT),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0.RAMINDEX="core%16384-16384%16-16%SPEED%0%0%TWO-PORT%ECC_EN-0";
// @47:235
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_A_DOUT[19:1], RDATA_int[10]}),
	.A_WEN({GND, GND}),
	.A_REN(N_73),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIKP2J_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_0_Output_Data[10]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_SB_CORRECT),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__10_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10.RAMINDEX="core%16384-16384%16-16%SPEED%0%10%TWO-PORT%ECC_EN-0";
// @47:210
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_A_DOUT[19:1], RDATA_int[3]}),
	.A_WEN({GND, GND}),
	.A_REN(N_73),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIKP2J_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_0_Output_Data[3]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_SB_CORRECT),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__3_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3.RAMINDEX="core%16384-16384%16-16%SPEED%0%3%TWO-PORT%ECC_EN-0";
// @47:185
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_A_DOUT[19:1], RDATA_int[8]}),
	.A_WEN({GND, GND}),
	.A_REN(N_73),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIKP2J_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_0_Output_Data[8]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_SB_CORRECT),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__8_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8.RAMINDEX="core%16384-16384%16-16%SPEED%0%8%TWO-PORT%ECC_EN-0";
// @47:135
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_A_DOUT[19:1], RDATA_int[4]}),
	.A_WEN({GND, GND}),
	.A_REN(N_73),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIKP2J_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_0_Output_Data[4]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_SB_CORRECT),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__4_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4.RAMINDEX="core%16384-16384%16-16%SPEED%0%4%TWO-PORT%ECC_EN-0";
// @47:110
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_A_DOUT[19:1], RDATA_int[2]}),
	.A_WEN({GND, GND}),
	.A_REN(N_73),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIKP2J_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_SB_CORRECT),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__2_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2.RAMINDEX="core%16384-16384%16-16%SPEED%0%2%TWO-PORT%ECC_EN-0";
// @47:85
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_A_DOUT[19:1], RDATA_int[7]}),
	.A_WEN({GND, GND}),
	.A_REN(N_73),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIKP2J_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_0_Output_Data[7]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_SB_CORRECT),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__7_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7.RAMINDEX="core%16384-16384%16-16%SPEED%0%7%TWO-PORT%ECC_EN-0";
// @47:60
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_A_DOUT[19:1], RDATA_int[6]}),
	.A_WEN({GND, GND}),
	.A_REN(N_73),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIKP2J_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_0_Output_Data[6]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_SB_CORRECT),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__6_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6.RAMINDEX="core%16384-16384%16-16%SPEED%0%6%TWO-PORT%ECC_EN-0";
// @47:36
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_A_DOUT[19:1], RDATA_int[1]}),
	.A_WEN({GND, GND}),
	.A_REN(N_73),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIKP2J_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_SB_CORRECT),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1.RAMINDEX="core%16384-16384%16-16%SPEED%0%1%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3_0 */

module COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0 (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  Trigger_Unit_0_Output_Data,
  RDATA_int,
  Clock,
  N_73,
  full_r_RNIKP2J_Y
)
;
input [13:0] fifo_MEMRADDR ;
input [13:0] fifo_MEMWADDR ;
input [11:3] Trigger_Unit_0_Output_Data ;
output [11:0] RDATA_int ;
input Clock ;
input N_73 ;
input full_r_RNIKP2J_Y ;
wire Clock ;
wire N_73 ;
wire full_r_RNIKP2J_Y ;
wire GND ;
wire VCC ;
// @48:53
  COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3_0 L3_syncnonpipe (
	.RDATA_int(RDATA_int[11:0]),
	.Trigger_Unit_0_Output_Data(Trigger_Unit_0_Output_Data[11:3]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.full_r_RNIKP2J_Y(full_r_RNIKP2J_Y),
	.N_73(N_73),
	.Clock(Clock)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0 */

module COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0 (
  Trigger_Unit_0_Output_Data,
  state_reg_0,
  fwft_Q,
  fwft_Q_r,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  sc_r_fwft_cmb,
  Clock,
  dff_arst
)
;
input [11:3] Trigger_Unit_0_Output_Data ;
input state_reg_0 ;
output [11:0] fwft_Q ;
output [11:0] fwft_Q_r ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
input sc_r_fwft_cmb ;
input Clock ;
input dff_arst ;
wire state_reg_0 ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire sc_r_fwft_cmb ;
wire Clock ;
wire dff_arst ;
wire [11:0] RDATA_r_Z;
wire [11:0] RDATA_int;
wire [11:0] int_MEMRD_fwft_1_Z;
wire [13:0] fifo_MEMRADDR;
wire [13:0] fifo_MEMWADDR;
wire REN_d1_Z ;
wire VCC ;
wire N_73 ;
wire GND ;
wire re_set_Z ;
wire N_88_i_i ;
wire N_19_i ;
wire fifo_valid ;
wire middle_valid ;
wire EMPTY1 ;
wire EMPTY ;
wire full_r_RNIKP2J_Y ;
// @49:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_73),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(REN_d1_Z),
	.EN(N_88_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[11]  (
	.Q(RDATA_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[11]),
	.EN(N_19_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[10]  (
	.Q(RDATA_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[10]),
	.EN(N_19_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[9]  (
	.Q(RDATA_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[9]),
	.EN(N_19_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[8]  (
	.Q(RDATA_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[8]),
	.EN(N_19_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[7]  (
	.Q(RDATA_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[7]),
	.EN(N_19_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[6]  (
	.Q(RDATA_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[6]),
	.EN(N_19_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[5]  (
	.Q(RDATA_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[5]),
	.EN(N_19_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[4]  (
	.Q(RDATA_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[4]),
	.EN(N_19_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[3]  (
	.Q(RDATA_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[3]),
	.EN(N_19_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[2]  (
	.Q(RDATA_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[2]),
	.EN(N_19_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[1]),
	.EN(N_19_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[0]),
	.EN(N_19_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[4]  (
	.Q(fwft_Q_r[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[4]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[3]  (
	.Q(fwft_Q_r[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[3]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[2]  (
	.Q(fwft_Q_r[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[2]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[1]  (
	.Q(fwft_Q_r[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[1]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[0]  (
	.Q(fwft_Q_r[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[0]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[11]  (
	.Q(fwft_Q_r[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[11]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[10]  (
	.Q(fwft_Q_r[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[10]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[9]  (
	.Q(fwft_Q_r[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[9]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[8]  (
	.Q(fwft_Q_r[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[8]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[7]  (
	.Q(fwft_Q_r[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[7]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[6]  (
	.Q(fwft_Q_r[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[6]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[5]  (
	.Q(fwft_Q_r[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[5]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1139
  CFG4 \int_MEMRD_fwft_1[11]  (
	.A(RDATA_r_Z[11]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[11]),
	.Y(int_MEMRD_fwft_1_Z[11])
);
defparam \int_MEMRD_fwft_1[11] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[10]  (
	.A(RDATA_r_Z[10]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[10]),
	.Y(int_MEMRD_fwft_1_Z[10])
);
defparam \int_MEMRD_fwft_1[10] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[9]  (
	.A(RDATA_r_Z[9]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[9]),
	.Y(int_MEMRD_fwft_1_Z[9])
);
defparam \int_MEMRD_fwft_1[9] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[8]  (
	.A(RDATA_r_Z[8]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[8]),
	.Y(int_MEMRD_fwft_1_Z[8])
);
defparam \int_MEMRD_fwft_1[8] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[7]  (
	.A(RDATA_r_Z[7]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[7]),
	.Y(int_MEMRD_fwft_1_Z[7])
);
defparam \int_MEMRD_fwft_1[7] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[6]  (
	.A(RDATA_r_Z[6]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[6]),
	.Y(int_MEMRD_fwft_1_Z[6])
);
defparam \int_MEMRD_fwft_1[6] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[5]  (
	.A(RDATA_r_Z[5]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[5]),
	.Y(int_MEMRD_fwft_1_Z[5])
);
defparam \int_MEMRD_fwft_1[5] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[4]  (
	.A(RDATA_r_Z[4]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[4]),
	.Y(int_MEMRD_fwft_1_Z[4])
);
defparam \int_MEMRD_fwft_1[4] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[3]  (
	.A(RDATA_r_Z[3]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[3]),
	.Y(int_MEMRD_fwft_1_Z[3])
);
defparam \int_MEMRD_fwft_1[3] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[2]  (
	.A(RDATA_r_Z[2]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[2]),
	.Y(int_MEMRD_fwft_1_Z[2])
);
defparam \int_MEMRD_fwft_1[2] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[1]  (
	.A(RDATA_r_Z[1]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[1]),
	.Y(int_MEMRD_fwft_1_Z[1])
);
defparam \int_MEMRD_fwft_1[1] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[0]  (
	.A(RDATA_r_Z[0]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[0]),
	.Y(int_MEMRD_fwft_1_Z[0])
);
defparam \int_MEMRD_fwft_1[0] .INIT=16'hFB08;
// @49:1040
  CFG2 re_set_RNO (
	.A(N_73),
	.B(REN_d1_Z),
	.Y(N_88_i_i)
);
defparam re_set_RNO.INIT=4'h6;
// @49:1055
  CFG2 REN_d1_RNIPNRM (
	.A(N_73),
	.B(REN_d1_Z),
	.Y(N_19_i)
);
defparam REN_d1_RNIPNRM.INIT=4'h4;
// @49:613
  COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block \genblk16.fifo_corefifo_sync_scntr  (
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.sc_r_fwft_cmb(sc_r_fwft_cmb),
	.fifo_valid(fifo_valid),
	.middle_valid(middle_valid),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.EMPTY1(EMPTY1),
	.EMPTY(EMPTY),
	.N_73(N_73),
	.full_r_RNIKP2J_Y(full_r_RNIKP2J_Y),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @49:984
  COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0 \genblk17.u_corefifo_fwft  (
	.int_MEMRD_fwft_1(int_MEMRD_fwft_1_Z[11:0]),
	.fwft_Q(fwft_Q[11:0]),
	.EMPTY1(EMPTY1),
	.sc_r_fwft_cmb(sc_r_fwft_cmb),
	.N_73(N_73),
	.fifo_valid_1z(fifo_valid),
	.middle_valid_1z(middle_valid),
	.Clock(Clock),
	.dff_arst(dff_arst),
	.EMPTY(EMPTY)
);
// @49:1230
  COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0 \genblk22.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.Trigger_Unit_0_Output_Data(Trigger_Unit_0_Output_Data[11:3]),
	.RDATA_int(RDATA_int[11:0]),
	.Clock(Clock),
	.N_73(N_73),
	.full_r_RNIKP2J_Y(full_r_RNIKP2J_Y)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0 */

module COREFIFO_C4_3_0 (
  fwft_Q_r,
  fwft_Q,
  state_reg_0,
  Trigger_Unit_0_Output_Data,
  dff_arst,
  Clock,
  sc_r_fwft_cmb,
  Trigger_Top_Part_0_ALL_FIFO_Enable
)
;
output [11:0] fwft_Q_r ;
output [11:0] fwft_Q ;
input state_reg_0 ;
input [11:3] Trigger_Unit_0_Output_Data ;
input dff_arst ;
input Clock ;
input sc_r_fwft_cmb ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire state_reg_0 ;
wire dff_arst ;
wire Clock ;
wire sc_r_fwft_cmb ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire GND ;
wire VCC ;
// @50:149
  COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0 COREFIFO_C4_0 (
	.Trigger_Unit_0_Output_Data(Trigger_Unit_0_Output_Data[11:3]),
	.state_reg_0(state_reg_0),
	.fwft_Q(fwft_Q[11:0]),
	.fwft_Q_r(fwft_Q_r[11:0]),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.sc_r_fwft_cmb(sc_r_fwft_cmb),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_3_0 */

module COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_0 (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  sc_r_fwft_cmb,
  middle_valid,
  fifo_valid,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  EMPTY1,
  EMPTY,
  fifo_MEMRE_i_i,
  full_r_RNI3AOI_Y,
  Clock,
  dff_arst
)
;
output [13:0] fifo_MEMRADDR ;
output [13:0] fifo_MEMWADDR ;
input sc_r_fwft_cmb ;
input middle_valid ;
input fifo_valid ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
output EMPTY1 ;
input EMPTY ;
input fifo_MEMRE_i_i ;
output full_r_RNI3AOI_Y ;
input Clock ;
input dff_arst ;
wire sc_r_fwft_cmb ;
wire middle_valid ;
wire fifo_valid ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire EMPTY1 ;
wire EMPTY ;
wire fifo_MEMRE_i_i ;
wire full_r_RNI3AOI_Y ;
wire Clock ;
wire dff_arst ;
wire [13:13] memwaddr_r_s_Z;
wire [12:0] memwaddr_r_s;
wire [13:13] memraddr_r_s_Z;
wire [12:0] memraddr_r_s;
wire [14:0] sc_r_fwft_Z;
wire [14:0] sc_r_fwft_5;
wire [14:0] sc_r_Z;
wire [14:0] sc_r_4;
wire [0:0] sc_r_RNILT441_Y;
wire [1:1] sc_r_RNI8IHL1_Y;
wire [2:2] sc_r_RNIS7U62_Y;
wire [3:3] sc_r_RNIHUAO2_Y;
wire [4:4] sc_r_RNI7MN93_Y;
wire [5:5] sc_r_RNIUE4R3_Y;
wire [6:6] sc_r_RNIM8HC4_Y;
wire [7:7] sc_r_RNIF3UT4_Y;
wire [8:8] sc_r_RNI9VAF5_Y;
wire [9:9] sc_r_RNI4SN06_Y;
wire [10:10] sc_r_RNI7BOL6_Y;
wire [11:11] sc_r_RNIBROA7_Y;
wire [12:12] sc_r_RNIGCPV7_Y;
wire [14:14] sc_r_RNO_FCO_5;
wire [14:14] sc_r_RNO_Y_5;
wire [13:13] sc_r_RNIMUPK8_Y;
wire [0:0] sc_r_fwft_RNII8O71_Y;
wire [1:1] sc_r_fwft_RNI28OS1_Y;
wire [2:2] sc_r_fwft_RNIJ8OH2_Y;
wire [3:3] sc_r_fwft_RNI5AO63_Y;
wire [4:4] sc_r_fwft_RNIOCOR3_Y;
wire [5:5] sc_r_fwft_RNICGOG4_Y;
wire [6:6] sc_r_fwft_RNI1LO55_Y;
wire [7:7] sc_r_fwft_RNINQOQ5_Y;
wire [8:8] sc_r_fwft_RNIE1PF6_Y;
wire [9:9] sc_r_fwft_RNI69P47_Y;
wire [10:10] sc_r_fwft_RNI6PIF7_Y;
wire [11:11] sc_r_fwft_RNI7ACQ7_Y;
wire [12:12] sc_r_fwft_RNI9S558_Y;
wire [14:14] sc_r_fwft_RNO_FCO_6;
wire [14:14] sc_r_fwft_RNO_Y_6;
wire [13:13] sc_r_fwft_RNICFVF8_Y;
wire [0:0] memraddr_r_cry_cy_S_0;
wire [0:0] memraddr_r_cry_cy_Y_0;
wire [12:0] memraddr_r_cry_Z;
wire [12:0] memraddr_r_cry_Y_0;
wire [13:13] memraddr_r_s_FCO_0;
wire [13:13] memraddr_r_s_Y_0;
wire [0:0] memwaddr_r_cry_cy_S_0;
wire [0:0] memwaddr_r_cry_cy_Y_0;
wire [12:0] memwaddr_r_cry_Z;
wire [12:0] memwaddr_r_cry_Y_0;
wire [13:13] memwaddr_r_s_FCO_0;
wire [13:13] memwaddr_r_s_Y_0;
wire un1_sc_r_fwft_cry_14_Z ;
wire empty_r_fwft_4 ;
wire VCC ;
wire GND ;
wire empty_top_fwft_r_Z ;
wire emptyi_Z ;
wire N_83_i ;
wire empty_r_fwft_Z ;
wire N_45_i ;
wire full_r ;
wire N_11 ;
wire N_589_i ;
wire sc_r_cmb_cry_0_cy ;
wire full_r_RNI3AOI_S ;
wire sc_r_cmb_cry_0 ;
wire sc_r_cmb_cry_1 ;
wire sc_r_cmb_cry_2 ;
wire sc_r_cmb_cry_3 ;
wire sc_r_cmb_cry_4 ;
wire sc_r_cmb_cry_5 ;
wire sc_r_cmb_cry_6 ;
wire sc_r_cmb_cry_7 ;
wire sc_r_cmb_cry_8 ;
wire sc_r_cmb_cry_9 ;
wire sc_r_cmb_cry_10 ;
wire sc_r_cmb_cry_11 ;
wire sc_r_cmb_cry_12 ;
wire sc_r_cmb_cry_13 ;
wire sc_r_fwft_cmb_cry_0_cy ;
wire full_r_RNI3AOI_0_S ;
wire full_r_RNI3AOI_0_Y ;
wire sc_r_fwft_cmb_cry_0 ;
wire sc_r_fwft_cmb_cry_1 ;
wire sc_r_fwft_cmb_cry_2 ;
wire sc_r_fwft_cmb_cry_3 ;
wire sc_r_fwft_cmb_cry_4 ;
wire sc_r_fwft_cmb_cry_5 ;
wire sc_r_fwft_cmb_cry_6 ;
wire sc_r_fwft_cmb_cry_7 ;
wire sc_r_fwft_cmb_cry_8 ;
wire sc_r_fwft_cmb_cry_9 ;
wire sc_r_fwft_cmb_cry_10 ;
wire sc_r_fwft_cmb_cry_11 ;
wire sc_r_fwft_cmb_cry_12 ;
wire sc_r_fwft_cmb_cry_13 ;
wire memraddr_r_cry_cy ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_6 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_7 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_8 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_9 ;
wire memwaddr_r_cry_cy ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9 ;
wire un1_sc_r_fwft_cry_0_Z ;
wire un1_sc_r_fwft_cry_0_S_0 ;
wire un1_sc_r_fwft_cry_0_Y_0 ;
wire un1_sc_r_fwft_cry_1_Z ;
wire un1_sc_r_fwft_cry_1_S_0 ;
wire un1_sc_r_fwft_cry_1_Y_0 ;
wire un1_sc_r_fwft_cry_2_Z ;
wire un1_sc_r_fwft_cry_2_S_0 ;
wire un1_sc_r_fwft_cry_2_Y_0 ;
wire un1_sc_r_fwft_cry_3_Z ;
wire un1_sc_r_fwft_cry_3_S_0 ;
wire un1_sc_r_fwft_cry_3_Y_0 ;
wire un1_sc_r_fwft_cry_4_Z ;
wire un1_sc_r_fwft_cry_4_S_0 ;
wire un1_sc_r_fwft_cry_4_Y_0 ;
wire un1_sc_r_fwft_cry_5_Z ;
wire un1_sc_r_fwft_cry_5_S_0 ;
wire un1_sc_r_fwft_cry_5_Y_0 ;
wire un1_sc_r_fwft_cry_6_Z ;
wire un1_sc_r_fwft_cry_6_S_0 ;
wire un1_sc_r_fwft_cry_6_Y_0 ;
wire un1_sc_r_fwft_cry_7_Z ;
wire un1_sc_r_fwft_cry_7_S_0 ;
wire un1_sc_r_fwft_cry_7_Y_0 ;
wire un1_sc_r_fwft_cry_8_Z ;
wire un1_sc_r_fwft_cry_8_S_0 ;
wire un1_sc_r_fwft_cry_8_Y_0 ;
wire un1_sc_r_fwft_cry_9_Z ;
wire un1_sc_r_fwft_cry_9_S_0 ;
wire un1_sc_r_fwft_cry_9_Y_0 ;
wire un1_sc_r_fwft_cry_10_Z ;
wire un1_sc_r_fwft_cry_10_S_0 ;
wire un1_sc_r_fwft_cry_10_Y_0 ;
wire un1_sc_r_fwft_cry_11_Z ;
wire un1_sc_r_fwft_cry_11_S_0 ;
wire un1_sc_r_fwft_cry_11_Y_0 ;
wire un1_sc_r_fwft_cry_12_Z ;
wire un1_sc_r_fwft_cry_12_S_0 ;
wire un1_sc_r_fwft_cry_12_Y_0 ;
wire un1_sc_r_fwft_cry_13_Z ;
wire un1_sc_r_fwft_cry_13_S_0 ;
wire un1_sc_r_fwft_cry_13_Y_0 ;
wire un1_sc_r_fwft_cry_14_S_0 ;
wire un1_sc_r_fwft_cry_14_Y_0 ;
wire emptyi_10_Z ;
wire emptyi_9_Z ;
wire emptyi_8_Z ;
wire un6_fulli_assertlto13_i_a2_9 ;
wire un6_fulli_assertlto13_i_a2_8 ;
wire un6_fulli_assertlto13_i_a2_7 ;
wire emptyi_11_Z ;
wire un6_fulli_assertlto13_i_a2_10 ;
wire un6_fulli_assert ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_r_fwft_RNO (
	.A(un1_sc_r_fwft_cry_14_Z),
	.Y(empty_r_fwft_4)
);
defparam empty_r_fwft_RNO.INIT=2'h1;
// @46:628
  SLE \memwaddr_r[13]  (
	.Q(fifo_MEMWADDR[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s_Z[13]),
	.EN(full_r_RNI3AOI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[12]  (
	.Q(fifo_MEMWADDR[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[12]),
	.EN(full_r_RNI3AOI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[11]  (
	.Q(fifo_MEMWADDR[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[11]),
	.EN(full_r_RNI3AOI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[10]  (
	.Q(fifo_MEMWADDR[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[10]),
	.EN(full_r_RNI3AOI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[9]),
	.EN(full_r_RNI3AOI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[8]),
	.EN(full_r_RNI3AOI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[7]),
	.EN(full_r_RNI3AOI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[6]),
	.EN(full_r_RNI3AOI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[5]),
	.EN(full_r_RNI3AOI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[4]),
	.EN(full_r_RNI3AOI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[3]),
	.EN(full_r_RNI3AOI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[2]),
	.EN(full_r_RNI3AOI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[1]),
	.EN(full_r_RNI3AOI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[0]),
	.EN(full_r_RNI3AOI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[13]  (
	.Q(fifo_MEMRADDR[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s_Z[13]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[12]  (
	.Q(fifo_MEMRADDR[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[12]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[11]  (
	.Q(fifo_MEMRADDR[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[11]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[10]  (
	.Q(fifo_MEMRADDR[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[10]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[9]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[8]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[7]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[6]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[5]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[4]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[3]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[2]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[1]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[0]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:471
  SLE empty_top_fwft_r (
	.Q(empty_top_fwft_r_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(EMPTY),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:328
  SLE \genblk3.empty_r  (
	.Q(EMPTY1),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(emptyi_Z),
	.EN(N_83_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:493
  SLE empty_r_fwft (
	.Q(empty_r_fwft_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(empty_r_fwft_4),
	.EN(N_45_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:587
  SLE \genblk8.full_r  (
	.Q(full_r),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(full_r_RNI3AOI_Y),
	.EN(N_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[5]  (
	.Q(sc_r_fwft_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[5]),
	.EN(N_589_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[4]  (
	.Q(sc_r_fwft_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[4]),
	.EN(N_589_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[3]  (
	.Q(sc_r_fwft_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[3]),
	.EN(N_589_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[2]  (
	.Q(sc_r_fwft_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[2]),
	.EN(N_589_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[1]  (
	.Q(sc_r_fwft_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[1]),
	.EN(N_589_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[0]  (
	.Q(sc_r_fwft_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[0]),
	.EN(N_589_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[5]  (
	.Q(sc_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[5]),
	.EN(N_83_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[4]  (
	.Q(sc_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[4]),
	.EN(N_83_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[3]  (
	.Q(sc_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[3]),
	.EN(N_83_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[2]  (
	.Q(sc_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[2]),
	.EN(N_83_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[1]  (
	.Q(sc_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[1]),
	.EN(N_83_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[0]  (
	.Q(sc_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[0]),
	.EN(N_83_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[14]  (
	.Q(sc_r_fwft_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[14]),
	.EN(N_589_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[13]  (
	.Q(sc_r_fwft_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[13]),
	.EN(N_589_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[12]  (
	.Q(sc_r_fwft_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[12]),
	.EN(N_589_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[11]  (
	.Q(sc_r_fwft_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[11]),
	.EN(N_589_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[10]  (
	.Q(sc_r_fwft_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[10]),
	.EN(N_589_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[9]  (
	.Q(sc_r_fwft_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[9]),
	.EN(N_589_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[8]  (
	.Q(sc_r_fwft_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[8]),
	.EN(N_589_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[7]  (
	.Q(sc_r_fwft_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[7]),
	.EN(N_589_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[6]  (
	.Q(sc_r_fwft_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[6]),
	.EN(N_589_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[14]  (
	.Q(sc_r_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[14]),
	.EN(N_83_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[13]  (
	.Q(sc_r_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[13]),
	.EN(N_83_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[12]  (
	.Q(sc_r_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[12]),
	.EN(N_83_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[11]  (
	.Q(sc_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[11]),
	.EN(N_83_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[10]  (
	.Q(sc_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[10]),
	.EN(N_83_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[9]  (
	.Q(sc_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[9]),
	.EN(N_83_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[8]  (
	.Q(sc_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[8]),
	.EN(N_83_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[7]  (
	.Q(sc_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[7]),
	.EN(N_83_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[6]  (
	.Q(sc_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[6]),
	.EN(N_83_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:230
  ARI1 \genblk8.full_r_RNI3AOI  (
	.FCO(sc_r_cmb_cry_0_cy),
	.S(full_r_RNI3AOI_S),
	.Y(full_r_RNI3AOI_Y),
	.B(full_r),
	.C(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk8.full_r_RNI3AOI .INIT=20'h44400;
// @46:230
  ARI1 \sc_r_RNILT441[0]  (
	.FCO(sc_r_cmb_cry_0),
	.S(sc_r_4[0]),
	.Y(sc_r_RNILT441_Y[0]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[0]),
	.FCI(sc_r_cmb_cry_0_cy)
);
defparam \sc_r_RNILT441[0] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNI8IHL1[1]  (
	.FCO(sc_r_cmb_cry_1),
	.S(sc_r_4[1]),
	.Y(sc_r_RNI8IHL1_Y[1]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[1]),
	.FCI(sc_r_cmb_cry_0)
);
defparam \sc_r_RNI8IHL1[1] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIS7U62[2]  (
	.FCO(sc_r_cmb_cry_2),
	.S(sc_r_4[2]),
	.Y(sc_r_RNIS7U62_Y[2]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[2]),
	.FCI(sc_r_cmb_cry_1)
);
defparam \sc_r_RNIS7U62[2] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIHUAO2[3]  (
	.FCO(sc_r_cmb_cry_3),
	.S(sc_r_4[3]),
	.Y(sc_r_RNIHUAO2_Y[3]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[3]),
	.FCI(sc_r_cmb_cry_2)
);
defparam \sc_r_RNIHUAO2[3] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNI7MN93[4]  (
	.FCO(sc_r_cmb_cry_4),
	.S(sc_r_4[4]),
	.Y(sc_r_RNI7MN93_Y[4]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[4]),
	.FCI(sc_r_cmb_cry_3)
);
defparam \sc_r_RNI7MN93[4] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIUE4R3[5]  (
	.FCO(sc_r_cmb_cry_5),
	.S(sc_r_4[5]),
	.Y(sc_r_RNIUE4R3_Y[5]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[5]),
	.FCI(sc_r_cmb_cry_4)
);
defparam \sc_r_RNIUE4R3[5] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIM8HC4[6]  (
	.FCO(sc_r_cmb_cry_6),
	.S(sc_r_4[6]),
	.Y(sc_r_RNIM8HC4_Y[6]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[6]),
	.FCI(sc_r_cmb_cry_5)
);
defparam \sc_r_RNIM8HC4[6] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIF3UT4[7]  (
	.FCO(sc_r_cmb_cry_7),
	.S(sc_r_4[7]),
	.Y(sc_r_RNIF3UT4_Y[7]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[7]),
	.FCI(sc_r_cmb_cry_6)
);
defparam \sc_r_RNIF3UT4[7] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNI9VAF5[8]  (
	.FCO(sc_r_cmb_cry_8),
	.S(sc_r_4[8]),
	.Y(sc_r_RNI9VAF5_Y[8]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[8]),
	.FCI(sc_r_cmb_cry_7)
);
defparam \sc_r_RNI9VAF5[8] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNI4SN06[9]  (
	.FCO(sc_r_cmb_cry_9),
	.S(sc_r_4[9]),
	.Y(sc_r_RNI4SN06_Y[9]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[9]),
	.FCI(sc_r_cmb_cry_8)
);
defparam \sc_r_RNI4SN06[9] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNI7BOL6[10]  (
	.FCO(sc_r_cmb_cry_10),
	.S(sc_r_4[10]),
	.Y(sc_r_RNI7BOL6_Y[10]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[10]),
	.FCI(sc_r_cmb_cry_9)
);
defparam \sc_r_RNI7BOL6[10] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIBROA7[11]  (
	.FCO(sc_r_cmb_cry_11),
	.S(sc_r_4[11]),
	.Y(sc_r_RNIBROA7_Y[11]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[11]),
	.FCI(sc_r_cmb_cry_10)
);
defparam \sc_r_RNIBROA7[11] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIGCPV7[12]  (
	.FCO(sc_r_cmb_cry_12),
	.S(sc_r_4[12]),
	.Y(sc_r_RNIGCPV7_Y[12]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[12]),
	.FCI(sc_r_cmb_cry_11)
);
defparam \sc_r_RNIGCPV7[12] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNO[14]  (
	.FCO(sc_r_RNO_FCO_5[14]),
	.S(sc_r_4[14]),
	.Y(sc_r_RNO_Y_5[14]),
	.B(EMPTY1),
	.C(sc_r_Z[14]),
	.D(fifo_valid),
	.A(middle_valid),
	.FCI(sc_r_cmb_cry_13)
);
defparam \sc_r_RNO[14] .INIT=20'h4C999;
// @46:230
  ARI1 \sc_r_RNIMUPK8[13]  (
	.FCO(sc_r_cmb_cry_13),
	.S(sc_r_4[13]),
	.Y(sc_r_RNIMUPK8_Y[13]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[13]),
	.FCI(sc_r_cmb_cry_12)
);
defparam \sc_r_RNIMUPK8[13] .INIT=20'h5EA15;
// @46:230
  ARI1 \genblk8.full_r_RNI3AOI_0  (
	.FCO(sc_r_fwft_cmb_cry_0_cy),
	.S(full_r_RNI3AOI_0_S),
	.Y(full_r_RNI3AOI_0_Y),
	.B(full_r),
	.C(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk8.full_r_RNI3AOI_0 .INIT=20'h44400;
// @46:230
  ARI1 \sc_r_fwft_RNII8O71[0]  (
	.FCO(sc_r_fwft_cmb_cry_0),
	.S(sc_r_fwft_5[0]),
	.Y(sc_r_fwft_RNII8O71_Y[0]),
	.B(sc_r_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_0_cy)
);
defparam \sc_r_fwft_RNII8O71[0] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNI28OS1[1]  (
	.FCO(sc_r_fwft_cmb_cry_1),
	.S(sc_r_fwft_5[1]),
	.Y(sc_r_fwft_RNI28OS1_Y[1]),
	.B(sc_r_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_0)
);
defparam \sc_r_fwft_RNI28OS1[1] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNIJ8OH2[2]  (
	.FCO(sc_r_fwft_cmb_cry_2),
	.S(sc_r_fwft_5[2]),
	.Y(sc_r_fwft_RNIJ8OH2_Y[2]),
	.B(sc_r_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_1)
);
defparam \sc_r_fwft_RNIJ8OH2[2] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNI5AO63[3]  (
	.FCO(sc_r_fwft_cmb_cry_3),
	.S(sc_r_fwft_5[3]),
	.Y(sc_r_fwft_RNI5AO63_Y[3]),
	.B(sc_r_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_2)
);
defparam \sc_r_fwft_RNI5AO63[3] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNIOCOR3[4]  (
	.FCO(sc_r_fwft_cmb_cry_4),
	.S(sc_r_fwft_5[4]),
	.Y(sc_r_fwft_RNIOCOR3_Y[4]),
	.B(sc_r_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_3)
);
defparam \sc_r_fwft_RNIOCOR3[4] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNICGOG4[5]  (
	.FCO(sc_r_fwft_cmb_cry_5),
	.S(sc_r_fwft_5[5]),
	.Y(sc_r_fwft_RNICGOG4_Y[5]),
	.B(sc_r_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_4)
);
defparam \sc_r_fwft_RNICGOG4[5] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNI1LO55[6]  (
	.FCO(sc_r_fwft_cmb_cry_6),
	.S(sc_r_fwft_5[6]),
	.Y(sc_r_fwft_RNI1LO55_Y[6]),
	.B(sc_r_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_5)
);
defparam \sc_r_fwft_RNI1LO55[6] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNINQOQ5[7]  (
	.FCO(sc_r_fwft_cmb_cry_7),
	.S(sc_r_fwft_5[7]),
	.Y(sc_r_fwft_RNINQOQ5_Y[7]),
	.B(sc_r_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_6)
);
defparam \sc_r_fwft_RNINQOQ5[7] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNIE1PF6[8]  (
	.FCO(sc_r_fwft_cmb_cry_8),
	.S(sc_r_fwft_5[8]),
	.Y(sc_r_fwft_RNIE1PF6_Y[8]),
	.B(sc_r_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_7)
);
defparam \sc_r_fwft_RNIE1PF6[8] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNI69P47[9]  (
	.FCO(sc_r_fwft_cmb_cry_9),
	.S(sc_r_fwft_5[9]),
	.Y(sc_r_fwft_RNI69P47_Y[9]),
	.B(sc_r_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_8)
);
defparam \sc_r_fwft_RNI69P47[9] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNI6PIF7[10]  (
	.FCO(sc_r_fwft_cmb_cry_10),
	.S(sc_r_fwft_5[10]),
	.Y(sc_r_fwft_RNI6PIF7_Y[10]),
	.B(sc_r_fwft_Z[10]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_9)
);
defparam \sc_r_fwft_RNI6PIF7[10] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNI7ACQ7[11]  (
	.FCO(sc_r_fwft_cmb_cry_11),
	.S(sc_r_fwft_5[11]),
	.Y(sc_r_fwft_RNI7ACQ7_Y[11]),
	.B(sc_r_fwft_Z[11]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_10)
);
defparam \sc_r_fwft_RNI7ACQ7[11] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNI9S558[12]  (
	.FCO(sc_r_fwft_cmb_cry_12),
	.S(sc_r_fwft_5[12]),
	.Y(sc_r_fwft_RNI9S558_Y[12]),
	.B(sc_r_fwft_Z[12]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_11)
);
defparam \sc_r_fwft_RNI9S558[12] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNO[14]  (
	.FCO(sc_r_fwft_RNO_FCO_6[14]),
	.S(sc_r_fwft_5[14]),
	.Y(sc_r_fwft_RNO_Y_6[14]),
	.B(sc_r_fwft_cmb),
	.C(sc_r_fwft_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(sc_r_fwft_cmb_cry_13)
);
defparam \sc_r_fwft_RNO[14] .INIT=20'h46600;
// @46:230
  ARI1 \sc_r_fwft_RNICFVF8[13]  (
	.FCO(sc_r_fwft_cmb_cry_13),
	.S(sc_r_fwft_5[13]),
	.Y(sc_r_fwft_RNICFVF8_Y[13]),
	.B(sc_r_fwft_Z[13]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_12)
);
defparam \sc_r_fwft_RNICFVF8[13] .INIT=20'h555AA;
// @46:644
  ARI1 \memraddr_r_cry_cy[0]  (
	.FCO(memraddr_r_cry_cy),
	.S(memraddr_r_cry_cy_S_0[0]),
	.Y(memraddr_r_cry_cy_Y_0[0]),
	.B(memraddr_r_0_sqmuxa_0_69_a2_0_a3_6),
	.C(memraddr_r_0_sqmuxa_0_69_a2_0_a3_7),
	.D(memraddr_r_0_sqmuxa_0_69_a2_0_a3_8),
	.A(memraddr_r_0_sqmuxa_0_69_a2_0_a3_9),
	.FCI(VCC)
);
defparam \memraddr_r_cry_cy[0] .INIT=20'h47FFF;
// @46:644
  ARI1 \memraddr_r_cry[0]  (
	.FCO(memraddr_r_cry_Z[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_cry_Y_0[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_cy)
);
defparam \memraddr_r_cry[0] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[1]  (
	.FCO(memraddr_r_cry_Z[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_cry_Y_0[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[0])
);
defparam \memraddr_r_cry[1] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[2]  (
	.FCO(memraddr_r_cry_Z[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_cry_Y_0[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[1])
);
defparam \memraddr_r_cry[2] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[3]  (
	.FCO(memraddr_r_cry_Z[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_cry_Y_0[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[2])
);
defparam \memraddr_r_cry[3] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[4]  (
	.FCO(memraddr_r_cry_Z[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_cry_Y_0[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[3])
);
defparam \memraddr_r_cry[4] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[5]  (
	.FCO(memraddr_r_cry_Z[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_cry_Y_0[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[4])
);
defparam \memraddr_r_cry[5] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[6]  (
	.FCO(memraddr_r_cry_Z[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_cry_Y_0[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[5])
);
defparam \memraddr_r_cry[6] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[7]  (
	.FCO(memraddr_r_cry_Z[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_cry_Y_0[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[6])
);
defparam \memraddr_r_cry[7] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[8]  (
	.FCO(memraddr_r_cry_Z[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_cry_Y_0[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[7])
);
defparam \memraddr_r_cry[8] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[9]  (
	.FCO(memraddr_r_cry_Z[9]),
	.S(memraddr_r_s[9]),
	.Y(memraddr_r_cry_Y_0[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[8])
);
defparam \memraddr_r_cry[9] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[10]  (
	.FCO(memraddr_r_cry_Z[10]),
	.S(memraddr_r_s[10]),
	.Y(memraddr_r_cry_Y_0[10]),
	.B(fifo_MEMRADDR[10]),
	.C(memraddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[9])
);
defparam \memraddr_r_cry[10] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[11]  (
	.FCO(memraddr_r_cry_Z[11]),
	.S(memraddr_r_s[11]),
	.Y(memraddr_r_cry_Y_0[11]),
	.B(fifo_MEMRADDR[11]),
	.C(memraddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[10])
);
defparam \memraddr_r_cry[11] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_s[13]  (
	.FCO(memraddr_r_s_FCO_0[13]),
	.S(memraddr_r_s_Z[13]),
	.Y(memraddr_r_s_Y_0[13]),
	.B(fifo_MEMRADDR[13]),
	.C(memraddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[12])
);
defparam \memraddr_r_s[13] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[12]  (
	.FCO(memraddr_r_cry_Z[12]),
	.S(memraddr_r_s[12]),
	.Y(memraddr_r_cry_Y_0[12]),
	.B(fifo_MEMRADDR[12]),
	.C(memraddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[11])
);
defparam \memraddr_r_cry[12] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry_cy[0]  (
	.FCO(memwaddr_r_cry_cy),
	.S(memwaddr_r_cry_cy_S_0[0]),
	.Y(memwaddr_r_cry_cy_Y_0[0]),
	.B(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6),
	.C(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7),
	.D(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8),
	.A(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9),
	.FCI(VCC)
);
defparam \memwaddr_r_cry_cy[0] .INIT=20'h47FFF;
// @46:628
  ARI1 \memwaddr_r_cry[0]  (
	.FCO(memwaddr_r_cry_Z[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_cry_Y_0[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_cy)
);
defparam \memwaddr_r_cry[0] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[1]  (
	.FCO(memwaddr_r_cry_Z[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_cry_Y_0[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[0])
);
defparam \memwaddr_r_cry[1] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[2]  (
	.FCO(memwaddr_r_cry_Z[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_cry_Y_0[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[1])
);
defparam \memwaddr_r_cry[2] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[3]  (
	.FCO(memwaddr_r_cry_Z[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_cry_Y_0[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[2])
);
defparam \memwaddr_r_cry[3] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[4]  (
	.FCO(memwaddr_r_cry_Z[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_cry_Y_0[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[3])
);
defparam \memwaddr_r_cry[4] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[5]  (
	.FCO(memwaddr_r_cry_Z[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_cry_Y_0[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[4])
);
defparam \memwaddr_r_cry[5] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[6]  (
	.FCO(memwaddr_r_cry_Z[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_cry_Y_0[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[5])
);
defparam \memwaddr_r_cry[6] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[7]  (
	.FCO(memwaddr_r_cry_Z[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_cry_Y_0[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[6])
);
defparam \memwaddr_r_cry[7] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[8]  (
	.FCO(memwaddr_r_cry_Z[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_cry_Y_0[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[7])
);
defparam \memwaddr_r_cry[8] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[9]  (
	.FCO(memwaddr_r_cry_Z[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_cry_Y_0[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[8])
);
defparam \memwaddr_r_cry[9] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[10]  (
	.FCO(memwaddr_r_cry_Z[10]),
	.S(memwaddr_r_s[10]),
	.Y(memwaddr_r_cry_Y_0[10]),
	.B(fifo_MEMWADDR[10]),
	.C(memwaddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[9])
);
defparam \memwaddr_r_cry[10] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[11]  (
	.FCO(memwaddr_r_cry_Z[11]),
	.S(memwaddr_r_s[11]),
	.Y(memwaddr_r_cry_Y_0[11]),
	.B(fifo_MEMWADDR[11]),
	.C(memwaddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[10])
);
defparam \memwaddr_r_cry[11] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_s[13]  (
	.FCO(memwaddr_r_s_FCO_0[13]),
	.S(memwaddr_r_s_Z[13]),
	.Y(memwaddr_r_s_Y_0[13]),
	.B(fifo_MEMWADDR[13]),
	.C(memwaddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[12])
);
defparam \memwaddr_r_s[13] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[12]  (
	.FCO(memwaddr_r_cry_Z[12]),
	.S(memwaddr_r_s[12]),
	.Y(memwaddr_r_cry_Y_0[12]),
	.B(fifo_MEMWADDR[12]),
	.C(memwaddr_r_cry_cy_Y_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[11])
);
defparam \memwaddr_r_cry[12] .INIT=20'h48800;
// @46:455
  ARI1 un1_sc_r_fwft_cry_0 (
	.FCO(un1_sc_r_fwft_cry_0_Z),
	.S(un1_sc_r_fwft_cry_0_S_0),
	.Y(un1_sc_r_fwft_cry_0_Y_0),
	.B(sc_r_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_sc_r_fwft_cry_0.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_1 (
	.FCO(un1_sc_r_fwft_cry_1_Z),
	.S(un1_sc_r_fwft_cry_1_S_0),
	.Y(un1_sc_r_fwft_cry_1_Y_0),
	.B(sc_r_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_0_Z)
);
defparam un1_sc_r_fwft_cry_1.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_2 (
	.FCO(un1_sc_r_fwft_cry_2_Z),
	.S(un1_sc_r_fwft_cry_2_S_0),
	.Y(un1_sc_r_fwft_cry_2_Y_0),
	.B(sc_r_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_1_Z)
);
defparam un1_sc_r_fwft_cry_2.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_3 (
	.FCO(un1_sc_r_fwft_cry_3_Z),
	.S(un1_sc_r_fwft_cry_3_S_0),
	.Y(un1_sc_r_fwft_cry_3_Y_0),
	.B(sc_r_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_2_Z)
);
defparam un1_sc_r_fwft_cry_3.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_4 (
	.FCO(un1_sc_r_fwft_cry_4_Z),
	.S(un1_sc_r_fwft_cry_4_S_0),
	.Y(un1_sc_r_fwft_cry_4_Y_0),
	.B(sc_r_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_3_Z)
);
defparam un1_sc_r_fwft_cry_4.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_5 (
	.FCO(un1_sc_r_fwft_cry_5_Z),
	.S(un1_sc_r_fwft_cry_5_S_0),
	.Y(un1_sc_r_fwft_cry_5_Y_0),
	.B(sc_r_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_4_Z)
);
defparam un1_sc_r_fwft_cry_5.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_6 (
	.FCO(un1_sc_r_fwft_cry_6_Z),
	.S(un1_sc_r_fwft_cry_6_S_0),
	.Y(un1_sc_r_fwft_cry_6_Y_0),
	.B(sc_r_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_5_Z)
);
defparam un1_sc_r_fwft_cry_6.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_7 (
	.FCO(un1_sc_r_fwft_cry_7_Z),
	.S(un1_sc_r_fwft_cry_7_S_0),
	.Y(un1_sc_r_fwft_cry_7_Y_0),
	.B(sc_r_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_6_Z)
);
defparam un1_sc_r_fwft_cry_7.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_8 (
	.FCO(un1_sc_r_fwft_cry_8_Z),
	.S(un1_sc_r_fwft_cry_8_S_0),
	.Y(un1_sc_r_fwft_cry_8_Y_0),
	.B(sc_r_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_7_Z)
);
defparam un1_sc_r_fwft_cry_8.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_9 (
	.FCO(un1_sc_r_fwft_cry_9_Z),
	.S(un1_sc_r_fwft_cry_9_S_0),
	.Y(un1_sc_r_fwft_cry_9_Y_0),
	.B(sc_r_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_8_Z)
);
defparam un1_sc_r_fwft_cry_9.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_10 (
	.FCO(un1_sc_r_fwft_cry_10_Z),
	.S(un1_sc_r_fwft_cry_10_S_0),
	.Y(un1_sc_r_fwft_cry_10_Y_0),
	.B(sc_r_fwft_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_9_Z)
);
defparam un1_sc_r_fwft_cry_10.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_11 (
	.FCO(un1_sc_r_fwft_cry_11_Z),
	.S(un1_sc_r_fwft_cry_11_S_0),
	.Y(un1_sc_r_fwft_cry_11_Y_0),
	.B(sc_r_fwft_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_10_Z)
);
defparam un1_sc_r_fwft_cry_11.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_12 (
	.FCO(un1_sc_r_fwft_cry_12_Z),
	.S(un1_sc_r_fwft_cry_12_S_0),
	.Y(un1_sc_r_fwft_cry_12_Y_0),
	.B(sc_r_fwft_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_11_Z)
);
defparam un1_sc_r_fwft_cry_12.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_13 (
	.FCO(un1_sc_r_fwft_cry_13_Z),
	.S(un1_sc_r_fwft_cry_13_S_0),
	.Y(un1_sc_r_fwft_cry_13_Y_0),
	.B(sc_r_fwft_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_12_Z)
);
defparam un1_sc_r_fwft_cry_13.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_14 (
	.FCO(un1_sc_r_fwft_cry_14_Z),
	.S(un1_sc_r_fwft_cry_14_S_0),
	.Y(un1_sc_r_fwft_cry_14_Y_0),
	.B(sc_r_fwft_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_13_Z)
);
defparam un1_sc_r_fwft_cry_14.INIT=20'h65500;
// @49:613
  CFG2 \memwaddr_r_cry_cy_RNO[0]  (
	.A(fifo_MEMWADDR[10]),
	.B(fifo_MEMWADDR[11]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6)
);
defparam \memwaddr_r_cry_cy_RNO[0] .INIT=4'h8;
// @49:613
  CFG2 \memraddr_r_cry_cy_RNO[0]  (
	.A(fifo_MEMRADDR[10]),
	.B(fifo_MEMRADDR[11]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_6)
);
defparam \memraddr_r_cry_cy_RNO[0] .INIT=4'h8;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_2[0]  (
	.A(fifo_MEMWADDR[13]),
	.B(fifo_MEMWADDR[12]),
	.C(fifo_MEMWADDR[9]),
	.D(fifo_MEMWADDR[8]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9)
);
defparam \memwaddr_r_cry_cy_RNO_2[0] .INIT=16'h8000;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_1[0]  (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[5]),
	.D(fifo_MEMWADDR[4]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8)
);
defparam \memwaddr_r_cry_cy_RNO_1[0] .INIT=16'h8000;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_0[0]  (
	.A(fifo_MEMWADDR[3]),
	.B(fifo_MEMWADDR[2]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7)
);
defparam \memwaddr_r_cry_cy_RNO_0[0] .INIT=16'h8000;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_2[0]  (
	.A(fifo_MEMRADDR[13]),
	.B(fifo_MEMRADDR[12]),
	.C(fifo_MEMRADDR[9]),
	.D(fifo_MEMRADDR[8]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_9)
);
defparam \memraddr_r_cry_cy_RNO_2[0] .INIT=16'h8000;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_1[0]  (
	.A(fifo_MEMRADDR[3]),
	.B(fifo_MEMRADDR[2]),
	.C(fifo_MEMRADDR[1]),
	.D(fifo_MEMRADDR[0]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_8)
);
defparam \memraddr_r_cry_cy_RNO_1[0] .INIT=16'h8000;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_0[0]  (
	.A(fifo_MEMRADDR[7]),
	.B(fifo_MEMRADDR[6]),
	.C(fifo_MEMRADDR[5]),
	.D(fifo_MEMRADDR[4]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_7)
);
defparam \memraddr_r_cry_cy_RNO_0[0] .INIT=16'h8000;
// @46:326
  CFG4 emptyi_10 (
	.A(sc_r_Z[4]),
	.B(sc_r_Z[3]),
	.C(sc_r_Z[2]),
	.D(sc_r_Z[1]),
	.Y(emptyi_10_Z)
);
defparam emptyi_10.INIT=16'h0001;
// @46:326
  CFG4 emptyi_9 (
	.A(sc_r_Z[8]),
	.B(sc_r_Z[7]),
	.C(sc_r_Z[6]),
	.D(sc_r_Z[5]),
	.Y(emptyi_9_Z)
);
defparam emptyi_9.INIT=16'h0001;
// @46:326
  CFG4 emptyi_8 (
	.A(sc_r_Z[12]),
	.B(sc_r_Z[11]),
	.C(sc_r_Z[10]),
	.D(sc_r_Z[9]),
	.Y(emptyi_8_Z)
);
defparam emptyi_8.INIT=16'h0001;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_9  (
	.A(sc_r_fwft_Z[13]),
	.B(sc_r_fwft_Z[12]),
	.C(sc_r_fwft_Z[9]),
	.D(sc_r_fwft_Z[8]),
	.Y(un6_fulli_assertlto13_i_a2_9)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_9 .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_8  (
	.A(sc_r_fwft_Z[7]),
	.B(sc_r_fwft_Z[6]),
	.C(sc_r_fwft_Z[5]),
	.D(sc_r_fwft_Z[4]),
	.Y(un6_fulli_assertlto13_i_a2_8)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_8 .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_7  (
	.A(sc_r_fwft_Z[3]),
	.B(sc_r_fwft_Z[2]),
	.C(sc_r_fwft_Z[1]),
	.D(sc_r_fwft_Z[0]),
	.Y(un6_fulli_assertlto13_i_a2_7)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_7 .INIT=16'h8000;
// @46:326
  CFG4 emptyi_11 (
	.A(sc_r_Z[14]),
	.B(sc_r_Z[13]),
	.C(sc_r_Z[0]),
	.D(emptyi_8_Z),
	.Y(emptyi_11_Z)
);
defparam emptyi_11.INIT=16'h1000;
// @46:465
  CFG3 \genblk6.un6_fulli_assertlto13_i_a2_10  (
	.A(sc_r_fwft_Z[11]),
	.B(sc_r_fwft_Z[10]),
	.C(un6_fulli_assertlto13_i_a2_7),
	.Y(un6_fulli_assertlto13_i_a2_10)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_10 .INIT=8'h80;
// @46:372
  CFG4 \genblk3.sc_r5_0_x2_0_x2  (
	.A(EMPTY1),
	.B(fifo_valid),
	.C(middle_valid),
	.D(full_r_RNI3AOI_Y),
	.Y(N_83_i)
);
defparam \genblk3.sc_r5_0_x2_0_x2 .INIT=16'hEA15;
// @46:326
  CFG4 emptyi (
	.A(emptyi_9_Z),
	.B(emptyi_10_Z),
	.C(full_r_RNI3AOI_Y),
	.D(emptyi_11_Z),
	.Y(emptyi_Z)
);
defparam emptyi.INIT=16'h0800;
// @46:392
  CFG3 \genblk8.full_r_RNIVBR51  (
	.A(sc_r_fwft_cmb),
	.B(full_r_RNI3AOI_Y),
	.C(EMPTY),
	.Y(N_589_i)
);
defparam \genblk8.full_r_RNIVBR51 .INIT=8'hC6;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto14  (
	.A(un6_fulli_assertlto13_i_a2_9),
	.B(sc_r_fwft_Z[14]),
	.C(un6_fulli_assertlto13_i_a2_10),
	.D(un6_fulli_assertlto13_i_a2_8),
	.Y(un6_fulli_assert)
);
defparam \genblk6.un6_fulli_assertlto14 .INIT=16'h1333;
// @46:493
  CFG4 empty_r_fwft_RNO_0 (
	.A(sc_r_fwft_cmb),
	.B(full_r_RNI3AOI_Y),
	.C(empty_top_fwft_r_Z),
	.D(EMPTY),
	.Y(N_45_i)
);
defparam empty_r_fwft_RNO_0.INIT=16'hC666;
// @46:589
  CFG4 un1_sresetn_4_i_0_0 (
	.A(sc_r_fwft_cmb),
	.B(empty_r_fwft_Z),
	.C(full_r_RNI3AOI_Y),
	.D(un6_fulli_assert),
	.Y(N_11)
);
defparam un1_sresetn_4_i_0_0.INIT=16'h02D2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_0 */

module COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_0 (
  fwft_Q,
  int_MEMRD_fwft_1,
  sc_r_fwft_cmb,
  EMPTY1,
  fifo_MEMRE_i_i,
  fifo_valid_1z,
  middle_valid_1z,
  Clock,
  dff_arst,
  EMPTY
)
;
output [11:0] fwft_Q ;
input [11:0] int_MEMRD_fwft_1 ;
input sc_r_fwft_cmb ;
input EMPTY1 ;
output fifo_MEMRE_i_i ;
output fifo_valid_1z ;
output middle_valid_1z ;
input Clock ;
input dff_arst ;
output EMPTY ;
wire sc_r_fwft_cmb ;
wire EMPTY1 ;
wire fifo_MEMRE_i_i ;
wire fifo_valid_1z ;
wire middle_valid_1z ;
wire Clock ;
wire dff_arst ;
wire EMPTY ;
wire [11:0] middle_dout_Z;
wire [11:0] dout_4_Z;
wire update_dout_Z ;
wire update_dout_i_0 ;
wire GND ;
wire un4_update_dout_0 ;
wire VCC ;
wire dout_valid_Z ;
wire update_middle_Z ;
wire un4_update_dout_1_0 ;
wire un4_fifo_rd_en_0 ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_RNO (
	.A(update_dout_Z),
	.Y(update_dout_i_0)
);
defparam empty_RNO.INIT=2'h1;
// @45:206
  SLE empty (
	.Q(EMPTY),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_dout_i_0),
	.EN(un4_update_dout_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE dout_valid (
	.Q(dout_valid_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_dout_Z),
	.EN(un4_update_dout_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE middle_valid (
	.Q(middle_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_middle_Z),
	.EN(un4_update_dout_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE fifo_valid (
	.Q(fifo_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fifo_MEMRE_i_i),
	.EN(un4_fifo_rd_en_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[1]  (
	.Q(middle_dout_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[1]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[0]  (
	.Q(middle_dout_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[0]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[4]  (
	.Q(fwft_Q[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[4]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[3]  (
	.Q(fwft_Q[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[3]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[2]  (
	.Q(fwft_Q[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[2]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[1]  (
	.Q(fwft_Q[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[1]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[0]  (
	.Q(fwft_Q[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[0]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[11]  (
	.Q(middle_dout_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[11]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[10]  (
	.Q(middle_dout_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[10]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[9]  (
	.Q(middle_dout_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[9]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[8]  (
	.Q(middle_dout_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[8]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[7]  (
	.Q(middle_dout_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[7]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[6]  (
	.Q(middle_dout_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[6]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[5]  (
	.Q(middle_dout_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[5]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[4]  (
	.Q(middle_dout_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[4]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[3]  (
	.Q(middle_dout_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[3]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[2]  (
	.Q(middle_dout_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[2]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[11]  (
	.Q(fwft_Q[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[11]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[10]  (
	.Q(fwft_Q[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[10]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[9]  (
	.Q(fwft_Q[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[9]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[8]  (
	.Q(fwft_Q[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[8]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[7]  (
	.Q(fwft_Q[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[7]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[6]  (
	.Q(fwft_Q[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[6]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[5]  (
	.Q(fwft_Q[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[5]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:88
  CFG4 un4_fifo_rd_en (
	.A(EMPTY1),
	.B(fifo_valid_1z),
	.C(update_dout_Z),
	.D(update_middle_Z),
	.Y(un4_fifo_rd_en_0)
);
defparam un4_fifo_rd_en.INIT=16'hFFF1;
// @45:120
  CFG2 un4_update_dout (
	.A(update_dout_Z),
	.B(sc_r_fwft_cmb),
	.Y(un4_update_dout_0)
);
defparam un4_update_dout.INIT=4'hE;
// @45:187
  CFG3 update_middle (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(update_dout_Z),
	.Y(update_middle_Z)
);
defparam update_middle.INIT=8'h82;
// @45:188
  CFG4 update_dout (
	.A(middle_valid_1z),
	.B(sc_r_fwft_cmb),
	.C(dout_valid_Z),
	.D(fifo_valid_1z),
	.Y(update_dout_Z)
);
defparam update_dout.INIT=16'hCF8A;
// @46:644
  CFG3 fifo_valid_RNIDV8B (
	.A(EMPTY1),
	.B(fifo_valid_1z),
	.C(middle_valid_1z),
	.Y(fifo_MEMRE_i_i)
);
defparam fifo_valid_RNIDV8B.INIT=8'h15;
// @45:120
  CFG2 un4_update_dout_1 (
	.A(update_middle_Z),
	.B(update_dout_Z),
	.Y(un4_update_dout_1_0)
);
defparam un4_update_dout_1.INIT=4'hE;
// @45:281
  CFG3 \dout_4[11]  (
	.A(middle_dout_Z[11]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[11]),
	.Y(dout_4_Z[11])
);
defparam \dout_4[11] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[10]  (
	.A(middle_dout_Z[10]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[10]),
	.Y(dout_4_Z[10])
);
defparam \dout_4[10] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[9]  (
	.A(middle_dout_Z[9]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[9]),
	.Y(dout_4_Z[9])
);
defparam \dout_4[9] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[8]  (
	.A(middle_dout_Z[8]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[8]),
	.Y(dout_4_Z[8])
);
defparam \dout_4[8] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[7]  (
	.A(middle_dout_Z[7]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[7]),
	.Y(dout_4_Z[7])
);
defparam \dout_4[7] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[6]  (
	.A(middle_dout_Z[6]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[6]),
	.Y(dout_4_Z[6])
);
defparam \dout_4[6] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[5]  (
	.A(middle_dout_Z[5]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[5]),
	.Y(dout_4_Z[5])
);
defparam \dout_4[5] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[4]  (
	.A(middle_dout_Z[4]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[4]),
	.Y(dout_4_Z[4])
);
defparam \dout_4[4] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[3]  (
	.A(middle_dout_Z[3]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[3]),
	.Y(dout_4_Z[3])
);
defparam \dout_4[3] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[2]  (
	.A(middle_dout_Z[2]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[2]),
	.Y(dout_4_Z[2])
);
defparam \dout_4[2] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[1]  (
	.A(middle_dout_Z[1]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[1]),
	.Y(dout_4_Z[1])
);
defparam \dout_4[1] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[0]  (
	.A(middle_dout_Z[0]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[0]),
	.Y(dout_4_Z[0])
);
defparam \dout_4[0] .INIT=8'hB8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_0 */

module COREFIFO_C4_COREFIFO_C4_0_LSRAM_top (
  RDATA_int,
  Trigger_Unit_1_Output_Data,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  full_r_RNI3AOI_Y,
  fifo_MEMRE_i_i,
  Clock
)
;
output [11:0] RDATA_int ;
input [11:0] Trigger_Unit_1_Output_Data ;
input [13:0] fifo_MEMWADDR ;
input [13:0] fifo_MEMRADDR ;
input full_r_RNI3AOI_Y ;
input fifo_MEMRE_i_i ;
input Clock ;
wire full_r_RNI3AOI_Y ;
wire fifo_MEMRE_i_i ;
wire Clock ;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_A_DOUT_0;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_B_DOUT_0;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_A_DOUT_0;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_B_DOUT_0;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_A_DOUT_0;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_B_DOUT_0;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_A_DOUT_0;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_B_DOUT_0;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_A_DOUT_0;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_B_DOUT_0;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_A_DOUT_0;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_B_DOUT_0;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_A_DOUT_0;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_B_DOUT_0;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_A_DOUT_0;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_B_DOUT_0;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_A_DOUT_0;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_B_DOUT_0;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_A_DOUT_0;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_B_DOUT_0;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_A_DOUT_0;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_B_DOUT_0;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_A_DOUT_0;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_B_DOUT_0;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire VCC ;
wire GND ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_SB_CORRECT_0 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__9_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_SB_CORRECT_0 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__11_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_SB_CORRECT_0 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__5_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_SB_CORRECT_0 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__0_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_SB_CORRECT_0 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__10_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_SB_CORRECT_0 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__3_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_SB_CORRECT_0 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__8_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_SB_CORRECT_0 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__4_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_SB_CORRECT_0 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__2_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_SB_CORRECT_0 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__7_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_SB_CORRECT_0 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__6_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_SB_CORRECT_0 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__1_ ;
// @47:410
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_A_DOUT_0[19:1], RDATA_int[9]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI3AOI_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_1_Output_Data[9]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_B_DOUT_0[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_SB_CORRECT_0),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__9_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9.RAMINDEX="core%16384-16384%16-16%SPEED%0%9%TWO-PORT%ECC_EN-0";
// @47:310
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_A_DOUT_0[19:1], RDATA_int[11]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI3AOI_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_1_Output_Data[11]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_B_DOUT_0[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_SB_CORRECT_0),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__11_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11.RAMINDEX="core%16384-16384%16-16%SPEED%0%11%TWO-PORT%ECC_EN-0";
// @47:285
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_A_DOUT_0[19:1], RDATA_int[5]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI3AOI_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_1_Output_Data[5]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_B_DOUT_0[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_SB_CORRECT_0),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__5_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5.RAMINDEX="core%16384-16384%16-16%SPEED%0%5%TWO-PORT%ECC_EN-0";
// @47:260
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_A_DOUT_0[19:1], RDATA_int[0]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI3AOI_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_1_Output_Data[0]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_B_DOUT_0[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_SB_CORRECT_0),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0.RAMINDEX="core%16384-16384%16-16%SPEED%0%0%TWO-PORT%ECC_EN-0";
// @47:235
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_A_DOUT_0[19:1], RDATA_int[10]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI3AOI_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_1_Output_Data[10]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_B_DOUT_0[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_SB_CORRECT_0),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__10_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10.RAMINDEX="core%16384-16384%16-16%SPEED%0%10%TWO-PORT%ECC_EN-0";
// @47:210
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_A_DOUT_0[19:1], RDATA_int[3]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI3AOI_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_1_Output_Data[3]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_B_DOUT_0[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_SB_CORRECT_0),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__3_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3.RAMINDEX="core%16384-16384%16-16%SPEED%0%3%TWO-PORT%ECC_EN-0";
// @47:185
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_A_DOUT_0[19:1], RDATA_int[8]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI3AOI_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_1_Output_Data[8]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_B_DOUT_0[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_SB_CORRECT_0),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__8_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8.RAMINDEX="core%16384-16384%16-16%SPEED%0%8%TWO-PORT%ECC_EN-0";
// @47:135
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_A_DOUT_0[19:1], RDATA_int[4]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI3AOI_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_1_Output_Data[4]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_B_DOUT_0[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_SB_CORRECT_0),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__4_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4.RAMINDEX="core%16384-16384%16-16%SPEED%0%4%TWO-PORT%ECC_EN-0";
// @47:110
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_A_DOUT_0[19:1], RDATA_int[2]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI3AOI_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_B_DOUT_0[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_SB_CORRECT_0),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__2_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2.RAMINDEX="core%16384-16384%16-16%SPEED%0%2%TWO-PORT%ECC_EN-0";
// @47:85
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_A_DOUT_0[19:1], RDATA_int[7]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI3AOI_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_1_Output_Data[7]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_B_DOUT_0[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_SB_CORRECT_0),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__7_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7.RAMINDEX="core%16384-16384%16-16%SPEED%0%7%TWO-PORT%ECC_EN-0";
// @47:60
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_A_DOUT_0[19:1], RDATA_int[6]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI3AOI_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_1_Output_Data[6]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_B_DOUT_0[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_SB_CORRECT_0),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__6_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6.RAMINDEX="core%16384-16384%16-16%SPEED%0%6%TWO-PORT%ECC_EN-0";
// @47:36
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_A_DOUT_0[19:1], RDATA_int[1]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI3AOI_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_B_DOUT_0[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_SB_CORRECT_0),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1.RAMINDEX="core%16384-16384%16-16%SPEED%0%1%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_LSRAM_top */

module COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  Trigger_Unit_1_Output_Data,
  RDATA_int,
  Clock,
  fifo_MEMRE_i_i,
  full_r_RNI3AOI_Y
)
;
input [13:0] fifo_MEMRADDR ;
input [13:0] fifo_MEMWADDR ;
input [11:0] Trigger_Unit_1_Output_Data ;
output [11:0] RDATA_int ;
input Clock ;
input fifo_MEMRE_i_i ;
input full_r_RNI3AOI_Y ;
wire Clock ;
wire fifo_MEMRE_i_i ;
wire full_r_RNI3AOI_Y ;
wire N_4079 ;
wire N_4080 ;
wire GND ;
wire VCC ;
// @48:53
  COREFIFO_C4_COREFIFO_C4_0_LSRAM_top L3_syncnonpipe (
	.RDATA_int(RDATA_int[11:0]),
	.Trigger_Unit_1_Output_Data({Trigger_Unit_1_Output_Data[11:3], N_4080, N_4079, Trigger_Unit_1_Output_Data[0]}),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.full_r_RNI3AOI_Y(full_r_RNI3AOI_Y),
	.fifo_MEMRE_i_i(fifo_MEMRE_i_i),
	.Clock(Clock)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s */

module COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0 (
  Trigger_Unit_1_Output_Data,
  state_reg_0,
  fwft_Q,
  fwft_Q_r,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  sc_r_fwft_cmb,
  Clock,
  dff_arst
)
;
input [11:0] Trigger_Unit_1_Output_Data ;
input state_reg_0 ;
output [11:0] fwft_Q ;
output [11:0] fwft_Q_r ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
input sc_r_fwft_cmb ;
input Clock ;
input dff_arst ;
wire state_reg_0 ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire sc_r_fwft_cmb ;
wire Clock ;
wire dff_arst ;
wire [11:0] RDATA_r_Z;
wire [11:0] RDATA_int;
wire [11:0] int_MEMRD_fwft_1_Z;
wire [13:0] fifo_MEMRADDR;
wire [13:0] fifo_MEMWADDR;
wire REN_d1_Z ;
wire VCC ;
wire fifo_MEMRE_i_i ;
wire GND ;
wire re_set_Z ;
wire N_82_i_i ;
wire RDATA_r4 ;
wire EMPTY1 ;
wire middle_valid ;
wire fifo_valid ;
wire EMPTY ;
wire full_r_RNI3AOI_Y ;
wire N_4081 ;
wire N_4082 ;
// @49:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fifo_MEMRE_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(REN_d1_Z),
	.EN(N_82_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[4]  (
	.Q(RDATA_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[4]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[3]  (
	.Q(RDATA_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[3]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[2]  (
	.Q(RDATA_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[2]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[1]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[0]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[11]  (
	.Q(RDATA_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[11]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[10]  (
	.Q(RDATA_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[10]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[9]  (
	.Q(RDATA_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[9]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[8]  (
	.Q(RDATA_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[8]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[7]  (
	.Q(RDATA_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[7]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[6]  (
	.Q(RDATA_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[6]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[5]  (
	.Q(RDATA_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[5]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[1]  (
	.Q(fwft_Q_r[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[1]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[0]  (
	.Q(fwft_Q_r[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[0]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[11]  (
	.Q(fwft_Q_r[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[11]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[10]  (
	.Q(fwft_Q_r[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[10]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[9]  (
	.Q(fwft_Q_r[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[9]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[8]  (
	.Q(fwft_Q_r[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[8]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[7]  (
	.Q(fwft_Q_r[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[7]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[6]  (
	.Q(fwft_Q_r[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[6]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[5]  (
	.Q(fwft_Q_r[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[5]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[4]  (
	.Q(fwft_Q_r[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[4]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[3]  (
	.Q(fwft_Q_r[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[3]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[2]  (
	.Q(fwft_Q_r[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[2]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1139
  CFG4 \int_MEMRD_fwft_1[11]  (
	.A(RDATA_r_Z[11]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[11]),
	.Y(int_MEMRD_fwft_1_Z[11])
);
defparam \int_MEMRD_fwft_1[11] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[10]  (
	.A(RDATA_r_Z[10]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[10]),
	.Y(int_MEMRD_fwft_1_Z[10])
);
defparam \int_MEMRD_fwft_1[10] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[9]  (
	.A(RDATA_r_Z[9]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[9]),
	.Y(int_MEMRD_fwft_1_Z[9])
);
defparam \int_MEMRD_fwft_1[9] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[8]  (
	.A(RDATA_r_Z[8]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[8]),
	.Y(int_MEMRD_fwft_1_Z[8])
);
defparam \int_MEMRD_fwft_1[8] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[7]  (
	.A(RDATA_r_Z[7]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[7]),
	.Y(int_MEMRD_fwft_1_Z[7])
);
defparam \int_MEMRD_fwft_1[7] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[6]  (
	.A(RDATA_r_Z[6]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[6]),
	.Y(int_MEMRD_fwft_1_Z[6])
);
defparam \int_MEMRD_fwft_1[6] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[5]  (
	.A(RDATA_r_Z[5]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[5]),
	.Y(int_MEMRD_fwft_1_Z[5])
);
defparam \int_MEMRD_fwft_1[5] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[4]  (
	.A(RDATA_r_Z[4]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[4]),
	.Y(int_MEMRD_fwft_1_Z[4])
);
defparam \int_MEMRD_fwft_1[4] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[3]  (
	.A(RDATA_r_Z[3]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[3]),
	.Y(int_MEMRD_fwft_1_Z[3])
);
defparam \int_MEMRD_fwft_1[3] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[2]  (
	.A(RDATA_r_Z[2]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[2]),
	.Y(int_MEMRD_fwft_1_Z[2])
);
defparam \int_MEMRD_fwft_1[2] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[1]  (
	.A(RDATA_r_Z[1]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[1]),
	.Y(int_MEMRD_fwft_1_Z[1])
);
defparam \int_MEMRD_fwft_1[1] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[0]  (
	.A(RDATA_r_Z[0]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[0]),
	.Y(int_MEMRD_fwft_1_Z[0])
);
defparam \int_MEMRD_fwft_1[0] .INIT=16'hFB08;
// @49:1060
  CFG4 RDATA_r4_0_a2 (
	.A(EMPTY1),
	.B(REN_d1_Z),
	.C(middle_valid),
	.D(fifo_valid),
	.Y(RDATA_r4)
);
defparam RDATA_r4_0_a2.INIT=16'hC888;
// @49:1040
  CFG4 re_set_RNO (
	.A(EMPTY1),
	.B(REN_d1_Z),
	.C(middle_valid),
	.D(fifo_valid),
	.Y(N_82_i_i)
);
defparam re_set_RNO.INIT=16'hC999;
// @49:613
  COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_0 \genblk16.fifo_corefifo_sync_scntr  (
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.sc_r_fwft_cmb(sc_r_fwft_cmb),
	.middle_valid(middle_valid),
	.fifo_valid(fifo_valid),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.EMPTY1(EMPTY1),
	.EMPTY(EMPTY),
	.fifo_MEMRE_i_i(fifo_MEMRE_i_i),
	.full_r_RNI3AOI_Y(full_r_RNI3AOI_Y),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @49:984
  COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_0 \genblk17.u_corefifo_fwft  (
	.fwft_Q(fwft_Q[11:0]),
	.int_MEMRD_fwft_1(int_MEMRD_fwft_1_Z[11:0]),
	.sc_r_fwft_cmb(sc_r_fwft_cmb),
	.EMPTY1(EMPTY1),
	.fifo_MEMRE_i_i(fifo_MEMRE_i_i),
	.fifo_valid_1z(fifo_valid),
	.middle_valid_1z(middle_valid),
	.Clock(Clock),
	.dff_arst(dff_arst),
	.EMPTY(EMPTY)
);
// @49:1230
  COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s \genblk22.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.Trigger_Unit_1_Output_Data({Trigger_Unit_1_Output_Data[11:3], N_4082, N_4081, Trigger_Unit_1_Output_Data[0]}),
	.RDATA_int(RDATA_int[11:0]),
	.Clock(Clock),
	.fifo_MEMRE_i_i(fifo_MEMRE_i_i),
	.full_r_RNI3AOI_Y(full_r_RNI3AOI_Y)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0 */

module COREFIFO_C4 (
  fwft_Q_r,
  fwft_Q,
  state_reg_0,
  Trigger_Unit_1_Output_Data,
  dff_arst,
  Clock,
  sc_r_fwft_cmb,
  Trigger_Top_Part_0_ALL_FIFO_Enable
)
;
output [11:0] fwft_Q_r ;
output [11:0] fwft_Q ;
input state_reg_0 ;
input [11:0] Trigger_Unit_1_Output_Data ;
input dff_arst ;
input Clock ;
input sc_r_fwft_cmb ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire state_reg_0 ;
wire dff_arst ;
wire Clock ;
wire sc_r_fwft_cmb ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire N_4083 ;
wire N_4084 ;
wire GND ;
wire VCC ;
// @50:149
  COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0 COREFIFO_C4_0 (
	.Trigger_Unit_1_Output_Data({Trigger_Unit_1_Output_Data[11:3], N_4084, N_4083, Trigger_Unit_1_Output_Data[0]}),
	.state_reg_0(state_reg_0),
	.fwft_Q(fwft_Q[11:0]),
	.fwft_Q_r(fwft_Q_r[11:0]),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.sc_r_fwft_cmb(sc_r_fwft_cmb),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4 */

module COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_1 (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  sc_r_fwft_cmb,
  middle_valid,
  fifo_valid,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  EMPTY1,
  EMPTY,
  fifo_MEMRE_i_i,
  full_r_RNI49RE_Y,
  Clock,
  dff_arst
)
;
output [13:0] fifo_MEMRADDR ;
output [13:0] fifo_MEMWADDR ;
input sc_r_fwft_cmb ;
input middle_valid ;
input fifo_valid ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
output EMPTY1 ;
input EMPTY ;
input fifo_MEMRE_i_i ;
output full_r_RNI49RE_Y ;
input Clock ;
input dff_arst ;
wire sc_r_fwft_cmb ;
wire middle_valid ;
wire fifo_valid ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire EMPTY1 ;
wire EMPTY ;
wire fifo_MEMRE_i_i ;
wire full_r_RNI49RE_Y ;
wire Clock ;
wire dff_arst ;
wire [13:13] memwaddr_r_s_Z;
wire [12:0] memwaddr_r_s;
wire [13:13] memraddr_r_s_Z;
wire [12:0] memraddr_r_s;
wire [14:0] sc_r_fwft_Z;
wire [14:0] sc_r_fwft_5;
wire [14:0] sc_r_Z;
wire [14:0] sc_r_4;
wire [0:0] sc_r_RNIQQ9R1_Y;
wire [1:1] sc_r_RNIHDO73_Y;
wire [2:2] sc_r_RNI917K4_Y;
wire [3:3] sc_r_RNI2ML06_Y;
wire [4:4] sc_r_RNISB4D7_Y;
wire [5:5] sc_r_RNIN2JP8_Y;
wire [6:6] sc_r_RNIJQ16A_Y;
wire [7:7] sc_r_RNIGJGIB_Y;
wire [8:8] sc_r_RNIEDVUC_Y;
wire [9:9] sc_r_RNID8EBE_Y;
wire [10:10] sc_r_RNIKM8HF_Y;
wire [11:11] sc_r_RNIS53NG_Y;
wire [12:12] sc_r_RNI5MTSH_Y;
wire [14:14] sc_r_RNO_FCO_6;
wire [14:14] sc_r_RNO_Y_6;
wire [13:13] sc_r_RNIF7O2J_Y;
wire [0:0] sc_r_fwft_RNIK4331_Y;
wire [1:1] sc_r_fwft_RNI51BN1_Y;
wire [2:2] sc_r_fwft_RNINUIB2_Y;
wire [3:3] sc_r_fwft_RNIATQV2_Y;
wire [4:4] sc_r_fwft_RNIUS2K3_Y;
wire [5:5] sc_r_fwft_RNIJTA84_Y;
wire [6:6] sc_r_fwft_RNI9VIS4_Y;
wire [7:7] sc_r_fwft_RNI02RG5_Y;
wire [8:8] sc_r_fwft_RNIO5356_Y;
wire [9:9] sc_r_fwft_RNIHABP6_Y;
wire [10:10] sc_r_fwft_RNIIO9B7_Y;
wire [11:11] sc_r_fwft_RNIK78T7_Y;
wire [12:12] sc_r_fwft_RNINN6F8_Y;
wire [14:14] sc_r_fwft_RNO_FCO_7;
wire [14:14] sc_r_fwft_RNO_Y_7;
wire [13:13] sc_r_fwft_RNIR8519_Y;
wire [0:0] memraddr_r_cry_cy_S_1;
wire [0:0] memraddr_r_cry_cy_Y_1;
wire [12:0] memraddr_r_cry_Z;
wire [12:0] memraddr_r_cry_Y_1;
wire [13:13] memraddr_r_s_FCO_1;
wire [13:13] memraddr_r_s_Y_1;
wire [0:0] memwaddr_r_cry_cy_S_1;
wire [0:0] memwaddr_r_cry_cy_Y_1;
wire [12:0] memwaddr_r_cry_Z;
wire [12:0] memwaddr_r_cry_Y_1;
wire [13:13] memwaddr_r_s_FCO_1;
wire [13:13] memwaddr_r_s_Y_1;
wire un1_sc_r_fwft_cry_14_Z ;
wire empty_r_fwft_4 ;
wire VCC ;
wire GND ;
wire empty_top_fwft_r_Z ;
wire emptyi_Z ;
wire N_85_i ;
wire empty_r_fwft_Z ;
wire N_38_i ;
wire full_r ;
wire N_11 ;
wire N_40_i ;
wire sc_r_cmb_cry_0_cy ;
wire full_r_RNI49RE_S ;
wire sc_r_cmb_cry_0 ;
wire sc_r_cmb_cry_1 ;
wire sc_r_cmb_cry_2 ;
wire sc_r_cmb_cry_3 ;
wire sc_r_cmb_cry_4 ;
wire sc_r_cmb_cry_5 ;
wire sc_r_cmb_cry_6 ;
wire sc_r_cmb_cry_7 ;
wire sc_r_cmb_cry_8 ;
wire sc_r_cmb_cry_9 ;
wire sc_r_cmb_cry_10 ;
wire sc_r_cmb_cry_11 ;
wire sc_r_cmb_cry_12 ;
wire sc_r_cmb_cry_13 ;
wire sc_r_fwft_cmb_cry_0_cy ;
wire full_r_RNI49RE_0_S ;
wire full_r_RNI49RE_0_Y ;
wire sc_r_fwft_cmb_cry_0 ;
wire sc_r_fwft_cmb_cry_1 ;
wire sc_r_fwft_cmb_cry_2 ;
wire sc_r_fwft_cmb_cry_3 ;
wire sc_r_fwft_cmb_cry_4 ;
wire sc_r_fwft_cmb_cry_5 ;
wire sc_r_fwft_cmb_cry_6 ;
wire sc_r_fwft_cmb_cry_7 ;
wire sc_r_fwft_cmb_cry_8 ;
wire sc_r_fwft_cmb_cry_9 ;
wire sc_r_fwft_cmb_cry_10 ;
wire sc_r_fwft_cmb_cry_11 ;
wire sc_r_fwft_cmb_cry_12 ;
wire sc_r_fwft_cmb_cry_13 ;
wire memraddr_r_cry_cy ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_6 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_7 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_8 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_9 ;
wire memwaddr_r_cry_cy ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9 ;
wire un1_sc_r_fwft_cry_0_Z ;
wire un1_sc_r_fwft_cry_0_S_1 ;
wire un1_sc_r_fwft_cry_0_Y_1 ;
wire un1_sc_r_fwft_cry_1_Z ;
wire un1_sc_r_fwft_cry_1_S_1 ;
wire un1_sc_r_fwft_cry_1_Y_1 ;
wire un1_sc_r_fwft_cry_2_Z ;
wire un1_sc_r_fwft_cry_2_S_1 ;
wire un1_sc_r_fwft_cry_2_Y_1 ;
wire un1_sc_r_fwft_cry_3_Z ;
wire un1_sc_r_fwft_cry_3_S_1 ;
wire un1_sc_r_fwft_cry_3_Y_1 ;
wire un1_sc_r_fwft_cry_4_Z ;
wire un1_sc_r_fwft_cry_4_S_1 ;
wire un1_sc_r_fwft_cry_4_Y_1 ;
wire un1_sc_r_fwft_cry_5_Z ;
wire un1_sc_r_fwft_cry_5_S_1 ;
wire un1_sc_r_fwft_cry_5_Y_1 ;
wire un1_sc_r_fwft_cry_6_Z ;
wire un1_sc_r_fwft_cry_6_S_1 ;
wire un1_sc_r_fwft_cry_6_Y_1 ;
wire un1_sc_r_fwft_cry_7_Z ;
wire un1_sc_r_fwft_cry_7_S_1 ;
wire un1_sc_r_fwft_cry_7_Y_1 ;
wire un1_sc_r_fwft_cry_8_Z ;
wire un1_sc_r_fwft_cry_8_S_1 ;
wire un1_sc_r_fwft_cry_8_Y_1 ;
wire un1_sc_r_fwft_cry_9_Z ;
wire un1_sc_r_fwft_cry_9_S_1 ;
wire un1_sc_r_fwft_cry_9_Y_1 ;
wire un1_sc_r_fwft_cry_10_Z ;
wire un1_sc_r_fwft_cry_10_S_1 ;
wire un1_sc_r_fwft_cry_10_Y_1 ;
wire un1_sc_r_fwft_cry_11_Z ;
wire un1_sc_r_fwft_cry_11_S_1 ;
wire un1_sc_r_fwft_cry_11_Y_1 ;
wire un1_sc_r_fwft_cry_12_Z ;
wire un1_sc_r_fwft_cry_12_S_1 ;
wire un1_sc_r_fwft_cry_12_Y_1 ;
wire un1_sc_r_fwft_cry_13_Z ;
wire un1_sc_r_fwft_cry_13_S_1 ;
wire un1_sc_r_fwft_cry_13_Y_1 ;
wire un1_sc_r_fwft_cry_14_S_1 ;
wire un1_sc_r_fwft_cry_14_Y_1 ;
wire emptyi_10_Z ;
wire emptyi_9_Z ;
wire emptyi_8_Z ;
wire un6_fulli_assertlto13_i_a2_9 ;
wire un6_fulli_assertlto13_i_a2_8 ;
wire un6_fulli_assertlto13_i_a2_7 ;
wire emptyi_11_Z ;
wire un6_fulli_assertlto13_i_a2_10 ;
wire un6_fulli_assert ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_r_fwft_RNO (
	.A(un1_sc_r_fwft_cry_14_Z),
	.Y(empty_r_fwft_4)
);
defparam empty_r_fwft_RNO.INIT=2'h1;
// @46:628
  SLE \memwaddr_r[13]  (
	.Q(fifo_MEMWADDR[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s_Z[13]),
	.EN(full_r_RNI49RE_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[12]  (
	.Q(fifo_MEMWADDR[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[12]),
	.EN(full_r_RNI49RE_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[11]  (
	.Q(fifo_MEMWADDR[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[11]),
	.EN(full_r_RNI49RE_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[10]  (
	.Q(fifo_MEMWADDR[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[10]),
	.EN(full_r_RNI49RE_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[9]),
	.EN(full_r_RNI49RE_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[8]),
	.EN(full_r_RNI49RE_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[7]),
	.EN(full_r_RNI49RE_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[6]),
	.EN(full_r_RNI49RE_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[5]),
	.EN(full_r_RNI49RE_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[4]),
	.EN(full_r_RNI49RE_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[3]),
	.EN(full_r_RNI49RE_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[2]),
	.EN(full_r_RNI49RE_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[1]),
	.EN(full_r_RNI49RE_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[0]),
	.EN(full_r_RNI49RE_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[13]  (
	.Q(fifo_MEMRADDR[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s_Z[13]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[12]  (
	.Q(fifo_MEMRADDR[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[12]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[11]  (
	.Q(fifo_MEMRADDR[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[11]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[10]  (
	.Q(fifo_MEMRADDR[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[10]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[9]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[8]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[7]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[6]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[5]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[4]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[3]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[2]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[1]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[0]),
	.EN(fifo_MEMRE_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:471
  SLE empty_top_fwft_r (
	.Q(empty_top_fwft_r_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(EMPTY),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:328
  SLE \genblk3.empty_r  (
	.Q(EMPTY1),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(emptyi_Z),
	.EN(N_85_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:493
  SLE empty_r_fwft (
	.Q(empty_r_fwft_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(empty_r_fwft_4),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:587
  SLE \genblk8.full_r  (
	.Q(full_r),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(full_r_RNI49RE_Y),
	.EN(N_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[5]  (
	.Q(sc_r_fwft_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[5]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[4]  (
	.Q(sc_r_fwft_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[4]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[3]  (
	.Q(sc_r_fwft_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[3]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[2]  (
	.Q(sc_r_fwft_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[2]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[1]  (
	.Q(sc_r_fwft_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[1]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[0]  (
	.Q(sc_r_fwft_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[0]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[5]  (
	.Q(sc_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[5]),
	.EN(N_85_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[4]  (
	.Q(sc_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[4]),
	.EN(N_85_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[3]  (
	.Q(sc_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[3]),
	.EN(N_85_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[2]  (
	.Q(sc_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[2]),
	.EN(N_85_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[1]  (
	.Q(sc_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[1]),
	.EN(N_85_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[0]  (
	.Q(sc_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[0]),
	.EN(N_85_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[14]  (
	.Q(sc_r_fwft_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[14]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[13]  (
	.Q(sc_r_fwft_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[13]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[12]  (
	.Q(sc_r_fwft_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[12]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[11]  (
	.Q(sc_r_fwft_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[11]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[10]  (
	.Q(sc_r_fwft_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[10]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[9]  (
	.Q(sc_r_fwft_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[9]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[8]  (
	.Q(sc_r_fwft_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[8]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[7]  (
	.Q(sc_r_fwft_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[7]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[6]  (
	.Q(sc_r_fwft_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[6]),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[14]  (
	.Q(sc_r_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[14]),
	.EN(N_85_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[13]  (
	.Q(sc_r_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[13]),
	.EN(N_85_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[12]  (
	.Q(sc_r_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[12]),
	.EN(N_85_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[11]  (
	.Q(sc_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[11]),
	.EN(N_85_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[10]  (
	.Q(sc_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[10]),
	.EN(N_85_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[9]  (
	.Q(sc_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[9]),
	.EN(N_85_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[8]  (
	.Q(sc_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[8]),
	.EN(N_85_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[7]  (
	.Q(sc_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[7]),
	.EN(N_85_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[6]  (
	.Q(sc_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[6]),
	.EN(N_85_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:230
  ARI1 \genblk8.full_r_RNI49RE  (
	.FCO(sc_r_cmb_cry_0_cy),
	.S(full_r_RNI49RE_S),
	.Y(full_r_RNI49RE_Y),
	.B(full_r),
	.C(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk8.full_r_RNI49RE .INIT=20'h44400;
// @46:230
  ARI1 \sc_r_RNIQQ9R1[0]  (
	.FCO(sc_r_cmb_cry_0),
	.S(sc_r_4[0]),
	.Y(sc_r_RNIQQ9R1_Y[0]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[0]),
	.FCI(sc_r_cmb_cry_0_cy)
);
defparam \sc_r_RNIQQ9R1[0] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIHDO73[1]  (
	.FCO(sc_r_cmb_cry_1),
	.S(sc_r_4[1]),
	.Y(sc_r_RNIHDO73_Y[1]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[1]),
	.FCI(sc_r_cmb_cry_0)
);
defparam \sc_r_RNIHDO73[1] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNI917K4[2]  (
	.FCO(sc_r_cmb_cry_2),
	.S(sc_r_4[2]),
	.Y(sc_r_RNI917K4_Y[2]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[2]),
	.FCI(sc_r_cmb_cry_1)
);
defparam \sc_r_RNI917K4[2] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNI2ML06[3]  (
	.FCO(sc_r_cmb_cry_3),
	.S(sc_r_4[3]),
	.Y(sc_r_RNI2ML06_Y[3]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[3]),
	.FCI(sc_r_cmb_cry_2)
);
defparam \sc_r_RNI2ML06[3] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNISB4D7[4]  (
	.FCO(sc_r_cmb_cry_4),
	.S(sc_r_4[4]),
	.Y(sc_r_RNISB4D7_Y[4]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[4]),
	.FCI(sc_r_cmb_cry_3)
);
defparam \sc_r_RNISB4D7[4] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIN2JP8[5]  (
	.FCO(sc_r_cmb_cry_5),
	.S(sc_r_4[5]),
	.Y(sc_r_RNIN2JP8_Y[5]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[5]),
	.FCI(sc_r_cmb_cry_4)
);
defparam \sc_r_RNIN2JP8[5] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIJQ16A[6]  (
	.FCO(sc_r_cmb_cry_6),
	.S(sc_r_4[6]),
	.Y(sc_r_RNIJQ16A_Y[6]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[6]),
	.FCI(sc_r_cmb_cry_5)
);
defparam \sc_r_RNIJQ16A[6] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIGJGIB[7]  (
	.FCO(sc_r_cmb_cry_7),
	.S(sc_r_4[7]),
	.Y(sc_r_RNIGJGIB_Y[7]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[7]),
	.FCI(sc_r_cmb_cry_6)
);
defparam \sc_r_RNIGJGIB[7] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIEDVUC[8]  (
	.FCO(sc_r_cmb_cry_8),
	.S(sc_r_4[8]),
	.Y(sc_r_RNIEDVUC_Y[8]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[8]),
	.FCI(sc_r_cmb_cry_7)
);
defparam \sc_r_RNIEDVUC[8] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNID8EBE[9]  (
	.FCO(sc_r_cmb_cry_9),
	.S(sc_r_4[9]),
	.Y(sc_r_RNID8EBE_Y[9]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[9]),
	.FCI(sc_r_cmb_cry_8)
);
defparam \sc_r_RNID8EBE[9] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIKM8HF[10]  (
	.FCO(sc_r_cmb_cry_10),
	.S(sc_r_4[10]),
	.Y(sc_r_RNIKM8HF_Y[10]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[10]),
	.FCI(sc_r_cmb_cry_9)
);
defparam \sc_r_RNIKM8HF[10] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIS53NG[11]  (
	.FCO(sc_r_cmb_cry_11),
	.S(sc_r_4[11]),
	.Y(sc_r_RNIS53NG_Y[11]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[11]),
	.FCI(sc_r_cmb_cry_10)
);
defparam \sc_r_RNIS53NG[11] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNI5MTSH[12]  (
	.FCO(sc_r_cmb_cry_12),
	.S(sc_r_4[12]),
	.Y(sc_r_RNI5MTSH_Y[12]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[12]),
	.FCI(sc_r_cmb_cry_11)
);
defparam \sc_r_RNI5MTSH[12] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNO[14]  (
	.FCO(sc_r_RNO_FCO_6[14]),
	.S(sc_r_4[14]),
	.Y(sc_r_RNO_Y_6[14]),
	.B(EMPTY1),
	.C(sc_r_Z[14]),
	.D(fifo_valid),
	.A(middle_valid),
	.FCI(sc_r_cmb_cry_13)
);
defparam \sc_r_RNO[14] .INIT=20'h4C999;
// @46:230
  ARI1 \sc_r_RNIF7O2J[13]  (
	.FCO(sc_r_cmb_cry_13),
	.S(sc_r_4[13]),
	.Y(sc_r_RNIF7O2J_Y[13]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[13]),
	.FCI(sc_r_cmb_cry_12)
);
defparam \sc_r_RNIF7O2J[13] .INIT=20'h5EA15;
// @46:230
  ARI1 \genblk8.full_r_RNI49RE_0  (
	.FCO(sc_r_fwft_cmb_cry_0_cy),
	.S(full_r_RNI49RE_0_S),
	.Y(full_r_RNI49RE_0_Y),
	.B(full_r),
	.C(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk8.full_r_RNI49RE_0 .INIT=20'h44400;
// @46:230
  ARI1 \sc_r_fwft_RNIK4331[0]  (
	.FCO(sc_r_fwft_cmb_cry_0),
	.S(sc_r_fwft_5[0]),
	.Y(sc_r_fwft_RNIK4331_Y[0]),
	.B(sc_r_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_0_cy)
);
defparam \sc_r_fwft_RNIK4331[0] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNI51BN1[1]  (
	.FCO(sc_r_fwft_cmb_cry_1),
	.S(sc_r_fwft_5[1]),
	.Y(sc_r_fwft_RNI51BN1_Y[1]),
	.B(sc_r_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_0)
);
defparam \sc_r_fwft_RNI51BN1[1] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNINUIB2[2]  (
	.FCO(sc_r_fwft_cmb_cry_2),
	.S(sc_r_fwft_5[2]),
	.Y(sc_r_fwft_RNINUIB2_Y[2]),
	.B(sc_r_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_1)
);
defparam \sc_r_fwft_RNINUIB2[2] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNIATQV2[3]  (
	.FCO(sc_r_fwft_cmb_cry_3),
	.S(sc_r_fwft_5[3]),
	.Y(sc_r_fwft_RNIATQV2_Y[3]),
	.B(sc_r_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_2)
);
defparam \sc_r_fwft_RNIATQV2[3] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNIUS2K3[4]  (
	.FCO(sc_r_fwft_cmb_cry_4),
	.S(sc_r_fwft_5[4]),
	.Y(sc_r_fwft_RNIUS2K3_Y[4]),
	.B(sc_r_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_3)
);
defparam \sc_r_fwft_RNIUS2K3[4] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNIJTA84[5]  (
	.FCO(sc_r_fwft_cmb_cry_5),
	.S(sc_r_fwft_5[5]),
	.Y(sc_r_fwft_RNIJTA84_Y[5]),
	.B(sc_r_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_4)
);
defparam \sc_r_fwft_RNIJTA84[5] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNI9VIS4[6]  (
	.FCO(sc_r_fwft_cmb_cry_6),
	.S(sc_r_fwft_5[6]),
	.Y(sc_r_fwft_RNI9VIS4_Y[6]),
	.B(sc_r_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_5)
);
defparam \sc_r_fwft_RNI9VIS4[6] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNI02RG5[7]  (
	.FCO(sc_r_fwft_cmb_cry_7),
	.S(sc_r_fwft_5[7]),
	.Y(sc_r_fwft_RNI02RG5_Y[7]),
	.B(sc_r_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_6)
);
defparam \sc_r_fwft_RNI02RG5[7] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNIO5356[8]  (
	.FCO(sc_r_fwft_cmb_cry_8),
	.S(sc_r_fwft_5[8]),
	.Y(sc_r_fwft_RNIO5356_Y[8]),
	.B(sc_r_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_7)
);
defparam \sc_r_fwft_RNIO5356[8] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNIHABP6[9]  (
	.FCO(sc_r_fwft_cmb_cry_9),
	.S(sc_r_fwft_5[9]),
	.Y(sc_r_fwft_RNIHABP6_Y[9]),
	.B(sc_r_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_8)
);
defparam \sc_r_fwft_RNIHABP6[9] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNIIO9B7[10]  (
	.FCO(sc_r_fwft_cmb_cry_10),
	.S(sc_r_fwft_5[10]),
	.Y(sc_r_fwft_RNIIO9B7_Y[10]),
	.B(sc_r_fwft_Z[10]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_9)
);
defparam \sc_r_fwft_RNIIO9B7[10] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNIK78T7[11]  (
	.FCO(sc_r_fwft_cmb_cry_11),
	.S(sc_r_fwft_5[11]),
	.Y(sc_r_fwft_RNIK78T7_Y[11]),
	.B(sc_r_fwft_Z[11]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_10)
);
defparam \sc_r_fwft_RNIK78T7[11] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNINN6F8[12]  (
	.FCO(sc_r_fwft_cmb_cry_12),
	.S(sc_r_fwft_5[12]),
	.Y(sc_r_fwft_RNINN6F8_Y[12]),
	.B(sc_r_fwft_Z[12]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_11)
);
defparam \sc_r_fwft_RNINN6F8[12] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNO[14]  (
	.FCO(sc_r_fwft_RNO_FCO_7[14]),
	.S(sc_r_fwft_5[14]),
	.Y(sc_r_fwft_RNO_Y_7[14]),
	.B(sc_r_fwft_cmb),
	.C(sc_r_fwft_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(sc_r_fwft_cmb_cry_13)
);
defparam \sc_r_fwft_RNO[14] .INIT=20'h46600;
// @46:230
  ARI1 \sc_r_fwft_RNIR8519[13]  (
	.FCO(sc_r_fwft_cmb_cry_13),
	.S(sc_r_fwft_5[13]),
	.Y(sc_r_fwft_RNIR8519_Y[13]),
	.B(sc_r_fwft_Z[13]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_12)
);
defparam \sc_r_fwft_RNIR8519[13] .INIT=20'h555AA;
// @46:644
  ARI1 \memraddr_r_cry_cy[0]  (
	.FCO(memraddr_r_cry_cy),
	.S(memraddr_r_cry_cy_S_1[0]),
	.Y(memraddr_r_cry_cy_Y_1[0]),
	.B(memraddr_r_0_sqmuxa_0_69_a2_0_a3_6),
	.C(memraddr_r_0_sqmuxa_0_69_a2_0_a3_7),
	.D(memraddr_r_0_sqmuxa_0_69_a2_0_a3_8),
	.A(memraddr_r_0_sqmuxa_0_69_a2_0_a3_9),
	.FCI(VCC)
);
defparam \memraddr_r_cry_cy[0] .INIT=20'h47FFF;
// @46:644
  ARI1 \memraddr_r_cry[0]  (
	.FCO(memraddr_r_cry_Z[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_cry_Y_1[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_cy)
);
defparam \memraddr_r_cry[0] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[1]  (
	.FCO(memraddr_r_cry_Z[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_cry_Y_1[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[0])
);
defparam \memraddr_r_cry[1] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[2]  (
	.FCO(memraddr_r_cry_Z[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_cry_Y_1[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[1])
);
defparam \memraddr_r_cry[2] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[3]  (
	.FCO(memraddr_r_cry_Z[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_cry_Y_1[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[2])
);
defparam \memraddr_r_cry[3] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[4]  (
	.FCO(memraddr_r_cry_Z[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_cry_Y_1[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[3])
);
defparam \memraddr_r_cry[4] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[5]  (
	.FCO(memraddr_r_cry_Z[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_cry_Y_1[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[4])
);
defparam \memraddr_r_cry[5] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[6]  (
	.FCO(memraddr_r_cry_Z[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_cry_Y_1[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[5])
);
defparam \memraddr_r_cry[6] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[7]  (
	.FCO(memraddr_r_cry_Z[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_cry_Y_1[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[6])
);
defparam \memraddr_r_cry[7] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[8]  (
	.FCO(memraddr_r_cry_Z[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_cry_Y_1[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[7])
);
defparam \memraddr_r_cry[8] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[9]  (
	.FCO(memraddr_r_cry_Z[9]),
	.S(memraddr_r_s[9]),
	.Y(memraddr_r_cry_Y_1[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[8])
);
defparam \memraddr_r_cry[9] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[10]  (
	.FCO(memraddr_r_cry_Z[10]),
	.S(memraddr_r_s[10]),
	.Y(memraddr_r_cry_Y_1[10]),
	.B(fifo_MEMRADDR[10]),
	.C(memraddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[9])
);
defparam \memraddr_r_cry[10] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[11]  (
	.FCO(memraddr_r_cry_Z[11]),
	.S(memraddr_r_s[11]),
	.Y(memraddr_r_cry_Y_1[11]),
	.B(fifo_MEMRADDR[11]),
	.C(memraddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[10])
);
defparam \memraddr_r_cry[11] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_s[13]  (
	.FCO(memraddr_r_s_FCO_1[13]),
	.S(memraddr_r_s_Z[13]),
	.Y(memraddr_r_s_Y_1[13]),
	.B(fifo_MEMRADDR[13]),
	.C(memraddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[12])
);
defparam \memraddr_r_s[13] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[12]  (
	.FCO(memraddr_r_cry_Z[12]),
	.S(memraddr_r_s[12]),
	.Y(memraddr_r_cry_Y_1[12]),
	.B(fifo_MEMRADDR[12]),
	.C(memraddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[11])
);
defparam \memraddr_r_cry[12] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry_cy[0]  (
	.FCO(memwaddr_r_cry_cy),
	.S(memwaddr_r_cry_cy_S_1[0]),
	.Y(memwaddr_r_cry_cy_Y_1[0]),
	.B(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6),
	.C(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7),
	.D(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8),
	.A(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9),
	.FCI(VCC)
);
defparam \memwaddr_r_cry_cy[0] .INIT=20'h47FFF;
// @46:628
  ARI1 \memwaddr_r_cry[0]  (
	.FCO(memwaddr_r_cry_Z[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_cry_Y_1[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_cy)
);
defparam \memwaddr_r_cry[0] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[1]  (
	.FCO(memwaddr_r_cry_Z[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_cry_Y_1[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[0])
);
defparam \memwaddr_r_cry[1] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[2]  (
	.FCO(memwaddr_r_cry_Z[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_cry_Y_1[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[1])
);
defparam \memwaddr_r_cry[2] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[3]  (
	.FCO(memwaddr_r_cry_Z[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_cry_Y_1[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[2])
);
defparam \memwaddr_r_cry[3] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[4]  (
	.FCO(memwaddr_r_cry_Z[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_cry_Y_1[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[3])
);
defparam \memwaddr_r_cry[4] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[5]  (
	.FCO(memwaddr_r_cry_Z[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_cry_Y_1[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[4])
);
defparam \memwaddr_r_cry[5] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[6]  (
	.FCO(memwaddr_r_cry_Z[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_cry_Y_1[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[5])
);
defparam \memwaddr_r_cry[6] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[7]  (
	.FCO(memwaddr_r_cry_Z[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_cry_Y_1[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[6])
);
defparam \memwaddr_r_cry[7] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[8]  (
	.FCO(memwaddr_r_cry_Z[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_cry_Y_1[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[7])
);
defparam \memwaddr_r_cry[8] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[9]  (
	.FCO(memwaddr_r_cry_Z[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_cry_Y_1[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[8])
);
defparam \memwaddr_r_cry[9] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[10]  (
	.FCO(memwaddr_r_cry_Z[10]),
	.S(memwaddr_r_s[10]),
	.Y(memwaddr_r_cry_Y_1[10]),
	.B(fifo_MEMWADDR[10]),
	.C(memwaddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[9])
);
defparam \memwaddr_r_cry[10] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[11]  (
	.FCO(memwaddr_r_cry_Z[11]),
	.S(memwaddr_r_s[11]),
	.Y(memwaddr_r_cry_Y_1[11]),
	.B(fifo_MEMWADDR[11]),
	.C(memwaddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[10])
);
defparam \memwaddr_r_cry[11] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_s[13]  (
	.FCO(memwaddr_r_s_FCO_1[13]),
	.S(memwaddr_r_s_Z[13]),
	.Y(memwaddr_r_s_Y_1[13]),
	.B(fifo_MEMWADDR[13]),
	.C(memwaddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[12])
);
defparam \memwaddr_r_s[13] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[12]  (
	.FCO(memwaddr_r_cry_Z[12]),
	.S(memwaddr_r_s[12]),
	.Y(memwaddr_r_cry_Y_1[12]),
	.B(fifo_MEMWADDR[12]),
	.C(memwaddr_r_cry_cy_Y_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[11])
);
defparam \memwaddr_r_cry[12] .INIT=20'h48800;
// @46:455
  ARI1 un1_sc_r_fwft_cry_0 (
	.FCO(un1_sc_r_fwft_cry_0_Z),
	.S(un1_sc_r_fwft_cry_0_S_1),
	.Y(un1_sc_r_fwft_cry_0_Y_1),
	.B(sc_r_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_sc_r_fwft_cry_0.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_1 (
	.FCO(un1_sc_r_fwft_cry_1_Z),
	.S(un1_sc_r_fwft_cry_1_S_1),
	.Y(un1_sc_r_fwft_cry_1_Y_1),
	.B(sc_r_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_0_Z)
);
defparam un1_sc_r_fwft_cry_1.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_2 (
	.FCO(un1_sc_r_fwft_cry_2_Z),
	.S(un1_sc_r_fwft_cry_2_S_1),
	.Y(un1_sc_r_fwft_cry_2_Y_1),
	.B(sc_r_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_1_Z)
);
defparam un1_sc_r_fwft_cry_2.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_3 (
	.FCO(un1_sc_r_fwft_cry_3_Z),
	.S(un1_sc_r_fwft_cry_3_S_1),
	.Y(un1_sc_r_fwft_cry_3_Y_1),
	.B(sc_r_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_2_Z)
);
defparam un1_sc_r_fwft_cry_3.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_4 (
	.FCO(un1_sc_r_fwft_cry_4_Z),
	.S(un1_sc_r_fwft_cry_4_S_1),
	.Y(un1_sc_r_fwft_cry_4_Y_1),
	.B(sc_r_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_3_Z)
);
defparam un1_sc_r_fwft_cry_4.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_5 (
	.FCO(un1_sc_r_fwft_cry_5_Z),
	.S(un1_sc_r_fwft_cry_5_S_1),
	.Y(un1_sc_r_fwft_cry_5_Y_1),
	.B(sc_r_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_4_Z)
);
defparam un1_sc_r_fwft_cry_5.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_6 (
	.FCO(un1_sc_r_fwft_cry_6_Z),
	.S(un1_sc_r_fwft_cry_6_S_1),
	.Y(un1_sc_r_fwft_cry_6_Y_1),
	.B(sc_r_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_5_Z)
);
defparam un1_sc_r_fwft_cry_6.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_7 (
	.FCO(un1_sc_r_fwft_cry_7_Z),
	.S(un1_sc_r_fwft_cry_7_S_1),
	.Y(un1_sc_r_fwft_cry_7_Y_1),
	.B(sc_r_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_6_Z)
);
defparam un1_sc_r_fwft_cry_7.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_8 (
	.FCO(un1_sc_r_fwft_cry_8_Z),
	.S(un1_sc_r_fwft_cry_8_S_1),
	.Y(un1_sc_r_fwft_cry_8_Y_1),
	.B(sc_r_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_7_Z)
);
defparam un1_sc_r_fwft_cry_8.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_9 (
	.FCO(un1_sc_r_fwft_cry_9_Z),
	.S(un1_sc_r_fwft_cry_9_S_1),
	.Y(un1_sc_r_fwft_cry_9_Y_1),
	.B(sc_r_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_8_Z)
);
defparam un1_sc_r_fwft_cry_9.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_10 (
	.FCO(un1_sc_r_fwft_cry_10_Z),
	.S(un1_sc_r_fwft_cry_10_S_1),
	.Y(un1_sc_r_fwft_cry_10_Y_1),
	.B(sc_r_fwft_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_9_Z)
);
defparam un1_sc_r_fwft_cry_10.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_11 (
	.FCO(un1_sc_r_fwft_cry_11_Z),
	.S(un1_sc_r_fwft_cry_11_S_1),
	.Y(un1_sc_r_fwft_cry_11_Y_1),
	.B(sc_r_fwft_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_10_Z)
);
defparam un1_sc_r_fwft_cry_11.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_12 (
	.FCO(un1_sc_r_fwft_cry_12_Z),
	.S(un1_sc_r_fwft_cry_12_S_1),
	.Y(un1_sc_r_fwft_cry_12_Y_1),
	.B(sc_r_fwft_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_11_Z)
);
defparam un1_sc_r_fwft_cry_12.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_13 (
	.FCO(un1_sc_r_fwft_cry_13_Z),
	.S(un1_sc_r_fwft_cry_13_S_1),
	.Y(un1_sc_r_fwft_cry_13_Y_1),
	.B(sc_r_fwft_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_12_Z)
);
defparam un1_sc_r_fwft_cry_13.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_14 (
	.FCO(un1_sc_r_fwft_cry_14_Z),
	.S(un1_sc_r_fwft_cry_14_S_1),
	.Y(un1_sc_r_fwft_cry_14_Y_1),
	.B(sc_r_fwft_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_13_Z)
);
defparam un1_sc_r_fwft_cry_14.INIT=20'h65500;
// @49:613
  CFG2 \memwaddr_r_cry_cy_RNO[0]  (
	.A(fifo_MEMWADDR[10]),
	.B(fifo_MEMWADDR[11]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6)
);
defparam \memwaddr_r_cry_cy_RNO[0] .INIT=4'h8;
// @49:613
  CFG2 \memraddr_r_cry_cy_RNO[0]  (
	.A(fifo_MEMRADDR[10]),
	.B(fifo_MEMRADDR[11]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_6)
);
defparam \memraddr_r_cry_cy_RNO[0] .INIT=4'h8;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_2[0]  (
	.A(fifo_MEMWADDR[13]),
	.B(fifo_MEMWADDR[12]),
	.C(fifo_MEMWADDR[9]),
	.D(fifo_MEMWADDR[8]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9)
);
defparam \memwaddr_r_cry_cy_RNO_2[0] .INIT=16'h8000;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_1[0]  (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[5]),
	.D(fifo_MEMWADDR[4]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8)
);
defparam \memwaddr_r_cry_cy_RNO_1[0] .INIT=16'h8000;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_0[0]  (
	.A(fifo_MEMWADDR[3]),
	.B(fifo_MEMWADDR[2]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7)
);
defparam \memwaddr_r_cry_cy_RNO_0[0] .INIT=16'h8000;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_2[0]  (
	.A(fifo_MEMRADDR[13]),
	.B(fifo_MEMRADDR[12]),
	.C(fifo_MEMRADDR[9]),
	.D(fifo_MEMRADDR[8]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_9)
);
defparam \memraddr_r_cry_cy_RNO_2[0] .INIT=16'h8000;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_1[0]  (
	.A(fifo_MEMRADDR[7]),
	.B(fifo_MEMRADDR[6]),
	.C(fifo_MEMRADDR[5]),
	.D(fifo_MEMRADDR[4]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_8)
);
defparam \memraddr_r_cry_cy_RNO_1[0] .INIT=16'h8000;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_0[0]  (
	.A(fifo_MEMRADDR[3]),
	.B(fifo_MEMRADDR[2]),
	.C(fifo_MEMRADDR[1]),
	.D(fifo_MEMRADDR[0]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_7)
);
defparam \memraddr_r_cry_cy_RNO_0[0] .INIT=16'h8000;
// @46:326
  CFG4 emptyi_10 (
	.A(sc_r_Z[4]),
	.B(sc_r_Z[3]),
	.C(sc_r_Z[2]),
	.D(sc_r_Z[1]),
	.Y(emptyi_10_Z)
);
defparam emptyi_10.INIT=16'h0001;
// @46:326
  CFG4 emptyi_9 (
	.A(sc_r_Z[8]),
	.B(sc_r_Z[7]),
	.C(sc_r_Z[6]),
	.D(sc_r_Z[5]),
	.Y(emptyi_9_Z)
);
defparam emptyi_9.INIT=16'h0001;
// @46:326
  CFG4 emptyi_8 (
	.A(sc_r_Z[12]),
	.B(sc_r_Z[11]),
	.C(sc_r_Z[10]),
	.D(sc_r_Z[9]),
	.Y(emptyi_8_Z)
);
defparam emptyi_8.INIT=16'h0001;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_9  (
	.A(sc_r_fwft_Z[13]),
	.B(sc_r_fwft_Z[12]),
	.C(sc_r_fwft_Z[9]),
	.D(sc_r_fwft_Z[8]),
	.Y(un6_fulli_assertlto13_i_a2_9)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_9 .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_8  (
	.A(sc_r_fwft_Z[7]),
	.B(sc_r_fwft_Z[6]),
	.C(sc_r_fwft_Z[5]),
	.D(sc_r_fwft_Z[4]),
	.Y(un6_fulli_assertlto13_i_a2_8)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_8 .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_7  (
	.A(sc_r_fwft_Z[3]),
	.B(sc_r_fwft_Z[2]),
	.C(sc_r_fwft_Z[1]),
	.D(sc_r_fwft_Z[0]),
	.Y(un6_fulli_assertlto13_i_a2_7)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_7 .INIT=16'h8000;
// @46:326
  CFG4 emptyi_11 (
	.A(sc_r_Z[14]),
	.B(sc_r_Z[13]),
	.C(sc_r_Z[0]),
	.D(emptyi_8_Z),
	.Y(emptyi_11_Z)
);
defparam emptyi_11.INIT=16'h1000;
// @46:465
  CFG3 \genblk6.un6_fulli_assertlto13_i_a2_10  (
	.A(sc_r_fwft_Z[11]),
	.B(sc_r_fwft_Z[10]),
	.C(un6_fulli_assertlto13_i_a2_7),
	.Y(un6_fulli_assertlto13_i_a2_10)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_10 .INIT=8'h80;
// @46:372
  CFG4 \genblk3.sc_r5_0_x2_0_x2  (
	.A(EMPTY1),
	.B(fifo_valid),
	.C(middle_valid),
	.D(full_r_RNI49RE_Y),
	.Y(N_85_i)
);
defparam \genblk3.sc_r5_0_x2_0_x2 .INIT=16'hEA15;
// @46:326
  CFG4 emptyi (
	.A(emptyi_9_Z),
	.B(emptyi_10_Z),
	.C(full_r_RNI49RE_Y),
	.D(emptyi_11_Z),
	.Y(emptyi_Z)
);
defparam emptyi.INIT=16'h0800;
// @46:392
  CFG3 \genblk8.full_r_RNI1OTU  (
	.A(sc_r_fwft_cmb),
	.B(full_r_RNI49RE_Y),
	.C(EMPTY),
	.Y(N_40_i)
);
defparam \genblk8.full_r_RNI1OTU .INIT=8'hC6;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto14  (
	.A(un6_fulli_assertlto13_i_a2_9),
	.B(sc_r_fwft_Z[14]),
	.C(un6_fulli_assertlto13_i_a2_10),
	.D(un6_fulli_assertlto13_i_a2_8),
	.Y(un6_fulli_assert)
);
defparam \genblk6.un6_fulli_assertlto14 .INIT=16'h1333;
// @46:493
  CFG4 empty_r_fwft_RNO_0 (
	.A(sc_r_fwft_cmb),
	.B(full_r_RNI49RE_Y),
	.C(empty_top_fwft_r_Z),
	.D(EMPTY),
	.Y(N_38_i)
);
defparam empty_r_fwft_RNO_0.INIT=16'hC666;
// @46:589
  CFG4 un1_sresetn_4_i_0_0 (
	.A(sc_r_fwft_cmb),
	.B(empty_r_fwft_Z),
	.C(full_r_RNI49RE_Y),
	.D(un6_fulli_assert),
	.Y(N_11)
);
defparam un1_sresetn_4_i_0_0.INIT=16'h02D2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_1 */

module COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_1 (
  fwft_Q,
  int_MEMRD_fwft_1,
  sc_r_fwft_cmb,
  EMPTY1,
  EMPTY,
  fifo_MEMRE_i_i,
  fifo_valid_1z,
  middle_valid_1z,
  Clock,
  dff_arst
)
;
output [11:0] fwft_Q ;
input [11:0] int_MEMRD_fwft_1 ;
input sc_r_fwft_cmb ;
input EMPTY1 ;
output EMPTY ;
output fifo_MEMRE_i_i ;
output fifo_valid_1z ;
output middle_valid_1z ;
input Clock ;
input dff_arst ;
wire sc_r_fwft_cmb ;
wire EMPTY1 ;
wire EMPTY ;
wire fifo_MEMRE_i_i ;
wire fifo_valid_1z ;
wire middle_valid_1z ;
wire Clock ;
wire dff_arst ;
wire [11:0] middle_dout_Z;
wire [11:0] dout_4_Z;
wire update_dout_Z ;
wire update_dout_i_0 ;
wire dout_valid_Z ;
wire VCC ;
wire un4_update_dout_2 ;
wire GND ;
wire update_middle_Z ;
wire un4_update_dout_1_1 ;
wire un4_fifo_rd_en_1 ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_RNO (
	.A(update_dout_Z),
	.Y(update_dout_i_0)
);
defparam empty_RNO.INIT=2'h1;
// @45:280
  SLE dout_valid (
	.Q(dout_valid_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_dout_Z),
	.EN(un4_update_dout_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE middle_valid (
	.Q(middle_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_middle_Z),
	.EN(un4_update_dout_1_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE fifo_valid (
	.Q(fifo_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fifo_MEMRE_i_i),
	.EN(un4_fifo_rd_en_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:206
  SLE empty (
	.Q(EMPTY),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_dout_i_0),
	.EN(un4_update_dout_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[7]  (
	.Q(middle_dout_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[7]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[6]  (
	.Q(middle_dout_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[6]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[5]  (
	.Q(middle_dout_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[5]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[4]  (
	.Q(middle_dout_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[4]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[3]  (
	.Q(middle_dout_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[3]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[2]  (
	.Q(middle_dout_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[2]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[1]  (
	.Q(middle_dout_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[1]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[0]  (
	.Q(middle_dout_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[0]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[10]  (
	.Q(fwft_Q[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[10]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[9]  (
	.Q(fwft_Q[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[9]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[8]  (
	.Q(fwft_Q[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[8]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[7]  (
	.Q(fwft_Q[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[7]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[6]  (
	.Q(fwft_Q[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[6]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[5]  (
	.Q(fwft_Q[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[5]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[4]  (
	.Q(fwft_Q[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[4]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[3]  (
	.Q(fwft_Q[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[3]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[2]  (
	.Q(fwft_Q[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[2]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[1]  (
	.Q(fwft_Q[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[1]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[0]  (
	.Q(fwft_Q[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[0]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[11]  (
	.Q(middle_dout_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[11]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[10]  (
	.Q(middle_dout_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[10]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[9]  (
	.Q(middle_dout_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[9]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[8]  (
	.Q(middle_dout_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[8]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[11]  (
	.Q(fwft_Q[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[11]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:88
  CFG4 un4_fifo_rd_en (
	.A(EMPTY1),
	.B(fifo_valid_1z),
	.C(update_dout_Z),
	.D(update_middle_Z),
	.Y(un4_fifo_rd_en_1)
);
defparam un4_fifo_rd_en.INIT=16'hFFF1;
// @45:120
  CFG2 un4_update_dout (
	.A(update_dout_Z),
	.B(sc_r_fwft_cmb),
	.Y(un4_update_dout_2)
);
defparam un4_update_dout.INIT=4'hE;
// @45:187
  CFG3 update_middle (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(update_dout_Z),
	.Y(update_middle_Z)
);
defparam update_middle.INIT=8'h82;
// @45:188
  CFG4 update_dout (
	.A(middle_valid_1z),
	.B(sc_r_fwft_cmb),
	.C(dout_valid_Z),
	.D(fifo_valid_1z),
	.Y(update_dout_Z)
);
defparam update_dout.INIT=16'hCF8A;
// @46:644
  CFG3 fifo_valid_RNIG55U (
	.A(EMPTY1),
	.B(fifo_valid_1z),
	.C(middle_valid_1z),
	.Y(fifo_MEMRE_i_i)
);
defparam fifo_valid_RNIG55U.INIT=8'h15;
// @45:120
  CFG2 un4_update_dout_1 (
	.A(update_middle_Z),
	.B(update_dout_Z),
	.Y(un4_update_dout_1_1)
);
defparam un4_update_dout_1.INIT=4'hE;
// @45:281
  CFG3 \dout_4[11]  (
	.A(middle_dout_Z[11]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[11]),
	.Y(dout_4_Z[11])
);
defparam \dout_4[11] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[10]  (
	.A(middle_dout_Z[10]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[10]),
	.Y(dout_4_Z[10])
);
defparam \dout_4[10] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[9]  (
	.A(middle_dout_Z[9]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[9]),
	.Y(dout_4_Z[9])
);
defparam \dout_4[9] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[8]  (
	.A(middle_dout_Z[8]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[8]),
	.Y(dout_4_Z[8])
);
defparam \dout_4[8] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[7]  (
	.A(middle_dout_Z[7]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[7]),
	.Y(dout_4_Z[7])
);
defparam \dout_4[7] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[6]  (
	.A(middle_dout_Z[6]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[6]),
	.Y(dout_4_Z[6])
);
defparam \dout_4[6] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[5]  (
	.A(middle_dout_Z[5]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[5]),
	.Y(dout_4_Z[5])
);
defparam \dout_4[5] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[4]  (
	.A(middle_dout_Z[4]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[4]),
	.Y(dout_4_Z[4])
);
defparam \dout_4[4] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[3]  (
	.A(middle_dout_Z[3]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[3]),
	.Y(dout_4_Z[3])
);
defparam \dout_4[3] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[2]  (
	.A(middle_dout_Z[2]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[2]),
	.Y(dout_4_Z[2])
);
defparam \dout_4[2] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[1]  (
	.A(middle_dout_Z[1]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[1]),
	.Y(dout_4_Z[1])
);
defparam \dout_4[1] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[0]  (
	.A(middle_dout_Z[0]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[0]),
	.Y(dout_4_Z[0])
);
defparam \dout_4[0] .INIT=8'hB8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_1 */

module COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0 (
  Trigger_Unit_2_Output_Data,
  RDATA_int,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  full_r_RNI49RE_Y,
  fifo_MEMRE_i_i,
  Clock
)
;
input [11:1] Trigger_Unit_2_Output_Data ;
output [11:0] RDATA_int ;
input [13:0] fifo_MEMWADDR ;
input [13:0] fifo_MEMRADDR ;
input full_r_RNI49RE_Y ;
input fifo_MEMRE_i_i ;
input Clock ;
wire full_r_RNI49RE_Y ;
wire fifo_MEMRE_i_i ;
wire Clock ;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_A_DOUT_1;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_B_DOUT_1;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_A_DOUT_1;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_B_DOUT_1;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_A_DOUT_1;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_B_DOUT_1;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_A_DOUT_1;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_B_DOUT_1;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_A_DOUT_1;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_B_DOUT_1;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_A_DOUT_1;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_B_DOUT_1;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_A_DOUT_1;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_B_DOUT_1;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_A_DOUT_1;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_B_DOUT_1;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_A_DOUT_1;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_B_DOUT_1;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_A_DOUT_1;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_B_DOUT_1;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_A_DOUT_1;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_B_DOUT_1;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_A_DOUT_1;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_B_DOUT_1;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire VCC ;
wire GND ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_SB_CORRECT_1 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__9_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_SB_CORRECT_1 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__11_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_SB_CORRECT_1 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__5_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_SB_CORRECT_1 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__0_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_SB_CORRECT_1 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__10_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_SB_CORRECT_1 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__3_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_SB_CORRECT_1 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__8_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_SB_CORRECT_1 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__4_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_SB_CORRECT_1 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__2_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_SB_CORRECT_1 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__7_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_SB_CORRECT_1 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__6_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_SB_CORRECT_1 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__1_ ;
// @47:410
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_A_DOUT_1[19:1], RDATA_int[9]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI49RE_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_2_Output_Data[9]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_B_DOUT_1[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_SB_CORRECT_1),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__9_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9.RAMINDEX="core%16384-16384%16-16%SPEED%0%9%TWO-PORT%ECC_EN-0";
// @47:310
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_A_DOUT_1[19:1], RDATA_int[11]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI49RE_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_2_Output_Data[11]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_B_DOUT_1[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_SB_CORRECT_1),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__11_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11.RAMINDEX="core%16384-16384%16-16%SPEED%0%11%TWO-PORT%ECC_EN-0";
// @47:285
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_A_DOUT_1[19:1], RDATA_int[5]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI49RE_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_2_Output_Data[5]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_B_DOUT_1[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_SB_CORRECT_1),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__5_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5.RAMINDEX="core%16384-16384%16-16%SPEED%0%5%TWO-PORT%ECC_EN-0";
// @47:260
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_A_DOUT_1[19:1], RDATA_int[0]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI49RE_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_B_DOUT_1[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_SB_CORRECT_1),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0.RAMINDEX="core%16384-16384%16-16%SPEED%0%0%TWO-PORT%ECC_EN-0";
// @47:235
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_A_DOUT_1[19:1], RDATA_int[10]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI49RE_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_2_Output_Data[10]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_B_DOUT_1[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_SB_CORRECT_1),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__10_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10.RAMINDEX="core%16384-16384%16-16%SPEED%0%10%TWO-PORT%ECC_EN-0";
// @47:210
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_A_DOUT_1[19:1], RDATA_int[3]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI49RE_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_2_Output_Data[3]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_B_DOUT_1[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_SB_CORRECT_1),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__3_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3.RAMINDEX="core%16384-16384%16-16%SPEED%0%3%TWO-PORT%ECC_EN-0";
// @47:185
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_A_DOUT_1[19:1], RDATA_int[8]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI49RE_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_2_Output_Data[8]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_B_DOUT_1[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_SB_CORRECT_1),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__8_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8.RAMINDEX="core%16384-16384%16-16%SPEED%0%8%TWO-PORT%ECC_EN-0";
// @47:135
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_A_DOUT_1[19:1], RDATA_int[4]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI49RE_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_2_Output_Data[4]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_B_DOUT_1[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_SB_CORRECT_1),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__4_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4.RAMINDEX="core%16384-16384%16-16%SPEED%0%4%TWO-PORT%ECC_EN-0";
// @47:110
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_A_DOUT_1[19:1], RDATA_int[2]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI49RE_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_B_DOUT_1[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_SB_CORRECT_1),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__2_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2.RAMINDEX="core%16384-16384%16-16%SPEED%0%2%TWO-PORT%ECC_EN-0";
// @47:85
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_A_DOUT_1[19:1], RDATA_int[7]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI49RE_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_2_Output_Data[7]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_B_DOUT_1[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_SB_CORRECT_1),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__7_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7.RAMINDEX="core%16384-16384%16-16%SPEED%0%7%TWO-PORT%ECC_EN-0";
// @47:60
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_A_DOUT_1[19:1], RDATA_int[6]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI49RE_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_2_Output_Data[6]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_B_DOUT_1[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_SB_CORRECT_1),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__6_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6.RAMINDEX="core%16384-16384%16-16%SPEED%0%6%TWO-PORT%ECC_EN-0";
// @47:36
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_A_DOUT_1[19:1], RDATA_int[1]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI49RE_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_2_Output_Data[1]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_B_DOUT_1[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_SB_CORRECT_1),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1.RAMINDEX="core%16384-16384%16-16%SPEED%0%1%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0 */

module COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0 (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  RDATA_int,
  Trigger_Unit_2_Output_Data,
  Clock,
  fifo_MEMRE_i_i,
  full_r_RNI49RE_Y
)
;
input [13:0] fifo_MEMRADDR ;
input [13:0] fifo_MEMWADDR ;
output [11:0] RDATA_int ;
input [11:1] Trigger_Unit_2_Output_Data ;
input Clock ;
input fifo_MEMRE_i_i ;
input full_r_RNI49RE_Y ;
wire Clock ;
wire fifo_MEMRE_i_i ;
wire full_r_RNI49RE_Y ;
wire N_4087 ;
wire GND ;
wire VCC ;
// @48:53
  COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0 L3_syncnonpipe (
	.Trigger_Unit_2_Output_Data({Trigger_Unit_2_Output_Data[11:3], N_4087, Trigger_Unit_2_Output_Data[1]}),
	.RDATA_int(RDATA_int[11:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.full_r_RNI49RE_Y(full_r_RNI49RE_Y),
	.fifo_MEMRE_i_i(fifo_MEMRE_i_i),
	.Clock(Clock)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0 */

module COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0 (
  Trigger_Unit_2_Output_Data,
  state_reg_0,
  fwft_Q,
  fwft_Q_r,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  sc_r_fwft_cmb,
  Clock,
  dff_arst
)
;
input [11:1] Trigger_Unit_2_Output_Data ;
input state_reg_0 ;
output [11:0] fwft_Q ;
output [11:0] fwft_Q_r ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
input sc_r_fwft_cmb ;
input Clock ;
input dff_arst ;
wire state_reg_0 ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire sc_r_fwft_cmb ;
wire Clock ;
wire dff_arst ;
wire [11:0] RDATA_r_Z;
wire [11:0] RDATA_int;
wire [11:0] int_MEMRD_fwft_1_Z;
wire [13:0] fifo_MEMRADDR;
wire [13:0] fifo_MEMWADDR;
wire REN_d1_Z ;
wire VCC ;
wire fifo_MEMRE_i_i ;
wire GND ;
wire re_set_Z ;
wire N_84_i_i ;
wire RDATA_r4 ;
wire EMPTY1 ;
wire middle_valid ;
wire fifo_valid ;
wire EMPTY ;
wire full_r_RNI49RE_Y ;
wire N_4088 ;
// @49:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fifo_MEMRE_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(REN_d1_Z),
	.EN(N_84_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[1]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[0]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[11]  (
	.Q(RDATA_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[11]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[10]  (
	.Q(RDATA_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[10]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[9]  (
	.Q(RDATA_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[9]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[8]  (
	.Q(RDATA_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[8]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[7]  (
	.Q(RDATA_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[7]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[6]  (
	.Q(RDATA_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[6]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[5]  (
	.Q(RDATA_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[5]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[4]  (
	.Q(RDATA_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[4]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[3]  (
	.Q(RDATA_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[3]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[2]  (
	.Q(RDATA_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[2]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[11]  (
	.Q(fwft_Q_r[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[11]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[10]  (
	.Q(fwft_Q_r[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[10]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[9]  (
	.Q(fwft_Q_r[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[9]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[8]  (
	.Q(fwft_Q_r[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[8]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[7]  (
	.Q(fwft_Q_r[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[7]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[6]  (
	.Q(fwft_Q_r[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[6]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[5]  (
	.Q(fwft_Q_r[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[5]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[4]  (
	.Q(fwft_Q_r[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[4]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[3]  (
	.Q(fwft_Q_r[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[3]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[2]  (
	.Q(fwft_Q_r[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[2]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[1]  (
	.Q(fwft_Q_r[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[1]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[0]  (
	.Q(fwft_Q_r[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[0]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1139
  CFG4 \int_MEMRD_fwft_1[11]  (
	.A(RDATA_r_Z[11]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[11]),
	.Y(int_MEMRD_fwft_1_Z[11])
);
defparam \int_MEMRD_fwft_1[11] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[10]  (
	.A(RDATA_r_Z[10]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[10]),
	.Y(int_MEMRD_fwft_1_Z[10])
);
defparam \int_MEMRD_fwft_1[10] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[9]  (
	.A(RDATA_r_Z[9]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[9]),
	.Y(int_MEMRD_fwft_1_Z[9])
);
defparam \int_MEMRD_fwft_1[9] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[8]  (
	.A(RDATA_r_Z[8]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[8]),
	.Y(int_MEMRD_fwft_1_Z[8])
);
defparam \int_MEMRD_fwft_1[8] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[7]  (
	.A(RDATA_r_Z[7]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[7]),
	.Y(int_MEMRD_fwft_1_Z[7])
);
defparam \int_MEMRD_fwft_1[7] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[6]  (
	.A(RDATA_r_Z[6]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[6]),
	.Y(int_MEMRD_fwft_1_Z[6])
);
defparam \int_MEMRD_fwft_1[6] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[5]  (
	.A(RDATA_r_Z[5]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[5]),
	.Y(int_MEMRD_fwft_1_Z[5])
);
defparam \int_MEMRD_fwft_1[5] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[4]  (
	.A(RDATA_r_Z[4]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[4]),
	.Y(int_MEMRD_fwft_1_Z[4])
);
defparam \int_MEMRD_fwft_1[4] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[3]  (
	.A(RDATA_r_Z[3]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[3]),
	.Y(int_MEMRD_fwft_1_Z[3])
);
defparam \int_MEMRD_fwft_1[3] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[2]  (
	.A(RDATA_r_Z[2]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[2]),
	.Y(int_MEMRD_fwft_1_Z[2])
);
defparam \int_MEMRD_fwft_1[2] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[1]  (
	.A(RDATA_r_Z[1]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[1]),
	.Y(int_MEMRD_fwft_1_Z[1])
);
defparam \int_MEMRD_fwft_1[1] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[0]  (
	.A(RDATA_r_Z[0]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[0]),
	.Y(int_MEMRD_fwft_1_Z[0])
);
defparam \int_MEMRD_fwft_1[0] .INIT=16'hFB08;
// @49:1060
  CFG4 RDATA_r4_0_a2 (
	.A(EMPTY1),
	.B(REN_d1_Z),
	.C(middle_valid),
	.D(fifo_valid),
	.Y(RDATA_r4)
);
defparam RDATA_r4_0_a2.INIT=16'hC888;
// @49:1040
  CFG4 re_set_RNO (
	.A(EMPTY1),
	.B(REN_d1_Z),
	.C(middle_valid),
	.D(fifo_valid),
	.Y(N_84_i_i)
);
defparam re_set_RNO.INIT=16'hC999;
// @49:613
  COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_1 \genblk16.fifo_corefifo_sync_scntr  (
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.sc_r_fwft_cmb(sc_r_fwft_cmb),
	.middle_valid(middle_valid),
	.fifo_valid(fifo_valid),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.EMPTY1(EMPTY1),
	.EMPTY(EMPTY),
	.fifo_MEMRE_i_i(fifo_MEMRE_i_i),
	.full_r_RNI49RE_Y(full_r_RNI49RE_Y),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @49:984
  COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_1 \genblk17.u_corefifo_fwft  (
	.fwft_Q(fwft_Q[11:0]),
	.int_MEMRD_fwft_1(int_MEMRD_fwft_1_Z[11:0]),
	.sc_r_fwft_cmb(sc_r_fwft_cmb),
	.EMPTY1(EMPTY1),
	.EMPTY(EMPTY),
	.fifo_MEMRE_i_i(fifo_MEMRE_i_i),
	.fifo_valid_1z(fifo_valid),
	.middle_valid_1z(middle_valid),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @49:1230
  COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0 \genblk22.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.RDATA_int(RDATA_int[11:0]),
	.Trigger_Unit_2_Output_Data({Trigger_Unit_2_Output_Data[11:3], N_4088, Trigger_Unit_2_Output_Data[1]}),
	.Clock(Clock),
	.fifo_MEMRE_i_i(fifo_MEMRE_i_i),
	.full_r_RNI49RE_Y(full_r_RNI49RE_Y)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0 */

module COREFIFO_C4_0 (
  fwft_Q_r,
  fwft_Q,
  state_reg_0,
  Trigger_Unit_2_Output_Data,
  dff_arst,
  Clock,
  sc_r_fwft_cmb,
  Trigger_Top_Part_0_ALL_FIFO_Enable
)
;
output [11:0] fwft_Q_r ;
output [11:0] fwft_Q ;
input state_reg_0 ;
input [11:1] Trigger_Unit_2_Output_Data ;
input dff_arst ;
input Clock ;
input sc_r_fwft_cmb ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire state_reg_0 ;
wire dff_arst ;
wire Clock ;
wire sc_r_fwft_cmb ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire N_4089 ;
wire GND ;
wire VCC ;
// @50:149
  COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0 COREFIFO_C4_0 (
	.Trigger_Unit_2_Output_Data({Trigger_Unit_2_Output_Data[11:3], N_4089, Trigger_Unit_2_Output_Data[1]}),
	.state_reg_0(state_reg_0),
	.fwft_Q(fwft_Q[11:0]),
	.fwft_Q_r(fwft_Q_r[11:0]),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.sc_r_fwft_cmb(sc_r_fwft_cmb),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_0 */

module COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_2 (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  fifo_valid,
  middle_valid,
  sc_r_fwft_cmb,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  EMPTY1,
  EMPTY,
  fifo_MEMRE_i,
  full_r_RNI58UA_Y,
  Clock,
  dff_arst
)
;
output [13:0] fifo_MEMRADDR ;
output [13:0] fifo_MEMWADDR ;
input fifo_valid ;
input middle_valid ;
input sc_r_fwft_cmb ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
output EMPTY1 ;
input EMPTY ;
input fifo_MEMRE_i ;
output full_r_RNI58UA_Y ;
input Clock ;
input dff_arst ;
wire fifo_valid ;
wire middle_valid ;
wire sc_r_fwft_cmb ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire EMPTY1 ;
wire EMPTY ;
wire fifo_MEMRE_i ;
wire full_r_RNI58UA_Y ;
wire Clock ;
wire dff_arst ;
wire [13:13] memwaddr_r_s_Z;
wire [12:0] memwaddr_r_s;
wire [13:13] memraddr_r_s_Z;
wire [12:0] memraddr_r_s;
wire [14:0] sc_r_fwft_Z;
wire [14:0] sc_r_fwft_5;
wire [14:0] sc_r_Z;
wire [14:0] sc_r_4;
wire [0:0] sc_r_fwft_RNIM0EU_Y;
wire [1:1] sc_r_fwft_RNI8QTH1_Y;
wire [2:2] sc_r_fwft_RNIRKD52_Y;
wire [3:3] sc_r_fwft_RNIFGTO2_Y;
wire [4:4] sc_r_fwft_RNI4DDC3_Y;
wire [5:5] sc_r_fwft_RNIQATV3_Y;
wire [6:6] sc_r_fwft_RNIH9DJ4_Y;
wire [7:7] sc_r_fwft_RNI99T65_Y;
wire [8:8] sc_r_fwft_RNI2ADQ5_Y;
wire [9:9] sc_r_fwft_RNISBTD6_Y;
wire [10:10] sc_r_fwft_RNIUN0N6_Y;
wire [11:11] sc_r_fwft_RNI15407_Y;
wire [12:12] sc_r_fwft_RNI5J797_Y;
wire [14:14] sc_r_fwft_RNO_FCO_0;
wire [14:14] sc_r_fwft_RNO_Y_0;
wire [13:13] sc_r_fwft_RNIA2BI7_Y;
wire [0:0] sc_r_RNIVNE21_Y;
wire [1:1] sc_r_RNIQ8VP1_Y;
wire [2:2] sc_r_RNIMQFH2_Y;
wire [3:3] sc_r_RNIJD093_Y;
wire [4:4] sc_r_RNIH1H04_Y;
wire [5:5] sc_r_RNIGM1O4_Y;
wire [6:6] sc_r_RNIGCIF5_Y;
wire [7:7] sc_r_RNIH3376_Y;
wire [8:8] sc_r_RNIJRJU6_Y;
wire [9:9] sc_r_RNIMK4M7_Y;
wire [10:10] sc_r_RNI12PC8_Y;
wire [11:11] sc_r_RNIDGD39_Y;
wire [12:12] sc_r_RNIQV1Q9_Y;
wire [14:14] sc_r_RNO_FCO_7;
wire [14:14] sc_r_RNO_Y_7;
wire [13:13] sc_r_RNI8GMGA_Y;
wire [0:0] memraddr_r_cry_cy_S_2;
wire [0:0] memraddr_r_cry_cy_Y_2;
wire [12:0] memraddr_r_cry_Z;
wire [12:0] memraddr_r_cry_Y_2;
wire [13:13] memraddr_r_s_FCO_2;
wire [13:13] memraddr_r_s_Y_2;
wire [0:0] memwaddr_r_cry_cy_S_2;
wire [0:0] memwaddr_r_cry_cy_Y_2;
wire [12:0] memwaddr_r_cry_Z;
wire [12:0] memwaddr_r_cry_Y_2;
wire [13:13] memwaddr_r_s_FCO_2;
wire [13:13] memwaddr_r_s_Y_2;
wire un1_sc_r_fwft_cry_14_Z ;
wire empty_r_fwft_4 ;
wire VCC ;
wire GND ;
wire empty_top_fwft_r_Z ;
wire emptyi_Z ;
wire N_87_i ;
wire empty_r_fwft_Z ;
wire N_31_i ;
wire full_r ;
wire N_11 ;
wire N_588_i ;
wire sc_r_fwft_cmb_cry_0_cy ;
wire full_r_RNI58UA_S ;
wire sc_r_fwft_cmb_cry_0 ;
wire sc_r_fwft_cmb_cry_1 ;
wire sc_r_fwft_cmb_cry_2 ;
wire sc_r_fwft_cmb_cry_3 ;
wire sc_r_fwft_cmb_cry_4 ;
wire sc_r_fwft_cmb_cry_5 ;
wire sc_r_fwft_cmb_cry_6 ;
wire sc_r_fwft_cmb_cry_7 ;
wire sc_r_fwft_cmb_cry_8 ;
wire sc_r_fwft_cmb_cry_9 ;
wire sc_r_fwft_cmb_cry_10 ;
wire sc_r_fwft_cmb_cry_11 ;
wire sc_r_fwft_cmb_cry_12 ;
wire sc_r_fwft_cmb_cry_13 ;
wire sc_r_cmb_cry_0_cy ;
wire full_r_RNI58UA_0_S ;
wire full_r_RNI58UA_0_Y ;
wire sc_r_cmb_cry_0 ;
wire sc_r_cmb_cry_1 ;
wire sc_r_cmb_cry_2 ;
wire sc_r_cmb_cry_3 ;
wire sc_r_cmb_cry_4 ;
wire sc_r_cmb_cry_5 ;
wire sc_r_cmb_cry_6 ;
wire sc_r_cmb_cry_7 ;
wire sc_r_cmb_cry_8 ;
wire sc_r_cmb_cry_9 ;
wire sc_r_cmb_cry_10 ;
wire sc_r_cmb_cry_11 ;
wire sc_r_cmb_cry_12 ;
wire sc_r_cmb_cry_13 ;
wire memraddr_r_cry_cy ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_6 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_7 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_8 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_9 ;
wire memwaddr_r_cry_cy ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9 ;
wire un1_sc_r_fwft_cry_0_Z ;
wire un1_sc_r_fwft_cry_0_S_2 ;
wire un1_sc_r_fwft_cry_0_Y_2 ;
wire un1_sc_r_fwft_cry_1_Z ;
wire un1_sc_r_fwft_cry_1_S_2 ;
wire un1_sc_r_fwft_cry_1_Y_2 ;
wire un1_sc_r_fwft_cry_2_Z ;
wire un1_sc_r_fwft_cry_2_S_2 ;
wire un1_sc_r_fwft_cry_2_Y_2 ;
wire un1_sc_r_fwft_cry_3_Z ;
wire un1_sc_r_fwft_cry_3_S_2 ;
wire un1_sc_r_fwft_cry_3_Y_2 ;
wire un1_sc_r_fwft_cry_4_Z ;
wire un1_sc_r_fwft_cry_4_S_2 ;
wire un1_sc_r_fwft_cry_4_Y_2 ;
wire un1_sc_r_fwft_cry_5_Z ;
wire un1_sc_r_fwft_cry_5_S_2 ;
wire un1_sc_r_fwft_cry_5_Y_2 ;
wire un1_sc_r_fwft_cry_6_Z ;
wire un1_sc_r_fwft_cry_6_S_2 ;
wire un1_sc_r_fwft_cry_6_Y_2 ;
wire un1_sc_r_fwft_cry_7_Z ;
wire un1_sc_r_fwft_cry_7_S_2 ;
wire un1_sc_r_fwft_cry_7_Y_2 ;
wire un1_sc_r_fwft_cry_8_Z ;
wire un1_sc_r_fwft_cry_8_S_2 ;
wire un1_sc_r_fwft_cry_8_Y_2 ;
wire un1_sc_r_fwft_cry_9_Z ;
wire un1_sc_r_fwft_cry_9_S_2 ;
wire un1_sc_r_fwft_cry_9_Y_2 ;
wire un1_sc_r_fwft_cry_10_Z ;
wire un1_sc_r_fwft_cry_10_S_2 ;
wire un1_sc_r_fwft_cry_10_Y_2 ;
wire un1_sc_r_fwft_cry_11_Z ;
wire un1_sc_r_fwft_cry_11_S_2 ;
wire un1_sc_r_fwft_cry_11_Y_2 ;
wire un1_sc_r_fwft_cry_12_Z ;
wire un1_sc_r_fwft_cry_12_S_2 ;
wire un1_sc_r_fwft_cry_12_Y_2 ;
wire un1_sc_r_fwft_cry_13_Z ;
wire un1_sc_r_fwft_cry_13_S_2 ;
wire un1_sc_r_fwft_cry_13_Y_2 ;
wire un1_sc_r_fwft_cry_14_S_2 ;
wire un1_sc_r_fwft_cry_14_Y_2 ;
wire emptyi_10_Z ;
wire emptyi_9_Z ;
wire emptyi_8_Z ;
wire un6_fulli_assertlto13_i_a2_9 ;
wire un6_fulli_assertlto13_i_a2_8 ;
wire un6_fulli_assertlto13_i_a2_7 ;
wire emptyi_11_Z ;
wire un6_fulli_assertlto13_i_a2_10 ;
wire un6_fulli_assert ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_r_fwft_RNO (
	.A(un1_sc_r_fwft_cry_14_Z),
	.Y(empty_r_fwft_4)
);
defparam empty_r_fwft_RNO.INIT=2'h1;
// @46:628
  SLE \memwaddr_r[13]  (
	.Q(fifo_MEMWADDR[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s_Z[13]),
	.EN(full_r_RNI58UA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[12]  (
	.Q(fifo_MEMWADDR[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[12]),
	.EN(full_r_RNI58UA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[11]  (
	.Q(fifo_MEMWADDR[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[11]),
	.EN(full_r_RNI58UA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[10]  (
	.Q(fifo_MEMWADDR[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[10]),
	.EN(full_r_RNI58UA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[9]),
	.EN(full_r_RNI58UA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[8]),
	.EN(full_r_RNI58UA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[7]),
	.EN(full_r_RNI58UA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[6]),
	.EN(full_r_RNI58UA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[5]),
	.EN(full_r_RNI58UA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[4]),
	.EN(full_r_RNI58UA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[3]),
	.EN(full_r_RNI58UA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[2]),
	.EN(full_r_RNI58UA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[1]),
	.EN(full_r_RNI58UA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[0]),
	.EN(full_r_RNI58UA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[13]  (
	.Q(fifo_MEMRADDR[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s_Z[13]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[12]  (
	.Q(fifo_MEMRADDR[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[12]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[11]  (
	.Q(fifo_MEMRADDR[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[11]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[10]  (
	.Q(fifo_MEMRADDR[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[10]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[9]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[8]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[7]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[6]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[5]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[4]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[3]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[2]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[1]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[0]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:471
  SLE empty_top_fwft_r (
	.Q(empty_top_fwft_r_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(EMPTY),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:328
  SLE \genblk3.empty_r  (
	.Q(EMPTY1),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(emptyi_Z),
	.EN(N_87_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:493
  SLE empty_r_fwft (
	.Q(empty_r_fwft_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(empty_r_fwft_4),
	.EN(N_31_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:587
  SLE \genblk8.full_r  (
	.Q(full_r),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(full_r_RNI58UA_Y),
	.EN(N_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[5]  (
	.Q(sc_r_fwft_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[5]),
	.EN(N_588_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[4]  (
	.Q(sc_r_fwft_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[4]),
	.EN(N_588_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[3]  (
	.Q(sc_r_fwft_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[3]),
	.EN(N_588_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[2]  (
	.Q(sc_r_fwft_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[2]),
	.EN(N_588_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[1]  (
	.Q(sc_r_fwft_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[1]),
	.EN(N_588_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[0]  (
	.Q(sc_r_fwft_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[0]),
	.EN(N_588_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[5]  (
	.Q(sc_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[5]),
	.EN(N_87_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[4]  (
	.Q(sc_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[4]),
	.EN(N_87_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[3]  (
	.Q(sc_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[3]),
	.EN(N_87_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[2]  (
	.Q(sc_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[2]),
	.EN(N_87_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[1]  (
	.Q(sc_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[1]),
	.EN(N_87_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[0]  (
	.Q(sc_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[0]),
	.EN(N_87_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[14]  (
	.Q(sc_r_fwft_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[14]),
	.EN(N_588_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[13]  (
	.Q(sc_r_fwft_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[13]),
	.EN(N_588_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[12]  (
	.Q(sc_r_fwft_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[12]),
	.EN(N_588_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[11]  (
	.Q(sc_r_fwft_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[11]),
	.EN(N_588_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[10]  (
	.Q(sc_r_fwft_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[10]),
	.EN(N_588_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[9]  (
	.Q(sc_r_fwft_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[9]),
	.EN(N_588_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[8]  (
	.Q(sc_r_fwft_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[8]),
	.EN(N_588_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[7]  (
	.Q(sc_r_fwft_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[7]),
	.EN(N_588_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[6]  (
	.Q(sc_r_fwft_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[6]),
	.EN(N_588_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[14]  (
	.Q(sc_r_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[14]),
	.EN(N_87_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[13]  (
	.Q(sc_r_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[13]),
	.EN(N_87_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[12]  (
	.Q(sc_r_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[12]),
	.EN(N_87_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[11]  (
	.Q(sc_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[11]),
	.EN(N_87_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[10]  (
	.Q(sc_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[10]),
	.EN(N_87_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[9]  (
	.Q(sc_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[9]),
	.EN(N_87_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[8]  (
	.Q(sc_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[8]),
	.EN(N_87_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[7]  (
	.Q(sc_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[7]),
	.EN(N_87_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[6]  (
	.Q(sc_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[6]),
	.EN(N_87_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:230
  ARI1 \genblk8.full_r_RNI58UA  (
	.FCO(sc_r_fwft_cmb_cry_0_cy),
	.S(full_r_RNI58UA_S),
	.Y(full_r_RNI58UA_Y),
	.B(full_r),
	.C(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk8.full_r_RNI58UA .INIT=20'h44400;
// @46:230
  ARI1 \sc_r_fwft_RNIM0EU[0]  (
	.FCO(sc_r_fwft_cmb_cry_0),
	.S(sc_r_fwft_5[0]),
	.Y(sc_r_fwft_RNIM0EU_Y[0]),
	.B(sc_r_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_0_cy)
);
defparam \sc_r_fwft_RNIM0EU[0] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNI8QTH1[1]  (
	.FCO(sc_r_fwft_cmb_cry_1),
	.S(sc_r_fwft_5[1]),
	.Y(sc_r_fwft_RNI8QTH1_Y[1]),
	.B(sc_r_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_0)
);
defparam \sc_r_fwft_RNI8QTH1[1] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNIRKD52[2]  (
	.FCO(sc_r_fwft_cmb_cry_2),
	.S(sc_r_fwft_5[2]),
	.Y(sc_r_fwft_RNIRKD52_Y[2]),
	.B(sc_r_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_1)
);
defparam \sc_r_fwft_RNIRKD52[2] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNIFGTO2[3]  (
	.FCO(sc_r_fwft_cmb_cry_3),
	.S(sc_r_fwft_5[3]),
	.Y(sc_r_fwft_RNIFGTO2_Y[3]),
	.B(sc_r_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_2)
);
defparam \sc_r_fwft_RNIFGTO2[3] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNI4DDC3[4]  (
	.FCO(sc_r_fwft_cmb_cry_4),
	.S(sc_r_fwft_5[4]),
	.Y(sc_r_fwft_RNI4DDC3_Y[4]),
	.B(sc_r_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_3)
);
defparam \sc_r_fwft_RNI4DDC3[4] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNIQATV3[5]  (
	.FCO(sc_r_fwft_cmb_cry_5),
	.S(sc_r_fwft_5[5]),
	.Y(sc_r_fwft_RNIQATV3_Y[5]),
	.B(sc_r_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_4)
);
defparam \sc_r_fwft_RNIQATV3[5] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNIH9DJ4[6]  (
	.FCO(sc_r_fwft_cmb_cry_6),
	.S(sc_r_fwft_5[6]),
	.Y(sc_r_fwft_RNIH9DJ4_Y[6]),
	.B(sc_r_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_5)
);
defparam \sc_r_fwft_RNIH9DJ4[6] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNI99T65[7]  (
	.FCO(sc_r_fwft_cmb_cry_7),
	.S(sc_r_fwft_5[7]),
	.Y(sc_r_fwft_RNI99T65_Y[7]),
	.B(sc_r_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_6)
);
defparam \sc_r_fwft_RNI99T65[7] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNI2ADQ5[8]  (
	.FCO(sc_r_fwft_cmb_cry_8),
	.S(sc_r_fwft_5[8]),
	.Y(sc_r_fwft_RNI2ADQ5_Y[8]),
	.B(sc_r_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_7)
);
defparam \sc_r_fwft_RNI2ADQ5[8] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNISBTD6[9]  (
	.FCO(sc_r_fwft_cmb_cry_9),
	.S(sc_r_fwft_5[9]),
	.Y(sc_r_fwft_RNISBTD6_Y[9]),
	.B(sc_r_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_8)
);
defparam \sc_r_fwft_RNISBTD6[9] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNIUN0N6[10]  (
	.FCO(sc_r_fwft_cmb_cry_10),
	.S(sc_r_fwft_5[10]),
	.Y(sc_r_fwft_RNIUN0N6_Y[10]),
	.B(sc_r_fwft_Z[10]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_9)
);
defparam \sc_r_fwft_RNIUN0N6[10] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNI15407[11]  (
	.FCO(sc_r_fwft_cmb_cry_11),
	.S(sc_r_fwft_5[11]),
	.Y(sc_r_fwft_RNI15407_Y[11]),
	.B(sc_r_fwft_Z[11]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_10)
);
defparam \sc_r_fwft_RNI15407[11] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNI5J797[12]  (
	.FCO(sc_r_fwft_cmb_cry_12),
	.S(sc_r_fwft_5[12]),
	.Y(sc_r_fwft_RNI5J797_Y[12]),
	.B(sc_r_fwft_Z[12]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_11)
);
defparam \sc_r_fwft_RNI5J797[12] .INIT=20'h555AA;
// @46:230
  ARI1 \sc_r_fwft_RNO[14]  (
	.FCO(sc_r_fwft_RNO_FCO_0[14]),
	.S(sc_r_fwft_5[14]),
	.Y(sc_r_fwft_RNO_Y_0[14]),
	.B(sc_r_fwft_cmb),
	.C(sc_r_fwft_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(sc_r_fwft_cmb_cry_13)
);
defparam \sc_r_fwft_RNO[14] .INIT=20'h46600;
// @46:230
  ARI1 \sc_r_fwft_RNIA2BI7[13]  (
	.FCO(sc_r_fwft_cmb_cry_13),
	.S(sc_r_fwft_5[13]),
	.Y(sc_r_fwft_RNIA2BI7_Y[13]),
	.B(sc_r_fwft_Z[13]),
	.C(GND),
	.D(GND),
	.A(sc_r_fwft_cmb),
	.FCI(sc_r_fwft_cmb_cry_12)
);
defparam \sc_r_fwft_RNIA2BI7[13] .INIT=20'h555AA;
// @46:230
  ARI1 \genblk8.full_r_RNI58UA_0  (
	.FCO(sc_r_cmb_cry_0_cy),
	.S(full_r_RNI58UA_0_S),
	.Y(full_r_RNI58UA_0_Y),
	.B(full_r),
	.C(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk8.full_r_RNI58UA_0 .INIT=20'h44400;
// @46:230
  ARI1 \sc_r_RNIVNE21[0]  (
	.FCO(sc_r_cmb_cry_0),
	.S(sc_r_4[0]),
	.Y(sc_r_RNIVNE21_Y[0]),
	.B(middle_valid),
	.C(fifo_valid),
	.D(EMPTY1),
	.A(sc_r_Z[0]),
	.FCI(sc_r_cmb_cry_0_cy)
);
defparam \sc_r_RNIVNE21[0] .INIT=20'h5F807;
// @46:230
  ARI1 \sc_r_RNIQ8VP1[1]  (
	.FCO(sc_r_cmb_cry_1),
	.S(sc_r_4[1]),
	.Y(sc_r_RNIQ8VP1_Y[1]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[1]),
	.FCI(sc_r_cmb_cry_0)
);
defparam \sc_r_RNIQ8VP1[1] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIMQFH2[2]  (
	.FCO(sc_r_cmb_cry_2),
	.S(sc_r_4[2]),
	.Y(sc_r_RNIMQFH2_Y[2]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[2]),
	.FCI(sc_r_cmb_cry_1)
);
defparam \sc_r_RNIMQFH2[2] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIJD093[3]  (
	.FCO(sc_r_cmb_cry_3),
	.S(sc_r_4[3]),
	.Y(sc_r_RNIJD093_Y[3]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[3]),
	.FCI(sc_r_cmb_cry_2)
);
defparam \sc_r_RNIJD093[3] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIH1H04[4]  (
	.FCO(sc_r_cmb_cry_4),
	.S(sc_r_4[4]),
	.Y(sc_r_RNIH1H04_Y[4]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[4]),
	.FCI(sc_r_cmb_cry_3)
);
defparam \sc_r_RNIH1H04[4] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIGM1O4[5]  (
	.FCO(sc_r_cmb_cry_5),
	.S(sc_r_4[5]),
	.Y(sc_r_RNIGM1O4_Y[5]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[5]),
	.FCI(sc_r_cmb_cry_4)
);
defparam \sc_r_RNIGM1O4[5] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIGCIF5[6]  (
	.FCO(sc_r_cmb_cry_6),
	.S(sc_r_4[6]),
	.Y(sc_r_RNIGCIF5_Y[6]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[6]),
	.FCI(sc_r_cmb_cry_5)
);
defparam \sc_r_RNIGCIF5[6] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIH3376[7]  (
	.FCO(sc_r_cmb_cry_7),
	.S(sc_r_4[7]),
	.Y(sc_r_RNIH3376_Y[7]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[7]),
	.FCI(sc_r_cmb_cry_6)
);
defparam \sc_r_RNIH3376[7] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIJRJU6[8]  (
	.FCO(sc_r_cmb_cry_8),
	.S(sc_r_4[8]),
	.Y(sc_r_RNIJRJU6_Y[8]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[8]),
	.FCI(sc_r_cmb_cry_7)
);
defparam \sc_r_RNIJRJU6[8] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIMK4M7[9]  (
	.FCO(sc_r_cmb_cry_9),
	.S(sc_r_4[9]),
	.Y(sc_r_RNIMK4M7_Y[9]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[9]),
	.FCI(sc_r_cmb_cry_8)
);
defparam \sc_r_RNIMK4M7[9] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNI12PC8[10]  (
	.FCO(sc_r_cmb_cry_10),
	.S(sc_r_4[10]),
	.Y(sc_r_RNI12PC8_Y[10]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[10]),
	.FCI(sc_r_cmb_cry_9)
);
defparam \sc_r_RNI12PC8[10] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIDGD39[11]  (
	.FCO(sc_r_cmb_cry_11),
	.S(sc_r_4[11]),
	.Y(sc_r_RNIDGD39_Y[11]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[11]),
	.FCI(sc_r_cmb_cry_10)
);
defparam \sc_r_RNIDGD39[11] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIQV1Q9[12]  (
	.FCO(sc_r_cmb_cry_12),
	.S(sc_r_4[12]),
	.Y(sc_r_RNIQV1Q9_Y[12]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[12]),
	.FCI(sc_r_cmb_cry_11)
);
defparam \sc_r_RNIQV1Q9[12] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNO[14]  (
	.FCO(sc_r_RNO_FCO_7[14]),
	.S(sc_r_4[14]),
	.Y(sc_r_RNO_Y_7[14]),
	.B(fifo_MEMRE_i),
	.C(sc_r_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(sc_r_cmb_cry_13)
);
defparam \sc_r_RNO[14] .INIT=20'h46600;
// @46:230
  ARI1 \sc_r_RNI8GMGA[13]  (
	.FCO(sc_r_cmb_cry_13),
	.S(sc_r_4[13]),
	.Y(sc_r_RNI8GMGA_Y[13]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[13]),
	.FCI(sc_r_cmb_cry_12)
);
defparam \sc_r_RNI8GMGA[13] .INIT=20'h5EA15;
// @46:644
  ARI1 \memraddr_r_cry_cy[0]  (
	.FCO(memraddr_r_cry_cy),
	.S(memraddr_r_cry_cy_S_2[0]),
	.Y(memraddr_r_cry_cy_Y_2[0]),
	.B(memraddr_r_0_sqmuxa_0_69_a2_0_a3_6),
	.C(memraddr_r_0_sqmuxa_0_69_a2_0_a3_7),
	.D(memraddr_r_0_sqmuxa_0_69_a2_0_a3_8),
	.A(memraddr_r_0_sqmuxa_0_69_a2_0_a3_9),
	.FCI(VCC)
);
defparam \memraddr_r_cry_cy[0] .INIT=20'h47FFF;
// @46:644
  ARI1 \memraddr_r_cry[0]  (
	.FCO(memraddr_r_cry_Z[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_cry_Y_2[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_cy)
);
defparam \memraddr_r_cry[0] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[1]  (
	.FCO(memraddr_r_cry_Z[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_cry_Y_2[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[0])
);
defparam \memraddr_r_cry[1] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[2]  (
	.FCO(memraddr_r_cry_Z[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_cry_Y_2[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[1])
);
defparam \memraddr_r_cry[2] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[3]  (
	.FCO(memraddr_r_cry_Z[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_cry_Y_2[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[2])
);
defparam \memraddr_r_cry[3] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[4]  (
	.FCO(memraddr_r_cry_Z[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_cry_Y_2[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[3])
);
defparam \memraddr_r_cry[4] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[5]  (
	.FCO(memraddr_r_cry_Z[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_cry_Y_2[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[4])
);
defparam \memraddr_r_cry[5] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[6]  (
	.FCO(memraddr_r_cry_Z[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_cry_Y_2[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[5])
);
defparam \memraddr_r_cry[6] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[7]  (
	.FCO(memraddr_r_cry_Z[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_cry_Y_2[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[6])
);
defparam \memraddr_r_cry[7] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[8]  (
	.FCO(memraddr_r_cry_Z[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_cry_Y_2[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[7])
);
defparam \memraddr_r_cry[8] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[9]  (
	.FCO(memraddr_r_cry_Z[9]),
	.S(memraddr_r_s[9]),
	.Y(memraddr_r_cry_Y_2[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[8])
);
defparam \memraddr_r_cry[9] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[10]  (
	.FCO(memraddr_r_cry_Z[10]),
	.S(memraddr_r_s[10]),
	.Y(memraddr_r_cry_Y_2[10]),
	.B(fifo_MEMRADDR[10]),
	.C(memraddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[9])
);
defparam \memraddr_r_cry[10] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[11]  (
	.FCO(memraddr_r_cry_Z[11]),
	.S(memraddr_r_s[11]),
	.Y(memraddr_r_cry_Y_2[11]),
	.B(fifo_MEMRADDR[11]),
	.C(memraddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[10])
);
defparam \memraddr_r_cry[11] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_s[13]  (
	.FCO(memraddr_r_s_FCO_2[13]),
	.S(memraddr_r_s_Z[13]),
	.Y(memraddr_r_s_Y_2[13]),
	.B(fifo_MEMRADDR[13]),
	.C(memraddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[12])
);
defparam \memraddr_r_s[13] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[12]  (
	.FCO(memraddr_r_cry_Z[12]),
	.S(memraddr_r_s[12]),
	.Y(memraddr_r_cry_Y_2[12]),
	.B(fifo_MEMRADDR[12]),
	.C(memraddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[11])
);
defparam \memraddr_r_cry[12] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry_cy[0]  (
	.FCO(memwaddr_r_cry_cy),
	.S(memwaddr_r_cry_cy_S_2[0]),
	.Y(memwaddr_r_cry_cy_Y_2[0]),
	.B(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6),
	.C(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7),
	.D(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8),
	.A(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9),
	.FCI(VCC)
);
defparam \memwaddr_r_cry_cy[0] .INIT=20'h47FFF;
// @46:628
  ARI1 \memwaddr_r_cry[0]  (
	.FCO(memwaddr_r_cry_Z[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_cry_Y_2[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_cy)
);
defparam \memwaddr_r_cry[0] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[1]  (
	.FCO(memwaddr_r_cry_Z[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_cry_Y_2[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[0])
);
defparam \memwaddr_r_cry[1] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[2]  (
	.FCO(memwaddr_r_cry_Z[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_cry_Y_2[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[1])
);
defparam \memwaddr_r_cry[2] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[3]  (
	.FCO(memwaddr_r_cry_Z[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_cry_Y_2[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[2])
);
defparam \memwaddr_r_cry[3] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[4]  (
	.FCO(memwaddr_r_cry_Z[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_cry_Y_2[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[3])
);
defparam \memwaddr_r_cry[4] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[5]  (
	.FCO(memwaddr_r_cry_Z[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_cry_Y_2[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[4])
);
defparam \memwaddr_r_cry[5] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[6]  (
	.FCO(memwaddr_r_cry_Z[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_cry_Y_2[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[5])
);
defparam \memwaddr_r_cry[6] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[7]  (
	.FCO(memwaddr_r_cry_Z[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_cry_Y_2[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[6])
);
defparam \memwaddr_r_cry[7] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[8]  (
	.FCO(memwaddr_r_cry_Z[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_cry_Y_2[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[7])
);
defparam \memwaddr_r_cry[8] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[9]  (
	.FCO(memwaddr_r_cry_Z[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_cry_Y_2[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[8])
);
defparam \memwaddr_r_cry[9] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[10]  (
	.FCO(memwaddr_r_cry_Z[10]),
	.S(memwaddr_r_s[10]),
	.Y(memwaddr_r_cry_Y_2[10]),
	.B(fifo_MEMWADDR[10]),
	.C(memwaddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[9])
);
defparam \memwaddr_r_cry[10] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[11]  (
	.FCO(memwaddr_r_cry_Z[11]),
	.S(memwaddr_r_s[11]),
	.Y(memwaddr_r_cry_Y_2[11]),
	.B(fifo_MEMWADDR[11]),
	.C(memwaddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[10])
);
defparam \memwaddr_r_cry[11] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_s[13]  (
	.FCO(memwaddr_r_s_FCO_2[13]),
	.S(memwaddr_r_s_Z[13]),
	.Y(memwaddr_r_s_Y_2[13]),
	.B(fifo_MEMWADDR[13]),
	.C(memwaddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[12])
);
defparam \memwaddr_r_s[13] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[12]  (
	.FCO(memwaddr_r_cry_Z[12]),
	.S(memwaddr_r_s[12]),
	.Y(memwaddr_r_cry_Y_2[12]),
	.B(fifo_MEMWADDR[12]),
	.C(memwaddr_r_cry_cy_Y_2[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[11])
);
defparam \memwaddr_r_cry[12] .INIT=20'h48800;
// @46:455
  ARI1 un1_sc_r_fwft_cry_0 (
	.FCO(un1_sc_r_fwft_cry_0_Z),
	.S(un1_sc_r_fwft_cry_0_S_2),
	.Y(un1_sc_r_fwft_cry_0_Y_2),
	.B(sc_r_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_sc_r_fwft_cry_0.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_1 (
	.FCO(un1_sc_r_fwft_cry_1_Z),
	.S(un1_sc_r_fwft_cry_1_S_2),
	.Y(un1_sc_r_fwft_cry_1_Y_2),
	.B(sc_r_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_0_Z)
);
defparam un1_sc_r_fwft_cry_1.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_2 (
	.FCO(un1_sc_r_fwft_cry_2_Z),
	.S(un1_sc_r_fwft_cry_2_S_2),
	.Y(un1_sc_r_fwft_cry_2_Y_2),
	.B(sc_r_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_1_Z)
);
defparam un1_sc_r_fwft_cry_2.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_3 (
	.FCO(un1_sc_r_fwft_cry_3_Z),
	.S(un1_sc_r_fwft_cry_3_S_2),
	.Y(un1_sc_r_fwft_cry_3_Y_2),
	.B(sc_r_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_2_Z)
);
defparam un1_sc_r_fwft_cry_3.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_4 (
	.FCO(un1_sc_r_fwft_cry_4_Z),
	.S(un1_sc_r_fwft_cry_4_S_2),
	.Y(un1_sc_r_fwft_cry_4_Y_2),
	.B(sc_r_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_3_Z)
);
defparam un1_sc_r_fwft_cry_4.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_5 (
	.FCO(un1_sc_r_fwft_cry_5_Z),
	.S(un1_sc_r_fwft_cry_5_S_2),
	.Y(un1_sc_r_fwft_cry_5_Y_2),
	.B(sc_r_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_4_Z)
);
defparam un1_sc_r_fwft_cry_5.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_6 (
	.FCO(un1_sc_r_fwft_cry_6_Z),
	.S(un1_sc_r_fwft_cry_6_S_2),
	.Y(un1_sc_r_fwft_cry_6_Y_2),
	.B(sc_r_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_5_Z)
);
defparam un1_sc_r_fwft_cry_6.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_7 (
	.FCO(un1_sc_r_fwft_cry_7_Z),
	.S(un1_sc_r_fwft_cry_7_S_2),
	.Y(un1_sc_r_fwft_cry_7_Y_2),
	.B(sc_r_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_6_Z)
);
defparam un1_sc_r_fwft_cry_7.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_8 (
	.FCO(un1_sc_r_fwft_cry_8_Z),
	.S(un1_sc_r_fwft_cry_8_S_2),
	.Y(un1_sc_r_fwft_cry_8_Y_2),
	.B(sc_r_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_7_Z)
);
defparam un1_sc_r_fwft_cry_8.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_9 (
	.FCO(un1_sc_r_fwft_cry_9_Z),
	.S(un1_sc_r_fwft_cry_9_S_2),
	.Y(un1_sc_r_fwft_cry_9_Y_2),
	.B(sc_r_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_8_Z)
);
defparam un1_sc_r_fwft_cry_9.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_10 (
	.FCO(un1_sc_r_fwft_cry_10_Z),
	.S(un1_sc_r_fwft_cry_10_S_2),
	.Y(un1_sc_r_fwft_cry_10_Y_2),
	.B(sc_r_fwft_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_9_Z)
);
defparam un1_sc_r_fwft_cry_10.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_11 (
	.FCO(un1_sc_r_fwft_cry_11_Z),
	.S(un1_sc_r_fwft_cry_11_S_2),
	.Y(un1_sc_r_fwft_cry_11_Y_2),
	.B(sc_r_fwft_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_10_Z)
);
defparam un1_sc_r_fwft_cry_11.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_12 (
	.FCO(un1_sc_r_fwft_cry_12_Z),
	.S(un1_sc_r_fwft_cry_12_S_2),
	.Y(un1_sc_r_fwft_cry_12_Y_2),
	.B(sc_r_fwft_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_11_Z)
);
defparam un1_sc_r_fwft_cry_12.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_13 (
	.FCO(un1_sc_r_fwft_cry_13_Z),
	.S(un1_sc_r_fwft_cry_13_S_2),
	.Y(un1_sc_r_fwft_cry_13_Y_2),
	.B(sc_r_fwft_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_12_Z)
);
defparam un1_sc_r_fwft_cry_13.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_14 (
	.FCO(un1_sc_r_fwft_cry_14_Z),
	.S(un1_sc_r_fwft_cry_14_S_2),
	.Y(un1_sc_r_fwft_cry_14_Y_2),
	.B(sc_r_fwft_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_13_Z)
);
defparam un1_sc_r_fwft_cry_14.INIT=20'h65500;
// @46:372
  CFG3 \genblk3.sc_r5_0_x2_0_x2  (
	.A(full_r),
	.B(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.C(fifo_MEMRE_i),
	.Y(N_87_i)
);
defparam \genblk3.sc_r5_0_x2_0_x2 .INIT=8'hB4;
// @49:613
  CFG2 \memwaddr_r_cry_cy_RNO[0]  (
	.A(fifo_MEMWADDR[10]),
	.B(fifo_MEMWADDR[11]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6)
);
defparam \memwaddr_r_cry_cy_RNO[0] .INIT=4'h8;
// @49:613
  CFG2 \memraddr_r_cry_cy_RNO[0]  (
	.A(fifo_MEMRADDR[10]),
	.B(fifo_MEMRADDR[11]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_6)
);
defparam \memraddr_r_cry_cy_RNO[0] .INIT=4'h8;
// @46:326
  CFG4 emptyi_10 (
	.A(sc_r_Z[4]),
	.B(sc_r_Z[3]),
	.C(sc_r_Z[2]),
	.D(sc_r_Z[1]),
	.Y(emptyi_10_Z)
);
defparam emptyi_10.INIT=16'h0001;
// @46:326
  CFG4 emptyi_9 (
	.A(sc_r_Z[8]),
	.B(sc_r_Z[7]),
	.C(sc_r_Z[6]),
	.D(sc_r_Z[5]),
	.Y(emptyi_9_Z)
);
defparam emptyi_9.INIT=16'h0001;
// @46:326
  CFG4 emptyi_8 (
	.A(sc_r_Z[12]),
	.B(sc_r_Z[11]),
	.C(sc_r_Z[10]),
	.D(sc_r_Z[9]),
	.Y(emptyi_8_Z)
);
defparam emptyi_8.INIT=16'h0001;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_2[0]  (
	.A(fifo_MEMWADDR[13]),
	.B(fifo_MEMWADDR[12]),
	.C(fifo_MEMWADDR[9]),
	.D(fifo_MEMWADDR[8]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9)
);
defparam \memwaddr_r_cry_cy_RNO_2[0] .INIT=16'h8000;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_1[0]  (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[5]),
	.D(fifo_MEMWADDR[4]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8)
);
defparam \memwaddr_r_cry_cy_RNO_1[0] .INIT=16'h8000;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_0[0]  (
	.A(fifo_MEMWADDR[3]),
	.B(fifo_MEMWADDR[2]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7)
);
defparam \memwaddr_r_cry_cy_RNO_0[0] .INIT=16'h8000;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_2[0]  (
	.A(fifo_MEMRADDR[13]),
	.B(fifo_MEMRADDR[12]),
	.C(fifo_MEMRADDR[9]),
	.D(fifo_MEMRADDR[8]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_9)
);
defparam \memraddr_r_cry_cy_RNO_2[0] .INIT=16'h8000;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_1[0]  (
	.A(fifo_MEMRADDR[3]),
	.B(fifo_MEMRADDR[2]),
	.C(fifo_MEMRADDR[1]),
	.D(fifo_MEMRADDR[0]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_8)
);
defparam \memraddr_r_cry_cy_RNO_1[0] .INIT=16'h8000;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_0[0]  (
	.A(fifo_MEMRADDR[7]),
	.B(fifo_MEMRADDR[6]),
	.C(fifo_MEMRADDR[5]),
	.D(fifo_MEMRADDR[4]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_7)
);
defparam \memraddr_r_cry_cy_RNO_0[0] .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_9  (
	.A(sc_r_fwft_Z[13]),
	.B(sc_r_fwft_Z[12]),
	.C(sc_r_fwft_Z[9]),
	.D(sc_r_fwft_Z[8]),
	.Y(un6_fulli_assertlto13_i_a2_9)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_9 .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_8  (
	.A(sc_r_fwft_Z[7]),
	.B(sc_r_fwft_Z[6]),
	.C(sc_r_fwft_Z[5]),
	.D(sc_r_fwft_Z[4]),
	.Y(un6_fulli_assertlto13_i_a2_8)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_8 .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_7  (
	.A(sc_r_fwft_Z[3]),
	.B(sc_r_fwft_Z[2]),
	.C(sc_r_fwft_Z[1]),
	.D(sc_r_fwft_Z[0]),
	.Y(un6_fulli_assertlto13_i_a2_7)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_7 .INIT=16'h8000;
// @46:326
  CFG4 emptyi_11 (
	.A(sc_r_Z[14]),
	.B(sc_r_Z[13]),
	.C(sc_r_Z[0]),
	.D(emptyi_8_Z),
	.Y(emptyi_11_Z)
);
defparam emptyi_11.INIT=16'h1000;
// @46:465
  CFG3 \genblk6.un6_fulli_assertlto13_i_a2_10  (
	.A(sc_r_fwft_Z[11]),
	.B(sc_r_fwft_Z[10]),
	.C(un6_fulli_assertlto13_i_a2_7),
	.Y(un6_fulli_assertlto13_i_a2_10)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_10 .INIT=8'h80;
// @46:326
  CFG4 emptyi (
	.A(emptyi_11_Z),
	.B(fifo_MEMRE_i),
	.C(emptyi_10_Z),
	.D(emptyi_9_Z),
	.Y(emptyi_Z)
);
defparam emptyi.INIT=16'h8000;
// @46:392
  CFG3 \genblk8.full_r_RNI340O  (
	.A(sc_r_fwft_cmb),
	.B(full_r_RNI58UA_Y),
	.C(EMPTY),
	.Y(N_588_i)
);
defparam \genblk8.full_r_RNI340O .INIT=8'hC6;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto14  (
	.A(un6_fulli_assertlto13_i_a2_9),
	.B(sc_r_fwft_Z[14]),
	.C(un6_fulli_assertlto13_i_a2_10),
	.D(un6_fulli_assertlto13_i_a2_8),
	.Y(un6_fulli_assert)
);
defparam \genblk6.un6_fulli_assertlto14 .INIT=16'h1333;
// @46:493
  CFG4 empty_r_fwft_RNO_0 (
	.A(sc_r_fwft_cmb),
	.B(full_r_RNI58UA_Y),
	.C(empty_top_fwft_r_Z),
	.D(EMPTY),
	.Y(N_31_i)
);
defparam empty_r_fwft_RNO_0.INIT=16'hC666;
// @46:589
  CFG4 un1_sresetn_4_i_0_0 (
	.A(sc_r_fwft_cmb),
	.B(empty_r_fwft_Z),
	.C(full_r_RNI58UA_Y),
	.D(un6_fulli_assert),
	.Y(N_11)
);
defparam un1_sresetn_4_i_0_0.INIT=16'h02D2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_2 */

module COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_2 (
  fwft_Q,
  int_MEMRD_fwft_1,
  EMPTY1,
  sc_r_fwft_cmb,
  fifo_MEMRE_i,
  fifo_valid_1z,
  middle_valid_1z,
  Clock,
  dff_arst,
  EMPTY
)
;
output [11:0] fwft_Q ;
input [11:0] int_MEMRD_fwft_1 ;
input EMPTY1 ;
input sc_r_fwft_cmb ;
output fifo_MEMRE_i ;
output fifo_valid_1z ;
output middle_valid_1z ;
input Clock ;
input dff_arst ;
output EMPTY ;
wire EMPTY1 ;
wire sc_r_fwft_cmb ;
wire fifo_MEMRE_i ;
wire fifo_valid_1z ;
wire middle_valid_1z ;
wire Clock ;
wire dff_arst ;
wire EMPTY ;
wire [11:0] dout_4_Z;
wire [11:0] middle_dout_Z;
wire update_dout_Z ;
wire update_dout_i_0 ;
wire GND ;
wire un4_update_dout_3 ;
wire VCC ;
wire dout_valid_Z ;
wire update_middle_Z ;
wire un4_update_dout_1_2 ;
wire un4_fifo_rd_en_2 ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_RNO (
	.A(update_dout_Z),
	.Y(update_dout_i_0)
);
defparam empty_RNO.INIT=2'h1;
// @45:206
  SLE empty (
	.Q(EMPTY),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_dout_i_0),
	.EN(un4_update_dout_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE dout_valid (
	.Q(dout_valid_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_dout_Z),
	.EN(un4_update_dout_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE middle_valid (
	.Q(middle_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_middle_Z),
	.EN(un4_update_dout_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE fifo_valid (
	.Q(fifo_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fifo_MEMRE_i),
	.EN(un4_fifo_rd_en_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[1]  (
	.Q(fwft_Q[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[1]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[0]  (
	.Q(fwft_Q[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[0]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[11]  (
	.Q(middle_dout_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[11]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[10]  (
	.Q(middle_dout_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[10]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[9]  (
	.Q(middle_dout_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[9]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[8]  (
	.Q(middle_dout_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[8]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[7]  (
	.Q(middle_dout_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[7]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[6]  (
	.Q(middle_dout_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[6]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[5]  (
	.Q(middle_dout_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[5]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[4]  (
	.Q(middle_dout_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[4]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[3]  (
	.Q(middle_dout_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[3]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[2]  (
	.Q(middle_dout_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[2]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[1]  (
	.Q(middle_dout_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[1]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[0]  (
	.Q(middle_dout_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[0]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[11]  (
	.Q(fwft_Q[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[11]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[10]  (
	.Q(fwft_Q[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[10]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[9]  (
	.Q(fwft_Q[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[9]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[8]  (
	.Q(fwft_Q[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[8]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[7]  (
	.Q(fwft_Q[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[7]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[6]  (
	.Q(fwft_Q[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[6]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[5]  (
	.Q(fwft_Q[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[5]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[4]  (
	.Q(fwft_Q[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[4]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[3]  (
	.Q(fwft_Q[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[3]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[2]  (
	.Q(fwft_Q[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[2]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:88
  CFG3 un4_fifo_rd_en (
	.A(update_middle_Z),
	.B(update_dout_Z),
	.C(fifo_MEMRE_i),
	.Y(un4_fifo_rd_en_2)
);
defparam un4_fifo_rd_en.INIT=8'hFE;
// @45:120
  CFG2 un4_update_dout (
	.A(update_dout_Z),
	.B(sc_r_fwft_cmb),
	.Y(un4_update_dout_3)
);
defparam un4_update_dout.INIT=4'hE;
// @45:194
  CFG3 fifo_rd_en_i_0_o2 (
	.A(EMPTY1),
	.B(fifo_valid_1z),
	.C(middle_valid_1z),
	.Y(fifo_MEMRE_i)
);
defparam fifo_rd_en_i_0_o2.INIT=8'h15;
// @45:187
  CFG3 update_middle (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(update_dout_Z),
	.Y(update_middle_Z)
);
defparam update_middle.INIT=8'h82;
// @45:188
  CFG4 update_dout (
	.A(middle_valid_1z),
	.B(sc_r_fwft_cmb),
	.C(dout_valid_Z),
	.D(fifo_valid_1z),
	.Y(update_dout_Z)
);
defparam update_dout.INIT=16'hCF8A;
// @45:120
  CFG2 un4_update_dout_1 (
	.A(update_middle_Z),
	.B(update_dout_Z),
	.Y(un4_update_dout_1_2)
);
defparam un4_update_dout_1.INIT=4'hE;
// @45:281
  CFG3 \dout_4[7]  (
	.A(middle_dout_Z[7]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[7]),
	.Y(dout_4_Z[7])
);
defparam \dout_4[7] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[10]  (
	.A(middle_dout_Z[10]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[10]),
	.Y(dout_4_Z[10])
);
defparam \dout_4[10] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[11]  (
	.A(middle_dout_Z[11]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[11]),
	.Y(dout_4_Z[11])
);
defparam \dout_4[11] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[9]  (
	.A(middle_dout_Z[9]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[9]),
	.Y(dout_4_Z[9])
);
defparam \dout_4[9] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[8]  (
	.A(middle_dout_Z[8]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[8]),
	.Y(dout_4_Z[8])
);
defparam \dout_4[8] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[6]  (
	.A(middle_dout_Z[6]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[6]),
	.Y(dout_4_Z[6])
);
defparam \dout_4[6] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[5]  (
	.A(middle_dout_Z[5]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[5]),
	.Y(dout_4_Z[5])
);
defparam \dout_4[5] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[4]  (
	.A(middle_dout_Z[4]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[4]),
	.Y(dout_4_Z[4])
);
defparam \dout_4[4] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[3]  (
	.A(middle_dout_Z[3]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[3]),
	.Y(dout_4_Z[3])
);
defparam \dout_4[3] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[2]  (
	.A(middle_dout_Z[2]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[2]),
	.Y(dout_4_Z[2])
);
defparam \dout_4[2] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[1]  (
	.A(middle_dout_Z[1]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[1]),
	.Y(dout_4_Z[1])
);
defparam \dout_4[1] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[0]  (
	.A(middle_dout_Z[0]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[0]),
	.Y(dout_4_Z[0])
);
defparam \dout_4[0] .INIT=8'hB8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_2 */

module COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1 (
  RDATA_int,
  Trigger_Unit_3_Output_Data,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  full_r_RNI58UA_Y,
  fifo_MEMRE_i,
  Clock
)
;
output [11:0] RDATA_int ;
input [11:0] Trigger_Unit_3_Output_Data ;
input [13:0] fifo_MEMWADDR ;
input [13:0] fifo_MEMRADDR ;
input full_r_RNI58UA_Y ;
input fifo_MEMRE_i ;
input Clock ;
wire full_r_RNI58UA_Y ;
wire fifo_MEMRE_i ;
wire Clock ;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_A_DOUT_2;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_B_DOUT_2;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_A_DOUT_2;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_B_DOUT_2;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_A_DOUT_2;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_B_DOUT_2;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_A_DOUT_2;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_B_DOUT_2;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_A_DOUT_2;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_B_DOUT_2;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_A_DOUT_2;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_B_DOUT_2;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_A_DOUT_2;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_B_DOUT_2;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_A_DOUT_2;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_B_DOUT_2;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_A_DOUT_2;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_B_DOUT_2;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_A_DOUT_2;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_B_DOUT_2;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_A_DOUT_2;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_B_DOUT_2;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_A_DOUT_2;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_B_DOUT_2;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire VCC ;
wire GND ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_SB_CORRECT_2 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__9_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_SB_CORRECT_2 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__11_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_SB_CORRECT_2 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__5_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_SB_CORRECT_2 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__0_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_SB_CORRECT_2 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__10_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_SB_CORRECT_2 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__3_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_SB_CORRECT_2 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__8_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_SB_CORRECT_2 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__4_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_SB_CORRECT_2 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__2_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_SB_CORRECT_2 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__7_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_SB_CORRECT_2 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__6_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_SB_CORRECT_2 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__1_ ;
// @47:410
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_A_DOUT_2[19:1], RDATA_int[9]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI58UA_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[9]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_B_DOUT_2[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_SB_CORRECT_2),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__9_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9.RAMINDEX="core%16384-16384%16-16%SPEED%0%9%TWO-PORT%ECC_EN-0";
// @47:310
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_A_DOUT_2[19:1], RDATA_int[11]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI58UA_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[11]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_B_DOUT_2[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_SB_CORRECT_2),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__11_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11.RAMINDEX="core%16384-16384%16-16%SPEED%0%11%TWO-PORT%ECC_EN-0";
// @47:285
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_A_DOUT_2[19:1], RDATA_int[5]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI58UA_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[5]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_B_DOUT_2[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_SB_CORRECT_2),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__5_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5.RAMINDEX="core%16384-16384%16-16%SPEED%0%5%TWO-PORT%ECC_EN-0";
// @47:260
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_A_DOUT_2[19:1], RDATA_int[0]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI58UA_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[0]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_B_DOUT_2[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_SB_CORRECT_2),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0.RAMINDEX="core%16384-16384%16-16%SPEED%0%0%TWO-PORT%ECC_EN-0";
// @47:235
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_A_DOUT_2[19:1], RDATA_int[10]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI58UA_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[10]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_B_DOUT_2[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_SB_CORRECT_2),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__10_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10.RAMINDEX="core%16384-16384%16-16%SPEED%0%10%TWO-PORT%ECC_EN-0";
// @47:210
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_A_DOUT_2[19:1], RDATA_int[3]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI58UA_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[3]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_B_DOUT_2[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_SB_CORRECT_2),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__3_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3.RAMINDEX="core%16384-16384%16-16%SPEED%0%3%TWO-PORT%ECC_EN-0";
// @47:185
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_A_DOUT_2[19:1], RDATA_int[8]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI58UA_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[8]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_B_DOUT_2[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_SB_CORRECT_2),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__8_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8.RAMINDEX="core%16384-16384%16-16%SPEED%0%8%TWO-PORT%ECC_EN-0";
// @47:135
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_A_DOUT_2[19:1], RDATA_int[4]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI58UA_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[4]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_B_DOUT_2[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_SB_CORRECT_2),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__4_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4.RAMINDEX="core%16384-16384%16-16%SPEED%0%4%TWO-PORT%ECC_EN-0";
// @47:110
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_A_DOUT_2[19:1], RDATA_int[2]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI58UA_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_B_DOUT_2[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_SB_CORRECT_2),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__2_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2.RAMINDEX="core%16384-16384%16-16%SPEED%0%2%TWO-PORT%ECC_EN-0";
// @47:85
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_A_DOUT_2[19:1], RDATA_int[7]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI58UA_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[7]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_B_DOUT_2[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_SB_CORRECT_2),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__7_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7.RAMINDEX="core%16384-16384%16-16%SPEED%0%7%TWO-PORT%ECC_EN-0";
// @47:60
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_A_DOUT_2[19:1], RDATA_int[6]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI58UA_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[6]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_B_DOUT_2[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_SB_CORRECT_2),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__6_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6.RAMINDEX="core%16384-16384%16-16%SPEED%0%6%TWO-PORT%ECC_EN-0";
// @47:36
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_A_DOUT_2[19:1], RDATA_int[1]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI58UA_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[0]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_B_DOUT_2[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_SB_CORRECT_2),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1.RAMINDEX="core%16384-16384%16-16%SPEED%0%1%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1 */

module COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1 (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  Trigger_Unit_3_Output_Data,
  RDATA_int,
  Clock,
  fifo_MEMRE_i,
  full_r_RNI58UA_Y
)
;
input [13:0] fifo_MEMRADDR ;
input [13:0] fifo_MEMWADDR ;
input [11:0] Trigger_Unit_3_Output_Data ;
output [11:0] RDATA_int ;
input Clock ;
input fifo_MEMRE_i ;
input full_r_RNI58UA_Y ;
wire Clock ;
wire fifo_MEMRE_i ;
wire full_r_RNI58UA_Y ;
wire N_4091 ;
wire N_4092 ;
wire GND ;
wire VCC ;
// @48:53
  COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1 L3_syncnonpipe (
	.RDATA_int(RDATA_int[11:0]),
	.Trigger_Unit_3_Output_Data({Trigger_Unit_3_Output_Data[11:3], N_4092, N_4091, Trigger_Unit_3_Output_Data[0]}),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.full_r_RNI58UA_Y(full_r_RNI58UA_Y),
	.fifo_MEMRE_i(fifo_MEMRE_i),
	.Clock(Clock)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1 */

module COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1 (
  Trigger_Unit_3_Output_Data,
  state_reg_0,
  fwft_Q,
  fwft_Q_r,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  sc_r_fwft_cmb,
  Clock,
  dff_arst
)
;
input [11:0] Trigger_Unit_3_Output_Data ;
input state_reg_0 ;
output [11:0] fwft_Q ;
output [11:0] fwft_Q_r ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
input sc_r_fwft_cmb ;
input Clock ;
input dff_arst ;
wire state_reg_0 ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire sc_r_fwft_cmb ;
wire Clock ;
wire dff_arst ;
wire [11:0] RDATA_r_Z;
wire [11:0] RDATA_int;
wire [11:0] int_MEMRD_fwft_1_Z;
wire [13:0] fifo_MEMRADDR;
wire [13:0] fifo_MEMWADDR;
wire REN_d1_Z ;
wire VCC ;
wire fifo_MEMRE_i ;
wire GND ;
wire re_set_Z ;
wire N_86_i_i ;
wire RDATA_r4 ;
wire fifo_valid ;
wire middle_valid ;
wire EMPTY1 ;
wire EMPTY ;
wire full_r_RNI58UA_Y ;
wire N_4093 ;
wire N_4094 ;
// @49:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fifo_MEMRE_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(REN_d1_Z),
	.EN(N_86_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[7]  (
	.Q(RDATA_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[7]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[6]  (
	.Q(RDATA_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[6]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[5]  (
	.Q(RDATA_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[5]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[4]  (
	.Q(RDATA_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[4]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[3]  (
	.Q(RDATA_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[3]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[2]  (
	.Q(RDATA_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[2]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[1]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[0]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[11]  (
	.Q(RDATA_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[11]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[10]  (
	.Q(RDATA_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[10]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[9]  (
	.Q(RDATA_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[9]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[8]  (
	.Q(RDATA_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[8]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[10]  (
	.Q(fwft_Q_r[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[10]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[9]  (
	.Q(fwft_Q_r[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[9]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[8]  (
	.Q(fwft_Q_r[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[8]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[7]  (
	.Q(fwft_Q_r[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[7]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[6]  (
	.Q(fwft_Q_r[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[6]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[5]  (
	.Q(fwft_Q_r[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[5]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[4]  (
	.Q(fwft_Q_r[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[4]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[3]  (
	.Q(fwft_Q_r[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[3]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[2]  (
	.Q(fwft_Q_r[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[2]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[1]  (
	.Q(fwft_Q_r[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[1]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[0]  (
	.Q(fwft_Q_r[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[0]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1068
  SLE \fwft_Q_r_Z[11]  (
	.Q(fwft_Q_r[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fwft_Q[11]),
	.EN(sc_r_fwft_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1139
  CFG4 \int_MEMRD_fwft_1[7]  (
	.A(RDATA_r_Z[7]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[7]),
	.Y(int_MEMRD_fwft_1_Z[7])
);
defparam \int_MEMRD_fwft_1[7] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[10]  (
	.A(RDATA_r_Z[10]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[10]),
	.Y(int_MEMRD_fwft_1_Z[10])
);
defparam \int_MEMRD_fwft_1[10] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[11]  (
	.A(RDATA_r_Z[11]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[11]),
	.Y(int_MEMRD_fwft_1_Z[11])
);
defparam \int_MEMRD_fwft_1[11] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[9]  (
	.A(RDATA_r_Z[9]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[9]),
	.Y(int_MEMRD_fwft_1_Z[9])
);
defparam \int_MEMRD_fwft_1[9] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[8]  (
	.A(RDATA_r_Z[8]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[8]),
	.Y(int_MEMRD_fwft_1_Z[8])
);
defparam \int_MEMRD_fwft_1[8] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[6]  (
	.A(RDATA_r_Z[6]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[6]),
	.Y(int_MEMRD_fwft_1_Z[6])
);
defparam \int_MEMRD_fwft_1[6] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[5]  (
	.A(RDATA_r_Z[5]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[5]),
	.Y(int_MEMRD_fwft_1_Z[5])
);
defparam \int_MEMRD_fwft_1[5] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[4]  (
	.A(RDATA_r_Z[4]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[4]),
	.Y(int_MEMRD_fwft_1_Z[4])
);
defparam \int_MEMRD_fwft_1[4] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[3]  (
	.A(RDATA_r_Z[3]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[3]),
	.Y(int_MEMRD_fwft_1_Z[3])
);
defparam \int_MEMRD_fwft_1[3] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[2]  (
	.A(RDATA_r_Z[2]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[2]),
	.Y(int_MEMRD_fwft_1_Z[2])
);
defparam \int_MEMRD_fwft_1[2] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[1]  (
	.A(RDATA_r_Z[1]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[1]),
	.Y(int_MEMRD_fwft_1_Z[1])
);
defparam \int_MEMRD_fwft_1[1] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[0]  (
	.A(RDATA_r_Z[0]),
	.B(re_set_Z),
	.C(state_reg_0),
	.D(RDATA_int[0]),
	.Y(int_MEMRD_fwft_1_Z[0])
);
defparam \int_MEMRD_fwft_1[0] .INIT=16'hFB08;
// @49:1060
  CFG2 RDATA_r4_0_a2 (
	.A(fifo_MEMRE_i),
	.B(REN_d1_Z),
	.Y(RDATA_r4)
);
defparam RDATA_r4_0_a2.INIT=4'h4;
// @49:1040
  CFG2 re_set_RNO (
	.A(fifo_MEMRE_i),
	.B(REN_d1_Z),
	.Y(N_86_i_i)
);
defparam re_set_RNO.INIT=4'h6;
// @49:613
  COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_2 \genblk16.fifo_corefifo_sync_scntr  (
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.fifo_valid(fifo_valid),
	.middle_valid(middle_valid),
	.sc_r_fwft_cmb(sc_r_fwft_cmb),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.EMPTY1(EMPTY1),
	.EMPTY(EMPTY),
	.fifo_MEMRE_i(fifo_MEMRE_i),
	.full_r_RNI58UA_Y(full_r_RNI58UA_Y),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @49:984
  COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_2 \genblk17.u_corefifo_fwft  (
	.fwft_Q(fwft_Q[11:0]),
	.int_MEMRD_fwft_1(int_MEMRD_fwft_1_Z[11:0]),
	.EMPTY1(EMPTY1),
	.sc_r_fwft_cmb(sc_r_fwft_cmb),
	.fifo_MEMRE_i(fifo_MEMRE_i),
	.fifo_valid_1z(fifo_valid),
	.middle_valid_1z(middle_valid),
	.Clock(Clock),
	.dff_arst(dff_arst),
	.EMPTY(EMPTY)
);
// @49:1230
  COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1 \genblk22.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.Trigger_Unit_3_Output_Data({Trigger_Unit_3_Output_Data[11:3], N_4094, N_4093, Trigger_Unit_3_Output_Data[0]}),
	.RDATA_int(RDATA_int[11:0]),
	.Clock(Clock),
	.fifo_MEMRE_i(fifo_MEMRE_i),
	.full_r_RNI58UA_Y(full_r_RNI58UA_Y)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1 */

module COREFIFO_C4_1 (
  fwft_Q_r,
  fwft_Q,
  state_reg_0,
  Trigger_Unit_3_Output_Data,
  dff_arst,
  Clock,
  sc_r_fwft_cmb,
  Trigger_Top_Part_0_ALL_FIFO_Enable
)
;
output [11:0] fwft_Q_r ;
output [11:0] fwft_Q ;
input state_reg_0 ;
input [11:0] Trigger_Unit_3_Output_Data ;
input dff_arst ;
input Clock ;
input sc_r_fwft_cmb ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire state_reg_0 ;
wire dff_arst ;
wire Clock ;
wire sc_r_fwft_cmb ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire N_4095 ;
wire N_4096 ;
wire GND ;
wire VCC ;
// @50:149
  COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1 COREFIFO_C4_0 (
	.Trigger_Unit_3_Output_Data({Trigger_Unit_3_Output_Data[11:3], N_4096, N_4095, Trigger_Unit_3_Output_Data[0]}),
	.state_reg_0(state_reg_0),
	.fwft_Q(fwft_Q[11:0]),
	.fwft_Q_r(fwft_Q_r[11:0]),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.sc_r_fwft_cmb(sc_r_fwft_cmb),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_1 */

module work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0 (
  Trigger_Top_Part_0_TRG_Threshold,
  Test_Generator_0_Test_Data_3,
  Trigger_Unit_3_Output_Data,
  Input_Data_Part_0_TRG_Detect_Vector_0,
  Clock,
  dff_arst
)
;
input [11:0] Trigger_Top_Part_0_TRG_Threshold ;
input [11:0] Test_Generator_0_Test_Data_3 ;
output [11:0] Trigger_Unit_3_Output_Data ;
output Input_Data_Part_0_TRG_Detect_Vector_0 ;
input Clock ;
input dff_arst ;
wire Input_Data_Part_0_TRG_Detect_Vector_0 ;
wire Clock ;
wire dff_arst ;
wire [11:0] Input_Data_2_1_Z;
wire [11:0] Input_Data_1_0_Z;
wire un1_input_data ;
wire un1_input_data_i ;
wire VCC ;
wire GND ;
wire un1_input_data_cry_0 ;
wire un1_input_data_cry_0_S_3 ;
wire un1_input_data_cry_0_Y_3 ;
wire un1_input_data_cry_1 ;
wire un1_input_data_cry_1_S_3 ;
wire un1_input_data_cry_1_Y_3 ;
wire un1_input_data_cry_2 ;
wire un1_input_data_cry_2_S_3 ;
wire un1_input_data_cry_2_Y_3 ;
wire un1_input_data_cry_3 ;
wire un1_input_data_cry_3_S_3 ;
wire un1_input_data_cry_3_Y_3 ;
wire un1_input_data_cry_4 ;
wire un1_input_data_cry_4_S_3 ;
wire un1_input_data_cry_4_Y_3 ;
wire un1_input_data_cry_5 ;
wire un1_input_data_cry_5_S_3 ;
wire un1_input_data_cry_5_Y_3 ;
wire un1_input_data_cry_6 ;
wire un1_input_data_cry_6_S_3 ;
wire un1_input_data_cry_6_Y_3 ;
wire un1_input_data_cry_7 ;
wire un1_input_data_cry_7_S_3 ;
wire un1_input_data_cry_7_Y_3 ;
wire un1_input_data_cry_8 ;
wire un1_input_data_cry_8_S_3 ;
wire un1_input_data_cry_8_Y_3 ;
wire un1_input_data_cry_9 ;
wire un1_input_data_cry_9_S_3 ;
wire un1_input_data_cry_9_Y_3 ;
wire un1_input_data_cry_10 ;
wire un1_input_data_cry_10_S_3 ;
wire un1_input_data_cry_10_Y_3 ;
wire un1_input_data_cry_11_S_3 ;
wire un1_input_data_cry_11_Y_3 ;
wire N_42 ;
wire N_41 ;
  CFG1 TRG_Unit_Detect_RNO (
	.A(un1_input_data),
	.Y(un1_input_data_i)
);
defparam TRG_Unit_Detect_RNO.INIT=2'h1;
// @102:98
  SLE TRG_Unit_Detect (
	.Q(Input_Data_Part_0_TRG_Detect_Vector_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_input_data_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[4]  (
	.Q(Trigger_Unit_3_Output_Data[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[4]  (
	.Q(Input_Data_2_1_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[4]  (
	.Q(Input_Data_1_0_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[3]  (
	.Q(Trigger_Unit_3_Output_Data[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[3]  (
	.Q(Input_Data_2_1_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[3]  (
	.Q(Input_Data_1_0_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[0]  (
	.Q(Trigger_Unit_3_Output_Data[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[0]  (
	.Q(Input_Data_2_1_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[0]  (
	.Q(Input_Data_1_0_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[9]  (
	.Q(Trigger_Unit_3_Output_Data[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[9]  (
	.Q(Input_Data_2_1_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[9]  (
	.Q(Input_Data_1_0_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_3[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[8]  (
	.Q(Trigger_Unit_3_Output_Data[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[8]  (
	.Q(Input_Data_2_1_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[8]  (
	.Q(Input_Data_1_0_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_3[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[7]  (
	.Q(Trigger_Unit_3_Output_Data[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[7]  (
	.Q(Input_Data_2_1_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[7]  (
	.Q(Input_Data_1_0_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_3[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[6]  (
	.Q(Trigger_Unit_3_Output_Data[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[6]  (
	.Q(Input_Data_2_1_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[6]  (
	.Q(Input_Data_1_0_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_3[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[5]  (
	.Q(Trigger_Unit_3_Output_Data[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[5]  (
	.Q(Input_Data_2_1_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[5]  (
	.Q(Input_Data_1_0_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_3[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[11]  (
	.Q(Trigger_Unit_3_Output_Data[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[11]  (
	.Q(Input_Data_2_1_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[11]  (
	.Q(Input_Data_1_0_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_3[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[10]  (
	.Q(Trigger_Unit_3_Output_Data[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[10]  (
	.Q(Input_Data_2_1_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[10]  (
	.Q(Input_Data_1_0_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_3[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_0  (
	.FCO(un1_input_data_cry_0),
	.S(un1_input_data_cry_0_S_3),
	.Y(un1_input_data_cry_0_Y_3),
	.B(Test_Generator_0_Test_Data_3[0]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[0]),
	.FCI(GND)
);
defparam \Threshold_Comparator.un1_input_data_cry_0 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_1  (
	.FCO(un1_input_data_cry_1),
	.S(un1_input_data_cry_1_S_3),
	.Y(un1_input_data_cry_1_Y_3),
	.B(Test_Generator_0_Test_Data_3[0]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[1]),
	.FCI(un1_input_data_cry_0)
);
defparam \Threshold_Comparator.un1_input_data_cry_1 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_2  (
	.FCO(un1_input_data_cry_2),
	.S(un1_input_data_cry_2_S_3),
	.Y(un1_input_data_cry_2_Y_3),
	.B(Trigger_Top_Part_0_TRG_Threshold[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_input_data_cry_1)
);
defparam \Threshold_Comparator.un1_input_data_cry_2 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_3  (
	.FCO(un1_input_data_cry_3),
	.S(un1_input_data_cry_3_S_3),
	.Y(un1_input_data_cry_3_Y_3),
	.B(Test_Generator_0_Test_Data_3[3]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[3]),
	.FCI(un1_input_data_cry_2)
);
defparam \Threshold_Comparator.un1_input_data_cry_3 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_4  (
	.FCO(un1_input_data_cry_4),
	.S(un1_input_data_cry_4_S_3),
	.Y(un1_input_data_cry_4_Y_3),
	.B(Test_Generator_0_Test_Data_3[4]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[4]),
	.FCI(un1_input_data_cry_3)
);
defparam \Threshold_Comparator.un1_input_data_cry_4 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_5  (
	.FCO(un1_input_data_cry_5),
	.S(un1_input_data_cry_5_S_3),
	.Y(un1_input_data_cry_5_Y_3),
	.B(Test_Generator_0_Test_Data_3[5]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[5]),
	.FCI(un1_input_data_cry_4)
);
defparam \Threshold_Comparator.un1_input_data_cry_5 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_6  (
	.FCO(un1_input_data_cry_6),
	.S(un1_input_data_cry_6_S_3),
	.Y(un1_input_data_cry_6_Y_3),
	.B(Test_Generator_0_Test_Data_3[6]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[6]),
	.FCI(un1_input_data_cry_5)
);
defparam \Threshold_Comparator.un1_input_data_cry_6 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_7  (
	.FCO(un1_input_data_cry_7),
	.S(un1_input_data_cry_7_S_3),
	.Y(un1_input_data_cry_7_Y_3),
	.B(Test_Generator_0_Test_Data_3[7]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[7]),
	.FCI(un1_input_data_cry_6)
);
defparam \Threshold_Comparator.un1_input_data_cry_7 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_8  (
	.FCO(un1_input_data_cry_8),
	.S(un1_input_data_cry_8_S_3),
	.Y(un1_input_data_cry_8_Y_3),
	.B(Test_Generator_0_Test_Data_3[8]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[8]),
	.FCI(un1_input_data_cry_7)
);
defparam \Threshold_Comparator.un1_input_data_cry_8 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_9  (
	.FCO(un1_input_data_cry_9),
	.S(un1_input_data_cry_9_S_3),
	.Y(un1_input_data_cry_9_Y_3),
	.B(Test_Generator_0_Test_Data_3[9]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[9]),
	.FCI(un1_input_data_cry_8)
);
defparam \Threshold_Comparator.un1_input_data_cry_9 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_10  (
	.FCO(un1_input_data_cry_10),
	.S(un1_input_data_cry_10_S_3),
	.Y(un1_input_data_cry_10_Y_3),
	.B(Test_Generator_0_Test_Data_3[10]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[10]),
	.FCI(un1_input_data_cry_9)
);
defparam \Threshold_Comparator.un1_input_data_cry_10 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_11  (
	.FCO(un1_input_data),
	.S(un1_input_data_cry_11_S_3),
	.Y(un1_input_data_cry_11_Y_3),
	.B(Test_Generator_0_Test_Data_3[11]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[11]),
	.FCI(un1_input_data_cry_10)
);
defparam \Threshold_Comparator.un1_input_data_cry_11 .INIT=20'h5AA55;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0 */

module work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2 (
  Trigger_Top_Part_0_TRG_Threshold,
  Trigger_Unit_2_Output_Data,
  Test_Generator_0_Test_Data_2,
  Input_Data_Part_0_TRG_Detect_Vector_0,
  Clock,
  dff_arst
)
;
input [11:0] Trigger_Top_Part_0_TRG_Threshold ;
output [11:1] Trigger_Unit_2_Output_Data ;
input [11:1] Test_Generator_0_Test_Data_2 ;
output Input_Data_Part_0_TRG_Detect_Vector_0 ;
input Clock ;
input dff_arst ;
wire Input_Data_Part_0_TRG_Detect_Vector_0 ;
wire Clock ;
wire dff_arst ;
wire [1:1] Input_Data_2_1_Z;
wire [1:1] Input_Data_1_0_Z;
wire [11:3] Input_Data_2_1_0;
wire [11:3] Input_Data_1_0_0;
wire un1_input_data ;
wire un1_input_data_i ;
wire VCC ;
wire GND ;
wire un1_input_data_cry_0 ;
wire un1_input_data_cry_0_S_4 ;
wire un1_input_data_cry_0_Y_4 ;
wire un1_input_data_cry_1 ;
wire un1_input_data_cry_1_S_4 ;
wire un1_input_data_cry_1_Y_4 ;
wire un1_input_data_cry_2 ;
wire un1_input_data_cry_2_S_4 ;
wire un1_input_data_cry_2_Y_4 ;
wire un1_input_data_cry_3 ;
wire un1_input_data_cry_3_S_4 ;
wire un1_input_data_cry_3_Y_4 ;
wire un1_input_data_cry_4 ;
wire un1_input_data_cry_4_S_4 ;
wire un1_input_data_cry_4_Y_4 ;
wire un1_input_data_cry_5 ;
wire un1_input_data_cry_5_S_4 ;
wire un1_input_data_cry_5_Y_4 ;
wire un1_input_data_cry_6 ;
wire un1_input_data_cry_6_S_4 ;
wire un1_input_data_cry_6_Y_4 ;
wire un1_input_data_cry_7 ;
wire un1_input_data_cry_7_S_4 ;
wire un1_input_data_cry_7_Y_4 ;
wire un1_input_data_cry_8 ;
wire un1_input_data_cry_8_S_4 ;
wire un1_input_data_cry_8_Y_4 ;
wire un1_input_data_cry_9 ;
wire un1_input_data_cry_9_S_4 ;
wire un1_input_data_cry_9_Y_4 ;
wire un1_input_data_cry_10 ;
wire un1_input_data_cry_10_S_4 ;
wire un1_input_data_cry_10_Y_4 ;
wire un1_input_data_cry_11_S_4 ;
wire un1_input_data_cry_11_Y_4 ;
wire N_42 ;
wire N_41 ;
  CFG1 TRG_Unit_Detect_RNO (
	.A(un1_input_data),
	.Y(un1_input_data_i)
);
defparam TRG_Unit_Detect_RNO.INIT=2'h1;
// @102:78
  SLE \Input_Data_2_1[1]  (
	.Q(Input_Data_2_1_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[1]  (
	.Q(Input_Data_1_0_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:98
  SLE TRG_Unit_Detect (
	.Q(Input_Data_Part_0_TRG_Detect_Vector_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_input_data_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[6]  (
	.Q(Input_Data_2_1_0[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[6]  (
	.Q(Input_Data_1_0_0[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_2[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[5]  (
	.Q(Trigger_Unit_2_Output_Data[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[5]  (
	.Q(Input_Data_2_1_0[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[5]  (
	.Q(Input_Data_1_0_0[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_2[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[4]  (
	.Q(Trigger_Unit_2_Output_Data[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[4]  (
	.Q(Input_Data_2_1_0[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[4]  (
	.Q(Input_Data_1_0_0[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_2[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[3]  (
	.Q(Trigger_Unit_2_Output_Data[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[3]  (
	.Q(Input_Data_2_1_0[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[3]  (
	.Q(Input_Data_1_0_0[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[1]  (
	.Q(Trigger_Unit_2_Output_Data[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[11]  (
	.Q(Input_Data_2_1_0[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_0[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[11]  (
	.Q(Input_Data_1_0_0[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_2[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[10]  (
	.Q(Trigger_Unit_2_Output_Data[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_0[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[10]  (
	.Q(Input_Data_2_1_0[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_0[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[10]  (
	.Q(Input_Data_1_0_0[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_2[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[9]  (
	.Q(Trigger_Unit_2_Output_Data[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_0[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[9]  (
	.Q(Input_Data_2_1_0[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_0[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[9]  (
	.Q(Input_Data_1_0_0[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_2[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[8]  (
	.Q(Trigger_Unit_2_Output_Data[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[8]  (
	.Q(Input_Data_2_1_0[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[8]  (
	.Q(Input_Data_1_0_0[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_2[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[7]  (
	.Q(Trigger_Unit_2_Output_Data[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[7]  (
	.Q(Input_Data_2_1_0[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[7]  (
	.Q(Input_Data_1_0_0[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_2[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[6]  (
	.Q(Trigger_Unit_2_Output_Data[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[11]  (
	.Q(Trigger_Unit_2_Output_Data[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_0[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_0  (
	.FCO(un1_input_data_cry_0),
	.S(un1_input_data_cry_0_S_4),
	.Y(un1_input_data_cry_0_Y_4),
	.B(Trigger_Top_Part_0_TRG_Threshold[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \Threshold_Comparator.un1_input_data_cry_0 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_1  (
	.FCO(un1_input_data_cry_1),
	.S(un1_input_data_cry_1_S_4),
	.Y(un1_input_data_cry_1_Y_4),
	.B(Test_Generator_0_Test_Data_2[1]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[1]),
	.FCI(un1_input_data_cry_0)
);
defparam \Threshold_Comparator.un1_input_data_cry_1 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_2  (
	.FCO(un1_input_data_cry_2),
	.S(un1_input_data_cry_2_S_4),
	.Y(un1_input_data_cry_2_Y_4),
	.B(Trigger_Top_Part_0_TRG_Threshold[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_input_data_cry_1)
);
defparam \Threshold_Comparator.un1_input_data_cry_2 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_3  (
	.FCO(un1_input_data_cry_3),
	.S(un1_input_data_cry_3_S_4),
	.Y(un1_input_data_cry_3_Y_4),
	.B(Test_Generator_0_Test_Data_2[3]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[3]),
	.FCI(un1_input_data_cry_2)
);
defparam \Threshold_Comparator.un1_input_data_cry_3 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_4  (
	.FCO(un1_input_data_cry_4),
	.S(un1_input_data_cry_4_S_4),
	.Y(un1_input_data_cry_4_Y_4),
	.B(Test_Generator_0_Test_Data_2[4]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[4]),
	.FCI(un1_input_data_cry_3)
);
defparam \Threshold_Comparator.un1_input_data_cry_4 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_5  (
	.FCO(un1_input_data_cry_5),
	.S(un1_input_data_cry_5_S_4),
	.Y(un1_input_data_cry_5_Y_4),
	.B(Test_Generator_0_Test_Data_2[5]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[5]),
	.FCI(un1_input_data_cry_4)
);
defparam \Threshold_Comparator.un1_input_data_cry_5 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_6  (
	.FCO(un1_input_data_cry_6),
	.S(un1_input_data_cry_6_S_4),
	.Y(un1_input_data_cry_6_Y_4),
	.B(Test_Generator_0_Test_Data_2[6]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[6]),
	.FCI(un1_input_data_cry_5)
);
defparam \Threshold_Comparator.un1_input_data_cry_6 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_7  (
	.FCO(un1_input_data_cry_7),
	.S(un1_input_data_cry_7_S_4),
	.Y(un1_input_data_cry_7_Y_4),
	.B(Test_Generator_0_Test_Data_2[7]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[7]),
	.FCI(un1_input_data_cry_6)
);
defparam \Threshold_Comparator.un1_input_data_cry_7 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_8  (
	.FCO(un1_input_data_cry_8),
	.S(un1_input_data_cry_8_S_4),
	.Y(un1_input_data_cry_8_Y_4),
	.B(Test_Generator_0_Test_Data_2[8]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[8]),
	.FCI(un1_input_data_cry_7)
);
defparam \Threshold_Comparator.un1_input_data_cry_8 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_9  (
	.FCO(un1_input_data_cry_9),
	.S(un1_input_data_cry_9_S_4),
	.Y(un1_input_data_cry_9_Y_4),
	.B(Test_Generator_0_Test_Data_2[9]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[9]),
	.FCI(un1_input_data_cry_8)
);
defparam \Threshold_Comparator.un1_input_data_cry_9 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_10  (
	.FCO(un1_input_data_cry_10),
	.S(un1_input_data_cry_10_S_4),
	.Y(un1_input_data_cry_10_Y_4),
	.B(Test_Generator_0_Test_Data_2[10]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[10]),
	.FCI(un1_input_data_cry_9)
);
defparam \Threshold_Comparator.un1_input_data_cry_10 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_11  (
	.FCO(un1_input_data),
	.S(un1_input_data_cry_11_S_4),
	.Y(un1_input_data_cry_11_Y_4),
	.B(Test_Generator_0_Test_Data_2[11]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[11]),
	.FCI(un1_input_data_cry_10)
);
defparam \Threshold_Comparator.un1_input_data_cry_11 .INIT=20'h5AA55;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2 */

module work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1 (
  Trigger_Top_Part_0_TRG_Threshold,
  Trigger_Unit_1_Output_Data,
  Test_Generator_0_Test_Data_1,
  Input_Data_Part_0_TRG_Detect_Vector_0,
  Clock,
  dff_arst
)
;
input [11:0] Trigger_Top_Part_0_TRG_Threshold ;
output [11:0] Trigger_Unit_1_Output_Data ;
input [11:0] Test_Generator_0_Test_Data_1 ;
output Input_Data_Part_0_TRG_Detect_Vector_0 ;
input Clock ;
input dff_arst ;
wire Input_Data_Part_0_TRG_Detect_Vector_0 ;
wire Clock ;
wire dff_arst ;
wire [11:3] Input_Data_1_0_1;
wire [0:0] Input_Data_2_1_0;
wire [0:0] Input_Data_1_0_0;
wire [11:3] Input_Data_2_1_1;
wire un1_input_data ;
wire un1_input_data_i ;
wire VCC ;
wire GND ;
wire un1_input_data_cry_0 ;
wire un1_input_data_cry_0_S_5 ;
wire un1_input_data_cry_0_Y_5 ;
wire un1_input_data_cry_1 ;
wire un1_input_data_cry_1_S_5 ;
wire un1_input_data_cry_1_Y_5 ;
wire un1_input_data_cry_2 ;
wire un1_input_data_cry_2_S_5 ;
wire un1_input_data_cry_2_Y_5 ;
wire un1_input_data_cry_3 ;
wire un1_input_data_cry_3_S_5 ;
wire un1_input_data_cry_3_Y_5 ;
wire un1_input_data_cry_4 ;
wire un1_input_data_cry_4_S_5 ;
wire un1_input_data_cry_4_Y_5 ;
wire un1_input_data_cry_5 ;
wire un1_input_data_cry_5_S_5 ;
wire un1_input_data_cry_5_Y_5 ;
wire un1_input_data_cry_6 ;
wire un1_input_data_cry_6_S_5 ;
wire un1_input_data_cry_6_Y_5 ;
wire un1_input_data_cry_7 ;
wire un1_input_data_cry_7_S_5 ;
wire un1_input_data_cry_7_Y_5 ;
wire un1_input_data_cry_8 ;
wire un1_input_data_cry_8_S_5 ;
wire un1_input_data_cry_8_Y_5 ;
wire un1_input_data_cry_9 ;
wire un1_input_data_cry_9_S_5 ;
wire un1_input_data_cry_9_Y_5 ;
wire un1_input_data_cry_10 ;
wire un1_input_data_cry_10_S_5 ;
wire un1_input_data_cry_10_Y_5 ;
wire un1_input_data_cry_11_S_5 ;
wire un1_input_data_cry_11_Y_5 ;
wire N_440 ;
wire N_439 ;
wire N_438 ;
wire N_42 ;
wire N_41 ;
  CFG1 TRG_Unit_Detect_RNO (
	.A(un1_input_data),
	.Y(un1_input_data_i)
);
defparam TRG_Unit_Detect_RNO.INIT=2'h1;
// @102:78
  SLE \Input_Data_1_0[3]  (
	.Q(Input_Data_1_0_1[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[0]  (
	.Q(Trigger_Unit_1_Output_Data[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[0]  (
	.Q(Input_Data_2_1_0[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[0]  (
	.Q(Input_Data_1_0_0[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:98
  SLE TRG_Unit_Detect (
	.Q(Input_Data_Part_0_TRG_Detect_Vector_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_input_data_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[8]  (
	.Q(Input_Data_1_0_1[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_1[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[7]  (
	.Q(Trigger_Unit_1_Output_Data[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[7]  (
	.Q(Input_Data_2_1_1[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[7]  (
	.Q(Input_Data_1_0_1[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[6]  (
	.Q(Trigger_Unit_1_Output_Data[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[6]  (
	.Q(Input_Data_2_1_1[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[6]  (
	.Q(Input_Data_1_0_1[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[5]  (
	.Q(Trigger_Unit_1_Output_Data[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[5]  (
	.Q(Input_Data_2_1_1[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[5]  (
	.Q(Input_Data_1_0_1[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[4]  (
	.Q(Trigger_Unit_1_Output_Data[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[4]  (
	.Q(Input_Data_2_1_1[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[4]  (
	.Q(Input_Data_1_0_1[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[3]  (
	.Q(Trigger_Unit_1_Output_Data[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[3]  (
	.Q(Input_Data_2_1_1[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[11]  (
	.Q(Trigger_Unit_1_Output_Data[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_1[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[11]  (
	.Q(Input_Data_2_1_1[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_1[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[11]  (
	.Q(Input_Data_1_0_1[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_1[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[10]  (
	.Q(Trigger_Unit_1_Output_Data[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_1[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[10]  (
	.Q(Input_Data_2_1_1[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_1[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[10]  (
	.Q(Input_Data_1_0_1[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_1[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[9]  (
	.Q(Trigger_Unit_1_Output_Data[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_1[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[9]  (
	.Q(Input_Data_2_1_1[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_1[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[9]  (
	.Q(Input_Data_1_0_1[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_1[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[8]  (
	.Q(Trigger_Unit_1_Output_Data[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_1[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[8]  (
	.Q(Input_Data_2_1_1[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_1[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_0  (
	.FCO(un1_input_data_cry_0),
	.S(un1_input_data_cry_0_S_5),
	.Y(un1_input_data_cry_0_Y_5),
	.B(Test_Generator_0_Test_Data_1[0]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[0]),
	.FCI(GND)
);
defparam \Threshold_Comparator.un1_input_data_cry_0 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_1  (
	.FCO(un1_input_data_cry_1),
	.S(un1_input_data_cry_1_S_5),
	.Y(un1_input_data_cry_1_Y_5),
	.B(Trigger_Top_Part_0_TRG_Threshold[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_input_data_cry_0)
);
defparam \Threshold_Comparator.un1_input_data_cry_1 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_2  (
	.FCO(un1_input_data_cry_2),
	.S(un1_input_data_cry_2_S_5),
	.Y(un1_input_data_cry_2_Y_5),
	.B(Trigger_Top_Part_0_TRG_Threshold[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_input_data_cry_1)
);
defparam \Threshold_Comparator.un1_input_data_cry_2 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_3  (
	.FCO(un1_input_data_cry_3),
	.S(un1_input_data_cry_3_S_5),
	.Y(un1_input_data_cry_3_Y_5),
	.B(Test_Generator_0_Test_Data_1[3]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[3]),
	.FCI(un1_input_data_cry_2)
);
defparam \Threshold_Comparator.un1_input_data_cry_3 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_4  (
	.FCO(un1_input_data_cry_4),
	.S(un1_input_data_cry_4_S_5),
	.Y(un1_input_data_cry_4_Y_5),
	.B(Test_Generator_0_Test_Data_1[4]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[4]),
	.FCI(un1_input_data_cry_3)
);
defparam \Threshold_Comparator.un1_input_data_cry_4 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_5  (
	.FCO(un1_input_data_cry_5),
	.S(un1_input_data_cry_5_S_5),
	.Y(un1_input_data_cry_5_Y_5),
	.B(Test_Generator_0_Test_Data_1[5]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[5]),
	.FCI(un1_input_data_cry_4)
);
defparam \Threshold_Comparator.un1_input_data_cry_5 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_6  (
	.FCO(un1_input_data_cry_6),
	.S(un1_input_data_cry_6_S_5),
	.Y(un1_input_data_cry_6_Y_5),
	.B(Test_Generator_0_Test_Data_1[6]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[6]),
	.FCI(un1_input_data_cry_5)
);
defparam \Threshold_Comparator.un1_input_data_cry_6 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_7  (
	.FCO(un1_input_data_cry_7),
	.S(un1_input_data_cry_7_S_5),
	.Y(un1_input_data_cry_7_Y_5),
	.B(Test_Generator_0_Test_Data_1[7]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[7]),
	.FCI(un1_input_data_cry_6)
);
defparam \Threshold_Comparator.un1_input_data_cry_7 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_8  (
	.FCO(un1_input_data_cry_8),
	.S(un1_input_data_cry_8_S_5),
	.Y(un1_input_data_cry_8_Y_5),
	.B(Test_Generator_0_Test_Data_1[8]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[8]),
	.FCI(un1_input_data_cry_7)
);
defparam \Threshold_Comparator.un1_input_data_cry_8 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_9  (
	.FCO(un1_input_data_cry_9),
	.S(un1_input_data_cry_9_S_5),
	.Y(un1_input_data_cry_9_Y_5),
	.B(Test_Generator_0_Test_Data_1[9]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[9]),
	.FCI(un1_input_data_cry_8)
);
defparam \Threshold_Comparator.un1_input_data_cry_9 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_10  (
	.FCO(un1_input_data_cry_10),
	.S(un1_input_data_cry_10_S_5),
	.Y(un1_input_data_cry_10_Y_5),
	.B(Test_Generator_0_Test_Data_1[10]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[10]),
	.FCI(un1_input_data_cry_9)
);
defparam \Threshold_Comparator.un1_input_data_cry_10 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_11  (
	.FCO(un1_input_data),
	.S(un1_input_data_cry_11_S_5),
	.Y(un1_input_data_cry_11_Y_5),
	.B(Test_Generator_0_Test_Data_1[11]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[11]),
	.FCI(un1_input_data_cry_10)
);
defparam \Threshold_Comparator.un1_input_data_cry_11 .INIT=20'h5AA55;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1 */

module work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0 (
  Trigger_Top_Part_0_TRG_Threshold,
  Test_Generator_0_Test_Data_0,
  Trigger_Unit_0_Output_Data,
  Input_Data_Part_0_TRG_Detect_Vector_0,
  Clock,
  dff_arst
)
;
input [11:0] Trigger_Top_Part_0_TRG_Threshold ;
input [11:3] Test_Generator_0_Test_Data_0 ;
output [11:3] Trigger_Unit_0_Output_Data ;
output Input_Data_Part_0_TRG_Detect_Vector_0 ;
input Clock ;
input dff_arst ;
wire Input_Data_Part_0_TRG_Detect_Vector_0 ;
wire Clock ;
wire dff_arst ;
wire [11:3] Input_Data_2_1_2;
wire [11:3] Input_Data_1_0_2;
wire un1_input_data ;
wire un1_input_data_i ;
wire VCC ;
wire GND ;
wire un1_input_data_cry_0 ;
wire un1_input_data_cry_0_S_6 ;
wire un1_input_data_cry_0_Y_6 ;
wire un1_input_data_cry_1 ;
wire un1_input_data_cry_1_S_6 ;
wire un1_input_data_cry_1_Y_6 ;
wire un1_input_data_cry_2 ;
wire un1_input_data_cry_2_S_6 ;
wire un1_input_data_cry_2_Y_6 ;
wire un1_input_data_cry_3 ;
wire un1_input_data_cry_3_S_6 ;
wire un1_input_data_cry_3_Y_6 ;
wire un1_input_data_cry_4 ;
wire un1_input_data_cry_4_S_6 ;
wire un1_input_data_cry_4_Y_6 ;
wire un1_input_data_cry_5 ;
wire un1_input_data_cry_5_S_6 ;
wire un1_input_data_cry_5_Y_6 ;
wire un1_input_data_cry_6 ;
wire un1_input_data_cry_6_S_6 ;
wire un1_input_data_cry_6_Y_6 ;
wire un1_input_data_cry_7 ;
wire un1_input_data_cry_7_S_6 ;
wire un1_input_data_cry_7_Y_6 ;
wire un1_input_data_cry_8 ;
wire un1_input_data_cry_8_S_6 ;
wire un1_input_data_cry_8_Y_6 ;
wire un1_input_data_cry_9 ;
wire un1_input_data_cry_9_S_6 ;
wire un1_input_data_cry_9_Y_6 ;
wire un1_input_data_cry_10 ;
wire un1_input_data_cry_10_S_6 ;
wire un1_input_data_cry_10_Y_6 ;
wire un1_input_data_cry_11_S_6 ;
wire un1_input_data_cry_11_Y_6 ;
wire N_48 ;
wire N_47 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
  CFG1 TRG_Unit_Detect_RNO (
	.A(un1_input_data),
	.Y(un1_input_data_i)
);
defparam TRG_Unit_Detect_RNO.INIT=2'h1;
// @102:98
  SLE TRG_Unit_Detect (
	.Q(Input_Data_Part_0_TRG_Detect_Vector_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_input_data_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[7]  (
	.Q(Trigger_Unit_0_Output_Data[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_2[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[7]  (
	.Q(Input_Data_2_1_2[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_2[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[7]  (
	.Q(Input_Data_1_0_2[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[6]  (
	.Q(Trigger_Unit_0_Output_Data[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_2[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[6]  (
	.Q(Input_Data_2_1_2[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_2[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[6]  (
	.Q(Input_Data_1_0_2[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[5]  (
	.Q(Trigger_Unit_0_Output_Data[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_2[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[5]  (
	.Q(Input_Data_2_1_2[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_2[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[5]  (
	.Q(Input_Data_1_0_2[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[4]  (
	.Q(Trigger_Unit_0_Output_Data[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_2[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[4]  (
	.Q(Input_Data_2_1_2[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_2[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[4]  (
	.Q(Input_Data_1_0_2[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[3]  (
	.Q(Trigger_Unit_0_Output_Data[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[3]  (
	.Q(Input_Data_2_1_2[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[3]  (
	.Q(Input_Data_1_0_2[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[11]  (
	.Q(Trigger_Unit_0_Output_Data[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_2[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[11]  (
	.Q(Input_Data_2_1_2[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_2[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[11]  (
	.Q(Input_Data_1_0_2[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_0[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[10]  (
	.Q(Trigger_Unit_0_Output_Data[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_2[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[10]  (
	.Q(Input_Data_2_1_2[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_2[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[10]  (
	.Q(Input_Data_1_0_2[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_0[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[9]  (
	.Q(Trigger_Unit_0_Output_Data[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_2[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[9]  (
	.Q(Input_Data_2_1_2[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_2[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[9]  (
	.Q(Input_Data_1_0_2[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_0[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[8]  (
	.Q(Trigger_Unit_0_Output_Data[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_2[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[8]  (
	.Q(Input_Data_2_1_2[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_2[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[8]  (
	.Q(Input_Data_1_0_2[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_0  (
	.FCO(un1_input_data_cry_0),
	.S(un1_input_data_cry_0_S_6),
	.Y(un1_input_data_cry_0_Y_6),
	.B(Trigger_Top_Part_0_TRG_Threshold[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \Threshold_Comparator.un1_input_data_cry_0 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_1  (
	.FCO(un1_input_data_cry_1),
	.S(un1_input_data_cry_1_S_6),
	.Y(un1_input_data_cry_1_Y_6),
	.B(Trigger_Top_Part_0_TRG_Threshold[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_input_data_cry_0)
);
defparam \Threshold_Comparator.un1_input_data_cry_1 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_2  (
	.FCO(un1_input_data_cry_2),
	.S(un1_input_data_cry_2_S_6),
	.Y(un1_input_data_cry_2_Y_6),
	.B(Trigger_Top_Part_0_TRG_Threshold[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_input_data_cry_1)
);
defparam \Threshold_Comparator.un1_input_data_cry_2 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_3  (
	.FCO(un1_input_data_cry_3),
	.S(un1_input_data_cry_3_S_6),
	.Y(un1_input_data_cry_3_Y_6),
	.B(Test_Generator_0_Test_Data_0[3]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[3]),
	.FCI(un1_input_data_cry_2)
);
defparam \Threshold_Comparator.un1_input_data_cry_3 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_4  (
	.FCO(un1_input_data_cry_4),
	.S(un1_input_data_cry_4_S_6),
	.Y(un1_input_data_cry_4_Y_6),
	.B(Test_Generator_0_Test_Data_0[4]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[4]),
	.FCI(un1_input_data_cry_3)
);
defparam \Threshold_Comparator.un1_input_data_cry_4 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_5  (
	.FCO(un1_input_data_cry_5),
	.S(un1_input_data_cry_5_S_6),
	.Y(un1_input_data_cry_5_Y_6),
	.B(Test_Generator_0_Test_Data_0[5]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[5]),
	.FCI(un1_input_data_cry_4)
);
defparam \Threshold_Comparator.un1_input_data_cry_5 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_6  (
	.FCO(un1_input_data_cry_6),
	.S(un1_input_data_cry_6_S_6),
	.Y(un1_input_data_cry_6_Y_6),
	.B(Test_Generator_0_Test_Data_0[6]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[6]),
	.FCI(un1_input_data_cry_5)
);
defparam \Threshold_Comparator.un1_input_data_cry_6 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_7  (
	.FCO(un1_input_data_cry_7),
	.S(un1_input_data_cry_7_S_6),
	.Y(un1_input_data_cry_7_Y_6),
	.B(Test_Generator_0_Test_Data_0[7]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[7]),
	.FCI(un1_input_data_cry_6)
);
defparam \Threshold_Comparator.un1_input_data_cry_7 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_8  (
	.FCO(un1_input_data_cry_8),
	.S(un1_input_data_cry_8_S_6),
	.Y(un1_input_data_cry_8_Y_6),
	.B(Test_Generator_0_Test_Data_0[8]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[8]),
	.FCI(un1_input_data_cry_7)
);
defparam \Threshold_Comparator.un1_input_data_cry_8 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_9  (
	.FCO(un1_input_data_cry_9),
	.S(un1_input_data_cry_9_S_6),
	.Y(un1_input_data_cry_9_Y_6),
	.B(Test_Generator_0_Test_Data_0[9]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[9]),
	.FCI(un1_input_data_cry_8)
);
defparam \Threshold_Comparator.un1_input_data_cry_9 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_10  (
	.FCO(un1_input_data_cry_10),
	.S(un1_input_data_cry_10_S_6),
	.Y(un1_input_data_cry_10_Y_6),
	.B(Test_Generator_0_Test_Data_0[10]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[10]),
	.FCI(un1_input_data_cry_9)
);
defparam \Threshold_Comparator.un1_input_data_cry_10 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_11  (
	.FCO(un1_input_data),
	.S(un1_input_data_cry_11_S_6),
	.Y(un1_input_data_cry_11_Y_6),
	.B(Test_Generator_0_Test_Data_0[11]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[11]),
	.FCI(un1_input_data_cry_10)
);
defparam \Threshold_Comparator.un1_input_data_cry_11 .INIT=20'h5AA55;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0 */

module Input_Data_Part_1 (
  Input_Data_Part_0_TRG_Detect_Vector,
  Test_Generator_0_Test_Data_0,
  Test_Generator_0_Test_Data_1,
  Test_Generator_0_Test_Data_2,
  Test_Generator_0_Test_Data_3,
  Trigger_Top_Part_0_TRG_Threshold,
  fwft_Q_2,
  fwft_Q_r_2,
  fwft_Q_1,
  fwft_Q_r_1,
  fwft_Q_0,
  fwft_Q_r_0,
  state_reg_0,
  fwft_Q,
  fwft_Q_r,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  sc_r_fwft_cmb,
  Clock,
  dff_arst
)
;
output [3:0] Input_Data_Part_0_TRG_Detect_Vector ;
input [11:3] Test_Generator_0_Test_Data_0 ;
input [11:0] Test_Generator_0_Test_Data_1 ;
input [11:1] Test_Generator_0_Test_Data_2 ;
input [11:0] Test_Generator_0_Test_Data_3 ;
input [11:0] Trigger_Top_Part_0_TRG_Threshold ;
output [11:0] fwft_Q_2 ;
output [11:0] fwft_Q_r_2 ;
output [11:0] fwft_Q_1 ;
output [11:0] fwft_Q_r_1 ;
output [11:0] fwft_Q_0 ;
output [11:0] fwft_Q_r_0 ;
input state_reg_0 ;
output [11:0] fwft_Q ;
output [11:0] fwft_Q_r ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
input sc_r_fwft_cmb ;
input Clock ;
input dff_arst ;
wire state_reg_0 ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire sc_r_fwft_cmb ;
wire Clock ;
wire dff_arst ;
wire [11:3] Trigger_Unit_0_Output_Data;
wire [11:0] Trigger_Unit_1_Output_Data;
wire [11:1] Trigger_Unit_2_Output_Data;
wire [11:0] Trigger_Unit_3_Output_Data;
wire N_4085 ;
wire N_4086 ;
wire N_4090 ;
wire N_4097 ;
wire N_4098 ;
wire N_4099 ;
wire N_4100 ;
wire N_4101 ;
wire N_4102 ;
wire N_4103 ;
wire N_4104 ;
wire N_4105 ;
wire N_4106 ;
wire N_4107 ;
wire N_4108 ;
wire GND ;
wire VCC ;
// @51:113
  COREFIFO_C4_3_0 COREFIFO_C4_0 (
	.fwft_Q_r(fwft_Q_r[11:0]),
	.fwft_Q(fwft_Q[11:0]),
	.state_reg_0(state_reg_0),
	.Trigger_Unit_0_Output_Data(Trigger_Unit_0_Output_Data[11:3]),
	.dff_arst(dff_arst),
	.Clock(Clock),
	.sc_r_fwft_cmb(sc_r_fwft_cmb),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable)
);
// @51:128
  COREFIFO_C4 COREFIFO_C4_0_0 (
	.fwft_Q_r(fwft_Q_r_0[11:0]),
	.fwft_Q(fwft_Q_0[11:0]),
	.state_reg_0(state_reg_0),
	.Trigger_Unit_1_Output_Data({Trigger_Unit_1_Output_Data[11:3], N_4086, N_4085, Trigger_Unit_1_Output_Data[0]}),
	.dff_arst(dff_arst),
	.Clock(Clock),
	.sc_r_fwft_cmb(sc_r_fwft_cmb),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable)
);
// @51:143
  COREFIFO_C4_0 COREFIFO_C4_0_1 (
	.fwft_Q_r(fwft_Q_r_1[11:0]),
	.fwft_Q(fwft_Q_1[11:0]),
	.state_reg_0(state_reg_0),
	.Trigger_Unit_2_Output_Data({Trigger_Unit_2_Output_Data[11:3], N_4090, Trigger_Unit_2_Output_Data[1]}),
	.dff_arst(dff_arst),
	.Clock(Clock),
	.sc_r_fwft_cmb(sc_r_fwft_cmb),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable)
);
// @51:158
  COREFIFO_C4_1 COREFIFO_C4_0_2 (
	.fwft_Q_r(fwft_Q_r_2[11:0]),
	.fwft_Q(fwft_Q_2[11:0]),
	.state_reg_0(state_reg_0),
	.Trigger_Unit_3_Output_Data({Trigger_Unit_3_Output_Data[11:3], N_4098, N_4097, Trigger_Unit_3_Output_Data[0]}),
	.dff_arst(dff_arst),
	.Clock(Clock),
	.sc_r_fwft_cmb(sc_r_fwft_cmb),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable)
);
// @51:240
  work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0 Trigger_Unit_3 (
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.Test_Generator_0_Test_Data_3({Test_Generator_0_Test_Data_3[11:3], N_4100, N_4099, Test_Generator_0_Test_Data_3[0]}),
	.Trigger_Unit_3_Output_Data({Trigger_Unit_3_Output_Data[11:3], N_4102, N_4101, Trigger_Unit_3_Output_Data[0]}),
	.Input_Data_Part_0_TRG_Detect_Vector_0(Input_Data_Part_0_TRG_Detect_Vector[3]),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @51:219
  work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2 Trigger_Unit_2 (
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.Trigger_Unit_2_Output_Data({Trigger_Unit_2_Output_Data[11:3], N_4103, Trigger_Unit_2_Output_Data[1]}),
	.Test_Generator_0_Test_Data_2({Test_Generator_0_Test_Data_2[11:3], N_4104, Test_Generator_0_Test_Data_2[1]}),
	.Input_Data_Part_0_TRG_Detect_Vector_0(Input_Data_Part_0_TRG_Detect_Vector[2]),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @51:198
  work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1 Trigger_Unit_1 (
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.Trigger_Unit_1_Output_Data({Trigger_Unit_1_Output_Data[11:3], N_4106, N_4105, Trigger_Unit_1_Output_Data[0]}),
	.Test_Generator_0_Test_Data_1({Test_Generator_0_Test_Data_1[11:3], N_4108, N_4107, Test_Generator_0_Test_Data_1[0]}),
	.Input_Data_Part_0_TRG_Detect_Vector_0(Input_Data_Part_0_TRG_Detect_Vector[1]),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @51:177
  work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0 Trigger_Unit_0 (
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.Test_Generator_0_Test_Data_0(Test_Generator_0_Test_Data_0[11:3]),
	.Trigger_Unit_0_Output_Data(Trigger_Unit_0_Output_Data[11:3]),
	.Input_Data_Part_0_TRG_Detect_Vector_0(Input_Data_Part_0_TRG_Detect_Vector[0]),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Input_Data_Part_1 */

module COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_3 (
  state_reg_0,
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  RE_i_1,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  fifo_valid,
  middle_valid,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  EMPTY1,
  EMPTY,
  N_95,
  full_r_RNIL6JC_Y,
  Clock,
  dff_arst
)
;
input state_reg_0 ;
output [13:0] fifo_MEMRADDR ;
output [13:0] fifo_MEMWADDR ;
input RE_i_1 ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input fifo_valid ;
input middle_valid ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
output EMPTY1 ;
input EMPTY ;
output N_95 ;
output full_r_RNIL6JC_Y ;
input Clock ;
input dff_arst ;
wire state_reg_0 ;
wire RE_i_1 ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire fifo_valid ;
wire middle_valid ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire EMPTY1 ;
wire EMPTY ;
wire N_95 ;
wire full_r_RNIL6JC_Y ;
wire Clock ;
wire dff_arst ;
wire [13:13] memwaddr_r_s_Z;
wire [12:0] memwaddr_r_s;
wire [13:13] memraddr_r_s_Z;
wire [12:0] memraddr_r_s;
wire [14:0] sc_r_fwft_Z;
wire [14:0] sc_r_fwft_5;
wire [14:0] sc_r_Z;
wire [14:0] sc_r_4;
wire [0:0] sc_r_RNIFGKG1_Y;
wire [1:1] sc_r_RNIARLK2_Y;
wire [2:2] sc_r_RNI67NO3_Y;
wire [3:3] sc_r_RNI3KOS4_Y;
wire [4:4] sc_r_RNI12Q06_Y;
wire [5:5] sc_r_RNI0HR47_Y;
wire [6:6] sc_r_RNI01T88_Y;
wire [7:7] sc_r_RNI1IUC9_Y;
wire [8:8] sc_r_RNI340HA_Y;
wire [9:9] sc_r_RNI6N1LB_Y;
wire [10:10] sc_r_RNIHELNC_Y;
wire [11:11] sc_r_RNIT69QD_Y;
wire [12:12] sc_r_RNIA0TSE_Y;
wire [14:14] sc_r_RNO_FCO;
wire [14:14] sc_r_RNO_Y;
wire [13:13] sc_r_RNIOQGVF_Y;
wire [0:0] sc_r_fwft_RNIRKNP1_Y;
wire [1:1] sc_r_fwft_RNI24S63_Y;
wire [2:2] sc_r_fwft_RNIAK0K4_Y;
wire [3:3] sc_r_fwft_RNIJ5516_Y;
wire [4:4] sc_r_fwft_RNITN9E7_Y;
wire [5:5] sc_r_fwft_RNI8BER8_Y;
wire [6:6] sc_r_fwft_RNIKVI8A_Y;
wire [7:7] sc_r_fwft_RNI1LNLB_Y;
wire [8:8] sc_r_fwft_RNIFBS2D_Y;
wire [9:9] sc_r_fwft_RNIU21GE_Y;
wire [10:10] sc_r_fwft_RNILKNQF_Y;
wire [11:11] sc_r_fwft_RNID7E5H_Y;
wire [12:12] sc_r_fwft_RNI6R4GI_Y;
wire [14:14] sc_r_fwft_RNO_FCO_1;
wire [14:14] sc_r_fwft_RNO_Y_1;
wire [13:13] sc_r_fwft_RNI0GRQJ_Y;
wire [0:0] memraddr_r_cry_cy_S_3;
wire [0:0] memraddr_r_cry_cy_Y_3;
wire [12:0] memraddr_r_cry_Z;
wire [12:0] memraddr_r_cry_Y_3;
wire [13:13] memraddr_r_s_FCO_3;
wire [13:13] memraddr_r_s_Y_3;
wire [0:0] memwaddr_r_cry_cy_S_3;
wire [0:0] memwaddr_r_cry_cy_Y_3;
wire [12:0] memwaddr_r_cry_Z;
wire [12:0] memwaddr_r_cry_Y_3;
wire [13:13] memwaddr_r_s_FCO_3;
wire [13:13] memwaddr_r_s_Y_3;
wire un1_sc_r_fwft_cry_14_Z ;
wire empty_r_fwft_4 ;
wire VCC ;
wire GND ;
wire empty_top_fwft_r_Z ;
wire emptyi_Z ;
wire N_68_i ;
wire empty_r_fwft_Z ;
wire N_71_i ;
wire full_r ;
wire N_11 ;
wire N_73_i ;
wire sc_r_cmb_cry_0_cy ;
wire full_r_RNIL6JC_S ;
wire sc_r_cmb_cry_0 ;
wire sc_r_cmb_cry_1 ;
wire sc_r_cmb_cry_2 ;
wire sc_r_cmb_cry_3 ;
wire sc_r_cmb_cry_4 ;
wire sc_r_cmb_cry_5 ;
wire sc_r_cmb_cry_6 ;
wire sc_r_cmb_cry_7 ;
wire sc_r_cmb_cry_8 ;
wire sc_r_cmb_cry_9 ;
wire sc_r_cmb_cry_10 ;
wire sc_r_cmb_cry_11 ;
wire sc_r_cmb_cry_12 ;
wire sc_r_cmb_cry_13 ;
wire sc_r_fwft_cmb_cry_0_cy ;
wire full_r_RNIL6JC_0_S ;
wire full_r_RNIL6JC_0_Y ;
wire sc_r_fwft_cmb_cry_0 ;
wire sc_r_fwft_cmb_cry_1 ;
wire sc_r_fwft_cmb_cry_2 ;
wire sc_r_fwft_cmb_cry_3 ;
wire sc_r_fwft_cmb_cry_4 ;
wire sc_r_fwft_cmb_cry_5 ;
wire sc_r_fwft_cmb_cry_6 ;
wire sc_r_fwft_cmb_cry_7 ;
wire sc_r_fwft_cmb_cry_8 ;
wire sc_r_fwft_cmb_cry_9 ;
wire sc_r_fwft_cmb_cry_10 ;
wire sc_r_fwft_cmb_cry_11 ;
wire sc_r_fwft_cmb_cry_12 ;
wire sc_r_fwft_cmb_cry_13 ;
wire memraddr_r_cry_cy ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_6 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_7 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_8 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_9 ;
wire memwaddr_r_cry_cy ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9 ;
wire un1_sc_r_fwft_cry_0_Z ;
wire un1_sc_r_fwft_cry_0_S_3 ;
wire un1_sc_r_fwft_cry_0_Y_3 ;
wire un1_sc_r_fwft_cry_1_Z ;
wire un1_sc_r_fwft_cry_1_S_3 ;
wire un1_sc_r_fwft_cry_1_Y_3 ;
wire un1_sc_r_fwft_cry_2_Z ;
wire un1_sc_r_fwft_cry_2_S_3 ;
wire un1_sc_r_fwft_cry_2_Y_3 ;
wire un1_sc_r_fwft_cry_3_Z ;
wire un1_sc_r_fwft_cry_3_S_3 ;
wire un1_sc_r_fwft_cry_3_Y_3 ;
wire un1_sc_r_fwft_cry_4_Z ;
wire un1_sc_r_fwft_cry_4_S_3 ;
wire un1_sc_r_fwft_cry_4_Y_3 ;
wire un1_sc_r_fwft_cry_5_Z ;
wire un1_sc_r_fwft_cry_5_S_3 ;
wire un1_sc_r_fwft_cry_5_Y_3 ;
wire un1_sc_r_fwft_cry_6_Z ;
wire un1_sc_r_fwft_cry_6_S_3 ;
wire un1_sc_r_fwft_cry_6_Y_3 ;
wire un1_sc_r_fwft_cry_7_Z ;
wire un1_sc_r_fwft_cry_7_S_3 ;
wire un1_sc_r_fwft_cry_7_Y_3 ;
wire un1_sc_r_fwft_cry_8_Z ;
wire un1_sc_r_fwft_cry_8_S_3 ;
wire un1_sc_r_fwft_cry_8_Y_3 ;
wire un1_sc_r_fwft_cry_9_Z ;
wire un1_sc_r_fwft_cry_9_S_3 ;
wire un1_sc_r_fwft_cry_9_Y_3 ;
wire un1_sc_r_fwft_cry_10_Z ;
wire un1_sc_r_fwft_cry_10_S_3 ;
wire un1_sc_r_fwft_cry_10_Y_3 ;
wire un1_sc_r_fwft_cry_11_Z ;
wire un1_sc_r_fwft_cry_11_S_3 ;
wire un1_sc_r_fwft_cry_11_Y_3 ;
wire un1_sc_r_fwft_cry_12_Z ;
wire un1_sc_r_fwft_cry_12_S_3 ;
wire un1_sc_r_fwft_cry_12_Y_3 ;
wire un1_sc_r_fwft_cry_13_Z ;
wire un1_sc_r_fwft_cry_13_S_3 ;
wire un1_sc_r_fwft_cry_13_Y_3 ;
wire un1_sc_r_fwft_cry_14_S_3 ;
wire un1_sc_r_fwft_cry_14_Y_3 ;
wire emptyi_10_Z ;
wire emptyi_9_Z ;
wire emptyi_8_Z ;
wire un6_fulli_assertlto13_i_a2_9 ;
wire un6_fulli_assertlto13_i_a2_8 ;
wire un6_fulli_assertlto13_i_a2_7 ;
wire emptyi_11_Z ;
wire un6_fulli_assertlto13_i_a2_10 ;
wire un6_fulli_assert ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_r_fwft_RNO (
	.A(un1_sc_r_fwft_cry_14_Z),
	.Y(empty_r_fwft_4)
);
defparam empty_r_fwft_RNO.INIT=2'h1;
// @46:628
  SLE \memwaddr_r[13]  (
	.Q(fifo_MEMWADDR[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s_Z[13]),
	.EN(full_r_RNIL6JC_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[12]  (
	.Q(fifo_MEMWADDR[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[12]),
	.EN(full_r_RNIL6JC_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[11]  (
	.Q(fifo_MEMWADDR[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[11]),
	.EN(full_r_RNIL6JC_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[10]  (
	.Q(fifo_MEMWADDR[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[10]),
	.EN(full_r_RNIL6JC_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[9]),
	.EN(full_r_RNIL6JC_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[8]),
	.EN(full_r_RNIL6JC_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[7]),
	.EN(full_r_RNIL6JC_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[6]),
	.EN(full_r_RNIL6JC_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[5]),
	.EN(full_r_RNIL6JC_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[4]),
	.EN(full_r_RNIL6JC_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[3]),
	.EN(full_r_RNIL6JC_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[2]),
	.EN(full_r_RNIL6JC_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[1]),
	.EN(full_r_RNIL6JC_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[0]),
	.EN(full_r_RNIL6JC_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[13]  (
	.Q(fifo_MEMRADDR[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s_Z[13]),
	.EN(N_95),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[12]  (
	.Q(fifo_MEMRADDR[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[12]),
	.EN(N_95),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[11]  (
	.Q(fifo_MEMRADDR[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[11]),
	.EN(N_95),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[10]  (
	.Q(fifo_MEMRADDR[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[10]),
	.EN(N_95),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[9]),
	.EN(N_95),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[8]),
	.EN(N_95),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[7]),
	.EN(N_95),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[6]),
	.EN(N_95),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[5]),
	.EN(N_95),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[4]),
	.EN(N_95),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[3]),
	.EN(N_95),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[2]),
	.EN(N_95),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[1]),
	.EN(N_95),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[0]),
	.EN(N_95),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:471
  SLE empty_top_fwft_r (
	.Q(empty_top_fwft_r_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(EMPTY),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:328
  SLE \genblk3.empty_r  (
	.Q(EMPTY1),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(emptyi_Z),
	.EN(N_68_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:493
  SLE empty_r_fwft (
	.Q(empty_r_fwft_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(empty_r_fwft_4),
	.EN(N_71_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:587
  SLE \genblk8.full_r  (
	.Q(full_r),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(full_r_RNIL6JC_Y),
	.EN(N_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[5]  (
	.Q(sc_r_fwft_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[5]),
	.EN(N_73_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[4]  (
	.Q(sc_r_fwft_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[4]),
	.EN(N_73_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[3]  (
	.Q(sc_r_fwft_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[3]),
	.EN(N_73_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[2]  (
	.Q(sc_r_fwft_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[2]),
	.EN(N_73_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[1]  (
	.Q(sc_r_fwft_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[1]),
	.EN(N_73_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[0]  (
	.Q(sc_r_fwft_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[0]),
	.EN(N_73_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[5]  (
	.Q(sc_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[5]),
	.EN(N_68_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[4]  (
	.Q(sc_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[4]),
	.EN(N_68_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[3]  (
	.Q(sc_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[3]),
	.EN(N_68_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[2]  (
	.Q(sc_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[2]),
	.EN(N_68_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[1]  (
	.Q(sc_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[1]),
	.EN(N_68_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[0]  (
	.Q(sc_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[0]),
	.EN(N_68_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[14]  (
	.Q(sc_r_fwft_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[14]),
	.EN(N_73_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[13]  (
	.Q(sc_r_fwft_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[13]),
	.EN(N_73_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[12]  (
	.Q(sc_r_fwft_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[12]),
	.EN(N_73_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[11]  (
	.Q(sc_r_fwft_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[11]),
	.EN(N_73_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[10]  (
	.Q(sc_r_fwft_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[10]),
	.EN(N_73_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[9]  (
	.Q(sc_r_fwft_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[9]),
	.EN(N_73_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[8]  (
	.Q(sc_r_fwft_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[8]),
	.EN(N_73_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[7]  (
	.Q(sc_r_fwft_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[7]),
	.EN(N_73_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[6]  (
	.Q(sc_r_fwft_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[6]),
	.EN(N_73_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[14]  (
	.Q(sc_r_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[14]),
	.EN(N_68_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[13]  (
	.Q(sc_r_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[13]),
	.EN(N_68_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[12]  (
	.Q(sc_r_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[12]),
	.EN(N_68_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[11]  (
	.Q(sc_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[11]),
	.EN(N_68_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[10]  (
	.Q(sc_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[10]),
	.EN(N_68_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[9]  (
	.Q(sc_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[9]),
	.EN(N_68_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[8]  (
	.Q(sc_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[8]),
	.EN(N_68_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[7]  (
	.Q(sc_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[7]),
	.EN(N_68_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[6]  (
	.Q(sc_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[6]),
	.EN(N_68_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:394
  ARI1 \genblk8.full_r_RNIL6JC  (
	.FCO(sc_r_cmb_cry_0_cy),
	.S(full_r_RNIL6JC_S),
	.Y(full_r_RNIL6JC_Y),
	.B(full_r),
	.C(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk8.full_r_RNIL6JC .INIT=20'h44400;
// @46:394
  ARI1 \sc_r_RNIFGKG1[0]  (
	.FCO(sc_r_cmb_cry_0),
	.S(sc_r_4[0]),
	.Y(sc_r_RNIFGKG1_Y[0]),
	.B(middle_valid),
	.C(fifo_valid),
	.D(EMPTY1),
	.A(sc_r_Z[0]),
	.FCI(sc_r_cmb_cry_0_cy)
);
defparam \sc_r_RNIFGKG1[0] .INIT=20'h5F807;
// @46:394
  ARI1 \sc_r_RNIARLK2[1]  (
	.FCO(sc_r_cmb_cry_1),
	.S(sc_r_4[1]),
	.Y(sc_r_RNIARLK2_Y[1]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[1]),
	.FCI(sc_r_cmb_cry_0)
);
defparam \sc_r_RNIARLK2[1] .INIT=20'h5EA15;
// @46:394
  ARI1 \sc_r_RNI67NO3[2]  (
	.FCO(sc_r_cmb_cry_2),
	.S(sc_r_4[2]),
	.Y(sc_r_RNI67NO3_Y[2]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[2]),
	.FCI(sc_r_cmb_cry_1)
);
defparam \sc_r_RNI67NO3[2] .INIT=20'h5EA15;
// @46:394
  ARI1 \sc_r_RNI3KOS4[3]  (
	.FCO(sc_r_cmb_cry_3),
	.S(sc_r_4[3]),
	.Y(sc_r_RNI3KOS4_Y[3]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[3]),
	.FCI(sc_r_cmb_cry_2)
);
defparam \sc_r_RNI3KOS4[3] .INIT=20'h5EA15;
// @46:394
  ARI1 \sc_r_RNI12Q06[4]  (
	.FCO(sc_r_cmb_cry_4),
	.S(sc_r_4[4]),
	.Y(sc_r_RNI12Q06_Y[4]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[4]),
	.FCI(sc_r_cmb_cry_3)
);
defparam \sc_r_RNI12Q06[4] .INIT=20'h5EA15;
// @46:394
  ARI1 \sc_r_RNI0HR47[5]  (
	.FCO(sc_r_cmb_cry_5),
	.S(sc_r_4[5]),
	.Y(sc_r_RNI0HR47_Y[5]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[5]),
	.FCI(sc_r_cmb_cry_4)
);
defparam \sc_r_RNI0HR47[5] .INIT=20'h5EA15;
// @46:394
  ARI1 \sc_r_RNI01T88[6]  (
	.FCO(sc_r_cmb_cry_6),
	.S(sc_r_4[6]),
	.Y(sc_r_RNI01T88_Y[6]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[6]),
	.FCI(sc_r_cmb_cry_5)
);
defparam \sc_r_RNI01T88[6] .INIT=20'h5EA15;
// @46:394
  ARI1 \sc_r_RNI1IUC9[7]  (
	.FCO(sc_r_cmb_cry_7),
	.S(sc_r_4[7]),
	.Y(sc_r_RNI1IUC9_Y[7]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[7]),
	.FCI(sc_r_cmb_cry_6)
);
defparam \sc_r_RNI1IUC9[7] .INIT=20'h5EA15;
// @46:394
  ARI1 \sc_r_RNI340HA[8]  (
	.FCO(sc_r_cmb_cry_8),
	.S(sc_r_4[8]),
	.Y(sc_r_RNI340HA_Y[8]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[8]),
	.FCI(sc_r_cmb_cry_7)
);
defparam \sc_r_RNI340HA[8] .INIT=20'h5EA15;
// @46:394
  ARI1 \sc_r_RNI6N1LB[9]  (
	.FCO(sc_r_cmb_cry_9),
	.S(sc_r_4[9]),
	.Y(sc_r_RNI6N1LB_Y[9]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[9]),
	.FCI(sc_r_cmb_cry_8)
);
defparam \sc_r_RNI6N1LB[9] .INIT=20'h5EA15;
// @46:394
  ARI1 \sc_r_RNIHELNC[10]  (
	.FCO(sc_r_cmb_cry_10),
	.S(sc_r_4[10]),
	.Y(sc_r_RNIHELNC_Y[10]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[10]),
	.FCI(sc_r_cmb_cry_9)
);
defparam \sc_r_RNIHELNC[10] .INIT=20'h5EA15;
// @46:394
  ARI1 \sc_r_RNIT69QD[11]  (
	.FCO(sc_r_cmb_cry_11),
	.S(sc_r_4[11]),
	.Y(sc_r_RNIT69QD_Y[11]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[11]),
	.FCI(sc_r_cmb_cry_10)
);
defparam \sc_r_RNIT69QD[11] .INIT=20'h5EA15;
// @46:394
  ARI1 \sc_r_RNIA0TSE[12]  (
	.FCO(sc_r_cmb_cry_12),
	.S(sc_r_4[12]),
	.Y(sc_r_RNIA0TSE_Y[12]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[12]),
	.FCI(sc_r_cmb_cry_11)
);
defparam \sc_r_RNIA0TSE[12] .INIT=20'h5EA15;
// @46:394
  ARI1 \sc_r_RNO[14]  (
	.FCO(sc_r_RNO_FCO[14]),
	.S(sc_r_4[14]),
	.Y(sc_r_RNO_Y[14]),
	.B(sc_r_Z[14]),
	.C(N_95),
	.D(GND),
	.A(VCC),
	.FCI(sc_r_cmb_cry_13)
);
defparam \sc_r_RNO[14] .INIT=20'h46600;
// @46:394
  ARI1 \sc_r_RNIOQGVF[13]  (
	.FCO(sc_r_cmb_cry_13),
	.S(sc_r_4[13]),
	.Y(sc_r_RNIOQGVF_Y[13]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[13]),
	.FCI(sc_r_cmb_cry_12)
);
defparam \sc_r_RNIOQGVF[13] .INIT=20'h5EA15;
// @46:394
  ARI1 \genblk8.full_r_RNIL6JC_0  (
	.FCO(sc_r_fwft_cmb_cry_0_cy),
	.S(full_r_RNIL6JC_0_S),
	.Y(full_r_RNIL6JC_0_Y),
	.B(full_r),
	.C(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk8.full_r_RNIL6JC_0 .INIT=20'h44400;
// @46:394
  ARI1 \sc_r_fwft_RNIRKNP1[0]  (
	.FCO(sc_r_fwft_cmb_cry_0),
	.S(sc_r_fwft_5[0]),
	.Y(sc_r_fwft_RNIRKNP1_Y[0]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[0]),
	.FCI(sc_r_fwft_cmb_cry_0_cy)
);
defparam \sc_r_fwft_RNIRKNP1[0] .INIT=20'h511EE;
// @46:394
  ARI1 \sc_r_fwft_RNI24S63[1]  (
	.FCO(sc_r_fwft_cmb_cry_1),
	.S(sc_r_fwft_5[1]),
	.Y(sc_r_fwft_RNI24S63_Y[1]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[1]),
	.FCI(sc_r_fwft_cmb_cry_0)
);
defparam \sc_r_fwft_RNI24S63[1] .INIT=20'h511EE;
// @46:394
  ARI1 \sc_r_fwft_RNIAK0K4[2]  (
	.FCO(sc_r_fwft_cmb_cry_2),
	.S(sc_r_fwft_5[2]),
	.Y(sc_r_fwft_RNIAK0K4_Y[2]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[2]),
	.FCI(sc_r_fwft_cmb_cry_1)
);
defparam \sc_r_fwft_RNIAK0K4[2] .INIT=20'h511EE;
// @46:394
  ARI1 \sc_r_fwft_RNIJ5516[3]  (
	.FCO(sc_r_fwft_cmb_cry_3),
	.S(sc_r_fwft_5[3]),
	.Y(sc_r_fwft_RNIJ5516_Y[3]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[3]),
	.FCI(sc_r_fwft_cmb_cry_2)
);
defparam \sc_r_fwft_RNIJ5516[3] .INIT=20'h511EE;
// @46:394
  ARI1 \sc_r_fwft_RNITN9E7[4]  (
	.FCO(sc_r_fwft_cmb_cry_4),
	.S(sc_r_fwft_5[4]),
	.Y(sc_r_fwft_RNITN9E7_Y[4]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[4]),
	.FCI(sc_r_fwft_cmb_cry_3)
);
defparam \sc_r_fwft_RNITN9E7[4] .INIT=20'h511EE;
// @46:394
  ARI1 \sc_r_fwft_RNI8BER8[5]  (
	.FCO(sc_r_fwft_cmb_cry_5),
	.S(sc_r_fwft_5[5]),
	.Y(sc_r_fwft_RNI8BER8_Y[5]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[5]),
	.FCI(sc_r_fwft_cmb_cry_4)
);
defparam \sc_r_fwft_RNI8BER8[5] .INIT=20'h511EE;
// @46:394
  ARI1 \sc_r_fwft_RNIKVI8A[6]  (
	.FCO(sc_r_fwft_cmb_cry_6),
	.S(sc_r_fwft_5[6]),
	.Y(sc_r_fwft_RNIKVI8A_Y[6]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[6]),
	.FCI(sc_r_fwft_cmb_cry_5)
);
defparam \sc_r_fwft_RNIKVI8A[6] .INIT=20'h511EE;
// @46:394
  ARI1 \sc_r_fwft_RNI1LNLB[7]  (
	.FCO(sc_r_fwft_cmb_cry_7),
	.S(sc_r_fwft_5[7]),
	.Y(sc_r_fwft_RNI1LNLB_Y[7]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[7]),
	.FCI(sc_r_fwft_cmb_cry_6)
);
defparam \sc_r_fwft_RNI1LNLB[7] .INIT=20'h511EE;
// @46:394
  ARI1 \sc_r_fwft_RNIFBS2D[8]  (
	.FCO(sc_r_fwft_cmb_cry_8),
	.S(sc_r_fwft_5[8]),
	.Y(sc_r_fwft_RNIFBS2D_Y[8]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[8]),
	.FCI(sc_r_fwft_cmb_cry_7)
);
defparam \sc_r_fwft_RNIFBS2D[8] .INIT=20'h511EE;
// @46:394
  ARI1 \sc_r_fwft_RNIU21GE[9]  (
	.FCO(sc_r_fwft_cmb_cry_9),
	.S(sc_r_fwft_5[9]),
	.Y(sc_r_fwft_RNIU21GE_Y[9]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[9]),
	.FCI(sc_r_fwft_cmb_cry_8)
);
defparam \sc_r_fwft_RNIU21GE[9] .INIT=20'h511EE;
// @46:394
  ARI1 \sc_r_fwft_RNILKNQF[10]  (
	.FCO(sc_r_fwft_cmb_cry_10),
	.S(sc_r_fwft_5[10]),
	.Y(sc_r_fwft_RNILKNQF_Y[10]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[10]),
	.FCI(sc_r_fwft_cmb_cry_9)
);
defparam \sc_r_fwft_RNILKNQF[10] .INIT=20'h511EE;
// @46:394
  ARI1 \sc_r_fwft_RNID7E5H[11]  (
	.FCO(sc_r_fwft_cmb_cry_11),
	.S(sc_r_fwft_5[11]),
	.Y(sc_r_fwft_RNID7E5H_Y[11]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[11]),
	.FCI(sc_r_fwft_cmb_cry_10)
);
defparam \sc_r_fwft_RNID7E5H[11] .INIT=20'h511EE;
// @46:394
  ARI1 \sc_r_fwft_RNI6R4GI[12]  (
	.FCO(sc_r_fwft_cmb_cry_12),
	.S(sc_r_fwft_5[12]),
	.Y(sc_r_fwft_RNI6R4GI_Y[12]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[12]),
	.FCI(sc_r_fwft_cmb_cry_11)
);
defparam \sc_r_fwft_RNI6R4GI[12] .INIT=20'h511EE;
// @46:394
  ARI1 \sc_r_fwft_RNO[14]  (
	.FCO(sc_r_fwft_RNO_FCO_1[14]),
	.S(sc_r_fwft_5[14]),
	.Y(sc_r_fwft_RNO_Y_1[14]),
	.B(sc_r_fwft_Z[14]),
	.C(RE_i_1),
	.D(GND),
	.A(VCC),
	.FCI(sc_r_fwft_cmb_cry_13)
);
defparam \sc_r_fwft_RNO[14] .INIT=20'h46600;
// @46:394
  ARI1 \sc_r_fwft_RNI0GRQJ[13]  (
	.FCO(sc_r_fwft_cmb_cry_13),
	.S(sc_r_fwft_5[13]),
	.Y(sc_r_fwft_RNI0GRQJ_Y[13]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[13]),
	.FCI(sc_r_fwft_cmb_cry_12)
);
defparam \sc_r_fwft_RNI0GRQJ[13] .INIT=20'h511EE;
// @46:644
  ARI1 \memraddr_r_cry_cy[0]  (
	.FCO(memraddr_r_cry_cy),
	.S(memraddr_r_cry_cy_S_3[0]),
	.Y(memraddr_r_cry_cy_Y_3[0]),
	.B(memraddr_r_0_sqmuxa_0_69_a2_0_a3_6),
	.C(memraddr_r_0_sqmuxa_0_69_a2_0_a3_7),
	.D(memraddr_r_0_sqmuxa_0_69_a2_0_a3_8),
	.A(memraddr_r_0_sqmuxa_0_69_a2_0_a3_9),
	.FCI(VCC)
);
defparam \memraddr_r_cry_cy[0] .INIT=20'h47FFF;
// @46:644
  ARI1 \memraddr_r_cry[0]  (
	.FCO(memraddr_r_cry_Z[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_cry_Y_3[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_cy)
);
defparam \memraddr_r_cry[0] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[1]  (
	.FCO(memraddr_r_cry_Z[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_cry_Y_3[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[0])
);
defparam \memraddr_r_cry[1] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[2]  (
	.FCO(memraddr_r_cry_Z[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_cry_Y_3[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[1])
);
defparam \memraddr_r_cry[2] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[3]  (
	.FCO(memraddr_r_cry_Z[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_cry_Y_3[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[2])
);
defparam \memraddr_r_cry[3] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[4]  (
	.FCO(memraddr_r_cry_Z[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_cry_Y_3[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[3])
);
defparam \memraddr_r_cry[4] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[5]  (
	.FCO(memraddr_r_cry_Z[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_cry_Y_3[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[4])
);
defparam \memraddr_r_cry[5] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[6]  (
	.FCO(memraddr_r_cry_Z[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_cry_Y_3[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[5])
);
defparam \memraddr_r_cry[6] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[7]  (
	.FCO(memraddr_r_cry_Z[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_cry_Y_3[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[6])
);
defparam \memraddr_r_cry[7] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[8]  (
	.FCO(memraddr_r_cry_Z[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_cry_Y_3[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[7])
);
defparam \memraddr_r_cry[8] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[9]  (
	.FCO(memraddr_r_cry_Z[9]),
	.S(memraddr_r_s[9]),
	.Y(memraddr_r_cry_Y_3[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[8])
);
defparam \memraddr_r_cry[9] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[10]  (
	.FCO(memraddr_r_cry_Z[10]),
	.S(memraddr_r_s[10]),
	.Y(memraddr_r_cry_Y_3[10]),
	.B(fifo_MEMRADDR[10]),
	.C(memraddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[9])
);
defparam \memraddr_r_cry[10] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[11]  (
	.FCO(memraddr_r_cry_Z[11]),
	.S(memraddr_r_s[11]),
	.Y(memraddr_r_cry_Y_3[11]),
	.B(fifo_MEMRADDR[11]),
	.C(memraddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[10])
);
defparam \memraddr_r_cry[11] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_s[13]  (
	.FCO(memraddr_r_s_FCO_3[13]),
	.S(memraddr_r_s_Z[13]),
	.Y(memraddr_r_s_Y_3[13]),
	.B(fifo_MEMRADDR[13]),
	.C(memraddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[12])
);
defparam \memraddr_r_s[13] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[12]  (
	.FCO(memraddr_r_cry_Z[12]),
	.S(memraddr_r_s[12]),
	.Y(memraddr_r_cry_Y_3[12]),
	.B(fifo_MEMRADDR[12]),
	.C(memraddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[11])
);
defparam \memraddr_r_cry[12] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry_cy[0]  (
	.FCO(memwaddr_r_cry_cy),
	.S(memwaddr_r_cry_cy_S_3[0]),
	.Y(memwaddr_r_cry_cy_Y_3[0]),
	.B(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6),
	.C(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7),
	.D(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8),
	.A(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9),
	.FCI(VCC)
);
defparam \memwaddr_r_cry_cy[0] .INIT=20'h47FFF;
// @46:628
  ARI1 \memwaddr_r_cry[0]  (
	.FCO(memwaddr_r_cry_Z[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_cry_Y_3[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_cy)
);
defparam \memwaddr_r_cry[0] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[1]  (
	.FCO(memwaddr_r_cry_Z[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_cry_Y_3[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[0])
);
defparam \memwaddr_r_cry[1] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[2]  (
	.FCO(memwaddr_r_cry_Z[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_cry_Y_3[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[1])
);
defparam \memwaddr_r_cry[2] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[3]  (
	.FCO(memwaddr_r_cry_Z[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_cry_Y_3[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[2])
);
defparam \memwaddr_r_cry[3] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[4]  (
	.FCO(memwaddr_r_cry_Z[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_cry_Y_3[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[3])
);
defparam \memwaddr_r_cry[4] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[5]  (
	.FCO(memwaddr_r_cry_Z[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_cry_Y_3[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[4])
);
defparam \memwaddr_r_cry[5] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[6]  (
	.FCO(memwaddr_r_cry_Z[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_cry_Y_3[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[5])
);
defparam \memwaddr_r_cry[6] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[7]  (
	.FCO(memwaddr_r_cry_Z[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_cry_Y_3[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[6])
);
defparam \memwaddr_r_cry[7] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[8]  (
	.FCO(memwaddr_r_cry_Z[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_cry_Y_3[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[7])
);
defparam \memwaddr_r_cry[8] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[9]  (
	.FCO(memwaddr_r_cry_Z[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_cry_Y_3[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[8])
);
defparam \memwaddr_r_cry[9] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[10]  (
	.FCO(memwaddr_r_cry_Z[10]),
	.S(memwaddr_r_s[10]),
	.Y(memwaddr_r_cry_Y_3[10]),
	.B(fifo_MEMWADDR[10]),
	.C(memwaddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[9])
);
defparam \memwaddr_r_cry[10] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[11]  (
	.FCO(memwaddr_r_cry_Z[11]),
	.S(memwaddr_r_s[11]),
	.Y(memwaddr_r_cry_Y_3[11]),
	.B(fifo_MEMWADDR[11]),
	.C(memwaddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[10])
);
defparam \memwaddr_r_cry[11] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_s[13]  (
	.FCO(memwaddr_r_s_FCO_3[13]),
	.S(memwaddr_r_s_Z[13]),
	.Y(memwaddr_r_s_Y_3[13]),
	.B(fifo_MEMWADDR[13]),
	.C(memwaddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[12])
);
defparam \memwaddr_r_s[13] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[12]  (
	.FCO(memwaddr_r_cry_Z[12]),
	.S(memwaddr_r_s[12]),
	.Y(memwaddr_r_cry_Y_3[12]),
	.B(fifo_MEMWADDR[12]),
	.C(memwaddr_r_cry_cy_Y_3[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[11])
);
defparam \memwaddr_r_cry[12] .INIT=20'h48800;
// @46:455
  ARI1 un1_sc_r_fwft_cry_0 (
	.FCO(un1_sc_r_fwft_cry_0_Z),
	.S(un1_sc_r_fwft_cry_0_S_3),
	.Y(un1_sc_r_fwft_cry_0_Y_3),
	.B(sc_r_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_sc_r_fwft_cry_0.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_1 (
	.FCO(un1_sc_r_fwft_cry_1_Z),
	.S(un1_sc_r_fwft_cry_1_S_3),
	.Y(un1_sc_r_fwft_cry_1_Y_3),
	.B(sc_r_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_0_Z)
);
defparam un1_sc_r_fwft_cry_1.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_2 (
	.FCO(un1_sc_r_fwft_cry_2_Z),
	.S(un1_sc_r_fwft_cry_2_S_3),
	.Y(un1_sc_r_fwft_cry_2_Y_3),
	.B(sc_r_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_1_Z)
);
defparam un1_sc_r_fwft_cry_2.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_3 (
	.FCO(un1_sc_r_fwft_cry_3_Z),
	.S(un1_sc_r_fwft_cry_3_S_3),
	.Y(un1_sc_r_fwft_cry_3_Y_3),
	.B(sc_r_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_2_Z)
);
defparam un1_sc_r_fwft_cry_3.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_4 (
	.FCO(un1_sc_r_fwft_cry_4_Z),
	.S(un1_sc_r_fwft_cry_4_S_3),
	.Y(un1_sc_r_fwft_cry_4_Y_3),
	.B(sc_r_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_3_Z)
);
defparam un1_sc_r_fwft_cry_4.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_5 (
	.FCO(un1_sc_r_fwft_cry_5_Z),
	.S(un1_sc_r_fwft_cry_5_S_3),
	.Y(un1_sc_r_fwft_cry_5_Y_3),
	.B(sc_r_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_4_Z)
);
defparam un1_sc_r_fwft_cry_5.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_6 (
	.FCO(un1_sc_r_fwft_cry_6_Z),
	.S(un1_sc_r_fwft_cry_6_S_3),
	.Y(un1_sc_r_fwft_cry_6_Y_3),
	.B(sc_r_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_5_Z)
);
defparam un1_sc_r_fwft_cry_6.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_7 (
	.FCO(un1_sc_r_fwft_cry_7_Z),
	.S(un1_sc_r_fwft_cry_7_S_3),
	.Y(un1_sc_r_fwft_cry_7_Y_3),
	.B(sc_r_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_6_Z)
);
defparam un1_sc_r_fwft_cry_7.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_8 (
	.FCO(un1_sc_r_fwft_cry_8_Z),
	.S(un1_sc_r_fwft_cry_8_S_3),
	.Y(un1_sc_r_fwft_cry_8_Y_3),
	.B(sc_r_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_7_Z)
);
defparam un1_sc_r_fwft_cry_8.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_9 (
	.FCO(un1_sc_r_fwft_cry_9_Z),
	.S(un1_sc_r_fwft_cry_9_S_3),
	.Y(un1_sc_r_fwft_cry_9_Y_3),
	.B(sc_r_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_8_Z)
);
defparam un1_sc_r_fwft_cry_9.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_10 (
	.FCO(un1_sc_r_fwft_cry_10_Z),
	.S(un1_sc_r_fwft_cry_10_S_3),
	.Y(un1_sc_r_fwft_cry_10_Y_3),
	.B(sc_r_fwft_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_9_Z)
);
defparam un1_sc_r_fwft_cry_10.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_11 (
	.FCO(un1_sc_r_fwft_cry_11_Z),
	.S(un1_sc_r_fwft_cry_11_S_3),
	.Y(un1_sc_r_fwft_cry_11_Y_3),
	.B(sc_r_fwft_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_10_Z)
);
defparam un1_sc_r_fwft_cry_11.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_12 (
	.FCO(un1_sc_r_fwft_cry_12_Z),
	.S(un1_sc_r_fwft_cry_12_S_3),
	.Y(un1_sc_r_fwft_cry_12_Y_3),
	.B(sc_r_fwft_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_11_Z)
);
defparam un1_sc_r_fwft_cry_12.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_13 (
	.FCO(un1_sc_r_fwft_cry_13_Z),
	.S(un1_sc_r_fwft_cry_13_S_3),
	.Y(un1_sc_r_fwft_cry_13_Y_3),
	.B(sc_r_fwft_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_12_Z)
);
defparam un1_sc_r_fwft_cry_13.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_14 (
	.FCO(un1_sc_r_fwft_cry_14_Z),
	.S(un1_sc_r_fwft_cry_14_S_3),
	.Y(un1_sc_r_fwft_cry_14_Y_3),
	.B(sc_r_fwft_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_13_Z)
);
defparam un1_sc_r_fwft_cry_14.INIT=20'h65500;
// @46:328
  CFG3 \genblk8.full_r_RNI91QG  (
	.A(full_r),
	.B(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.C(N_95),
	.Y(N_68_i)
);
defparam \genblk8.full_r_RNI91QG .INIT=8'hB4;
// @49:613
  CFG2 \memraddr_r_cry_cy_RNO[0]  (
	.A(fifo_MEMRADDR[10]),
	.B(fifo_MEMRADDR[11]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_6)
);
defparam \memraddr_r_cry_cy_RNO[0] .INIT=4'h8;
// @49:613
  CFG2 \memwaddr_r_cry_cy_RNO[0]  (
	.A(fifo_MEMWADDR[10]),
	.B(fifo_MEMWADDR[11]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6)
);
defparam \memwaddr_r_cry_cy_RNO[0] .INIT=4'h8;
// @46:326
  CFG4 emptyi_10 (
	.A(sc_r_Z[4]),
	.B(sc_r_Z[3]),
	.C(sc_r_Z[2]),
	.D(sc_r_Z[1]),
	.Y(emptyi_10_Z)
);
defparam emptyi_10.INIT=16'h0001;
// @46:326
  CFG4 emptyi_9 (
	.A(sc_r_Z[8]),
	.B(sc_r_Z[7]),
	.C(sc_r_Z[6]),
	.D(sc_r_Z[5]),
	.Y(emptyi_9_Z)
);
defparam emptyi_9.INIT=16'h0001;
// @46:326
  CFG4 emptyi_8 (
	.A(sc_r_Z[12]),
	.B(sc_r_Z[11]),
	.C(sc_r_Z[10]),
	.D(sc_r_Z[9]),
	.Y(emptyi_8_Z)
);
defparam emptyi_8.INIT=16'h0001;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_2[0]  (
	.A(fifo_MEMRADDR[13]),
	.B(fifo_MEMRADDR[12]),
	.C(fifo_MEMRADDR[9]),
	.D(fifo_MEMRADDR[8]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_9)
);
defparam \memraddr_r_cry_cy_RNO_2[0] .INIT=16'h8000;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_1[0]  (
	.A(fifo_MEMRADDR[3]),
	.B(fifo_MEMRADDR[2]),
	.C(fifo_MEMRADDR[1]),
	.D(fifo_MEMRADDR[0]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_8)
);
defparam \memraddr_r_cry_cy_RNO_1[0] .INIT=16'h8000;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_0[0]  (
	.A(fifo_MEMRADDR[7]),
	.B(fifo_MEMRADDR[6]),
	.C(fifo_MEMRADDR[5]),
	.D(fifo_MEMRADDR[4]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_7)
);
defparam \memraddr_r_cry_cy_RNO_0[0] .INIT=16'h8000;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_2[0]  (
	.A(fifo_MEMWADDR[13]),
	.B(fifo_MEMWADDR[12]),
	.C(fifo_MEMWADDR[9]),
	.D(fifo_MEMWADDR[8]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9)
);
defparam \memwaddr_r_cry_cy_RNO_2[0] .INIT=16'h8000;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_1[0]  (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[5]),
	.D(fifo_MEMWADDR[4]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8)
);
defparam \memwaddr_r_cry_cy_RNO_1[0] .INIT=16'h8000;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_0[0]  (
	.A(fifo_MEMWADDR[3]),
	.B(fifo_MEMWADDR[2]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7)
);
defparam \memwaddr_r_cry_cy_RNO_0[0] .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_9  (
	.A(sc_r_fwft_Z[13]),
	.B(sc_r_fwft_Z[12]),
	.C(sc_r_fwft_Z[9]),
	.D(sc_r_fwft_Z[8]),
	.Y(un6_fulli_assertlto13_i_a2_9)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_9 .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_8  (
	.A(sc_r_fwft_Z[7]),
	.B(sc_r_fwft_Z[6]),
	.C(sc_r_fwft_Z[5]),
	.D(sc_r_fwft_Z[4]),
	.Y(un6_fulli_assertlto13_i_a2_8)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_8 .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_7  (
	.A(sc_r_fwft_Z[3]),
	.B(sc_r_fwft_Z[2]),
	.C(sc_r_fwft_Z[1]),
	.D(sc_r_fwft_Z[0]),
	.Y(un6_fulli_assertlto13_i_a2_7)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_7 .INIT=16'h8000;
// @46:372
  CFG3 \genblk3.sc_r5_0_x2_i_0_tz  (
	.A(EMPTY1),
	.B(fifo_valid),
	.C(middle_valid),
	.Y(N_95)
);
defparam \genblk3.sc_r5_0_x2_i_0_tz .INIT=8'h15;
// @46:326
  CFG4 emptyi_11 (
	.A(sc_r_Z[14]),
	.B(sc_r_Z[13]),
	.C(sc_r_Z[0]),
	.D(emptyi_8_Z),
	.Y(emptyi_11_Z)
);
defparam emptyi_11.INIT=16'h1000;
// @46:465
  CFG3 \genblk6.un6_fulli_assertlto13_i_a2_10  (
	.A(sc_r_fwft_Z[11]),
	.B(sc_r_fwft_Z[10]),
	.C(un6_fulli_assertlto13_i_a2_7),
	.Y(un6_fulli_assertlto13_i_a2_10)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_10 .INIT=8'h80;
// @46:326
  CFG4 emptyi (
	.A(emptyi_9_Z),
	.B(emptyi_10_Z),
	.C(N_95),
	.D(emptyi_11_Z),
	.Y(emptyi_Z)
);
defparam emptyi.INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto14  (
	.A(un6_fulli_assertlto13_i_a2_9),
	.B(sc_r_fwft_Z[14]),
	.C(un6_fulli_assertlto13_i_a2_10),
	.D(un6_fulli_assertlto13_i_a2_8),
	.Y(un6_fulli_assert)
);
defparam \genblk6.un6_fulli_assertlto14 .INIT=16'h1333;
// @46:493
  CFG4 empty_r_fwft_RNO_0 (
	.A(empty_top_fwft_r_Z),
	.B(EMPTY),
	.C(RE_i_1),
	.D(full_r_RNIL6JC_Y),
	.Y(N_71_i)
);
defparam empty_r_fwft_RNO_0.INIT=16'h8F70;
// @46:392
  CFG3 \genblk8.full_r_RNIRER91  (
	.A(full_r_RNIL6JC_Y),
	.B(EMPTY),
	.C(RE_i_1),
	.Y(N_73_i)
);
defparam \genblk8.full_r_RNIRER91 .INIT=8'h9A;
// @46:589
  CFG4 un1_sresetn_4_i_0_0 (
	.A(RE_i_1),
	.B(full_r_RNIL6JC_Y),
	.C(empty_r_fwft_Z),
	.D(un6_fulli_assert),
	.Y(N_11)
);
defparam un1_sresetn_4_i_0_0.INIT=16'h02C6;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_3 */

module COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3 (
  fwft_Q,
  int_MEMRD_fwft_1,
  RE_i_1,
  EMPTY1,
  N_95,
  fifo_valid_1z,
  middle_valid_1z,
  Clock,
  dff_arst,
  EMPTY
)
;
output [11:0] fwft_Q ;
input [11:0] int_MEMRD_fwft_1 ;
input RE_i_1 ;
input EMPTY1 ;
input N_95 ;
output fifo_valid_1z ;
output middle_valid_1z ;
input Clock ;
input dff_arst ;
output EMPTY ;
wire RE_i_1 ;
wire EMPTY1 ;
wire N_95 ;
wire fifo_valid_1z ;
wire middle_valid_1z ;
wire Clock ;
wire dff_arst ;
wire EMPTY ;
wire [11:0] dout_4_Z;
wire [11:0] middle_dout_Z;
wire N_66_i ;
wire update_dout_i ;
wire GND ;
wire N_132_i ;
wire VCC ;
wire dout_valid_Z ;
wire N_17_i ;
wire un4_update_dout_1_0_0 ;
wire un4_fifo_rd_en_0_0 ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_RNO (
	.A(N_66_i),
	.Y(update_dout_i)
);
defparam empty_RNO.INIT=2'h1;
// @45:206
  SLE empty (
	.Q(EMPTY),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_dout_i),
	.EN(N_132_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE dout_valid (
	.Q(dout_valid_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_66_i),
	.EN(N_132_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE middle_valid (
	.Q(middle_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_17_i),
	.EN(un4_update_dout_1_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE fifo_valid (
	.Q(fifo_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_95),
	.EN(un4_fifo_rd_en_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[1]  (
	.Q(fwft_Q[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[1]),
	.EN(N_66_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[0]  (
	.Q(fwft_Q[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[0]),
	.EN(N_66_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[11]  (
	.Q(middle_dout_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[11]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[10]  (
	.Q(middle_dout_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[10]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[9]  (
	.Q(middle_dout_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[9]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[8]  (
	.Q(middle_dout_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[8]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[7]  (
	.Q(middle_dout_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[7]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[6]  (
	.Q(middle_dout_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[6]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[5]  (
	.Q(middle_dout_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[5]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[4]  (
	.Q(middle_dout_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[4]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[3]  (
	.Q(middle_dout_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[3]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[2]  (
	.Q(middle_dout_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[2]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[1]  (
	.Q(middle_dout_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[1]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[0]  (
	.Q(middle_dout_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[0]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[11]  (
	.Q(fwft_Q[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[11]),
	.EN(N_66_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[10]  (
	.Q(fwft_Q[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[10]),
	.EN(N_66_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[9]  (
	.Q(fwft_Q[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[9]),
	.EN(N_66_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[8]  (
	.Q(fwft_Q[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[8]),
	.EN(N_66_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[7]  (
	.Q(fwft_Q[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[7]),
	.EN(N_66_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[6]  (
	.Q(fwft_Q[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[6]),
	.EN(N_66_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[5]  (
	.Q(fwft_Q[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[5]),
	.EN(N_66_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[4]  (
	.Q(fwft_Q[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[4]),
	.EN(N_66_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[3]  (
	.Q(fwft_Q[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[3]),
	.EN(N_66_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[2]  (
	.Q(fwft_Q[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[2]),
	.EN(N_66_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:120
  CFG3 un4_update_dout_1_0 (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(N_66_i),
	.Y(un4_update_dout_1_0_0)
);
defparam un4_update_dout_1_0.INIT=8'hF2;
// @45:88
  CFG4 un4_fifo_rd_en_0 (
	.A(EMPTY1),
	.B(fifo_valid_1z),
	.C(middle_valid_1z),
	.D(N_66_i),
	.Y(un4_fifo_rd_en_0_0)
);
defparam un4_fifo_rd_en_0.INIT=16'hFF1D;
// @45:206
  CFG2 dout_valid_RNILLJF1 (
	.A(N_66_i),
	.B(RE_i_1),
	.Y(N_132_i)
);
defparam dout_valid_RNILLJF1.INIT=4'hE;
// @45:280
  CFG3 fifo_valid_RNIG81G1 (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(N_66_i),
	.Y(N_17_i)
);
defparam fifo_valid_RNIG81G1.INIT=8'h82;
// @45:281
  CFG3 \dout_4[11]  (
	.A(middle_dout_Z[11]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[11]),
	.Y(dout_4_Z[11])
);
defparam \dout_4[11] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[10]  (
	.A(middle_dout_Z[10]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[10]),
	.Y(dout_4_Z[10])
);
defparam \dout_4[10] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[9]  (
	.A(middle_dout_Z[9]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[9]),
	.Y(dout_4_Z[9])
);
defparam \dout_4[9] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[8]  (
	.A(middle_dout_Z[8]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[8]),
	.Y(dout_4_Z[8])
);
defparam \dout_4[8] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[7]  (
	.A(middle_dout_Z[7]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[7]),
	.Y(dout_4_Z[7])
);
defparam \dout_4[7] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[6]  (
	.A(middle_dout_Z[6]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[6]),
	.Y(dout_4_Z[6])
);
defparam \dout_4[6] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[5]  (
	.A(middle_dout_Z[5]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[5]),
	.Y(dout_4_Z[5])
);
defparam \dout_4[5] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[4]  (
	.A(middle_dout_Z[4]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[4]),
	.Y(dout_4_Z[4])
);
defparam \dout_4[4] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[3]  (
	.A(middle_dout_Z[3]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[3]),
	.Y(dout_4_Z[3])
);
defparam \dout_4[3] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[2]  (
	.A(middle_dout_Z[2]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[2]),
	.Y(dout_4_Z[2])
);
defparam \dout_4[2] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[1]  (
	.A(middle_dout_Z[1]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[1]),
	.Y(dout_4_Z[1])
);
defparam \dout_4[1] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[0]  (
	.A(middle_dout_Z[0]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[0]),
	.Y(dout_4_Z[0])
);
defparam \dout_4[0] .INIT=8'hB8;
// @45:281
  CFG4 dout_valid_RNI93J01 (
	.A(dout_valid_Z),
	.B(fifo_valid_1z),
	.C(middle_valid_1z),
	.D(RE_i_1),
	.Y(N_66_i)
);
defparam dout_valid_RNI93J01.INIT=16'hFC54;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3 */

module COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2 (
  RDATA_int,
  Trigger_Unit_0_Output_Data,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  full_r_RNIL6JC_Y,
  N_95,
  Clock
)
;
output [11:0] RDATA_int ;
input [11:2] Trigger_Unit_0_Output_Data ;
input [13:0] fifo_MEMWADDR ;
input [13:0] fifo_MEMRADDR ;
input full_r_RNIL6JC_Y ;
input N_95 ;
input Clock ;
wire full_r_RNIL6JC_Y ;
wire N_95 ;
wire Clock ;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_A_DOUT_3;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_B_DOUT_3;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_A_DOUT_3;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_B_DOUT_3;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_A_DOUT_3;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_B_DOUT_3;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_A_DOUT_3;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_B_DOUT_3;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_A_DOUT_3;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_B_DOUT_3;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_A_DOUT_3;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_B_DOUT_3;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_A_DOUT_3;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_B_DOUT_3;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_A_DOUT_3;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_B_DOUT_3;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_A_DOUT_3;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_B_DOUT_3;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_A_DOUT_3;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_B_DOUT_3;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_A_DOUT_3;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_B_DOUT_3;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_A_DOUT_3;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_B_DOUT_3;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire VCC ;
wire GND ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_SB_CORRECT_3 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_DB_DETECT_3 ;
wire Z_ACCESS_BUSY_0__9_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_SB_CORRECT_3 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_DB_DETECT_3 ;
wire Z_ACCESS_BUSY_0__11_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_SB_CORRECT_3 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_DB_DETECT_3 ;
wire Z_ACCESS_BUSY_0__5_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_SB_CORRECT_3 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_DB_DETECT_3 ;
wire Z_ACCESS_BUSY_0__0_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_SB_CORRECT_3 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_DB_DETECT_3 ;
wire Z_ACCESS_BUSY_0__10_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_SB_CORRECT_3 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_DB_DETECT_3 ;
wire Z_ACCESS_BUSY_0__3_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_SB_CORRECT_3 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_DB_DETECT_3 ;
wire Z_ACCESS_BUSY_0__8_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_SB_CORRECT_3 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_DB_DETECT_3 ;
wire Z_ACCESS_BUSY_0__4_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_SB_CORRECT_3 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_DB_DETECT_3 ;
wire Z_ACCESS_BUSY_0__2_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_SB_CORRECT_3 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_DB_DETECT_3 ;
wire Z_ACCESS_BUSY_0__7_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_SB_CORRECT_3 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_DB_DETECT_3 ;
wire Z_ACCESS_BUSY_0__6_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_SB_CORRECT_3 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_DB_DETECT_3 ;
wire Z_ACCESS_BUSY_0__1_ ;
// @47:410
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_A_DOUT_3[19:1], RDATA_int[9]}),
	.A_WEN({GND, GND}),
	.A_REN(N_95),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIL6JC_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_0_Output_Data[9]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_B_DOUT_3[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_SB_CORRECT_3),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_DB_DETECT_3),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__9_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9.RAMINDEX="core%16384-16384%16-16%SPEED%0%9%TWO-PORT%ECC_EN-0";
// @47:310
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_A_DOUT_3[19:1], RDATA_int[11]}),
	.A_WEN({GND, GND}),
	.A_REN(N_95),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIL6JC_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_0_Output_Data[11]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_B_DOUT_3[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_SB_CORRECT_3),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_DB_DETECT_3),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__11_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11.RAMINDEX="core%16384-16384%16-16%SPEED%0%11%TWO-PORT%ECC_EN-0";
// @47:285
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_A_DOUT_3[19:1], RDATA_int[5]}),
	.A_WEN({GND, GND}),
	.A_REN(N_95),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIL6JC_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_0_Output_Data[5]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_B_DOUT_3[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_SB_CORRECT_3),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_DB_DETECT_3),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__5_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5.RAMINDEX="core%16384-16384%16-16%SPEED%0%5%TWO-PORT%ECC_EN-0";
// @47:260
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_A_DOUT_3[19:1], RDATA_int[0]}),
	.A_WEN({GND, GND}),
	.A_REN(N_95),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIL6JC_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_B_DOUT_3[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_SB_CORRECT_3),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_DB_DETECT_3),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0.RAMINDEX="core%16384-16384%16-16%SPEED%0%0%TWO-PORT%ECC_EN-0";
// @47:235
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_A_DOUT_3[19:1], RDATA_int[10]}),
	.A_WEN({GND, GND}),
	.A_REN(N_95),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIL6JC_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_0_Output_Data[10]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_B_DOUT_3[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_SB_CORRECT_3),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_DB_DETECT_3),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__10_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10.RAMINDEX="core%16384-16384%16-16%SPEED%0%10%TWO-PORT%ECC_EN-0";
// @47:210
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_A_DOUT_3[19:1], RDATA_int[3]}),
	.A_WEN({GND, GND}),
	.A_REN(N_95),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIL6JC_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_0_Output_Data[3]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_B_DOUT_3[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_SB_CORRECT_3),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_DB_DETECT_3),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__3_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3.RAMINDEX="core%16384-16384%16-16%SPEED%0%3%TWO-PORT%ECC_EN-0";
// @47:185
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_A_DOUT_3[19:1], RDATA_int[8]}),
	.A_WEN({GND, GND}),
	.A_REN(N_95),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIL6JC_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_0_Output_Data[8]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_B_DOUT_3[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_SB_CORRECT_3),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_DB_DETECT_3),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__8_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8.RAMINDEX="core%16384-16384%16-16%SPEED%0%8%TWO-PORT%ECC_EN-0";
// @47:135
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_A_DOUT_3[19:1], RDATA_int[4]}),
	.A_WEN({GND, GND}),
	.A_REN(N_95),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIL6JC_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_0_Output_Data[4]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_B_DOUT_3[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_SB_CORRECT_3),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_DB_DETECT_3),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__4_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4.RAMINDEX="core%16384-16384%16-16%SPEED%0%4%TWO-PORT%ECC_EN-0";
// @47:110
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_A_DOUT_3[19:1], RDATA_int[2]}),
	.A_WEN({GND, GND}),
	.A_REN(N_95),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIL6JC_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_0_Output_Data[2]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_B_DOUT_3[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_SB_CORRECT_3),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_DB_DETECT_3),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__2_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2.RAMINDEX="core%16384-16384%16-16%SPEED%0%2%TWO-PORT%ECC_EN-0";
// @47:85
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_A_DOUT_3[19:1], RDATA_int[7]}),
	.A_WEN({GND, GND}),
	.A_REN(N_95),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIL6JC_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_0_Output_Data[7]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_B_DOUT_3[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_SB_CORRECT_3),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_DB_DETECT_3),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__7_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7.RAMINDEX="core%16384-16384%16-16%SPEED%0%7%TWO-PORT%ECC_EN-0";
// @47:60
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_A_DOUT_3[19:1], RDATA_int[6]}),
	.A_WEN({GND, GND}),
	.A_REN(N_95),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIL6JC_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_0_Output_Data[6]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_B_DOUT_3[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_SB_CORRECT_3),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_DB_DETECT_3),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__6_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6.RAMINDEX="core%16384-16384%16-16%SPEED%0%6%TWO-PORT%ECC_EN-0";
// @47:36
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_A_DOUT_3[19:1], RDATA_int[1]}),
	.A_WEN({GND, GND}),
	.A_REN(N_95),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIL6JC_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_B_DOUT_3[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_SB_CORRECT_3),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_DB_DETECT_3),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1.RAMINDEX="core%16384-16384%16-16%SPEED%0%1%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2 */

module COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2 (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  Trigger_Unit_0_Output_Data,
  RDATA_int,
  Clock,
  N_95,
  full_r_RNIL6JC_Y
)
;
input [13:0] fifo_MEMRADDR ;
input [13:0] fifo_MEMWADDR ;
input [11:2] Trigger_Unit_0_Output_Data ;
output [11:0] RDATA_int ;
input Clock ;
input N_95 ;
input full_r_RNIL6JC_Y ;
wire Clock ;
wire N_95 ;
wire full_r_RNIL6JC_Y ;
wire GND ;
wire VCC ;
// @48:53
  COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2 L3_syncnonpipe (
	.RDATA_int(RDATA_int[11:0]),
	.Trigger_Unit_0_Output_Data(Trigger_Unit_0_Output_Data[11:2]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.full_r_RNIL6JC_Y(full_r_RNIL6JC_Y),
	.N_95(N_95),
	.Clock(Clock)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2 */

module COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2 (
  Trigger_Unit_0_Output_Data,
  fwft_Q,
  state_reg_0,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  RE_i_1,
  Clock,
  dff_arst,
  RE_d1_1z
)
;
input [11:2] Trigger_Unit_0_Output_Data ;
output [11:0] fwft_Q ;
input state_reg_0 ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input RE_i_1 ;
input Clock ;
input dff_arst ;
output RE_d1_1z ;
wire state_reg_0 ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire RE_i_1 ;
wire Clock ;
wire dff_arst ;
wire RE_d1_1z ;
wire [11:0] RDATA_r_Z;
wire [11:0] RDATA_int;
wire [11:0] int_MEMRD_fwft_1_Z;
wire [13:0] fifo_MEMRADDR;
wire [13:0] fifo_MEMWADDR;
wire VCC ;
wire GND ;
wire REN_d1_Z ;
wire N_95 ;
wire re_set_Z ;
wire N_103_i_i ;
wire N_21_i ;
wire N_1283 ;
wire N_1282 ;
wire N_1281 ;
wire N_1280 ;
wire N_1279 ;
wire N_1278 ;
wire N_1277 ;
wire N_1276 ;
wire N_1275 ;
wire N_1274 ;
wire N_1273 ;
wire N_1272 ;
wire fifo_valid ;
wire middle_valid ;
wire EMPTY1 ;
wire EMPTY ;
wire full_r_RNIL6JC_Y ;
// @49:1110
  SLE RE_d1 (
	.Q(RE_d1_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RE_i_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_95),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(REN_d1_Z),
	.EN(N_103_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[7]  (
	.Q(RDATA_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[7]),
	.EN(N_21_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[6]  (
	.Q(RDATA_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[6]),
	.EN(N_21_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[5]  (
	.Q(RDATA_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[5]),
	.EN(N_21_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[4]  (
	.Q(RDATA_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[4]),
	.EN(N_21_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[3]  (
	.Q(RDATA_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[3]),
	.EN(N_21_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[2]  (
	.Q(RDATA_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[2]),
	.EN(N_21_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[1]),
	.EN(N_21_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[0]),
	.EN(N_21_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[11]  (
	.Q(RDATA_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[11]),
	.EN(N_21_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[10]  (
	.Q(RDATA_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[10]),
	.EN(N_21_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[9]  (
	.Q(RDATA_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[9]),
	.EN(N_21_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[8]  (
	.Q(RDATA_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[8]),
	.EN(N_21_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1139
  CFG4 \int_MEMRD_fwft_1[11]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[11]),
	.C(RDATA_int[11]),
	.D(RE_d1_1z),
	.Y(int_MEMRD_fwft_1_Z[11])
);
defparam \int_MEMRD_fwft_1[11] .INIT=16'hF0D8;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[10]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[10]),
	.C(RDATA_int[10]),
	.D(RE_d1_1z),
	.Y(int_MEMRD_fwft_1_Z[10])
);
defparam \int_MEMRD_fwft_1[10] .INIT=16'hF0D8;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[9]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[9]),
	.C(RDATA_int[9]),
	.D(RE_d1_1z),
	.Y(int_MEMRD_fwft_1_Z[9])
);
defparam \int_MEMRD_fwft_1[9] .INIT=16'hF0D8;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[8]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[8]),
	.C(RDATA_int[8]),
	.D(RE_d1_1z),
	.Y(int_MEMRD_fwft_1_Z[8])
);
defparam \int_MEMRD_fwft_1[8] .INIT=16'hF0D8;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[7]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[7]),
	.C(RDATA_int[7]),
	.D(RE_d1_1z),
	.Y(int_MEMRD_fwft_1_Z[7])
);
defparam \int_MEMRD_fwft_1[7] .INIT=16'hF0D8;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[6]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[6]),
	.C(RDATA_int[6]),
	.D(RE_d1_1z),
	.Y(int_MEMRD_fwft_1_Z[6])
);
defparam \int_MEMRD_fwft_1[6] .INIT=16'hF0D8;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[5]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[5]),
	.C(RDATA_int[5]),
	.D(RE_d1_1z),
	.Y(int_MEMRD_fwft_1_Z[5])
);
defparam \int_MEMRD_fwft_1[5] .INIT=16'hF0D8;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[4]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[4]),
	.C(RDATA_int[4]),
	.D(RE_d1_1z),
	.Y(int_MEMRD_fwft_1_Z[4])
);
defparam \int_MEMRD_fwft_1[4] .INIT=16'hF0D8;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[3]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[3]),
	.C(RDATA_int[3]),
	.D(RE_d1_1z),
	.Y(int_MEMRD_fwft_1_Z[3])
);
defparam \int_MEMRD_fwft_1[3] .INIT=16'hF0D8;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[2]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[2]),
	.C(RDATA_int[2]),
	.D(RE_d1_1z),
	.Y(int_MEMRD_fwft_1_Z[2])
);
defparam \int_MEMRD_fwft_1[2] .INIT=16'hF0D8;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[1]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[1]),
	.C(RDATA_int[1]),
	.D(RE_d1_1z),
	.Y(int_MEMRD_fwft_1_Z[1])
);
defparam \int_MEMRD_fwft_1[1] .INIT=16'hF0D8;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[0]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[0]),
	.C(RDATA_int[0]),
	.D(RE_d1_1z),
	.Y(int_MEMRD_fwft_1_Z[0])
);
defparam \int_MEMRD_fwft_1[0] .INIT=16'hF0D8;
// @49:1040
  CFG2 re_set_RNO (
	.A(N_95),
	.B(REN_d1_Z),
	.Y(N_103_i_i)
);
defparam re_set_RNO.INIT=4'h6;
// @49:1055
  CFG2 REN_d1_RNIA64H (
	.A(N_95),
	.B(REN_d1_Z),
	.Y(N_21_i)
);
defparam REN_d1_RNIA64H.INIT=4'h4;
// @49:613
  COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_3 \genblk16.fifo_corefifo_sync_scntr  (
	.state_reg_0(state_reg_0),
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.RE_i_1(RE_i_1),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.fifo_valid(fifo_valid),
	.middle_valid(middle_valid),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.EMPTY1(EMPTY1),
	.EMPTY(EMPTY),
	.N_95(N_95),
	.full_r_RNIL6JC_Y(full_r_RNIL6JC_Y),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @49:984
  COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3 \genblk17.u_corefifo_fwft  (
	.fwft_Q(fwft_Q[11:0]),
	.int_MEMRD_fwft_1(int_MEMRD_fwft_1_Z[11:0]),
	.RE_i_1(RE_i_1),
	.EMPTY1(EMPTY1),
	.N_95(N_95),
	.fifo_valid_1z(fifo_valid),
	.middle_valid_1z(middle_valid),
	.Clock(Clock),
	.dff_arst(dff_arst),
	.EMPTY(EMPTY)
);
// @49:1230
  COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2 \genblk22.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.Trigger_Unit_0_Output_Data(Trigger_Unit_0_Output_Data[11:2]),
	.RDATA_int(RDATA_int[11:0]),
	.Clock(Clock),
	.N_95(N_95),
	.full_r_RNIL6JC_Y(full_r_RNIL6JC_Y)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2 */

module COREFIFO_C4_2 (
  state_reg_0,
  fwft_Q,
  Trigger_Unit_0_Output_Data,
  RE_d1,
  dff_arst,
  Clock,
  RE_i_1,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  Trigger_Top_Part_0_ALL_FIFO_Enable
)
;
input state_reg_0 ;
output [11:0] fwft_Q ;
input [11:2] Trigger_Unit_0_Output_Data ;
output RE_d1 ;
input dff_arst ;
input Clock ;
input RE_i_1 ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire state_reg_0 ;
wire RE_d1 ;
wire dff_arst ;
wire Clock ;
wire RE_i_1 ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire GND ;
wire VCC ;
// @50:149
  COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2 COREFIFO_C4_0 (
	.Trigger_Unit_0_Output_Data(Trigger_Unit_0_Output_Data[11:2]),
	.fwft_Q(fwft_Q[11:0]),
	.state_reg_0(state_reg_0),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.RE_i_1(RE_i_1),
	.Clock(Clock),
	.dff_arst(dff_arst),
	.RE_d1_1z(RE_d1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_2 */

module COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_4 (
  state_reg_0,
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  RE_i_1,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  fifo_valid,
  middle_valid,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  EMPTY1,
  EMPTY,
  N_90,
  full_r_RNI4P3A_Y,
  Clock,
  dff_arst
)
;
input state_reg_0 ;
output [13:0] fifo_MEMRADDR ;
output [13:0] fifo_MEMWADDR ;
input RE_i_1 ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input fifo_valid ;
input middle_valid ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
output EMPTY1 ;
input EMPTY ;
input N_90 ;
output full_r_RNI4P3A_Y ;
input Clock ;
input dff_arst ;
wire state_reg_0 ;
wire RE_i_1 ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire fifo_valid ;
wire middle_valid ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire EMPTY1 ;
wire EMPTY ;
wire N_90 ;
wire full_r_RNI4P3A_Y ;
wire Clock ;
wire dff_arst ;
wire [13:13] memwaddr_r_s_Z;
wire [12:0] memwaddr_r_s;
wire [13:13] memraddr_r_s_Z;
wire [12:0] memraddr_r_s;
wire [14:0] sc_r_fwft_Z;
wire [14:0] sc_r_fwft_5;
wire [14:0] sc_r_Z;
wire [14:0] sc_r_4;
wire [0:0] sc_r_RNIQAKK1_Y;
wire [1:1] sc_r_RNIHT4V2_Y;
wire [2:2] sc_r_RNI9HL94_Y;
wire [3:3] sc_r_RNI266K5_Y;
wire [4:4] sc_r_RNISRMU6_Y;
wire [5:5] sc_r_RNINI798_Y;
wire [6:6] sc_r_RNIJAOJ9_Y;
wire [7:7] sc_r_RNIG39UA_Y;
wire [8:8] sc_r_RNIETP8C_Y;
wire [9:9] sc_r_RNIDOAJD_Y;
wire [10:10] sc_r_RNIK6NVE_Y;
wire [11:11] sc_r_RNISL3CG_Y;
wire [12:12] sc_r_RNI56GOH_Y;
wire [14:14] sc_r_RNO_FCO_0;
wire [14:14] sc_r_RNO_Y_0;
wire [13:13] sc_r_RNIFNS4J_Y;
wire [0:0] sc_r_fwft_RNIPR0F1_Y;
wire [1:1] sc_r_fwft_RNIFVTJ2_Y;
wire [2:2] sc_r_fwft_RNI64RO3_Y;
wire [3:3] sc_r_fwft_RNIU9OT4_Y;
wire [4:4] sc_r_fwft_RNINGL26_Y;
wire [5:5] sc_r_fwft_RNIHOI77_Y;
wire [6:6] sc_r_fwft_RNIC1GC8_Y;
wire [7:7] sc_r_fwft_RNI8BDH9_Y;
wire [8:8] sc_r_fwft_RNI5MAMA_Y;
wire [9:9] sc_r_fwft_RNI328RB_Y;
wire [10:10] sc_r_fwft_RNI9NB6D_Y;
wire [11:11] sc_r_fwft_RNIGDFHE_Y;
wire [12:12] sc_r_fwft_RNIO4JSF_Y;
wire [14:14] sc_r_fwft_RNO_FCO_2;
wire [14:14] sc_r_fwft_RNO_Y_2;
wire [13:13] sc_r_fwft_RNI1TM7H_Y;
wire [0:0] memraddr_r_cry_cy_S_4;
wire [0:0] memraddr_r_cry_cy_Y_4;
wire [12:0] memraddr_r_cry_Z;
wire [12:0] memraddr_r_cry_Y_4;
wire [13:13] memraddr_r_s_FCO_4;
wire [13:13] memraddr_r_s_Y_4;
wire [0:0] memwaddr_r_cry_cy_S_4;
wire [0:0] memwaddr_r_cry_cy_Y_4;
wire [12:0] memwaddr_r_cry_Z;
wire [12:0] memwaddr_r_cry_Y_4;
wire [13:13] memwaddr_r_s_FCO_4;
wire [13:13] memwaddr_r_s_Y_4;
wire un1_sc_r_fwft_cry_14_Z ;
wire empty_r_fwft_4 ;
wire VCC ;
wire GND ;
wire empty_top_fwft_r_Z ;
wire emptyi_Z ;
wire N_105_i ;
wire empty_r_fwft_Z ;
wire N_58_i ;
wire full_r ;
wire N_11 ;
wire N_60_i ;
wire sc_r_cmb_cry_0_cy ;
wire full_r_RNI4P3A_S ;
wire sc_r_cmb_cry_0 ;
wire sc_r_cmb_cry_1 ;
wire sc_r_cmb_cry_2 ;
wire sc_r_cmb_cry_3 ;
wire sc_r_cmb_cry_4 ;
wire sc_r_cmb_cry_5 ;
wire sc_r_cmb_cry_6 ;
wire sc_r_cmb_cry_7 ;
wire sc_r_cmb_cry_8 ;
wire sc_r_cmb_cry_9 ;
wire sc_r_cmb_cry_10 ;
wire sc_r_cmb_cry_11 ;
wire sc_r_cmb_cry_12 ;
wire sc_r_cmb_cry_13 ;
wire sc_r_fwft_cmb_cry_0_cy ;
wire full_r_RNI4P3A_0_S ;
wire full_r_RNI4P3A_0_Y ;
wire sc_r_fwft_cmb_cry_0 ;
wire sc_r_fwft_cmb_cry_1 ;
wire sc_r_fwft_cmb_cry_2 ;
wire sc_r_fwft_cmb_cry_3 ;
wire sc_r_fwft_cmb_cry_4 ;
wire sc_r_fwft_cmb_cry_5 ;
wire sc_r_fwft_cmb_cry_6 ;
wire sc_r_fwft_cmb_cry_7 ;
wire sc_r_fwft_cmb_cry_8 ;
wire sc_r_fwft_cmb_cry_9 ;
wire sc_r_fwft_cmb_cry_10 ;
wire sc_r_fwft_cmb_cry_11 ;
wire sc_r_fwft_cmb_cry_12 ;
wire sc_r_fwft_cmb_cry_13 ;
wire memraddr_r_cry_cy ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_6 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_7 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_8 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_9 ;
wire memwaddr_r_cry_cy ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9 ;
wire un1_sc_r_fwft_cry_0_Z ;
wire un1_sc_r_fwft_cry_0_S_4 ;
wire un1_sc_r_fwft_cry_0_Y_4 ;
wire un1_sc_r_fwft_cry_1_Z ;
wire un1_sc_r_fwft_cry_1_S_4 ;
wire un1_sc_r_fwft_cry_1_Y_4 ;
wire un1_sc_r_fwft_cry_2_Z ;
wire un1_sc_r_fwft_cry_2_S_4 ;
wire un1_sc_r_fwft_cry_2_Y_4 ;
wire un1_sc_r_fwft_cry_3_Z ;
wire un1_sc_r_fwft_cry_3_S_4 ;
wire un1_sc_r_fwft_cry_3_Y_4 ;
wire un1_sc_r_fwft_cry_4_Z ;
wire un1_sc_r_fwft_cry_4_S_4 ;
wire un1_sc_r_fwft_cry_4_Y_4 ;
wire un1_sc_r_fwft_cry_5_Z ;
wire un1_sc_r_fwft_cry_5_S_4 ;
wire un1_sc_r_fwft_cry_5_Y_4 ;
wire un1_sc_r_fwft_cry_6_Z ;
wire un1_sc_r_fwft_cry_6_S_4 ;
wire un1_sc_r_fwft_cry_6_Y_4 ;
wire un1_sc_r_fwft_cry_7_Z ;
wire un1_sc_r_fwft_cry_7_S_4 ;
wire un1_sc_r_fwft_cry_7_Y_4 ;
wire un1_sc_r_fwft_cry_8_Z ;
wire un1_sc_r_fwft_cry_8_S_4 ;
wire un1_sc_r_fwft_cry_8_Y_4 ;
wire un1_sc_r_fwft_cry_9_Z ;
wire un1_sc_r_fwft_cry_9_S_4 ;
wire un1_sc_r_fwft_cry_9_Y_4 ;
wire un1_sc_r_fwft_cry_10_Z ;
wire un1_sc_r_fwft_cry_10_S_4 ;
wire un1_sc_r_fwft_cry_10_Y_4 ;
wire un1_sc_r_fwft_cry_11_Z ;
wire un1_sc_r_fwft_cry_11_S_4 ;
wire un1_sc_r_fwft_cry_11_Y_4 ;
wire un1_sc_r_fwft_cry_12_Z ;
wire un1_sc_r_fwft_cry_12_S_4 ;
wire un1_sc_r_fwft_cry_12_Y_4 ;
wire un1_sc_r_fwft_cry_13_Z ;
wire un1_sc_r_fwft_cry_13_S_4 ;
wire un1_sc_r_fwft_cry_13_Y_4 ;
wire un1_sc_r_fwft_cry_14_S_4 ;
wire un1_sc_r_fwft_cry_14_Y_4 ;
wire emptyi_10_Z ;
wire emptyi_9_Z ;
wire emptyi_8_Z ;
wire un6_fulli_assertlto13_i_a2_9 ;
wire un6_fulli_assertlto13_i_a2_8 ;
wire un6_fulli_assertlto13_i_a2_7 ;
wire emptyi_11_Z ;
wire un6_fulli_assertlto13_i_a2_10 ;
wire un6_fulli_assert ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_r_fwft_RNO (
	.A(un1_sc_r_fwft_cry_14_Z),
	.Y(empty_r_fwft_4)
);
defparam empty_r_fwft_RNO.INIT=2'h1;
// @46:628
  SLE \memwaddr_r[13]  (
	.Q(fifo_MEMWADDR[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s_Z[13]),
	.EN(full_r_RNI4P3A_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[12]  (
	.Q(fifo_MEMWADDR[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[12]),
	.EN(full_r_RNI4P3A_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[11]  (
	.Q(fifo_MEMWADDR[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[11]),
	.EN(full_r_RNI4P3A_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[10]  (
	.Q(fifo_MEMWADDR[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[10]),
	.EN(full_r_RNI4P3A_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[9]),
	.EN(full_r_RNI4P3A_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[8]),
	.EN(full_r_RNI4P3A_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[7]),
	.EN(full_r_RNI4P3A_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[6]),
	.EN(full_r_RNI4P3A_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[5]),
	.EN(full_r_RNI4P3A_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[4]),
	.EN(full_r_RNI4P3A_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[3]),
	.EN(full_r_RNI4P3A_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[2]),
	.EN(full_r_RNI4P3A_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[1]),
	.EN(full_r_RNI4P3A_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[0]),
	.EN(full_r_RNI4P3A_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[13]  (
	.Q(fifo_MEMRADDR[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s_Z[13]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[12]  (
	.Q(fifo_MEMRADDR[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[12]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[11]  (
	.Q(fifo_MEMRADDR[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[11]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[10]  (
	.Q(fifo_MEMRADDR[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[10]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[9]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[8]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[7]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[6]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[5]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[4]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[3]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[2]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[1]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[0]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:471
  SLE empty_top_fwft_r (
	.Q(empty_top_fwft_r_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(EMPTY),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:328
  SLE \genblk3.empty_r  (
	.Q(EMPTY1),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(emptyi_Z),
	.EN(N_105_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:493
  SLE empty_r_fwft (
	.Q(empty_r_fwft_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(empty_r_fwft_4),
	.EN(N_58_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:587
  SLE \genblk8.full_r  (
	.Q(full_r),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(full_r_RNI4P3A_Y),
	.EN(N_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[5]  (
	.Q(sc_r_fwft_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[5]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[4]  (
	.Q(sc_r_fwft_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[4]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[3]  (
	.Q(sc_r_fwft_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[3]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[2]  (
	.Q(sc_r_fwft_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[2]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[1]  (
	.Q(sc_r_fwft_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[1]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[0]  (
	.Q(sc_r_fwft_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[0]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[5]  (
	.Q(sc_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[5]),
	.EN(N_105_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[4]  (
	.Q(sc_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[4]),
	.EN(N_105_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[3]  (
	.Q(sc_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[3]),
	.EN(N_105_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[2]  (
	.Q(sc_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[2]),
	.EN(N_105_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[1]  (
	.Q(sc_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[1]),
	.EN(N_105_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[0]  (
	.Q(sc_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[0]),
	.EN(N_105_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[14]  (
	.Q(sc_r_fwft_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[14]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[13]  (
	.Q(sc_r_fwft_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[13]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[12]  (
	.Q(sc_r_fwft_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[12]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[11]  (
	.Q(sc_r_fwft_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[11]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[10]  (
	.Q(sc_r_fwft_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[10]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[9]  (
	.Q(sc_r_fwft_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[9]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[8]  (
	.Q(sc_r_fwft_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[8]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[7]  (
	.Q(sc_r_fwft_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[7]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[6]  (
	.Q(sc_r_fwft_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[6]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[14]  (
	.Q(sc_r_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[14]),
	.EN(N_105_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[13]  (
	.Q(sc_r_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[13]),
	.EN(N_105_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[12]  (
	.Q(sc_r_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[12]),
	.EN(N_105_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[11]  (
	.Q(sc_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[11]),
	.EN(N_105_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[10]  (
	.Q(sc_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[10]),
	.EN(N_105_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[9]  (
	.Q(sc_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[9]),
	.EN(N_105_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[8]  (
	.Q(sc_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[8]),
	.EN(N_105_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[7]  (
	.Q(sc_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[7]),
	.EN(N_105_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[6]  (
	.Q(sc_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[6]),
	.EN(N_105_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:230
  ARI1 \genblk8.full_r_RNI4P3A  (
	.FCO(sc_r_cmb_cry_0_cy),
	.S(full_r_RNI4P3A_S),
	.Y(full_r_RNI4P3A_Y),
	.B(full_r),
	.C(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk8.full_r_RNI4P3A .INIT=20'h44400;
// @46:230
  ARI1 \sc_r_RNIQAKK1[0]  (
	.FCO(sc_r_cmb_cry_0),
	.S(sc_r_4[0]),
	.Y(sc_r_RNIQAKK1_Y[0]),
	.B(middle_valid),
	.C(fifo_valid),
	.D(EMPTY1),
	.A(sc_r_Z[0]),
	.FCI(sc_r_cmb_cry_0_cy)
);
defparam \sc_r_RNIQAKK1[0] .INIT=20'h5F807;
// @46:230
  ARI1 \sc_r_RNIHT4V2[1]  (
	.FCO(sc_r_cmb_cry_1),
	.S(sc_r_4[1]),
	.Y(sc_r_RNIHT4V2_Y[1]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[1]),
	.FCI(sc_r_cmb_cry_0)
);
defparam \sc_r_RNIHT4V2[1] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNI9HL94[2]  (
	.FCO(sc_r_cmb_cry_2),
	.S(sc_r_4[2]),
	.Y(sc_r_RNI9HL94_Y[2]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[2]),
	.FCI(sc_r_cmb_cry_1)
);
defparam \sc_r_RNI9HL94[2] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNI266K5[3]  (
	.FCO(sc_r_cmb_cry_3),
	.S(sc_r_4[3]),
	.Y(sc_r_RNI266K5_Y[3]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[3]),
	.FCI(sc_r_cmb_cry_2)
);
defparam \sc_r_RNI266K5[3] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNISRMU6[4]  (
	.FCO(sc_r_cmb_cry_4),
	.S(sc_r_4[4]),
	.Y(sc_r_RNISRMU6_Y[4]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[4]),
	.FCI(sc_r_cmb_cry_3)
);
defparam \sc_r_RNISRMU6[4] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNINI798[5]  (
	.FCO(sc_r_cmb_cry_5),
	.S(sc_r_4[5]),
	.Y(sc_r_RNINI798_Y[5]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[5]),
	.FCI(sc_r_cmb_cry_4)
);
defparam \sc_r_RNINI798[5] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIJAOJ9[6]  (
	.FCO(sc_r_cmb_cry_6),
	.S(sc_r_4[6]),
	.Y(sc_r_RNIJAOJ9_Y[6]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[6]),
	.FCI(sc_r_cmb_cry_5)
);
defparam \sc_r_RNIJAOJ9[6] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIG39UA[7]  (
	.FCO(sc_r_cmb_cry_7),
	.S(sc_r_4[7]),
	.Y(sc_r_RNIG39UA_Y[7]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[7]),
	.FCI(sc_r_cmb_cry_6)
);
defparam \sc_r_RNIG39UA[7] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIETP8C[8]  (
	.FCO(sc_r_cmb_cry_8),
	.S(sc_r_4[8]),
	.Y(sc_r_RNIETP8C_Y[8]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[8]),
	.FCI(sc_r_cmb_cry_7)
);
defparam \sc_r_RNIETP8C[8] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIDOAJD[9]  (
	.FCO(sc_r_cmb_cry_9),
	.S(sc_r_4[9]),
	.Y(sc_r_RNIDOAJD_Y[9]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[9]),
	.FCI(sc_r_cmb_cry_8)
);
defparam \sc_r_RNIDOAJD[9] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIK6NVE[10]  (
	.FCO(sc_r_cmb_cry_10),
	.S(sc_r_4[10]),
	.Y(sc_r_RNIK6NVE_Y[10]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[10]),
	.FCI(sc_r_cmb_cry_9)
);
defparam \sc_r_RNIK6NVE[10] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNISL3CG[11]  (
	.FCO(sc_r_cmb_cry_11),
	.S(sc_r_4[11]),
	.Y(sc_r_RNISL3CG_Y[11]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[11]),
	.FCI(sc_r_cmb_cry_10)
);
defparam \sc_r_RNISL3CG[11] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNI56GOH[12]  (
	.FCO(sc_r_cmb_cry_12),
	.S(sc_r_4[12]),
	.Y(sc_r_RNI56GOH_Y[12]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[12]),
	.FCI(sc_r_cmb_cry_11)
);
defparam \sc_r_RNI56GOH[12] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNO[14]  (
	.FCO(sc_r_RNO_FCO_0[14]),
	.S(sc_r_4[14]),
	.Y(sc_r_RNO_Y_0[14]),
	.B(sc_r_Z[14]),
	.C(N_90),
	.D(GND),
	.A(VCC),
	.FCI(sc_r_cmb_cry_13)
);
defparam \sc_r_RNO[14] .INIT=20'h46600;
// @46:230
  ARI1 \sc_r_RNIFNS4J[13]  (
	.FCO(sc_r_cmb_cry_13),
	.S(sc_r_4[13]),
	.Y(sc_r_RNIFNS4J_Y[13]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[13]),
	.FCI(sc_r_cmb_cry_12)
);
defparam \sc_r_RNIFNS4J[13] .INIT=20'h5EA15;
// @46:230
  ARI1 \genblk8.full_r_RNI4P3A_0  (
	.FCO(sc_r_fwft_cmb_cry_0_cy),
	.S(full_r_RNI4P3A_0_S),
	.Y(full_r_RNI4P3A_0_Y),
	.B(full_r),
	.C(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk8.full_r_RNI4P3A_0 .INIT=20'h44400;
// @46:230
  ARI1 \sc_r_fwft_RNIPR0F1[0]  (
	.FCO(sc_r_fwft_cmb_cry_0),
	.S(sc_r_fwft_5[0]),
	.Y(sc_r_fwft_RNIPR0F1_Y[0]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[0]),
	.FCI(sc_r_fwft_cmb_cry_0_cy)
);
defparam \sc_r_fwft_RNIPR0F1[0] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNIFVTJ2[1]  (
	.FCO(sc_r_fwft_cmb_cry_1),
	.S(sc_r_fwft_5[1]),
	.Y(sc_r_fwft_RNIFVTJ2_Y[1]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[1]),
	.FCI(sc_r_fwft_cmb_cry_0)
);
defparam \sc_r_fwft_RNIFVTJ2[1] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNI64RO3[2]  (
	.FCO(sc_r_fwft_cmb_cry_2),
	.S(sc_r_fwft_5[2]),
	.Y(sc_r_fwft_RNI64RO3_Y[2]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[2]),
	.FCI(sc_r_fwft_cmb_cry_1)
);
defparam \sc_r_fwft_RNI64RO3[2] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNIU9OT4[3]  (
	.FCO(sc_r_fwft_cmb_cry_3),
	.S(sc_r_fwft_5[3]),
	.Y(sc_r_fwft_RNIU9OT4_Y[3]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[3]),
	.FCI(sc_r_fwft_cmb_cry_2)
);
defparam \sc_r_fwft_RNIU9OT4[3] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNINGL26[4]  (
	.FCO(sc_r_fwft_cmb_cry_4),
	.S(sc_r_fwft_5[4]),
	.Y(sc_r_fwft_RNINGL26_Y[4]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[4]),
	.FCI(sc_r_fwft_cmb_cry_3)
);
defparam \sc_r_fwft_RNINGL26[4] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNIHOI77[5]  (
	.FCO(sc_r_fwft_cmb_cry_5),
	.S(sc_r_fwft_5[5]),
	.Y(sc_r_fwft_RNIHOI77_Y[5]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[5]),
	.FCI(sc_r_fwft_cmb_cry_4)
);
defparam \sc_r_fwft_RNIHOI77[5] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNIC1GC8[6]  (
	.FCO(sc_r_fwft_cmb_cry_6),
	.S(sc_r_fwft_5[6]),
	.Y(sc_r_fwft_RNIC1GC8_Y[6]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[6]),
	.FCI(sc_r_fwft_cmb_cry_5)
);
defparam \sc_r_fwft_RNIC1GC8[6] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNI8BDH9[7]  (
	.FCO(sc_r_fwft_cmb_cry_7),
	.S(sc_r_fwft_5[7]),
	.Y(sc_r_fwft_RNI8BDH9_Y[7]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[7]),
	.FCI(sc_r_fwft_cmb_cry_6)
);
defparam \sc_r_fwft_RNI8BDH9[7] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNI5MAMA[8]  (
	.FCO(sc_r_fwft_cmb_cry_8),
	.S(sc_r_fwft_5[8]),
	.Y(sc_r_fwft_RNI5MAMA_Y[8]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[8]),
	.FCI(sc_r_fwft_cmb_cry_7)
);
defparam \sc_r_fwft_RNI5MAMA[8] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNI328RB[9]  (
	.FCO(sc_r_fwft_cmb_cry_9),
	.S(sc_r_fwft_5[9]),
	.Y(sc_r_fwft_RNI328RB_Y[9]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[9]),
	.FCI(sc_r_fwft_cmb_cry_8)
);
defparam \sc_r_fwft_RNI328RB[9] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNI9NB6D[10]  (
	.FCO(sc_r_fwft_cmb_cry_10),
	.S(sc_r_fwft_5[10]),
	.Y(sc_r_fwft_RNI9NB6D_Y[10]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[10]),
	.FCI(sc_r_fwft_cmb_cry_9)
);
defparam \sc_r_fwft_RNI9NB6D[10] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNIGDFHE[11]  (
	.FCO(sc_r_fwft_cmb_cry_11),
	.S(sc_r_fwft_5[11]),
	.Y(sc_r_fwft_RNIGDFHE_Y[11]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[11]),
	.FCI(sc_r_fwft_cmb_cry_10)
);
defparam \sc_r_fwft_RNIGDFHE[11] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNIO4JSF[12]  (
	.FCO(sc_r_fwft_cmb_cry_12),
	.S(sc_r_fwft_5[12]),
	.Y(sc_r_fwft_RNIO4JSF_Y[12]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[12]),
	.FCI(sc_r_fwft_cmb_cry_11)
);
defparam \sc_r_fwft_RNIO4JSF[12] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNO[14]  (
	.FCO(sc_r_fwft_RNO_FCO_2[14]),
	.S(sc_r_fwft_5[14]),
	.Y(sc_r_fwft_RNO_Y_2[14]),
	.B(sc_r_fwft_Z[14]),
	.C(RE_i_1),
	.D(GND),
	.A(VCC),
	.FCI(sc_r_fwft_cmb_cry_13)
);
defparam \sc_r_fwft_RNO[14] .INIT=20'h46600;
// @46:230
  ARI1 \sc_r_fwft_RNI1TM7H[13]  (
	.FCO(sc_r_fwft_cmb_cry_13),
	.S(sc_r_fwft_5[13]),
	.Y(sc_r_fwft_RNI1TM7H_Y[13]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[13]),
	.FCI(sc_r_fwft_cmb_cry_12)
);
defparam \sc_r_fwft_RNI1TM7H[13] .INIT=20'h511EE;
// @46:644
  ARI1 \memraddr_r_cry_cy[0]  (
	.FCO(memraddr_r_cry_cy),
	.S(memraddr_r_cry_cy_S_4[0]),
	.Y(memraddr_r_cry_cy_Y_4[0]),
	.B(memraddr_r_0_sqmuxa_0_69_a2_0_a3_6),
	.C(memraddr_r_0_sqmuxa_0_69_a2_0_a3_7),
	.D(memraddr_r_0_sqmuxa_0_69_a2_0_a3_8),
	.A(memraddr_r_0_sqmuxa_0_69_a2_0_a3_9),
	.FCI(VCC)
);
defparam \memraddr_r_cry_cy[0] .INIT=20'h47FFF;
// @46:644
  ARI1 \memraddr_r_cry[0]  (
	.FCO(memraddr_r_cry_Z[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_cry_Y_4[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_cy)
);
defparam \memraddr_r_cry[0] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[1]  (
	.FCO(memraddr_r_cry_Z[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_cry_Y_4[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[0])
);
defparam \memraddr_r_cry[1] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[2]  (
	.FCO(memraddr_r_cry_Z[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_cry_Y_4[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[1])
);
defparam \memraddr_r_cry[2] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[3]  (
	.FCO(memraddr_r_cry_Z[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_cry_Y_4[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[2])
);
defparam \memraddr_r_cry[3] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[4]  (
	.FCO(memraddr_r_cry_Z[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_cry_Y_4[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[3])
);
defparam \memraddr_r_cry[4] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[5]  (
	.FCO(memraddr_r_cry_Z[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_cry_Y_4[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[4])
);
defparam \memraddr_r_cry[5] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[6]  (
	.FCO(memraddr_r_cry_Z[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_cry_Y_4[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[5])
);
defparam \memraddr_r_cry[6] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[7]  (
	.FCO(memraddr_r_cry_Z[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_cry_Y_4[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[6])
);
defparam \memraddr_r_cry[7] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[8]  (
	.FCO(memraddr_r_cry_Z[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_cry_Y_4[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[7])
);
defparam \memraddr_r_cry[8] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[9]  (
	.FCO(memraddr_r_cry_Z[9]),
	.S(memraddr_r_s[9]),
	.Y(memraddr_r_cry_Y_4[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[8])
);
defparam \memraddr_r_cry[9] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[10]  (
	.FCO(memraddr_r_cry_Z[10]),
	.S(memraddr_r_s[10]),
	.Y(memraddr_r_cry_Y_4[10]),
	.B(fifo_MEMRADDR[10]),
	.C(memraddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[9])
);
defparam \memraddr_r_cry[10] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[11]  (
	.FCO(memraddr_r_cry_Z[11]),
	.S(memraddr_r_s[11]),
	.Y(memraddr_r_cry_Y_4[11]),
	.B(fifo_MEMRADDR[11]),
	.C(memraddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[10])
);
defparam \memraddr_r_cry[11] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_s[13]  (
	.FCO(memraddr_r_s_FCO_4[13]),
	.S(memraddr_r_s_Z[13]),
	.Y(memraddr_r_s_Y_4[13]),
	.B(fifo_MEMRADDR[13]),
	.C(memraddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[12])
);
defparam \memraddr_r_s[13] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[12]  (
	.FCO(memraddr_r_cry_Z[12]),
	.S(memraddr_r_s[12]),
	.Y(memraddr_r_cry_Y_4[12]),
	.B(fifo_MEMRADDR[12]),
	.C(memraddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[11])
);
defparam \memraddr_r_cry[12] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry_cy[0]  (
	.FCO(memwaddr_r_cry_cy),
	.S(memwaddr_r_cry_cy_S_4[0]),
	.Y(memwaddr_r_cry_cy_Y_4[0]),
	.B(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6),
	.C(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7),
	.D(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8),
	.A(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9),
	.FCI(VCC)
);
defparam \memwaddr_r_cry_cy[0] .INIT=20'h47FFF;
// @46:628
  ARI1 \memwaddr_r_cry[0]  (
	.FCO(memwaddr_r_cry_Z[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_cry_Y_4[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_cy)
);
defparam \memwaddr_r_cry[0] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[1]  (
	.FCO(memwaddr_r_cry_Z[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_cry_Y_4[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[0])
);
defparam \memwaddr_r_cry[1] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[2]  (
	.FCO(memwaddr_r_cry_Z[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_cry_Y_4[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[1])
);
defparam \memwaddr_r_cry[2] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[3]  (
	.FCO(memwaddr_r_cry_Z[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_cry_Y_4[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[2])
);
defparam \memwaddr_r_cry[3] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[4]  (
	.FCO(memwaddr_r_cry_Z[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_cry_Y_4[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[3])
);
defparam \memwaddr_r_cry[4] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[5]  (
	.FCO(memwaddr_r_cry_Z[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_cry_Y_4[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[4])
);
defparam \memwaddr_r_cry[5] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[6]  (
	.FCO(memwaddr_r_cry_Z[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_cry_Y_4[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[5])
);
defparam \memwaddr_r_cry[6] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[7]  (
	.FCO(memwaddr_r_cry_Z[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_cry_Y_4[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[6])
);
defparam \memwaddr_r_cry[7] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[8]  (
	.FCO(memwaddr_r_cry_Z[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_cry_Y_4[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[7])
);
defparam \memwaddr_r_cry[8] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[9]  (
	.FCO(memwaddr_r_cry_Z[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_cry_Y_4[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[8])
);
defparam \memwaddr_r_cry[9] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[10]  (
	.FCO(memwaddr_r_cry_Z[10]),
	.S(memwaddr_r_s[10]),
	.Y(memwaddr_r_cry_Y_4[10]),
	.B(fifo_MEMWADDR[10]),
	.C(memwaddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[9])
);
defparam \memwaddr_r_cry[10] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[11]  (
	.FCO(memwaddr_r_cry_Z[11]),
	.S(memwaddr_r_s[11]),
	.Y(memwaddr_r_cry_Y_4[11]),
	.B(fifo_MEMWADDR[11]),
	.C(memwaddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[10])
);
defparam \memwaddr_r_cry[11] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_s[13]  (
	.FCO(memwaddr_r_s_FCO_4[13]),
	.S(memwaddr_r_s_Z[13]),
	.Y(memwaddr_r_s_Y_4[13]),
	.B(fifo_MEMWADDR[13]),
	.C(memwaddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[12])
);
defparam \memwaddr_r_s[13] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[12]  (
	.FCO(memwaddr_r_cry_Z[12]),
	.S(memwaddr_r_s[12]),
	.Y(memwaddr_r_cry_Y_4[12]),
	.B(fifo_MEMWADDR[12]),
	.C(memwaddr_r_cry_cy_Y_4[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[11])
);
defparam \memwaddr_r_cry[12] .INIT=20'h48800;
// @46:455
  ARI1 un1_sc_r_fwft_cry_0 (
	.FCO(un1_sc_r_fwft_cry_0_Z),
	.S(un1_sc_r_fwft_cry_0_S_4),
	.Y(un1_sc_r_fwft_cry_0_Y_4),
	.B(sc_r_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_sc_r_fwft_cry_0.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_1 (
	.FCO(un1_sc_r_fwft_cry_1_Z),
	.S(un1_sc_r_fwft_cry_1_S_4),
	.Y(un1_sc_r_fwft_cry_1_Y_4),
	.B(sc_r_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_0_Z)
);
defparam un1_sc_r_fwft_cry_1.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_2 (
	.FCO(un1_sc_r_fwft_cry_2_Z),
	.S(un1_sc_r_fwft_cry_2_S_4),
	.Y(un1_sc_r_fwft_cry_2_Y_4),
	.B(sc_r_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_1_Z)
);
defparam un1_sc_r_fwft_cry_2.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_3 (
	.FCO(un1_sc_r_fwft_cry_3_Z),
	.S(un1_sc_r_fwft_cry_3_S_4),
	.Y(un1_sc_r_fwft_cry_3_Y_4),
	.B(sc_r_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_2_Z)
);
defparam un1_sc_r_fwft_cry_3.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_4 (
	.FCO(un1_sc_r_fwft_cry_4_Z),
	.S(un1_sc_r_fwft_cry_4_S_4),
	.Y(un1_sc_r_fwft_cry_4_Y_4),
	.B(sc_r_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_3_Z)
);
defparam un1_sc_r_fwft_cry_4.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_5 (
	.FCO(un1_sc_r_fwft_cry_5_Z),
	.S(un1_sc_r_fwft_cry_5_S_4),
	.Y(un1_sc_r_fwft_cry_5_Y_4),
	.B(sc_r_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_4_Z)
);
defparam un1_sc_r_fwft_cry_5.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_6 (
	.FCO(un1_sc_r_fwft_cry_6_Z),
	.S(un1_sc_r_fwft_cry_6_S_4),
	.Y(un1_sc_r_fwft_cry_6_Y_4),
	.B(sc_r_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_5_Z)
);
defparam un1_sc_r_fwft_cry_6.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_7 (
	.FCO(un1_sc_r_fwft_cry_7_Z),
	.S(un1_sc_r_fwft_cry_7_S_4),
	.Y(un1_sc_r_fwft_cry_7_Y_4),
	.B(sc_r_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_6_Z)
);
defparam un1_sc_r_fwft_cry_7.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_8 (
	.FCO(un1_sc_r_fwft_cry_8_Z),
	.S(un1_sc_r_fwft_cry_8_S_4),
	.Y(un1_sc_r_fwft_cry_8_Y_4),
	.B(sc_r_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_7_Z)
);
defparam un1_sc_r_fwft_cry_8.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_9 (
	.FCO(un1_sc_r_fwft_cry_9_Z),
	.S(un1_sc_r_fwft_cry_9_S_4),
	.Y(un1_sc_r_fwft_cry_9_Y_4),
	.B(sc_r_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_8_Z)
);
defparam un1_sc_r_fwft_cry_9.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_10 (
	.FCO(un1_sc_r_fwft_cry_10_Z),
	.S(un1_sc_r_fwft_cry_10_S_4),
	.Y(un1_sc_r_fwft_cry_10_Y_4),
	.B(sc_r_fwft_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_9_Z)
);
defparam un1_sc_r_fwft_cry_10.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_11 (
	.FCO(un1_sc_r_fwft_cry_11_Z),
	.S(un1_sc_r_fwft_cry_11_S_4),
	.Y(un1_sc_r_fwft_cry_11_Y_4),
	.B(sc_r_fwft_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_10_Z)
);
defparam un1_sc_r_fwft_cry_11.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_12 (
	.FCO(un1_sc_r_fwft_cry_12_Z),
	.S(un1_sc_r_fwft_cry_12_S_4),
	.Y(un1_sc_r_fwft_cry_12_Y_4),
	.B(sc_r_fwft_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_11_Z)
);
defparam un1_sc_r_fwft_cry_12.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_13 (
	.FCO(un1_sc_r_fwft_cry_13_Z),
	.S(un1_sc_r_fwft_cry_13_S_4),
	.Y(un1_sc_r_fwft_cry_13_Y_4),
	.B(sc_r_fwft_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_12_Z)
);
defparam un1_sc_r_fwft_cry_13.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_14 (
	.FCO(un1_sc_r_fwft_cry_14_Z),
	.S(un1_sc_r_fwft_cry_14_S_4),
	.Y(un1_sc_r_fwft_cry_14_Y_4),
	.B(sc_r_fwft_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_13_Z)
);
defparam un1_sc_r_fwft_cry_14.INIT=20'h65500;
// @46:372
  CFG3 \genblk3.sc_r5_0_x2_i_x2  (
	.A(full_r),
	.B(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.C(N_90),
	.Y(N_105_i)
);
defparam \genblk3.sc_r5_0_x2_i_x2 .INIT=8'hB4;
// @49:613
  CFG2 \memwaddr_r_cry_cy_RNO[0]  (
	.A(fifo_MEMWADDR[10]),
	.B(fifo_MEMWADDR[11]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6)
);
defparam \memwaddr_r_cry_cy_RNO[0] .INIT=4'h8;
// @49:613
  CFG2 \memraddr_r_cry_cy_RNO[0]  (
	.A(fifo_MEMRADDR[10]),
	.B(fifo_MEMRADDR[11]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_6)
);
defparam \memraddr_r_cry_cy_RNO[0] .INIT=4'h8;
// @46:326
  CFG4 emptyi_10 (
	.A(sc_r_Z[4]),
	.B(sc_r_Z[3]),
	.C(sc_r_Z[2]),
	.D(sc_r_Z[1]),
	.Y(emptyi_10_Z)
);
defparam emptyi_10.INIT=16'h0001;
// @46:326
  CFG4 emptyi_9 (
	.A(sc_r_Z[8]),
	.B(sc_r_Z[7]),
	.C(sc_r_Z[6]),
	.D(sc_r_Z[5]),
	.Y(emptyi_9_Z)
);
defparam emptyi_9.INIT=16'h0001;
// @46:326
  CFG4 emptyi_8 (
	.A(sc_r_Z[12]),
	.B(sc_r_Z[11]),
	.C(sc_r_Z[10]),
	.D(sc_r_Z[9]),
	.Y(emptyi_8_Z)
);
defparam emptyi_8.INIT=16'h0001;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_2[0]  (
	.A(fifo_MEMWADDR[13]),
	.B(fifo_MEMWADDR[12]),
	.C(fifo_MEMWADDR[9]),
	.D(fifo_MEMWADDR[8]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9)
);
defparam \memwaddr_r_cry_cy_RNO_2[0] .INIT=16'h8000;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_1[0]  (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[5]),
	.D(fifo_MEMWADDR[4]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8)
);
defparam \memwaddr_r_cry_cy_RNO_1[0] .INIT=16'h8000;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_0[0]  (
	.A(fifo_MEMWADDR[3]),
	.B(fifo_MEMWADDR[2]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7)
);
defparam \memwaddr_r_cry_cy_RNO_0[0] .INIT=16'h8000;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_2[0]  (
	.A(fifo_MEMRADDR[13]),
	.B(fifo_MEMRADDR[12]),
	.C(fifo_MEMRADDR[9]),
	.D(fifo_MEMRADDR[8]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_9)
);
defparam \memraddr_r_cry_cy_RNO_2[0] .INIT=16'h8000;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_1[0]  (
	.A(fifo_MEMRADDR[3]),
	.B(fifo_MEMRADDR[2]),
	.C(fifo_MEMRADDR[1]),
	.D(fifo_MEMRADDR[0]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_8)
);
defparam \memraddr_r_cry_cy_RNO_1[0] .INIT=16'h8000;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_0[0]  (
	.A(fifo_MEMRADDR[7]),
	.B(fifo_MEMRADDR[6]),
	.C(fifo_MEMRADDR[5]),
	.D(fifo_MEMRADDR[4]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_7)
);
defparam \memraddr_r_cry_cy_RNO_0[0] .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_9  (
	.A(sc_r_fwft_Z[13]),
	.B(sc_r_fwft_Z[12]),
	.C(sc_r_fwft_Z[9]),
	.D(sc_r_fwft_Z[8]),
	.Y(un6_fulli_assertlto13_i_a2_9)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_9 .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_8  (
	.A(sc_r_fwft_Z[7]),
	.B(sc_r_fwft_Z[6]),
	.C(sc_r_fwft_Z[5]),
	.D(sc_r_fwft_Z[4]),
	.Y(un6_fulli_assertlto13_i_a2_8)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_8 .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_7  (
	.A(sc_r_fwft_Z[3]),
	.B(sc_r_fwft_Z[2]),
	.C(sc_r_fwft_Z[1]),
	.D(sc_r_fwft_Z[0]),
	.Y(un6_fulli_assertlto13_i_a2_7)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_7 .INIT=16'h8000;
// @46:326
  CFG4 emptyi_11 (
	.A(sc_r_Z[14]),
	.B(sc_r_Z[13]),
	.C(sc_r_Z[0]),
	.D(emptyi_8_Z),
	.Y(emptyi_11_Z)
);
defparam emptyi_11.INIT=16'h1000;
// @46:465
  CFG3 \genblk6.un6_fulli_assertlto13_i_a2_10  (
	.A(sc_r_fwft_Z[11]),
	.B(sc_r_fwft_Z[10]),
	.C(un6_fulli_assertlto13_i_a2_7),
	.Y(un6_fulli_assertlto13_i_a2_10)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_10 .INIT=8'h80;
// @46:326
  CFG4 emptyi (
	.A(emptyi_9_Z),
	.B(emptyi_10_Z),
	.C(N_90),
	.D(emptyi_11_Z),
	.Y(emptyi_Z)
);
defparam emptyi.INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto14  (
	.A(un6_fulli_assertlto13_i_a2_9),
	.B(sc_r_fwft_Z[14]),
	.C(un6_fulli_assertlto13_i_a2_10),
	.D(un6_fulli_assertlto13_i_a2_8),
	.Y(un6_fulli_assert)
);
defparam \genblk6.un6_fulli_assertlto14 .INIT=16'h1333;
// @46:493
  CFG4 empty_r_fwft_RNO_0 (
	.A(empty_top_fwft_r_Z),
	.B(EMPTY),
	.C(RE_i_1),
	.D(full_r_RNI4P3A_Y),
	.Y(N_58_i)
);
defparam empty_r_fwft_RNO_0.INIT=16'h8F70;
// @46:392
  CFG3 \genblk8.full_r_RNIP5L41  (
	.A(full_r_RNI4P3A_Y),
	.B(EMPTY),
	.C(RE_i_1),
	.Y(N_60_i)
);
defparam \genblk8.full_r_RNIP5L41 .INIT=8'h9A;
// @46:589
  CFG4 un1_sresetn_4_i_0_0 (
	.A(un6_fulli_assert),
	.B(empty_r_fwft_Z),
	.C(full_r_RNI4P3A_Y),
	.D(RE_i_1),
	.Y(N_11)
);
defparam un1_sresetn_4_i_0_0.INIT=16'h4350;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_4 */

module COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_4 (
  fwft_Q,
  int_MEMRD_fwft_1,
  RE_i_1,
  EMPTY1,
  N_90,
  fifo_valid_1z,
  middle_valid_1z,
  Clock,
  dff_arst,
  EMPTY
)
;
output [11:0] fwft_Q ;
input [11:0] int_MEMRD_fwft_1 ;
input RE_i_1 ;
input EMPTY1 ;
output N_90 ;
output fifo_valid_1z ;
output middle_valid_1z ;
input Clock ;
input dff_arst ;
output EMPTY ;
wire RE_i_1 ;
wire EMPTY1 ;
wire N_90 ;
wire fifo_valid_1z ;
wire middle_valid_1z ;
wire Clock ;
wire dff_arst ;
wire EMPTY ;
wire [11:0] middle_dout_Z;
wire [11:0] dout_4_Z;
wire N_53_i ;
wire update_dout_i ;
wire GND ;
wire un4_update_dout_4 ;
wire VCC ;
wire dout_valid_Z ;
wire update_middle_Z ;
wire un4_update_dout_1_3 ;
wire un4_fifo_rd_en_3 ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_RNO (
	.A(N_53_i),
	.Y(update_dout_i)
);
defparam empty_RNO.INIT=2'h1;
// @45:206
  SLE empty (
	.Q(EMPTY),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_dout_i),
	.EN(un4_update_dout_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE dout_valid (
	.Q(dout_valid_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_53_i),
	.EN(un4_update_dout_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE middle_valid (
	.Q(middle_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_middle_Z),
	.EN(un4_update_dout_1_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE fifo_valid (
	.Q(fifo_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_90),
	.EN(un4_fifo_rd_en_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[4]  (
	.Q(middle_dout_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[4]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[3]  (
	.Q(middle_dout_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[3]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[2]  (
	.Q(middle_dout_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[2]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[1]  (
	.Q(middle_dout_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[1]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[0]  (
	.Q(middle_dout_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[0]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[7]  (
	.Q(fwft_Q[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[7]),
	.EN(N_53_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[6]  (
	.Q(fwft_Q[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[6]),
	.EN(N_53_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[5]  (
	.Q(fwft_Q[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[5]),
	.EN(N_53_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[4]  (
	.Q(fwft_Q[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[4]),
	.EN(N_53_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[3]  (
	.Q(fwft_Q[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[3]),
	.EN(N_53_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[2]  (
	.Q(fwft_Q[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[2]),
	.EN(N_53_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[1]  (
	.Q(fwft_Q[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[1]),
	.EN(N_53_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[0]  (
	.Q(fwft_Q[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[0]),
	.EN(N_53_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[11]  (
	.Q(middle_dout_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[11]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[10]  (
	.Q(middle_dout_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[10]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[9]  (
	.Q(middle_dout_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[9]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[8]  (
	.Q(middle_dout_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[8]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[7]  (
	.Q(middle_dout_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[7]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[6]  (
	.Q(middle_dout_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[6]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[5]  (
	.Q(middle_dout_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[5]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[11]  (
	.Q(fwft_Q[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[11]),
	.EN(N_53_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[10]  (
	.Q(fwft_Q[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[10]),
	.EN(N_53_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[9]  (
	.Q(fwft_Q[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[9]),
	.EN(N_53_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[8]  (
	.Q(fwft_Q[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[8]),
	.EN(N_53_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:88
  CFG4 un4_fifo_rd_en (
	.A(N_90),
	.B(N_53_i),
	.C(fifo_valid_1z),
	.D(middle_valid_1z),
	.Y(un4_fifo_rd_en_3)
);
defparam un4_fifo_rd_en.INIT=16'hEEFE;
// @45:120
  CFG3 un4_update_dout_1 (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(N_53_i),
	.Y(un4_update_dout_1_3)
);
defparam un4_update_dout_1.INIT=8'hF2;
// @45:194
  CFG3 fifo_rd_en_0_o2 (
	.A(EMPTY1),
	.B(fifo_valid_1z),
	.C(middle_valid_1z),
	.Y(N_90)
);
defparam fifo_rd_en_0_o2.INIT=8'h15;
// @45:187
  CFG3 update_middle (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(N_53_i),
	.Y(update_middle_Z)
);
defparam update_middle.INIT=8'h82;
// @45:120
  CFG2 un4_update_dout (
	.A(N_53_i),
	.B(RE_i_1),
	.Y(un4_update_dout_4)
);
defparam un4_update_dout.INIT=4'hE;
// @45:281
  CFG3 \dout_4[5]  (
	.A(middle_dout_Z[5]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[5]),
	.Y(dout_4_Z[5])
);
defparam \dout_4[5] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[11]  (
	.A(middle_dout_Z[11]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[11]),
	.Y(dout_4_Z[11])
);
defparam \dout_4[11] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[10]  (
	.A(middle_dout_Z[10]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[10]),
	.Y(dout_4_Z[10])
);
defparam \dout_4[10] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[9]  (
	.A(middle_dout_Z[9]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[9]),
	.Y(dout_4_Z[9])
);
defparam \dout_4[9] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[8]  (
	.A(middle_dout_Z[8]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[8]),
	.Y(dout_4_Z[8])
);
defparam \dout_4[8] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[7]  (
	.A(middle_dout_Z[7]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[7]),
	.Y(dout_4_Z[7])
);
defparam \dout_4[7] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[6]  (
	.A(middle_dout_Z[6]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[6]),
	.Y(dout_4_Z[6])
);
defparam \dout_4[6] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[4]  (
	.A(middle_dout_Z[4]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[4]),
	.Y(dout_4_Z[4])
);
defparam \dout_4[4] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[3]  (
	.A(middle_dout_Z[3]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[3]),
	.Y(dout_4_Z[3])
);
defparam \dout_4[3] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[2]  (
	.A(middle_dout_Z[2]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[2]),
	.Y(dout_4_Z[2])
);
defparam \dout_4[2] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[1]  (
	.A(middle_dout_Z[1]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[1]),
	.Y(dout_4_Z[1])
);
defparam \dout_4[1] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[0]  (
	.A(middle_dout_Z[0]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[0]),
	.Y(dout_4_Z[0])
);
defparam \dout_4[0] .INIT=8'hB8;
// @45:281
  CFG4 dout_valid_RNIMF1K1 (
	.A(dout_valid_Z),
	.B(fifo_valid_1z),
	.C(middle_valid_1z),
	.D(RE_i_1),
	.Y(N_53_i)
);
defparam dout_valid_RNIMF1K1.INIT=16'hFC54;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_4 */

module COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3 (
  RDATA_int,
  Trigger_Unit_1_Output_Data,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  full_r_RNI4P3A_Y,
  N_90,
  Clock
)
;
output [11:0] RDATA_int ;
input [11:0] Trigger_Unit_1_Output_Data ;
input [13:0] fifo_MEMWADDR ;
input [13:0] fifo_MEMRADDR ;
input full_r_RNI4P3A_Y ;
input N_90 ;
input Clock ;
wire full_r_RNI4P3A_Y ;
wire N_90 ;
wire Clock ;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_A_DOUT_4;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_B_DOUT_4;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_A_DOUT_4;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_B_DOUT_4;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_A_DOUT_4;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_B_DOUT_4;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_A_DOUT_4;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_B_DOUT_4;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_A_DOUT_4;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_B_DOUT_4;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_A_DOUT_4;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_B_DOUT_4;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_A_DOUT_4;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_B_DOUT_4;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_A_DOUT_4;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_B_DOUT_4;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_A_DOUT_4;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_B_DOUT_4;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_A_DOUT_4;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_B_DOUT_4;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_A_DOUT_4;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_B_DOUT_4;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_A_DOUT_4;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_B_DOUT_4;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire VCC ;
wire GND ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_SB_CORRECT_4 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_DB_DETECT_4 ;
wire Z_ACCESS_BUSY_0__9_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_SB_CORRECT_4 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_DB_DETECT_4 ;
wire Z_ACCESS_BUSY_0__11_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_SB_CORRECT_4 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_DB_DETECT_4 ;
wire Z_ACCESS_BUSY_0__5_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_SB_CORRECT_4 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_DB_DETECT_4 ;
wire Z_ACCESS_BUSY_0__0_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_SB_CORRECT_4 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_DB_DETECT_4 ;
wire Z_ACCESS_BUSY_0__10_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_SB_CORRECT_4 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_DB_DETECT_4 ;
wire Z_ACCESS_BUSY_0__3_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_SB_CORRECT_4 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_DB_DETECT_4 ;
wire Z_ACCESS_BUSY_0__8_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_SB_CORRECT_4 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_DB_DETECT_4 ;
wire Z_ACCESS_BUSY_0__4_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_SB_CORRECT_4 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_DB_DETECT_4 ;
wire Z_ACCESS_BUSY_0__2_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_SB_CORRECT_4 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_DB_DETECT_4 ;
wire Z_ACCESS_BUSY_0__7_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_SB_CORRECT_4 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_DB_DETECT_4 ;
wire Z_ACCESS_BUSY_0__6_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_SB_CORRECT_4 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_DB_DETECT_4 ;
wire Z_ACCESS_BUSY_0__1_ ;
// @47:410
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_A_DOUT_4[19:1], RDATA_int[9]}),
	.A_WEN({GND, GND}),
	.A_REN(N_90),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI4P3A_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_1_Output_Data[9]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_B_DOUT_4[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_SB_CORRECT_4),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_DB_DETECT_4),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__9_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9.RAMINDEX="core%16384-16384%16-16%SPEED%0%9%TWO-PORT%ECC_EN-0";
// @47:310
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_A_DOUT_4[19:1], RDATA_int[11]}),
	.A_WEN({GND, GND}),
	.A_REN(N_90),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI4P3A_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_1_Output_Data[11]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_B_DOUT_4[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_SB_CORRECT_4),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_DB_DETECT_4),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__11_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11.RAMINDEX="core%16384-16384%16-16%SPEED%0%11%TWO-PORT%ECC_EN-0";
// @47:285
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_A_DOUT_4[19:1], RDATA_int[5]}),
	.A_WEN({GND, GND}),
	.A_REN(N_90),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI4P3A_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_1_Output_Data[5]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_B_DOUT_4[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_SB_CORRECT_4),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_DB_DETECT_4),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__5_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5.RAMINDEX="core%16384-16384%16-16%SPEED%0%5%TWO-PORT%ECC_EN-0";
// @47:260
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_A_DOUT_4[19:1], RDATA_int[0]}),
	.A_WEN({GND, GND}),
	.A_REN(N_90),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI4P3A_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_1_Output_Data[0]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_B_DOUT_4[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_SB_CORRECT_4),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_DB_DETECT_4),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0.RAMINDEX="core%16384-16384%16-16%SPEED%0%0%TWO-PORT%ECC_EN-0";
// @47:235
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_A_DOUT_4[19:1], RDATA_int[10]}),
	.A_WEN({GND, GND}),
	.A_REN(N_90),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI4P3A_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_1_Output_Data[10]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_B_DOUT_4[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_SB_CORRECT_4),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_DB_DETECT_4),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__10_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10.RAMINDEX="core%16384-16384%16-16%SPEED%0%10%TWO-PORT%ECC_EN-0";
// @47:210
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_A_DOUT_4[19:1], RDATA_int[3]}),
	.A_WEN({GND, GND}),
	.A_REN(N_90),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI4P3A_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_1_Output_Data[3]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_B_DOUT_4[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_SB_CORRECT_4),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_DB_DETECT_4),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__3_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3.RAMINDEX="core%16384-16384%16-16%SPEED%0%3%TWO-PORT%ECC_EN-0";
// @47:185
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_A_DOUT_4[19:1], RDATA_int[8]}),
	.A_WEN({GND, GND}),
	.A_REN(N_90),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI4P3A_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_1_Output_Data[8]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_B_DOUT_4[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_SB_CORRECT_4),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_DB_DETECT_4),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__8_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8.RAMINDEX="core%16384-16384%16-16%SPEED%0%8%TWO-PORT%ECC_EN-0";
// @47:135
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_A_DOUT_4[19:1], RDATA_int[4]}),
	.A_WEN({GND, GND}),
	.A_REN(N_90),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI4P3A_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_1_Output_Data[4]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_B_DOUT_4[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_SB_CORRECT_4),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_DB_DETECT_4),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__4_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4.RAMINDEX="core%16384-16384%16-16%SPEED%0%4%TWO-PORT%ECC_EN-0";
// @47:110
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_A_DOUT_4[19:1], RDATA_int[2]}),
	.A_WEN({GND, GND}),
	.A_REN(N_90),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI4P3A_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_1_Output_Data[0]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_B_DOUT_4[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_SB_CORRECT_4),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_DB_DETECT_4),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__2_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2.RAMINDEX="core%16384-16384%16-16%SPEED%0%2%TWO-PORT%ECC_EN-0";
// @47:85
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_A_DOUT_4[19:1], RDATA_int[7]}),
	.A_WEN({GND, GND}),
	.A_REN(N_90),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI4P3A_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_1_Output_Data[7]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_B_DOUT_4[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_SB_CORRECT_4),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_DB_DETECT_4),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__7_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7.RAMINDEX="core%16384-16384%16-16%SPEED%0%7%TWO-PORT%ECC_EN-0";
// @47:60
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_A_DOUT_4[19:1], RDATA_int[6]}),
	.A_WEN({GND, GND}),
	.A_REN(N_90),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI4P3A_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_1_Output_Data[6]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_B_DOUT_4[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_SB_CORRECT_4),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_DB_DETECT_4),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__6_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6.RAMINDEX="core%16384-16384%16-16%SPEED%0%6%TWO-PORT%ECC_EN-0";
// @47:36
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_A_DOUT_4[19:1], RDATA_int[1]}),
	.A_WEN({GND, GND}),
	.A_REN(N_90),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI4P3A_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_B_DOUT_4[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_SB_CORRECT_4),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_DB_DETECT_4),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1.RAMINDEX="core%16384-16384%16-16%SPEED%0%1%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3 */

module COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3 (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  Trigger_Unit_1_Output_Data,
  RDATA_int,
  Clock,
  N_90,
  full_r_RNI4P3A_Y
)
;
input [13:0] fifo_MEMRADDR ;
input [13:0] fifo_MEMWADDR ;
input [11:0] Trigger_Unit_1_Output_Data ;
output [11:0] RDATA_int ;
input Clock ;
input N_90 ;
input full_r_RNI4P3A_Y ;
wire Clock ;
wire N_90 ;
wire full_r_RNI4P3A_Y ;
wire N_4114 ;
wire N_4115 ;
wire GND ;
wire VCC ;
// @48:53
  COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3 L3_syncnonpipe (
	.RDATA_int(RDATA_int[11:0]),
	.Trigger_Unit_1_Output_Data({Trigger_Unit_1_Output_Data[11:3], N_4115, N_4114, Trigger_Unit_1_Output_Data[0]}),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.full_r_RNI4P3A_Y(full_r_RNI4P3A_Y),
	.N_90(N_90),
	.Clock(Clock)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3 */

module COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3 (
  Trigger_Unit_1_Output_Data,
  fwft_Q,
  state_reg_0,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  RE_i_1,
  RE_d1,
  Clock,
  dff_arst
)
;
input [11:0] Trigger_Unit_1_Output_Data ;
output [11:0] fwft_Q ;
input state_reg_0 ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input RE_i_1 ;
input RE_d1 ;
input Clock ;
input dff_arst ;
wire state_reg_0 ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire RE_i_1 ;
wire RE_d1 ;
wire Clock ;
wire dff_arst ;
wire [11:0] RDATA_r_Z;
wire [11:0] RDATA_int;
wire [11:0] int_MEMRD_fwft_1_Z;
wire [13:0] fifo_MEMRADDR;
wire [13:0] fifo_MEMWADDR;
wire REN_d1_Z ;
wire VCC ;
wire N_90 ;
wire GND ;
wire re_set_Z ;
wire N_104_i_i ;
wire N_25_i ;
wire N_1271 ;
wire N_1270 ;
wire N_1269 ;
wire N_1268 ;
wire N_1267 ;
wire N_1266 ;
wire N_1265 ;
wire N_1264 ;
wire N_1263 ;
wire N_1262 ;
wire N_1261 ;
wire N_1260 ;
wire fifo_valid ;
wire middle_valid ;
wire EMPTY1 ;
wire EMPTY ;
wire full_r_RNI4P3A_Y ;
wire N_4116 ;
wire N_4117 ;
// @49:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_90),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(REN_d1_Z),
	.EN(N_104_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[11]  (
	.Q(RDATA_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[11]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[10]  (
	.Q(RDATA_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[10]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[9]  (
	.Q(RDATA_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[9]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[8]  (
	.Q(RDATA_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[8]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[7]  (
	.Q(RDATA_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[7]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[6]  (
	.Q(RDATA_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[6]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[5]  (
	.Q(RDATA_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[5]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[4]  (
	.Q(RDATA_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[4]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[3]  (
	.Q(RDATA_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[3]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[2]  (
	.Q(RDATA_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[2]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[1]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[0]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1139
  CFG4 \int_MEMRD_fwft_1[11]  (
	.A(RDATA_r_Z[11]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[11]),
	.Y(int_MEMRD_fwft_1_Z[11])
);
defparam \int_MEMRD_fwft_1[11] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[10]  (
	.A(RDATA_r_Z[10]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[10]),
	.Y(int_MEMRD_fwft_1_Z[10])
);
defparam \int_MEMRD_fwft_1[10] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[9]  (
	.A(RDATA_r_Z[9]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[9]),
	.Y(int_MEMRD_fwft_1_Z[9])
);
defparam \int_MEMRD_fwft_1[9] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[8]  (
	.A(RDATA_r_Z[8]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[8]),
	.Y(int_MEMRD_fwft_1_Z[8])
);
defparam \int_MEMRD_fwft_1[8] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[7]  (
	.A(RDATA_r_Z[7]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[7]),
	.Y(int_MEMRD_fwft_1_Z[7])
);
defparam \int_MEMRD_fwft_1[7] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[6]  (
	.A(RDATA_r_Z[6]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[6]),
	.Y(int_MEMRD_fwft_1_Z[6])
);
defparam \int_MEMRD_fwft_1[6] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[5]  (
	.A(RDATA_r_Z[5]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[5]),
	.Y(int_MEMRD_fwft_1_Z[5])
);
defparam \int_MEMRD_fwft_1[5] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[4]  (
	.A(RDATA_r_Z[4]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[4]),
	.Y(int_MEMRD_fwft_1_Z[4])
);
defparam \int_MEMRD_fwft_1[4] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[3]  (
	.A(RDATA_r_Z[3]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[3]),
	.Y(int_MEMRD_fwft_1_Z[3])
);
defparam \int_MEMRD_fwft_1[3] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[2]  (
	.A(RDATA_r_Z[2]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[2]),
	.Y(int_MEMRD_fwft_1_Z[2])
);
defparam \int_MEMRD_fwft_1[2] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[1]  (
	.A(RDATA_r_Z[1]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[1]),
	.Y(int_MEMRD_fwft_1_Z[1])
);
defparam \int_MEMRD_fwft_1[1] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[0]  (
	.A(RDATA_r_Z[0]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[0]),
	.Y(int_MEMRD_fwft_1_Z[0])
);
defparam \int_MEMRD_fwft_1[0] .INIT=16'hFB08;
// @49:1040
  CFG2 re_set_RNO (
	.A(N_90),
	.B(REN_d1_Z),
	.Y(N_104_i_i)
);
defparam re_set_RNO.INIT=4'h6;
// @49:1055
  CFG2 REN_d1_RNIPM6E (
	.A(N_90),
	.B(REN_d1_Z),
	.Y(N_25_i)
);
defparam REN_d1_RNIPM6E.INIT=4'h4;
// @49:613
  COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_4 \genblk16.fifo_corefifo_sync_scntr  (
	.state_reg_0(state_reg_0),
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.RE_i_1(RE_i_1),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.fifo_valid(fifo_valid),
	.middle_valid(middle_valid),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.EMPTY1(EMPTY1),
	.EMPTY(EMPTY),
	.N_90(N_90),
	.full_r_RNI4P3A_Y(full_r_RNI4P3A_Y),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @49:984
  COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_4 \genblk17.u_corefifo_fwft  (
	.fwft_Q(fwft_Q[11:0]),
	.int_MEMRD_fwft_1(int_MEMRD_fwft_1_Z[11:0]),
	.RE_i_1(RE_i_1),
	.EMPTY1(EMPTY1),
	.N_90(N_90),
	.fifo_valid_1z(fifo_valid),
	.middle_valid_1z(middle_valid),
	.Clock(Clock),
	.dff_arst(dff_arst),
	.EMPTY(EMPTY)
);
// @49:1230
  COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3 \genblk22.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.Trigger_Unit_1_Output_Data({Trigger_Unit_1_Output_Data[11:3], N_4117, N_4116, Trigger_Unit_1_Output_Data[0]}),
	.RDATA_int(RDATA_int[11:0]),
	.Clock(Clock),
	.N_90(N_90),
	.full_r_RNI4P3A_Y(full_r_RNI4P3A_Y)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3 */

module COREFIFO_C4_3 (
  state_reg_0,
  fwft_Q,
  Trigger_Unit_1_Output_Data,
  dff_arst,
  Clock,
  RE_d1,
  RE_i_1,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  Trigger_Top_Part_0_ALL_FIFO_Enable
)
;
input state_reg_0 ;
output [11:0] fwft_Q ;
input [11:0] Trigger_Unit_1_Output_Data ;
input dff_arst ;
input Clock ;
input RE_d1 ;
input RE_i_1 ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire state_reg_0 ;
wire dff_arst ;
wire Clock ;
wire RE_d1 ;
wire RE_i_1 ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire N_4118 ;
wire N_4119 ;
wire GND ;
wire VCC ;
// @50:149
  COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3 COREFIFO_C4_0 (
	.Trigger_Unit_1_Output_Data({Trigger_Unit_1_Output_Data[11:3], N_4119, N_4118, Trigger_Unit_1_Output_Data[0]}),
	.fwft_Q(fwft_Q[11:0]),
	.state_reg_0(state_reg_0),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.RE_i_1(RE_i_1),
	.RE_d1(RE_d1),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_3 */

module COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_5 (
  state_reg_0,
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  RE_i_1,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  fifo_valid,
  middle_valid,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  EMPTY1,
  EMPTY,
  N_89,
  full_r_RNI5O6M_Y,
  Clock,
  dff_arst
)
;
input state_reg_0 ;
output [13:0] fifo_MEMRADDR ;
output [13:0] fifo_MEMWADDR ;
input RE_i_1 ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input fifo_valid ;
input middle_valid ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
output EMPTY1 ;
input EMPTY ;
input N_89 ;
output full_r_RNI5O6M_Y ;
input Clock ;
input dff_arst ;
wire state_reg_0 ;
wire RE_i_1 ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire fifo_valid ;
wire middle_valid ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire EMPTY1 ;
wire EMPTY ;
wire N_89 ;
wire full_r_RNI5O6M_Y ;
wire Clock ;
wire dff_arst ;
wire [13:13] memwaddr_r_s_Z;
wire [12:0] memwaddr_r_s;
wire [13:13] memraddr_r_s_Z;
wire [12:0] memraddr_r_s;
wire [14:0] sc_r_fwft_Z;
wire [14:0] sc_r_fwft_5;
wire [14:0] sc_r_Z;
wire [14:0] sc_r_4;
wire [0:0] sc_r_RNIV7PR1_Y;
wire [1:1] sc_r_RNIQOB13_Y;
wire [2:2] sc_r_RNIMAU64_Y;
wire [3:3] sc_r_RNIJTGC5_Y;
wire [4:4] sc_r_RNIHH3I6_Y;
wire [5:5] sc_r_RNIG6MN7_Y;
wire [6:6] sc_r_RNIGS8T8_Y;
wire [7:7] sc_r_RNIHJR2A_Y;
wire [8:8] sc_r_RNIJBE8B_Y;
wire [9:9] sc_r_RNIM41EC_Y;
wire [10:10] sc_r_RNI1I7RD_Y;
wire [11:11] sc_r_RNID0E8F_Y;
wire [12:12] sc_r_RNIQFKLG_Y;
wire [14:14] sc_r_RNO_FCO_1;
wire [14:14] sc_r_RNO_Y_1;
wire [13:13] sc_r_RNI80R2I_Y;
wire [0:0] sc_r_fwft_RNIRNBQ1_Y;
wire [1:1] sc_r_fwft_RNIIOGU2_Y;
wire [2:2] sc_r_fwft_RNIAQL24_Y;
wire [3:3] sc_r_fwft_RNI3TQ65_Y;
wire [4:4] sc_r_fwft_RNIT00B6_Y;
wire [5:5] sc_r_fwft_RNIO55F7_Y;
wire [6:6] sc_r_fwft_RNIKBAJ8_Y;
wire [7:7] sc_r_fwft_RNIHIFN9_Y;
wire [8:8] sc_r_fwft_RNIFQKRA_Y;
wire [9:9] sc_r_fwft_RNIE3QVB_Y;
wire [10:10] sc_r_fwft_RNILM22D_Y;
wire [11:11] sc_r_fwft_RNITAB4E_Y;
wire [12:12] sc_r_fwft_RNI60K6F_Y;
wire [14:14] sc_r_fwft_RNO_FCO_3;
wire [14:14] sc_r_fwft_RNO_Y_3;
wire [13:13] sc_r_fwft_RNIGMS8G_Y;
wire [0:0] memraddr_r_cry_cy_S_5;
wire [0:0] memraddr_r_cry_cy_Y_5;
wire [12:0] memraddr_r_cry_Z;
wire [12:0] memraddr_r_cry_Y_5;
wire [13:13] memraddr_r_s_FCO_5;
wire [13:13] memraddr_r_s_Y_5;
wire [0:0] memwaddr_r_cry_cy_S_5;
wire [0:0] memwaddr_r_cry_cy_Y_5;
wire [12:0] memwaddr_r_cry_Z;
wire [12:0] memwaddr_r_cry_Y_5;
wire [13:13] memwaddr_r_s_FCO_5;
wire [13:13] memwaddr_r_s_Y_5;
wire un1_sc_r_fwft_cry_14_Z ;
wire empty_r_fwft_4 ;
wire VCC ;
wire GND ;
wire empty_top_fwft_r_Z ;
wire emptyi_Z ;
wire N_107_i ;
wire empty_r_fwft_Z ;
wire N_585_i ;
wire full_r ;
wire N_11 ;
wire N_586_i ;
wire sc_r_cmb_cry_0_cy ;
wire full_r_RNI5O6M_S ;
wire sc_r_cmb_cry_0 ;
wire sc_r_cmb_cry_1 ;
wire sc_r_cmb_cry_2 ;
wire sc_r_cmb_cry_3 ;
wire sc_r_cmb_cry_4 ;
wire sc_r_cmb_cry_5 ;
wire sc_r_cmb_cry_6 ;
wire sc_r_cmb_cry_7 ;
wire sc_r_cmb_cry_8 ;
wire sc_r_cmb_cry_9 ;
wire sc_r_cmb_cry_10 ;
wire sc_r_cmb_cry_11 ;
wire sc_r_cmb_cry_12 ;
wire sc_r_cmb_cry_13 ;
wire sc_r_fwft_cmb_cry_0_cy ;
wire full_r_RNI5O6M_0_S ;
wire full_r_RNI5O6M_0_Y ;
wire sc_r_fwft_cmb_cry_0 ;
wire sc_r_fwft_cmb_cry_1 ;
wire sc_r_fwft_cmb_cry_2 ;
wire sc_r_fwft_cmb_cry_3 ;
wire sc_r_fwft_cmb_cry_4 ;
wire sc_r_fwft_cmb_cry_5 ;
wire sc_r_fwft_cmb_cry_6 ;
wire sc_r_fwft_cmb_cry_7 ;
wire sc_r_fwft_cmb_cry_8 ;
wire sc_r_fwft_cmb_cry_9 ;
wire sc_r_fwft_cmb_cry_10 ;
wire sc_r_fwft_cmb_cry_11 ;
wire sc_r_fwft_cmb_cry_12 ;
wire sc_r_fwft_cmb_cry_13 ;
wire memraddr_r_cry_cy ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_6 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_7 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_8 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_9 ;
wire memwaddr_r_cry_cy ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9 ;
wire un1_sc_r_fwft_cry_0_Z ;
wire un1_sc_r_fwft_cry_0_S_5 ;
wire un1_sc_r_fwft_cry_0_Y_5 ;
wire un1_sc_r_fwft_cry_1_Z ;
wire un1_sc_r_fwft_cry_1_S_5 ;
wire un1_sc_r_fwft_cry_1_Y_5 ;
wire un1_sc_r_fwft_cry_2_Z ;
wire un1_sc_r_fwft_cry_2_S_5 ;
wire un1_sc_r_fwft_cry_2_Y_5 ;
wire un1_sc_r_fwft_cry_3_Z ;
wire un1_sc_r_fwft_cry_3_S_5 ;
wire un1_sc_r_fwft_cry_3_Y_5 ;
wire un1_sc_r_fwft_cry_4_Z ;
wire un1_sc_r_fwft_cry_4_S_5 ;
wire un1_sc_r_fwft_cry_4_Y_5 ;
wire un1_sc_r_fwft_cry_5_Z ;
wire un1_sc_r_fwft_cry_5_S_5 ;
wire un1_sc_r_fwft_cry_5_Y_5 ;
wire un1_sc_r_fwft_cry_6_Z ;
wire un1_sc_r_fwft_cry_6_S_5 ;
wire un1_sc_r_fwft_cry_6_Y_5 ;
wire un1_sc_r_fwft_cry_7_Z ;
wire un1_sc_r_fwft_cry_7_S_5 ;
wire un1_sc_r_fwft_cry_7_Y_5 ;
wire un1_sc_r_fwft_cry_8_Z ;
wire un1_sc_r_fwft_cry_8_S_5 ;
wire un1_sc_r_fwft_cry_8_Y_5 ;
wire un1_sc_r_fwft_cry_9_Z ;
wire un1_sc_r_fwft_cry_9_S_5 ;
wire un1_sc_r_fwft_cry_9_Y_5 ;
wire un1_sc_r_fwft_cry_10_Z ;
wire un1_sc_r_fwft_cry_10_S_5 ;
wire un1_sc_r_fwft_cry_10_Y_5 ;
wire un1_sc_r_fwft_cry_11_Z ;
wire un1_sc_r_fwft_cry_11_S_5 ;
wire un1_sc_r_fwft_cry_11_Y_5 ;
wire un1_sc_r_fwft_cry_12_Z ;
wire un1_sc_r_fwft_cry_12_S_5 ;
wire un1_sc_r_fwft_cry_12_Y_5 ;
wire un1_sc_r_fwft_cry_13_Z ;
wire un1_sc_r_fwft_cry_13_S_5 ;
wire un1_sc_r_fwft_cry_13_Y_5 ;
wire un1_sc_r_fwft_cry_14_S_5 ;
wire un1_sc_r_fwft_cry_14_Y_5 ;
wire emptyi_10_Z ;
wire emptyi_9_Z ;
wire emptyi_8_Z ;
wire un6_fulli_assertlto13_i_a2_9 ;
wire un6_fulli_assertlto13_i_a2_8 ;
wire un6_fulli_assertlto13_i_a2_7 ;
wire emptyi_11_Z ;
wire un6_fulli_assertlto13_i_a2_10 ;
wire un6_fulli_assert ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_r_fwft_RNO (
	.A(un1_sc_r_fwft_cry_14_Z),
	.Y(empty_r_fwft_4)
);
defparam empty_r_fwft_RNO.INIT=2'h1;
// @46:628
  SLE \memwaddr_r[13]  (
	.Q(fifo_MEMWADDR[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s_Z[13]),
	.EN(full_r_RNI5O6M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[12]  (
	.Q(fifo_MEMWADDR[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[12]),
	.EN(full_r_RNI5O6M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[11]  (
	.Q(fifo_MEMWADDR[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[11]),
	.EN(full_r_RNI5O6M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[10]  (
	.Q(fifo_MEMWADDR[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[10]),
	.EN(full_r_RNI5O6M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[9]),
	.EN(full_r_RNI5O6M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[8]),
	.EN(full_r_RNI5O6M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[7]),
	.EN(full_r_RNI5O6M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[6]),
	.EN(full_r_RNI5O6M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[5]),
	.EN(full_r_RNI5O6M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[4]),
	.EN(full_r_RNI5O6M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[3]),
	.EN(full_r_RNI5O6M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[2]),
	.EN(full_r_RNI5O6M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[1]),
	.EN(full_r_RNI5O6M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[0]),
	.EN(full_r_RNI5O6M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[13]  (
	.Q(fifo_MEMRADDR[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s_Z[13]),
	.EN(N_89),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[12]  (
	.Q(fifo_MEMRADDR[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[12]),
	.EN(N_89),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[11]  (
	.Q(fifo_MEMRADDR[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[11]),
	.EN(N_89),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[10]  (
	.Q(fifo_MEMRADDR[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[10]),
	.EN(N_89),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[9]),
	.EN(N_89),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[8]),
	.EN(N_89),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[7]),
	.EN(N_89),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[6]),
	.EN(N_89),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[5]),
	.EN(N_89),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[4]),
	.EN(N_89),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[3]),
	.EN(N_89),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[2]),
	.EN(N_89),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[1]),
	.EN(N_89),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[0]),
	.EN(N_89),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:471
  SLE empty_top_fwft_r (
	.Q(empty_top_fwft_r_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(EMPTY),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:328
  SLE \genblk3.empty_r  (
	.Q(EMPTY1),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(emptyi_Z),
	.EN(N_107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:493
  SLE empty_r_fwft (
	.Q(empty_r_fwft_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(empty_r_fwft_4),
	.EN(N_585_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:587
  SLE \genblk8.full_r  (
	.Q(full_r),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(full_r_RNI5O6M_Y),
	.EN(N_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[5]  (
	.Q(sc_r_fwft_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[5]),
	.EN(N_586_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[4]  (
	.Q(sc_r_fwft_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[4]),
	.EN(N_586_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[3]  (
	.Q(sc_r_fwft_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[3]),
	.EN(N_586_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[2]  (
	.Q(sc_r_fwft_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[2]),
	.EN(N_586_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[1]  (
	.Q(sc_r_fwft_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[1]),
	.EN(N_586_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[0]  (
	.Q(sc_r_fwft_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[0]),
	.EN(N_586_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[5]  (
	.Q(sc_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[5]),
	.EN(N_107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[4]  (
	.Q(sc_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[4]),
	.EN(N_107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[3]  (
	.Q(sc_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[3]),
	.EN(N_107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[2]  (
	.Q(sc_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[2]),
	.EN(N_107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[1]  (
	.Q(sc_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[1]),
	.EN(N_107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[0]  (
	.Q(sc_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[0]),
	.EN(N_107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[14]  (
	.Q(sc_r_fwft_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[14]),
	.EN(N_586_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[13]  (
	.Q(sc_r_fwft_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[13]),
	.EN(N_586_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[12]  (
	.Q(sc_r_fwft_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[12]),
	.EN(N_586_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[11]  (
	.Q(sc_r_fwft_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[11]),
	.EN(N_586_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[10]  (
	.Q(sc_r_fwft_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[10]),
	.EN(N_586_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[9]  (
	.Q(sc_r_fwft_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[9]),
	.EN(N_586_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[8]  (
	.Q(sc_r_fwft_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[8]),
	.EN(N_586_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[7]  (
	.Q(sc_r_fwft_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[7]),
	.EN(N_586_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[6]  (
	.Q(sc_r_fwft_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[6]),
	.EN(N_586_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[14]  (
	.Q(sc_r_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[14]),
	.EN(N_107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[13]  (
	.Q(sc_r_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[13]),
	.EN(N_107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[12]  (
	.Q(sc_r_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[12]),
	.EN(N_107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[11]  (
	.Q(sc_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[11]),
	.EN(N_107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[10]  (
	.Q(sc_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[10]),
	.EN(N_107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[9]  (
	.Q(sc_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[9]),
	.EN(N_107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[8]  (
	.Q(sc_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[8]),
	.EN(N_107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[7]  (
	.Q(sc_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[7]),
	.EN(N_107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[6]  (
	.Q(sc_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[6]),
	.EN(N_107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:230
  ARI1 \genblk8.full_r_RNI5O6M  (
	.FCO(sc_r_cmb_cry_0_cy),
	.S(full_r_RNI5O6M_S),
	.Y(full_r_RNI5O6M_Y),
	.B(full_r),
	.C(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk8.full_r_RNI5O6M .INIT=20'h44400;
// @46:230
  ARI1 \sc_r_RNIV7PR1[0]  (
	.FCO(sc_r_cmb_cry_0),
	.S(sc_r_4[0]),
	.Y(sc_r_RNIV7PR1_Y[0]),
	.B(middle_valid),
	.C(fifo_valid),
	.D(EMPTY1),
	.A(sc_r_Z[0]),
	.FCI(sc_r_cmb_cry_0_cy)
);
defparam \sc_r_RNIV7PR1[0] .INIT=20'h5F807;
// @46:230
  ARI1 \sc_r_RNIQOB13[1]  (
	.FCO(sc_r_cmb_cry_1),
	.S(sc_r_4[1]),
	.Y(sc_r_RNIQOB13_Y[1]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[1]),
	.FCI(sc_r_cmb_cry_0)
);
defparam \sc_r_RNIQOB13[1] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIMAU64[2]  (
	.FCO(sc_r_cmb_cry_2),
	.S(sc_r_4[2]),
	.Y(sc_r_RNIMAU64_Y[2]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[2]),
	.FCI(sc_r_cmb_cry_1)
);
defparam \sc_r_RNIMAU64[2] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIJTGC5[3]  (
	.FCO(sc_r_cmb_cry_3),
	.S(sc_r_4[3]),
	.Y(sc_r_RNIJTGC5_Y[3]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[3]),
	.FCI(sc_r_cmb_cry_2)
);
defparam \sc_r_RNIJTGC5[3] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIHH3I6[4]  (
	.FCO(sc_r_cmb_cry_4),
	.S(sc_r_4[4]),
	.Y(sc_r_RNIHH3I6_Y[4]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[4]),
	.FCI(sc_r_cmb_cry_3)
);
defparam \sc_r_RNIHH3I6[4] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIG6MN7[5]  (
	.FCO(sc_r_cmb_cry_5),
	.S(sc_r_4[5]),
	.Y(sc_r_RNIG6MN7_Y[5]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[5]),
	.FCI(sc_r_cmb_cry_4)
);
defparam \sc_r_RNIG6MN7[5] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIGS8T8[6]  (
	.FCO(sc_r_cmb_cry_6),
	.S(sc_r_4[6]),
	.Y(sc_r_RNIGS8T8_Y[6]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[6]),
	.FCI(sc_r_cmb_cry_5)
);
defparam \sc_r_RNIGS8T8[6] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIHJR2A[7]  (
	.FCO(sc_r_cmb_cry_7),
	.S(sc_r_4[7]),
	.Y(sc_r_RNIHJR2A_Y[7]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[7]),
	.FCI(sc_r_cmb_cry_6)
);
defparam \sc_r_RNIHJR2A[7] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIJBE8B[8]  (
	.FCO(sc_r_cmb_cry_8),
	.S(sc_r_4[8]),
	.Y(sc_r_RNIJBE8B_Y[8]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[8]),
	.FCI(sc_r_cmb_cry_7)
);
defparam \sc_r_RNIJBE8B[8] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIM41EC[9]  (
	.FCO(sc_r_cmb_cry_9),
	.S(sc_r_4[9]),
	.Y(sc_r_RNIM41EC_Y[9]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[9]),
	.FCI(sc_r_cmb_cry_8)
);
defparam \sc_r_RNIM41EC[9] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNI1I7RD[10]  (
	.FCO(sc_r_cmb_cry_10),
	.S(sc_r_4[10]),
	.Y(sc_r_RNI1I7RD_Y[10]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[10]),
	.FCI(sc_r_cmb_cry_9)
);
defparam \sc_r_RNI1I7RD[10] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNID0E8F[11]  (
	.FCO(sc_r_cmb_cry_11),
	.S(sc_r_4[11]),
	.Y(sc_r_RNID0E8F_Y[11]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[11]),
	.FCI(sc_r_cmb_cry_10)
);
defparam \sc_r_RNID0E8F[11] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIQFKLG[12]  (
	.FCO(sc_r_cmb_cry_12),
	.S(sc_r_4[12]),
	.Y(sc_r_RNIQFKLG_Y[12]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[12]),
	.FCI(sc_r_cmb_cry_11)
);
defparam \sc_r_RNIQFKLG[12] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNO[14]  (
	.FCO(sc_r_RNO_FCO_1[14]),
	.S(sc_r_4[14]),
	.Y(sc_r_RNO_Y_1[14]),
	.B(sc_r_Z[14]),
	.C(N_89),
	.D(GND),
	.A(VCC),
	.FCI(sc_r_cmb_cry_13)
);
defparam \sc_r_RNO[14] .INIT=20'h46600;
// @46:230
  ARI1 \sc_r_RNI80R2I[13]  (
	.FCO(sc_r_cmb_cry_13),
	.S(sc_r_4[13]),
	.Y(sc_r_RNI80R2I_Y[13]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[13]),
	.FCI(sc_r_cmb_cry_12)
);
defparam \sc_r_RNI80R2I[13] .INIT=20'h5EA15;
// @46:230
  ARI1 \genblk8.full_r_RNI5O6M_0  (
	.FCO(sc_r_fwft_cmb_cry_0_cy),
	.S(full_r_RNI5O6M_0_S),
	.Y(full_r_RNI5O6M_0_Y),
	.B(full_r),
	.C(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk8.full_r_RNI5O6M_0 .INIT=20'h44400;
// @46:230
  ARI1 \sc_r_fwft_RNIRNBQ1[0]  (
	.FCO(sc_r_fwft_cmb_cry_0),
	.S(sc_r_fwft_5[0]),
	.Y(sc_r_fwft_RNIRNBQ1_Y[0]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[0]),
	.FCI(sc_r_fwft_cmb_cry_0_cy)
);
defparam \sc_r_fwft_RNIRNBQ1[0] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNIIOGU2[1]  (
	.FCO(sc_r_fwft_cmb_cry_1),
	.S(sc_r_fwft_5[1]),
	.Y(sc_r_fwft_RNIIOGU2_Y[1]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[1]),
	.FCI(sc_r_fwft_cmb_cry_0)
);
defparam \sc_r_fwft_RNIIOGU2[1] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNIAQL24[2]  (
	.FCO(sc_r_fwft_cmb_cry_2),
	.S(sc_r_fwft_5[2]),
	.Y(sc_r_fwft_RNIAQL24_Y[2]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[2]),
	.FCI(sc_r_fwft_cmb_cry_1)
);
defparam \sc_r_fwft_RNIAQL24[2] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNI3TQ65[3]  (
	.FCO(sc_r_fwft_cmb_cry_3),
	.S(sc_r_fwft_5[3]),
	.Y(sc_r_fwft_RNI3TQ65_Y[3]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[3]),
	.FCI(sc_r_fwft_cmb_cry_2)
);
defparam \sc_r_fwft_RNI3TQ65[3] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNIT00B6[4]  (
	.FCO(sc_r_fwft_cmb_cry_4),
	.S(sc_r_fwft_5[4]),
	.Y(sc_r_fwft_RNIT00B6_Y[4]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[4]),
	.FCI(sc_r_fwft_cmb_cry_3)
);
defparam \sc_r_fwft_RNIT00B6[4] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNIO55F7[5]  (
	.FCO(sc_r_fwft_cmb_cry_5),
	.S(sc_r_fwft_5[5]),
	.Y(sc_r_fwft_RNIO55F7_Y[5]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[5]),
	.FCI(sc_r_fwft_cmb_cry_4)
);
defparam \sc_r_fwft_RNIO55F7[5] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNIKBAJ8[6]  (
	.FCO(sc_r_fwft_cmb_cry_6),
	.S(sc_r_fwft_5[6]),
	.Y(sc_r_fwft_RNIKBAJ8_Y[6]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[6]),
	.FCI(sc_r_fwft_cmb_cry_5)
);
defparam \sc_r_fwft_RNIKBAJ8[6] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNIHIFN9[7]  (
	.FCO(sc_r_fwft_cmb_cry_7),
	.S(sc_r_fwft_5[7]),
	.Y(sc_r_fwft_RNIHIFN9_Y[7]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[7]),
	.FCI(sc_r_fwft_cmb_cry_6)
);
defparam \sc_r_fwft_RNIHIFN9[7] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNIFQKRA[8]  (
	.FCO(sc_r_fwft_cmb_cry_8),
	.S(sc_r_fwft_5[8]),
	.Y(sc_r_fwft_RNIFQKRA_Y[8]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[8]),
	.FCI(sc_r_fwft_cmb_cry_7)
);
defparam \sc_r_fwft_RNIFQKRA[8] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNIE3QVB[9]  (
	.FCO(sc_r_fwft_cmb_cry_9),
	.S(sc_r_fwft_5[9]),
	.Y(sc_r_fwft_RNIE3QVB_Y[9]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[9]),
	.FCI(sc_r_fwft_cmb_cry_8)
);
defparam \sc_r_fwft_RNIE3QVB[9] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNILM22D[10]  (
	.FCO(sc_r_fwft_cmb_cry_10),
	.S(sc_r_fwft_5[10]),
	.Y(sc_r_fwft_RNILM22D_Y[10]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[10]),
	.FCI(sc_r_fwft_cmb_cry_9)
);
defparam \sc_r_fwft_RNILM22D[10] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNITAB4E[11]  (
	.FCO(sc_r_fwft_cmb_cry_11),
	.S(sc_r_fwft_5[11]),
	.Y(sc_r_fwft_RNITAB4E_Y[11]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[11]),
	.FCI(sc_r_fwft_cmb_cry_10)
);
defparam \sc_r_fwft_RNITAB4E[11] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNI60K6F[12]  (
	.FCO(sc_r_fwft_cmb_cry_12),
	.S(sc_r_fwft_5[12]),
	.Y(sc_r_fwft_RNI60K6F_Y[12]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[12]),
	.FCI(sc_r_fwft_cmb_cry_11)
);
defparam \sc_r_fwft_RNI60K6F[12] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNO[14]  (
	.FCO(sc_r_fwft_RNO_FCO_3[14]),
	.S(sc_r_fwft_5[14]),
	.Y(sc_r_fwft_RNO_Y_3[14]),
	.B(sc_r_fwft_Z[14]),
	.C(RE_i_1),
	.D(GND),
	.A(VCC),
	.FCI(sc_r_fwft_cmb_cry_13)
);
defparam \sc_r_fwft_RNO[14] .INIT=20'h46600;
// @46:230
  ARI1 \sc_r_fwft_RNIGMS8G[13]  (
	.FCO(sc_r_fwft_cmb_cry_13),
	.S(sc_r_fwft_5[13]),
	.Y(sc_r_fwft_RNIGMS8G_Y[13]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[13]),
	.FCI(sc_r_fwft_cmb_cry_12)
);
defparam \sc_r_fwft_RNIGMS8G[13] .INIT=20'h511EE;
// @46:644
  ARI1 \memraddr_r_cry_cy[0]  (
	.FCO(memraddr_r_cry_cy),
	.S(memraddr_r_cry_cy_S_5[0]),
	.Y(memraddr_r_cry_cy_Y_5[0]),
	.B(memraddr_r_0_sqmuxa_0_69_a2_0_a3_6),
	.C(memraddr_r_0_sqmuxa_0_69_a2_0_a3_7),
	.D(memraddr_r_0_sqmuxa_0_69_a2_0_a3_8),
	.A(memraddr_r_0_sqmuxa_0_69_a2_0_a3_9),
	.FCI(VCC)
);
defparam \memraddr_r_cry_cy[0] .INIT=20'h47FFF;
// @46:644
  ARI1 \memraddr_r_cry[0]  (
	.FCO(memraddr_r_cry_Z[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_cry_Y_5[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_cy)
);
defparam \memraddr_r_cry[0] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[1]  (
	.FCO(memraddr_r_cry_Z[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_cry_Y_5[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[0])
);
defparam \memraddr_r_cry[1] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[2]  (
	.FCO(memraddr_r_cry_Z[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_cry_Y_5[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[1])
);
defparam \memraddr_r_cry[2] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[3]  (
	.FCO(memraddr_r_cry_Z[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_cry_Y_5[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[2])
);
defparam \memraddr_r_cry[3] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[4]  (
	.FCO(memraddr_r_cry_Z[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_cry_Y_5[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[3])
);
defparam \memraddr_r_cry[4] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[5]  (
	.FCO(memraddr_r_cry_Z[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_cry_Y_5[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[4])
);
defparam \memraddr_r_cry[5] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[6]  (
	.FCO(memraddr_r_cry_Z[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_cry_Y_5[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[5])
);
defparam \memraddr_r_cry[6] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[7]  (
	.FCO(memraddr_r_cry_Z[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_cry_Y_5[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[6])
);
defparam \memraddr_r_cry[7] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[8]  (
	.FCO(memraddr_r_cry_Z[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_cry_Y_5[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[7])
);
defparam \memraddr_r_cry[8] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[9]  (
	.FCO(memraddr_r_cry_Z[9]),
	.S(memraddr_r_s[9]),
	.Y(memraddr_r_cry_Y_5[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[8])
);
defparam \memraddr_r_cry[9] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[10]  (
	.FCO(memraddr_r_cry_Z[10]),
	.S(memraddr_r_s[10]),
	.Y(memraddr_r_cry_Y_5[10]),
	.B(fifo_MEMRADDR[10]),
	.C(memraddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[9])
);
defparam \memraddr_r_cry[10] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[11]  (
	.FCO(memraddr_r_cry_Z[11]),
	.S(memraddr_r_s[11]),
	.Y(memraddr_r_cry_Y_5[11]),
	.B(fifo_MEMRADDR[11]),
	.C(memraddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[10])
);
defparam \memraddr_r_cry[11] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_s[13]  (
	.FCO(memraddr_r_s_FCO_5[13]),
	.S(memraddr_r_s_Z[13]),
	.Y(memraddr_r_s_Y_5[13]),
	.B(fifo_MEMRADDR[13]),
	.C(memraddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[12])
);
defparam \memraddr_r_s[13] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[12]  (
	.FCO(memraddr_r_cry_Z[12]),
	.S(memraddr_r_s[12]),
	.Y(memraddr_r_cry_Y_5[12]),
	.B(fifo_MEMRADDR[12]),
	.C(memraddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[11])
);
defparam \memraddr_r_cry[12] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry_cy[0]  (
	.FCO(memwaddr_r_cry_cy),
	.S(memwaddr_r_cry_cy_S_5[0]),
	.Y(memwaddr_r_cry_cy_Y_5[0]),
	.B(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6),
	.C(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7),
	.D(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8),
	.A(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9),
	.FCI(VCC)
);
defparam \memwaddr_r_cry_cy[0] .INIT=20'h47FFF;
// @46:628
  ARI1 \memwaddr_r_cry[0]  (
	.FCO(memwaddr_r_cry_Z[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_cry_Y_5[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_cy)
);
defparam \memwaddr_r_cry[0] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[1]  (
	.FCO(memwaddr_r_cry_Z[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_cry_Y_5[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[0])
);
defparam \memwaddr_r_cry[1] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[2]  (
	.FCO(memwaddr_r_cry_Z[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_cry_Y_5[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[1])
);
defparam \memwaddr_r_cry[2] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[3]  (
	.FCO(memwaddr_r_cry_Z[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_cry_Y_5[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[2])
);
defparam \memwaddr_r_cry[3] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[4]  (
	.FCO(memwaddr_r_cry_Z[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_cry_Y_5[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[3])
);
defparam \memwaddr_r_cry[4] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[5]  (
	.FCO(memwaddr_r_cry_Z[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_cry_Y_5[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[4])
);
defparam \memwaddr_r_cry[5] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[6]  (
	.FCO(memwaddr_r_cry_Z[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_cry_Y_5[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[5])
);
defparam \memwaddr_r_cry[6] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[7]  (
	.FCO(memwaddr_r_cry_Z[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_cry_Y_5[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[6])
);
defparam \memwaddr_r_cry[7] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[8]  (
	.FCO(memwaddr_r_cry_Z[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_cry_Y_5[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[7])
);
defparam \memwaddr_r_cry[8] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[9]  (
	.FCO(memwaddr_r_cry_Z[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_cry_Y_5[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[8])
);
defparam \memwaddr_r_cry[9] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[10]  (
	.FCO(memwaddr_r_cry_Z[10]),
	.S(memwaddr_r_s[10]),
	.Y(memwaddr_r_cry_Y_5[10]),
	.B(fifo_MEMWADDR[10]),
	.C(memwaddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[9])
);
defparam \memwaddr_r_cry[10] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[11]  (
	.FCO(memwaddr_r_cry_Z[11]),
	.S(memwaddr_r_s[11]),
	.Y(memwaddr_r_cry_Y_5[11]),
	.B(fifo_MEMWADDR[11]),
	.C(memwaddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[10])
);
defparam \memwaddr_r_cry[11] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_s[13]  (
	.FCO(memwaddr_r_s_FCO_5[13]),
	.S(memwaddr_r_s_Z[13]),
	.Y(memwaddr_r_s_Y_5[13]),
	.B(fifo_MEMWADDR[13]),
	.C(memwaddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[12])
);
defparam \memwaddr_r_s[13] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[12]  (
	.FCO(memwaddr_r_cry_Z[12]),
	.S(memwaddr_r_s[12]),
	.Y(memwaddr_r_cry_Y_5[12]),
	.B(fifo_MEMWADDR[12]),
	.C(memwaddr_r_cry_cy_Y_5[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[11])
);
defparam \memwaddr_r_cry[12] .INIT=20'h48800;
// @46:455
  ARI1 un1_sc_r_fwft_cry_0 (
	.FCO(un1_sc_r_fwft_cry_0_Z),
	.S(un1_sc_r_fwft_cry_0_S_5),
	.Y(un1_sc_r_fwft_cry_0_Y_5),
	.B(sc_r_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_sc_r_fwft_cry_0.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_1 (
	.FCO(un1_sc_r_fwft_cry_1_Z),
	.S(un1_sc_r_fwft_cry_1_S_5),
	.Y(un1_sc_r_fwft_cry_1_Y_5),
	.B(sc_r_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_0_Z)
);
defparam un1_sc_r_fwft_cry_1.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_2 (
	.FCO(un1_sc_r_fwft_cry_2_Z),
	.S(un1_sc_r_fwft_cry_2_S_5),
	.Y(un1_sc_r_fwft_cry_2_Y_5),
	.B(sc_r_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_1_Z)
);
defparam un1_sc_r_fwft_cry_2.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_3 (
	.FCO(un1_sc_r_fwft_cry_3_Z),
	.S(un1_sc_r_fwft_cry_3_S_5),
	.Y(un1_sc_r_fwft_cry_3_Y_5),
	.B(sc_r_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_2_Z)
);
defparam un1_sc_r_fwft_cry_3.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_4 (
	.FCO(un1_sc_r_fwft_cry_4_Z),
	.S(un1_sc_r_fwft_cry_4_S_5),
	.Y(un1_sc_r_fwft_cry_4_Y_5),
	.B(sc_r_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_3_Z)
);
defparam un1_sc_r_fwft_cry_4.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_5 (
	.FCO(un1_sc_r_fwft_cry_5_Z),
	.S(un1_sc_r_fwft_cry_5_S_5),
	.Y(un1_sc_r_fwft_cry_5_Y_5),
	.B(sc_r_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_4_Z)
);
defparam un1_sc_r_fwft_cry_5.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_6 (
	.FCO(un1_sc_r_fwft_cry_6_Z),
	.S(un1_sc_r_fwft_cry_6_S_5),
	.Y(un1_sc_r_fwft_cry_6_Y_5),
	.B(sc_r_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_5_Z)
);
defparam un1_sc_r_fwft_cry_6.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_7 (
	.FCO(un1_sc_r_fwft_cry_7_Z),
	.S(un1_sc_r_fwft_cry_7_S_5),
	.Y(un1_sc_r_fwft_cry_7_Y_5),
	.B(sc_r_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_6_Z)
);
defparam un1_sc_r_fwft_cry_7.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_8 (
	.FCO(un1_sc_r_fwft_cry_8_Z),
	.S(un1_sc_r_fwft_cry_8_S_5),
	.Y(un1_sc_r_fwft_cry_8_Y_5),
	.B(sc_r_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_7_Z)
);
defparam un1_sc_r_fwft_cry_8.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_9 (
	.FCO(un1_sc_r_fwft_cry_9_Z),
	.S(un1_sc_r_fwft_cry_9_S_5),
	.Y(un1_sc_r_fwft_cry_9_Y_5),
	.B(sc_r_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_8_Z)
);
defparam un1_sc_r_fwft_cry_9.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_10 (
	.FCO(un1_sc_r_fwft_cry_10_Z),
	.S(un1_sc_r_fwft_cry_10_S_5),
	.Y(un1_sc_r_fwft_cry_10_Y_5),
	.B(sc_r_fwft_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_9_Z)
);
defparam un1_sc_r_fwft_cry_10.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_11 (
	.FCO(un1_sc_r_fwft_cry_11_Z),
	.S(un1_sc_r_fwft_cry_11_S_5),
	.Y(un1_sc_r_fwft_cry_11_Y_5),
	.B(sc_r_fwft_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_10_Z)
);
defparam un1_sc_r_fwft_cry_11.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_12 (
	.FCO(un1_sc_r_fwft_cry_12_Z),
	.S(un1_sc_r_fwft_cry_12_S_5),
	.Y(un1_sc_r_fwft_cry_12_Y_5),
	.B(sc_r_fwft_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_11_Z)
);
defparam un1_sc_r_fwft_cry_12.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_13 (
	.FCO(un1_sc_r_fwft_cry_13_Z),
	.S(un1_sc_r_fwft_cry_13_S_5),
	.Y(un1_sc_r_fwft_cry_13_Y_5),
	.B(sc_r_fwft_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_12_Z)
);
defparam un1_sc_r_fwft_cry_13.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_14 (
	.FCO(un1_sc_r_fwft_cry_14_Z),
	.S(un1_sc_r_fwft_cry_14_S_5),
	.Y(un1_sc_r_fwft_cry_14_Y_5),
	.B(sc_r_fwft_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_13_Z)
);
defparam un1_sc_r_fwft_cry_14.INIT=20'h65500;
// @46:372
  CFG3 \genblk3.sc_r5_0_x2_i_x2  (
	.A(full_r),
	.B(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.C(N_89),
	.Y(N_107_i)
);
defparam \genblk3.sc_r5_0_x2_i_x2 .INIT=8'hB4;
// @49:613
  CFG2 \memraddr_r_cry_cy_RNO[0]  (
	.A(fifo_MEMRADDR[10]),
	.B(fifo_MEMRADDR[11]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_6)
);
defparam \memraddr_r_cry_cy_RNO[0] .INIT=4'h8;
// @49:613
  CFG2 \memwaddr_r_cry_cy_RNO[0]  (
	.A(fifo_MEMWADDR[10]),
	.B(fifo_MEMWADDR[11]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6)
);
defparam \memwaddr_r_cry_cy_RNO[0] .INIT=4'h8;
// @46:326
  CFG4 emptyi_10 (
	.A(sc_r_Z[4]),
	.B(sc_r_Z[3]),
	.C(sc_r_Z[2]),
	.D(sc_r_Z[1]),
	.Y(emptyi_10_Z)
);
defparam emptyi_10.INIT=16'h0001;
// @46:326
  CFG4 emptyi_9 (
	.A(sc_r_Z[8]),
	.B(sc_r_Z[7]),
	.C(sc_r_Z[6]),
	.D(sc_r_Z[5]),
	.Y(emptyi_9_Z)
);
defparam emptyi_9.INIT=16'h0001;
// @46:326
  CFG4 emptyi_8 (
	.A(sc_r_Z[12]),
	.B(sc_r_Z[11]),
	.C(sc_r_Z[10]),
	.D(sc_r_Z[9]),
	.Y(emptyi_8_Z)
);
defparam emptyi_8.INIT=16'h0001;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_2[0]  (
	.A(fifo_MEMRADDR[13]),
	.B(fifo_MEMRADDR[12]),
	.C(fifo_MEMRADDR[9]),
	.D(fifo_MEMRADDR[8]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_9)
);
defparam \memraddr_r_cry_cy_RNO_2[0] .INIT=16'h8000;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_1[0]  (
	.A(fifo_MEMRADDR[3]),
	.B(fifo_MEMRADDR[2]),
	.C(fifo_MEMRADDR[1]),
	.D(fifo_MEMRADDR[0]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_8)
);
defparam \memraddr_r_cry_cy_RNO_1[0] .INIT=16'h8000;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_0[0]  (
	.A(fifo_MEMRADDR[7]),
	.B(fifo_MEMRADDR[6]),
	.C(fifo_MEMRADDR[5]),
	.D(fifo_MEMRADDR[4]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_7)
);
defparam \memraddr_r_cry_cy_RNO_0[0] .INIT=16'h8000;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_2[0]  (
	.A(fifo_MEMWADDR[13]),
	.B(fifo_MEMWADDR[12]),
	.C(fifo_MEMWADDR[9]),
	.D(fifo_MEMWADDR[8]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9)
);
defparam \memwaddr_r_cry_cy_RNO_2[0] .INIT=16'h8000;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_1[0]  (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[5]),
	.D(fifo_MEMWADDR[4]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8)
);
defparam \memwaddr_r_cry_cy_RNO_1[0] .INIT=16'h8000;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_0[0]  (
	.A(fifo_MEMWADDR[3]),
	.B(fifo_MEMWADDR[2]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7)
);
defparam \memwaddr_r_cry_cy_RNO_0[0] .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_9  (
	.A(sc_r_fwft_Z[13]),
	.B(sc_r_fwft_Z[12]),
	.C(sc_r_fwft_Z[9]),
	.D(sc_r_fwft_Z[8]),
	.Y(un6_fulli_assertlto13_i_a2_9)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_9 .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_8  (
	.A(sc_r_fwft_Z[7]),
	.B(sc_r_fwft_Z[6]),
	.C(sc_r_fwft_Z[5]),
	.D(sc_r_fwft_Z[4]),
	.Y(un6_fulli_assertlto13_i_a2_8)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_8 .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_7  (
	.A(sc_r_fwft_Z[3]),
	.B(sc_r_fwft_Z[2]),
	.C(sc_r_fwft_Z[1]),
	.D(sc_r_fwft_Z[0]),
	.Y(un6_fulli_assertlto13_i_a2_7)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_7 .INIT=16'h8000;
// @46:326
  CFG4 emptyi_11 (
	.A(sc_r_Z[14]),
	.B(sc_r_Z[13]),
	.C(sc_r_Z[0]),
	.D(emptyi_8_Z),
	.Y(emptyi_11_Z)
);
defparam emptyi_11.INIT=16'h1000;
// @46:465
  CFG3 \genblk6.un6_fulli_assertlto13_i_a2_10  (
	.A(sc_r_fwft_Z[11]),
	.B(sc_r_fwft_Z[10]),
	.C(un6_fulli_assertlto13_i_a2_7),
	.Y(un6_fulli_assertlto13_i_a2_10)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_10 .INIT=8'h80;
// @46:326
  CFG4 emptyi (
	.A(emptyi_9_Z),
	.B(emptyi_10_Z),
	.C(N_89),
	.D(emptyi_11_Z),
	.Y(emptyi_Z)
);
defparam emptyi.INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto14  (
	.A(un6_fulli_assertlto13_i_a2_9),
	.B(sc_r_fwft_Z[14]),
	.C(un6_fulli_assertlto13_i_a2_10),
	.D(un6_fulli_assertlto13_i_a2_8),
	.Y(un6_fulli_assert)
);
defparam \genblk6.un6_fulli_assertlto14 .INIT=16'h1333;
// @46:493
  CFG4 empty_r_fwft_RNO_0 (
	.A(empty_top_fwft_r_Z),
	.B(EMPTY),
	.C(RE_i_1),
	.D(full_r_RNI5O6M_Y),
	.Y(N_585_i)
);
defparam empty_r_fwft_RNO_0.INIT=16'h8F70;
// @46:392
  CFG3 \genblk8.full_r_RNIRHND1  (
	.A(full_r_RNI5O6M_Y),
	.B(EMPTY),
	.C(RE_i_1),
	.Y(N_586_i)
);
defparam \genblk8.full_r_RNIRHND1 .INIT=8'h9A;
// @46:589
  CFG4 un1_sresetn_4_i_0_0 (
	.A(un6_fulli_assert),
	.B(empty_r_fwft_Z),
	.C(full_r_RNI5O6M_Y),
	.D(RE_i_1),
	.Y(N_11)
);
defparam un1_sresetn_4_i_0_0.INIT=16'h4350;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_5 */

module COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_5 (
  int_MEMRD_fwft_1,
  fwft_Q,
  RE_i_1,
  EMPTY1,
  N_89,
  fifo_valid_1z,
  middle_valid_1z,
  Clock,
  dff_arst,
  EMPTY
)
;
input [11:0] int_MEMRD_fwft_1 ;
output [11:0] fwft_Q ;
input RE_i_1 ;
input EMPTY1 ;
output N_89 ;
output fifo_valid_1z ;
output middle_valid_1z ;
input Clock ;
input dff_arst ;
output EMPTY ;
wire RE_i_1 ;
wire EMPTY1 ;
wire N_89 ;
wire fifo_valid_1z ;
wire middle_valid_1z ;
wire Clock ;
wire dff_arst ;
wire EMPTY ;
wire [11:0] middle_dout_Z;
wire [11:0] dout_4_Z;
wire N_42_i ;
wire update_dout_i ;
wire GND ;
wire un4_update_dout_5 ;
wire VCC ;
wire dout_valid_Z ;
wire update_middle_Z ;
wire un4_update_dout_1_4 ;
wire un4_fifo_rd_en_4 ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_RNO (
	.A(N_42_i),
	.Y(update_dout_i)
);
defparam empty_RNO.INIT=2'h1;
// @45:206
  SLE empty (
	.Q(EMPTY),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_dout_i),
	.EN(un4_update_dout_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE dout_valid (
	.Q(dout_valid_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_42_i),
	.EN(un4_update_dout_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE middle_valid (
	.Q(middle_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_middle_Z),
	.EN(un4_update_dout_1_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE fifo_valid (
	.Q(fifo_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_89),
	.EN(un4_fifo_rd_en_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[10]  (
	.Q(middle_dout_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[10]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[9]  (
	.Q(middle_dout_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[9]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[8]  (
	.Q(middle_dout_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[8]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[7]  (
	.Q(middle_dout_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[7]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[6]  (
	.Q(middle_dout_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[6]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[5]  (
	.Q(middle_dout_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[5]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[4]  (
	.Q(middle_dout_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[4]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[3]  (
	.Q(middle_dout_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[3]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[2]  (
	.Q(middle_dout_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[2]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[1]  (
	.Q(middle_dout_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[1]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[0]  (
	.Q(middle_dout_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[0]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[11]  (
	.Q(fwft_Q[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[11]),
	.EN(N_42_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[10]  (
	.Q(fwft_Q[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[10]),
	.EN(N_42_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[9]  (
	.Q(fwft_Q[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[9]),
	.EN(N_42_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[8]  (
	.Q(fwft_Q[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[8]),
	.EN(N_42_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[7]  (
	.Q(fwft_Q[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[7]),
	.EN(N_42_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[6]  (
	.Q(fwft_Q[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[6]),
	.EN(N_42_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[5]  (
	.Q(fwft_Q[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[5]),
	.EN(N_42_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[4]  (
	.Q(fwft_Q[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[4]),
	.EN(N_42_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[3]  (
	.Q(fwft_Q[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[3]),
	.EN(N_42_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[2]  (
	.Q(fwft_Q[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[2]),
	.EN(N_42_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[1]  (
	.Q(fwft_Q[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[1]),
	.EN(N_42_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[0]  (
	.Q(fwft_Q[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[0]),
	.EN(N_42_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[11]  (
	.Q(middle_dout_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[11]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:88
  CFG4 un4_fifo_rd_en (
	.A(N_89),
	.B(N_42_i),
	.C(fifo_valid_1z),
	.D(middle_valid_1z),
	.Y(un4_fifo_rd_en_4)
);
defparam un4_fifo_rd_en.INIT=16'hEEFE;
// @45:120
  CFG3 un4_update_dout_1 (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(N_42_i),
	.Y(un4_update_dout_1_4)
);
defparam un4_update_dout_1.INIT=8'hF2;
// @45:194
  CFG3 fifo_rd_en_0_o2 (
	.A(EMPTY1),
	.B(fifo_valid_1z),
	.C(middle_valid_1z),
	.Y(N_89)
);
defparam fifo_rd_en_0_o2.INIT=8'h15;
// @45:187
  CFG3 update_middle (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(N_42_i),
	.Y(update_middle_Z)
);
defparam update_middle.INIT=8'h82;
// @45:120
  CFG2 un4_update_dout (
	.A(N_42_i),
	.B(RE_i_1),
	.Y(un4_update_dout_5)
);
defparam un4_update_dout.INIT=4'hE;
// @45:281
  CFG3 \dout_4[11]  (
	.A(middle_dout_Z[11]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[11]),
	.Y(dout_4_Z[11])
);
defparam \dout_4[11] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[10]  (
	.A(middle_dout_Z[10]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[10]),
	.Y(dout_4_Z[10])
);
defparam \dout_4[10] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[9]  (
	.A(middle_dout_Z[9]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[9]),
	.Y(dout_4_Z[9])
);
defparam \dout_4[9] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[8]  (
	.A(middle_dout_Z[8]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[8]),
	.Y(dout_4_Z[8])
);
defparam \dout_4[8] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[7]  (
	.A(middle_dout_Z[7]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[7]),
	.Y(dout_4_Z[7])
);
defparam \dout_4[7] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[6]  (
	.A(middle_dout_Z[6]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[6]),
	.Y(dout_4_Z[6])
);
defparam \dout_4[6] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[5]  (
	.A(middle_dout_Z[5]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[5]),
	.Y(dout_4_Z[5])
);
defparam \dout_4[5] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[4]  (
	.A(middle_dout_Z[4]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[4]),
	.Y(dout_4_Z[4])
);
defparam \dout_4[4] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[3]  (
	.A(middle_dout_Z[3]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[3]),
	.Y(dout_4_Z[3])
);
defparam \dout_4[3] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[2]  (
	.A(middle_dout_Z[2]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[2]),
	.Y(dout_4_Z[2])
);
defparam \dout_4[2] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[1]  (
	.A(middle_dout_Z[1]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[1]),
	.Y(dout_4_Z[1])
);
defparam \dout_4[1] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[0]  (
	.A(middle_dout_Z[0]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[0]),
	.Y(dout_4_Z[0])
);
defparam \dout_4[0] .INIT=8'hB8;
// @45:281
  CFG4 dout_valid_RNIP76E1 (
	.A(dout_valid_Z),
	.B(fifo_valid_1z),
	.C(middle_valid_1z),
	.D(RE_i_1),
	.Y(N_42_i)
);
defparam dout_valid_RNIP76E1.INIT=16'hFC54;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_5 */

module COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4 (
  RDATA_int,
  Trigger_Unit_2_Output_Data,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  full_r_RNI5O6M_Y,
  N_89,
  Clock
)
;
output [11:0] RDATA_int ;
input [11:1] Trigger_Unit_2_Output_Data ;
input [13:0] fifo_MEMWADDR ;
input [13:0] fifo_MEMRADDR ;
input full_r_RNI5O6M_Y ;
input N_89 ;
input Clock ;
wire full_r_RNI5O6M_Y ;
wire N_89 ;
wire Clock ;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_A_DOUT_5;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_B_DOUT_5;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_A_DOUT_5;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_B_DOUT_5;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_A_DOUT_5;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_B_DOUT_5;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_A_DOUT_5;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_B_DOUT_5;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_A_DOUT_5;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_B_DOUT_5;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_A_DOUT_5;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_B_DOUT_5;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_A_DOUT_5;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_B_DOUT_5;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_A_DOUT_5;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_B_DOUT_5;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_A_DOUT_5;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_B_DOUT_5;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_A_DOUT_5;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_B_DOUT_5;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_A_DOUT_5;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_B_DOUT_5;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_A_DOUT_5;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_B_DOUT_5;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire VCC ;
wire GND ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_SB_CORRECT_5 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_DB_DETECT_5 ;
wire Z_ACCESS_BUSY_0__9_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_SB_CORRECT_5 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_DB_DETECT_5 ;
wire Z_ACCESS_BUSY_0__11_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_SB_CORRECT_5 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_DB_DETECT_5 ;
wire Z_ACCESS_BUSY_0__5_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_SB_CORRECT_5 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_DB_DETECT_5 ;
wire Z_ACCESS_BUSY_0__0_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_SB_CORRECT_5 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_DB_DETECT_5 ;
wire Z_ACCESS_BUSY_0__10_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_SB_CORRECT_5 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_DB_DETECT_5 ;
wire Z_ACCESS_BUSY_0__3_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_SB_CORRECT_5 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_DB_DETECT_5 ;
wire Z_ACCESS_BUSY_0__8_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_SB_CORRECT_5 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_DB_DETECT_5 ;
wire Z_ACCESS_BUSY_0__4_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_SB_CORRECT_5 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_DB_DETECT_5 ;
wire Z_ACCESS_BUSY_0__2_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_SB_CORRECT_5 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_DB_DETECT_5 ;
wire Z_ACCESS_BUSY_0__7_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_SB_CORRECT_5 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_DB_DETECT_5 ;
wire Z_ACCESS_BUSY_0__6_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_SB_CORRECT_5 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_DB_DETECT_5 ;
wire Z_ACCESS_BUSY_0__1_ ;
// @47:410
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_A_DOUT_5[19:1], RDATA_int[9]}),
	.A_WEN({GND, GND}),
	.A_REN(N_89),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI5O6M_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_2_Output_Data[9]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_B_DOUT_5[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_SB_CORRECT_5),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_DB_DETECT_5),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__9_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9.RAMINDEX="core%16384-16384%16-16%SPEED%0%9%TWO-PORT%ECC_EN-0";
// @47:310
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_A_DOUT_5[19:1], RDATA_int[11]}),
	.A_WEN({GND, GND}),
	.A_REN(N_89),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI5O6M_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_2_Output_Data[11]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_B_DOUT_5[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_SB_CORRECT_5),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_DB_DETECT_5),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__11_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11.RAMINDEX="core%16384-16384%16-16%SPEED%0%11%TWO-PORT%ECC_EN-0";
// @47:285
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_A_DOUT_5[19:1], RDATA_int[5]}),
	.A_WEN({GND, GND}),
	.A_REN(N_89),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI5O6M_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_2_Output_Data[5]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_B_DOUT_5[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_SB_CORRECT_5),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_DB_DETECT_5),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__5_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5.RAMINDEX="core%16384-16384%16-16%SPEED%0%5%TWO-PORT%ECC_EN-0";
// @47:260
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_A_DOUT_5[19:1], RDATA_int[0]}),
	.A_WEN({GND, GND}),
	.A_REN(N_89),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI5O6M_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_B_DOUT_5[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_SB_CORRECT_5),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_DB_DETECT_5),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0.RAMINDEX="core%16384-16384%16-16%SPEED%0%0%TWO-PORT%ECC_EN-0";
// @47:235
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_A_DOUT_5[19:1], RDATA_int[10]}),
	.A_WEN({GND, GND}),
	.A_REN(N_89),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI5O6M_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_2_Output_Data[10]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_B_DOUT_5[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_SB_CORRECT_5),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_DB_DETECT_5),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__10_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10.RAMINDEX="core%16384-16384%16-16%SPEED%0%10%TWO-PORT%ECC_EN-0";
// @47:210
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_A_DOUT_5[19:1], RDATA_int[3]}),
	.A_WEN({GND, GND}),
	.A_REN(N_89),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI5O6M_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_2_Output_Data[3]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_B_DOUT_5[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_SB_CORRECT_5),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_DB_DETECT_5),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__3_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3.RAMINDEX="core%16384-16384%16-16%SPEED%0%3%TWO-PORT%ECC_EN-0";
// @47:185
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_A_DOUT_5[19:1], RDATA_int[8]}),
	.A_WEN({GND, GND}),
	.A_REN(N_89),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI5O6M_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_2_Output_Data[8]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_B_DOUT_5[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_SB_CORRECT_5),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_DB_DETECT_5),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__8_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8.RAMINDEX="core%16384-16384%16-16%SPEED%0%8%TWO-PORT%ECC_EN-0";
// @47:135
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_A_DOUT_5[19:1], RDATA_int[4]}),
	.A_WEN({GND, GND}),
	.A_REN(N_89),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI5O6M_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_2_Output_Data[4]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_B_DOUT_5[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_SB_CORRECT_5),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_DB_DETECT_5),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__4_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4.RAMINDEX="core%16384-16384%16-16%SPEED%0%4%TWO-PORT%ECC_EN-0";
// @47:110
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_A_DOUT_5[19:1], RDATA_int[2]}),
	.A_WEN({GND, GND}),
	.A_REN(N_89),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI5O6M_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_2_Output_Data[1]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_B_DOUT_5[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_SB_CORRECT_5),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_DB_DETECT_5),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__2_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2.RAMINDEX="core%16384-16384%16-16%SPEED%0%2%TWO-PORT%ECC_EN-0";
// @47:85
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_A_DOUT_5[19:1], RDATA_int[7]}),
	.A_WEN({GND, GND}),
	.A_REN(N_89),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI5O6M_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_2_Output_Data[7]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_B_DOUT_5[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_SB_CORRECT_5),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_DB_DETECT_5),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__7_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7.RAMINDEX="core%16384-16384%16-16%SPEED%0%7%TWO-PORT%ECC_EN-0";
// @47:60
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_A_DOUT_5[19:1], RDATA_int[6]}),
	.A_WEN({GND, GND}),
	.A_REN(N_89),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI5O6M_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_2_Output_Data[6]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_B_DOUT_5[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_SB_CORRECT_5),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_DB_DETECT_5),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__6_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6.RAMINDEX="core%16384-16384%16-16%SPEED%0%6%TWO-PORT%ECC_EN-0";
// @47:36
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_A_DOUT_5[19:1], RDATA_int[1]}),
	.A_WEN({GND, GND}),
	.A_REN(N_89),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI5O6M_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_2_Output_Data[1]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_B_DOUT_5[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_SB_CORRECT_5),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_DB_DETECT_5),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1.RAMINDEX="core%16384-16384%16-16%SPEED%0%1%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4 */

module COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4 (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  Trigger_Unit_2_Output_Data,
  RDATA_int,
  Clock,
  N_89,
  full_r_RNI5O6M_Y
)
;
input [13:0] fifo_MEMRADDR ;
input [13:0] fifo_MEMWADDR ;
input [11:1] Trigger_Unit_2_Output_Data ;
output [11:0] RDATA_int ;
input Clock ;
input N_89 ;
input full_r_RNI5O6M_Y ;
wire Clock ;
wire N_89 ;
wire full_r_RNI5O6M_Y ;
wire N_4122 ;
wire GND ;
wire VCC ;
// @48:53
  COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4 L3_syncnonpipe (
	.RDATA_int(RDATA_int[11:0]),
	.Trigger_Unit_2_Output_Data({Trigger_Unit_2_Output_Data[11:3], N_4122, Trigger_Unit_2_Output_Data[1]}),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.full_r_RNI5O6M_Y(full_r_RNI5O6M_Y),
	.N_89(N_89),
	.Clock(Clock)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4 */

module COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4 (
  Trigger_Unit_2_Output_Data,
  fwft_Q,
  state_reg_0,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  RE_i_1,
  RE_d1,
  Clock,
  dff_arst
)
;
input [11:1] Trigger_Unit_2_Output_Data ;
output [11:0] fwft_Q ;
input state_reg_0 ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input RE_i_1 ;
input RE_d1 ;
input Clock ;
input dff_arst ;
wire state_reg_0 ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire RE_i_1 ;
wire RE_d1 ;
wire Clock ;
wire dff_arst ;
wire [11:0] RDATA_r_Z;
wire [11:0] RDATA_int;
wire [11:0] int_MEMRD_fwft_1_Z;
wire [13:0] fifo_MEMRADDR;
wire [13:0] fifo_MEMWADDR;
wire REN_d1_Z ;
wire VCC ;
wire N_89 ;
wire GND ;
wire re_set_Z ;
wire N_106_i_i ;
wire N_29_i ;
wire N_1259 ;
wire N_1258 ;
wire N_1257 ;
wire N_1256 ;
wire N_1255 ;
wire N_1254 ;
wire N_1253 ;
wire N_1252 ;
wire N_1251 ;
wire N_1250 ;
wire N_1249 ;
wire N_1248 ;
wire fifo_valid ;
wire middle_valid ;
wire EMPTY1 ;
wire EMPTY ;
wire full_r_RNI5O6M_Y ;
wire N_4123 ;
// @49:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_89),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(REN_d1_Z),
	.EN(N_106_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[4]  (
	.Q(RDATA_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[4]),
	.EN(N_29_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[3]  (
	.Q(RDATA_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[3]),
	.EN(N_29_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[2]  (
	.Q(RDATA_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[2]),
	.EN(N_29_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[1]),
	.EN(N_29_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[0]),
	.EN(N_29_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[11]  (
	.Q(RDATA_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[11]),
	.EN(N_29_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[10]  (
	.Q(RDATA_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[10]),
	.EN(N_29_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[9]  (
	.Q(RDATA_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[9]),
	.EN(N_29_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[8]  (
	.Q(RDATA_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[8]),
	.EN(N_29_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[7]  (
	.Q(RDATA_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[7]),
	.EN(N_29_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[6]  (
	.Q(RDATA_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[6]),
	.EN(N_29_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[5]  (
	.Q(RDATA_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[5]),
	.EN(N_29_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1139
  CFG4 \int_MEMRD_fwft_1[11]  (
	.A(RDATA_r_Z[11]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[11]),
	.Y(int_MEMRD_fwft_1_Z[11])
);
defparam \int_MEMRD_fwft_1[11] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[10]  (
	.A(RDATA_r_Z[10]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[10]),
	.Y(int_MEMRD_fwft_1_Z[10])
);
defparam \int_MEMRD_fwft_1[10] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[9]  (
	.A(RDATA_r_Z[9]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[9]),
	.Y(int_MEMRD_fwft_1_Z[9])
);
defparam \int_MEMRD_fwft_1[9] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[8]  (
	.A(RDATA_r_Z[8]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[8]),
	.Y(int_MEMRD_fwft_1_Z[8])
);
defparam \int_MEMRD_fwft_1[8] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[7]  (
	.A(RDATA_r_Z[7]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[7]),
	.Y(int_MEMRD_fwft_1_Z[7])
);
defparam \int_MEMRD_fwft_1[7] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[6]  (
	.A(RDATA_r_Z[6]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[6]),
	.Y(int_MEMRD_fwft_1_Z[6])
);
defparam \int_MEMRD_fwft_1[6] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[5]  (
	.A(RDATA_r_Z[5]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[5]),
	.Y(int_MEMRD_fwft_1_Z[5])
);
defparam \int_MEMRD_fwft_1[5] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[4]  (
	.A(RDATA_r_Z[4]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[4]),
	.Y(int_MEMRD_fwft_1_Z[4])
);
defparam \int_MEMRD_fwft_1[4] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[3]  (
	.A(RDATA_r_Z[3]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[3]),
	.Y(int_MEMRD_fwft_1_Z[3])
);
defparam \int_MEMRD_fwft_1[3] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[2]  (
	.A(RDATA_r_Z[2]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[2]),
	.Y(int_MEMRD_fwft_1_Z[2])
);
defparam \int_MEMRD_fwft_1[2] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[1]  (
	.A(RDATA_r_Z[1]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[1]),
	.Y(int_MEMRD_fwft_1_Z[1])
);
defparam \int_MEMRD_fwft_1[1] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[0]  (
	.A(RDATA_r_Z[0]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[0]),
	.Y(int_MEMRD_fwft_1_Z[0])
);
defparam \int_MEMRD_fwft_1[0] .INIT=16'hFB08;
// @49:1040
  CFG2 re_set_RNO (
	.A(N_89),
	.B(REN_d1_Z),
	.Y(N_106_i_i)
);
defparam re_set_RNO.INIT=4'h6;
// @49:1055
  CFG2 REN_d1_RNIR28G (
	.A(N_89),
	.B(REN_d1_Z),
	.Y(N_29_i)
);
defparam REN_d1_RNIR28G.INIT=4'h4;
// @49:613
  COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_5 \genblk16.fifo_corefifo_sync_scntr  (
	.state_reg_0(state_reg_0),
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.RE_i_1(RE_i_1),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.fifo_valid(fifo_valid),
	.middle_valid(middle_valid),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.EMPTY1(EMPTY1),
	.EMPTY(EMPTY),
	.N_89(N_89),
	.full_r_RNI5O6M_Y(full_r_RNI5O6M_Y),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @49:984
  COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_5 \genblk17.u_corefifo_fwft  (
	.int_MEMRD_fwft_1(int_MEMRD_fwft_1_Z[11:0]),
	.fwft_Q(fwft_Q[11:0]),
	.RE_i_1(RE_i_1),
	.EMPTY1(EMPTY1),
	.N_89(N_89),
	.fifo_valid_1z(fifo_valid),
	.middle_valid_1z(middle_valid),
	.Clock(Clock),
	.dff_arst(dff_arst),
	.EMPTY(EMPTY)
);
// @49:1230
  COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4 \genblk22.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.Trigger_Unit_2_Output_Data({Trigger_Unit_2_Output_Data[11:3], N_4123, Trigger_Unit_2_Output_Data[1]}),
	.RDATA_int(RDATA_int[11:0]),
	.Clock(Clock),
	.N_89(N_89),
	.full_r_RNI5O6M_Y(full_r_RNI5O6M_Y)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4 */

module COREFIFO_C4_4 (
  state_reg_0,
  fwft_Q,
  Trigger_Unit_2_Output_Data,
  dff_arst,
  Clock,
  RE_d1,
  RE_i_1,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  Trigger_Top_Part_0_ALL_FIFO_Enable
)
;
input state_reg_0 ;
output [11:0] fwft_Q ;
input [11:1] Trigger_Unit_2_Output_Data ;
input dff_arst ;
input Clock ;
input RE_d1 ;
input RE_i_1 ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire state_reg_0 ;
wire dff_arst ;
wire Clock ;
wire RE_d1 ;
wire RE_i_1 ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire N_4124 ;
wire GND ;
wire VCC ;
// @50:149
  COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4 COREFIFO_C4_0 (
	.Trigger_Unit_2_Output_Data({Trigger_Unit_2_Output_Data[11:3], N_4124, Trigger_Unit_2_Output_Data[1]}),
	.fwft_Q(fwft_Q[11:0]),
	.state_reg_0(state_reg_0),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.RE_i_1(RE_i_1),
	.RE_d1(RE_d1),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_4 */

module COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_6 (
  state_reg_0,
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  RE_i_1,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  fifo_valid,
  middle_valid,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  EMPTY1,
  EMPTY,
  fifo_MEMRE_i,
  full_r_RNI6N9I_Y,
  Clock,
  dff_arst
)
;
input state_reg_0 ;
output [13:0] fifo_MEMRADDR ;
output [13:0] fifo_MEMWADDR ;
input RE_i_1 ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input fifo_valid ;
input middle_valid ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
output EMPTY1 ;
input EMPTY ;
input fifo_MEMRE_i ;
output full_r_RNI6N9I_Y ;
input Clock ;
input dff_arst ;
wire state_reg_0 ;
wire RE_i_1 ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire fifo_valid ;
wire middle_valid ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire EMPTY1 ;
wire EMPTY ;
wire fifo_MEMRE_i ;
wire full_r_RNI6N9I_Y ;
wire Clock ;
wire dff_arst ;
wire [13:13] memwaddr_r_s_Z;
wire [12:0] memwaddr_r_s;
wire [13:13] memraddr_r_s_Z;
wire [12:0] memraddr_r_s;
wire [14:0] sc_r_fwft_Z;
wire [14:0] sc_r_fwft_5;
wire [14:0] sc_r_Z;
wire [14:0] sc_r_4;
wire [0:0] sc_r_RNI45UI1_Y;
wire [1:1] sc_r_RNI3KIJ2_Y;
wire [2:2] sc_r_RNI347K3_Y;
wire [3:3] sc_r_RNI4LRK4_Y;
wire [4:4] sc_r_RNI67GL5_Y;
wire [5:5] sc_r_RNI9Q4M6_Y;
wire [6:6] sc_r_RNIDEPM7_Y;
wire [7:7] sc_r_RNII3EN8_Y;
wire [8:8] sc_r_RNIOP2O9_Y;
wire [9:9] sc_r_RNIVGNOA_Y;
wire [10:10] sc_r_RNIETNMB_Y;
wire [11:11] sc_r_RNIUAOKC_Y;
wire [12:12] sc_r_RNIFPOID_Y;
wire [14:14] sc_r_RNO_FCO_2;
wire [14:14] sc_r_RNO_Y_2;
wire [13:13] sc_r_RNI19PGE_Y;
wire [0:0] sc_r_fwft_RNITJML1_Y;
wire [1:1] sc_r_fwft_RNILH3P2_Y;
wire [2:2] sc_r_fwft_RNIEGGS3_Y;
wire [3:3] sc_r_fwft_RNI8GTV4_Y;
wire [4:4] sc_r_fwft_RNI3HA36_Y;
wire [5:5] sc_r_fwft_RNIVIN67_Y;
wire [6:6] sc_r_fwft_RNISL4A8_Y;
wire [7:7] sc_r_fwft_RNIQPHD9_Y;
wire [8:8] sc_r_fwft_RNIPUUGA_Y;
wire [9:9] sc_r_fwft_RNIP4CKB_Y;
wire [10:10] sc_r_fwft_RNI1MPTC_Y;
wire [11:11] sc_r_fwft_RNIA877E_Y;
wire [12:12] sc_r_fwft_RNIKRKGF_Y;
wire [14:14] sc_r_fwft_RNO_FCO_4;
wire [14:14] sc_r_fwft_RNO_Y_4;
wire [13:13] sc_r_fwft_RNIVF2QG_Y;
wire [0:0] memraddr_r_cry_cy_S_6;
wire [0:0] memraddr_r_cry_cy_Y_6;
wire [12:0] memraddr_r_cry_Z;
wire [12:0] memraddr_r_cry_Y_6;
wire [13:13] memraddr_r_s_FCO_6;
wire [13:13] memraddr_r_s_Y_6;
wire [0:0] memwaddr_r_cry_cy_S_6;
wire [0:0] memwaddr_r_cry_cy_Y_6;
wire [12:0] memwaddr_r_cry_Z;
wire [12:0] memwaddr_r_cry_Y_6;
wire [13:13] memwaddr_r_s_FCO_6;
wire [13:13] memwaddr_r_s_Y_6;
wire un1_sc_r_fwft_cry_14_Z ;
wire empty_r_fwft_4 ;
wire VCC ;
wire GND ;
wire empty_top_fwft_r_Z ;
wire emptyi_Z ;
wire N_102_i ;
wire empty_r_fwft_Z ;
wire N_37_i ;
wire full_r ;
wire N_11 ;
wire N_39_i ;
wire sc_r_cmb_cry_0_cy ;
wire full_r_RNI6N9I_S ;
wire sc_r_cmb_cry_0 ;
wire sc_r_cmb_cry_1 ;
wire sc_r_cmb_cry_2 ;
wire sc_r_cmb_cry_3 ;
wire sc_r_cmb_cry_4 ;
wire sc_r_cmb_cry_5 ;
wire sc_r_cmb_cry_6 ;
wire sc_r_cmb_cry_7 ;
wire sc_r_cmb_cry_8 ;
wire sc_r_cmb_cry_9 ;
wire sc_r_cmb_cry_10 ;
wire sc_r_cmb_cry_11 ;
wire sc_r_cmb_cry_12 ;
wire sc_r_cmb_cry_13 ;
wire sc_r_fwft_cmb_cry_0_cy ;
wire full_r_RNI6N9I_0_S ;
wire full_r_RNI6N9I_0_Y ;
wire sc_r_fwft_cmb_cry_0 ;
wire sc_r_fwft_cmb_cry_1 ;
wire sc_r_fwft_cmb_cry_2 ;
wire sc_r_fwft_cmb_cry_3 ;
wire sc_r_fwft_cmb_cry_4 ;
wire sc_r_fwft_cmb_cry_5 ;
wire sc_r_fwft_cmb_cry_6 ;
wire sc_r_fwft_cmb_cry_7 ;
wire sc_r_fwft_cmb_cry_8 ;
wire sc_r_fwft_cmb_cry_9 ;
wire sc_r_fwft_cmb_cry_10 ;
wire sc_r_fwft_cmb_cry_11 ;
wire sc_r_fwft_cmb_cry_12 ;
wire sc_r_fwft_cmb_cry_13 ;
wire memraddr_r_cry_cy ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_6 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_7 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_8 ;
wire memraddr_r_0_sqmuxa_0_69_a2_0_a3_9 ;
wire memwaddr_r_cry_cy ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8 ;
wire memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9 ;
wire un1_sc_r_fwft_cry_0_Z ;
wire un1_sc_r_fwft_cry_0_S_6 ;
wire un1_sc_r_fwft_cry_0_Y_6 ;
wire un1_sc_r_fwft_cry_1_Z ;
wire un1_sc_r_fwft_cry_1_S_6 ;
wire un1_sc_r_fwft_cry_1_Y_6 ;
wire un1_sc_r_fwft_cry_2_Z ;
wire un1_sc_r_fwft_cry_2_S_6 ;
wire un1_sc_r_fwft_cry_2_Y_6 ;
wire un1_sc_r_fwft_cry_3_Z ;
wire un1_sc_r_fwft_cry_3_S_6 ;
wire un1_sc_r_fwft_cry_3_Y_6 ;
wire un1_sc_r_fwft_cry_4_Z ;
wire un1_sc_r_fwft_cry_4_S_6 ;
wire un1_sc_r_fwft_cry_4_Y_6 ;
wire un1_sc_r_fwft_cry_5_Z ;
wire un1_sc_r_fwft_cry_5_S_6 ;
wire un1_sc_r_fwft_cry_5_Y_6 ;
wire un1_sc_r_fwft_cry_6_Z ;
wire un1_sc_r_fwft_cry_6_S_6 ;
wire un1_sc_r_fwft_cry_6_Y_6 ;
wire un1_sc_r_fwft_cry_7_Z ;
wire un1_sc_r_fwft_cry_7_S_6 ;
wire un1_sc_r_fwft_cry_7_Y_6 ;
wire un1_sc_r_fwft_cry_8_Z ;
wire un1_sc_r_fwft_cry_8_S_6 ;
wire un1_sc_r_fwft_cry_8_Y_6 ;
wire un1_sc_r_fwft_cry_9_Z ;
wire un1_sc_r_fwft_cry_9_S_6 ;
wire un1_sc_r_fwft_cry_9_Y_6 ;
wire un1_sc_r_fwft_cry_10_Z ;
wire un1_sc_r_fwft_cry_10_S_6 ;
wire un1_sc_r_fwft_cry_10_Y_6 ;
wire un1_sc_r_fwft_cry_11_Z ;
wire un1_sc_r_fwft_cry_11_S_6 ;
wire un1_sc_r_fwft_cry_11_Y_6 ;
wire un1_sc_r_fwft_cry_12_Z ;
wire un1_sc_r_fwft_cry_12_S_6 ;
wire un1_sc_r_fwft_cry_12_Y_6 ;
wire un1_sc_r_fwft_cry_13_Z ;
wire un1_sc_r_fwft_cry_13_S_6 ;
wire un1_sc_r_fwft_cry_13_Y_6 ;
wire un1_sc_r_fwft_cry_14_S_6 ;
wire un1_sc_r_fwft_cry_14_Y_6 ;
wire emptyi_10_Z ;
wire emptyi_9_Z ;
wire emptyi_8_Z ;
wire un6_fulli_assertlto13_i_a2_9 ;
wire un6_fulli_assertlto13_i_a2_8 ;
wire un6_fulli_assertlto13_i_a2_7 ;
wire emptyi_11_Z ;
wire un6_fulli_assertlto13_i_a2_10 ;
wire un6_fulli_assert ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_r_fwft_RNO (
	.A(un1_sc_r_fwft_cry_14_Z),
	.Y(empty_r_fwft_4)
);
defparam empty_r_fwft_RNO.INIT=2'h1;
// @46:628
  SLE \memwaddr_r[13]  (
	.Q(fifo_MEMWADDR[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s_Z[13]),
	.EN(full_r_RNI6N9I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[12]  (
	.Q(fifo_MEMWADDR[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[12]),
	.EN(full_r_RNI6N9I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[11]  (
	.Q(fifo_MEMWADDR[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[11]),
	.EN(full_r_RNI6N9I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[10]  (
	.Q(fifo_MEMWADDR[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[10]),
	.EN(full_r_RNI6N9I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[9]),
	.EN(full_r_RNI6N9I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[8]),
	.EN(full_r_RNI6N9I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[7]),
	.EN(full_r_RNI6N9I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[6]),
	.EN(full_r_RNI6N9I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[5]),
	.EN(full_r_RNI6N9I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[4]),
	.EN(full_r_RNI6N9I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[3]),
	.EN(full_r_RNI6N9I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[2]),
	.EN(full_r_RNI6N9I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[1]),
	.EN(full_r_RNI6N9I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:628
  SLE \memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[0]),
	.EN(full_r_RNI6N9I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[13]  (
	.Q(fifo_MEMRADDR[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s_Z[13]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[12]  (
	.Q(fifo_MEMRADDR[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[12]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[11]  (
	.Q(fifo_MEMRADDR[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[11]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[10]  (
	.Q(fifo_MEMRADDR[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[10]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[9]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[8]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[7]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[6]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[5]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[4]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[3]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[2]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[1]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:644
  SLE \memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[0]),
	.EN(fifo_MEMRE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:471
  SLE empty_top_fwft_r (
	.Q(empty_top_fwft_r_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(EMPTY),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:328
  SLE \genblk3.empty_r  (
	.Q(EMPTY1),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(emptyi_Z),
	.EN(N_102_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:493
  SLE empty_r_fwft (
	.Q(empty_r_fwft_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(empty_r_fwft_4),
	.EN(N_37_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:587
  SLE \genblk8.full_r  (
	.Q(full_r),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(full_r_RNI6N9I_Y),
	.EN(N_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[5]  (
	.Q(sc_r_fwft_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[5]),
	.EN(N_39_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[4]  (
	.Q(sc_r_fwft_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[4]),
	.EN(N_39_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[3]  (
	.Q(sc_r_fwft_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[3]),
	.EN(N_39_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[2]  (
	.Q(sc_r_fwft_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[2]),
	.EN(N_39_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[1]  (
	.Q(sc_r_fwft_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[1]),
	.EN(N_39_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[0]  (
	.Q(sc_r_fwft_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[0]),
	.EN(N_39_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[5]  (
	.Q(sc_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[5]),
	.EN(N_102_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[4]  (
	.Q(sc_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[4]),
	.EN(N_102_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[3]  (
	.Q(sc_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[3]),
	.EN(N_102_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[2]  (
	.Q(sc_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[2]),
	.EN(N_102_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[1]  (
	.Q(sc_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[1]),
	.EN(N_102_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[0]  (
	.Q(sc_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[0]),
	.EN(N_102_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[14]  (
	.Q(sc_r_fwft_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[14]),
	.EN(N_39_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[13]  (
	.Q(sc_r_fwft_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[13]),
	.EN(N_39_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[12]  (
	.Q(sc_r_fwft_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[12]),
	.EN(N_39_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[11]  (
	.Q(sc_r_fwft_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[11]),
	.EN(N_39_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[10]  (
	.Q(sc_r_fwft_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[10]),
	.EN(N_39_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[9]  (
	.Q(sc_r_fwft_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[9]),
	.EN(N_39_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[8]  (
	.Q(sc_r_fwft_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[8]),
	.EN(N_39_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[7]  (
	.Q(sc_r_fwft_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[7]),
	.EN(N_39_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:392
  SLE \sc_r_fwft[6]  (
	.Q(sc_r_fwft_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[6]),
	.EN(N_39_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[14]  (
	.Q(sc_r_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[14]),
	.EN(N_102_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[13]  (
	.Q(sc_r_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[13]),
	.EN(N_102_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[12]  (
	.Q(sc_r_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[12]),
	.EN(N_102_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[11]  (
	.Q(sc_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[11]),
	.EN(N_102_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[10]  (
	.Q(sc_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[10]),
	.EN(N_102_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[9]  (
	.Q(sc_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[9]),
	.EN(N_102_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[8]  (
	.Q(sc_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[8]),
	.EN(N_102_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[7]  (
	.Q(sc_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[7]),
	.EN(N_102_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:361
  SLE \sc_r[6]  (
	.Q(sc_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[6]),
	.EN(N_102_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:230
  ARI1 \genblk8.full_r_RNI6N9I  (
	.FCO(sc_r_cmb_cry_0_cy),
	.S(full_r_RNI6N9I_S),
	.Y(full_r_RNI6N9I_Y),
	.B(full_r),
	.C(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk8.full_r_RNI6N9I .INIT=20'h44400;
// @46:230
  ARI1 \sc_r_RNI45UI1[0]  (
	.FCO(sc_r_cmb_cry_0),
	.S(sc_r_4[0]),
	.Y(sc_r_RNI45UI1_Y[0]),
	.B(middle_valid),
	.C(fifo_valid),
	.D(EMPTY1),
	.A(sc_r_Z[0]),
	.FCI(sc_r_cmb_cry_0_cy)
);
defparam \sc_r_RNI45UI1[0] .INIT=20'h5F807;
// @46:230
  ARI1 \sc_r_RNI3KIJ2[1]  (
	.FCO(sc_r_cmb_cry_1),
	.S(sc_r_4[1]),
	.Y(sc_r_RNI3KIJ2_Y[1]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[1]),
	.FCI(sc_r_cmb_cry_0)
);
defparam \sc_r_RNI3KIJ2[1] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNI347K3[2]  (
	.FCO(sc_r_cmb_cry_2),
	.S(sc_r_4[2]),
	.Y(sc_r_RNI347K3_Y[2]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[2]),
	.FCI(sc_r_cmb_cry_1)
);
defparam \sc_r_RNI347K3[2] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNI4LRK4[3]  (
	.FCO(sc_r_cmb_cry_3),
	.S(sc_r_4[3]),
	.Y(sc_r_RNI4LRK4_Y[3]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[3]),
	.FCI(sc_r_cmb_cry_2)
);
defparam \sc_r_RNI4LRK4[3] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNI67GL5[4]  (
	.FCO(sc_r_cmb_cry_4),
	.S(sc_r_4[4]),
	.Y(sc_r_RNI67GL5_Y[4]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[4]),
	.FCI(sc_r_cmb_cry_3)
);
defparam \sc_r_RNI67GL5[4] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNI9Q4M6[5]  (
	.FCO(sc_r_cmb_cry_5),
	.S(sc_r_4[5]),
	.Y(sc_r_RNI9Q4M6_Y[5]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[5]),
	.FCI(sc_r_cmb_cry_4)
);
defparam \sc_r_RNI9Q4M6[5] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIDEPM7[6]  (
	.FCO(sc_r_cmb_cry_6),
	.S(sc_r_4[6]),
	.Y(sc_r_RNIDEPM7_Y[6]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[6]),
	.FCI(sc_r_cmb_cry_5)
);
defparam \sc_r_RNIDEPM7[6] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNII3EN8[7]  (
	.FCO(sc_r_cmb_cry_7),
	.S(sc_r_4[7]),
	.Y(sc_r_RNII3EN8_Y[7]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[7]),
	.FCI(sc_r_cmb_cry_6)
);
defparam \sc_r_RNII3EN8[7] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIOP2O9[8]  (
	.FCO(sc_r_cmb_cry_8),
	.S(sc_r_4[8]),
	.Y(sc_r_RNIOP2O9_Y[8]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[8]),
	.FCI(sc_r_cmb_cry_7)
);
defparam \sc_r_RNIOP2O9[8] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIVGNOA[9]  (
	.FCO(sc_r_cmb_cry_9),
	.S(sc_r_4[9]),
	.Y(sc_r_RNIVGNOA_Y[9]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[9]),
	.FCI(sc_r_cmb_cry_8)
);
defparam \sc_r_RNIVGNOA[9] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIETNMB[10]  (
	.FCO(sc_r_cmb_cry_10),
	.S(sc_r_4[10]),
	.Y(sc_r_RNIETNMB_Y[10]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[10]),
	.FCI(sc_r_cmb_cry_9)
);
defparam \sc_r_RNIETNMB[10] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIUAOKC[11]  (
	.FCO(sc_r_cmb_cry_11),
	.S(sc_r_4[11]),
	.Y(sc_r_RNIUAOKC_Y[11]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[11]),
	.FCI(sc_r_cmb_cry_10)
);
defparam \sc_r_RNIUAOKC[11] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNIFPOID[12]  (
	.FCO(sc_r_cmb_cry_12),
	.S(sc_r_4[12]),
	.Y(sc_r_RNIFPOID_Y[12]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[12]),
	.FCI(sc_r_cmb_cry_11)
);
defparam \sc_r_RNIFPOID[12] .INIT=20'h5EA15;
// @46:230
  ARI1 \sc_r_RNO[14]  (
	.FCO(sc_r_RNO_FCO_2[14]),
	.S(sc_r_4[14]),
	.Y(sc_r_RNO_Y_2[14]),
	.B(fifo_MEMRE_i),
	.C(sc_r_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(sc_r_cmb_cry_13)
);
defparam \sc_r_RNO[14] .INIT=20'h46600;
// @46:230
  ARI1 \sc_r_RNI19PGE[13]  (
	.FCO(sc_r_cmb_cry_13),
	.S(sc_r_4[13]),
	.Y(sc_r_RNI19PGE_Y[13]),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(sc_r_Z[13]),
	.FCI(sc_r_cmb_cry_12)
);
defparam \sc_r_RNI19PGE[13] .INIT=20'h5EA15;
// @46:230
  ARI1 \genblk8.full_r_RNI6N9I_0  (
	.FCO(sc_r_fwft_cmb_cry_0_cy),
	.S(full_r_RNI6N9I_0_S),
	.Y(full_r_RNI6N9I_0_Y),
	.B(full_r),
	.C(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk8.full_r_RNI6N9I_0 .INIT=20'h44400;
// @46:230
  ARI1 \sc_r_fwft_RNITJML1[0]  (
	.FCO(sc_r_fwft_cmb_cry_0),
	.S(sc_r_fwft_5[0]),
	.Y(sc_r_fwft_RNITJML1_Y[0]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[0]),
	.FCI(sc_r_fwft_cmb_cry_0_cy)
);
defparam \sc_r_fwft_RNITJML1[0] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNILH3P2[1]  (
	.FCO(sc_r_fwft_cmb_cry_1),
	.S(sc_r_fwft_5[1]),
	.Y(sc_r_fwft_RNILH3P2_Y[1]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[1]),
	.FCI(sc_r_fwft_cmb_cry_0)
);
defparam \sc_r_fwft_RNILH3P2[1] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNIEGGS3[2]  (
	.FCO(sc_r_fwft_cmb_cry_2),
	.S(sc_r_fwft_5[2]),
	.Y(sc_r_fwft_RNIEGGS3_Y[2]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[2]),
	.FCI(sc_r_fwft_cmb_cry_1)
);
defparam \sc_r_fwft_RNIEGGS3[2] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNI8GTV4[3]  (
	.FCO(sc_r_fwft_cmb_cry_3),
	.S(sc_r_fwft_5[3]),
	.Y(sc_r_fwft_RNI8GTV4_Y[3]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[3]),
	.FCI(sc_r_fwft_cmb_cry_2)
);
defparam \sc_r_fwft_RNI8GTV4[3] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNI3HA36[4]  (
	.FCO(sc_r_fwft_cmb_cry_4),
	.S(sc_r_fwft_5[4]),
	.Y(sc_r_fwft_RNI3HA36_Y[4]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[4]),
	.FCI(sc_r_fwft_cmb_cry_3)
);
defparam \sc_r_fwft_RNI3HA36[4] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNIVIN67[5]  (
	.FCO(sc_r_fwft_cmb_cry_5),
	.S(sc_r_fwft_5[5]),
	.Y(sc_r_fwft_RNIVIN67_Y[5]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[5]),
	.FCI(sc_r_fwft_cmb_cry_4)
);
defparam \sc_r_fwft_RNIVIN67[5] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNISL4A8[6]  (
	.FCO(sc_r_fwft_cmb_cry_6),
	.S(sc_r_fwft_5[6]),
	.Y(sc_r_fwft_RNISL4A8_Y[6]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[6]),
	.FCI(sc_r_fwft_cmb_cry_5)
);
defparam \sc_r_fwft_RNISL4A8[6] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNIQPHD9[7]  (
	.FCO(sc_r_fwft_cmb_cry_7),
	.S(sc_r_fwft_5[7]),
	.Y(sc_r_fwft_RNIQPHD9_Y[7]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[7]),
	.FCI(sc_r_fwft_cmb_cry_6)
);
defparam \sc_r_fwft_RNIQPHD9[7] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNIPUUGA[8]  (
	.FCO(sc_r_fwft_cmb_cry_8),
	.S(sc_r_fwft_5[8]),
	.Y(sc_r_fwft_RNIPUUGA_Y[8]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[8]),
	.FCI(sc_r_fwft_cmb_cry_7)
);
defparam \sc_r_fwft_RNIPUUGA[8] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNIP4CKB[9]  (
	.FCO(sc_r_fwft_cmb_cry_9),
	.S(sc_r_fwft_5[9]),
	.Y(sc_r_fwft_RNIP4CKB_Y[9]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[9]),
	.FCI(sc_r_fwft_cmb_cry_8)
);
defparam \sc_r_fwft_RNIP4CKB[9] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNI1MPTC[10]  (
	.FCO(sc_r_fwft_cmb_cry_10),
	.S(sc_r_fwft_5[10]),
	.Y(sc_r_fwft_RNI1MPTC_Y[10]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[10]),
	.FCI(sc_r_fwft_cmb_cry_9)
);
defparam \sc_r_fwft_RNI1MPTC[10] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNIA877E[11]  (
	.FCO(sc_r_fwft_cmb_cry_11),
	.S(sc_r_fwft_5[11]),
	.Y(sc_r_fwft_RNIA877E_Y[11]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[11]),
	.FCI(sc_r_fwft_cmb_cry_10)
);
defparam \sc_r_fwft_RNIA877E[11] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNIKRKGF[12]  (
	.FCO(sc_r_fwft_cmb_cry_12),
	.S(sc_r_fwft_5[12]),
	.Y(sc_r_fwft_RNIKRKGF_Y[12]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[12]),
	.FCI(sc_r_fwft_cmb_cry_11)
);
defparam \sc_r_fwft_RNIKRKGF[12] .INIT=20'h511EE;
// @46:230
  ARI1 \sc_r_fwft_RNO[14]  (
	.FCO(sc_r_fwft_RNO_FCO_4[14]),
	.S(sc_r_fwft_5[14]),
	.Y(sc_r_fwft_RNO_Y_4[14]),
	.B(sc_r_fwft_Z[14]),
	.C(RE_i_1),
	.D(GND),
	.A(VCC),
	.FCI(sc_r_fwft_cmb_cry_13)
);
defparam \sc_r_fwft_RNO[14] .INIT=20'h46600;
// @46:230
  ARI1 \sc_r_fwft_RNIVF2QG[13]  (
	.FCO(sc_r_fwft_cmb_cry_13),
	.S(sc_r_fwft_5[13]),
	.Y(sc_r_fwft_RNIVF2QG_Y[13]),
	.B(state_reg_0),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.D(GND),
	.A(sc_r_fwft_Z[13]),
	.FCI(sc_r_fwft_cmb_cry_12)
);
defparam \sc_r_fwft_RNIVF2QG[13] .INIT=20'h511EE;
// @46:644
  ARI1 \memraddr_r_cry_cy[0]  (
	.FCO(memraddr_r_cry_cy),
	.S(memraddr_r_cry_cy_S_6[0]),
	.Y(memraddr_r_cry_cy_Y_6[0]),
	.B(memraddr_r_0_sqmuxa_0_69_a2_0_a3_6),
	.C(memraddr_r_0_sqmuxa_0_69_a2_0_a3_7),
	.D(memraddr_r_0_sqmuxa_0_69_a2_0_a3_8),
	.A(memraddr_r_0_sqmuxa_0_69_a2_0_a3_9),
	.FCI(VCC)
);
defparam \memraddr_r_cry_cy[0] .INIT=20'h47FFF;
// @46:644
  ARI1 \memraddr_r_cry[0]  (
	.FCO(memraddr_r_cry_Z[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_cry_Y_6[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_cy)
);
defparam \memraddr_r_cry[0] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[1]  (
	.FCO(memraddr_r_cry_Z[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_cry_Y_6[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[0])
);
defparam \memraddr_r_cry[1] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[2]  (
	.FCO(memraddr_r_cry_Z[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_cry_Y_6[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[1])
);
defparam \memraddr_r_cry[2] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[3]  (
	.FCO(memraddr_r_cry_Z[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_cry_Y_6[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[2])
);
defparam \memraddr_r_cry[3] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[4]  (
	.FCO(memraddr_r_cry_Z[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_cry_Y_6[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[3])
);
defparam \memraddr_r_cry[4] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[5]  (
	.FCO(memraddr_r_cry_Z[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_cry_Y_6[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[4])
);
defparam \memraddr_r_cry[5] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[6]  (
	.FCO(memraddr_r_cry_Z[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_cry_Y_6[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[5])
);
defparam \memraddr_r_cry[6] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[7]  (
	.FCO(memraddr_r_cry_Z[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_cry_Y_6[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[6])
);
defparam \memraddr_r_cry[7] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[8]  (
	.FCO(memraddr_r_cry_Z[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_cry_Y_6[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[7])
);
defparam \memraddr_r_cry[8] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[9]  (
	.FCO(memraddr_r_cry_Z[9]),
	.S(memraddr_r_s[9]),
	.Y(memraddr_r_cry_Y_6[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[8])
);
defparam \memraddr_r_cry[9] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[10]  (
	.FCO(memraddr_r_cry_Z[10]),
	.S(memraddr_r_s[10]),
	.Y(memraddr_r_cry_Y_6[10]),
	.B(fifo_MEMRADDR[10]),
	.C(memraddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[9])
);
defparam \memraddr_r_cry[10] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[11]  (
	.FCO(memraddr_r_cry_Z[11]),
	.S(memraddr_r_s[11]),
	.Y(memraddr_r_cry_Y_6[11]),
	.B(fifo_MEMRADDR[11]),
	.C(memraddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[10])
);
defparam \memraddr_r_cry[11] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_s[13]  (
	.FCO(memraddr_r_s_FCO_6[13]),
	.S(memraddr_r_s_Z[13]),
	.Y(memraddr_r_s_Y_6[13]),
	.B(fifo_MEMRADDR[13]),
	.C(memraddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[12])
);
defparam \memraddr_r_s[13] .INIT=20'h48800;
// @46:644
  ARI1 \memraddr_r_cry[12]  (
	.FCO(memraddr_r_cry_Z[12]),
	.S(memraddr_r_s[12]),
	.Y(memraddr_r_cry_Y_6[12]),
	.B(fifo_MEMRADDR[12]),
	.C(memraddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[11])
);
defparam \memraddr_r_cry[12] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry_cy[0]  (
	.FCO(memwaddr_r_cry_cy),
	.S(memwaddr_r_cry_cy_S_6[0]),
	.Y(memwaddr_r_cry_cy_Y_6[0]),
	.B(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6),
	.C(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7),
	.D(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8),
	.A(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9),
	.FCI(VCC)
);
defparam \memwaddr_r_cry_cy[0] .INIT=20'h47FFF;
// @46:628
  ARI1 \memwaddr_r_cry[0]  (
	.FCO(memwaddr_r_cry_Z[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_cry_Y_6[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_cy)
);
defparam \memwaddr_r_cry[0] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[1]  (
	.FCO(memwaddr_r_cry_Z[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_cry_Y_6[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[0])
);
defparam \memwaddr_r_cry[1] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[2]  (
	.FCO(memwaddr_r_cry_Z[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_cry_Y_6[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[1])
);
defparam \memwaddr_r_cry[2] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[3]  (
	.FCO(memwaddr_r_cry_Z[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_cry_Y_6[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[2])
);
defparam \memwaddr_r_cry[3] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[4]  (
	.FCO(memwaddr_r_cry_Z[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_cry_Y_6[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[3])
);
defparam \memwaddr_r_cry[4] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[5]  (
	.FCO(memwaddr_r_cry_Z[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_cry_Y_6[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[4])
);
defparam \memwaddr_r_cry[5] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[6]  (
	.FCO(memwaddr_r_cry_Z[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_cry_Y_6[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[5])
);
defparam \memwaddr_r_cry[6] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[7]  (
	.FCO(memwaddr_r_cry_Z[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_cry_Y_6[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[6])
);
defparam \memwaddr_r_cry[7] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[8]  (
	.FCO(memwaddr_r_cry_Z[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_cry_Y_6[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[7])
);
defparam \memwaddr_r_cry[8] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[9]  (
	.FCO(memwaddr_r_cry_Z[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_cry_Y_6[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[8])
);
defparam \memwaddr_r_cry[9] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[10]  (
	.FCO(memwaddr_r_cry_Z[10]),
	.S(memwaddr_r_s[10]),
	.Y(memwaddr_r_cry_Y_6[10]),
	.B(fifo_MEMWADDR[10]),
	.C(memwaddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[9])
);
defparam \memwaddr_r_cry[10] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[11]  (
	.FCO(memwaddr_r_cry_Z[11]),
	.S(memwaddr_r_s[11]),
	.Y(memwaddr_r_cry_Y_6[11]),
	.B(fifo_MEMWADDR[11]),
	.C(memwaddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[10])
);
defparam \memwaddr_r_cry[11] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_s[13]  (
	.FCO(memwaddr_r_s_FCO_6[13]),
	.S(memwaddr_r_s_Z[13]),
	.Y(memwaddr_r_s_Y_6[13]),
	.B(fifo_MEMWADDR[13]),
	.C(memwaddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[12])
);
defparam \memwaddr_r_s[13] .INIT=20'h48800;
// @46:628
  ARI1 \memwaddr_r_cry[12]  (
	.FCO(memwaddr_r_cry_Z[12]),
	.S(memwaddr_r_s[12]),
	.Y(memwaddr_r_cry_Y_6[12]),
	.B(fifo_MEMWADDR[12]),
	.C(memwaddr_r_cry_cy_Y_6[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[11])
);
defparam \memwaddr_r_cry[12] .INIT=20'h48800;
// @46:455
  ARI1 un1_sc_r_fwft_cry_0 (
	.FCO(un1_sc_r_fwft_cry_0_Z),
	.S(un1_sc_r_fwft_cry_0_S_6),
	.Y(un1_sc_r_fwft_cry_0_Y_6),
	.B(sc_r_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_sc_r_fwft_cry_0.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_1 (
	.FCO(un1_sc_r_fwft_cry_1_Z),
	.S(un1_sc_r_fwft_cry_1_S_6),
	.Y(un1_sc_r_fwft_cry_1_Y_6),
	.B(sc_r_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_0_Z)
);
defparam un1_sc_r_fwft_cry_1.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_2 (
	.FCO(un1_sc_r_fwft_cry_2_Z),
	.S(un1_sc_r_fwft_cry_2_S_6),
	.Y(un1_sc_r_fwft_cry_2_Y_6),
	.B(sc_r_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_1_Z)
);
defparam un1_sc_r_fwft_cry_2.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_3 (
	.FCO(un1_sc_r_fwft_cry_3_Z),
	.S(un1_sc_r_fwft_cry_3_S_6),
	.Y(un1_sc_r_fwft_cry_3_Y_6),
	.B(sc_r_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_2_Z)
);
defparam un1_sc_r_fwft_cry_3.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_4 (
	.FCO(un1_sc_r_fwft_cry_4_Z),
	.S(un1_sc_r_fwft_cry_4_S_6),
	.Y(un1_sc_r_fwft_cry_4_Y_6),
	.B(sc_r_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_3_Z)
);
defparam un1_sc_r_fwft_cry_4.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_5 (
	.FCO(un1_sc_r_fwft_cry_5_Z),
	.S(un1_sc_r_fwft_cry_5_S_6),
	.Y(un1_sc_r_fwft_cry_5_Y_6),
	.B(sc_r_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_4_Z)
);
defparam un1_sc_r_fwft_cry_5.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_6 (
	.FCO(un1_sc_r_fwft_cry_6_Z),
	.S(un1_sc_r_fwft_cry_6_S_6),
	.Y(un1_sc_r_fwft_cry_6_Y_6),
	.B(sc_r_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_5_Z)
);
defparam un1_sc_r_fwft_cry_6.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_7 (
	.FCO(un1_sc_r_fwft_cry_7_Z),
	.S(un1_sc_r_fwft_cry_7_S_6),
	.Y(un1_sc_r_fwft_cry_7_Y_6),
	.B(sc_r_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_6_Z)
);
defparam un1_sc_r_fwft_cry_7.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_8 (
	.FCO(un1_sc_r_fwft_cry_8_Z),
	.S(un1_sc_r_fwft_cry_8_S_6),
	.Y(un1_sc_r_fwft_cry_8_Y_6),
	.B(sc_r_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_7_Z)
);
defparam un1_sc_r_fwft_cry_8.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_9 (
	.FCO(un1_sc_r_fwft_cry_9_Z),
	.S(un1_sc_r_fwft_cry_9_S_6),
	.Y(un1_sc_r_fwft_cry_9_Y_6),
	.B(sc_r_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_8_Z)
);
defparam un1_sc_r_fwft_cry_9.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_10 (
	.FCO(un1_sc_r_fwft_cry_10_Z),
	.S(un1_sc_r_fwft_cry_10_S_6),
	.Y(un1_sc_r_fwft_cry_10_Y_6),
	.B(sc_r_fwft_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_9_Z)
);
defparam un1_sc_r_fwft_cry_10.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_11 (
	.FCO(un1_sc_r_fwft_cry_11_Z),
	.S(un1_sc_r_fwft_cry_11_S_6),
	.Y(un1_sc_r_fwft_cry_11_Y_6),
	.B(sc_r_fwft_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_10_Z)
);
defparam un1_sc_r_fwft_cry_11.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_12 (
	.FCO(un1_sc_r_fwft_cry_12_Z),
	.S(un1_sc_r_fwft_cry_12_S_6),
	.Y(un1_sc_r_fwft_cry_12_Y_6),
	.B(sc_r_fwft_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_11_Z)
);
defparam un1_sc_r_fwft_cry_12.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_13 (
	.FCO(un1_sc_r_fwft_cry_13_Z),
	.S(un1_sc_r_fwft_cry_13_S_6),
	.Y(un1_sc_r_fwft_cry_13_Y_6),
	.B(sc_r_fwft_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_12_Z)
);
defparam un1_sc_r_fwft_cry_13.INIT=20'h65500;
// @46:455
  ARI1 un1_sc_r_fwft_cry_14 (
	.FCO(un1_sc_r_fwft_cry_14_Z),
	.S(un1_sc_r_fwft_cry_14_S_6),
	.Y(un1_sc_r_fwft_cry_14_Y_6),
	.B(sc_r_fwft_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_13_Z)
);
defparam un1_sc_r_fwft_cry_14.INIT=20'h65500;
// @46:372
  CFG3 \genblk3.sc_r5_0_x2_0_x2  (
	.A(full_r),
	.B(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.C(fifo_MEMRE_i),
	.Y(N_102_i)
);
defparam \genblk3.sc_r5_0_x2_0_x2 .INIT=8'hB4;
// @49:613
  CFG2 \memwaddr_r_cry_cy_RNO[0]  (
	.A(fifo_MEMWADDR[10]),
	.B(fifo_MEMWADDR[11]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_6)
);
defparam \memwaddr_r_cry_cy_RNO[0] .INIT=4'h8;
// @49:613
  CFG2 \memraddr_r_cry_cy_RNO[0]  (
	.A(fifo_MEMRADDR[10]),
	.B(fifo_MEMRADDR[11]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_6)
);
defparam \memraddr_r_cry_cy_RNO[0] .INIT=4'h8;
// @46:326
  CFG4 emptyi_10 (
	.A(sc_r_Z[4]),
	.B(sc_r_Z[3]),
	.C(sc_r_Z[2]),
	.D(sc_r_Z[1]),
	.Y(emptyi_10_Z)
);
defparam emptyi_10.INIT=16'h0001;
// @46:326
  CFG4 emptyi_9 (
	.A(sc_r_Z[8]),
	.B(sc_r_Z[7]),
	.C(sc_r_Z[6]),
	.D(sc_r_Z[5]),
	.Y(emptyi_9_Z)
);
defparam emptyi_9.INIT=16'h0001;
// @46:326
  CFG4 emptyi_8 (
	.A(sc_r_Z[12]),
	.B(sc_r_Z[11]),
	.C(sc_r_Z[10]),
	.D(sc_r_Z[9]),
	.Y(emptyi_8_Z)
);
defparam emptyi_8.INIT=16'h0001;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_2[0]  (
	.A(fifo_MEMWADDR[13]),
	.B(fifo_MEMWADDR[12]),
	.C(fifo_MEMWADDR[9]),
	.D(fifo_MEMWADDR[8]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_9)
);
defparam \memwaddr_r_cry_cy_RNO_2[0] .INIT=16'h8000;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_1[0]  (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[5]),
	.D(fifo_MEMWADDR[4]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_8)
);
defparam \memwaddr_r_cry_cy_RNO_1[0] .INIT=16'h8000;
// @49:613
  CFG4 \memwaddr_r_cry_cy_RNO_0[0]  (
	.A(fifo_MEMWADDR[3]),
	.B(fifo_MEMWADDR[2]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(memwaddr_r_0_sqmuxa_0_52_a2_0_a3_7)
);
defparam \memwaddr_r_cry_cy_RNO_0[0] .INIT=16'h8000;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_2[0]  (
	.A(fifo_MEMRADDR[13]),
	.B(fifo_MEMRADDR[12]),
	.C(fifo_MEMRADDR[9]),
	.D(fifo_MEMRADDR[8]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_9)
);
defparam \memraddr_r_cry_cy_RNO_2[0] .INIT=16'h8000;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_1[0]  (
	.A(fifo_MEMRADDR[3]),
	.B(fifo_MEMRADDR[2]),
	.C(fifo_MEMRADDR[1]),
	.D(fifo_MEMRADDR[0]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_8)
);
defparam \memraddr_r_cry_cy_RNO_1[0] .INIT=16'h8000;
// @49:613
  CFG4 \memraddr_r_cry_cy_RNO_0[0]  (
	.A(fifo_MEMRADDR[7]),
	.B(fifo_MEMRADDR[6]),
	.C(fifo_MEMRADDR[5]),
	.D(fifo_MEMRADDR[4]),
	.Y(memraddr_r_0_sqmuxa_0_69_a2_0_a3_7)
);
defparam \memraddr_r_cry_cy_RNO_0[0] .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_9  (
	.A(sc_r_fwft_Z[13]),
	.B(sc_r_fwft_Z[12]),
	.C(sc_r_fwft_Z[9]),
	.D(sc_r_fwft_Z[8]),
	.Y(un6_fulli_assertlto13_i_a2_9)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_9 .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_8  (
	.A(sc_r_fwft_Z[7]),
	.B(sc_r_fwft_Z[6]),
	.C(sc_r_fwft_Z[5]),
	.D(sc_r_fwft_Z[4]),
	.Y(un6_fulli_assertlto13_i_a2_8)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_8 .INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto13_i_a2_7  (
	.A(sc_r_fwft_Z[3]),
	.B(sc_r_fwft_Z[2]),
	.C(sc_r_fwft_Z[1]),
	.D(sc_r_fwft_Z[0]),
	.Y(un6_fulli_assertlto13_i_a2_7)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_7 .INIT=16'h8000;
// @46:326
  CFG4 emptyi_11 (
	.A(sc_r_Z[14]),
	.B(sc_r_Z[13]),
	.C(sc_r_Z[0]),
	.D(emptyi_8_Z),
	.Y(emptyi_11_Z)
);
defparam emptyi_11.INIT=16'h1000;
// @46:465
  CFG3 \genblk6.un6_fulli_assertlto13_i_a2_10  (
	.A(sc_r_fwft_Z[11]),
	.B(sc_r_fwft_Z[10]),
	.C(un6_fulli_assertlto13_i_a2_7),
	.Y(un6_fulli_assertlto13_i_a2_10)
);
defparam \genblk6.un6_fulli_assertlto13_i_a2_10 .INIT=8'h80;
// @46:326
  CFG4 emptyi (
	.A(emptyi_11_Z),
	.B(fifo_MEMRE_i),
	.C(emptyi_10_Z),
	.D(emptyi_9_Z),
	.Y(emptyi_Z)
);
defparam emptyi.INIT=16'h8000;
// @46:465
  CFG4 \genblk6.un6_fulli_assertlto14  (
	.A(un6_fulli_assertlto13_i_a2_9),
	.B(sc_r_fwft_Z[14]),
	.C(un6_fulli_assertlto13_i_a2_10),
	.D(un6_fulli_assertlto13_i_a2_8),
	.Y(un6_fulli_assert)
);
defparam \genblk6.un6_fulli_assertlto14 .INIT=16'h1333;
// @46:493
  CFG4 empty_r_fwft_RNO_0 (
	.A(empty_top_fwft_r_Z),
	.B(EMPTY),
	.C(RE_i_1),
	.D(full_r_RNI6N9I_Y),
	.Y(N_37_i)
);
defparam empty_r_fwft_RNO_0.INIT=16'h8F70;
// @46:392
  CFG3 \genblk8.full_r_RNITTP61  (
	.A(full_r_RNI6N9I_Y),
	.B(EMPTY),
	.C(RE_i_1),
	.Y(N_39_i)
);
defparam \genblk8.full_r_RNITTP61 .INIT=8'h9A;
// @46:589
  CFG4 un1_sresetn_4_i_0_0 (
	.A(un6_fulli_assert),
	.B(empty_r_fwft_Z),
	.C(full_r_RNI6N9I_Y),
	.D(RE_i_1),
	.Y(N_11)
);
defparam un1_sresetn_4_i_0_0.INIT=16'h4350;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_6 */

module COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_6 (
  fwft_Q,
  int_MEMRD_fwft_1,
  RE_i_1,
  EMPTY1,
  fifo_MEMRE_i,
  fifo_valid_1z,
  middle_valid_1z,
  Clock,
  dff_arst,
  EMPTY
)
;
output [11:0] fwft_Q ;
input [11:0] int_MEMRD_fwft_1 ;
input RE_i_1 ;
input EMPTY1 ;
output fifo_MEMRE_i ;
output fifo_valid_1z ;
output middle_valid_1z ;
input Clock ;
input dff_arst ;
output EMPTY ;
wire RE_i_1 ;
wire EMPTY1 ;
wire fifo_MEMRE_i ;
wire fifo_valid_1z ;
wire middle_valid_1z ;
wire Clock ;
wire dff_arst ;
wire EMPTY ;
wire [11:0] middle_dout_Z;
wire [11:0] dout_4_Z;
wire update_dout_Z ;
wire update_dout_i_0 ;
wire GND ;
wire un4_update_dout_6 ;
wire VCC ;
wire dout_valid_Z ;
wire update_middle_Z ;
wire un4_update_dout_1_5 ;
wire un4_fifo_rd_en_5 ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_RNO (
	.A(update_dout_Z),
	.Y(update_dout_i_0)
);
defparam empty_RNO.INIT=2'h1;
// @45:206
  SLE empty (
	.Q(EMPTY),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_dout_i_0),
	.EN(un4_update_dout_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE dout_valid (
	.Q(dout_valid_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_dout_Z),
	.EN(un4_update_dout_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE middle_valid (
	.Q(middle_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_middle_Z),
	.EN(un4_update_dout_1_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE fifo_valid (
	.Q(fifo_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fifo_MEMRE_i),
	.EN(un4_fifo_rd_en_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[1]  (
	.Q(middle_dout_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[1]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[0]  (
	.Q(middle_dout_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[0]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[4]  (
	.Q(fwft_Q[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[4]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[3]  (
	.Q(fwft_Q[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[3]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[2]  (
	.Q(fwft_Q[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[2]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[1]  (
	.Q(fwft_Q[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[1]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[0]  (
	.Q(fwft_Q[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[0]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[11]  (
	.Q(middle_dout_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[11]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[10]  (
	.Q(middle_dout_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[10]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[9]  (
	.Q(middle_dout_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[9]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[8]  (
	.Q(middle_dout_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[8]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[7]  (
	.Q(middle_dout_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[7]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[6]  (
	.Q(middle_dout_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[6]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[5]  (
	.Q(middle_dout_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[5]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[4]  (
	.Q(middle_dout_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[4]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[3]  (
	.Q(middle_dout_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[3]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \middle_dout[2]  (
	.Q(middle_dout_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(int_MEMRD_fwft_1[2]),
	.EN(update_middle_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[11]  (
	.Q(fwft_Q[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[11]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[10]  (
	.Q(fwft_Q[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[10]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[9]  (
	.Q(fwft_Q[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[9]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[8]  (
	.Q(fwft_Q[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[8]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[7]  (
	.Q(fwft_Q[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[7]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[6]  (
	.Q(fwft_Q[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[6]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:280
  SLE \dout[5]  (
	.Q(fwft_Q[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(dout_4_Z[5]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:88
  CFG4 un4_fifo_rd_en (
	.A(fifo_MEMRE_i),
	.B(update_dout_Z),
	.C(fifo_valid_1z),
	.D(middle_valid_1z),
	.Y(un4_fifo_rd_en_5)
);
defparam un4_fifo_rd_en.INIT=16'hEEFE;
// @45:120
  CFG3 un4_update_dout_1 (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(update_dout_Z),
	.Y(un4_update_dout_1_5)
);
defparam un4_update_dout_1.INIT=8'hF2;
// @45:194
  CFG3 fifo_rd_en_i_0_o2 (
	.A(EMPTY1),
	.B(fifo_valid_1z),
	.C(middle_valid_1z),
	.Y(fifo_MEMRE_i)
);
defparam fifo_rd_en_i_0_o2.INIT=8'h15;
// @45:187
  CFG3 update_middle (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(update_dout_Z),
	.Y(update_middle_Z)
);
defparam update_middle.INIT=8'h82;
// @45:120
  CFG2 un4_update_dout (
	.A(update_dout_Z),
	.B(RE_i_1),
	.Y(un4_update_dout_6)
);
defparam un4_update_dout.INIT=4'hE;
// @45:188
  CFG4 update_dout (
	.A(dout_valid_Z),
	.B(fifo_valid_1z),
	.C(middle_valid_1z),
	.D(RE_i_1),
	.Y(update_dout_Z)
);
defparam update_dout.INIT=16'hFC54;
// @45:281
  CFG3 \dout_4[0]  (
	.A(middle_dout_Z[0]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[0]),
	.Y(dout_4_Z[0])
);
defparam \dout_4[0] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[1]  (
	.A(middle_dout_Z[1]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[1]),
	.Y(dout_4_Z[1])
);
defparam \dout_4[1] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[3]  (
	.A(middle_dout_Z[3]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[3]),
	.Y(dout_4_Z[3])
);
defparam \dout_4[3] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[11]  (
	.A(middle_dout_Z[11]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[11]),
	.Y(dout_4_Z[11])
);
defparam \dout_4[11] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[10]  (
	.A(middle_dout_Z[10]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[10]),
	.Y(dout_4_Z[10])
);
defparam \dout_4[10] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[9]  (
	.A(middle_dout_Z[9]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[9]),
	.Y(dout_4_Z[9])
);
defparam \dout_4[9] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[8]  (
	.A(middle_dout_Z[8]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[8]),
	.Y(dout_4_Z[8])
);
defparam \dout_4[8] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[7]  (
	.A(middle_dout_Z[7]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[7]),
	.Y(dout_4_Z[7])
);
defparam \dout_4[7] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[6]  (
	.A(middle_dout_Z[6]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[6]),
	.Y(dout_4_Z[6])
);
defparam \dout_4[6] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[5]  (
	.A(middle_dout_Z[5]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[5]),
	.Y(dout_4_Z[5])
);
defparam \dout_4[5] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[4]  (
	.A(middle_dout_Z[4]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[4]),
	.Y(dout_4_Z[4])
);
defparam \dout_4[4] .INIT=8'hB8;
// @45:281
  CFG3 \dout_4[2]  (
	.A(middle_dout_Z[2]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[2]),
	.Y(dout_4_Z[2])
);
defparam \dout_4[2] .INIT=8'hB8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_6 */

module COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5 (
  RDATA_int,
  Trigger_Unit_3_Output_Data,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  full_r_RNI6N9I_Y,
  fifo_MEMRE_i,
  Clock
)
;
output [11:0] RDATA_int ;
input [11:0] Trigger_Unit_3_Output_Data ;
input [13:0] fifo_MEMWADDR ;
input [13:0] fifo_MEMRADDR ;
input full_r_RNI6N9I_Y ;
input fifo_MEMRE_i ;
input Clock ;
wire full_r_RNI6N9I_Y ;
wire fifo_MEMRE_i ;
wire Clock ;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_A_DOUT_6;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_B_DOUT_6;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_A_DOUT_6;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_B_DOUT_6;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_A_DOUT_6;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_B_DOUT_6;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_A_DOUT_6;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_B_DOUT_6;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_A_DOUT_6;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_B_DOUT_6;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_A_DOUT_6;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_B_DOUT_6;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_A_DOUT_6;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_B_DOUT_6;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_A_DOUT_6;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_B_DOUT_6;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_A_DOUT_6;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_B_DOUT_6;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_A_DOUT_6;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_B_DOUT_6;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_A_DOUT_6;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_B_DOUT_6;
wire [19:1] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_A_DOUT_6;
wire [19:0] COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_B_DOUT_6;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire VCC ;
wire GND ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_SB_CORRECT_6 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_DB_DETECT_6 ;
wire Z_ACCESS_BUSY_0__9_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_SB_CORRECT_6 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_DB_DETECT_6 ;
wire Z_ACCESS_BUSY_0__11_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_SB_CORRECT_6 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_DB_DETECT_6 ;
wire Z_ACCESS_BUSY_0__5_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_SB_CORRECT_6 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_DB_DETECT_6 ;
wire Z_ACCESS_BUSY_0__0_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_SB_CORRECT_6 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_DB_DETECT_6 ;
wire Z_ACCESS_BUSY_0__10_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_SB_CORRECT_6 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_DB_DETECT_6 ;
wire Z_ACCESS_BUSY_0__3_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_SB_CORRECT_6 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_DB_DETECT_6 ;
wire Z_ACCESS_BUSY_0__8_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_SB_CORRECT_6 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_DB_DETECT_6 ;
wire Z_ACCESS_BUSY_0__4_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_SB_CORRECT_6 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_DB_DETECT_6 ;
wire Z_ACCESS_BUSY_0__2_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_SB_CORRECT_6 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_DB_DETECT_6 ;
wire Z_ACCESS_BUSY_0__7_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_SB_CORRECT_6 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_DB_DETECT_6 ;
wire Z_ACCESS_BUSY_0__6_ ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_SB_CORRECT_6 ;
wire COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_DB_DETECT_6 ;
wire Z_ACCESS_BUSY_0__1_ ;
// @47:410
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_A_DOUT_6[19:1], RDATA_int[9]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI6N9I_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[9]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_B_DOUT_6[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_SB_CORRECT_6),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9_DB_DETECT_6),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__9_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9.RAMINDEX="core%16384-16384%16-16%SPEED%0%9%TWO-PORT%ECC_EN-0";
// @47:310
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_A_DOUT_6[19:1], RDATA_int[11]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI6N9I_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[11]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_B_DOUT_6[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_SB_CORRECT_6),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11_DB_DETECT_6),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__11_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11.RAMINDEX="core%16384-16384%16-16%SPEED%0%11%TWO-PORT%ECC_EN-0";
// @47:285
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_A_DOUT_6[19:1], RDATA_int[5]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI6N9I_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[5]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_B_DOUT_6[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_SB_CORRECT_6),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5_DB_DETECT_6),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__5_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5.RAMINDEX="core%16384-16384%16-16%SPEED%0%5%TWO-PORT%ECC_EN-0";
// @47:260
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_A_DOUT_6[19:1], RDATA_int[0]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI6N9I_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[0]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_B_DOUT_6[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_SB_CORRECT_6),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0_DB_DETECT_6),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0.RAMINDEX="core%16384-16384%16-16%SPEED%0%0%TWO-PORT%ECC_EN-0";
// @47:235
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_A_DOUT_6[19:1], RDATA_int[10]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI6N9I_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[10]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_B_DOUT_6[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_SB_CORRECT_6),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10_DB_DETECT_6),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__10_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10.RAMINDEX="core%16384-16384%16-16%SPEED%0%10%TWO-PORT%ECC_EN-0";
// @47:210
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_A_DOUT_6[19:1], RDATA_int[3]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI6N9I_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[3]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_B_DOUT_6[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_SB_CORRECT_6),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3_DB_DETECT_6),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__3_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3.RAMINDEX="core%16384-16384%16-16%SPEED%0%3%TWO-PORT%ECC_EN-0";
// @47:185
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_A_DOUT_6[19:1], RDATA_int[8]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI6N9I_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[8]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_B_DOUT_6[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_SB_CORRECT_6),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8_DB_DETECT_6),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__8_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8.RAMINDEX="core%16384-16384%16-16%SPEED%0%8%TWO-PORT%ECC_EN-0";
// @47:135
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_A_DOUT_6[19:1], RDATA_int[4]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI6N9I_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[4]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_B_DOUT_6[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_SB_CORRECT_6),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4_DB_DETECT_6),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__4_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4.RAMINDEX="core%16384-16384%16-16%SPEED%0%4%TWO-PORT%ECC_EN-0";
// @47:110
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_A_DOUT_6[19:1], RDATA_int[2]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI6N9I_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[0]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_B_DOUT_6[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_SB_CORRECT_6),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2_DB_DETECT_6),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__2_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2.RAMINDEX="core%16384-16384%16-16%SPEED%0%2%TWO-PORT%ECC_EN-0";
// @47:85
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_A_DOUT_6[19:1], RDATA_int[7]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI6N9I_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[7]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_B_DOUT_6[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_SB_CORRECT_6),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7_DB_DETECT_6),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__7_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7.RAMINDEX="core%16384-16384%16-16%SPEED%0%7%TWO-PORT%ECC_EN-0";
// @47:60
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_A_DOUT_6[19:1], RDATA_int[6]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI6N9I_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[6]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_B_DOUT_6[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_SB_CORRECT_6),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6_DB_DETECT_6),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__6_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6.RAMINDEX="core%16384-16384%16-16%SPEED%0%6%TWO-PORT%ECC_EN-0";
// @47:36
  RAM1K20 COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_A_DOUT_6[19:1], RDATA_int[1]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE_i),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNI6N9I_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Unit_3_Output_Data[0]}),
	.B_DOUT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_B_DOUT_6[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_SB_CORRECT_6),
	.DB_DETECT(COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1_DB_DETECT_6),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1.RAMINDEX="core%16384-16384%16-16%SPEED%0%1%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5 */

module COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5 (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  Trigger_Unit_3_Output_Data,
  RDATA_int,
  Clock,
  fifo_MEMRE_i,
  full_r_RNI6N9I_Y
)
;
input [13:0] fifo_MEMRADDR ;
input [13:0] fifo_MEMWADDR ;
input [11:0] Trigger_Unit_3_Output_Data ;
output [11:0] RDATA_int ;
input Clock ;
input fifo_MEMRE_i ;
input full_r_RNI6N9I_Y ;
wire Clock ;
wire fifo_MEMRE_i ;
wire full_r_RNI6N9I_Y ;
wire N_4126 ;
wire N_4127 ;
wire GND ;
wire VCC ;
// @48:53
  COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5 L3_syncnonpipe (
	.RDATA_int(RDATA_int[11:0]),
	.Trigger_Unit_3_Output_Data({Trigger_Unit_3_Output_Data[11:3], N_4127, N_4126, Trigger_Unit_3_Output_Data[0]}),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.full_r_RNI6N9I_Y(full_r_RNI6N9I_Y),
	.fifo_MEMRE_i(fifo_MEMRE_i),
	.Clock(Clock)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5 */

module COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5 (
  Trigger_Unit_3_Output_Data,
  fwft_Q,
  state_reg_0,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  RE_i_1,
  RE_d1,
  Clock,
  dff_arst
)
;
input [11:0] Trigger_Unit_3_Output_Data ;
output [11:0] fwft_Q ;
input state_reg_0 ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input RE_i_1 ;
input RE_d1 ;
input Clock ;
input dff_arst ;
wire state_reg_0 ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire RE_i_1 ;
wire RE_d1 ;
wire Clock ;
wire dff_arst ;
wire [11:0] RDATA_r_Z;
wire [11:0] RDATA_int;
wire [11:0] int_MEMRD_fwft_1_Z;
wire [13:0] fifo_MEMRADDR;
wire [13:0] fifo_MEMWADDR;
wire REN_d1_Z ;
wire VCC ;
wire fifo_MEMRE_i ;
wire GND ;
wire re_set_Z ;
wire N_101_i_i ;
wire RDATA_r4 ;
wire N_1247 ;
wire N_1246 ;
wire N_1245 ;
wire N_1244 ;
wire N_1243 ;
wire N_1242 ;
wire N_1241 ;
wire N_1240 ;
wire N_1239 ;
wire N_1238 ;
wire N_1237 ;
wire N_1236 ;
wire fifo_valid ;
wire middle_valid ;
wire EMPTY1 ;
wire EMPTY ;
wire full_r_RNI6N9I_Y ;
wire N_4128 ;
wire N_4129 ;
// @49:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fifo_MEMRE_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(REN_d1_Z),
	.EN(N_101_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[10]  (
	.Q(RDATA_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[10]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[9]  (
	.Q(RDATA_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[9]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[8]  (
	.Q(RDATA_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[8]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[7]  (
	.Q(RDATA_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[7]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[6]  (
	.Q(RDATA_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[6]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[5]  (
	.Q(RDATA_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[5]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[4]  (
	.Q(RDATA_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[4]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[3]  (
	.Q(RDATA_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[3]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[2]  (
	.Q(RDATA_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[2]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[1]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[0]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1055
  SLE \RDATA_r[11]  (
	.Q(RDATA_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[11]),
	.EN(RDATA_r4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:1139
  CFG4 \int_MEMRD_fwft_1[0]  (
	.A(RDATA_r_Z[0]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[0]),
	.Y(int_MEMRD_fwft_1_Z[0])
);
defparam \int_MEMRD_fwft_1[0] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[1]  (
	.A(RDATA_r_Z[1]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[1]),
	.Y(int_MEMRD_fwft_1_Z[1])
);
defparam \int_MEMRD_fwft_1[1] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[3]  (
	.A(RDATA_r_Z[3]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[3]),
	.Y(int_MEMRD_fwft_1_Z[3])
);
defparam \int_MEMRD_fwft_1[3] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[11]  (
	.A(RDATA_r_Z[11]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[11]),
	.Y(int_MEMRD_fwft_1_Z[11])
);
defparam \int_MEMRD_fwft_1[11] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[10]  (
	.A(RDATA_r_Z[10]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[10]),
	.Y(int_MEMRD_fwft_1_Z[10])
);
defparam \int_MEMRD_fwft_1[10] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[9]  (
	.A(RDATA_r_Z[9]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[9]),
	.Y(int_MEMRD_fwft_1_Z[9])
);
defparam \int_MEMRD_fwft_1[9] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[8]  (
	.A(RDATA_r_Z[8]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[8]),
	.Y(int_MEMRD_fwft_1_Z[8])
);
defparam \int_MEMRD_fwft_1[8] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[7]  (
	.A(RDATA_r_Z[7]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[7]),
	.Y(int_MEMRD_fwft_1_Z[7])
);
defparam \int_MEMRD_fwft_1[7] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[6]  (
	.A(RDATA_r_Z[6]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[6]),
	.Y(int_MEMRD_fwft_1_Z[6])
);
defparam \int_MEMRD_fwft_1[6] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[5]  (
	.A(RDATA_r_Z[5]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[5]),
	.Y(int_MEMRD_fwft_1_Z[5])
);
defparam \int_MEMRD_fwft_1[5] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[4]  (
	.A(RDATA_r_Z[4]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[4]),
	.Y(int_MEMRD_fwft_1_Z[4])
);
defparam \int_MEMRD_fwft_1[4] .INIT=16'hFB08;
// @49:1139
  CFG4 \int_MEMRD_fwft_1[2]  (
	.A(RDATA_r_Z[2]),
	.B(re_set_Z),
	.C(RE_d1),
	.D(RDATA_int[2]),
	.Y(int_MEMRD_fwft_1_Z[2])
);
defparam \int_MEMRD_fwft_1[2] .INIT=16'hFB08;
// @49:1060
  CFG2 RDATA_r4_0_a2 (
	.A(fifo_MEMRE_i),
	.B(REN_d1_Z),
	.Y(RDATA_r4)
);
defparam RDATA_r4_0_a2.INIT=4'h4;
// @49:1040
  CFG2 re_set_RNO (
	.A(fifo_MEMRE_i),
	.B(REN_d1_Z),
	.Y(N_101_i_i)
);
defparam re_set_RNO.INIT=4'h6;
// @49:613
  COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_6 \genblk16.fifo_corefifo_sync_scntr  (
	.state_reg_0(state_reg_0),
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.RE_i_1(RE_i_1),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.fifo_valid(fifo_valid),
	.middle_valid(middle_valid),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.EMPTY1(EMPTY1),
	.EMPTY(EMPTY),
	.fifo_MEMRE_i(fifo_MEMRE_i),
	.full_r_RNI6N9I_Y(full_r_RNI6N9I_Y),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @49:984
  COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_6 \genblk17.u_corefifo_fwft  (
	.fwft_Q(fwft_Q[11:0]),
	.int_MEMRD_fwft_1(int_MEMRD_fwft_1_Z[11:0]),
	.RE_i_1(RE_i_1),
	.EMPTY1(EMPTY1),
	.fifo_MEMRE_i(fifo_MEMRE_i),
	.fifo_valid_1z(fifo_valid),
	.middle_valid_1z(middle_valid),
	.Clock(Clock),
	.dff_arst(dff_arst),
	.EMPTY(EMPTY)
);
// @49:1230
  COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5 \genblk22.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.Trigger_Unit_3_Output_Data({Trigger_Unit_3_Output_Data[11:3], N_4129, N_4128, Trigger_Unit_3_Output_Data[0]}),
	.RDATA_int(RDATA_int[11:0]),
	.Clock(Clock),
	.fifo_MEMRE_i(fifo_MEMRE_i),
	.full_r_RNI6N9I_Y(full_r_RNI6N9I_Y)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5 */

module COREFIFO_C4_5 (
  state_reg_0,
  fwft_Q,
  Trigger_Unit_3_Output_Data,
  dff_arst,
  Clock,
  RE_d1,
  RE_i_1,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  Trigger_Top_Part_0_ALL_FIFO_Enable
)
;
input state_reg_0 ;
output [11:0] fwft_Q ;
input [11:0] Trigger_Unit_3_Output_Data ;
input dff_arst ;
input Clock ;
input RE_d1 ;
input RE_i_1 ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire state_reg_0 ;
wire dff_arst ;
wire Clock ;
wire RE_d1 ;
wire RE_i_1 ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire N_4130 ;
wire N_4131 ;
wire GND ;
wire VCC ;
// @50:149
  COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5 COREFIFO_C4_0 (
	.Trigger_Unit_3_Output_Data({Trigger_Unit_3_Output_Data[11:3], N_4131, N_4130, Trigger_Unit_3_Output_Data[0]}),
	.fwft_Q(fwft_Q[11:0]),
	.state_reg_0(state_reg_0),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.RE_i_1(RE_i_1),
	.RE_d1(RE_d1),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C4_5 */

module work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4 (
  Trigger_Top_Part_0_TRG_Threshold,
  Test_Generator_0_Test_Data_7,
  Trigger_Unit_3_Output_Data,
  Input_Data_Part_0_TRG_Detect_Vector_0,
  Clock,
  dff_arst
)
;
input [11:0] Trigger_Top_Part_0_TRG_Threshold ;
input [11:0] Test_Generator_0_Test_Data_7 ;
output [11:0] Trigger_Unit_3_Output_Data ;
output Input_Data_Part_0_TRG_Detect_Vector_0 ;
input Clock ;
input dff_arst ;
wire Input_Data_Part_0_TRG_Detect_Vector_0 ;
wire Clock ;
wire dff_arst ;
wire [11:3] Input_Data_2_1_3;
wire [11:3] Input_Data_1_0_3;
wire [0:0] Input_Data_2_1_1;
wire [0:0] Input_Data_1_0_1;
wire un1_input_data ;
wire un1_input_data_i ;
wire VCC ;
wire GND ;
wire un1_input_data_cry_0 ;
wire un1_input_data_cry_0_S ;
wire un1_input_data_cry_0_Y ;
wire un1_input_data_cry_1 ;
wire un1_input_data_cry_1_S ;
wire un1_input_data_cry_1_Y ;
wire un1_input_data_cry_2 ;
wire un1_input_data_cry_2_S ;
wire un1_input_data_cry_2_Y ;
wire un1_input_data_cry_3 ;
wire un1_input_data_cry_3_S ;
wire un1_input_data_cry_3_Y ;
wire un1_input_data_cry_4 ;
wire un1_input_data_cry_4_S ;
wire un1_input_data_cry_4_Y ;
wire un1_input_data_cry_5 ;
wire un1_input_data_cry_5_S ;
wire un1_input_data_cry_5_Y ;
wire un1_input_data_cry_6 ;
wire un1_input_data_cry_6_S ;
wire un1_input_data_cry_6_Y ;
wire un1_input_data_cry_7 ;
wire un1_input_data_cry_7_S ;
wire un1_input_data_cry_7_Y ;
wire un1_input_data_cry_8 ;
wire un1_input_data_cry_8_S ;
wire un1_input_data_cry_8_Y ;
wire un1_input_data_cry_9 ;
wire un1_input_data_cry_9_S ;
wire un1_input_data_cry_9_Y ;
wire un1_input_data_cry_10 ;
wire un1_input_data_cry_10_S ;
wire un1_input_data_cry_10_Y ;
wire un1_input_data_cry_11_S ;
wire un1_input_data_cry_11_Y ;
wire N_42 ;
wire N_41 ;
  CFG1 TRG_Unit_Detect_RNO (
	.A(un1_input_data),
	.Y(un1_input_data_i)
);
defparam TRG_Unit_Detect_RNO.INIT=2'h1;
// @102:98
  SLE TRG_Unit_Detect (
	.Q(Input_Data_Part_0_TRG_Detect_Vector_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_input_data_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[4]  (
	.Q(Trigger_Unit_3_Output_Data[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[4]  (
	.Q(Input_Data_2_1_3[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[4]  (
	.Q(Input_Data_1_0_3[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_7[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[3]  (
	.Q(Trigger_Unit_3_Output_Data[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[3]  (
	.Q(Input_Data_2_1_3[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[3]  (
	.Q(Input_Data_1_0_3[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[0]  (
	.Q(Trigger_Unit_3_Output_Data[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[0]  (
	.Q(Input_Data_2_1_1[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[0]  (
	.Q(Input_Data_1_0_1[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[9]  (
	.Q(Trigger_Unit_3_Output_Data[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_3[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[9]  (
	.Q(Input_Data_2_1_3[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_3[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[9]  (
	.Q(Input_Data_1_0_3[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_7[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[8]  (
	.Q(Trigger_Unit_3_Output_Data[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_3[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[8]  (
	.Q(Input_Data_2_1_3[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_3[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[8]  (
	.Q(Input_Data_1_0_3[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_7[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[7]  (
	.Q(Trigger_Unit_3_Output_Data[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_3[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[7]  (
	.Q(Input_Data_2_1_3[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_3[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[7]  (
	.Q(Input_Data_1_0_3[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_7[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[6]  (
	.Q(Trigger_Unit_3_Output_Data[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_3[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[6]  (
	.Q(Input_Data_2_1_3[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_3[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[6]  (
	.Q(Input_Data_1_0_3[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_7[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[5]  (
	.Q(Trigger_Unit_3_Output_Data[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_3[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[5]  (
	.Q(Input_Data_2_1_3[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_3[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[5]  (
	.Q(Input_Data_1_0_3[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_7[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[11]  (
	.Q(Trigger_Unit_3_Output_Data[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_3[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[11]  (
	.Q(Input_Data_2_1_3[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_3[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[11]  (
	.Q(Input_Data_1_0_3[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_7[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[10]  (
	.Q(Trigger_Unit_3_Output_Data[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_3[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[10]  (
	.Q(Input_Data_2_1_3[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_3[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[10]  (
	.Q(Input_Data_1_0_3[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_7[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_0  (
	.FCO(un1_input_data_cry_0),
	.S(un1_input_data_cry_0_S),
	.Y(un1_input_data_cry_0_Y),
	.B(Test_Generator_0_Test_Data_7[0]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[0]),
	.FCI(GND)
);
defparam \Threshold_Comparator.un1_input_data_cry_0 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_1  (
	.FCO(un1_input_data_cry_1),
	.S(un1_input_data_cry_1_S),
	.Y(un1_input_data_cry_1_Y),
	.B(Test_Generator_0_Test_Data_7[0]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[1]),
	.FCI(un1_input_data_cry_0)
);
defparam \Threshold_Comparator.un1_input_data_cry_1 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_2  (
	.FCO(un1_input_data_cry_2),
	.S(un1_input_data_cry_2_S),
	.Y(un1_input_data_cry_2_Y),
	.B(Test_Generator_0_Test_Data_7[0]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[2]),
	.FCI(un1_input_data_cry_1)
);
defparam \Threshold_Comparator.un1_input_data_cry_2 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_3  (
	.FCO(un1_input_data_cry_3),
	.S(un1_input_data_cry_3_S),
	.Y(un1_input_data_cry_3_Y),
	.B(Test_Generator_0_Test_Data_7[3]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[3]),
	.FCI(un1_input_data_cry_2)
);
defparam \Threshold_Comparator.un1_input_data_cry_3 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_4  (
	.FCO(un1_input_data_cry_4),
	.S(un1_input_data_cry_4_S),
	.Y(un1_input_data_cry_4_Y),
	.B(Test_Generator_0_Test_Data_7[4]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[4]),
	.FCI(un1_input_data_cry_3)
);
defparam \Threshold_Comparator.un1_input_data_cry_4 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_5  (
	.FCO(un1_input_data_cry_5),
	.S(un1_input_data_cry_5_S),
	.Y(un1_input_data_cry_5_Y),
	.B(Test_Generator_0_Test_Data_7[5]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[5]),
	.FCI(un1_input_data_cry_4)
);
defparam \Threshold_Comparator.un1_input_data_cry_5 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_6  (
	.FCO(un1_input_data_cry_6),
	.S(un1_input_data_cry_6_S),
	.Y(un1_input_data_cry_6_Y),
	.B(Test_Generator_0_Test_Data_7[6]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[6]),
	.FCI(un1_input_data_cry_5)
);
defparam \Threshold_Comparator.un1_input_data_cry_6 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_7  (
	.FCO(un1_input_data_cry_7),
	.S(un1_input_data_cry_7_S),
	.Y(un1_input_data_cry_7_Y),
	.B(Test_Generator_0_Test_Data_7[7]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[7]),
	.FCI(un1_input_data_cry_6)
);
defparam \Threshold_Comparator.un1_input_data_cry_7 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_8  (
	.FCO(un1_input_data_cry_8),
	.S(un1_input_data_cry_8_S),
	.Y(un1_input_data_cry_8_Y),
	.B(Test_Generator_0_Test_Data_7[8]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[8]),
	.FCI(un1_input_data_cry_7)
);
defparam \Threshold_Comparator.un1_input_data_cry_8 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_9  (
	.FCO(un1_input_data_cry_9),
	.S(un1_input_data_cry_9_S),
	.Y(un1_input_data_cry_9_Y),
	.B(Test_Generator_0_Test_Data_7[9]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[9]),
	.FCI(un1_input_data_cry_8)
);
defparam \Threshold_Comparator.un1_input_data_cry_9 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_10  (
	.FCO(un1_input_data_cry_10),
	.S(un1_input_data_cry_10_S),
	.Y(un1_input_data_cry_10_Y),
	.B(Test_Generator_0_Test_Data_7[10]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[10]),
	.FCI(un1_input_data_cry_9)
);
defparam \Threshold_Comparator.un1_input_data_cry_10 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_11  (
	.FCO(un1_input_data),
	.S(un1_input_data_cry_11_S),
	.Y(un1_input_data_cry_11_Y),
	.B(Test_Generator_0_Test_Data_7[11]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[11]),
	.FCI(un1_input_data_cry_10)
);
defparam \Threshold_Comparator.un1_input_data_cry_11 .INIT=20'h5AA55;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4 */

module work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3 (
  Trigger_Top_Part_0_TRG_Threshold,
  Trigger_Unit_2_Output_Data,
  Test_Generator_0_Test_Data_6,
  Input_Data_Part_0_TRG_Detect_Vector_0,
  Clock,
  dff_arst
)
;
input [11:0] Trigger_Top_Part_0_TRG_Threshold ;
output [11:1] Trigger_Unit_2_Output_Data ;
input [11:1] Test_Generator_0_Test_Data_6 ;
output Input_Data_Part_0_TRG_Detect_Vector_0 ;
input Clock ;
input dff_arst ;
wire Input_Data_Part_0_TRG_Detect_Vector_0 ;
wire Clock ;
wire dff_arst ;
wire [1:1] Input_Data_2_1_0;
wire [1:1] Input_Data_1_0_0;
wire [11:3] Input_Data_2_1_4;
wire [11:3] Input_Data_1_0_4;
wire un1_input_data ;
wire un1_input_data_i ;
wire VCC ;
wire GND ;
wire un1_input_data_cry_0 ;
wire un1_input_data_cry_0_S_0 ;
wire un1_input_data_cry_0_Y_0 ;
wire un1_input_data_cry_1 ;
wire un1_input_data_cry_1_S_0 ;
wire un1_input_data_cry_1_Y_0 ;
wire un1_input_data_cry_2 ;
wire un1_input_data_cry_2_S_0 ;
wire un1_input_data_cry_2_Y_0 ;
wire un1_input_data_cry_3 ;
wire un1_input_data_cry_3_S_0 ;
wire un1_input_data_cry_3_Y_0 ;
wire un1_input_data_cry_4 ;
wire un1_input_data_cry_4_S_0 ;
wire un1_input_data_cry_4_Y_0 ;
wire un1_input_data_cry_5 ;
wire un1_input_data_cry_5_S_0 ;
wire un1_input_data_cry_5_Y_0 ;
wire un1_input_data_cry_6 ;
wire un1_input_data_cry_6_S_0 ;
wire un1_input_data_cry_6_Y_0 ;
wire un1_input_data_cry_7 ;
wire un1_input_data_cry_7_S_0 ;
wire un1_input_data_cry_7_Y_0 ;
wire un1_input_data_cry_8 ;
wire un1_input_data_cry_8_S_0 ;
wire un1_input_data_cry_8_Y_0 ;
wire un1_input_data_cry_9 ;
wire un1_input_data_cry_9_S_0 ;
wire un1_input_data_cry_9_Y_0 ;
wire un1_input_data_cry_10 ;
wire un1_input_data_cry_10_S_0 ;
wire un1_input_data_cry_10_Y_0 ;
wire un1_input_data_cry_11_S_0 ;
wire un1_input_data_cry_11_Y_0 ;
wire N_42 ;
wire N_41 ;
  CFG1 TRG_Unit_Detect_RNO (
	.A(un1_input_data),
	.Y(un1_input_data_i)
);
defparam TRG_Unit_Detect_RNO.INIT=2'h1;
// @102:78
  SLE \Input_Data_2_1[1]  (
	.Q(Input_Data_2_1_0[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[1]  (
	.Q(Input_Data_1_0_0[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:98
  SLE TRG_Unit_Detect (
	.Q(Input_Data_Part_0_TRG_Detect_Vector_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_input_data_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[6]  (
	.Q(Input_Data_2_1_4[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[6]  (
	.Q(Input_Data_1_0_4[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_6[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[5]  (
	.Q(Trigger_Unit_2_Output_Data[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[5]  (
	.Q(Input_Data_2_1_4[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[5]  (
	.Q(Input_Data_1_0_4[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_6[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[4]  (
	.Q(Trigger_Unit_2_Output_Data[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[4]  (
	.Q(Input_Data_2_1_4[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[4]  (
	.Q(Input_Data_1_0_4[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[3]  (
	.Q(Trigger_Unit_2_Output_Data[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[3]  (
	.Q(Input_Data_2_1_4[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[3]  (
	.Q(Input_Data_1_0_4[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[1]  (
	.Q(Trigger_Unit_2_Output_Data[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[11]  (
	.Q(Input_Data_2_1_4[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_4[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[11]  (
	.Q(Input_Data_1_0_4[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_6[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[10]  (
	.Q(Trigger_Unit_2_Output_Data[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[10]  (
	.Q(Input_Data_2_1_4[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[10]  (
	.Q(Input_Data_1_0_4[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_6[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[9]  (
	.Q(Trigger_Unit_2_Output_Data[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_4[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[9]  (
	.Q(Input_Data_2_1_4[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_4[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[9]  (
	.Q(Input_Data_1_0_4[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_6[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[8]  (
	.Q(Trigger_Unit_2_Output_Data[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_4[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[8]  (
	.Q(Input_Data_2_1_4[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_4[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[8]  (
	.Q(Input_Data_1_0_4[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_6[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[7]  (
	.Q(Trigger_Unit_2_Output_Data[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_4[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[7]  (
	.Q(Input_Data_2_1_4[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_4[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[7]  (
	.Q(Input_Data_1_0_4[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_6[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[6]  (
	.Q(Trigger_Unit_2_Output_Data[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[11]  (
	.Q(Trigger_Unit_2_Output_Data[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_4[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_0  (
	.FCO(un1_input_data_cry_0),
	.S(un1_input_data_cry_0_S_0),
	.Y(un1_input_data_cry_0_Y_0),
	.B(Trigger_Top_Part_0_TRG_Threshold[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \Threshold_Comparator.un1_input_data_cry_0 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_1  (
	.FCO(un1_input_data_cry_1),
	.S(un1_input_data_cry_1_S_0),
	.Y(un1_input_data_cry_1_Y_0),
	.B(Test_Generator_0_Test_Data_6[1]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[1]),
	.FCI(un1_input_data_cry_0)
);
defparam \Threshold_Comparator.un1_input_data_cry_1 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_2  (
	.FCO(un1_input_data_cry_2),
	.S(un1_input_data_cry_2_S_0),
	.Y(un1_input_data_cry_2_Y_0),
	.B(Test_Generator_0_Test_Data_6[1]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[2]),
	.FCI(un1_input_data_cry_1)
);
defparam \Threshold_Comparator.un1_input_data_cry_2 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_3  (
	.FCO(un1_input_data_cry_3),
	.S(un1_input_data_cry_3_S_0),
	.Y(un1_input_data_cry_3_Y_0),
	.B(Test_Generator_0_Test_Data_6[3]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[3]),
	.FCI(un1_input_data_cry_2)
);
defparam \Threshold_Comparator.un1_input_data_cry_3 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_4  (
	.FCO(un1_input_data_cry_4),
	.S(un1_input_data_cry_4_S_0),
	.Y(un1_input_data_cry_4_Y_0),
	.B(Test_Generator_0_Test_Data_6[4]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[4]),
	.FCI(un1_input_data_cry_3)
);
defparam \Threshold_Comparator.un1_input_data_cry_4 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_5  (
	.FCO(un1_input_data_cry_5),
	.S(un1_input_data_cry_5_S_0),
	.Y(un1_input_data_cry_5_Y_0),
	.B(Test_Generator_0_Test_Data_6[5]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[5]),
	.FCI(un1_input_data_cry_4)
);
defparam \Threshold_Comparator.un1_input_data_cry_5 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_6  (
	.FCO(un1_input_data_cry_6),
	.S(un1_input_data_cry_6_S_0),
	.Y(un1_input_data_cry_6_Y_0),
	.B(Test_Generator_0_Test_Data_6[6]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[6]),
	.FCI(un1_input_data_cry_5)
);
defparam \Threshold_Comparator.un1_input_data_cry_6 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_7  (
	.FCO(un1_input_data_cry_7),
	.S(un1_input_data_cry_7_S_0),
	.Y(un1_input_data_cry_7_Y_0),
	.B(Test_Generator_0_Test_Data_6[7]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[7]),
	.FCI(un1_input_data_cry_6)
);
defparam \Threshold_Comparator.un1_input_data_cry_7 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_8  (
	.FCO(un1_input_data_cry_8),
	.S(un1_input_data_cry_8_S_0),
	.Y(un1_input_data_cry_8_Y_0),
	.B(Test_Generator_0_Test_Data_6[8]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[8]),
	.FCI(un1_input_data_cry_7)
);
defparam \Threshold_Comparator.un1_input_data_cry_8 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_9  (
	.FCO(un1_input_data_cry_9),
	.S(un1_input_data_cry_9_S_0),
	.Y(un1_input_data_cry_9_Y_0),
	.B(Test_Generator_0_Test_Data_6[9]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[9]),
	.FCI(un1_input_data_cry_8)
);
defparam \Threshold_Comparator.un1_input_data_cry_9 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_10  (
	.FCO(un1_input_data_cry_10),
	.S(un1_input_data_cry_10_S_0),
	.Y(un1_input_data_cry_10_Y_0),
	.B(Test_Generator_0_Test_Data_6[10]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[10]),
	.FCI(un1_input_data_cry_9)
);
defparam \Threshold_Comparator.un1_input_data_cry_10 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_11  (
	.FCO(un1_input_data),
	.S(un1_input_data_cry_11_S_0),
	.Y(un1_input_data_cry_11_Y_0),
	.B(Test_Generator_0_Test_Data_6[11]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[11]),
	.FCI(un1_input_data_cry_10)
);
defparam \Threshold_Comparator.un1_input_data_cry_11 .INIT=20'h5AA55;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3 */

module work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2 (
  Trigger_Top_Part_0_TRG_Threshold,
  Trigger_Unit_1_Output_Data,
  Test_Generator_0_Test_Data_5,
  Input_Data_Part_0_TRG_Detect_Vector_0,
  Clock,
  dff_arst
)
;
input [11:0] Trigger_Top_Part_0_TRG_Threshold ;
output [11:0] Trigger_Unit_1_Output_Data ;
input [11:0] Test_Generator_0_Test_Data_5 ;
output Input_Data_Part_0_TRG_Detect_Vector_0 ;
input Clock ;
input dff_arst ;
wire Input_Data_Part_0_TRG_Detect_Vector_0 ;
wire Clock ;
wire dff_arst ;
wire [11:3] Input_Data_1_0_5;
wire [0:0] Input_Data_2_1_2;
wire [0:0] Input_Data_1_0_2;
wire [11:3] Input_Data_2_1_5;
wire un1_input_data ;
wire un1_input_data_i ;
wire VCC ;
wire GND ;
wire un1_input_data_cry_0 ;
wire un1_input_data_cry_0_S_1 ;
wire un1_input_data_cry_0_Y_1 ;
wire un1_input_data_cry_1 ;
wire un1_input_data_cry_1_S_1 ;
wire un1_input_data_cry_1_Y_1 ;
wire un1_input_data_cry_2 ;
wire un1_input_data_cry_2_S_1 ;
wire un1_input_data_cry_2_Y_1 ;
wire un1_input_data_cry_3 ;
wire un1_input_data_cry_3_S_1 ;
wire un1_input_data_cry_3_Y_1 ;
wire un1_input_data_cry_4 ;
wire un1_input_data_cry_4_S_1 ;
wire un1_input_data_cry_4_Y_1 ;
wire un1_input_data_cry_5 ;
wire un1_input_data_cry_5_S_1 ;
wire un1_input_data_cry_5_Y_1 ;
wire un1_input_data_cry_6 ;
wire un1_input_data_cry_6_S_1 ;
wire un1_input_data_cry_6_Y_1 ;
wire un1_input_data_cry_7 ;
wire un1_input_data_cry_7_S_1 ;
wire un1_input_data_cry_7_Y_1 ;
wire un1_input_data_cry_8 ;
wire un1_input_data_cry_8_S_1 ;
wire un1_input_data_cry_8_Y_1 ;
wire un1_input_data_cry_9 ;
wire un1_input_data_cry_9_S_1 ;
wire un1_input_data_cry_9_Y_1 ;
wire un1_input_data_cry_10 ;
wire un1_input_data_cry_10_S_1 ;
wire un1_input_data_cry_10_Y_1 ;
wire un1_input_data_cry_11_S_1 ;
wire un1_input_data_cry_11_Y_1 ;
wire N_42 ;
wire N_41 ;
  CFG1 TRG_Unit_Detect_RNO (
	.A(un1_input_data),
	.Y(un1_input_data_i)
);
defparam TRG_Unit_Detect_RNO.INIT=2'h1;
// @102:78
  SLE \Input_Data_1_0[3]  (
	.Q(Input_Data_1_0_5[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_5[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[0]  (
	.Q(Trigger_Unit_1_Output_Data[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[0]  (
	.Q(Input_Data_2_1_2[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[0]  (
	.Q(Input_Data_1_0_2[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_5[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:98
  SLE TRG_Unit_Detect (
	.Q(Input_Data_Part_0_TRG_Detect_Vector_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_input_data_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[8]  (
	.Q(Input_Data_1_0_5[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_5[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[7]  (
	.Q(Trigger_Unit_1_Output_Data[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_5[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[7]  (
	.Q(Input_Data_2_1_5[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_5[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[7]  (
	.Q(Input_Data_1_0_5[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_5[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[6]  (
	.Q(Trigger_Unit_1_Output_Data[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_5[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[6]  (
	.Q(Input_Data_2_1_5[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_5[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[6]  (
	.Q(Input_Data_1_0_5[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_5[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[5]  (
	.Q(Trigger_Unit_1_Output_Data[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_5[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[5]  (
	.Q(Input_Data_2_1_5[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_5[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[5]  (
	.Q(Input_Data_1_0_5[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_5[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[4]  (
	.Q(Trigger_Unit_1_Output_Data[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_5[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[4]  (
	.Q(Input_Data_2_1_5[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_5[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[4]  (
	.Q(Input_Data_1_0_5[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_5[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[3]  (
	.Q(Trigger_Unit_1_Output_Data[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_5[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[3]  (
	.Q(Input_Data_2_1_5[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_5[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[11]  (
	.Q(Trigger_Unit_1_Output_Data[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_5[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[11]  (
	.Q(Input_Data_2_1_5[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_5[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[11]  (
	.Q(Input_Data_1_0_5[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_5[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[10]  (
	.Q(Trigger_Unit_1_Output_Data[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_5[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[10]  (
	.Q(Input_Data_2_1_5[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_5[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[10]  (
	.Q(Input_Data_1_0_5[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_5[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[9]  (
	.Q(Trigger_Unit_1_Output_Data[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_5[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[9]  (
	.Q(Input_Data_2_1_5[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_5[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[9]  (
	.Q(Input_Data_1_0_5[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_5[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[8]  (
	.Q(Trigger_Unit_1_Output_Data[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_5[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[8]  (
	.Q(Input_Data_2_1_5[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_5[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_0  (
	.FCO(un1_input_data_cry_0),
	.S(un1_input_data_cry_0_S_1),
	.Y(un1_input_data_cry_0_Y_1),
	.B(Test_Generator_0_Test_Data_5[0]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[0]),
	.FCI(GND)
);
defparam \Threshold_Comparator.un1_input_data_cry_0 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_1  (
	.FCO(un1_input_data_cry_1),
	.S(un1_input_data_cry_1_S_1),
	.Y(un1_input_data_cry_1_Y_1),
	.B(Trigger_Top_Part_0_TRG_Threshold[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_input_data_cry_0)
);
defparam \Threshold_Comparator.un1_input_data_cry_1 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_2  (
	.FCO(un1_input_data_cry_2),
	.S(un1_input_data_cry_2_S_1),
	.Y(un1_input_data_cry_2_Y_1),
	.B(Test_Generator_0_Test_Data_5[0]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[2]),
	.FCI(un1_input_data_cry_1)
);
defparam \Threshold_Comparator.un1_input_data_cry_2 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_3  (
	.FCO(un1_input_data_cry_3),
	.S(un1_input_data_cry_3_S_1),
	.Y(un1_input_data_cry_3_Y_1),
	.B(Test_Generator_0_Test_Data_5[3]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[3]),
	.FCI(un1_input_data_cry_2)
);
defparam \Threshold_Comparator.un1_input_data_cry_3 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_4  (
	.FCO(un1_input_data_cry_4),
	.S(un1_input_data_cry_4_S_1),
	.Y(un1_input_data_cry_4_Y_1),
	.B(Test_Generator_0_Test_Data_5[4]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[4]),
	.FCI(un1_input_data_cry_3)
);
defparam \Threshold_Comparator.un1_input_data_cry_4 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_5  (
	.FCO(un1_input_data_cry_5),
	.S(un1_input_data_cry_5_S_1),
	.Y(un1_input_data_cry_5_Y_1),
	.B(Test_Generator_0_Test_Data_5[5]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[5]),
	.FCI(un1_input_data_cry_4)
);
defparam \Threshold_Comparator.un1_input_data_cry_5 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_6  (
	.FCO(un1_input_data_cry_6),
	.S(un1_input_data_cry_6_S_1),
	.Y(un1_input_data_cry_6_Y_1),
	.B(Test_Generator_0_Test_Data_5[6]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[6]),
	.FCI(un1_input_data_cry_5)
);
defparam \Threshold_Comparator.un1_input_data_cry_6 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_7  (
	.FCO(un1_input_data_cry_7),
	.S(un1_input_data_cry_7_S_1),
	.Y(un1_input_data_cry_7_Y_1),
	.B(Test_Generator_0_Test_Data_5[7]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[7]),
	.FCI(un1_input_data_cry_6)
);
defparam \Threshold_Comparator.un1_input_data_cry_7 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_8  (
	.FCO(un1_input_data_cry_8),
	.S(un1_input_data_cry_8_S_1),
	.Y(un1_input_data_cry_8_Y_1),
	.B(Test_Generator_0_Test_Data_5[8]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[8]),
	.FCI(un1_input_data_cry_7)
);
defparam \Threshold_Comparator.un1_input_data_cry_8 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_9  (
	.FCO(un1_input_data_cry_9),
	.S(un1_input_data_cry_9_S_1),
	.Y(un1_input_data_cry_9_Y_1),
	.B(Test_Generator_0_Test_Data_5[9]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[9]),
	.FCI(un1_input_data_cry_8)
);
defparam \Threshold_Comparator.un1_input_data_cry_9 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_10  (
	.FCO(un1_input_data_cry_10),
	.S(un1_input_data_cry_10_S_1),
	.Y(un1_input_data_cry_10_Y_1),
	.B(Test_Generator_0_Test_Data_5[10]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[10]),
	.FCI(un1_input_data_cry_9)
);
defparam \Threshold_Comparator.un1_input_data_cry_10 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_11  (
	.FCO(un1_input_data),
	.S(un1_input_data_cry_11_S_1),
	.Y(un1_input_data_cry_11_Y_1),
	.B(Test_Generator_0_Test_Data_5[11]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[11]),
	.FCI(un1_input_data_cry_10)
);
defparam \Threshold_Comparator.un1_input_data_cry_11 .INIT=20'h5AA55;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2 */

module work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1 (
  Trigger_Top_Part_0_TRG_Threshold,
  Test_Generator_0_Test_Data_4,
  Trigger_Unit_0_Output_Data,
  Input_Data_Part_0_TRG_Detect_Vector_0,
  Clock,
  dff_arst
)
;
input [11:0] Trigger_Top_Part_0_TRG_Threshold ;
input [11:2] Test_Generator_0_Test_Data_4 ;
output [11:2] Trigger_Unit_0_Output_Data ;
output Input_Data_Part_0_TRG_Detect_Vector_0 ;
input Clock ;
input dff_arst ;
wire Input_Data_Part_0_TRG_Detect_Vector_0 ;
wire Clock ;
wire dff_arst ;
wire [11:3] Input_Data_2_1_6;
wire [11:3] Input_Data_1_0_6;
wire [2:2] Input_Data_2_1_Z;
wire [2:2] Input_Data_1_0_Z;
wire un1_input_data ;
wire un1_input_data_i ;
wire VCC ;
wire GND ;
wire un1_input_data_cry_0 ;
wire un1_input_data_cry_0_S_2 ;
wire un1_input_data_cry_0_Y_2 ;
wire un1_input_data_cry_1 ;
wire un1_input_data_cry_1_S_2 ;
wire un1_input_data_cry_1_Y_2 ;
wire un1_input_data_cry_2 ;
wire un1_input_data_cry_2_S_2 ;
wire un1_input_data_cry_2_Y_2 ;
wire un1_input_data_cry_3 ;
wire un1_input_data_cry_3_S_2 ;
wire un1_input_data_cry_3_Y_2 ;
wire un1_input_data_cry_4 ;
wire un1_input_data_cry_4_S_2 ;
wire un1_input_data_cry_4_Y_2 ;
wire un1_input_data_cry_5 ;
wire un1_input_data_cry_5_S_2 ;
wire un1_input_data_cry_5_Y_2 ;
wire un1_input_data_cry_6 ;
wire un1_input_data_cry_6_S_2 ;
wire un1_input_data_cry_6_Y_2 ;
wire un1_input_data_cry_7 ;
wire un1_input_data_cry_7_S_2 ;
wire un1_input_data_cry_7_Y_2 ;
wire un1_input_data_cry_8 ;
wire un1_input_data_cry_8_S_2 ;
wire un1_input_data_cry_8_Y_2 ;
wire un1_input_data_cry_9 ;
wire un1_input_data_cry_9_S_2 ;
wire un1_input_data_cry_9_Y_2 ;
wire un1_input_data_cry_10 ;
wire un1_input_data_cry_10_S_2 ;
wire un1_input_data_cry_10_Y_2 ;
wire un1_input_data_cry_11_S_2 ;
wire un1_input_data_cry_11_Y_2 ;
wire N_42 ;
wire N_41 ;
  CFG1 TRG_Unit_Detect_RNO (
	.A(un1_input_data),
	.Y(un1_input_data_i)
);
defparam TRG_Unit_Detect_RNO.INIT=2'h1;
// @102:98
  SLE TRG_Unit_Detect (
	.Q(Input_Data_Part_0_TRG_Detect_Vector_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_input_data_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[4]  (
	.Q(Trigger_Unit_0_Output_Data[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[4]  (
	.Q(Input_Data_2_1_6[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[4]  (
	.Q(Input_Data_1_0_6[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[3]  (
	.Q(Trigger_Unit_0_Output_Data[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[3]  (
	.Q(Input_Data_2_1_6[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[3]  (
	.Q(Input_Data_1_0_6[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[2]  (
	.Q(Trigger_Unit_0_Output_Data[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[2]  (
	.Q(Input_Data_2_1_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[2]  (
	.Q(Input_Data_1_0_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[9]  (
	.Q(Trigger_Unit_0_Output_Data[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_6[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[9]  (
	.Q(Input_Data_2_1_6[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_6[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[9]  (
	.Q(Input_Data_1_0_6[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_4[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[8]  (
	.Q(Trigger_Unit_0_Output_Data[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_6[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[8]  (
	.Q(Input_Data_2_1_6[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_6[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[8]  (
	.Q(Input_Data_1_0_6[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_4[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[7]  (
	.Q(Trigger_Unit_0_Output_Data[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_6[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[7]  (
	.Q(Input_Data_2_1_6[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_6[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[7]  (
	.Q(Input_Data_1_0_6[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_4[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[6]  (
	.Q(Trigger_Unit_0_Output_Data[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_6[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[6]  (
	.Q(Input_Data_2_1_6[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_6[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[6]  (
	.Q(Input_Data_1_0_6[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[5]  (
	.Q(Trigger_Unit_0_Output_Data[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_6[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[5]  (
	.Q(Input_Data_2_1_6[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_6[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[5]  (
	.Q(Input_Data_1_0_6[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[11]  (
	.Q(Trigger_Unit_0_Output_Data[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_6[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[11]  (
	.Q(Input_Data_2_1_6[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_6[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[11]  (
	.Q(Input_Data_1_0_6[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_4[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Output_Sample_Part_2[10]  (
	.Q(Trigger_Unit_0_Output_Data[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_2_1_6[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_2_1[10]  (
	.Q(Input_Data_2_1_6[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_1_0_6[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:78
  SLE \Input_Data_1_0[10]  (
	.Q(Input_Data_1_0_6[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Generator_0_Test_Data_4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_0  (
	.FCO(un1_input_data_cry_0),
	.S(un1_input_data_cry_0_S_2),
	.Y(un1_input_data_cry_0_Y_2),
	.B(Trigger_Top_Part_0_TRG_Threshold[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \Threshold_Comparator.un1_input_data_cry_0 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_1  (
	.FCO(un1_input_data_cry_1),
	.S(un1_input_data_cry_1_S_2),
	.Y(un1_input_data_cry_1_Y_2),
	.B(Trigger_Top_Part_0_TRG_Threshold[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_input_data_cry_0)
);
defparam \Threshold_Comparator.un1_input_data_cry_1 .INIT=20'h65500;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_2  (
	.FCO(un1_input_data_cry_2),
	.S(un1_input_data_cry_2_S_2),
	.Y(un1_input_data_cry_2_Y_2),
	.B(Test_Generator_0_Test_Data_4[2]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[2]),
	.FCI(un1_input_data_cry_1)
);
defparam \Threshold_Comparator.un1_input_data_cry_2 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_3  (
	.FCO(un1_input_data_cry_3),
	.S(un1_input_data_cry_3_S_2),
	.Y(un1_input_data_cry_3_Y_2),
	.B(Test_Generator_0_Test_Data_4[3]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[3]),
	.FCI(un1_input_data_cry_2)
);
defparam \Threshold_Comparator.un1_input_data_cry_3 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_4  (
	.FCO(un1_input_data_cry_4),
	.S(un1_input_data_cry_4_S_2),
	.Y(un1_input_data_cry_4_Y_2),
	.B(Test_Generator_0_Test_Data_4[4]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[4]),
	.FCI(un1_input_data_cry_3)
);
defparam \Threshold_Comparator.un1_input_data_cry_4 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_5  (
	.FCO(un1_input_data_cry_5),
	.S(un1_input_data_cry_5_S_2),
	.Y(un1_input_data_cry_5_Y_2),
	.B(Test_Generator_0_Test_Data_4[5]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[5]),
	.FCI(un1_input_data_cry_4)
);
defparam \Threshold_Comparator.un1_input_data_cry_5 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_6  (
	.FCO(un1_input_data_cry_6),
	.S(un1_input_data_cry_6_S_2),
	.Y(un1_input_data_cry_6_Y_2),
	.B(Test_Generator_0_Test_Data_4[6]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[6]),
	.FCI(un1_input_data_cry_5)
);
defparam \Threshold_Comparator.un1_input_data_cry_6 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_7  (
	.FCO(un1_input_data_cry_7),
	.S(un1_input_data_cry_7_S_2),
	.Y(un1_input_data_cry_7_Y_2),
	.B(Test_Generator_0_Test_Data_4[7]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[7]),
	.FCI(un1_input_data_cry_6)
);
defparam \Threshold_Comparator.un1_input_data_cry_7 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_8  (
	.FCO(un1_input_data_cry_8),
	.S(un1_input_data_cry_8_S_2),
	.Y(un1_input_data_cry_8_Y_2),
	.B(Test_Generator_0_Test_Data_4[8]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[8]),
	.FCI(un1_input_data_cry_7)
);
defparam \Threshold_Comparator.un1_input_data_cry_8 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_9  (
	.FCO(un1_input_data_cry_9),
	.S(un1_input_data_cry_9_S_2),
	.Y(un1_input_data_cry_9_Y_2),
	.B(Test_Generator_0_Test_Data_4[9]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[9]),
	.FCI(un1_input_data_cry_8)
);
defparam \Threshold_Comparator.un1_input_data_cry_9 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_10  (
	.FCO(un1_input_data_cry_10),
	.S(un1_input_data_cry_10_S_2),
	.Y(un1_input_data_cry_10_Y_2),
	.B(Test_Generator_0_Test_Data_4[10]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[10]),
	.FCI(un1_input_data_cry_9)
);
defparam \Threshold_Comparator.un1_input_data_cry_10 .INIT=20'h5AA55;
// @102:104
  ARI1 \Threshold_Comparator.un1_input_data_cry_11  (
	.FCO(un1_input_data),
	.S(un1_input_data_cry_11_S_2),
	.Y(un1_input_data_cry_11_Y_2),
	.B(Test_Generator_0_Test_Data_4[11]),
	.C(GND),
	.D(GND),
	.A(Trigger_Top_Part_0_TRG_Threshold[11]),
	.FCI(un1_input_data_cry_10)
);
defparam \Threshold_Comparator.un1_input_data_cry_11 .INIT=20'h5AA55;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1 */

module Input_Data_Part_0 (
  Input_Data_Part_0_TRG_Detect_Vector,
  Test_Generator_0_Test_Data_4,
  Test_Generator_0_Test_Data_5,
  Test_Generator_0_Test_Data_6,
  Test_Generator_0_Test_Data_7,
  Trigger_Top_Part_0_TRG_Threshold,
  fwft_Q_2,
  fwft_Q_1,
  fwft_Q_0,
  fwft_Q,
  state_reg_0,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  RE_i_1,
  Clock,
  dff_arst
)
;
output [7:4] Input_Data_Part_0_TRG_Detect_Vector ;
input [11:2] Test_Generator_0_Test_Data_4 ;
input [11:0] Test_Generator_0_Test_Data_5 ;
input [11:1] Test_Generator_0_Test_Data_6 ;
input [11:0] Test_Generator_0_Test_Data_7 ;
input [11:0] Trigger_Top_Part_0_TRG_Threshold ;
output [11:0] fwft_Q_2 ;
output [11:0] fwft_Q_1 ;
output [11:0] fwft_Q_0 ;
output [11:0] fwft_Q ;
input state_reg_0 ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
input FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input RE_i_1 ;
input Clock ;
input dff_arst ;
wire state_reg_0 ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire RE_i_1 ;
wire Clock ;
wire dff_arst ;
wire [11:2] Trigger_Unit_0_Output_Data;
wire [11:0] Trigger_Unit_1_Output_Data;
wire [11:1] Trigger_Unit_2_Output_Data;
wire [11:0] Trigger_Unit_3_Output_Data;
wire RE_d1 ;
wire N_4120 ;
wire N_4121 ;
wire N_4125 ;
wire N_4132 ;
wire N_4133 ;
wire N_4134 ;
wire N_4135 ;
wire N_4136 ;
wire N_4137 ;
wire N_4138 ;
wire N_4139 ;
wire N_4140 ;
wire N_4141 ;
wire N_4142 ;
wire N_4143 ;
wire GND ;
wire VCC ;
// @51:113
  COREFIFO_C4_2 COREFIFO_C4_0 (
	.state_reg_0(state_reg_0),
	.fwft_Q(fwft_Q[11:0]),
	.Trigger_Unit_0_Output_Data(Trigger_Unit_0_Output_Data[11:2]),
	.RE_d1(RE_d1),
	.dff_arst(dff_arst),
	.Clock(Clock),
	.RE_i_1(RE_i_1),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable)
);
// @51:128
  COREFIFO_C4_3 COREFIFO_C4_0_0 (
	.state_reg_0(state_reg_0),
	.fwft_Q(fwft_Q_0[11:0]),
	.Trigger_Unit_1_Output_Data({Trigger_Unit_1_Output_Data[11:3], N_4121, N_4120, Trigger_Unit_1_Output_Data[0]}),
	.dff_arst(dff_arst),
	.Clock(Clock),
	.RE_d1(RE_d1),
	.RE_i_1(RE_i_1),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable)
);
// @51:143
  COREFIFO_C4_4 COREFIFO_C4_0_1 (
	.state_reg_0(state_reg_0),
	.fwft_Q(fwft_Q_1[11:0]),
	.Trigger_Unit_2_Output_Data({Trigger_Unit_2_Output_Data[11:3], N_4125, Trigger_Unit_2_Output_Data[1]}),
	.dff_arst(dff_arst),
	.Clock(Clock),
	.RE_d1(RE_d1),
	.RE_i_1(RE_i_1),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable)
);
// @51:158
  COREFIFO_C4_5 COREFIFO_C4_0_2 (
	.state_reg_0(state_reg_0),
	.fwft_Q(fwft_Q_2[11:0]),
	.Trigger_Unit_3_Output_Data({Trigger_Unit_3_Output_Data[11:3], N_4133, N_4132, Trigger_Unit_3_Output_Data[0]}),
	.dff_arst(dff_arst),
	.Clock(Clock),
	.RE_d1(RE_d1),
	.RE_i_1(RE_i_1),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable)
);
// @51:240
  work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4 Trigger_Unit_3 (
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.Test_Generator_0_Test_Data_7({Test_Generator_0_Test_Data_7[11:3], N_4135, N_4134, Test_Generator_0_Test_Data_7[0]}),
	.Trigger_Unit_3_Output_Data({Trigger_Unit_3_Output_Data[11:3], N_4137, N_4136, Trigger_Unit_3_Output_Data[0]}),
	.Input_Data_Part_0_TRG_Detect_Vector_0(Input_Data_Part_0_TRG_Detect_Vector[7]),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @51:219
  work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3 Trigger_Unit_2 (
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.Trigger_Unit_2_Output_Data({Trigger_Unit_2_Output_Data[11:3], N_4138, Trigger_Unit_2_Output_Data[1]}),
	.Test_Generator_0_Test_Data_6({Test_Generator_0_Test_Data_6[11:3], N_4139, Test_Generator_0_Test_Data_6[1]}),
	.Input_Data_Part_0_TRG_Detect_Vector_0(Input_Data_Part_0_TRG_Detect_Vector[6]),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @51:198
  work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2 Trigger_Unit_1 (
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.Trigger_Unit_1_Output_Data({Trigger_Unit_1_Output_Data[11:3], N_4141, N_4140, Trigger_Unit_1_Output_Data[0]}),
	.Test_Generator_0_Test_Data_5({Test_Generator_0_Test_Data_5[11:3], N_4143, N_4142, Test_Generator_0_Test_Data_5[0]}),
	.Input_Data_Part_0_TRG_Detect_Vector_0(Input_Data_Part_0_TRG_Detect_Vector[5]),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @51:177
  work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1 Trigger_Unit_0 (
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.Test_Generator_0_Test_Data_4(Test_Generator_0_Test_Data_4[11:2]),
	.Trigger_Unit_0_Output_Data(Trigger_Unit_0_Output_Data[11:2]),
	.Input_Data_Part_0_TRG_Detect_Vector_0(Input_Data_Part_0_TRG_Detect_Vector[4]),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Input_Data_Part_0 */

module PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM (
  PF_DPSRAM_C5_0_B_DOUT,
  FIFOs_Reader_0_Sample_RAM_W_Data,
  Communication_Builder_0_Sample_RAM_R_Address,
  Output_vector_net_0_0,
  FIFOs_Reader_0_Sample_RAM_W_Address,
  N_122_i,
  Clock
)
;
output [59:0] PF_DPSRAM_C5_0_B_DOUT ;
input [59:0] FIFOs_Reader_0_Sample_RAM_W_Data ;
input [15:0] Communication_Builder_0_Sample_RAM_R_Address ;
input Output_vector_net_0_0 ;
input [15:0] FIFOs_Reader_0_Sample_RAM_W_Address ;
input N_122_i ;
input Clock ;
wire Output_vector_net_0_0 ;
wire N_122_i ;
wire Clock ;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_B_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_A_DOUT;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_B_DOUT;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire GND ;
wire Z_A_DOUT_TEMPR3_22_ ;
wire VCC ;
wire Z_B_DOUT_TEMPR3_22_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_DB_DETECT ;
wire Z_ACCESS_BUSY_3__22_ ;
wire Z_A_DOUT_TEMPR3_2_ ;
wire Z_B_DOUT_TEMPR3_2_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_DB_DETECT ;
wire Z_ACCESS_BUSY_3__2_ ;
wire Z_A_DOUT_TEMPR3_57_ ;
wire Z_B_DOUT_TEMPR3_57_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_DB_DETECT ;
wire Z_ACCESS_BUSY_3__57_ ;
wire Z_BLKX1_0_ ;
wire Z_A_DOUT_TEMPR1_22_ ;
wire Z_BLKY1_0_ ;
wire Z_B_DOUT_TEMPR1_22_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_DB_DETECT ;
wire Z_ACCESS_BUSY_1__22_ ;
wire Z_A_DOUT_TEMPR1_2_ ;
wire Z_B_DOUT_TEMPR1_2_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_DB_DETECT ;
wire Z_ACCESS_BUSY_1__2_ ;
wire Z_A_DOUT_TEMPR3_42_ ;
wire Z_B_DOUT_TEMPR3_42_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_DB_DETECT ;
wire Z_ACCESS_BUSY_3__42_ ;
wire Z_A_DOUT_TEMPR3_4_ ;
wire Z_B_DOUT_TEMPR3_4_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_DB_DETECT ;
wire Z_ACCESS_BUSY_3__4_ ;
wire Z_A_DOUT_TEMPR1_0_ ;
wire Z_B_DOUT_TEMPR1_0_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_DB_DETECT ;
wire Z_ACCESS_BUSY_1__0_ ;
wire Z_A_DOUT_TEMPR3_26_ ;
wire Z_B_DOUT_TEMPR3_26_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_DB_DETECT ;
wire Z_ACCESS_BUSY_3__26_ ;
wire Z_A_DOUT_TEMPR3_18_ ;
wire Z_B_DOUT_TEMPR3_18_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_DB_DETECT ;
wire Z_ACCESS_BUSY_3__18_ ;
wire Z_BLKX0_0_ ;
wire Z_A_DOUT_TEMPR0_23_ ;
wire Z_BLKY0_0_ ;
wire Z_B_DOUT_TEMPR0_23_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_DB_DETECT ;
wire Z_ACCESS_BUSY_0__23_ ;
wire Z_A_DOUT_TEMPR3_25_ ;
wire Z_B_DOUT_TEMPR3_25_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_DB_DETECT ;
wire Z_ACCESS_BUSY_3__25_ ;
wire Z_A_DOUT_TEMPR3_10_ ;
wire Z_B_DOUT_TEMPR3_10_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_DB_DETECT ;
wire Z_ACCESS_BUSY_3__10_ ;
wire Z_A_DOUT_TEMPR1_26_ ;
wire Z_B_DOUT_TEMPR1_26_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_DB_DETECT ;
wire Z_ACCESS_BUSY_1__26_ ;
wire Z_A_DOUT_TEMPR1_25_ ;
wire Z_B_DOUT_TEMPR1_25_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_DB_DETECT ;
wire Z_ACCESS_BUSY_1__25_ ;
wire Z_A_DOUT_TEMPR2_59_ ;
wire Z_B_DOUT_TEMPR2_59_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_DB_DETECT ;
wire Z_ACCESS_BUSY_2__59_ ;
wire Z_A_DOUT_TEMPR0_37_ ;
wire Z_B_DOUT_TEMPR0_37_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_DB_DETECT ;
wire Z_ACCESS_BUSY_0__37_ ;
wire Z_A_DOUT_TEMPR2_17_ ;
wire Z_B_DOUT_TEMPR2_17_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_DB_DETECT ;
wire Z_ACCESS_BUSY_2__17_ ;
wire Z_B_DOUT_TEMPR0_48_ ;
wire Z_B_DOUT_TEMPR1_48_ ;
wire Z_B_DOUT_TEMPR2_48_ ;
wire Z_B_DOUT_TEMPR3_48_ ;
wire Z_A_DOUT_TEMPR3_7_ ;
wire Z_B_DOUT_TEMPR3_7_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_DB_DETECT ;
wire Z_ACCESS_BUSY_3__7_ ;
wire Z_A_DOUT_TEMPR3_21_ ;
wire Z_B_DOUT_TEMPR3_21_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_DB_DETECT ;
wire Z_ACCESS_BUSY_3__21_ ;
wire Z_A_DOUT_TEMPR1_59_ ;
wire Z_B_DOUT_TEMPR1_59_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_DB_DETECT ;
wire Z_ACCESS_BUSY_1__59_ ;
wire Z_B_DOUT_TEMPR0_49_ ;
wire Z_B_DOUT_TEMPR1_49_ ;
wire Z_B_DOUT_TEMPR2_49_ ;
wire Z_B_DOUT_TEMPR3_49_ ;
wire Z_A_DOUT_TEMPR1_21_ ;
wire Z_B_DOUT_TEMPR1_21_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_DB_DETECT ;
wire Z_ACCESS_BUSY_1__21_ ;
wire Z_B_DOUT_TEMPR0_57_ ;
wire Z_B_DOUT_TEMPR1_57_ ;
wire Z_B_DOUT_TEMPR2_57_ ;
wire Z_A_DOUT_TEMPR3_41_ ;
wire Z_B_DOUT_TEMPR3_41_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_DB_DETECT ;
wire Z_ACCESS_BUSY_3__41_ ;
wire Z_A_DOUT_TEMPR1_8_ ;
wire Z_B_DOUT_TEMPR1_8_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_DB_DETECT ;
wire Z_ACCESS_BUSY_1__8_ ;
wire Z_A_DOUT_TEMPR1_1_ ;
wire Z_B_DOUT_TEMPR1_1_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_DB_DETECT ;
wire Z_ACCESS_BUSY_1__1_ ;
wire Z_A_DOUT_TEMPR2_33_ ;
wire Z_B_DOUT_TEMPR2_33_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_DB_DETECT ;
wire Z_ACCESS_BUSY_2__33_ ;
wire Z_A_DOUT_TEMPR0_22_ ;
wire Z_B_DOUT_TEMPR0_22_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_DB_DETECT ;
wire Z_ACCESS_BUSY_0__22_ ;
wire Z_A_DOUT_TEMPR0_2_ ;
wire Z_B_DOUT_TEMPR0_2_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_DB_DETECT ;
wire Z_ACCESS_BUSY_0__2_ ;
wire Z_B_DOUT_TEMPR0_58_ ;
wire Z_B_DOUT_TEMPR1_58_ ;
wire Z_B_DOUT_TEMPR2_58_ ;
wire Z_B_DOUT_TEMPR3_58_ ;
wire Z_A_DOUT_TEMPR1_33_ ;
wire Z_B_DOUT_TEMPR1_33_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_DB_DETECT ;
wire Z_ACCESS_BUSY_1__33_ ;
wire Z_A_DOUT_TEMPR3_37_ ;
wire Z_B_DOUT_TEMPR3_37_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_DB_DETECT ;
wire Z_ACCESS_BUSY_3__37_ ;
wire Z_A_DOUT_TEMPR1_16_ ;
wire Z_B_DOUT_TEMPR1_16_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_DB_DETECT ;
wire Z_ACCESS_BUSY_1__16_ ;
wire Z_B_DOUT_TEMPR0_59_ ;
wire Z_B_DOUT_TEMPR3_59_ ;
wire Z_A_DOUT_TEMPR0_59_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_DB_DETECT ;
wire Z_ACCESS_BUSY_0__59_ ;
wire Z_A_DOUT_TEMPR0_43_ ;
wire Z_B_DOUT_TEMPR0_43_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_DB_DETECT ;
wire Z_ACCESS_BUSY_0__43_ ;
wire Z_A_DOUT_TEMPR0_26_ ;
wire Z_B_DOUT_TEMPR0_26_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_DB_DETECT ;
wire Z_ACCESS_BUSY_0__26_ ;
wire Z_B_DOUT_TEMPR0_7_ ;
wire Z_B_DOUT_TEMPR1_7_ ;
wire Z_B_DOUT_TEMPR2_7_ ;
wire Z_A_DOUT_TEMPR0_25_ ;
wire Z_B_DOUT_TEMPR0_25_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_DB_DETECT ;
wire Z_ACCESS_BUSY_0__25_ ;
wire Z_A_DOUT_TEMPR3_58_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_DB_DETECT ;
wire Z_ACCESS_BUSY_3__58_ ;
wire Z_A_DOUT_TEMPR3_50_ ;
wire Z_B_DOUT_TEMPR3_50_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_DB_DETECT ;
wire Z_ACCESS_BUSY_3__50_ ;
wire Z_A_DOUT_TEMPR3_6_ ;
wire Z_B_DOUT_TEMPR3_6_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_DB_DETECT ;
wire Z_ACCESS_BUSY_3__6_ ;
wire Z_B_DOUT_TEMPR0_11_ ;
wire Z_B_DOUT_TEMPR1_11_ ;
wire Z_B_DOUT_TEMPR2_11_ ;
wire Z_B_DOUT_TEMPR3_11_ ;
wire Z_A_DOUT_TEMPR1_11_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_DB_DETECT ;
wire Z_ACCESS_BUSY_1__11_ ;
wire Z_A_DOUT_TEMPR2_32_ ;
wire Z_B_DOUT_TEMPR2_32_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_DB_DETECT ;
wire Z_ACCESS_BUSY_2__32_ ;
wire Z_A_DOUT_TEMPR2_54_ ;
wire Z_B_DOUT_TEMPR2_54_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_DB_DETECT ;
wire Z_ACCESS_BUSY_2__54_ ;
wire Z_A_DOUT_TEMPR2_3_ ;
wire Z_B_DOUT_TEMPR2_3_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_DB_DETECT ;
wire Z_ACCESS_BUSY_2__3_ ;
wire Z_A_DOUT_TEMPR0_21_ ;
wire Z_B_DOUT_TEMPR0_21_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_DB_DETECT ;
wire Z_ACCESS_BUSY_0__21_ ;
wire Z_A_DOUT_TEMPR1_32_ ;
wire Z_B_DOUT_TEMPR1_32_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_DB_DETECT ;
wire Z_ACCESS_BUSY_1__32_ ;
wire Z_A_DOUT_TEMPR1_3_ ;
wire Z_B_DOUT_TEMPR1_3_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_DB_DETECT ;
wire Z_ACCESS_BUSY_1__3_ ;
wire Z_A_DOUT_TEMPR1_54_ ;
wire Z_B_DOUT_TEMPR1_54_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_DB_DETECT ;
wire Z_ACCESS_BUSY_1__54_ ;
wire Z_A_DOUT_TEMPR2_36_ ;
wire Z_B_DOUT_TEMPR2_36_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_DB_DETECT ;
wire Z_ACCESS_BUSY_2__36_ ;
wire Z_A_DOUT_TEMPR0_42_ ;
wire Z_B_DOUT_TEMPR0_42_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_DB_DETECT ;
wire Z_ACCESS_BUSY_0__42_ ;
wire Z_A_DOUT_TEMPR0_38_ ;
wire Z_B_DOUT_TEMPR0_38_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_DB_DETECT ;
wire Z_ACCESS_BUSY_0__38_ ;
wire Z_A_DOUT_TEMPR2_18_ ;
wire Z_B_DOUT_TEMPR2_18_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_DB_DETECT ;
wire Z_ACCESS_BUSY_2__18_ ;
wire Z_A_DOUT_TEMPR0_4_ ;
wire Z_B_DOUT_TEMPR0_4_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_DB_DETECT ;
wire Z_ACCESS_BUSY_0__4_ ;
wire Z_A_DOUT_TEMPR2_35_ ;
wire Z_B_DOUT_TEMPR2_35_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_DB_DETECT ;
wire Z_ACCESS_BUSY_2__35_ ;
wire Z_A_DOUT_TEMPR2_10_ ;
wire Z_B_DOUT_TEMPR2_10_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_DB_DETECT ;
wire Z_ACCESS_BUSY_2__10_ ;
wire Z_A_DOUT_TEMPR0_19_ ;
wire Z_B_DOUT_TEMPR0_19_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_DB_DETECT ;
wire Z_ACCESS_BUSY_0__19_ ;
wire Z_A_DOUT_TEMPR0_8_ ;
wire Z_B_DOUT_TEMPR0_8_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_DB_DETECT ;
wire Z_ACCESS_BUSY_0__8_ ;
wire Z_A_DOUT_TEMPR1_36_ ;
wire Z_B_DOUT_TEMPR1_36_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_DB_DETECT ;
wire Z_ACCESS_BUSY_1__36_ ;
wire Z_B_DOUT_TEMPR0_32_ ;
wire Z_B_DOUT_TEMPR3_32_ ;
wire Z_A_DOUT_TEMPR1_35_ ;
wire Z_B_DOUT_TEMPR1_35_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_DB_DETECT ;
wire Z_ACCESS_BUSY_1__35_ ;
wire Z_A_DOUT_TEMPR2_6_ ;
wire Z_B_DOUT_TEMPR2_6_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_DB_DETECT ;
wire Z_ACCESS_BUSY_2__6_ ;
wire Z_B_DOUT_TEMPR0_6_ ;
wire Z_B_DOUT_TEMPR1_6_ ;
wire Z_A_DOUT_TEMPR1_7_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_DB_DETECT ;
wire Z_ACCESS_BUSY_1__7_ ;
wire Z_A_DOUT_TEMPR0_54_ ;
wire Z_B_DOUT_TEMPR0_54_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_DB_DETECT ;
wire Z_ACCESS_BUSY_0__54_ ;
wire Z_A_DOUT_TEMPR3_1_ ;
wire Z_B_DOUT_TEMPR3_1_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_DB_DETECT ;
wire Z_ACCESS_BUSY_3__1_ ;
wire Z_A_DOUT_TEMPR3_38_ ;
wire Z_B_DOUT_TEMPR3_38_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_DB_DETECT ;
wire Z_ACCESS_BUSY_3__38_ ;
wire Z_A_DOUT_TEMPR0_41_ ;
wire Z_B_DOUT_TEMPR0_41_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_DB_DETECT ;
wire Z_ACCESS_BUSY_0__41_ ;
wire Z_A_DOUT_TEMPR3_16_ ;
wire Z_B_DOUT_TEMPR3_16_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_DB_DETECT ;
wire Z_ACCESS_BUSY_3__16_ ;
wire Z_B_DOUT_TEMPR0_34_ ;
wire Z_B_DOUT_TEMPR1_34_ ;
wire Z_B_DOUT_TEMPR2_34_ ;
wire Z_B_DOUT_TEMPR3_34_ ;
wire Z_A_DOUT_TEMPR3_53_ ;
wire Z_B_DOUT_TEMPR3_53_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_DB_DETECT ;
wire Z_ACCESS_BUSY_3__53_ ;
wire Z_A_DOUT_TEMPR2_49_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_DB_DETECT ;
wire Z_ACCESS_BUSY_2__49_ ;
wire Z_B_DOUT_TEMPR2_2_ ;
wire Z_A_DOUT_TEMPR2_8_ ;
wire Z_B_DOUT_TEMPR2_8_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_DB_DETECT ;
wire Z_ACCESS_BUSY_2__8_ ;
wire Z_A_DOUT_TEMPR3_11_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_DB_DETECT ;
wire Z_ACCESS_BUSY_3__11_ ;
wire Z_A_DOUT_TEMPR0_6_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_DB_DETECT ;
wire Z_ACCESS_BUSY_0__6_ ;
wire Z_A_DOUT_TEMPR0_33_ ;
wire Z_B_DOUT_TEMPR0_33_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_DB_DETECT ;
wire Z_ACCESS_BUSY_0__33_ ;
wire Z_A_DOUT_TEMPR3_52_ ;
wire Z_B_DOUT_TEMPR3_52_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_DB_DETECT ;
wire Z_ACCESS_BUSY_3__52_ ;
wire Z_A_DOUT_TEMPR3_5_ ;
wire Z_B_DOUT_TEMPR3_5_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_DB_DETECT ;
wire Z_ACCESS_BUSY_3__5_ ;
wire Z_B_DOUT_TEMPR2_22_ ;
wire Z_B_DOUT_TEMPR2_21_ ;
wire Z_A_DOUT_TEMPR3_56_ ;
wire Z_B_DOUT_TEMPR3_56_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_DB_DETECT ;
wire Z_ACCESS_BUSY_3__56_ ;
wire Z_A_DOUT_TEMPR3_55_ ;
wire Z_B_DOUT_TEMPR3_55_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_DB_DETECT ;
wire Z_ACCESS_BUSY_3__55_ ;
wire Z_A_DOUT_TEMPR2_24_ ;
wire Z_B_DOUT_TEMPR2_24_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_DB_DETECT ;
wire Z_ACCESS_BUSY_2__24_ ;
wire Z_A_DOUT_TEMPR3_33_ ;
wire Z_B_DOUT_TEMPR3_33_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_DB_DETECT ;
wire Z_ACCESS_BUSY_3__33_ ;
wire Z_A_DOUT_TEMPR2_9_ ;
wire Z_B_DOUT_TEMPR2_9_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_DB_DETECT ;
wire Z_ACCESS_BUSY_2__9_ ;
wire Z_A_DOUT_TEMPR0_32_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_DB_DETECT ;
wire Z_ACCESS_BUSY_0__32_ ;
wire Z_A_DOUT_TEMPR0_3_ ;
wire Z_B_DOUT_TEMPR0_3_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_DB_DETECT ;
wire Z_ACCESS_BUSY_0__3_ ;
wire Z_B_DOUT_TEMPR0_10_ ;
wire Z_B_DOUT_TEMPR1_10_ ;
wire Z_A_DOUT_TEMPR2_1_ ;
wire Z_B_DOUT_TEMPR2_1_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_DB_DETECT ;
wire Z_ACCESS_BUSY_2__1_ ;
wire Z_B_DOUT_TEMPR0_35_ ;
wire Z_B_DOUT_TEMPR3_35_ ;
wire Z_A_DOUT_TEMPR3_49_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_DB_DETECT ;
wire Z_ACCESS_BUSY_3__49_ ;
wire Z_A_DOUT_TEMPR3_51_ ;
wire Z_B_DOUT_TEMPR3_51_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_DB_DETECT ;
wire Z_ACCESS_BUSY_3__51_ ;
wire Z_B_DOUT_TEMPR0_24_ ;
wire Z_B_DOUT_TEMPR1_24_ ;
wire Z_B_DOUT_TEMPR3_24_ ;
wire Z_A_DOUT_TEMPR0_36_ ;
wire Z_B_DOUT_TEMPR0_36_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_DB_DETECT ;
wire Z_ACCESS_BUSY_0__36_ ;
wire Z_A_DOUT_TEMPR2_16_ ;
wire Z_B_DOUT_TEMPR2_16_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_DB_DETECT ;
wire Z_ACCESS_BUSY_2__16_ ;
wire Z_A_DOUT_TEMPR0_35_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_DB_DETECT ;
wire Z_ACCESS_BUSY_0__35_ ;
wire Z_B_DOUT_TEMPR3_8_ ;
wire Z_B_DOUT_TEMPR1_4_ ;
wire Z_B_DOUT_TEMPR2_4_ ;
wire Z_A_DOUT_TEMPR3_32_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_DB_DETECT ;
wire Z_ACCESS_BUSY_3__32_ ;
wire Z_A_DOUT_TEMPR3_3_ ;
wire Z_B_DOUT_TEMPR3_3_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_DB_DETECT ;
wire Z_ACCESS_BUSY_3__3_ ;
wire Z_A_DOUT_TEMPR0_7_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_DB_DETECT ;
wire Z_ACCESS_BUSY_0__7_ ;
wire Z_A_DOUT_TEMPR2_11_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_DB_DETECT ;
wire Z_ACCESS_BUSY_2__11_ ;
wire Z_A_DOUT_TEMPR3_0_ ;
wire Z_B_DOUT_TEMPR3_0_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_DB_DETECT ;
wire Z_ACCESS_BUSY_3__0_ ;
wire Z_A_DOUT_TEMPR1_19_ ;
wire Z_B_DOUT_TEMPR1_19_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_DB_DETECT ;
wire Z_ACCESS_BUSY_1__19_ ;
wire Z_A_DOUT_TEMPR3_36_ ;
wire Z_B_DOUT_TEMPR3_36_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_DB_DETECT ;
wire Z_ACCESS_BUSY_3__36_ ;
wire Z_A_DOUT_TEMPR3_35_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_DB_DETECT ;
wire Z_ACCESS_BUSY_3__35_ ;
wire Z_A_DOUT_TEMPR3_24_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_DB_DETECT ;
wire Z_ACCESS_BUSY_3__24_ ;
wire Z_A_DOUT_TEMPR1_24_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_DB_DETECT ;
wire Z_ACCESS_BUSY_1__24_ ;
wire Z_A_DOUT_TEMPR1_48_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_DB_DETECT ;
wire Z_ACCESS_BUSY_1__48_ ;
wire Z_A_DOUT_TEMPR1_40_ ;
wire Z_B_DOUT_TEMPR1_40_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_DB_DETECT ;
wire Z_ACCESS_BUSY_1__40_ ;
wire Z_B_DOUT_TEMPR1_42_ ;
wire Z_B_DOUT_TEMPR2_42_ ;
wire Z_B_DOUT_TEMPR1_41_ ;
wire Z_B_DOUT_TEMPR2_41_ ;
wire Z_A_DOUT_TEMPR2_39_ ;
wire Z_B_DOUT_TEMPR2_39_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_DB_DETECT ;
wire Z_ACCESS_BUSY_2__39_ ;
wire Z_B_DOUT_TEMPR2_25_ ;
wire Z_A_DOUT_TEMPR1_39_ ;
wire Z_B_DOUT_TEMPR1_39_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_DB_DETECT ;
wire Z_ACCESS_BUSY_1__39_ ;
wire Z_B_DOUT_TEMPR0_52_ ;
wire Z_B_DOUT_TEMPR1_52_ ;
wire Z_B_DOUT_TEMPR2_52_ ;
wire Z_A_DOUT_TEMPR2_57_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_DB_DETECT ;
wire Z_ACCESS_BUSY_2__57_ ;
wire Z_A_DOUT_TEMPR0_49_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_DB_DETECT ;
wire Z_ACCESS_BUSY_0__49_ ;
wire Z_B_DOUT_TEMPR0_51_ ;
wire Z_B_DOUT_TEMPR1_51_ ;
wire Z_B_DOUT_TEMPR2_51_ ;
wire Z_A_DOUT_TEMPR1_57_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_DB_DETECT ;
wire Z_ACCESS_BUSY_1__57_ ;
wire Z_A_DOUT_TEMPR0_9_ ;
wire Z_B_DOUT_TEMPR0_9_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_DB_DETECT ;
wire Z_ACCESS_BUSY_0__9_ ;
wire Z_A_DOUT_TEMPR0_24_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_DB_DETECT ;
wire Z_ACCESS_BUSY_0__24_ ;
wire Z_B_DOUT_TEMPR0_20_ ;
wire Z_B_DOUT_TEMPR1_20_ ;
wire Z_B_DOUT_TEMPR2_20_ ;
wire Z_B_DOUT_TEMPR3_20_ ;
wire Z_A_DOUT_TEMPR3_19_ ;
wire Z_B_DOUT_TEMPR3_19_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_DB_DETECT ;
wire Z_ACCESS_BUSY_3__19_ ;
wire Z_B_DOUT_TEMPR3_54_ ;
wire Z_A_DOUT_TEMPR0_57_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_DB_DETECT ;
wire Z_ACCESS_BUSY_0__57_ ;
wire Z_A_DOUT_TEMPR1_43_ ;
wire Z_B_DOUT_TEMPR1_43_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_DB_DETECT ;
wire Z_ACCESS_BUSY_1__43_ ;
wire Z_A_DOUT_TEMPR2_34_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_DB_DETECT ;
wire Z_ACCESS_BUSY_2__34_ ;
wire Z_A_DOUT_TEMPR1_34_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_DB_DETECT ;
wire Z_ACCESS_BUSY_1__34_ ;
wire Z_B_DOUT_TEMPR0_16_ ;
wire Z_A_DOUT_TEMPR2_58_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_DB_DETECT ;
wire Z_ACCESS_BUSY_2__58_ ;
wire Z_A_DOUT_TEMPR2_50_ ;
wire Z_B_DOUT_TEMPR2_50_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_DB_DETECT ;
wire Z_ACCESS_BUSY_2__50_ ;
wire Z_A_DOUT_TEMPR0_17_ ;
wire Z_B_DOUT_TEMPR0_17_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_DB_DETECT ;
wire Z_ACCESS_BUSY_0__17_ ;
wire Z_A_DOUT_TEMPR1_42_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_DB_DETECT ;
wire Z_ACCESS_BUSY_1__42_ ;
wire Z_A_DOUT_TEMPR1_58_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_DB_DETECT ;
wire Z_ACCESS_BUSY_1__58_ ;
wire Z_A_DOUT_TEMPR1_4_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_DB_DETECT ;
wire Z_ACCESS_BUSY_1__4_ ;
wire Z_A_DOUT_TEMPR3_59_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_DB_DETECT ;
wire Z_ACCESS_BUSY_3__59_ ;
wire Z_A_DOUT_TEMPR1_50_ ;
wire Z_B_DOUT_TEMPR1_50_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_DB_DETECT ;
wire Z_ACCESS_BUSY_1__50_ ;
wire Z_A_DOUT_TEMPR2_0_ ;
wire Z_B_DOUT_TEMPR2_0_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_DB_DETECT ;
wire Z_ACCESS_BUSY_2__0_ ;
wire Z_B_DOUT_TEMPR0_55_ ;
wire Z_B_DOUT_TEMPR1_55_ ;
wire Z_B_DOUT_TEMPR2_55_ ;
wire Z_A_DOUT_TEMPR3_9_ ;
wire Z_B_DOUT_TEMPR3_9_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_DB_DETECT ;
wire Z_ACCESS_BUSY_3__9_ ;
wire Z_A_DOUT_TEMPR0_58_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_DB_DETECT ;
wire Z_ACCESS_BUSY_0__58_ ;
wire Z_A_DOUT_TEMPR0_50_ ;
wire Z_B_DOUT_TEMPR0_50_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_DB_DETECT ;
wire Z_ACCESS_BUSY_0__50_ ;
wire Z_A_DOUT_TEMPR0_39_ ;
wire Z_B_DOUT_TEMPR0_39_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_DB_DETECT ;
wire Z_ACCESS_BUSY_0__39_ ;
wire Z_A_DOUT_TEMPR2_19_ ;
wire Z_B_DOUT_TEMPR2_19_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_DB_DETECT ;
wire Z_ACCESS_BUSY_2__19_ ;
wire Z_A_DOUT_TEMPR2_27_ ;
wire Z_B_DOUT_TEMPR2_27_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_DB_DETECT ;
wire Z_ACCESS_BUSY_2__27_ ;
wire Z_B_DOUT_TEMPR0_40_ ;
wire Z_B_DOUT_TEMPR2_40_ ;
wire Z_B_DOUT_TEMPR3_40_ ;
wire Z_A_DOUT_TEMPR1_41_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_DB_DETECT ;
wire Z_ACCESS_BUSY_1__41_ ;
wire Z_A_DOUT_TEMPR3_8_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_DB_DETECT ;
wire Z_ACCESS_BUSY_3__8_ ;
wire Z_A_DOUT_TEMPR0_0_ ;
wire Z_B_DOUT_TEMPR0_0_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_DB_DETECT ;
wire Z_ACCESS_BUSY_0__0_ ;
wire Z_B_DOUT_TEMPR1_23_ ;
wire Z_B_DOUT_TEMPR2_23_ ;
wire Z_B_DOUT_TEMPR3_23_ ;
wire Z_A_DOUT_TEMPR3_39_ ;
wire Z_B_DOUT_TEMPR3_39_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_DB_DETECT ;
wire Z_ACCESS_BUSY_3__39_ ;
wire Z_A_DOUT_TEMPR3_54_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_DB_DETECT ;
wire Z_ACCESS_BUSY_3__54_ ;
wire Z_A_DOUT_TEMPR2_53_ ;
wire Z_B_DOUT_TEMPR2_53_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_DB_DETECT ;
wire Z_ACCESS_BUSY_2__53_ ;
wire Z_A_DOUT_TEMPR0_18_ ;
wire Z_B_DOUT_TEMPR0_18_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_DB_DETECT ;
wire Z_ACCESS_BUSY_0__18_ ;
wire Z_A_DOUT_TEMPR0_10_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_DB_DETECT ;
wire Z_ACCESS_BUSY_0__10_ ;
wire Z_A_DOUT_TEMPR1_53_ ;
wire Z_B_DOUT_TEMPR1_53_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_DB_DETECT ;
wire Z_ACCESS_BUSY_1__53_ ;
wire Z_A_DOUT_TEMPR0_34_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_DB_DETECT ;
wire Z_ACCESS_BUSY_0__34_ ;
wire Z_B_DOUT_TEMPR1_17_ ;
wire Z_B_DOUT_TEMPR3_17_ ;
wire Z_A_DOUT_TEMPR2_52_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_DB_DETECT ;
wire Z_ACCESS_BUSY_2__52_ ;
wire Z_B_DOUT_TEMPR2_26_ ;
wire Z_A_DOUT_TEMPR3_27_ ;
wire Z_B_DOUT_TEMPR3_27_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_DB_DETECT ;
wire Z_ACCESS_BUSY_3__27_ ;
wire Z_A_DOUT_TEMPR2_5_ ;
wire Z_B_DOUT_TEMPR2_5_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_DB_DETECT ;
wire Z_ACCESS_BUSY_2__5_ ;
wire Z_A_DOUT_TEMPR0_53_ ;
wire Z_B_DOUT_TEMPR0_53_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_DB_DETECT ;
wire Z_ACCESS_BUSY_0__53_ ;
wire Z_A_DOUT_TEMPR1_27_ ;
wire Z_B_DOUT_TEMPR1_27_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_DB_DETECT ;
wire Z_ACCESS_BUSY_1__27_ ;
wire Z_A_DOUT_TEMPR2_20_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_DB_DETECT ;
wire Z_ACCESS_BUSY_2__20_ ;
wire Z_B_DOUT_TEMPR1_18_ ;
wire Z_A_DOUT_TEMPR2_48_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_DB_DETECT ;
wire Z_ACCESS_BUSY_2__48_ ;
wire Z_A_DOUT_TEMPR1_52_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_DB_DETECT ;
wire Z_ACCESS_BUSY_1__52_ ;
wire Z_A_DOUT_TEMPR2_40_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_DB_DETECT ;
wire Z_ACCESS_BUSY_2__40_ ;
wire Z_A_DOUT_TEMPR1_5_ ;
wire Z_B_DOUT_TEMPR1_5_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_DB_DETECT ;
wire Z_ACCESS_BUSY_1__5_ ;
wire Z_A_DOUT_TEMPR2_56_ ;
wire Z_B_DOUT_TEMPR2_56_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_DB_DETECT ;
wire Z_ACCESS_BUSY_2__56_ ;
wire Z_A_DOUT_TEMPR2_55_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_DB_DETECT ;
wire Z_ACCESS_BUSY_2__55_ ;
wire Z_A_DOUT_TEMPR3_34_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_DB_DETECT ;
wire Z_ACCESS_BUSY_3__34_ ;
wire Z_A_DOUT_TEMPR1_56_ ;
wire Z_B_DOUT_TEMPR1_56_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_DB_DETECT ;
wire Z_ACCESS_BUSY_1__56_ ;
wire Z_A_DOUT_TEMPR1_55_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_DB_DETECT ;
wire Z_ACCESS_BUSY_1__55_ ;
wire Z_B_DOUT_TEMPR1_37_ ;
wire Z_B_DOUT_TEMPR2_37_ ;
wire Z_B_DOUT_TEMPR0_5_ ;
wire Z_A_DOUT_TEMPR2_51_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_DB_DETECT ;
wire Z_ACCESS_BUSY_2__51_ ;
wire Z_A_DOUT_TEMPR0_52_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_DB_DETECT ;
wire Z_ACCESS_BUSY_0__52_ ;
wire Z_A_DOUT_TEMPR0_5_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_DB_DETECT ;
wire Z_ACCESS_BUSY_0__5_ ;
wire Z_B_DOUT_TEMPR1_38_ ;
wire Z_B_DOUT_TEMPR2_38_ ;
wire Z_B_DOUT_TEMPR2_43_ ;
wire Z_B_DOUT_TEMPR3_43_ ;
wire Z_A_DOUT_TEMPR1_17_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_DB_DETECT ;
wire Z_ACCESS_BUSY_1__17_ ;
wire Z_A_DOUT_TEMPR1_51_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_DB_DETECT ;
wire Z_ACCESS_BUSY_1__51_ ;
wire Z_A_DOUT_TEMPR0_56_ ;
wire Z_B_DOUT_TEMPR0_56_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_DB_DETECT ;
wire Z_ACCESS_BUSY_0__56_ ;
wire Z_A_DOUT_TEMPR0_27_ ;
wire Z_B_DOUT_TEMPR0_27_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_DB_DETECT ;
wire Z_ACCESS_BUSY_0__27_ ;
wire Z_A_DOUT_TEMPR0_55_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_DB_DETECT ;
wire Z_ACCESS_BUSY_0__55_ ;
wire Z_B_DOUT_TEMPR0_1_ ;
wire Z_A_DOUT_TEMPR3_20_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_DB_DETECT ;
wire Z_ACCESS_BUSY_3__20_ ;
wire Z_A_DOUT_TEMPR0_51_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_DB_DETECT ;
wire Z_ACCESS_BUSY_0__51_ ;
wire Z_A_DOUT_TEMPR1_9_ ;
wire Z_B_DOUT_TEMPR1_9_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_DB_DETECT ;
wire Z_ACCESS_BUSY_1__9_ ;
wire Z_A_DOUT_TEMPR0_1_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_DB_DETECT ;
wire Z_ACCESS_BUSY_0__1_ ;
wire Z_A_DOUT_TEMPR1_20_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_DB_DETECT ;
wire Z_ACCESS_BUSY_1__20_ ;
wire Z_A_DOUT_TEMPR2_23_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_DB_DETECT ;
wire Z_ACCESS_BUSY_2__23_ ;
wire Z_A_DOUT_TEMPR3_48_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_DB_DETECT ;
wire Z_ACCESS_BUSY_3__48_ ;
wire Z_A_DOUT_TEMPR3_40_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_DB_DETECT ;
wire Z_ACCESS_BUSY_3__40_ ;
wire Z_A_DOUT_TEMPR2_43_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_DB_DETECT ;
wire Z_ACCESS_BUSY_2__43_ ;
wire Z_A_DOUT_TEMPR2_37_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_DB_DETECT ;
wire Z_ACCESS_BUSY_2__37_ ;
wire Z_A_DOUT_TEMPR0_16_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_DB_DETECT ;
wire Z_ACCESS_BUSY_0__16_ ;
wire Z_A_DOUT_TEMPR1_37_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_DB_DETECT ;
wire Z_ACCESS_BUSY_1__37_ ;
wire Z_A_DOUT_TEMPR1_49_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_DB_DETECT ;
wire Z_ACCESS_BUSY_1__49_ ;
wire Z_A_DOUT_TEMPR2_22_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_DB_DETECT ;
wire Z_ACCESS_BUSY_2__22_ ;
wire Z_A_DOUT_TEMPR0_11_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_DB_DETECT ;
wire Z_ACCESS_BUSY_0__11_ ;
wire Z_A_DOUT_TEMPR1_18_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_DB_DETECT ;
wire Z_ACCESS_BUSY_1__18_ ;
wire Z_A_DOUT_TEMPR2_2_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_DB_DETECT ;
wire Z_ACCESS_BUSY_2__2_ ;
wire Z_A_DOUT_TEMPR1_10_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_DB_DETECT ;
wire Z_ACCESS_BUSY_1__10_ ;
wire Z_A_DOUT_TEMPR2_42_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_DB_DETECT ;
wire Z_ACCESS_BUSY_2__42_ ;
wire Z_A_DOUT_TEMPR2_4_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_DB_DETECT ;
wire Z_ACCESS_BUSY_2__4_ ;
wire Z_A_DOUT_TEMPR0_20_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_DB_DETECT ;
wire Z_ACCESS_BUSY_0__20_ ;
wire Z_A_DOUT_TEMPR3_17_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_DB_DETECT ;
wire Z_ACCESS_BUSY_3__17_ ;
wire Z_A_DOUT_TEMPR2_26_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_DB_DETECT ;
wire Z_ACCESS_BUSY_2__26_ ;
wire Z_A_DOUT_TEMPR2_25_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_DB_DETECT ;
wire Z_ACCESS_BUSY_2__25_ ;
wire Z_A_DOUT_TEMPR3_23_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_DB_DETECT ;
wire Z_ACCESS_BUSY_3__23_ ;
wire Z_A_DOUT_TEMPR1_6_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_DB_DETECT ;
wire Z_ACCESS_BUSY_1__6_ ;
wire Z_A_DOUT_TEMPR1_23_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_DB_DETECT ;
wire Z_ACCESS_BUSY_1__23_ ;
wire Z_A_DOUT_TEMPR2_21_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_DB_DETECT ;
wire Z_ACCESS_BUSY_2__21_ ;
wire Z_A_DOUT_TEMPR2_7_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_DB_DETECT ;
wire Z_ACCESS_BUSY_2__7_ ;
wire Z_A_DOUT_TEMPR3_43_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_DB_DETECT ;
wire Z_ACCESS_BUSY_3__43_ ;
wire Z_A_DOUT_TEMPR2_38_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_DB_DETECT ;
wire Z_ACCESS_BUSY_2__38_ ;
wire Z_A_DOUT_TEMPR2_41_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_DB_DETECT ;
wire Z_ACCESS_BUSY_2__41_ ;
wire Z_A_DOUT_TEMPR1_38_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_DB_DETECT ;
wire Z_ACCESS_BUSY_1__38_ ;
wire Z_A_DOUT_TEMPR0_48_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_DB_DETECT ;
wire Z_ACCESS_BUSY_0__48_ ;
wire Z_A_DOUT_TEMPR0_40_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_SB_CORRECT ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_DB_DETECT ;
wire Z_ACCESS_BUSY_0__40_ ;
// @52:7597
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[22]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_A_DOUT[19:1], Z_A_DOUT_TEMPR3_22_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_B_DOUT[19:1], Z_B_DOUT_TEMPR3_22_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__22_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%22%DUAL-PORT%ECC_EN-0";
// @52:7570
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[2]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_A_DOUT[19:1], Z_A_DOUT_TEMPR3_2_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_B_DOUT[19:1], Z_B_DOUT_TEMPR3_2_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__2_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%2%DUAL-PORT%ECC_EN-0";
// @52:7543
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[57]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_A_DOUT[19:1], Z_A_DOUT_TEMPR3_57_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_B_DOUT[19:1], Z_B_DOUT_TEMPR3_57_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__57_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%57%DUAL-PORT%ECC_EN-0";
// @52:7462
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[22]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_A_DOUT[19:1], Z_A_DOUT_TEMPR1_22_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_B_DOUT[19:1], Z_B_DOUT_TEMPR1_22_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__22_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%22%DUAL-PORT%ECC_EN-0";
// @52:7435
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[2]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_A_DOUT[19:1], Z_A_DOUT_TEMPR1_2_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_B_DOUT[19:1], Z_B_DOUT_TEMPR1_2_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__2_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%2%DUAL-PORT%ECC_EN-0";
// @52:7405
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[42]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_A_DOUT[19:1], Z_A_DOUT_TEMPR3_42_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_B_DOUT[19:1], Z_B_DOUT_TEMPR3_42_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__42_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%42%DUAL-PORT%ECC_EN-0";
// @52:7348
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[4]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_A_DOUT[19:1], Z_A_DOUT_TEMPR3_4_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_B_DOUT[19:1], Z_B_DOUT_TEMPR3_4_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__4_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%4%DUAL-PORT%ECC_EN-0";
// @52:7321
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[0]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_A_DOUT[19:1], Z_A_DOUT_TEMPR1_0_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_B_DOUT[19:1], Z_B_DOUT_TEMPR1_0_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__0_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%0%DUAL-PORT%ECC_EN-0";
// @52:7294
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[26]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_A_DOUT[19:1], Z_A_DOUT_TEMPR3_26_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_B_DOUT[19:1], Z_B_DOUT_TEMPR3_26_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__26_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%26%DUAL-PORT%ECC_EN-0";
// @52:7264
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[18]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_A_DOUT[19:1], Z_A_DOUT_TEMPR3_18_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_B_DOUT[19:1], Z_B_DOUT_TEMPR3_18_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__18_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%18%DUAL-PORT%ECC_EN-0";
// @52:7237
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[23]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_A_DOUT[19:1], Z_A_DOUT_TEMPR0_23_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_B_DOUT[19:1], Z_B_DOUT_TEMPR0_23_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__23_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%23%DUAL-PORT%ECC_EN-0";
// @52:7210
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[25]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_A_DOUT[19:1], Z_A_DOUT_TEMPR3_25_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_B_DOUT[19:1], Z_B_DOUT_TEMPR3_25_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__25_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%25%DUAL-PORT%ECC_EN-0";
// @52:7183
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[10]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_A_DOUT[19:1], Z_A_DOUT_TEMPR3_10_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_B_DOUT[19:1], Z_B_DOUT_TEMPR3_10_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__10_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%10%DUAL-PORT%ECC_EN-0";
// @52:7153
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[26]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_A_DOUT[19:1], Z_A_DOUT_TEMPR1_26_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_B_DOUT[19:1], Z_B_DOUT_TEMPR1_26_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__26_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%26%DUAL-PORT%ECC_EN-0";
// @52:7099
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[25]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_A_DOUT[19:1], Z_A_DOUT_TEMPR1_25_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_B_DOUT[19:1], Z_B_DOUT_TEMPR1_25_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__25_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%25%DUAL-PORT%ECC_EN-0";
// @52:7069
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[59]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_A_DOUT[19:1], Z_A_DOUT_TEMPR2_59_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_B_DOUT[19:1], Z_B_DOUT_TEMPR2_59_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__59_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%59%DUAL-PORT%ECC_EN-0";
// @52:7012
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[37]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_A_DOUT[19:1], Z_A_DOUT_TEMPR0_37_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_B_DOUT[19:1], Z_B_DOUT_TEMPR0_37_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__37_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%37%DUAL-PORT%ECC_EN-0";
// @52:6985
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[17]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_A_DOUT[19:1], Z_A_DOUT_TEMPR2_17_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_B_DOUT[19:1], Z_B_DOUT_TEMPR2_17_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__17_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%17%DUAL-PORT%ECC_EN-0";
// @52:6978
  OR4 \OR4_B_DOUT[48]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[48]),
	.A(Z_B_DOUT_TEMPR0_48_),
	.B(Z_B_DOUT_TEMPR1_48_),
	.C(Z_B_DOUT_TEMPR2_48_),
	.D(Z_B_DOUT_TEMPR3_48_)
);
// @52:6952
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[7]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_A_DOUT[19:1], Z_A_DOUT_TEMPR3_7_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_B_DOUT[19:1], Z_B_DOUT_TEMPR3_7_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__7_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%7%DUAL-PORT%ECC_EN-0";
// @52:6925
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[21]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_A_DOUT[19:1], Z_A_DOUT_TEMPR3_21_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_B_DOUT[19:1], Z_B_DOUT_TEMPR3_21_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__21_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%21%DUAL-PORT%ECC_EN-0";
// @52:6871
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[59]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_A_DOUT[19:1], Z_A_DOUT_TEMPR1_59_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_B_DOUT[19:1], Z_B_DOUT_TEMPR1_59_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__59_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%59%DUAL-PORT%ECC_EN-0";
// @52:6861
  OR4 \OR4_B_DOUT[49]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[49]),
	.A(Z_B_DOUT_TEMPR0_49_),
	.B(Z_B_DOUT_TEMPR1_49_),
	.C(Z_B_DOUT_TEMPR2_49_),
	.D(Z_B_DOUT_TEMPR3_49_)
);
// @52:6835
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[21]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_A_DOUT[19:1], Z_A_DOUT_TEMPR1_21_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_B_DOUT[19:1], Z_B_DOUT_TEMPR1_21_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__21_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%21%DUAL-PORT%ECC_EN-0";
// @52:6831
  OR4 \OR4_B_DOUT[57]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[57]),
	.A(Z_B_DOUT_TEMPR0_57_),
	.B(Z_B_DOUT_TEMPR1_57_),
	.C(Z_B_DOUT_TEMPR2_57_),
	.D(Z_B_DOUT_TEMPR3_57_)
);
// @52:6778
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[41]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_A_DOUT[19:1], Z_A_DOUT_TEMPR3_41_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_B_DOUT[19:1], Z_B_DOUT_TEMPR3_41_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__41_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%41%DUAL-PORT%ECC_EN-0";
// @52:6751
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[8]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_A_DOUT[19:1], Z_A_DOUT_TEMPR1_8_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_B_DOUT[19:1], Z_B_DOUT_TEMPR1_8_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__8_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%8%DUAL-PORT%ECC_EN-0";
// @52:6724
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[1]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_A_DOUT[19:1], Z_A_DOUT_TEMPR1_1_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_B_DOUT[19:1], Z_B_DOUT_TEMPR1_1_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__1_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%1%DUAL-PORT%ECC_EN-0";
// @52:6694
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[33]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_A_DOUT[19:1], Z_A_DOUT_TEMPR2_33_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_B_DOUT[19:1], Z_B_DOUT_TEMPR2_33_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__33_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%33%DUAL-PORT%ECC_EN-0";
// @52:6664
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[22]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_A_DOUT[19:1], Z_A_DOUT_TEMPR0_22_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_B_DOUT[19:1], Z_B_DOUT_TEMPR0_22_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__22_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%22%DUAL-PORT%ECC_EN-0";
// @52:6637
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[2]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_A_DOUT[19:1], Z_A_DOUT_TEMPR0_2_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_B_DOUT[19:1], Z_B_DOUT_TEMPR0_2_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__2_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @52:6633
  OR4 \OR4_B_DOUT[58]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[58]),
	.A(Z_B_DOUT_TEMPR0_58_),
	.B(Z_B_DOUT_TEMPR1_58_),
	.C(Z_B_DOUT_TEMPR2_58_),
	.D(Z_B_DOUT_TEMPR3_58_)
);
// @52:6607
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[33]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_A_DOUT[19:1], Z_A_DOUT_TEMPR1_33_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_B_DOUT[19:1], Z_B_DOUT_TEMPR1_33_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__33_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%33%DUAL-PORT%ECC_EN-0";
// @52:6580
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[37]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_A_DOUT[19:1], Z_A_DOUT_TEMPR3_37_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_B_DOUT[19:1], Z_B_DOUT_TEMPR3_37_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__37_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%37%DUAL-PORT%ECC_EN-0";
// @52:6553
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[16]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_A_DOUT[19:1], Z_A_DOUT_TEMPR1_16_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_B_DOUT[19:1], Z_B_DOUT_TEMPR1_16_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__16_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%16%DUAL-PORT%ECC_EN-0";
// @52:6549
  OR4 \OR4_B_DOUT[59]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[59]),
	.A(Z_B_DOUT_TEMPR0_59_),
	.B(Z_B_DOUT_TEMPR1_59_),
	.C(Z_B_DOUT_TEMPR2_59_),
	.D(Z_B_DOUT_TEMPR3_59_)
);
// @52:6469
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[59]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_A_DOUT[19:1], Z_A_DOUT_TEMPR0_59_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_B_DOUT[19:1], Z_B_DOUT_TEMPR0_59_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__59_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%59%DUAL-PORT%ECC_EN-0";
// @52:6442
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[43]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_A_DOUT[19:1], Z_A_DOUT_TEMPR0_43_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_B_DOUT[19:1], Z_B_DOUT_TEMPR0_43_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__43_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%43%DUAL-PORT%ECC_EN-0";
// @52:6415
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[26]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_A_DOUT[19:1], Z_A_DOUT_TEMPR0_26_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_B_DOUT[19:1], Z_B_DOUT_TEMPR0_26_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__26_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%26%DUAL-PORT%ECC_EN-0";
// @52:6411
  OR4 \OR4_B_DOUT[7]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[7]),
	.A(Z_B_DOUT_TEMPR0_7_),
	.B(Z_B_DOUT_TEMPR1_7_),
	.C(Z_B_DOUT_TEMPR2_7_),
	.D(Z_B_DOUT_TEMPR3_7_)
);
// @52:6385
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[25]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_A_DOUT[19:1], Z_A_DOUT_TEMPR0_25_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_B_DOUT[19:1], Z_B_DOUT_TEMPR0_25_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__25_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%25%DUAL-PORT%ECC_EN-0";
// @52:6355
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[58]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_A_DOUT[19:1], Z_A_DOUT_TEMPR3_58_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_B_DOUT[19:1], Z_B_DOUT_TEMPR3_58_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__58_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%58%DUAL-PORT%ECC_EN-0";
// @52:6295
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[50]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_A_DOUT[19:1], Z_A_DOUT_TEMPR3_50_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_B_DOUT[19:1], Z_B_DOUT_TEMPR3_50_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__50_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%50%DUAL-PORT%ECC_EN-0";
// @52:6241
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[6]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_A_DOUT[19:1], Z_A_DOUT_TEMPR3_6_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_B_DOUT[19:1], Z_B_DOUT_TEMPR3_6_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__6_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%6%DUAL-PORT%ECC_EN-0";
// @52:6237
  OR4 \OR4_B_DOUT[11]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[11]),
	.A(Z_B_DOUT_TEMPR0_11_),
	.B(Z_B_DOUT_TEMPR1_11_),
	.C(Z_B_DOUT_TEMPR2_11_),
	.D(Z_B_DOUT_TEMPR3_11_)
);
// @52:6211
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[11]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_A_DOUT[19:1], Z_A_DOUT_TEMPR1_11_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_B_DOUT[19:1], Z_B_DOUT_TEMPR1_11_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__11_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%11%DUAL-PORT%ECC_EN-0";
// @52:6184
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[32]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_A_DOUT[19:1], Z_A_DOUT_TEMPR2_32_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_B_DOUT[19:1], Z_B_DOUT_TEMPR2_32_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__32_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%32%DUAL-PORT%ECC_EN-0";
// @52:6157
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[54]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_A_DOUT[19:1], Z_A_DOUT_TEMPR2_54_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_B_DOUT[19:1], Z_B_DOUT_TEMPR2_54_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__54_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%54%DUAL-PORT%ECC_EN-0";
// @52:6130
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[3]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_A_DOUT[19:1], Z_A_DOUT_TEMPR2_3_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_B_DOUT[19:1], Z_B_DOUT_TEMPR2_3_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__3_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%3%DUAL-PORT%ECC_EN-0";
// @52:6076
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[21]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_A_DOUT[19:1], Z_A_DOUT_TEMPR0_21_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_B_DOUT[19:1], Z_B_DOUT_TEMPR0_21_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__21_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%21%DUAL-PORT%ECC_EN-0";
// @52:6049
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[32]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_A_DOUT[19:1], Z_A_DOUT_TEMPR1_32_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_B_DOUT[19:1], Z_B_DOUT_TEMPR1_32_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__32_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%32%DUAL-PORT%ECC_EN-0";
// @52:6022
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[3]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_A_DOUT[19:1], Z_A_DOUT_TEMPR1_3_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_B_DOUT[19:1], Z_B_DOUT_TEMPR1_3_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__3_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%3%DUAL-PORT%ECC_EN-0";
// @52:5995
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[54]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_A_DOUT[19:1], Z_A_DOUT_TEMPR1_54_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_B_DOUT[19:1], Z_B_DOUT_TEMPR1_54_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__54_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%54%DUAL-PORT%ECC_EN-0";
// @52:5965
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[36]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_A_DOUT[19:1], Z_A_DOUT_TEMPR2_36_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_B_DOUT[19:1], Z_B_DOUT_TEMPR2_36_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__36_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%36%DUAL-PORT%ECC_EN-0";
// @52:5938
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[42]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_A_DOUT[19:1], Z_A_DOUT_TEMPR0_42_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_B_DOUT[19:1], Z_B_DOUT_TEMPR0_42_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__42_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%42%DUAL-PORT%ECC_EN-0";
// @52:5911
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[38]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_A_DOUT[19:1], Z_A_DOUT_TEMPR0_38_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_B_DOUT[19:1], Z_B_DOUT_TEMPR0_38_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__38_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%38%DUAL-PORT%ECC_EN-0";
// @52:5884
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[18]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_A_DOUT[19:1], Z_A_DOUT_TEMPR2_18_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_B_DOUT[19:1], Z_B_DOUT_TEMPR2_18_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__18_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%18%DUAL-PORT%ECC_EN-0";
// @52:5857
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[4]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_A_DOUT[19:1], Z_A_DOUT_TEMPR0_4_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_B_DOUT[19:1], Z_B_DOUT_TEMPR0_4_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__4_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%4%DUAL-PORT%ECC_EN-0";
// @52:5803
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[35]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_A_DOUT[19:1], Z_A_DOUT_TEMPR2_35_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_B_DOUT[19:1], Z_B_DOUT_TEMPR2_35_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__35_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%35%DUAL-PORT%ECC_EN-0";
// @52:5776
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[10]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_A_DOUT[19:1], Z_A_DOUT_TEMPR2_10_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_B_DOUT[19:1], Z_B_DOUT_TEMPR2_10_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__10_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%10%DUAL-PORT%ECC_EN-0";
// @52:5749
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[19]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_A_DOUT[19:1], Z_A_DOUT_TEMPR0_19_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_B_DOUT[19:1], Z_B_DOUT_TEMPR0_19_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__19_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%19%DUAL-PORT%ECC_EN-0";
// @52:5722
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[8]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_A_DOUT[19:1], Z_A_DOUT_TEMPR0_8_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_B_DOUT[19:1], Z_B_DOUT_TEMPR0_8_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__8_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%8%DUAL-PORT%ECC_EN-0";
// @52:5695
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[36]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_A_DOUT[19:1], Z_A_DOUT_TEMPR1_36_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_B_DOUT[19:1], Z_B_DOUT_TEMPR1_36_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__36_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%36%DUAL-PORT%ECC_EN-0";
// @52:5688
  OR4 \OR4_B_DOUT[32]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[32]),
	.A(Z_B_DOUT_TEMPR0_32_),
	.B(Z_B_DOUT_TEMPR1_32_),
	.C(Z_B_DOUT_TEMPR2_32_),
	.D(Z_B_DOUT_TEMPR3_32_)
);
// @52:5635
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[35]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_A_DOUT[19:1], Z_A_DOUT_TEMPR1_35_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_B_DOUT[19:1], Z_B_DOUT_TEMPR1_35_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__35_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%35%DUAL-PORT%ECC_EN-0";
// @52:5581
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[6]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_A_DOUT[19:1], Z_A_DOUT_TEMPR2_6_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_B_DOUT[19:1], Z_B_DOUT_TEMPR2_6_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__6_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%6%DUAL-PORT%ECC_EN-0";
// @52:5577
  OR4 \OR4_B_DOUT[6]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[6]),
	.A(Z_B_DOUT_TEMPR0_6_),
	.B(Z_B_DOUT_TEMPR1_6_),
	.C(Z_B_DOUT_TEMPR2_6_),
	.D(Z_B_DOUT_TEMPR3_6_)
);
// @52:5549
  INV \INVBLKY1[0]  (
	.Y(Z_BLKY1_0_),
	.A(Communication_Builder_0_Sample_RAM_R_Address[15])
);
// @52:5493
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[7]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_A_DOUT[19:1], Z_A_DOUT_TEMPR1_7_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_B_DOUT[19:1], Z_B_DOUT_TEMPR1_7_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__7_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%7%DUAL-PORT%ECC_EN-0";
// @52:5439
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[54]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_A_DOUT[19:1], Z_A_DOUT_TEMPR0_54_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_B_DOUT[19:1], Z_B_DOUT_TEMPR0_54_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__54_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%54%DUAL-PORT%ECC_EN-0";
// @52:5385
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[1]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_A_DOUT[19:1], Z_A_DOUT_TEMPR3_1_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_B_DOUT[19:1], Z_B_DOUT_TEMPR3_1_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__1_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%1%DUAL-PORT%ECC_EN-0";
// @52:5328
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[38]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_A_DOUT[19:1], Z_A_DOUT_TEMPR3_38_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_B_DOUT[19:1], Z_B_DOUT_TEMPR3_38_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__38_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%38%DUAL-PORT%ECC_EN-0";
// @52:5241
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[41]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_A_DOUT[19:1], Z_A_DOUT_TEMPR0_41_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_B_DOUT[19:1], Z_B_DOUT_TEMPR0_41_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__41_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%41%DUAL-PORT%ECC_EN-0";
// @52:5214
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[16]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_A_DOUT[19:1], Z_A_DOUT_TEMPR3_16_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_B_DOUT[19:1], Z_B_DOUT_TEMPR3_16_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__16_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%16%DUAL-PORT%ECC_EN-0";
// @52:5180
  OR4 \OR4_B_DOUT[34]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[34]),
	.A(Z_B_DOUT_TEMPR0_34_),
	.B(Z_B_DOUT_TEMPR1_34_),
	.C(Z_B_DOUT_TEMPR2_34_),
	.D(Z_B_DOUT_TEMPR3_34_)
);
// @52:5152
  INV \INVBLKY0[0]  (
	.Y(Z_BLKY0_0_),
	.A(Communication_Builder_0_Sample_RAM_R_Address[14])
);
// @52:5126
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[53]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_A_DOUT[19:1], Z_A_DOUT_TEMPR3_53_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_B_DOUT[19:1], Z_B_DOUT_TEMPR3_53_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__53_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%53%DUAL-PORT%ECC_EN-0";
// @52:5099
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[49]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_A_DOUT[19:1], Z_A_DOUT_TEMPR2_49_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_B_DOUT[19:1], Z_B_DOUT_TEMPR2_49_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__49_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%49%DUAL-PORT%ECC_EN-0";
// @52:5068
  OR4 \OR4_B_DOUT[2]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[2]),
	.A(Z_B_DOUT_TEMPR0_2_),
	.B(Z_B_DOUT_TEMPR1_2_),
	.C(Z_B_DOUT_TEMPR2_2_),
	.D(Z_B_DOUT_TEMPR3_2_)
);
// @52:5064
  INV \INVBLKX1[0]  (
	.Y(Z_BLKX1_0_),
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[15])
);
// @52:5026
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[8]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_A_DOUT[19:1], Z_A_DOUT_TEMPR2_8_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_B_DOUT[19:1], Z_B_DOUT_TEMPR2_8_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__8_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%8%DUAL-PORT%ECC_EN-0";
// @52:4996
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[11]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_A_DOUT[19:1], Z_A_DOUT_TEMPR3_11_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_B_DOUT[19:1], Z_B_DOUT_TEMPR3_11_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__11_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%11%DUAL-PORT%ECC_EN-0";
// @52:4912
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[6]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_A_DOUT[19:1], Z_A_DOUT_TEMPR0_6_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_B_DOUT[19:1], Z_B_DOUT_TEMPR0_6_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__6_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%6%DUAL-PORT%ECC_EN-0";
// @52:4885
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[33]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_A_DOUT[19:1], Z_A_DOUT_TEMPR0_33_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_B_DOUT[19:1], Z_B_DOUT_TEMPR0_33_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__33_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%33%DUAL-PORT%ECC_EN-0";
// @52:4850
  INV \INVBLKX0[0]  (
	.Y(Z_BLKX0_0_),
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[14])
);
// @52:4824
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[52]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_A_DOUT[19:1], Z_A_DOUT_TEMPR3_52_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_B_DOUT[19:1], Z_B_DOUT_TEMPR3_52_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__52_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%52%DUAL-PORT%ECC_EN-0";
// @52:4797
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[5]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_A_DOUT[19:1], Z_A_DOUT_TEMPR3_5_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_B_DOUT[19:1], Z_B_DOUT_TEMPR3_5_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__5_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%5%DUAL-PORT%ECC_EN-0";
// @52:4793
  OR4 \OR4_B_DOUT[22]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[22]),
	.A(Z_B_DOUT_TEMPR0_22_),
	.B(Z_B_DOUT_TEMPR1_22_),
	.C(Z_B_DOUT_TEMPR2_22_),
	.D(Z_B_DOUT_TEMPR3_22_)
);
// @52:4784
  OR4 \OR4_B_DOUT[21]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[21]),
	.A(Z_B_DOUT_TEMPR0_21_),
	.B(Z_B_DOUT_TEMPR1_21_),
	.C(Z_B_DOUT_TEMPR2_21_),
	.D(Z_B_DOUT_TEMPR3_21_)
);
// @52:4758
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[56]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_A_DOUT[19:1], Z_A_DOUT_TEMPR3_56_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_B_DOUT[19:1], Z_B_DOUT_TEMPR3_56_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__56_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%56%DUAL-PORT%ECC_EN-0";
// @52:4731
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[55]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_A_DOUT[19:1], Z_A_DOUT_TEMPR3_55_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_B_DOUT[19:1], Z_B_DOUT_TEMPR3_55_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__55_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%55%DUAL-PORT%ECC_EN-0";
// @52:4704
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[24]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_A_DOUT[19:1], Z_A_DOUT_TEMPR2_24_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_B_DOUT[19:1], Z_B_DOUT_TEMPR2_24_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__24_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%24%DUAL-PORT%ECC_EN-0";
// @52:4677
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[33]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_A_DOUT[19:1], Z_A_DOUT_TEMPR3_33_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_B_DOUT[19:1], Z_B_DOUT_TEMPR3_33_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__33_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%33%DUAL-PORT%ECC_EN-0";
// @52:4569
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[9]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_A_DOUT[19:1], Z_A_DOUT_TEMPR2_9_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_B_DOUT[19:1], Z_B_DOUT_TEMPR2_9_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__9_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%9%DUAL-PORT%ECC_EN-0";
// @52:4515
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[32]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_A_DOUT[19:1], Z_A_DOUT_TEMPR0_32_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_B_DOUT[19:1], Z_B_DOUT_TEMPR0_32_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__32_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%32%DUAL-PORT%ECC_EN-0";
// @52:4461
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[3]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_A_DOUT[19:1], Z_A_DOUT_TEMPR0_3_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_B_DOUT[19:1], Z_B_DOUT_TEMPR0_3_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__3_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%3%DUAL-PORT%ECC_EN-0";
// @52:4457
  OR4 \OR4_B_DOUT[10]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[10]),
	.A(Z_B_DOUT_TEMPR0_10_),
	.B(Z_B_DOUT_TEMPR1_10_),
	.C(Z_B_DOUT_TEMPR2_10_),
	.D(Z_B_DOUT_TEMPR3_10_)
);
// @52:4431
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[1]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_A_DOUT[19:1], Z_A_DOUT_TEMPR2_1_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_B_DOUT[19:1], Z_B_DOUT_TEMPR2_1_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__1_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%1%DUAL-PORT%ECC_EN-0";
// @52:4397
  OR4 \OR4_B_DOUT[35]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[35]),
	.A(Z_B_DOUT_TEMPR0_35_),
	.B(Z_B_DOUT_TEMPR1_35_),
	.C(Z_B_DOUT_TEMPR2_35_),
	.D(Z_B_DOUT_TEMPR3_35_)
);
// @52:4371
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[49]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_A_DOUT[19:1], Z_A_DOUT_TEMPR3_49_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_B_DOUT[19:1], Z_B_DOUT_TEMPR3_49_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__49_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%49%DUAL-PORT%ECC_EN-0";
// @52:4344
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[51]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_A_DOUT[19:1], Z_A_DOUT_TEMPR3_51_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_B_DOUT[19:1], Z_B_DOUT_TEMPR3_51_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__51_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%51%DUAL-PORT%ECC_EN-0";
// @52:4340
  OR4 \OR4_B_DOUT[24]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[24]),
	.A(Z_B_DOUT_TEMPR0_24_),
	.B(Z_B_DOUT_TEMPR1_24_),
	.C(Z_B_DOUT_TEMPR2_24_),
	.D(Z_B_DOUT_TEMPR3_24_)
);
// @52:4314
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[36]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_A_DOUT[19:1], Z_A_DOUT_TEMPR0_36_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_B_DOUT[19:1], Z_B_DOUT_TEMPR0_36_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__36_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%36%DUAL-PORT%ECC_EN-0";
// @52:4287
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[16]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_A_DOUT[19:1], Z_A_DOUT_TEMPR2_16_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_B_DOUT[19:1], Z_B_DOUT_TEMPR2_16_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__16_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%16%DUAL-PORT%ECC_EN-0";
// @52:4260
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[35]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_A_DOUT[19:1], Z_A_DOUT_TEMPR0_35_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_B_DOUT[19:1], Z_B_DOUT_TEMPR0_35_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__35_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%35%DUAL-PORT%ECC_EN-0";
// @52:4226
  OR4 \OR4_B_DOUT[8]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[8]),
	.A(Z_B_DOUT_TEMPR0_8_),
	.B(Z_B_DOUT_TEMPR1_8_),
	.C(Z_B_DOUT_TEMPR2_8_),
	.D(Z_B_DOUT_TEMPR3_8_)
);
// @52:4223
  OR4 \OR4_B_DOUT[4]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[4]),
	.A(Z_B_DOUT_TEMPR0_4_),
	.B(Z_B_DOUT_TEMPR1_4_),
	.C(Z_B_DOUT_TEMPR2_4_),
	.D(Z_B_DOUT_TEMPR3_4_)
);
// @52:4197
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[32]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_A_DOUT[19:1], Z_A_DOUT_TEMPR3_32_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_B_DOUT[19:1], Z_B_DOUT_TEMPR3_32_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__32_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%32%DUAL-PORT%ECC_EN-0";
// @52:4170
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[3]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_A_DOUT[19:1], Z_A_DOUT_TEMPR3_3_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_B_DOUT[19:1], Z_B_DOUT_TEMPR3_3_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__3_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%3%DUAL-PORT%ECC_EN-0";
// @52:4137
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[7]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_A_DOUT[19:1], Z_A_DOUT_TEMPR0_7_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_B_DOUT[19:1], Z_B_DOUT_TEMPR0_7_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__7_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%7%DUAL-PORT%ECC_EN-0";
// @52:4077
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[11]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_A_DOUT[19:1], Z_A_DOUT_TEMPR2_11_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_B_DOUT[19:1], Z_B_DOUT_TEMPR2_11_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__11_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%11%DUAL-PORT%ECC_EN-0";
// @52:4050
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[0]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_A_DOUT[19:1], Z_A_DOUT_TEMPR3_0_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_B_DOUT[19:1], Z_B_DOUT_TEMPR3_0_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__0_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%0%DUAL-PORT%ECC_EN-0";
// @52:4023
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[19]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_A_DOUT[19:1], Z_A_DOUT_TEMPR1_19_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_B_DOUT[19:1], Z_B_DOUT_TEMPR1_19_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__19_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%19%DUAL-PORT%ECC_EN-0";
// @52:3996
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[36]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_A_DOUT[19:1], Z_A_DOUT_TEMPR3_36_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_B_DOUT[19:1], Z_B_DOUT_TEMPR3_36_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__36_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%36%DUAL-PORT%ECC_EN-0";
// @52:3969
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[35]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_A_DOUT[19:1], Z_A_DOUT_TEMPR3_35_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_B_DOUT[19:1], Z_B_DOUT_TEMPR3_35_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__35_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%35%DUAL-PORT%ECC_EN-0";
// @52:3912
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[24]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_A_DOUT[19:1], Z_A_DOUT_TEMPR3_24_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_B_DOUT[19:1], Z_B_DOUT_TEMPR3_24_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__24_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%24%DUAL-PORT%ECC_EN-0";
// @52:3882
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[24]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_A_DOUT[19:1], Z_A_DOUT_TEMPR1_24_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_B_DOUT[19:1], Z_B_DOUT_TEMPR1_24_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__24_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%24%DUAL-PORT%ECC_EN-0";
// @52:3828
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[48]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_A_DOUT[19:1], Z_A_DOUT_TEMPR1_48_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_B_DOUT[19:1], Z_B_DOUT_TEMPR1_48_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__48_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%48%DUAL-PORT%ECC_EN-0";
// @52:3774
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[40]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_A_DOUT[19:1], Z_A_DOUT_TEMPR1_40_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_B_DOUT[19:1], Z_B_DOUT_TEMPR1_40_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__40_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%40%DUAL-PORT%ECC_EN-0";
// @52:3767
  OR4 \OR4_B_DOUT[42]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[42]),
	.A(Z_B_DOUT_TEMPR0_42_),
	.B(Z_B_DOUT_TEMPR1_42_),
	.C(Z_B_DOUT_TEMPR2_42_),
	.D(Z_B_DOUT_TEMPR3_42_)
);
// @52:3764
  OR4 \OR4_B_DOUT[41]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[41]),
	.A(Z_B_DOUT_TEMPR0_41_),
	.B(Z_B_DOUT_TEMPR1_41_),
	.C(Z_B_DOUT_TEMPR2_41_),
	.D(Z_B_DOUT_TEMPR3_41_)
);
// @52:3738
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[39]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_A_DOUT[19:1], Z_A_DOUT_TEMPR2_39_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_B_DOUT[19:1], Z_B_DOUT_TEMPR2_39_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__39_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%39%DUAL-PORT%ECC_EN-0";
// @52:3734
  OR4 \OR4_B_DOUT[25]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[25]),
	.A(Z_B_DOUT_TEMPR0_25_),
	.B(Z_B_DOUT_TEMPR1_25_),
	.C(Z_B_DOUT_TEMPR2_25_),
	.D(Z_B_DOUT_TEMPR3_25_)
);
// @52:3708
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[39]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_A_DOUT[19:1], Z_A_DOUT_TEMPR1_39_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_B_DOUT[19:1], Z_B_DOUT_TEMPR1_39_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__39_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%39%DUAL-PORT%ECC_EN-0";
// @52:3704
  OR4 \OR4_B_DOUT[52]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[52]),
	.A(Z_B_DOUT_TEMPR0_52_),
	.B(Z_B_DOUT_TEMPR1_52_),
	.C(Z_B_DOUT_TEMPR2_52_),
	.D(Z_B_DOUT_TEMPR3_52_)
);
// @52:3678
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[57]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_A_DOUT[19:1], Z_A_DOUT_TEMPR2_57_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_B_DOUT[19:1], Z_B_DOUT_TEMPR2_57_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__57_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%57%DUAL-PORT%ECC_EN-0";
// @52:3651
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[49]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_A_DOUT[19:1], Z_A_DOUT_TEMPR0_49_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_B_DOUT[19:1], Z_B_DOUT_TEMPR0_49_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__49_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%49%DUAL-PORT%ECC_EN-0";
// @52:3644
  OR4 \OR4_B_DOUT[51]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[51]),
	.A(Z_B_DOUT_TEMPR0_51_),
	.B(Z_B_DOUT_TEMPR1_51_),
	.C(Z_B_DOUT_TEMPR2_51_),
	.D(Z_B_DOUT_TEMPR3_51_)
);
// @52:3588
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[57]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_A_DOUT[19:1], Z_A_DOUT_TEMPR1_57_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_B_DOUT[19:1], Z_B_DOUT_TEMPR1_57_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__57_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%57%DUAL-PORT%ECC_EN-0";
// @52:3561
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[9]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_A_DOUT[19:1], Z_A_DOUT_TEMPR0_9_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_B_DOUT[19:1], Z_B_DOUT_TEMPR0_9_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__9_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%9%DUAL-PORT%ECC_EN-0";
// @52:3531
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[24]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_A_DOUT[19:1], Z_A_DOUT_TEMPR0_24_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_B_DOUT[19:1], Z_B_DOUT_TEMPR0_24_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__24_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%24%DUAL-PORT%ECC_EN-0";
// @52:3524
  OR4 \OR4_B_DOUT[20]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[20]),
	.A(Z_B_DOUT_TEMPR0_20_),
	.B(Z_B_DOUT_TEMPR1_20_),
	.C(Z_B_DOUT_TEMPR2_20_),
	.D(Z_B_DOUT_TEMPR3_20_)
);
// @52:3498
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[19]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_A_DOUT[19:1], Z_A_DOUT_TEMPR3_19_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_B_DOUT[19:1], Z_B_DOUT_TEMPR3_19_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__19_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%19%DUAL-PORT%ECC_EN-0";
// @52:3494
  OR4 \OR4_B_DOUT[54]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[54]),
	.A(Z_B_DOUT_TEMPR0_54_),
	.B(Z_B_DOUT_TEMPR1_54_),
	.C(Z_B_DOUT_TEMPR2_54_),
	.D(Z_B_DOUT_TEMPR3_54_)
);
// @52:3462
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[57]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_A_DOUT[19:1], Z_A_DOUT_TEMPR0_57_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_B_DOUT[19:1], Z_B_DOUT_TEMPR0_57_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__57_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%57%DUAL-PORT%ECC_EN-0";
// @52:3432
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[43]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_A_DOUT[19:1], Z_A_DOUT_TEMPR1_43_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_B_DOUT[19:1], Z_B_DOUT_TEMPR1_43_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__43_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%43%DUAL-PORT%ECC_EN-0";
// @52:3405
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[34]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_A_DOUT[19:1], Z_A_DOUT_TEMPR2_34_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_B_DOUT[19:1], Z_B_DOUT_TEMPR2_34_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__34_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%34%DUAL-PORT%ECC_EN-0";
// @52:3372
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[34]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_A_DOUT[19:1], Z_A_DOUT_TEMPR1_34_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_B_DOUT[19:1], Z_B_DOUT_TEMPR1_34_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__34_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%34%DUAL-PORT%ECC_EN-0";
// @52:3368
  OR4 \OR4_B_DOUT[33]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[33]),
	.A(Z_B_DOUT_TEMPR0_33_),
	.B(Z_B_DOUT_TEMPR1_33_),
	.C(Z_B_DOUT_TEMPR2_33_),
	.D(Z_B_DOUT_TEMPR3_33_)
);
// @52:3335
  OR4 \OR4_B_DOUT[16]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[16]),
	.A(Z_B_DOUT_TEMPR0_16_),
	.B(Z_B_DOUT_TEMPR1_16_),
	.C(Z_B_DOUT_TEMPR2_16_),
	.D(Z_B_DOUT_TEMPR3_16_)
);
// @52:3309
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[58]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_A_DOUT[19:1], Z_A_DOUT_TEMPR2_58_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_B_DOUT[19:1], Z_B_DOUT_TEMPR2_58_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__58_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%58%DUAL-PORT%ECC_EN-0";
// @52:3282
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[50]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_A_DOUT[19:1], Z_A_DOUT_TEMPR2_50_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_B_DOUT[19:1], Z_B_DOUT_TEMPR2_50_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__50_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%50%DUAL-PORT%ECC_EN-0";
// @52:3255
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[17]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_A_DOUT[19:1], Z_A_DOUT_TEMPR0_17_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_B_DOUT[19:1], Z_B_DOUT_TEMPR0_17_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__17_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%17%DUAL-PORT%ECC_EN-0";
// @52:3228
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[42]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_A_DOUT[19:1], Z_A_DOUT_TEMPR1_42_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_B_DOUT[19:1], Z_B_DOUT_TEMPR1_42_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__42_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%42%DUAL-PORT%ECC_EN-0";
// @52:3198
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[58]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_A_DOUT[19:1], Z_A_DOUT_TEMPR1_58_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_B_DOUT[19:1], Z_B_DOUT_TEMPR1_58_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__58_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%58%DUAL-PORT%ECC_EN-0";
// @52:3171
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[4]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_A_DOUT[19:1], Z_A_DOUT_TEMPR1_4_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_B_DOUT[19:1], Z_B_DOUT_TEMPR1_4_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__4_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%4%DUAL-PORT%ECC_EN-0";
// @52:3144
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[59]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_A_DOUT[19:1], Z_A_DOUT_TEMPR3_59_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_B_DOUT[19:1], Z_B_DOUT_TEMPR3_59_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__59_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%59%DUAL-PORT%ECC_EN-0";
// @52:3117
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[50]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_A_DOUT[19:1], Z_A_DOUT_TEMPR1_50_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_B_DOUT[19:1], Z_B_DOUT_TEMPR1_50_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__50_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%50%DUAL-PORT%ECC_EN-0";
// @52:3063
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[0]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_A_DOUT[19:1], Z_A_DOUT_TEMPR2_0_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_B_DOUT[19:1], Z_B_DOUT_TEMPR2_0_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__0_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%0%DUAL-PORT%ECC_EN-0";
// @52:2999
  OR4 \OR4_B_DOUT[55]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[55]),
	.A(Z_B_DOUT_TEMPR0_55_),
	.B(Z_B_DOUT_TEMPR1_55_),
	.C(Z_B_DOUT_TEMPR2_55_),
	.D(Z_B_DOUT_TEMPR3_55_)
);
// @52:2996
  OR4 \OR4_B_DOUT[36]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[36]),
	.A(Z_B_DOUT_TEMPR0_36_),
	.B(Z_B_DOUT_TEMPR1_36_),
	.C(Z_B_DOUT_TEMPR2_36_),
	.D(Z_B_DOUT_TEMPR3_36_)
);
// @52:2970
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[9]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_A_DOUT[19:1], Z_A_DOUT_TEMPR3_9_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_B_DOUT[19:1], Z_B_DOUT_TEMPR3_9_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__9_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%9%DUAL-PORT%ECC_EN-0";
// @52:2943
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[58]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_A_DOUT[19:1], Z_A_DOUT_TEMPR0_58_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_B_DOUT[19:1], Z_B_DOUT_TEMPR0_58_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__58_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%58%DUAL-PORT%ECC_EN-0";
// @52:2916
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[50]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_A_DOUT[19:1], Z_A_DOUT_TEMPR0_50_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_B_DOUT[19:1], Z_B_DOUT_TEMPR0_50_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__50_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%50%DUAL-PORT%ECC_EN-0";
// @52:2889
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[39]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_A_DOUT[19:1], Z_A_DOUT_TEMPR0_39_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_B_DOUT[19:1], Z_B_DOUT_TEMPR0_39_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__39_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%39%DUAL-PORT%ECC_EN-0";
// @52:2862
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[19]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_A_DOUT[19:1], Z_A_DOUT_TEMPR2_19_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_B_DOUT[19:1], Z_B_DOUT_TEMPR2_19_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__19_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%19%DUAL-PORT%ECC_EN-0";
// @52:2835
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[27]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_A_DOUT[19:1], Z_A_DOUT_TEMPR2_27_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_B_DOUT[19:1], Z_B_DOUT_TEMPR2_27_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__27_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%27%DUAL-PORT%ECC_EN-0";
// @52:2831
  OR4 \OR4_B_DOUT[40]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[40]),
	.A(Z_B_DOUT_TEMPR0_40_),
	.B(Z_B_DOUT_TEMPR1_40_),
	.C(Z_B_DOUT_TEMPR2_40_),
	.D(Z_B_DOUT_TEMPR3_40_)
);
// @52:2802
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[41]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_A_DOUT[19:1], Z_A_DOUT_TEMPR1_41_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_B_DOUT[19:1], Z_B_DOUT_TEMPR1_41_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__41_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%41%DUAL-PORT%ECC_EN-0";
// @52:2745
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[8]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_A_DOUT[19:1], Z_A_DOUT_TEMPR3_8_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_B_DOUT[19:1], Z_B_DOUT_TEMPR3_8_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__8_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%8%DUAL-PORT%ECC_EN-0";
// @52:2718
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[0]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_A_DOUT[19:1], Z_A_DOUT_TEMPR0_0_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_B_DOUT[19:1], Z_B_DOUT_TEMPR0_0_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @52:2705
  OR4 \OR4_B_DOUT[23]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[23]),
	.A(Z_B_DOUT_TEMPR0_23_),
	.B(Z_B_DOUT_TEMPR1_23_),
	.C(Z_B_DOUT_TEMPR2_23_),
	.D(Z_B_DOUT_TEMPR3_23_)
);
// @52:2702
  OR4 \OR4_B_DOUT[50]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[50]),
	.A(Z_B_DOUT_TEMPR0_50_),
	.B(Z_B_DOUT_TEMPR1_50_),
	.C(Z_B_DOUT_TEMPR2_50_),
	.D(Z_B_DOUT_TEMPR3_50_)
);
// @52:2676
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[39]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_A_DOUT[19:1], Z_A_DOUT_TEMPR3_39_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_B_DOUT[19:1], Z_B_DOUT_TEMPR3_39_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__39_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%39%DUAL-PORT%ECC_EN-0";
// @52:2649
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[54]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_A_DOUT[19:1], Z_A_DOUT_TEMPR3_54_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_B_DOUT[19:1], Z_B_DOUT_TEMPR3_54_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__54_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%54%DUAL-PORT%ECC_EN-0";
// @52:2622
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[53]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_A_DOUT[19:1], Z_A_DOUT_TEMPR2_53_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_B_DOUT[19:1], Z_B_DOUT_TEMPR2_53_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__53_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%53%DUAL-PORT%ECC_EN-0";
// @52:2592
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[18]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_A_DOUT[19:1], Z_A_DOUT_TEMPR0_18_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_B_DOUT[19:1], Z_B_DOUT_TEMPR0_18_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__18_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%18%DUAL-PORT%ECC_EN-0";
// @52:2565
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[10]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_A_DOUT[19:1], Z_A_DOUT_TEMPR0_10_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_B_DOUT[19:1], Z_B_DOUT_TEMPR0_10_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__10_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%10%DUAL-PORT%ECC_EN-0";
// @52:2538
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[53]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_A_DOUT[19:1], Z_A_DOUT_TEMPR1_53_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_B_DOUT[19:1], Z_B_DOUT_TEMPR1_53_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__53_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%53%DUAL-PORT%ECC_EN-0";
// @52:2505
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[34]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_A_DOUT[19:1], Z_A_DOUT_TEMPR0_34_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_B_DOUT[19:1], Z_B_DOUT_TEMPR0_34_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__34_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%34%DUAL-PORT%ECC_EN-0";
// @52:2471
  OR4 \OR4_B_DOUT[3]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[3]),
	.A(Z_B_DOUT_TEMPR0_3_),
	.B(Z_B_DOUT_TEMPR1_3_),
	.C(Z_B_DOUT_TEMPR2_3_),
	.D(Z_B_DOUT_TEMPR3_3_)
);
// @52:2468
  OR4 \OR4_B_DOUT[17]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[17]),
	.A(Z_B_DOUT_TEMPR0_17_),
	.B(Z_B_DOUT_TEMPR1_17_),
	.C(Z_B_DOUT_TEMPR2_17_),
	.D(Z_B_DOUT_TEMPR3_17_)
);
// @52:2442
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[52]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_A_DOUT[19:1], Z_A_DOUT_TEMPR2_52_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_B_DOUT[19:1], Z_B_DOUT_TEMPR2_52_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__52_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%52%DUAL-PORT%ECC_EN-0";
// @52:2438
  OR4 \OR4_B_DOUT[26]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[26]),
	.A(Z_B_DOUT_TEMPR0_26_),
	.B(Z_B_DOUT_TEMPR1_26_),
	.C(Z_B_DOUT_TEMPR2_26_),
	.D(Z_B_DOUT_TEMPR3_26_)
);
// @52:2412
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[27]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_A_DOUT[19:1], Z_A_DOUT_TEMPR3_27_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_B_DOUT[19:1], Z_B_DOUT_TEMPR3_27_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__27_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%27%DUAL-PORT%ECC_EN-0";
// @52:2385
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[5]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_A_DOUT[19:1], Z_A_DOUT_TEMPR2_5_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_B_DOUT[19:1], Z_B_DOUT_TEMPR2_5_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__5_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%5%DUAL-PORT%ECC_EN-0";
// @52:2358
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[53]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_A_DOUT[19:1], Z_A_DOUT_TEMPR0_53_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_B_DOUT[19:1], Z_B_DOUT_TEMPR0_53_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__53_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%53%DUAL-PORT%ECC_EN-0";
// @52:2304
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[27]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_A_DOUT[19:1], Z_A_DOUT_TEMPR1_27_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_B_DOUT[19:1], Z_B_DOUT_TEMPR1_27_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__27_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%27%DUAL-PORT%ECC_EN-0";
// @52:2277
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[20]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_A_DOUT[19:1], Z_A_DOUT_TEMPR2_20_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_B_DOUT[19:1], Z_B_DOUT_TEMPR2_20_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__20_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%20%DUAL-PORT%ECC_EN-0";
// @52:2273
  OR4 \OR4_B_DOUT[18]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[18]),
	.A(Z_B_DOUT_TEMPR0_18_),
	.B(Z_B_DOUT_TEMPR1_18_),
	.C(Z_B_DOUT_TEMPR2_18_),
	.D(Z_B_DOUT_TEMPR3_18_)
);
// @52:2220
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[48]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_A_DOUT[19:1], Z_A_DOUT_TEMPR2_48_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_B_DOUT[19:1], Z_B_DOUT_TEMPR2_48_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__48_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%48%DUAL-PORT%ECC_EN-0";
// @52:2193
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[52]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_A_DOUT[19:1], Z_A_DOUT_TEMPR1_52_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_B_DOUT[19:1], Z_B_DOUT_TEMPR1_52_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__52_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%52%DUAL-PORT%ECC_EN-0";
// @52:2166
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[40]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_A_DOUT[19:1], Z_A_DOUT_TEMPR2_40_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_B_DOUT[19:1], Z_B_DOUT_TEMPR2_40_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__40_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%40%DUAL-PORT%ECC_EN-0";
// @52:2139
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[5]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_A_DOUT[19:1], Z_A_DOUT_TEMPR1_5_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_B_DOUT[19:1], Z_B_DOUT_TEMPR1_5_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__5_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%5%DUAL-PORT%ECC_EN-0";
// @52:2135
  OR4 \OR4_B_DOUT[19]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[19]),
	.A(Z_B_DOUT_TEMPR0_19_),
	.B(Z_B_DOUT_TEMPR1_19_),
	.C(Z_B_DOUT_TEMPR2_19_),
	.D(Z_B_DOUT_TEMPR3_19_)
);
// @52:2109
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[56]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_A_DOUT[19:1], Z_A_DOUT_TEMPR2_56_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_B_DOUT[19:1], Z_B_DOUT_TEMPR2_56_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__56_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%56%DUAL-PORT%ECC_EN-0";
// @52:2079
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[55]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_A_DOUT[19:1], Z_A_DOUT_TEMPR2_55_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_B_DOUT[19:1], Z_B_DOUT_TEMPR2_55_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__55_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%55%DUAL-PORT%ECC_EN-0";
// @52:2052
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[34]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_A_DOUT[19:1], Z_A_DOUT_TEMPR3_34_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_B_DOUT[19:1], Z_B_DOUT_TEMPR3_34_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__34_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%34%DUAL-PORT%ECC_EN-0";
// @52:2025
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[56]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_A_DOUT[19:1], Z_A_DOUT_TEMPR1_56_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_B_DOUT[19:1], Z_B_DOUT_TEMPR1_56_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__56_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%56%DUAL-PORT%ECC_EN-0";
// @52:1998
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[55]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_A_DOUT[19:1], Z_A_DOUT_TEMPR1_55_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_B_DOUT[19:1], Z_B_DOUT_TEMPR1_55_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__55_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%55%DUAL-PORT%ECC_EN-0";
// @52:1994
  OR4 \OR4_B_DOUT[37]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[37]),
	.A(Z_B_DOUT_TEMPR0_37_),
	.B(Z_B_DOUT_TEMPR1_37_),
	.C(Z_B_DOUT_TEMPR2_37_),
	.D(Z_B_DOUT_TEMPR3_37_)
);
// @52:1991
  OR4 \OR4_B_DOUT[5]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[5]),
	.A(Z_B_DOUT_TEMPR0_5_),
	.B(Z_B_DOUT_TEMPR1_5_),
	.C(Z_B_DOUT_TEMPR2_5_),
	.D(Z_B_DOUT_TEMPR3_5_)
);
// @52:1965
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[51]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_A_DOUT[19:1], Z_A_DOUT_TEMPR2_51_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_B_DOUT[19:1], Z_B_DOUT_TEMPR2_51_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__51_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%51%DUAL-PORT%ECC_EN-0";
// @52:1938
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[52]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_A_DOUT[19:1], Z_A_DOUT_TEMPR0_52_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_B_DOUT[19:1], Z_B_DOUT_TEMPR0_52_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__52_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%52%DUAL-PORT%ECC_EN-0";
// @52:1884
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[5]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_A_DOUT[19:1], Z_A_DOUT_TEMPR0_5_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_B_DOUT[19:1], Z_B_DOUT_TEMPR0_5_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__5_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%5%DUAL-PORT%ECC_EN-0";
// @52:1853
  OR4 \OR4_B_DOUT[38]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[38]),
	.A(Z_B_DOUT_TEMPR0_38_),
	.B(Z_B_DOUT_TEMPR1_38_),
	.C(Z_B_DOUT_TEMPR2_38_),
	.D(Z_B_DOUT_TEMPR3_38_)
);
// @52:1850
  OR4 \OR4_B_DOUT[43]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[43]),
	.A(Z_B_DOUT_TEMPR0_43_),
	.B(Z_B_DOUT_TEMPR1_43_),
	.C(Z_B_DOUT_TEMPR2_43_),
	.D(Z_B_DOUT_TEMPR3_43_)
);
// @52:1824
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[17]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_A_DOUT[19:1], Z_A_DOUT_TEMPR1_17_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_B_DOUT[19:1], Z_B_DOUT_TEMPR1_17_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__17_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%17%DUAL-PORT%ECC_EN-0";
// @52:1797
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[51]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_A_DOUT[19:1], Z_A_DOUT_TEMPR1_51_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_B_DOUT[19:1], Z_B_DOUT_TEMPR1_51_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__51_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%51%DUAL-PORT%ECC_EN-0";
// @52:1793
  OR4 \OR4_B_DOUT[39]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[39]),
	.A(Z_B_DOUT_TEMPR0_39_),
	.B(Z_B_DOUT_TEMPR1_39_),
	.C(Z_B_DOUT_TEMPR2_39_),
	.D(Z_B_DOUT_TEMPR3_39_)
);
// @52:1767
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[56]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_A_DOUT[19:1], Z_A_DOUT_TEMPR0_56_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_B_DOUT[19:1], Z_B_DOUT_TEMPR0_56_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__56_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%56%DUAL-PORT%ECC_EN-0";
// @52:1740
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[27]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_A_DOUT[19:1], Z_A_DOUT_TEMPR0_27_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_B_DOUT[19:1], Z_B_DOUT_TEMPR0_27_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__27_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%27%DUAL-PORT%ECC_EN-0";
// @52:1713
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[55]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_A_DOUT[19:1], Z_A_DOUT_TEMPR0_55_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_B_DOUT[19:1], Z_B_DOUT_TEMPR0_55_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__55_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%55%DUAL-PORT%ECC_EN-0";
// @52:1709
  OR4 \OR4_B_DOUT[1]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[1]),
	.A(Z_B_DOUT_TEMPR0_1_),
	.B(Z_B_DOUT_TEMPR1_1_),
	.C(Z_B_DOUT_TEMPR2_1_),
	.D(Z_B_DOUT_TEMPR3_1_)
);
// @52:1703
  OR4 \OR4_B_DOUT[53]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[53]),
	.A(Z_B_DOUT_TEMPR0_53_),
	.B(Z_B_DOUT_TEMPR1_53_),
	.C(Z_B_DOUT_TEMPR2_53_),
	.D(Z_B_DOUT_TEMPR3_53_)
);
// @52:1650
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[20]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_A_DOUT[19:1], Z_A_DOUT_TEMPR3_20_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_B_DOUT[19:1], Z_B_DOUT_TEMPR3_20_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__20_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%20%DUAL-PORT%ECC_EN-0";
// @52:1623
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[51]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_A_DOUT[19:1], Z_A_DOUT_TEMPR0_51_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_B_DOUT[19:1], Z_B_DOUT_TEMPR0_51_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__51_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%51%DUAL-PORT%ECC_EN-0";
// @52:1569
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[9]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_A_DOUT[19:1], Z_A_DOUT_TEMPR1_9_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_B_DOUT[19:1], Z_B_DOUT_TEMPR1_9_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__9_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%9%DUAL-PORT%ECC_EN-0";
// @52:1515
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[1]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_A_DOUT[19:1], Z_A_DOUT_TEMPR0_1_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_B_DOUT[19:1], Z_B_DOUT_TEMPR0_1_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @52:1488
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[20]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_A_DOUT[19:1], Z_A_DOUT_TEMPR1_20_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_B_DOUT[19:1], Z_B_DOUT_TEMPR1_20_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__20_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%20%DUAL-PORT%ECC_EN-0";
// @52:1461
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[23]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_A_DOUT[19:1], Z_A_DOUT_TEMPR2_23_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_B_DOUT[19:1], Z_B_DOUT_TEMPR2_23_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__23_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%23%DUAL-PORT%ECC_EN-0";
// @52:1434
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[48]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_A_DOUT[19:1], Z_A_DOUT_TEMPR3_48_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_B_DOUT[19:1], Z_B_DOUT_TEMPR3_48_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__48_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%48%DUAL-PORT%ECC_EN-0";
// @52:1404
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[40]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_A_DOUT[19:1], Z_A_DOUT_TEMPR3_40_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_B_DOUT[19:1], Z_B_DOUT_TEMPR3_40_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__40_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%40%DUAL-PORT%ECC_EN-0";
// @52:1377
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[43]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_A_DOUT[19:1], Z_A_DOUT_TEMPR2_43_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_B_DOUT[19:1], Z_B_DOUT_TEMPR2_43_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__43_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%43%DUAL-PORT%ECC_EN-0";
// @52:1350
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[37]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_A_DOUT[19:1], Z_A_DOUT_TEMPR2_37_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_B_DOUT[19:1], Z_B_DOUT_TEMPR2_37_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__37_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%37%DUAL-PORT%ECC_EN-0";
// @52:1320
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[16]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_A_DOUT[19:1], Z_A_DOUT_TEMPR0_16_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_B_DOUT[19:1], Z_B_DOUT_TEMPR0_16_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__16_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%16%DUAL-PORT%ECC_EN-0";
// @52:1293
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[37]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_A_DOUT[19:1], Z_A_DOUT_TEMPR1_37_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_B_DOUT[19:1], Z_B_DOUT_TEMPR1_37_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__37_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%37%DUAL-PORT%ECC_EN-0";
// @52:1203
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[49]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_A_DOUT[19:1], Z_A_DOUT_TEMPR1_49_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_B_DOUT[19:1], Z_B_DOUT_TEMPR1_49_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__49_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%49%DUAL-PORT%ECC_EN-0";
// @52:1163
  OR4 \OR4_B_DOUT[56]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[56]),
	.A(Z_B_DOUT_TEMPR0_56_),
	.B(Z_B_DOUT_TEMPR1_56_),
	.C(Z_B_DOUT_TEMPR2_56_),
	.D(Z_B_DOUT_TEMPR3_56_)
);
// @52:1160
  OR4 \OR4_B_DOUT[27]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[27]),
	.A(Z_B_DOUT_TEMPR0_27_),
	.B(Z_B_DOUT_TEMPR1_27_),
	.C(Z_B_DOUT_TEMPR2_27_),
	.D(Z_B_DOUT_TEMPR3_27_)
);
// @52:1134
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[22]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_A_DOUT[19:1], Z_A_DOUT_TEMPR2_22_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_B_DOUT[19:1], Z_B_DOUT_TEMPR2_22_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__22_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%22%DUAL-PORT%ECC_EN-0";
// @52:1107
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[11]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_A_DOUT[19:1], Z_A_DOUT_TEMPR0_11_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_B_DOUT[19:1], Z_B_DOUT_TEMPR0_11_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__11_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%11%DUAL-PORT%ECC_EN-0";
// @52:1077
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[18]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_A_DOUT[19:1], Z_A_DOUT_TEMPR1_18_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_B_DOUT[19:1], Z_B_DOUT_TEMPR1_18_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__18_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%18%DUAL-PORT%ECC_EN-0";
// @52:1050
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[2]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_A_DOUT[19:1], Z_A_DOUT_TEMPR2_2_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_B_DOUT[19:1], Z_B_DOUT_TEMPR2_2_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__2_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%2%DUAL-PORT%ECC_EN-0";
// @52:1023
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[10]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_A_DOUT[19:1], Z_A_DOUT_TEMPR1_10_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_B_DOUT[19:1], Z_B_DOUT_TEMPR1_10_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__10_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%10%DUAL-PORT%ECC_EN-0";
// @52:996
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[42]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_A_DOUT[19:1], Z_A_DOUT_TEMPR2_42_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_B_DOUT[19:1], Z_B_DOUT_TEMPR2_42_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__42_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%42%DUAL-PORT%ECC_EN-0";
// @52:970
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[4]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_A_DOUT[19:1], Z_A_DOUT_TEMPR2_4_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_B_DOUT[19:1], Z_B_DOUT_TEMPR2_4_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__4_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%4%DUAL-PORT%ECC_EN-0";
// @52:913
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[20]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_A_DOUT[19:1], Z_A_DOUT_TEMPR0_20_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_B_DOUT[19:1], Z_B_DOUT_TEMPR0_20_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__20_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%20%DUAL-PORT%ECC_EN-0";
// @52:886
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[17]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_A_DOUT[19:1], Z_A_DOUT_TEMPR3_17_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_B_DOUT[19:1], Z_B_DOUT_TEMPR3_17_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__17_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%17%DUAL-PORT%ECC_EN-0";
// @52:856
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[26]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_A_DOUT[19:1], Z_A_DOUT_TEMPR2_26_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_B_DOUT[19:1], Z_B_DOUT_TEMPR2_26_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__26_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%26%DUAL-PORT%ECC_EN-0";
// @52:829
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[25]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_A_DOUT[19:1], Z_A_DOUT_TEMPR2_25_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_B_DOUT[19:1], Z_B_DOUT_TEMPR2_25_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__25_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%25%DUAL-PORT%ECC_EN-0";
// @52:798
  OR4 \OR4_B_DOUT[9]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[9]),
	.A(Z_B_DOUT_TEMPR0_9_),
	.B(Z_B_DOUT_TEMPR1_9_),
	.C(Z_B_DOUT_TEMPR2_9_),
	.D(Z_B_DOUT_TEMPR3_9_)
);
// @52:745
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[23]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_A_DOUT[19:1], Z_A_DOUT_TEMPR3_23_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_B_DOUT[19:1], Z_B_DOUT_TEMPR3_23_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__23_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%23%DUAL-PORT%ECC_EN-0";
// @52:686
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[6]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_A_DOUT[19:1], Z_A_DOUT_TEMPR1_6_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_B_DOUT[19:1], Z_B_DOUT_TEMPR1_6_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__6_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%6%DUAL-PORT%ECC_EN-0";
// @52:632
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[23]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_A_DOUT[19:1], Z_A_DOUT_TEMPR1_23_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_B_DOUT[19:1], Z_B_DOUT_TEMPR1_23_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__23_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%23%DUAL-PORT%ECC_EN-0";
// @52:602
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[21]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_A_DOUT[19:1], Z_A_DOUT_TEMPR2_21_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_B_DOUT[19:1], Z_B_DOUT_TEMPR2_21_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__21_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%21%DUAL-PORT%ECC_EN-0";
// @52:576
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[7]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_A_DOUT[19:1], Z_A_DOUT_TEMPR2_7_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_B_DOUT[19:1], Z_B_DOUT_TEMPR2_7_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__7_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%7%DUAL-PORT%ECC_EN-0";
// @52:549
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[43]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_A_DOUT[19:1], Z_A_DOUT_TEMPR3_43_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_B_DOUT[19:1], Z_B_DOUT_TEMPR3_43_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__43_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%43%DUAL-PORT%ECC_EN-0";
// @52:522
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[38]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_A_DOUT[19:1], Z_A_DOUT_TEMPR2_38_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_B_DOUT[19:1], Z_B_DOUT_TEMPR2_38_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__38_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%38%DUAL-PORT%ECC_EN-0";
// @52:495
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[41]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_A_DOUT[19:1], Z_A_DOUT_TEMPR2_41_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_B_DOUT[19:1], Z_B_DOUT_TEMPR2_41_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__41_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%41%DUAL-PORT%ECC_EN-0";
// @52:464
  OR4 \OR4_B_DOUT[0]  (
	.Y(PF_DPSRAM_C5_0_B_DOUT[0]),
	.A(Z_B_DOUT_TEMPR0_0_),
	.B(Z_B_DOUT_TEMPR1_0_),
	.C(Z_B_DOUT_TEMPR2_0_),
	.D(Z_B_DOUT_TEMPR3_0_)
);
// @52:438
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[38]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_A_DOUT[19:1], Z_A_DOUT_TEMPR1_38_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_B_DOUT[19:1], Z_B_DOUT_TEMPR1_38_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__38_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%38%DUAL-PORT%ECC_EN-0";
// @52:356
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[48]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_A_DOUT[19:1], Z_A_DOUT_TEMPR0_48_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_B_DOUT[19:1], Z_B_DOUT_TEMPR0_48_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__48_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%48%DUAL-PORT%ECC_EN-0";
// @52:330
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[40]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_A_DOUT[19:1], Z_A_DOUT_TEMPR0_40_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_B_DOUT[19:1], Z_B_DOUT_TEMPR0_40_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__40_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%40%DUAL-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM */

module PF_DPSRAM_C5 (
  FIFOs_Reader_0_Sample_RAM_W_Address,
  Output_vector_net_0_0,
  Communication_Builder_0_Sample_RAM_R_Address,
  FIFOs_Reader_0_Sample_RAM_W_Data,
  PF_DPSRAM_C5_0_B_DOUT,
  Clock,
  N_122_i
)
;
input [15:0] FIFOs_Reader_0_Sample_RAM_W_Address ;
input Output_vector_net_0_0 ;
input [15:0] Communication_Builder_0_Sample_RAM_R_Address ;
input [59:0] FIFOs_Reader_0_Sample_RAM_W_Data ;
output [59:0] PF_DPSRAM_C5_0_B_DOUT ;
input Clock ;
input N_122_i ;
wire Output_vector_net_0_0 ;
wire Clock ;
wire N_122_i ;
wire N_4149 ;
wire N_4150 ;
wire N_4151 ;
wire N_4152 ;
wire N_4153 ;
wire N_4154 ;
wire N_4155 ;
wire N_4156 ;
wire N_4157 ;
wire N_4158 ;
wire N_4159 ;
wire N_4160 ;
wire N_4161 ;
wire N_4162 ;
wire N_4163 ;
wire N_4164 ;
wire N_4165 ;
wire N_4166 ;
wire N_4167 ;
wire N_4168 ;
wire N_4169 ;
wire N_4170 ;
wire N_4171 ;
wire N_4172 ;
wire GND ;
wire VCC ;
// @53:143
  PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM PF_DPSRAM_C5_0 (
	.PF_DPSRAM_C5_0_B_DOUT({PF_DPSRAM_C5_0_B_DOUT[59:48], N_4160, N_4159, N_4158, N_4157, PF_DPSRAM_C5_0_B_DOUT[43:32], N_4156, N_4155, N_4154, N_4153, PF_DPSRAM_C5_0_B_DOUT[27:16], N_4152, N_4151, N_4150, N_4149, PF_DPSRAM_C5_0_B_DOUT[11:0]}),
	.FIFOs_Reader_0_Sample_RAM_W_Data({FIFOs_Reader_0_Sample_RAM_W_Data[59:48], N_4172, N_4171, N_4170, N_4169, FIFOs_Reader_0_Sample_RAM_W_Data[43:32], N_4168, N_4167, N_4166, N_4165, FIFOs_Reader_0_Sample_RAM_W_Data[27:16], N_4164, N_4163, N_4162, N_4161, FIFOs_Reader_0_Sample_RAM_W_Data[11:0]}),
	.Communication_Builder_0_Sample_RAM_R_Address(Communication_Builder_0_Sample_RAM_R_Address[15:0]),
	.Output_vector_net_0_0(Output_vector_net_0_0),
	.FIFOs_Reader_0_Sample_RAM_W_Address(FIFOs_Reader_0_Sample_RAM_W_Address[15:0]),
	.N_122_i(N_122_i),
	.Clock(Clock)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_DPSRAM_C5 */

module PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0 (
  PF_DPSRAM_C5_0_0_B_DOUT,
  FIFOs_Reader_0_Sample_RAM_W_Data,
  Communication_Builder_0_Sample_RAM_R_Address,
  Output_vector_net_0_0,
  FIFOs_Reader_0_Sample_RAM_W_Address,
  N_122_i,
  Clock
)
;
output [59:0] PF_DPSRAM_C5_0_0_B_DOUT ;
input [59:0] FIFOs_Reader_0_Sample_RAM_W_Data ;
input [15:0] Communication_Builder_0_Sample_RAM_R_Address ;
input Output_vector_net_0_0 ;
input [15:0] FIFOs_Reader_0_Sample_RAM_W_Address ;
input N_122_i ;
input Clock ;
wire Output_vector_net_0_0 ;
wire N_122_i ;
wire Clock ;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_B_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_A_DOUT_0;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_B_DOUT_0;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire GND ;
wire Z_A_DOUT_TEMPR3_22_ ;
wire VCC ;
wire Z_B_DOUT_TEMPR3_22_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__22_ ;
wire Z_A_DOUT_TEMPR3_2_ ;
wire Z_B_DOUT_TEMPR3_2_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__2_ ;
wire Z_A_DOUT_TEMPR3_57_ ;
wire Z_B_DOUT_TEMPR3_57_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__57_ ;
wire Z_BLKX1_0_ ;
wire Z_A_DOUT_TEMPR1_22_ ;
wire Z_BLKY1_0_ ;
wire Z_B_DOUT_TEMPR1_22_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__22_ ;
wire Z_A_DOUT_TEMPR1_2_ ;
wire Z_B_DOUT_TEMPR1_2_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__2_ ;
wire Z_A_DOUT_TEMPR3_42_ ;
wire Z_B_DOUT_TEMPR3_42_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__42_ ;
wire Z_A_DOUT_TEMPR3_4_ ;
wire Z_B_DOUT_TEMPR3_4_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__4_ ;
wire Z_A_DOUT_TEMPR1_0_ ;
wire Z_B_DOUT_TEMPR1_0_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__0_ ;
wire Z_A_DOUT_TEMPR3_26_ ;
wire Z_B_DOUT_TEMPR3_26_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__26_ ;
wire Z_A_DOUT_TEMPR3_18_ ;
wire Z_B_DOUT_TEMPR3_18_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__18_ ;
wire Z_BLKX0_0_ ;
wire Z_A_DOUT_TEMPR0_23_ ;
wire Z_BLKY0_0_ ;
wire Z_B_DOUT_TEMPR0_23_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__23_ ;
wire Z_A_DOUT_TEMPR3_25_ ;
wire Z_B_DOUT_TEMPR3_25_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__25_ ;
wire Z_A_DOUT_TEMPR3_10_ ;
wire Z_B_DOUT_TEMPR3_10_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__10_ ;
wire Z_A_DOUT_TEMPR1_26_ ;
wire Z_B_DOUT_TEMPR1_26_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__26_ ;
wire Z_A_DOUT_TEMPR1_25_ ;
wire Z_B_DOUT_TEMPR1_25_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__25_ ;
wire Z_A_DOUT_TEMPR2_59_ ;
wire Z_B_DOUT_TEMPR2_59_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__59_ ;
wire Z_A_DOUT_TEMPR0_37_ ;
wire Z_B_DOUT_TEMPR0_37_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__37_ ;
wire Z_A_DOUT_TEMPR2_17_ ;
wire Z_B_DOUT_TEMPR2_17_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__17_ ;
wire Z_B_DOUT_TEMPR0_48_ ;
wire Z_B_DOUT_TEMPR1_48_ ;
wire Z_B_DOUT_TEMPR2_48_ ;
wire Z_B_DOUT_TEMPR3_48_ ;
wire Z_A_DOUT_TEMPR3_7_ ;
wire Z_B_DOUT_TEMPR3_7_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__7_ ;
wire Z_A_DOUT_TEMPR3_21_ ;
wire Z_B_DOUT_TEMPR3_21_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__21_ ;
wire Z_A_DOUT_TEMPR1_59_ ;
wire Z_B_DOUT_TEMPR1_59_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__59_ ;
wire Z_B_DOUT_TEMPR0_49_ ;
wire Z_B_DOUT_TEMPR1_49_ ;
wire Z_B_DOUT_TEMPR2_49_ ;
wire Z_B_DOUT_TEMPR3_49_ ;
wire Z_A_DOUT_TEMPR1_21_ ;
wire Z_B_DOUT_TEMPR1_21_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__21_ ;
wire Z_B_DOUT_TEMPR0_57_ ;
wire Z_B_DOUT_TEMPR1_57_ ;
wire Z_B_DOUT_TEMPR2_57_ ;
wire Z_A_DOUT_TEMPR3_41_ ;
wire Z_B_DOUT_TEMPR3_41_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__41_ ;
wire Z_A_DOUT_TEMPR1_8_ ;
wire Z_B_DOUT_TEMPR1_8_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__8_ ;
wire Z_A_DOUT_TEMPR1_1_ ;
wire Z_B_DOUT_TEMPR1_1_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__1_ ;
wire Z_A_DOUT_TEMPR2_33_ ;
wire Z_B_DOUT_TEMPR2_33_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__33_ ;
wire Z_A_DOUT_TEMPR0_22_ ;
wire Z_B_DOUT_TEMPR0_22_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__22_ ;
wire Z_A_DOUT_TEMPR0_2_ ;
wire Z_B_DOUT_TEMPR0_2_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__2_ ;
wire Z_B_DOUT_TEMPR0_58_ ;
wire Z_B_DOUT_TEMPR1_58_ ;
wire Z_B_DOUT_TEMPR2_58_ ;
wire Z_B_DOUT_TEMPR3_58_ ;
wire Z_A_DOUT_TEMPR1_33_ ;
wire Z_B_DOUT_TEMPR1_33_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__33_ ;
wire Z_A_DOUT_TEMPR3_37_ ;
wire Z_B_DOUT_TEMPR3_37_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__37_ ;
wire Z_A_DOUT_TEMPR1_16_ ;
wire Z_B_DOUT_TEMPR1_16_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__16_ ;
wire Z_B_DOUT_TEMPR0_59_ ;
wire Z_B_DOUT_TEMPR3_59_ ;
wire Z_A_DOUT_TEMPR0_59_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__59_ ;
wire Z_A_DOUT_TEMPR0_43_ ;
wire Z_B_DOUT_TEMPR0_43_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__43_ ;
wire Z_A_DOUT_TEMPR0_26_ ;
wire Z_B_DOUT_TEMPR0_26_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__26_ ;
wire Z_B_DOUT_TEMPR0_7_ ;
wire Z_B_DOUT_TEMPR1_7_ ;
wire Z_B_DOUT_TEMPR2_7_ ;
wire Z_A_DOUT_TEMPR0_25_ ;
wire Z_B_DOUT_TEMPR0_25_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__25_ ;
wire Z_A_DOUT_TEMPR3_58_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__58_ ;
wire Z_A_DOUT_TEMPR3_50_ ;
wire Z_B_DOUT_TEMPR3_50_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__50_ ;
wire Z_A_DOUT_TEMPR3_6_ ;
wire Z_B_DOUT_TEMPR3_6_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__6_ ;
wire Z_B_DOUT_TEMPR0_11_ ;
wire Z_B_DOUT_TEMPR1_11_ ;
wire Z_B_DOUT_TEMPR2_11_ ;
wire Z_B_DOUT_TEMPR3_11_ ;
wire Z_A_DOUT_TEMPR1_11_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__11_ ;
wire Z_A_DOUT_TEMPR2_32_ ;
wire Z_B_DOUT_TEMPR2_32_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__32_ ;
wire Z_A_DOUT_TEMPR2_54_ ;
wire Z_B_DOUT_TEMPR2_54_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__54_ ;
wire Z_A_DOUT_TEMPR2_3_ ;
wire Z_B_DOUT_TEMPR2_3_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__3_ ;
wire Z_A_DOUT_TEMPR0_21_ ;
wire Z_B_DOUT_TEMPR0_21_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__21_ ;
wire Z_A_DOUT_TEMPR1_32_ ;
wire Z_B_DOUT_TEMPR1_32_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__32_ ;
wire Z_A_DOUT_TEMPR1_3_ ;
wire Z_B_DOUT_TEMPR1_3_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__3_ ;
wire Z_A_DOUT_TEMPR1_54_ ;
wire Z_B_DOUT_TEMPR1_54_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__54_ ;
wire Z_A_DOUT_TEMPR2_36_ ;
wire Z_B_DOUT_TEMPR2_36_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__36_ ;
wire Z_A_DOUT_TEMPR0_42_ ;
wire Z_B_DOUT_TEMPR0_42_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__42_ ;
wire Z_A_DOUT_TEMPR0_38_ ;
wire Z_B_DOUT_TEMPR0_38_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__38_ ;
wire Z_A_DOUT_TEMPR2_18_ ;
wire Z_B_DOUT_TEMPR2_18_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__18_ ;
wire Z_A_DOUT_TEMPR0_4_ ;
wire Z_B_DOUT_TEMPR0_4_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__4_ ;
wire Z_A_DOUT_TEMPR2_35_ ;
wire Z_B_DOUT_TEMPR2_35_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__35_ ;
wire Z_A_DOUT_TEMPR2_10_ ;
wire Z_B_DOUT_TEMPR2_10_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__10_ ;
wire Z_A_DOUT_TEMPR0_19_ ;
wire Z_B_DOUT_TEMPR0_19_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__19_ ;
wire Z_A_DOUT_TEMPR0_8_ ;
wire Z_B_DOUT_TEMPR0_8_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__8_ ;
wire Z_A_DOUT_TEMPR1_36_ ;
wire Z_B_DOUT_TEMPR1_36_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__36_ ;
wire Z_B_DOUT_TEMPR0_32_ ;
wire Z_B_DOUT_TEMPR3_32_ ;
wire Z_A_DOUT_TEMPR1_35_ ;
wire Z_B_DOUT_TEMPR1_35_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__35_ ;
wire Z_A_DOUT_TEMPR2_6_ ;
wire Z_B_DOUT_TEMPR2_6_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__6_ ;
wire Z_B_DOUT_TEMPR0_6_ ;
wire Z_B_DOUT_TEMPR1_6_ ;
wire Z_A_DOUT_TEMPR1_7_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__7_ ;
wire Z_A_DOUT_TEMPR0_54_ ;
wire Z_B_DOUT_TEMPR0_54_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__54_ ;
wire Z_A_DOUT_TEMPR3_1_ ;
wire Z_B_DOUT_TEMPR3_1_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__1_ ;
wire Z_A_DOUT_TEMPR3_38_ ;
wire Z_B_DOUT_TEMPR3_38_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__38_ ;
wire Z_A_DOUT_TEMPR0_41_ ;
wire Z_B_DOUT_TEMPR0_41_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__41_ ;
wire Z_A_DOUT_TEMPR3_16_ ;
wire Z_B_DOUT_TEMPR3_16_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__16_ ;
wire Z_B_DOUT_TEMPR0_34_ ;
wire Z_B_DOUT_TEMPR1_34_ ;
wire Z_B_DOUT_TEMPR2_34_ ;
wire Z_B_DOUT_TEMPR3_34_ ;
wire Z_A_DOUT_TEMPR3_53_ ;
wire Z_B_DOUT_TEMPR3_53_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__53_ ;
wire Z_A_DOUT_TEMPR2_49_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__49_ ;
wire Z_B_DOUT_TEMPR2_2_ ;
wire Z_A_DOUT_TEMPR2_8_ ;
wire Z_B_DOUT_TEMPR2_8_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__8_ ;
wire Z_A_DOUT_TEMPR3_11_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__11_ ;
wire Z_A_DOUT_TEMPR0_6_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__6_ ;
wire Z_A_DOUT_TEMPR0_33_ ;
wire Z_B_DOUT_TEMPR0_33_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__33_ ;
wire Z_A_DOUT_TEMPR3_52_ ;
wire Z_B_DOUT_TEMPR3_52_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__52_ ;
wire Z_A_DOUT_TEMPR3_5_ ;
wire Z_B_DOUT_TEMPR3_5_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__5_ ;
wire Z_B_DOUT_TEMPR2_22_ ;
wire Z_B_DOUT_TEMPR2_21_ ;
wire Z_A_DOUT_TEMPR3_56_ ;
wire Z_B_DOUT_TEMPR3_56_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__56_ ;
wire Z_A_DOUT_TEMPR3_55_ ;
wire Z_B_DOUT_TEMPR3_55_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__55_ ;
wire Z_A_DOUT_TEMPR2_24_ ;
wire Z_B_DOUT_TEMPR2_24_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__24_ ;
wire Z_A_DOUT_TEMPR3_33_ ;
wire Z_B_DOUT_TEMPR3_33_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__33_ ;
wire Z_A_DOUT_TEMPR2_9_ ;
wire Z_B_DOUT_TEMPR2_9_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__9_ ;
wire Z_A_DOUT_TEMPR0_32_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__32_ ;
wire Z_A_DOUT_TEMPR0_3_ ;
wire Z_B_DOUT_TEMPR0_3_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__3_ ;
wire Z_B_DOUT_TEMPR0_10_ ;
wire Z_B_DOUT_TEMPR1_10_ ;
wire Z_A_DOUT_TEMPR2_1_ ;
wire Z_B_DOUT_TEMPR2_1_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__1_ ;
wire Z_B_DOUT_TEMPR0_35_ ;
wire Z_B_DOUT_TEMPR3_35_ ;
wire Z_A_DOUT_TEMPR3_49_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__49_ ;
wire Z_A_DOUT_TEMPR3_51_ ;
wire Z_B_DOUT_TEMPR3_51_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__51_ ;
wire Z_B_DOUT_TEMPR0_24_ ;
wire Z_B_DOUT_TEMPR1_24_ ;
wire Z_B_DOUT_TEMPR3_24_ ;
wire Z_A_DOUT_TEMPR0_36_ ;
wire Z_B_DOUT_TEMPR0_36_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__36_ ;
wire Z_A_DOUT_TEMPR2_16_ ;
wire Z_B_DOUT_TEMPR2_16_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__16_ ;
wire Z_A_DOUT_TEMPR0_35_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__35_ ;
wire Z_B_DOUT_TEMPR3_8_ ;
wire Z_B_DOUT_TEMPR1_4_ ;
wire Z_B_DOUT_TEMPR2_4_ ;
wire Z_A_DOUT_TEMPR3_32_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__32_ ;
wire Z_A_DOUT_TEMPR3_3_ ;
wire Z_B_DOUT_TEMPR3_3_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__3_ ;
wire Z_A_DOUT_TEMPR0_7_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__7_ ;
wire Z_A_DOUT_TEMPR2_11_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__11_ ;
wire Z_A_DOUT_TEMPR3_0_ ;
wire Z_B_DOUT_TEMPR3_0_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__0_ ;
wire Z_A_DOUT_TEMPR1_19_ ;
wire Z_B_DOUT_TEMPR1_19_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__19_ ;
wire Z_A_DOUT_TEMPR3_36_ ;
wire Z_B_DOUT_TEMPR3_36_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__36_ ;
wire Z_A_DOUT_TEMPR3_35_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__35_ ;
wire Z_A_DOUT_TEMPR3_24_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__24_ ;
wire Z_A_DOUT_TEMPR1_24_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__24_ ;
wire Z_A_DOUT_TEMPR1_48_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__48_ ;
wire Z_A_DOUT_TEMPR1_40_ ;
wire Z_B_DOUT_TEMPR1_40_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__40_ ;
wire Z_B_DOUT_TEMPR1_42_ ;
wire Z_B_DOUT_TEMPR2_42_ ;
wire Z_B_DOUT_TEMPR1_41_ ;
wire Z_B_DOUT_TEMPR2_41_ ;
wire Z_A_DOUT_TEMPR2_39_ ;
wire Z_B_DOUT_TEMPR2_39_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__39_ ;
wire Z_B_DOUT_TEMPR2_25_ ;
wire Z_A_DOUT_TEMPR1_39_ ;
wire Z_B_DOUT_TEMPR1_39_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__39_ ;
wire Z_B_DOUT_TEMPR0_52_ ;
wire Z_B_DOUT_TEMPR1_52_ ;
wire Z_B_DOUT_TEMPR2_52_ ;
wire Z_A_DOUT_TEMPR2_57_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__57_ ;
wire Z_A_DOUT_TEMPR0_49_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__49_ ;
wire Z_B_DOUT_TEMPR0_51_ ;
wire Z_B_DOUT_TEMPR1_51_ ;
wire Z_B_DOUT_TEMPR2_51_ ;
wire Z_A_DOUT_TEMPR1_57_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__57_ ;
wire Z_A_DOUT_TEMPR0_9_ ;
wire Z_B_DOUT_TEMPR0_9_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__9_ ;
wire Z_A_DOUT_TEMPR0_24_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__24_ ;
wire Z_B_DOUT_TEMPR0_20_ ;
wire Z_B_DOUT_TEMPR1_20_ ;
wire Z_B_DOUT_TEMPR2_20_ ;
wire Z_B_DOUT_TEMPR3_20_ ;
wire Z_A_DOUT_TEMPR3_19_ ;
wire Z_B_DOUT_TEMPR3_19_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__19_ ;
wire Z_B_DOUT_TEMPR3_54_ ;
wire Z_A_DOUT_TEMPR0_57_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__57_ ;
wire Z_A_DOUT_TEMPR1_43_ ;
wire Z_B_DOUT_TEMPR1_43_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__43_ ;
wire Z_A_DOUT_TEMPR2_34_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__34_ ;
wire Z_A_DOUT_TEMPR1_34_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__34_ ;
wire Z_B_DOUT_TEMPR0_16_ ;
wire Z_A_DOUT_TEMPR2_58_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__58_ ;
wire Z_A_DOUT_TEMPR2_50_ ;
wire Z_B_DOUT_TEMPR2_50_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__50_ ;
wire Z_A_DOUT_TEMPR0_17_ ;
wire Z_B_DOUT_TEMPR0_17_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__17_ ;
wire Z_A_DOUT_TEMPR1_42_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__42_ ;
wire Z_A_DOUT_TEMPR1_58_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__58_ ;
wire Z_A_DOUT_TEMPR1_4_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__4_ ;
wire Z_A_DOUT_TEMPR3_59_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__59_ ;
wire Z_A_DOUT_TEMPR1_50_ ;
wire Z_B_DOUT_TEMPR1_50_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__50_ ;
wire Z_A_DOUT_TEMPR2_0_ ;
wire Z_B_DOUT_TEMPR2_0_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__0_ ;
wire Z_B_DOUT_TEMPR0_55_ ;
wire Z_B_DOUT_TEMPR1_55_ ;
wire Z_B_DOUT_TEMPR2_55_ ;
wire Z_A_DOUT_TEMPR3_9_ ;
wire Z_B_DOUT_TEMPR3_9_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__9_ ;
wire Z_A_DOUT_TEMPR0_58_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__58_ ;
wire Z_A_DOUT_TEMPR0_50_ ;
wire Z_B_DOUT_TEMPR0_50_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__50_ ;
wire Z_A_DOUT_TEMPR0_39_ ;
wire Z_B_DOUT_TEMPR0_39_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__39_ ;
wire Z_A_DOUT_TEMPR2_19_ ;
wire Z_B_DOUT_TEMPR2_19_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__19_ ;
wire Z_A_DOUT_TEMPR2_27_ ;
wire Z_B_DOUT_TEMPR2_27_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__27_ ;
wire Z_B_DOUT_TEMPR0_40_ ;
wire Z_B_DOUT_TEMPR2_40_ ;
wire Z_B_DOUT_TEMPR3_40_ ;
wire Z_A_DOUT_TEMPR1_41_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__41_ ;
wire Z_A_DOUT_TEMPR3_8_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__8_ ;
wire Z_A_DOUT_TEMPR0_0_ ;
wire Z_B_DOUT_TEMPR0_0_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__0_ ;
wire Z_B_DOUT_TEMPR1_23_ ;
wire Z_B_DOUT_TEMPR2_23_ ;
wire Z_B_DOUT_TEMPR3_23_ ;
wire Z_A_DOUT_TEMPR3_39_ ;
wire Z_B_DOUT_TEMPR3_39_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__39_ ;
wire Z_A_DOUT_TEMPR3_54_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__54_ ;
wire Z_A_DOUT_TEMPR2_53_ ;
wire Z_B_DOUT_TEMPR2_53_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__53_ ;
wire Z_A_DOUT_TEMPR0_18_ ;
wire Z_B_DOUT_TEMPR0_18_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__18_ ;
wire Z_A_DOUT_TEMPR0_10_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__10_ ;
wire Z_A_DOUT_TEMPR1_53_ ;
wire Z_B_DOUT_TEMPR1_53_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__53_ ;
wire Z_A_DOUT_TEMPR0_34_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__34_ ;
wire Z_B_DOUT_TEMPR1_17_ ;
wire Z_B_DOUT_TEMPR3_17_ ;
wire Z_A_DOUT_TEMPR2_52_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__52_ ;
wire Z_B_DOUT_TEMPR2_26_ ;
wire Z_A_DOUT_TEMPR3_27_ ;
wire Z_B_DOUT_TEMPR3_27_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__27_ ;
wire Z_A_DOUT_TEMPR2_5_ ;
wire Z_B_DOUT_TEMPR2_5_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__5_ ;
wire Z_A_DOUT_TEMPR0_53_ ;
wire Z_B_DOUT_TEMPR0_53_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__53_ ;
wire Z_A_DOUT_TEMPR1_27_ ;
wire Z_B_DOUT_TEMPR1_27_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__27_ ;
wire Z_A_DOUT_TEMPR2_20_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__20_ ;
wire Z_B_DOUT_TEMPR1_18_ ;
wire Z_A_DOUT_TEMPR2_48_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__48_ ;
wire Z_A_DOUT_TEMPR1_52_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__52_ ;
wire Z_A_DOUT_TEMPR2_40_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__40_ ;
wire Z_A_DOUT_TEMPR1_5_ ;
wire Z_B_DOUT_TEMPR1_5_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__5_ ;
wire Z_A_DOUT_TEMPR2_56_ ;
wire Z_B_DOUT_TEMPR2_56_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__56_ ;
wire Z_A_DOUT_TEMPR2_55_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__55_ ;
wire Z_A_DOUT_TEMPR3_34_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__34_ ;
wire Z_A_DOUT_TEMPR1_56_ ;
wire Z_B_DOUT_TEMPR1_56_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__56_ ;
wire Z_A_DOUT_TEMPR1_55_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__55_ ;
wire Z_B_DOUT_TEMPR1_37_ ;
wire Z_B_DOUT_TEMPR2_37_ ;
wire Z_B_DOUT_TEMPR0_5_ ;
wire Z_A_DOUT_TEMPR2_51_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__51_ ;
wire Z_A_DOUT_TEMPR0_52_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__52_ ;
wire Z_A_DOUT_TEMPR0_5_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__5_ ;
wire Z_B_DOUT_TEMPR1_38_ ;
wire Z_B_DOUT_TEMPR2_38_ ;
wire Z_B_DOUT_TEMPR2_43_ ;
wire Z_B_DOUT_TEMPR3_43_ ;
wire Z_A_DOUT_TEMPR1_17_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__17_ ;
wire Z_A_DOUT_TEMPR1_51_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__51_ ;
wire Z_A_DOUT_TEMPR0_56_ ;
wire Z_B_DOUT_TEMPR0_56_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__56_ ;
wire Z_A_DOUT_TEMPR0_27_ ;
wire Z_B_DOUT_TEMPR0_27_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__27_ ;
wire Z_A_DOUT_TEMPR0_55_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__55_ ;
wire Z_B_DOUT_TEMPR0_1_ ;
wire Z_A_DOUT_TEMPR3_20_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__20_ ;
wire Z_A_DOUT_TEMPR0_51_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__51_ ;
wire Z_A_DOUT_TEMPR1_9_ ;
wire Z_B_DOUT_TEMPR1_9_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__9_ ;
wire Z_A_DOUT_TEMPR0_1_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__1_ ;
wire Z_A_DOUT_TEMPR1_20_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__20_ ;
wire Z_A_DOUT_TEMPR2_23_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__23_ ;
wire Z_A_DOUT_TEMPR3_48_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__48_ ;
wire Z_A_DOUT_TEMPR3_40_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__40_ ;
wire Z_A_DOUT_TEMPR2_43_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__43_ ;
wire Z_A_DOUT_TEMPR2_37_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__37_ ;
wire Z_A_DOUT_TEMPR0_16_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__16_ ;
wire Z_A_DOUT_TEMPR1_37_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__37_ ;
wire Z_A_DOUT_TEMPR1_49_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__49_ ;
wire Z_A_DOUT_TEMPR2_22_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__22_ ;
wire Z_A_DOUT_TEMPR0_11_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__11_ ;
wire Z_A_DOUT_TEMPR1_18_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__18_ ;
wire Z_A_DOUT_TEMPR2_2_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__2_ ;
wire Z_A_DOUT_TEMPR1_10_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__10_ ;
wire Z_A_DOUT_TEMPR2_42_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__42_ ;
wire Z_A_DOUT_TEMPR2_4_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__4_ ;
wire Z_A_DOUT_TEMPR0_20_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__20_ ;
wire Z_A_DOUT_TEMPR3_17_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__17_ ;
wire Z_A_DOUT_TEMPR2_26_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__26_ ;
wire Z_A_DOUT_TEMPR2_25_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__25_ ;
wire Z_A_DOUT_TEMPR3_23_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__23_ ;
wire Z_A_DOUT_TEMPR1_6_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__6_ ;
wire Z_A_DOUT_TEMPR1_23_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__23_ ;
wire Z_A_DOUT_TEMPR2_21_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__21_ ;
wire Z_A_DOUT_TEMPR2_7_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__7_ ;
wire Z_A_DOUT_TEMPR3_43_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_3__43_ ;
wire Z_A_DOUT_TEMPR2_38_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__38_ ;
wire Z_A_DOUT_TEMPR2_41_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_2__41_ ;
wire Z_A_DOUT_TEMPR1_38_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_1__38_ ;
wire Z_A_DOUT_TEMPR0_48_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__48_ ;
wire Z_A_DOUT_TEMPR0_40_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_SB_CORRECT_0 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__40_ ;
// @52:7597
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[22]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_22_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_22_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__22_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%22%DUAL-PORT%ECC_EN-0";
// @52:7570
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[2]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_2_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_2_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__2_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%2%DUAL-PORT%ECC_EN-0";
// @52:7543
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[57]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_57_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_57_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__57_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%57%DUAL-PORT%ECC_EN-0";
// @52:7462
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[22]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_22_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_22_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__22_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%22%DUAL-PORT%ECC_EN-0";
// @52:7435
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[2]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_2_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_2_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__2_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%2%DUAL-PORT%ECC_EN-0";
// @52:7405
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[42]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_42_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_42_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__42_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%42%DUAL-PORT%ECC_EN-0";
// @52:7348
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[4]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_4_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_4_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__4_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%4%DUAL-PORT%ECC_EN-0";
// @52:7321
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[0]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_0_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_0_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__0_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%0%DUAL-PORT%ECC_EN-0";
// @52:7294
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[26]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_26_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_26_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__26_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%26%DUAL-PORT%ECC_EN-0";
// @52:7264
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[18]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_18_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_18_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__18_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%18%DUAL-PORT%ECC_EN-0";
// @52:7237
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[23]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_23_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_23_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__23_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%23%DUAL-PORT%ECC_EN-0";
// @52:7210
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[25]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_25_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_25_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__25_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%25%DUAL-PORT%ECC_EN-0";
// @52:7183
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[10]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_10_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_10_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__10_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%10%DUAL-PORT%ECC_EN-0";
// @52:7153
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[26]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_26_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_26_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__26_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%26%DUAL-PORT%ECC_EN-0";
// @52:7099
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[25]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_25_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_25_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__25_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%25%DUAL-PORT%ECC_EN-0";
// @52:7069
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[59]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_59_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_59_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__59_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%59%DUAL-PORT%ECC_EN-0";
// @52:7012
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[37]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_37_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_37_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__37_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%37%DUAL-PORT%ECC_EN-0";
// @52:6985
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[17]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_17_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_17_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__17_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%17%DUAL-PORT%ECC_EN-0";
// @52:6978
  OR4 \OR4_B_DOUT[48]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[48]),
	.A(Z_B_DOUT_TEMPR0_48_),
	.B(Z_B_DOUT_TEMPR1_48_),
	.C(Z_B_DOUT_TEMPR2_48_),
	.D(Z_B_DOUT_TEMPR3_48_)
);
// @52:6952
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[7]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_7_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_7_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__7_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%7%DUAL-PORT%ECC_EN-0";
// @52:6925
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[21]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_21_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_21_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__21_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%21%DUAL-PORT%ECC_EN-0";
// @52:6871
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[59]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_59_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_59_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__59_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%59%DUAL-PORT%ECC_EN-0";
// @52:6861
  OR4 \OR4_B_DOUT[49]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[49]),
	.A(Z_B_DOUT_TEMPR0_49_),
	.B(Z_B_DOUT_TEMPR1_49_),
	.C(Z_B_DOUT_TEMPR2_49_),
	.D(Z_B_DOUT_TEMPR3_49_)
);
// @52:6835
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[21]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_21_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_21_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__21_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%21%DUAL-PORT%ECC_EN-0";
// @52:6831
  OR4 \OR4_B_DOUT[57]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[57]),
	.A(Z_B_DOUT_TEMPR0_57_),
	.B(Z_B_DOUT_TEMPR1_57_),
	.C(Z_B_DOUT_TEMPR2_57_),
	.D(Z_B_DOUT_TEMPR3_57_)
);
// @52:6778
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[41]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_41_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_41_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__41_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%41%DUAL-PORT%ECC_EN-0";
// @52:6751
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[8]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_8_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_8_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__8_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%8%DUAL-PORT%ECC_EN-0";
// @52:6724
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[1]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_1_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_1_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__1_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%1%DUAL-PORT%ECC_EN-0";
// @52:6694
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[33]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_33_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_33_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__33_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%33%DUAL-PORT%ECC_EN-0";
// @52:6664
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[22]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_22_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_22_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__22_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%22%DUAL-PORT%ECC_EN-0";
// @52:6637
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[2]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_2_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_2_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__2_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @52:6633
  OR4 \OR4_B_DOUT[58]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[58]),
	.A(Z_B_DOUT_TEMPR0_58_),
	.B(Z_B_DOUT_TEMPR1_58_),
	.C(Z_B_DOUT_TEMPR2_58_),
	.D(Z_B_DOUT_TEMPR3_58_)
);
// @52:6607
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[33]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_33_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_33_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__33_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%33%DUAL-PORT%ECC_EN-0";
// @52:6580
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[37]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_37_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_37_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__37_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%37%DUAL-PORT%ECC_EN-0";
// @52:6553
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[16]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_16_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_16_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__16_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%16%DUAL-PORT%ECC_EN-0";
// @52:6549
  OR4 \OR4_B_DOUT[59]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[59]),
	.A(Z_B_DOUT_TEMPR0_59_),
	.B(Z_B_DOUT_TEMPR1_59_),
	.C(Z_B_DOUT_TEMPR2_59_),
	.D(Z_B_DOUT_TEMPR3_59_)
);
// @52:6469
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[59]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_59_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_59_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__59_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%59%DUAL-PORT%ECC_EN-0";
// @52:6442
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[43]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_43_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_43_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__43_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%43%DUAL-PORT%ECC_EN-0";
// @52:6415
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[26]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_26_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_26_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__26_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%26%DUAL-PORT%ECC_EN-0";
// @52:6411
  OR4 \OR4_B_DOUT[7]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[7]),
	.A(Z_B_DOUT_TEMPR0_7_),
	.B(Z_B_DOUT_TEMPR1_7_),
	.C(Z_B_DOUT_TEMPR2_7_),
	.D(Z_B_DOUT_TEMPR3_7_)
);
// @52:6385
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[25]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_25_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_25_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__25_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%25%DUAL-PORT%ECC_EN-0";
// @52:6355
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[58]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_58_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_58_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__58_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%58%DUAL-PORT%ECC_EN-0";
// @52:6295
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[50]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_50_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_50_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__50_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%50%DUAL-PORT%ECC_EN-0";
// @52:6241
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[6]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_6_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_6_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__6_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%6%DUAL-PORT%ECC_EN-0";
// @52:6237
  OR4 \OR4_B_DOUT[11]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[11]),
	.A(Z_B_DOUT_TEMPR0_11_),
	.B(Z_B_DOUT_TEMPR1_11_),
	.C(Z_B_DOUT_TEMPR2_11_),
	.D(Z_B_DOUT_TEMPR3_11_)
);
// @52:6211
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[11]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_11_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_11_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__11_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%11%DUAL-PORT%ECC_EN-0";
// @52:6184
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[32]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_32_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_32_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__32_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%32%DUAL-PORT%ECC_EN-0";
// @52:6157
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[54]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_54_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_54_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__54_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%54%DUAL-PORT%ECC_EN-0";
// @52:6130
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[3]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_3_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_3_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__3_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%3%DUAL-PORT%ECC_EN-0";
// @52:6076
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[21]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_21_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_21_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__21_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%21%DUAL-PORT%ECC_EN-0";
// @52:6049
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[32]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_32_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_32_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__32_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%32%DUAL-PORT%ECC_EN-0";
// @52:6022
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[3]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_3_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_3_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__3_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%3%DUAL-PORT%ECC_EN-0";
// @52:5995
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[54]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_54_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_54_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__54_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%54%DUAL-PORT%ECC_EN-0";
// @52:5965
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[36]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_36_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_36_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__36_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%36%DUAL-PORT%ECC_EN-0";
// @52:5938
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[42]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_42_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_42_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__42_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%42%DUAL-PORT%ECC_EN-0";
// @52:5911
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[38]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_38_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_38_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__38_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%38%DUAL-PORT%ECC_EN-0";
// @52:5884
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[18]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_18_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_18_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__18_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%18%DUAL-PORT%ECC_EN-0";
// @52:5857
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[4]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_4_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_4_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__4_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%4%DUAL-PORT%ECC_EN-0";
// @52:5803
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[35]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_35_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_35_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__35_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%35%DUAL-PORT%ECC_EN-0";
// @52:5776
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[10]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_10_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_10_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__10_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%10%DUAL-PORT%ECC_EN-0";
// @52:5749
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[19]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_19_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_19_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__19_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%19%DUAL-PORT%ECC_EN-0";
// @52:5722
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[8]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_8_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_8_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__8_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%8%DUAL-PORT%ECC_EN-0";
// @52:5695
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[36]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_36_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_36_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__36_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%36%DUAL-PORT%ECC_EN-0";
// @52:5688
  OR4 \OR4_B_DOUT[32]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[32]),
	.A(Z_B_DOUT_TEMPR0_32_),
	.B(Z_B_DOUT_TEMPR1_32_),
	.C(Z_B_DOUT_TEMPR2_32_),
	.D(Z_B_DOUT_TEMPR3_32_)
);
// @52:5635
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[35]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_35_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_35_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__35_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%35%DUAL-PORT%ECC_EN-0";
// @52:5581
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[6]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_6_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_6_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__6_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%6%DUAL-PORT%ECC_EN-0";
// @52:5577
  OR4 \OR4_B_DOUT[6]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[6]),
	.A(Z_B_DOUT_TEMPR0_6_),
	.B(Z_B_DOUT_TEMPR1_6_),
	.C(Z_B_DOUT_TEMPR2_6_),
	.D(Z_B_DOUT_TEMPR3_6_)
);
// @52:5549
  INV \INVBLKY1[0]  (
	.Y(Z_BLKY1_0_),
	.A(Communication_Builder_0_Sample_RAM_R_Address[15])
);
// @52:5493
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[7]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_7_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_7_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__7_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%7%DUAL-PORT%ECC_EN-0";
// @52:5439
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[54]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_54_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_54_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__54_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%54%DUAL-PORT%ECC_EN-0";
// @52:5385
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[1]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_1_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_1_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__1_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%1%DUAL-PORT%ECC_EN-0";
// @52:5328
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[38]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_38_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_38_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__38_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%38%DUAL-PORT%ECC_EN-0";
// @52:5241
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[41]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_41_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_41_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__41_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%41%DUAL-PORT%ECC_EN-0";
// @52:5214
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[16]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_16_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_16_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__16_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%16%DUAL-PORT%ECC_EN-0";
// @52:5180
  OR4 \OR4_B_DOUT[34]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[34]),
	.A(Z_B_DOUT_TEMPR0_34_),
	.B(Z_B_DOUT_TEMPR1_34_),
	.C(Z_B_DOUT_TEMPR2_34_),
	.D(Z_B_DOUT_TEMPR3_34_)
);
// @52:5152
  INV \INVBLKY0[0]  (
	.Y(Z_BLKY0_0_),
	.A(Communication_Builder_0_Sample_RAM_R_Address[14])
);
// @52:5126
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[53]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_53_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_53_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__53_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%53%DUAL-PORT%ECC_EN-0";
// @52:5099
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[49]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_49_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_49_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__49_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%49%DUAL-PORT%ECC_EN-0";
// @52:5068
  OR4 \OR4_B_DOUT[2]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[2]),
	.A(Z_B_DOUT_TEMPR0_2_),
	.B(Z_B_DOUT_TEMPR1_2_),
	.C(Z_B_DOUT_TEMPR2_2_),
	.D(Z_B_DOUT_TEMPR3_2_)
);
// @52:5064
  INV \INVBLKX1[0]  (
	.Y(Z_BLKX1_0_),
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[15])
);
// @52:5026
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[8]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_8_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_8_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__8_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%8%DUAL-PORT%ECC_EN-0";
// @52:4996
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[11]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_11_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_11_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__11_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%11%DUAL-PORT%ECC_EN-0";
// @52:4912
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[6]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_6_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_6_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__6_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%6%DUAL-PORT%ECC_EN-0";
// @52:4885
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[33]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_33_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_33_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__33_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%33%DUAL-PORT%ECC_EN-0";
// @52:4850
  INV \INVBLKX0[0]  (
	.Y(Z_BLKX0_0_),
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[14])
);
// @52:4824
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[52]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_52_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_52_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__52_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%52%DUAL-PORT%ECC_EN-0";
// @52:4797
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[5]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_5_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_5_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__5_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%5%DUAL-PORT%ECC_EN-0";
// @52:4793
  OR4 \OR4_B_DOUT[22]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[22]),
	.A(Z_B_DOUT_TEMPR0_22_),
	.B(Z_B_DOUT_TEMPR1_22_),
	.C(Z_B_DOUT_TEMPR2_22_),
	.D(Z_B_DOUT_TEMPR3_22_)
);
// @52:4784
  OR4 \OR4_B_DOUT[21]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[21]),
	.A(Z_B_DOUT_TEMPR0_21_),
	.B(Z_B_DOUT_TEMPR1_21_),
	.C(Z_B_DOUT_TEMPR2_21_),
	.D(Z_B_DOUT_TEMPR3_21_)
);
// @52:4758
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[56]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_56_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_56_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__56_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%56%DUAL-PORT%ECC_EN-0";
// @52:4731
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[55]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_55_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_55_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__55_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%55%DUAL-PORT%ECC_EN-0";
// @52:4704
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[24]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_24_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_24_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__24_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%24%DUAL-PORT%ECC_EN-0";
// @52:4677
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[33]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_33_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_33_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__33_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%33%DUAL-PORT%ECC_EN-0";
// @52:4569
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[9]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_9_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_9_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__9_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%9%DUAL-PORT%ECC_EN-0";
// @52:4515
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[32]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_32_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_32_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__32_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%32%DUAL-PORT%ECC_EN-0";
// @52:4461
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[3]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_3_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_3_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__3_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%3%DUAL-PORT%ECC_EN-0";
// @52:4457
  OR4 \OR4_B_DOUT[10]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[10]),
	.A(Z_B_DOUT_TEMPR0_10_),
	.B(Z_B_DOUT_TEMPR1_10_),
	.C(Z_B_DOUT_TEMPR2_10_),
	.D(Z_B_DOUT_TEMPR3_10_)
);
// @52:4431
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[1]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_1_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_1_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__1_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%1%DUAL-PORT%ECC_EN-0";
// @52:4397
  OR4 \OR4_B_DOUT[35]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[35]),
	.A(Z_B_DOUT_TEMPR0_35_),
	.B(Z_B_DOUT_TEMPR1_35_),
	.C(Z_B_DOUT_TEMPR2_35_),
	.D(Z_B_DOUT_TEMPR3_35_)
);
// @52:4371
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[49]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_49_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_49_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__49_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%49%DUAL-PORT%ECC_EN-0";
// @52:4344
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[51]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_51_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_51_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__51_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%51%DUAL-PORT%ECC_EN-0";
// @52:4340
  OR4 \OR4_B_DOUT[24]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[24]),
	.A(Z_B_DOUT_TEMPR0_24_),
	.B(Z_B_DOUT_TEMPR1_24_),
	.C(Z_B_DOUT_TEMPR2_24_),
	.D(Z_B_DOUT_TEMPR3_24_)
);
// @52:4314
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[36]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_36_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_36_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__36_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%36%DUAL-PORT%ECC_EN-0";
// @52:4287
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[16]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_16_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_16_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__16_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%16%DUAL-PORT%ECC_EN-0";
// @52:4260
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[35]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_35_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_35_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__35_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%35%DUAL-PORT%ECC_EN-0";
// @52:4226
  OR4 \OR4_B_DOUT[8]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[8]),
	.A(Z_B_DOUT_TEMPR0_8_),
	.B(Z_B_DOUT_TEMPR1_8_),
	.C(Z_B_DOUT_TEMPR2_8_),
	.D(Z_B_DOUT_TEMPR3_8_)
);
// @52:4223
  OR4 \OR4_B_DOUT[4]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[4]),
	.A(Z_B_DOUT_TEMPR0_4_),
	.B(Z_B_DOUT_TEMPR1_4_),
	.C(Z_B_DOUT_TEMPR2_4_),
	.D(Z_B_DOUT_TEMPR3_4_)
);
// @52:4197
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[32]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_32_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_32_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__32_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%32%DUAL-PORT%ECC_EN-0";
// @52:4170
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[3]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_3_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_3_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__3_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%3%DUAL-PORT%ECC_EN-0";
// @52:4137
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[7]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_7_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_7_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__7_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%7%DUAL-PORT%ECC_EN-0";
// @52:4077
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[11]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_11_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_11_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__11_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%11%DUAL-PORT%ECC_EN-0";
// @52:4050
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[0]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_0_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_0_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__0_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%0%DUAL-PORT%ECC_EN-0";
// @52:4023
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[19]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_19_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_19_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__19_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%19%DUAL-PORT%ECC_EN-0";
// @52:3996
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[36]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_36_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_36_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__36_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%36%DUAL-PORT%ECC_EN-0";
// @52:3969
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[35]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_35_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_35_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__35_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%35%DUAL-PORT%ECC_EN-0";
// @52:3912
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[24]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_24_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_24_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__24_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%24%DUAL-PORT%ECC_EN-0";
// @52:3882
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[24]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_24_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_24_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__24_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%24%DUAL-PORT%ECC_EN-0";
// @52:3828
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[48]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_48_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_48_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__48_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%48%DUAL-PORT%ECC_EN-0";
// @52:3774
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[40]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_40_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_40_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__40_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%40%DUAL-PORT%ECC_EN-0";
// @52:3767
  OR4 \OR4_B_DOUT[42]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[42]),
	.A(Z_B_DOUT_TEMPR0_42_),
	.B(Z_B_DOUT_TEMPR1_42_),
	.C(Z_B_DOUT_TEMPR2_42_),
	.D(Z_B_DOUT_TEMPR3_42_)
);
// @52:3764
  OR4 \OR4_B_DOUT[41]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[41]),
	.A(Z_B_DOUT_TEMPR0_41_),
	.B(Z_B_DOUT_TEMPR1_41_),
	.C(Z_B_DOUT_TEMPR2_41_),
	.D(Z_B_DOUT_TEMPR3_41_)
);
// @52:3738
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[39]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_39_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_39_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__39_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%39%DUAL-PORT%ECC_EN-0";
// @52:3734
  OR4 \OR4_B_DOUT[25]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[25]),
	.A(Z_B_DOUT_TEMPR0_25_),
	.B(Z_B_DOUT_TEMPR1_25_),
	.C(Z_B_DOUT_TEMPR2_25_),
	.D(Z_B_DOUT_TEMPR3_25_)
);
// @52:3708
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[39]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_39_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_39_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__39_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%39%DUAL-PORT%ECC_EN-0";
// @52:3704
  OR4 \OR4_B_DOUT[52]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[52]),
	.A(Z_B_DOUT_TEMPR0_52_),
	.B(Z_B_DOUT_TEMPR1_52_),
	.C(Z_B_DOUT_TEMPR2_52_),
	.D(Z_B_DOUT_TEMPR3_52_)
);
// @52:3678
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[57]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_57_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_57_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__57_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%57%DUAL-PORT%ECC_EN-0";
// @52:3651
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[49]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_49_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_49_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__49_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%49%DUAL-PORT%ECC_EN-0";
// @52:3644
  OR4 \OR4_B_DOUT[51]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[51]),
	.A(Z_B_DOUT_TEMPR0_51_),
	.B(Z_B_DOUT_TEMPR1_51_),
	.C(Z_B_DOUT_TEMPR2_51_),
	.D(Z_B_DOUT_TEMPR3_51_)
);
// @52:3588
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[57]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_57_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_57_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__57_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%57%DUAL-PORT%ECC_EN-0";
// @52:3561
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[9]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_9_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_9_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__9_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%9%DUAL-PORT%ECC_EN-0";
// @52:3531
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[24]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_24_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_24_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__24_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%24%DUAL-PORT%ECC_EN-0";
// @52:3524
  OR4 \OR4_B_DOUT[20]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[20]),
	.A(Z_B_DOUT_TEMPR0_20_),
	.B(Z_B_DOUT_TEMPR1_20_),
	.C(Z_B_DOUT_TEMPR2_20_),
	.D(Z_B_DOUT_TEMPR3_20_)
);
// @52:3498
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[19]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_19_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_19_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__19_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%19%DUAL-PORT%ECC_EN-0";
// @52:3494
  OR4 \OR4_B_DOUT[54]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[54]),
	.A(Z_B_DOUT_TEMPR0_54_),
	.B(Z_B_DOUT_TEMPR1_54_),
	.C(Z_B_DOUT_TEMPR2_54_),
	.D(Z_B_DOUT_TEMPR3_54_)
);
// @52:3462
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[57]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_57_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_57_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__57_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%57%DUAL-PORT%ECC_EN-0";
// @52:3432
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[43]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_43_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_43_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__43_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%43%DUAL-PORT%ECC_EN-0";
// @52:3405
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[34]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_34_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_34_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__34_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%34%DUAL-PORT%ECC_EN-0";
// @52:3372
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[34]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_34_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_34_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__34_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%34%DUAL-PORT%ECC_EN-0";
// @52:3368
  OR4 \OR4_B_DOUT[33]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[33]),
	.A(Z_B_DOUT_TEMPR0_33_),
	.B(Z_B_DOUT_TEMPR1_33_),
	.C(Z_B_DOUT_TEMPR2_33_),
	.D(Z_B_DOUT_TEMPR3_33_)
);
// @52:3335
  OR4 \OR4_B_DOUT[16]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[16]),
	.A(Z_B_DOUT_TEMPR0_16_),
	.B(Z_B_DOUT_TEMPR1_16_),
	.C(Z_B_DOUT_TEMPR2_16_),
	.D(Z_B_DOUT_TEMPR3_16_)
);
// @52:3309
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[58]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_58_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_58_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__58_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%58%DUAL-PORT%ECC_EN-0";
// @52:3282
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[50]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_50_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_50_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__50_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%50%DUAL-PORT%ECC_EN-0";
// @52:3255
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[17]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_17_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_17_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__17_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%17%DUAL-PORT%ECC_EN-0";
// @52:3228
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[42]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_42_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_42_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__42_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%42%DUAL-PORT%ECC_EN-0";
// @52:3198
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[58]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_58_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_58_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__58_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%58%DUAL-PORT%ECC_EN-0";
// @52:3171
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[4]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_4_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_4_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__4_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%4%DUAL-PORT%ECC_EN-0";
// @52:3144
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[59]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_59_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_59_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__59_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%59%DUAL-PORT%ECC_EN-0";
// @52:3117
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[50]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_50_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_50_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__50_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%50%DUAL-PORT%ECC_EN-0";
// @52:3063
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[0]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_0_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_0_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__0_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%0%DUAL-PORT%ECC_EN-0";
// @52:2999
  OR4 \OR4_B_DOUT[55]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[55]),
	.A(Z_B_DOUT_TEMPR0_55_),
	.B(Z_B_DOUT_TEMPR1_55_),
	.C(Z_B_DOUT_TEMPR2_55_),
	.D(Z_B_DOUT_TEMPR3_55_)
);
// @52:2996
  OR4 \OR4_B_DOUT[36]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[36]),
	.A(Z_B_DOUT_TEMPR0_36_),
	.B(Z_B_DOUT_TEMPR1_36_),
	.C(Z_B_DOUT_TEMPR2_36_),
	.D(Z_B_DOUT_TEMPR3_36_)
);
// @52:2970
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[9]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_9_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_9_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__9_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%9%DUAL-PORT%ECC_EN-0";
// @52:2943
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[58]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_58_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_58_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__58_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%58%DUAL-PORT%ECC_EN-0";
// @52:2916
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[50]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_50_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_50_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__50_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%50%DUAL-PORT%ECC_EN-0";
// @52:2889
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[39]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_39_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_39_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__39_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%39%DUAL-PORT%ECC_EN-0";
// @52:2862
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[19]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_19_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_19_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__19_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%19%DUAL-PORT%ECC_EN-0";
// @52:2835
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[27]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_27_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_27_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__27_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%27%DUAL-PORT%ECC_EN-0";
// @52:2831
  OR4 \OR4_B_DOUT[40]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[40]),
	.A(Z_B_DOUT_TEMPR0_40_),
	.B(Z_B_DOUT_TEMPR1_40_),
	.C(Z_B_DOUT_TEMPR2_40_),
	.D(Z_B_DOUT_TEMPR3_40_)
);
// @52:2802
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[41]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_41_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_41_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__41_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%41%DUAL-PORT%ECC_EN-0";
// @52:2745
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[8]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_8_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_8_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__8_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%8%DUAL-PORT%ECC_EN-0";
// @52:2718
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[0]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_0_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_0_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @52:2705
  OR4 \OR4_B_DOUT[23]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[23]),
	.A(Z_B_DOUT_TEMPR0_23_),
	.B(Z_B_DOUT_TEMPR1_23_),
	.C(Z_B_DOUT_TEMPR2_23_),
	.D(Z_B_DOUT_TEMPR3_23_)
);
// @52:2702
  OR4 \OR4_B_DOUT[50]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[50]),
	.A(Z_B_DOUT_TEMPR0_50_),
	.B(Z_B_DOUT_TEMPR1_50_),
	.C(Z_B_DOUT_TEMPR2_50_),
	.D(Z_B_DOUT_TEMPR3_50_)
);
// @52:2676
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[39]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_39_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_39_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__39_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%39%DUAL-PORT%ECC_EN-0";
// @52:2649
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[54]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_54_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_54_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__54_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%54%DUAL-PORT%ECC_EN-0";
// @52:2622
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[53]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_53_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_53_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__53_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%53%DUAL-PORT%ECC_EN-0";
// @52:2592
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[18]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_18_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_18_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__18_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%18%DUAL-PORT%ECC_EN-0";
// @52:2565
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[10]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_10_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_10_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__10_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%10%DUAL-PORT%ECC_EN-0";
// @52:2538
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[53]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_53_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_53_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__53_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%53%DUAL-PORT%ECC_EN-0";
// @52:2505
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[34]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_34_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_34_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__34_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%34%DUAL-PORT%ECC_EN-0";
// @52:2471
  OR4 \OR4_B_DOUT[3]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[3]),
	.A(Z_B_DOUT_TEMPR0_3_),
	.B(Z_B_DOUT_TEMPR1_3_),
	.C(Z_B_DOUT_TEMPR2_3_),
	.D(Z_B_DOUT_TEMPR3_3_)
);
// @52:2468
  OR4 \OR4_B_DOUT[17]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[17]),
	.A(Z_B_DOUT_TEMPR0_17_),
	.B(Z_B_DOUT_TEMPR1_17_),
	.C(Z_B_DOUT_TEMPR2_17_),
	.D(Z_B_DOUT_TEMPR3_17_)
);
// @52:2442
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[52]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_52_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_52_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__52_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%52%DUAL-PORT%ECC_EN-0";
// @52:2438
  OR4 \OR4_B_DOUT[26]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[26]),
	.A(Z_B_DOUT_TEMPR0_26_),
	.B(Z_B_DOUT_TEMPR1_26_),
	.C(Z_B_DOUT_TEMPR2_26_),
	.D(Z_B_DOUT_TEMPR3_26_)
);
// @52:2412
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[27]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_27_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_27_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__27_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%27%DUAL-PORT%ECC_EN-0";
// @52:2385
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[5]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_5_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_5_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__5_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%5%DUAL-PORT%ECC_EN-0";
// @52:2358
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[53]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_53_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_53_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__53_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%53%DUAL-PORT%ECC_EN-0";
// @52:2304
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[27]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_27_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_27_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__27_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%27%DUAL-PORT%ECC_EN-0";
// @52:2277
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[20]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_20_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_20_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__20_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%20%DUAL-PORT%ECC_EN-0";
// @52:2273
  OR4 \OR4_B_DOUT[18]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[18]),
	.A(Z_B_DOUT_TEMPR0_18_),
	.B(Z_B_DOUT_TEMPR1_18_),
	.C(Z_B_DOUT_TEMPR2_18_),
	.D(Z_B_DOUT_TEMPR3_18_)
);
// @52:2220
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[48]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_48_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_48_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__48_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%48%DUAL-PORT%ECC_EN-0";
// @52:2193
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[52]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_52_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_52_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__52_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%52%DUAL-PORT%ECC_EN-0";
// @52:2166
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[40]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_40_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_40_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__40_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%40%DUAL-PORT%ECC_EN-0";
// @52:2139
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[5]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_5_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_5_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__5_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%5%DUAL-PORT%ECC_EN-0";
// @52:2135
  OR4 \OR4_B_DOUT[19]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[19]),
	.A(Z_B_DOUT_TEMPR0_19_),
	.B(Z_B_DOUT_TEMPR1_19_),
	.C(Z_B_DOUT_TEMPR2_19_),
	.D(Z_B_DOUT_TEMPR3_19_)
);
// @52:2109
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[56]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_56_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_56_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__56_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%56%DUAL-PORT%ECC_EN-0";
// @52:2079
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[55]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_55_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_55_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__55_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%55%DUAL-PORT%ECC_EN-0";
// @52:2052
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[34]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_34_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_34_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__34_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%34%DUAL-PORT%ECC_EN-0";
// @52:2025
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[56]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_56_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_56_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__56_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%56%DUAL-PORT%ECC_EN-0";
// @52:1998
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[55]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_55_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_55_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__55_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%55%DUAL-PORT%ECC_EN-0";
// @52:1994
  OR4 \OR4_B_DOUT[37]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[37]),
	.A(Z_B_DOUT_TEMPR0_37_),
	.B(Z_B_DOUT_TEMPR1_37_),
	.C(Z_B_DOUT_TEMPR2_37_),
	.D(Z_B_DOUT_TEMPR3_37_)
);
// @52:1991
  OR4 \OR4_B_DOUT[5]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[5]),
	.A(Z_B_DOUT_TEMPR0_5_),
	.B(Z_B_DOUT_TEMPR1_5_),
	.C(Z_B_DOUT_TEMPR2_5_),
	.D(Z_B_DOUT_TEMPR3_5_)
);
// @52:1965
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[51]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_51_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_51_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__51_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%51%DUAL-PORT%ECC_EN-0";
// @52:1938
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[52]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_52_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_52_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__52_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%52%DUAL-PORT%ECC_EN-0";
// @52:1884
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[5]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_5_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_5_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__5_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%5%DUAL-PORT%ECC_EN-0";
// @52:1853
  OR4 \OR4_B_DOUT[38]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[38]),
	.A(Z_B_DOUT_TEMPR0_38_),
	.B(Z_B_DOUT_TEMPR1_38_),
	.C(Z_B_DOUT_TEMPR2_38_),
	.D(Z_B_DOUT_TEMPR3_38_)
);
// @52:1850
  OR4 \OR4_B_DOUT[43]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[43]),
	.A(Z_B_DOUT_TEMPR0_43_),
	.B(Z_B_DOUT_TEMPR1_43_),
	.C(Z_B_DOUT_TEMPR2_43_),
	.D(Z_B_DOUT_TEMPR3_43_)
);
// @52:1824
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[17]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_17_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_17_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__17_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%17%DUAL-PORT%ECC_EN-0";
// @52:1797
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[51]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_51_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_51_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__51_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%51%DUAL-PORT%ECC_EN-0";
// @52:1793
  OR4 \OR4_B_DOUT[39]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[39]),
	.A(Z_B_DOUT_TEMPR0_39_),
	.B(Z_B_DOUT_TEMPR1_39_),
	.C(Z_B_DOUT_TEMPR2_39_),
	.D(Z_B_DOUT_TEMPR3_39_)
);
// @52:1767
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[56]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_56_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_56_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__56_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%56%DUAL-PORT%ECC_EN-0";
// @52:1740
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[27]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_27_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_27_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__27_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%27%DUAL-PORT%ECC_EN-0";
// @52:1713
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[55]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_55_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_55_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__55_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%55%DUAL-PORT%ECC_EN-0";
// @52:1709
  OR4 \OR4_B_DOUT[1]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[1]),
	.A(Z_B_DOUT_TEMPR0_1_),
	.B(Z_B_DOUT_TEMPR1_1_),
	.C(Z_B_DOUT_TEMPR2_1_),
	.D(Z_B_DOUT_TEMPR3_1_)
);
// @52:1703
  OR4 \OR4_B_DOUT[53]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[53]),
	.A(Z_B_DOUT_TEMPR0_53_),
	.B(Z_B_DOUT_TEMPR1_53_),
	.C(Z_B_DOUT_TEMPR2_53_),
	.D(Z_B_DOUT_TEMPR3_53_)
);
// @52:1650
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[20]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_20_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_20_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__20_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%20%DUAL-PORT%ECC_EN-0";
// @52:1623
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[51]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_51_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_51_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__51_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%51%DUAL-PORT%ECC_EN-0";
// @52:1569
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[9]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_9_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_9_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__9_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%9%DUAL-PORT%ECC_EN-0";
// @52:1515
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[1]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_1_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_1_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @52:1488
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[20]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_20_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_20_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__20_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%20%DUAL-PORT%ECC_EN-0";
// @52:1461
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[23]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_23_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_23_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__23_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%23%DUAL-PORT%ECC_EN-0";
// @52:1434
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[48]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_48_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_48_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__48_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%48%DUAL-PORT%ECC_EN-0";
// @52:1404
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[40]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_40_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_40_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__40_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%40%DUAL-PORT%ECC_EN-0";
// @52:1377
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[43]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_43_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_43_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__43_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%43%DUAL-PORT%ECC_EN-0";
// @52:1350
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[37]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_37_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_37_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__37_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%37%DUAL-PORT%ECC_EN-0";
// @52:1320
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[16]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_16_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_16_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__16_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%16%DUAL-PORT%ECC_EN-0";
// @52:1293
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[37]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_37_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_37_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__37_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%37%DUAL-PORT%ECC_EN-0";
// @52:1203
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[49]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_49_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_49_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__49_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%49%DUAL-PORT%ECC_EN-0";
// @52:1163
  OR4 \OR4_B_DOUT[56]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[56]),
	.A(Z_B_DOUT_TEMPR0_56_),
	.B(Z_B_DOUT_TEMPR1_56_),
	.C(Z_B_DOUT_TEMPR2_56_),
	.D(Z_B_DOUT_TEMPR3_56_)
);
// @52:1160
  OR4 \OR4_B_DOUT[27]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[27]),
	.A(Z_B_DOUT_TEMPR0_27_),
	.B(Z_B_DOUT_TEMPR1_27_),
	.C(Z_B_DOUT_TEMPR2_27_),
	.D(Z_B_DOUT_TEMPR3_27_)
);
// @52:1134
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[22]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_22_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_22_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__22_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%22%DUAL-PORT%ECC_EN-0";
// @52:1107
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[11]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_11_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_11_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__11_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%11%DUAL-PORT%ECC_EN-0";
// @52:1077
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[18]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_18_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_18_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__18_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%18%DUAL-PORT%ECC_EN-0";
// @52:1050
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[2]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_2_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_2_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__2_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%2%DUAL-PORT%ECC_EN-0";
// @52:1023
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[10]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_10_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_10_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__10_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%10%DUAL-PORT%ECC_EN-0";
// @52:996
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[42]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_42_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_42_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__42_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%42%DUAL-PORT%ECC_EN-0";
// @52:970
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[4]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_4_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_4_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__4_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%4%DUAL-PORT%ECC_EN-0";
// @52:913
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[20]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_20_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_20_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__20_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%20%DUAL-PORT%ECC_EN-0";
// @52:886
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[17]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_17_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_17_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__17_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%17%DUAL-PORT%ECC_EN-0";
// @52:856
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[26]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_26_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_26_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__26_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%26%DUAL-PORT%ECC_EN-0";
// @52:829
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[25]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_25_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_25_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__25_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%25%DUAL-PORT%ECC_EN-0";
// @52:798
  OR4 \OR4_B_DOUT[9]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[9]),
	.A(Z_B_DOUT_TEMPR0_9_),
	.B(Z_B_DOUT_TEMPR1_9_),
	.C(Z_B_DOUT_TEMPR2_9_),
	.D(Z_B_DOUT_TEMPR3_9_)
);
// @52:745
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[23]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_23_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_23_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__23_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%23%DUAL-PORT%ECC_EN-0";
// @52:686
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[6]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_6_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_6_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__6_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%6%DUAL-PORT%ECC_EN-0";
// @52:632
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[23]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_23_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_23_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__23_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%23%DUAL-PORT%ECC_EN-0";
// @52:602
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[21]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_21_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_21_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__21_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%21%DUAL-PORT%ECC_EN-0";
// @52:576
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[7]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_7_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_7_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__7_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%7%DUAL-PORT%ECC_EN-0";
// @52:549
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[43]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_A_DOUT_0[19:1], Z_A_DOUT_TEMPR3_43_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_B_DOUT_0[19:1], Z_B_DOUT_TEMPR3_43_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__43_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%43%DUAL-PORT%ECC_EN-0";
// @52:522
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[38]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_38_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_38_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__38_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%38%DUAL-PORT%ECC_EN-0";
// @52:495
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[41]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_A_DOUT_0[19:1], Z_A_DOUT_TEMPR2_41_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_B_DOUT_0[19:1], Z_B_DOUT_TEMPR2_41_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__41_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%41%DUAL-PORT%ECC_EN-0";
// @52:464
  OR4 \OR4_B_DOUT[0]  (
	.Y(PF_DPSRAM_C5_0_0_B_DOUT[0]),
	.A(Z_B_DOUT_TEMPR0_0_),
	.B(Z_B_DOUT_TEMPR1_0_),
	.C(Z_B_DOUT_TEMPR2_0_),
	.D(Z_B_DOUT_TEMPR3_0_)
);
// @52:438
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[38]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_A_DOUT_0[19:1], Z_A_DOUT_TEMPR1_38_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_B_DOUT_0[19:1], Z_B_DOUT_TEMPR1_38_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__38_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%38%DUAL-PORT%ECC_EN-0";
// @52:356
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[48]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_48_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_48_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__48_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%48%DUAL-PORT%ECC_EN-0";
// @52:330
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[40]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_A_DOUT_0[19:1], Z_A_DOUT_TEMPR0_40_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_B_DOUT_0[19:1], Z_B_DOUT_TEMPR0_40_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_SB_CORRECT_0),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__40_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%40%DUAL-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0 */

module PF_DPSRAM_C5_0 (
  FIFOs_Reader_0_Sample_RAM_W_Address,
  Output_vector_net_0_0,
  Communication_Builder_0_Sample_RAM_R_Address,
  FIFOs_Reader_0_Sample_RAM_W_Data,
  PF_DPSRAM_C5_0_0_B_DOUT,
  Clock,
  N_122_i
)
;
input [15:0] FIFOs_Reader_0_Sample_RAM_W_Address ;
input Output_vector_net_0_0 ;
input [15:0] Communication_Builder_0_Sample_RAM_R_Address ;
input [59:0] FIFOs_Reader_0_Sample_RAM_W_Data ;
output [59:0] PF_DPSRAM_C5_0_0_B_DOUT ;
input Clock ;
input N_122_i ;
wire Output_vector_net_0_0 ;
wire Clock ;
wire N_122_i ;
wire N_4197 ;
wire N_4198 ;
wire N_4199 ;
wire N_4200 ;
wire N_4201 ;
wire N_4202 ;
wire N_4203 ;
wire N_4204 ;
wire N_4205 ;
wire N_4206 ;
wire N_4207 ;
wire N_4208 ;
wire N_4209 ;
wire N_4210 ;
wire N_4211 ;
wire N_4212 ;
wire N_4213 ;
wire N_4214 ;
wire N_4215 ;
wire N_4216 ;
wire N_4217 ;
wire N_4218 ;
wire N_4219 ;
wire N_4220 ;
wire GND ;
wire VCC ;
// @53:143
  PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0 PF_DPSRAM_C5_0 (
	.PF_DPSRAM_C5_0_0_B_DOUT({PF_DPSRAM_C5_0_0_B_DOUT[59:48], N_4208, N_4207, N_4206, N_4205, PF_DPSRAM_C5_0_0_B_DOUT[43:32], N_4204, N_4203, N_4202, N_4201, PF_DPSRAM_C5_0_0_B_DOUT[27:16], N_4200, N_4199, N_4198, N_4197, PF_DPSRAM_C5_0_0_B_DOUT[11:0]}),
	.FIFOs_Reader_0_Sample_RAM_W_Data({FIFOs_Reader_0_Sample_RAM_W_Data[59:48], N_4220, N_4219, N_4218, N_4217, FIFOs_Reader_0_Sample_RAM_W_Data[43:32], N_4216, N_4215, N_4214, N_4213, FIFOs_Reader_0_Sample_RAM_W_Data[27:16], N_4212, N_4211, N_4210, N_4209, FIFOs_Reader_0_Sample_RAM_W_Data[11:0]}),
	.Communication_Builder_0_Sample_RAM_R_Address(Communication_Builder_0_Sample_RAM_R_Address[15:0]),
	.Output_vector_net_0_0(Output_vector_net_0_0),
	.FIFOs_Reader_0_Sample_RAM_W_Address(FIFOs_Reader_0_Sample_RAM_W_Address[15:0]),
	.N_122_i(N_122_i),
	.Clock(Clock)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_DPSRAM_C5_0 */

module PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1 (
  PF_DPSRAM_C5_0_1_B_DOUT,
  FIFOs_Reader_0_Sample_RAM_W_Data,
  Communication_Builder_0_Sample_RAM_R_Address,
  Output_vector_net_0_0,
  FIFOs_Reader_0_Sample_RAM_W_Address,
  N_122_i,
  Clock
)
;
output [59:0] PF_DPSRAM_C5_0_1_B_DOUT ;
input [59:0] FIFOs_Reader_0_Sample_RAM_W_Data ;
input [15:0] Communication_Builder_0_Sample_RAM_R_Address ;
input Output_vector_net_0_0 ;
input [15:0] FIFOs_Reader_0_Sample_RAM_W_Address ;
input N_122_i ;
input Clock ;
wire Output_vector_net_0_0 ;
wire N_122_i ;
wire Clock ;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_B_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_A_DOUT_1;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_B_DOUT_1;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire GND ;
wire Z_A_DOUT_TEMPR3_22_ ;
wire VCC ;
wire Z_B_DOUT_TEMPR3_22_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__22_ ;
wire Z_A_DOUT_TEMPR3_2_ ;
wire Z_B_DOUT_TEMPR3_2_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__2_ ;
wire Z_A_DOUT_TEMPR3_57_ ;
wire Z_B_DOUT_TEMPR3_57_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__57_ ;
wire Z_BLKX1_0_ ;
wire Z_A_DOUT_TEMPR1_22_ ;
wire Z_BLKY1_0_ ;
wire Z_B_DOUT_TEMPR1_22_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__22_ ;
wire Z_A_DOUT_TEMPR1_2_ ;
wire Z_B_DOUT_TEMPR1_2_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__2_ ;
wire Z_A_DOUT_TEMPR3_42_ ;
wire Z_B_DOUT_TEMPR3_42_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__42_ ;
wire Z_A_DOUT_TEMPR3_4_ ;
wire Z_B_DOUT_TEMPR3_4_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__4_ ;
wire Z_A_DOUT_TEMPR1_0_ ;
wire Z_B_DOUT_TEMPR1_0_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__0_ ;
wire Z_A_DOUT_TEMPR3_26_ ;
wire Z_B_DOUT_TEMPR3_26_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__26_ ;
wire Z_A_DOUT_TEMPR3_18_ ;
wire Z_B_DOUT_TEMPR3_18_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__18_ ;
wire Z_BLKX0_0_ ;
wire Z_A_DOUT_TEMPR0_23_ ;
wire Z_BLKY0_0_ ;
wire Z_B_DOUT_TEMPR0_23_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__23_ ;
wire Z_A_DOUT_TEMPR3_25_ ;
wire Z_B_DOUT_TEMPR3_25_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__25_ ;
wire Z_A_DOUT_TEMPR3_10_ ;
wire Z_B_DOUT_TEMPR3_10_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__10_ ;
wire Z_A_DOUT_TEMPR1_26_ ;
wire Z_B_DOUT_TEMPR1_26_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__26_ ;
wire Z_A_DOUT_TEMPR1_25_ ;
wire Z_B_DOUT_TEMPR1_25_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__25_ ;
wire Z_A_DOUT_TEMPR2_59_ ;
wire Z_B_DOUT_TEMPR2_59_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__59_ ;
wire Z_A_DOUT_TEMPR0_37_ ;
wire Z_B_DOUT_TEMPR0_37_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__37_ ;
wire Z_A_DOUT_TEMPR2_17_ ;
wire Z_B_DOUT_TEMPR2_17_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__17_ ;
wire Z_B_DOUT_TEMPR0_48_ ;
wire Z_B_DOUT_TEMPR1_48_ ;
wire Z_B_DOUT_TEMPR2_48_ ;
wire Z_B_DOUT_TEMPR3_48_ ;
wire Z_A_DOUT_TEMPR3_7_ ;
wire Z_B_DOUT_TEMPR3_7_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__7_ ;
wire Z_A_DOUT_TEMPR3_21_ ;
wire Z_B_DOUT_TEMPR3_21_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__21_ ;
wire Z_A_DOUT_TEMPR1_59_ ;
wire Z_B_DOUT_TEMPR1_59_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__59_ ;
wire Z_B_DOUT_TEMPR0_49_ ;
wire Z_B_DOUT_TEMPR1_49_ ;
wire Z_B_DOUT_TEMPR2_49_ ;
wire Z_B_DOUT_TEMPR3_49_ ;
wire Z_A_DOUT_TEMPR1_21_ ;
wire Z_B_DOUT_TEMPR1_21_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__21_ ;
wire Z_B_DOUT_TEMPR0_57_ ;
wire Z_B_DOUT_TEMPR1_57_ ;
wire Z_B_DOUT_TEMPR2_57_ ;
wire Z_A_DOUT_TEMPR3_41_ ;
wire Z_B_DOUT_TEMPR3_41_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__41_ ;
wire Z_A_DOUT_TEMPR1_8_ ;
wire Z_B_DOUT_TEMPR1_8_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__8_ ;
wire Z_A_DOUT_TEMPR1_1_ ;
wire Z_B_DOUT_TEMPR1_1_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__1_ ;
wire Z_A_DOUT_TEMPR2_33_ ;
wire Z_B_DOUT_TEMPR2_33_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__33_ ;
wire Z_A_DOUT_TEMPR0_22_ ;
wire Z_B_DOUT_TEMPR0_22_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__22_ ;
wire Z_A_DOUT_TEMPR0_2_ ;
wire Z_B_DOUT_TEMPR0_2_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__2_ ;
wire Z_B_DOUT_TEMPR0_58_ ;
wire Z_B_DOUT_TEMPR1_58_ ;
wire Z_B_DOUT_TEMPR2_58_ ;
wire Z_B_DOUT_TEMPR3_58_ ;
wire Z_A_DOUT_TEMPR1_33_ ;
wire Z_B_DOUT_TEMPR1_33_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__33_ ;
wire Z_A_DOUT_TEMPR3_37_ ;
wire Z_B_DOUT_TEMPR3_37_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__37_ ;
wire Z_A_DOUT_TEMPR1_16_ ;
wire Z_B_DOUT_TEMPR1_16_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__16_ ;
wire Z_B_DOUT_TEMPR0_59_ ;
wire Z_B_DOUT_TEMPR3_59_ ;
wire Z_A_DOUT_TEMPR0_59_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__59_ ;
wire Z_A_DOUT_TEMPR0_43_ ;
wire Z_B_DOUT_TEMPR0_43_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__43_ ;
wire Z_A_DOUT_TEMPR0_26_ ;
wire Z_B_DOUT_TEMPR0_26_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__26_ ;
wire Z_B_DOUT_TEMPR0_7_ ;
wire Z_B_DOUT_TEMPR1_7_ ;
wire Z_B_DOUT_TEMPR2_7_ ;
wire Z_A_DOUT_TEMPR0_25_ ;
wire Z_B_DOUT_TEMPR0_25_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__25_ ;
wire Z_A_DOUT_TEMPR3_58_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__58_ ;
wire Z_A_DOUT_TEMPR3_50_ ;
wire Z_B_DOUT_TEMPR3_50_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__50_ ;
wire Z_A_DOUT_TEMPR3_6_ ;
wire Z_B_DOUT_TEMPR3_6_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__6_ ;
wire Z_B_DOUT_TEMPR0_11_ ;
wire Z_B_DOUT_TEMPR1_11_ ;
wire Z_B_DOUT_TEMPR2_11_ ;
wire Z_B_DOUT_TEMPR3_11_ ;
wire Z_A_DOUT_TEMPR1_11_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__11_ ;
wire Z_A_DOUT_TEMPR2_32_ ;
wire Z_B_DOUT_TEMPR2_32_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__32_ ;
wire Z_A_DOUT_TEMPR2_54_ ;
wire Z_B_DOUT_TEMPR2_54_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__54_ ;
wire Z_A_DOUT_TEMPR2_3_ ;
wire Z_B_DOUT_TEMPR2_3_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__3_ ;
wire Z_A_DOUT_TEMPR0_21_ ;
wire Z_B_DOUT_TEMPR0_21_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__21_ ;
wire Z_A_DOUT_TEMPR1_32_ ;
wire Z_B_DOUT_TEMPR1_32_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__32_ ;
wire Z_A_DOUT_TEMPR1_3_ ;
wire Z_B_DOUT_TEMPR1_3_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__3_ ;
wire Z_A_DOUT_TEMPR1_54_ ;
wire Z_B_DOUT_TEMPR1_54_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__54_ ;
wire Z_A_DOUT_TEMPR2_36_ ;
wire Z_B_DOUT_TEMPR2_36_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__36_ ;
wire Z_A_DOUT_TEMPR0_42_ ;
wire Z_B_DOUT_TEMPR0_42_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__42_ ;
wire Z_A_DOUT_TEMPR0_38_ ;
wire Z_B_DOUT_TEMPR0_38_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__38_ ;
wire Z_A_DOUT_TEMPR2_18_ ;
wire Z_B_DOUT_TEMPR2_18_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__18_ ;
wire Z_A_DOUT_TEMPR0_4_ ;
wire Z_B_DOUT_TEMPR0_4_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__4_ ;
wire Z_A_DOUT_TEMPR2_35_ ;
wire Z_B_DOUT_TEMPR2_35_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__35_ ;
wire Z_A_DOUT_TEMPR2_10_ ;
wire Z_B_DOUT_TEMPR2_10_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__10_ ;
wire Z_A_DOUT_TEMPR0_19_ ;
wire Z_B_DOUT_TEMPR0_19_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__19_ ;
wire Z_A_DOUT_TEMPR0_8_ ;
wire Z_B_DOUT_TEMPR0_8_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__8_ ;
wire Z_A_DOUT_TEMPR1_36_ ;
wire Z_B_DOUT_TEMPR1_36_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__36_ ;
wire Z_B_DOUT_TEMPR0_32_ ;
wire Z_B_DOUT_TEMPR3_32_ ;
wire Z_A_DOUT_TEMPR1_35_ ;
wire Z_B_DOUT_TEMPR1_35_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__35_ ;
wire Z_A_DOUT_TEMPR2_6_ ;
wire Z_B_DOUT_TEMPR2_6_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__6_ ;
wire Z_B_DOUT_TEMPR0_6_ ;
wire Z_B_DOUT_TEMPR1_6_ ;
wire Z_A_DOUT_TEMPR1_7_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__7_ ;
wire Z_A_DOUT_TEMPR0_54_ ;
wire Z_B_DOUT_TEMPR0_54_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__54_ ;
wire Z_A_DOUT_TEMPR3_1_ ;
wire Z_B_DOUT_TEMPR3_1_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__1_ ;
wire Z_A_DOUT_TEMPR3_38_ ;
wire Z_B_DOUT_TEMPR3_38_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__38_ ;
wire Z_A_DOUT_TEMPR0_41_ ;
wire Z_B_DOUT_TEMPR0_41_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__41_ ;
wire Z_A_DOUT_TEMPR3_16_ ;
wire Z_B_DOUT_TEMPR3_16_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__16_ ;
wire Z_B_DOUT_TEMPR0_34_ ;
wire Z_B_DOUT_TEMPR1_34_ ;
wire Z_B_DOUT_TEMPR2_34_ ;
wire Z_B_DOUT_TEMPR3_34_ ;
wire Z_A_DOUT_TEMPR3_53_ ;
wire Z_B_DOUT_TEMPR3_53_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__53_ ;
wire Z_A_DOUT_TEMPR2_49_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__49_ ;
wire Z_B_DOUT_TEMPR2_2_ ;
wire Z_A_DOUT_TEMPR2_8_ ;
wire Z_B_DOUT_TEMPR2_8_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__8_ ;
wire Z_A_DOUT_TEMPR3_11_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__11_ ;
wire Z_A_DOUT_TEMPR0_6_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__6_ ;
wire Z_A_DOUT_TEMPR0_33_ ;
wire Z_B_DOUT_TEMPR0_33_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__33_ ;
wire Z_A_DOUT_TEMPR3_52_ ;
wire Z_B_DOUT_TEMPR3_52_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__52_ ;
wire Z_A_DOUT_TEMPR3_5_ ;
wire Z_B_DOUT_TEMPR3_5_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__5_ ;
wire Z_B_DOUT_TEMPR2_22_ ;
wire Z_B_DOUT_TEMPR2_21_ ;
wire Z_A_DOUT_TEMPR3_56_ ;
wire Z_B_DOUT_TEMPR3_56_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__56_ ;
wire Z_A_DOUT_TEMPR3_55_ ;
wire Z_B_DOUT_TEMPR3_55_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__55_ ;
wire Z_A_DOUT_TEMPR2_24_ ;
wire Z_B_DOUT_TEMPR2_24_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__24_ ;
wire Z_A_DOUT_TEMPR3_33_ ;
wire Z_B_DOUT_TEMPR3_33_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__33_ ;
wire Z_A_DOUT_TEMPR2_9_ ;
wire Z_B_DOUT_TEMPR2_9_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__9_ ;
wire Z_A_DOUT_TEMPR0_32_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__32_ ;
wire Z_A_DOUT_TEMPR0_3_ ;
wire Z_B_DOUT_TEMPR0_3_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__3_ ;
wire Z_B_DOUT_TEMPR0_10_ ;
wire Z_B_DOUT_TEMPR1_10_ ;
wire Z_A_DOUT_TEMPR2_1_ ;
wire Z_B_DOUT_TEMPR2_1_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__1_ ;
wire Z_B_DOUT_TEMPR0_35_ ;
wire Z_B_DOUT_TEMPR3_35_ ;
wire Z_A_DOUT_TEMPR3_49_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__49_ ;
wire Z_A_DOUT_TEMPR3_51_ ;
wire Z_B_DOUT_TEMPR3_51_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__51_ ;
wire Z_B_DOUT_TEMPR0_24_ ;
wire Z_B_DOUT_TEMPR1_24_ ;
wire Z_B_DOUT_TEMPR3_24_ ;
wire Z_A_DOUT_TEMPR0_36_ ;
wire Z_B_DOUT_TEMPR0_36_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__36_ ;
wire Z_A_DOUT_TEMPR2_16_ ;
wire Z_B_DOUT_TEMPR2_16_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__16_ ;
wire Z_A_DOUT_TEMPR0_35_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__35_ ;
wire Z_B_DOUT_TEMPR3_8_ ;
wire Z_B_DOUT_TEMPR1_4_ ;
wire Z_B_DOUT_TEMPR2_4_ ;
wire Z_A_DOUT_TEMPR3_32_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__32_ ;
wire Z_A_DOUT_TEMPR3_3_ ;
wire Z_B_DOUT_TEMPR3_3_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__3_ ;
wire Z_A_DOUT_TEMPR0_7_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__7_ ;
wire Z_A_DOUT_TEMPR2_11_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__11_ ;
wire Z_A_DOUT_TEMPR3_0_ ;
wire Z_B_DOUT_TEMPR3_0_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__0_ ;
wire Z_A_DOUT_TEMPR1_19_ ;
wire Z_B_DOUT_TEMPR1_19_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__19_ ;
wire Z_A_DOUT_TEMPR3_36_ ;
wire Z_B_DOUT_TEMPR3_36_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__36_ ;
wire Z_A_DOUT_TEMPR3_35_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__35_ ;
wire Z_A_DOUT_TEMPR3_24_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__24_ ;
wire Z_A_DOUT_TEMPR1_24_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__24_ ;
wire Z_A_DOUT_TEMPR1_48_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__48_ ;
wire Z_A_DOUT_TEMPR1_40_ ;
wire Z_B_DOUT_TEMPR1_40_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__40_ ;
wire Z_B_DOUT_TEMPR1_42_ ;
wire Z_B_DOUT_TEMPR2_42_ ;
wire Z_B_DOUT_TEMPR1_41_ ;
wire Z_B_DOUT_TEMPR2_41_ ;
wire Z_A_DOUT_TEMPR2_39_ ;
wire Z_B_DOUT_TEMPR2_39_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__39_ ;
wire Z_B_DOUT_TEMPR2_25_ ;
wire Z_A_DOUT_TEMPR1_39_ ;
wire Z_B_DOUT_TEMPR1_39_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__39_ ;
wire Z_B_DOUT_TEMPR0_52_ ;
wire Z_B_DOUT_TEMPR1_52_ ;
wire Z_B_DOUT_TEMPR2_52_ ;
wire Z_A_DOUT_TEMPR2_57_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__57_ ;
wire Z_A_DOUT_TEMPR0_49_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__49_ ;
wire Z_B_DOUT_TEMPR0_51_ ;
wire Z_B_DOUT_TEMPR1_51_ ;
wire Z_B_DOUT_TEMPR2_51_ ;
wire Z_A_DOUT_TEMPR1_57_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__57_ ;
wire Z_A_DOUT_TEMPR0_9_ ;
wire Z_B_DOUT_TEMPR0_9_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__9_ ;
wire Z_A_DOUT_TEMPR0_24_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__24_ ;
wire Z_B_DOUT_TEMPR0_20_ ;
wire Z_B_DOUT_TEMPR1_20_ ;
wire Z_B_DOUT_TEMPR2_20_ ;
wire Z_B_DOUT_TEMPR3_20_ ;
wire Z_A_DOUT_TEMPR3_19_ ;
wire Z_B_DOUT_TEMPR3_19_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__19_ ;
wire Z_B_DOUT_TEMPR3_54_ ;
wire Z_A_DOUT_TEMPR0_57_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__57_ ;
wire Z_A_DOUT_TEMPR1_43_ ;
wire Z_B_DOUT_TEMPR1_43_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__43_ ;
wire Z_A_DOUT_TEMPR2_34_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__34_ ;
wire Z_A_DOUT_TEMPR1_34_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__34_ ;
wire Z_B_DOUT_TEMPR0_16_ ;
wire Z_A_DOUT_TEMPR2_58_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__58_ ;
wire Z_A_DOUT_TEMPR2_50_ ;
wire Z_B_DOUT_TEMPR2_50_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__50_ ;
wire Z_A_DOUT_TEMPR0_17_ ;
wire Z_B_DOUT_TEMPR0_17_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__17_ ;
wire Z_A_DOUT_TEMPR1_42_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__42_ ;
wire Z_A_DOUT_TEMPR1_58_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__58_ ;
wire Z_A_DOUT_TEMPR1_4_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__4_ ;
wire Z_A_DOUT_TEMPR3_59_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__59_ ;
wire Z_A_DOUT_TEMPR1_50_ ;
wire Z_B_DOUT_TEMPR1_50_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__50_ ;
wire Z_A_DOUT_TEMPR2_0_ ;
wire Z_B_DOUT_TEMPR2_0_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__0_ ;
wire Z_B_DOUT_TEMPR0_55_ ;
wire Z_B_DOUT_TEMPR1_55_ ;
wire Z_B_DOUT_TEMPR2_55_ ;
wire Z_A_DOUT_TEMPR3_9_ ;
wire Z_B_DOUT_TEMPR3_9_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__9_ ;
wire Z_A_DOUT_TEMPR0_58_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__58_ ;
wire Z_A_DOUT_TEMPR0_50_ ;
wire Z_B_DOUT_TEMPR0_50_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__50_ ;
wire Z_A_DOUT_TEMPR0_39_ ;
wire Z_B_DOUT_TEMPR0_39_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__39_ ;
wire Z_A_DOUT_TEMPR2_19_ ;
wire Z_B_DOUT_TEMPR2_19_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__19_ ;
wire Z_A_DOUT_TEMPR2_27_ ;
wire Z_B_DOUT_TEMPR2_27_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__27_ ;
wire Z_B_DOUT_TEMPR0_40_ ;
wire Z_B_DOUT_TEMPR2_40_ ;
wire Z_B_DOUT_TEMPR3_40_ ;
wire Z_A_DOUT_TEMPR1_41_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__41_ ;
wire Z_A_DOUT_TEMPR3_8_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__8_ ;
wire Z_A_DOUT_TEMPR0_0_ ;
wire Z_B_DOUT_TEMPR0_0_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__0_ ;
wire Z_B_DOUT_TEMPR1_23_ ;
wire Z_B_DOUT_TEMPR2_23_ ;
wire Z_B_DOUT_TEMPR3_23_ ;
wire Z_A_DOUT_TEMPR3_39_ ;
wire Z_B_DOUT_TEMPR3_39_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__39_ ;
wire Z_A_DOUT_TEMPR3_54_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__54_ ;
wire Z_A_DOUT_TEMPR2_53_ ;
wire Z_B_DOUT_TEMPR2_53_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__53_ ;
wire Z_A_DOUT_TEMPR0_18_ ;
wire Z_B_DOUT_TEMPR0_18_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__18_ ;
wire Z_A_DOUT_TEMPR0_10_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__10_ ;
wire Z_A_DOUT_TEMPR1_53_ ;
wire Z_B_DOUT_TEMPR1_53_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__53_ ;
wire Z_A_DOUT_TEMPR0_34_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__34_ ;
wire Z_B_DOUT_TEMPR1_17_ ;
wire Z_B_DOUT_TEMPR3_17_ ;
wire Z_A_DOUT_TEMPR2_52_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__52_ ;
wire Z_B_DOUT_TEMPR2_26_ ;
wire Z_A_DOUT_TEMPR3_27_ ;
wire Z_B_DOUT_TEMPR3_27_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__27_ ;
wire Z_A_DOUT_TEMPR2_5_ ;
wire Z_B_DOUT_TEMPR2_5_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__5_ ;
wire Z_A_DOUT_TEMPR0_53_ ;
wire Z_B_DOUT_TEMPR0_53_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__53_ ;
wire Z_A_DOUT_TEMPR1_27_ ;
wire Z_B_DOUT_TEMPR1_27_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__27_ ;
wire Z_A_DOUT_TEMPR2_20_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__20_ ;
wire Z_B_DOUT_TEMPR1_18_ ;
wire Z_A_DOUT_TEMPR2_48_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__48_ ;
wire Z_A_DOUT_TEMPR1_52_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__52_ ;
wire Z_A_DOUT_TEMPR2_40_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__40_ ;
wire Z_A_DOUT_TEMPR1_5_ ;
wire Z_B_DOUT_TEMPR1_5_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__5_ ;
wire Z_A_DOUT_TEMPR2_56_ ;
wire Z_B_DOUT_TEMPR2_56_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__56_ ;
wire Z_A_DOUT_TEMPR2_55_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__55_ ;
wire Z_A_DOUT_TEMPR3_34_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__34_ ;
wire Z_A_DOUT_TEMPR1_56_ ;
wire Z_B_DOUT_TEMPR1_56_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__56_ ;
wire Z_A_DOUT_TEMPR1_55_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__55_ ;
wire Z_B_DOUT_TEMPR1_37_ ;
wire Z_B_DOUT_TEMPR2_37_ ;
wire Z_B_DOUT_TEMPR0_5_ ;
wire Z_A_DOUT_TEMPR2_51_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__51_ ;
wire Z_A_DOUT_TEMPR0_52_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__52_ ;
wire Z_A_DOUT_TEMPR0_5_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__5_ ;
wire Z_B_DOUT_TEMPR1_38_ ;
wire Z_B_DOUT_TEMPR2_38_ ;
wire Z_B_DOUT_TEMPR2_43_ ;
wire Z_B_DOUT_TEMPR3_43_ ;
wire Z_A_DOUT_TEMPR1_17_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__17_ ;
wire Z_A_DOUT_TEMPR1_51_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__51_ ;
wire Z_A_DOUT_TEMPR0_56_ ;
wire Z_B_DOUT_TEMPR0_56_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__56_ ;
wire Z_A_DOUT_TEMPR0_27_ ;
wire Z_B_DOUT_TEMPR0_27_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__27_ ;
wire Z_A_DOUT_TEMPR0_55_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__55_ ;
wire Z_B_DOUT_TEMPR0_1_ ;
wire Z_A_DOUT_TEMPR3_20_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__20_ ;
wire Z_A_DOUT_TEMPR0_51_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__51_ ;
wire Z_A_DOUT_TEMPR1_9_ ;
wire Z_B_DOUT_TEMPR1_9_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__9_ ;
wire Z_A_DOUT_TEMPR0_1_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__1_ ;
wire Z_A_DOUT_TEMPR1_20_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__20_ ;
wire Z_A_DOUT_TEMPR2_23_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__23_ ;
wire Z_A_DOUT_TEMPR3_48_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__48_ ;
wire Z_A_DOUT_TEMPR3_40_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__40_ ;
wire Z_A_DOUT_TEMPR2_43_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__43_ ;
wire Z_A_DOUT_TEMPR2_37_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__37_ ;
wire Z_A_DOUT_TEMPR0_16_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__16_ ;
wire Z_A_DOUT_TEMPR1_37_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__37_ ;
wire Z_A_DOUT_TEMPR1_49_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__49_ ;
wire Z_A_DOUT_TEMPR2_22_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__22_ ;
wire Z_A_DOUT_TEMPR0_11_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__11_ ;
wire Z_A_DOUT_TEMPR1_18_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__18_ ;
wire Z_A_DOUT_TEMPR2_2_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__2_ ;
wire Z_A_DOUT_TEMPR1_10_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__10_ ;
wire Z_A_DOUT_TEMPR2_42_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__42_ ;
wire Z_A_DOUT_TEMPR2_4_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__4_ ;
wire Z_A_DOUT_TEMPR0_20_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__20_ ;
wire Z_A_DOUT_TEMPR3_17_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__17_ ;
wire Z_A_DOUT_TEMPR2_26_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__26_ ;
wire Z_A_DOUT_TEMPR2_25_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__25_ ;
wire Z_A_DOUT_TEMPR3_23_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__23_ ;
wire Z_A_DOUT_TEMPR1_6_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__6_ ;
wire Z_A_DOUT_TEMPR1_23_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__23_ ;
wire Z_A_DOUT_TEMPR2_21_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__21_ ;
wire Z_A_DOUT_TEMPR2_7_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__7_ ;
wire Z_A_DOUT_TEMPR3_43_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_3__43_ ;
wire Z_A_DOUT_TEMPR2_38_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__38_ ;
wire Z_A_DOUT_TEMPR2_41_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_2__41_ ;
wire Z_A_DOUT_TEMPR1_38_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_1__38_ ;
wire Z_A_DOUT_TEMPR0_48_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__48_ ;
wire Z_A_DOUT_TEMPR0_40_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_SB_CORRECT_1 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__40_ ;
// @52:7597
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[22]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_22_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_22_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__22_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%22%DUAL-PORT%ECC_EN-0";
// @52:7570
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[2]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_2_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_2_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__2_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%2%DUAL-PORT%ECC_EN-0";
// @52:7543
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[57]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_57_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_57_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__57_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%57%DUAL-PORT%ECC_EN-0";
// @52:7462
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[22]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_22_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_22_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__22_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%22%DUAL-PORT%ECC_EN-0";
// @52:7435
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[2]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_2_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_2_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__2_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%2%DUAL-PORT%ECC_EN-0";
// @52:7405
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[42]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_42_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_42_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__42_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%42%DUAL-PORT%ECC_EN-0";
// @52:7348
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[4]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_4_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_4_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__4_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%4%DUAL-PORT%ECC_EN-0";
// @52:7321
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[0]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_0_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_0_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__0_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%0%DUAL-PORT%ECC_EN-0";
// @52:7294
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[26]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_26_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_26_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__26_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%26%DUAL-PORT%ECC_EN-0";
// @52:7264
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[18]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_18_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_18_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__18_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%18%DUAL-PORT%ECC_EN-0";
// @52:7237
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[23]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_23_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_23_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__23_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%23%DUAL-PORT%ECC_EN-0";
// @52:7210
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[25]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_25_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_25_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__25_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%25%DUAL-PORT%ECC_EN-0";
// @52:7183
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[10]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_10_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_10_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__10_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%10%DUAL-PORT%ECC_EN-0";
// @52:7153
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[26]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_26_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_26_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__26_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%26%DUAL-PORT%ECC_EN-0";
// @52:7099
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[25]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_25_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_25_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__25_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%25%DUAL-PORT%ECC_EN-0";
// @52:7069
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[59]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_59_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_59_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__59_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%59%DUAL-PORT%ECC_EN-0";
// @52:7012
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[37]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_37_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_37_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__37_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%37%DUAL-PORT%ECC_EN-0";
// @52:6985
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[17]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_17_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_17_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__17_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%17%DUAL-PORT%ECC_EN-0";
// @52:6978
  OR4 \OR4_B_DOUT[48]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[48]),
	.A(Z_B_DOUT_TEMPR0_48_),
	.B(Z_B_DOUT_TEMPR1_48_),
	.C(Z_B_DOUT_TEMPR2_48_),
	.D(Z_B_DOUT_TEMPR3_48_)
);
// @52:6952
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[7]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_7_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_7_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__7_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%7%DUAL-PORT%ECC_EN-0";
// @52:6925
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[21]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_21_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_21_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__21_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%21%DUAL-PORT%ECC_EN-0";
// @52:6871
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[59]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_59_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_59_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__59_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%59%DUAL-PORT%ECC_EN-0";
// @52:6861
  OR4 \OR4_B_DOUT[49]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[49]),
	.A(Z_B_DOUT_TEMPR0_49_),
	.B(Z_B_DOUT_TEMPR1_49_),
	.C(Z_B_DOUT_TEMPR2_49_),
	.D(Z_B_DOUT_TEMPR3_49_)
);
// @52:6835
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[21]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_21_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_21_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__21_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%21%DUAL-PORT%ECC_EN-0";
// @52:6831
  OR4 \OR4_B_DOUT[57]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[57]),
	.A(Z_B_DOUT_TEMPR0_57_),
	.B(Z_B_DOUT_TEMPR1_57_),
	.C(Z_B_DOUT_TEMPR2_57_),
	.D(Z_B_DOUT_TEMPR3_57_)
);
// @52:6778
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[41]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_41_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_41_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__41_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%41%DUAL-PORT%ECC_EN-0";
// @52:6751
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[8]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_8_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_8_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__8_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%8%DUAL-PORT%ECC_EN-0";
// @52:6724
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[1]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_1_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_1_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__1_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%1%DUAL-PORT%ECC_EN-0";
// @52:6694
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[33]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_33_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_33_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__33_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%33%DUAL-PORT%ECC_EN-0";
// @52:6664
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[22]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_22_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_22_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__22_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%22%DUAL-PORT%ECC_EN-0";
// @52:6637
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[2]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_2_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_2_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__2_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @52:6633
  OR4 \OR4_B_DOUT[58]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[58]),
	.A(Z_B_DOUT_TEMPR0_58_),
	.B(Z_B_DOUT_TEMPR1_58_),
	.C(Z_B_DOUT_TEMPR2_58_),
	.D(Z_B_DOUT_TEMPR3_58_)
);
// @52:6607
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[33]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_33_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_33_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__33_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%33%DUAL-PORT%ECC_EN-0";
// @52:6580
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[37]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_37_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_37_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__37_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%37%DUAL-PORT%ECC_EN-0";
// @52:6553
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[16]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_16_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_16_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__16_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%16%DUAL-PORT%ECC_EN-0";
// @52:6549
  OR4 \OR4_B_DOUT[59]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[59]),
	.A(Z_B_DOUT_TEMPR0_59_),
	.B(Z_B_DOUT_TEMPR1_59_),
	.C(Z_B_DOUT_TEMPR2_59_),
	.D(Z_B_DOUT_TEMPR3_59_)
);
// @52:6469
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[59]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_59_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_59_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__59_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%59%DUAL-PORT%ECC_EN-0";
// @52:6442
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[43]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_43_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_43_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__43_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%43%DUAL-PORT%ECC_EN-0";
// @52:6415
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[26]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_26_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_26_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__26_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%26%DUAL-PORT%ECC_EN-0";
// @52:6411
  OR4 \OR4_B_DOUT[7]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[7]),
	.A(Z_B_DOUT_TEMPR0_7_),
	.B(Z_B_DOUT_TEMPR1_7_),
	.C(Z_B_DOUT_TEMPR2_7_),
	.D(Z_B_DOUT_TEMPR3_7_)
);
// @52:6385
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[25]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_25_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_25_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__25_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%25%DUAL-PORT%ECC_EN-0";
// @52:6355
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[58]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_58_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_58_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__58_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%58%DUAL-PORT%ECC_EN-0";
// @52:6295
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[50]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_50_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_50_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__50_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%50%DUAL-PORT%ECC_EN-0";
// @52:6241
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[6]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_6_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_6_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__6_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%6%DUAL-PORT%ECC_EN-0";
// @52:6237
  OR4 \OR4_B_DOUT[11]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[11]),
	.A(Z_B_DOUT_TEMPR0_11_),
	.B(Z_B_DOUT_TEMPR1_11_),
	.C(Z_B_DOUT_TEMPR2_11_),
	.D(Z_B_DOUT_TEMPR3_11_)
);
// @52:6211
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[11]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_11_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_11_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__11_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%11%DUAL-PORT%ECC_EN-0";
// @52:6184
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[32]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_32_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_32_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__32_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%32%DUAL-PORT%ECC_EN-0";
// @52:6157
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[54]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_54_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_54_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__54_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%54%DUAL-PORT%ECC_EN-0";
// @52:6130
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[3]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_3_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_3_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__3_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%3%DUAL-PORT%ECC_EN-0";
// @52:6076
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[21]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_21_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_21_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__21_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%21%DUAL-PORT%ECC_EN-0";
// @52:6049
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[32]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_32_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_32_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__32_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%32%DUAL-PORT%ECC_EN-0";
// @52:6022
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[3]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_3_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_3_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__3_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%3%DUAL-PORT%ECC_EN-0";
// @52:5995
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[54]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_54_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_54_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__54_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%54%DUAL-PORT%ECC_EN-0";
// @52:5965
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[36]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_36_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_36_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__36_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%36%DUAL-PORT%ECC_EN-0";
// @52:5938
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[42]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_42_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_42_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__42_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%42%DUAL-PORT%ECC_EN-0";
// @52:5911
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[38]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_38_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_38_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__38_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%38%DUAL-PORT%ECC_EN-0";
// @52:5884
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[18]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_18_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_18_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__18_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%18%DUAL-PORT%ECC_EN-0";
// @52:5857
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[4]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_4_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_4_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__4_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%4%DUAL-PORT%ECC_EN-0";
// @52:5803
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[35]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_35_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_35_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__35_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%35%DUAL-PORT%ECC_EN-0";
// @52:5776
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[10]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_10_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_10_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__10_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%10%DUAL-PORT%ECC_EN-0";
// @52:5749
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[19]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_19_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_19_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__19_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%19%DUAL-PORT%ECC_EN-0";
// @52:5722
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[8]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_8_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_8_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__8_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%8%DUAL-PORT%ECC_EN-0";
// @52:5695
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[36]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_36_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_36_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__36_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%36%DUAL-PORT%ECC_EN-0";
// @52:5688
  OR4 \OR4_B_DOUT[32]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[32]),
	.A(Z_B_DOUT_TEMPR0_32_),
	.B(Z_B_DOUT_TEMPR1_32_),
	.C(Z_B_DOUT_TEMPR2_32_),
	.D(Z_B_DOUT_TEMPR3_32_)
);
// @52:5635
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[35]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_35_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_35_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__35_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%35%DUAL-PORT%ECC_EN-0";
// @52:5581
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[6]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_6_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_6_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__6_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%6%DUAL-PORT%ECC_EN-0";
// @52:5577
  OR4 \OR4_B_DOUT[6]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[6]),
	.A(Z_B_DOUT_TEMPR0_6_),
	.B(Z_B_DOUT_TEMPR1_6_),
	.C(Z_B_DOUT_TEMPR2_6_),
	.D(Z_B_DOUT_TEMPR3_6_)
);
// @52:5549
  INV \INVBLKY1[0]  (
	.Y(Z_BLKY1_0_),
	.A(Communication_Builder_0_Sample_RAM_R_Address[15])
);
// @52:5493
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[7]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_7_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_7_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__7_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%7%DUAL-PORT%ECC_EN-0";
// @52:5439
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[54]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_54_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_54_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__54_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%54%DUAL-PORT%ECC_EN-0";
// @52:5385
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[1]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_1_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_1_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__1_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%1%DUAL-PORT%ECC_EN-0";
// @52:5328
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[38]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_38_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_38_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__38_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%38%DUAL-PORT%ECC_EN-0";
// @52:5241
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[41]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_41_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_41_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__41_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%41%DUAL-PORT%ECC_EN-0";
// @52:5214
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[16]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_16_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_16_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__16_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%16%DUAL-PORT%ECC_EN-0";
// @52:5180
  OR4 \OR4_B_DOUT[34]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[34]),
	.A(Z_B_DOUT_TEMPR0_34_),
	.B(Z_B_DOUT_TEMPR1_34_),
	.C(Z_B_DOUT_TEMPR2_34_),
	.D(Z_B_DOUT_TEMPR3_34_)
);
// @52:5152
  INV \INVBLKY0[0]  (
	.Y(Z_BLKY0_0_),
	.A(Communication_Builder_0_Sample_RAM_R_Address[14])
);
// @52:5126
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[53]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_53_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_53_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__53_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%53%DUAL-PORT%ECC_EN-0";
// @52:5099
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[49]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_49_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_49_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__49_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%49%DUAL-PORT%ECC_EN-0";
// @52:5068
  OR4 \OR4_B_DOUT[2]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[2]),
	.A(Z_B_DOUT_TEMPR0_2_),
	.B(Z_B_DOUT_TEMPR1_2_),
	.C(Z_B_DOUT_TEMPR2_2_),
	.D(Z_B_DOUT_TEMPR3_2_)
);
// @52:5064
  INV \INVBLKX1[0]  (
	.Y(Z_BLKX1_0_),
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[15])
);
// @52:5026
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[8]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_8_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_8_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__8_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%8%DUAL-PORT%ECC_EN-0";
// @52:4996
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[11]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_11_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_11_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__11_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%11%DUAL-PORT%ECC_EN-0";
// @52:4912
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[6]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_6_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_6_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__6_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%6%DUAL-PORT%ECC_EN-0";
// @52:4885
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[33]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_33_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_33_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__33_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%33%DUAL-PORT%ECC_EN-0";
// @52:4850
  INV \INVBLKX0[0]  (
	.Y(Z_BLKX0_0_),
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[14])
);
// @52:4824
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[52]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_52_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_52_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__52_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%52%DUAL-PORT%ECC_EN-0";
// @52:4797
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[5]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_5_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_5_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__5_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%5%DUAL-PORT%ECC_EN-0";
// @52:4793
  OR4 \OR4_B_DOUT[22]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[22]),
	.A(Z_B_DOUT_TEMPR0_22_),
	.B(Z_B_DOUT_TEMPR1_22_),
	.C(Z_B_DOUT_TEMPR2_22_),
	.D(Z_B_DOUT_TEMPR3_22_)
);
// @52:4784
  OR4 \OR4_B_DOUT[21]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[21]),
	.A(Z_B_DOUT_TEMPR0_21_),
	.B(Z_B_DOUT_TEMPR1_21_),
	.C(Z_B_DOUT_TEMPR2_21_),
	.D(Z_B_DOUT_TEMPR3_21_)
);
// @52:4758
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[56]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_56_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_56_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__56_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%56%DUAL-PORT%ECC_EN-0";
// @52:4731
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[55]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_55_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_55_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__55_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%55%DUAL-PORT%ECC_EN-0";
// @52:4704
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[24]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_24_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_24_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__24_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%24%DUAL-PORT%ECC_EN-0";
// @52:4677
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[33]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_33_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_33_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__33_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%33%DUAL-PORT%ECC_EN-0";
// @52:4569
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[9]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_9_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_9_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__9_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%9%DUAL-PORT%ECC_EN-0";
// @52:4515
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[32]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_32_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_32_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__32_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%32%DUAL-PORT%ECC_EN-0";
// @52:4461
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[3]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_3_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_3_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__3_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%3%DUAL-PORT%ECC_EN-0";
// @52:4457
  OR4 \OR4_B_DOUT[10]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[10]),
	.A(Z_B_DOUT_TEMPR0_10_),
	.B(Z_B_DOUT_TEMPR1_10_),
	.C(Z_B_DOUT_TEMPR2_10_),
	.D(Z_B_DOUT_TEMPR3_10_)
);
// @52:4431
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[1]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_1_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_1_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__1_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%1%DUAL-PORT%ECC_EN-0";
// @52:4397
  OR4 \OR4_B_DOUT[35]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[35]),
	.A(Z_B_DOUT_TEMPR0_35_),
	.B(Z_B_DOUT_TEMPR1_35_),
	.C(Z_B_DOUT_TEMPR2_35_),
	.D(Z_B_DOUT_TEMPR3_35_)
);
// @52:4371
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[49]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_49_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_49_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__49_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%49%DUAL-PORT%ECC_EN-0";
// @52:4344
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[51]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_51_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_51_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__51_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%51%DUAL-PORT%ECC_EN-0";
// @52:4340
  OR4 \OR4_B_DOUT[24]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[24]),
	.A(Z_B_DOUT_TEMPR0_24_),
	.B(Z_B_DOUT_TEMPR1_24_),
	.C(Z_B_DOUT_TEMPR2_24_),
	.D(Z_B_DOUT_TEMPR3_24_)
);
// @52:4314
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[36]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_36_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_36_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__36_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%36%DUAL-PORT%ECC_EN-0";
// @52:4287
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[16]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_16_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_16_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__16_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%16%DUAL-PORT%ECC_EN-0";
// @52:4260
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[35]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_35_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_35_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__35_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%35%DUAL-PORT%ECC_EN-0";
// @52:4226
  OR4 \OR4_B_DOUT[8]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[8]),
	.A(Z_B_DOUT_TEMPR0_8_),
	.B(Z_B_DOUT_TEMPR1_8_),
	.C(Z_B_DOUT_TEMPR2_8_),
	.D(Z_B_DOUT_TEMPR3_8_)
);
// @52:4223
  OR4 \OR4_B_DOUT[4]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[4]),
	.A(Z_B_DOUT_TEMPR0_4_),
	.B(Z_B_DOUT_TEMPR1_4_),
	.C(Z_B_DOUT_TEMPR2_4_),
	.D(Z_B_DOUT_TEMPR3_4_)
);
// @52:4197
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[32]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_32_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_32_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__32_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%32%DUAL-PORT%ECC_EN-0";
// @52:4170
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[3]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_3_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_3_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__3_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%3%DUAL-PORT%ECC_EN-0";
// @52:4137
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[7]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_7_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_7_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__7_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%7%DUAL-PORT%ECC_EN-0";
// @52:4077
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[11]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_11_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_11_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__11_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%11%DUAL-PORT%ECC_EN-0";
// @52:4050
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[0]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_0_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_0_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__0_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%0%DUAL-PORT%ECC_EN-0";
// @52:4023
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[19]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_19_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_19_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__19_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%19%DUAL-PORT%ECC_EN-0";
// @52:3996
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[36]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_36_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_36_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__36_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%36%DUAL-PORT%ECC_EN-0";
// @52:3969
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[35]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_35_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_35_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__35_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%35%DUAL-PORT%ECC_EN-0";
// @52:3912
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[24]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_24_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_24_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__24_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%24%DUAL-PORT%ECC_EN-0";
// @52:3882
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[24]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_24_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_24_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__24_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%24%DUAL-PORT%ECC_EN-0";
// @52:3828
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[48]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_48_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_48_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__48_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%48%DUAL-PORT%ECC_EN-0";
// @52:3774
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[40]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_40_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_40_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__40_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%40%DUAL-PORT%ECC_EN-0";
// @52:3767
  OR4 \OR4_B_DOUT[42]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[42]),
	.A(Z_B_DOUT_TEMPR0_42_),
	.B(Z_B_DOUT_TEMPR1_42_),
	.C(Z_B_DOUT_TEMPR2_42_),
	.D(Z_B_DOUT_TEMPR3_42_)
);
// @52:3764
  OR4 \OR4_B_DOUT[41]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[41]),
	.A(Z_B_DOUT_TEMPR0_41_),
	.B(Z_B_DOUT_TEMPR1_41_),
	.C(Z_B_DOUT_TEMPR2_41_),
	.D(Z_B_DOUT_TEMPR3_41_)
);
// @52:3738
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[39]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_39_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_39_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__39_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%39%DUAL-PORT%ECC_EN-0";
// @52:3734
  OR4 \OR4_B_DOUT[25]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[25]),
	.A(Z_B_DOUT_TEMPR0_25_),
	.B(Z_B_DOUT_TEMPR1_25_),
	.C(Z_B_DOUT_TEMPR2_25_),
	.D(Z_B_DOUT_TEMPR3_25_)
);
// @52:3708
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[39]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_39_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_39_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__39_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%39%DUAL-PORT%ECC_EN-0";
// @52:3704
  OR4 \OR4_B_DOUT[52]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[52]),
	.A(Z_B_DOUT_TEMPR0_52_),
	.B(Z_B_DOUT_TEMPR1_52_),
	.C(Z_B_DOUT_TEMPR2_52_),
	.D(Z_B_DOUT_TEMPR3_52_)
);
// @52:3678
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[57]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_57_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_57_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__57_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%57%DUAL-PORT%ECC_EN-0";
// @52:3651
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[49]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_49_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_49_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__49_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%49%DUAL-PORT%ECC_EN-0";
// @52:3644
  OR4 \OR4_B_DOUT[51]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[51]),
	.A(Z_B_DOUT_TEMPR0_51_),
	.B(Z_B_DOUT_TEMPR1_51_),
	.C(Z_B_DOUT_TEMPR2_51_),
	.D(Z_B_DOUT_TEMPR3_51_)
);
// @52:3588
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[57]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_57_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_57_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__57_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%57%DUAL-PORT%ECC_EN-0";
// @52:3561
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[9]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_9_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_9_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__9_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%9%DUAL-PORT%ECC_EN-0";
// @52:3531
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[24]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_24_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_24_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__24_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%24%DUAL-PORT%ECC_EN-0";
// @52:3524
  OR4 \OR4_B_DOUT[20]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[20]),
	.A(Z_B_DOUT_TEMPR0_20_),
	.B(Z_B_DOUT_TEMPR1_20_),
	.C(Z_B_DOUT_TEMPR2_20_),
	.D(Z_B_DOUT_TEMPR3_20_)
);
// @52:3498
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[19]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_19_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_19_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__19_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%19%DUAL-PORT%ECC_EN-0";
// @52:3494
  OR4 \OR4_B_DOUT[54]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[54]),
	.A(Z_B_DOUT_TEMPR0_54_),
	.B(Z_B_DOUT_TEMPR1_54_),
	.C(Z_B_DOUT_TEMPR2_54_),
	.D(Z_B_DOUT_TEMPR3_54_)
);
// @52:3462
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[57]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_57_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_57_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__57_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%57%DUAL-PORT%ECC_EN-0";
// @52:3432
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[43]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_43_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_43_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__43_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%43%DUAL-PORT%ECC_EN-0";
// @52:3405
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[34]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_34_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_34_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__34_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%34%DUAL-PORT%ECC_EN-0";
// @52:3372
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[34]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_34_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_34_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__34_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%34%DUAL-PORT%ECC_EN-0";
// @52:3368
  OR4 \OR4_B_DOUT[33]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[33]),
	.A(Z_B_DOUT_TEMPR0_33_),
	.B(Z_B_DOUT_TEMPR1_33_),
	.C(Z_B_DOUT_TEMPR2_33_),
	.D(Z_B_DOUT_TEMPR3_33_)
);
// @52:3335
  OR4 \OR4_B_DOUT[16]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[16]),
	.A(Z_B_DOUT_TEMPR0_16_),
	.B(Z_B_DOUT_TEMPR1_16_),
	.C(Z_B_DOUT_TEMPR2_16_),
	.D(Z_B_DOUT_TEMPR3_16_)
);
// @52:3309
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[58]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_58_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_58_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__58_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%58%DUAL-PORT%ECC_EN-0";
// @52:3282
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[50]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_50_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_50_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__50_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%50%DUAL-PORT%ECC_EN-0";
// @52:3255
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[17]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_17_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_17_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__17_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%17%DUAL-PORT%ECC_EN-0";
// @52:3228
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[42]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_42_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_42_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__42_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%42%DUAL-PORT%ECC_EN-0";
// @52:3198
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[58]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_58_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_58_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__58_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%58%DUAL-PORT%ECC_EN-0";
// @52:3171
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[4]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_4_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_4_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__4_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%4%DUAL-PORT%ECC_EN-0";
// @52:3144
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[59]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_59_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_59_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__59_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%59%DUAL-PORT%ECC_EN-0";
// @52:3117
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[50]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_50_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_50_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__50_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%50%DUAL-PORT%ECC_EN-0";
// @52:3063
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[0]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_0_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_0_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__0_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%0%DUAL-PORT%ECC_EN-0";
// @52:2999
  OR4 \OR4_B_DOUT[55]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[55]),
	.A(Z_B_DOUT_TEMPR0_55_),
	.B(Z_B_DOUT_TEMPR1_55_),
	.C(Z_B_DOUT_TEMPR2_55_),
	.D(Z_B_DOUT_TEMPR3_55_)
);
// @52:2996
  OR4 \OR4_B_DOUT[36]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[36]),
	.A(Z_B_DOUT_TEMPR0_36_),
	.B(Z_B_DOUT_TEMPR1_36_),
	.C(Z_B_DOUT_TEMPR2_36_),
	.D(Z_B_DOUT_TEMPR3_36_)
);
// @52:2970
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[9]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_9_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_9_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__9_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%9%DUAL-PORT%ECC_EN-0";
// @52:2943
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[58]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_58_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_58_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__58_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%58%DUAL-PORT%ECC_EN-0";
// @52:2916
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[50]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_50_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_50_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__50_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%50%DUAL-PORT%ECC_EN-0";
// @52:2889
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[39]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_39_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_39_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__39_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%39%DUAL-PORT%ECC_EN-0";
// @52:2862
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[19]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_19_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_19_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__19_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%19%DUAL-PORT%ECC_EN-0";
// @52:2835
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[27]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_27_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_27_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__27_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%27%DUAL-PORT%ECC_EN-0";
// @52:2831
  OR4 \OR4_B_DOUT[40]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[40]),
	.A(Z_B_DOUT_TEMPR0_40_),
	.B(Z_B_DOUT_TEMPR1_40_),
	.C(Z_B_DOUT_TEMPR2_40_),
	.D(Z_B_DOUT_TEMPR3_40_)
);
// @52:2802
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[41]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_41_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_41_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__41_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%41%DUAL-PORT%ECC_EN-0";
// @52:2745
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[8]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_8_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_8_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__8_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%8%DUAL-PORT%ECC_EN-0";
// @52:2718
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[0]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_0_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_0_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @52:2705
  OR4 \OR4_B_DOUT[23]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[23]),
	.A(Z_B_DOUT_TEMPR0_23_),
	.B(Z_B_DOUT_TEMPR1_23_),
	.C(Z_B_DOUT_TEMPR2_23_),
	.D(Z_B_DOUT_TEMPR3_23_)
);
// @52:2702
  OR4 \OR4_B_DOUT[50]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[50]),
	.A(Z_B_DOUT_TEMPR0_50_),
	.B(Z_B_DOUT_TEMPR1_50_),
	.C(Z_B_DOUT_TEMPR2_50_),
	.D(Z_B_DOUT_TEMPR3_50_)
);
// @52:2676
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[39]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_39_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_39_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__39_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%39%DUAL-PORT%ECC_EN-0";
// @52:2649
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[54]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_54_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_54_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__54_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%54%DUAL-PORT%ECC_EN-0";
// @52:2622
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[53]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_53_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_53_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__53_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%53%DUAL-PORT%ECC_EN-0";
// @52:2592
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[18]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_18_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_18_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__18_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%18%DUAL-PORT%ECC_EN-0";
// @52:2565
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[10]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_10_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_10_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__10_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%10%DUAL-PORT%ECC_EN-0";
// @52:2538
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[53]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_53_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_53_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__53_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%53%DUAL-PORT%ECC_EN-0";
// @52:2505
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[34]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_34_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_34_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__34_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%34%DUAL-PORT%ECC_EN-0";
// @52:2471
  OR4 \OR4_B_DOUT[3]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[3]),
	.A(Z_B_DOUT_TEMPR0_3_),
	.B(Z_B_DOUT_TEMPR1_3_),
	.C(Z_B_DOUT_TEMPR2_3_),
	.D(Z_B_DOUT_TEMPR3_3_)
);
// @52:2468
  OR4 \OR4_B_DOUT[17]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[17]),
	.A(Z_B_DOUT_TEMPR0_17_),
	.B(Z_B_DOUT_TEMPR1_17_),
	.C(Z_B_DOUT_TEMPR2_17_),
	.D(Z_B_DOUT_TEMPR3_17_)
);
// @52:2442
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[52]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_52_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_52_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__52_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%52%DUAL-PORT%ECC_EN-0";
// @52:2438
  OR4 \OR4_B_DOUT[26]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[26]),
	.A(Z_B_DOUT_TEMPR0_26_),
	.B(Z_B_DOUT_TEMPR1_26_),
	.C(Z_B_DOUT_TEMPR2_26_),
	.D(Z_B_DOUT_TEMPR3_26_)
);
// @52:2412
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[27]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_27_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_27_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__27_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%27%DUAL-PORT%ECC_EN-0";
// @52:2385
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[5]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_5_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_5_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__5_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%5%DUAL-PORT%ECC_EN-0";
// @52:2358
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[53]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_53_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_53_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__53_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%53%DUAL-PORT%ECC_EN-0";
// @52:2304
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[27]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_27_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_27_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__27_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%27%DUAL-PORT%ECC_EN-0";
// @52:2277
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[20]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_20_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_20_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__20_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%20%DUAL-PORT%ECC_EN-0";
// @52:2273
  OR4 \OR4_B_DOUT[18]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[18]),
	.A(Z_B_DOUT_TEMPR0_18_),
	.B(Z_B_DOUT_TEMPR1_18_),
	.C(Z_B_DOUT_TEMPR2_18_),
	.D(Z_B_DOUT_TEMPR3_18_)
);
// @52:2220
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[48]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_48_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_48_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__48_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%48%DUAL-PORT%ECC_EN-0";
// @52:2193
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[52]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_52_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_52_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__52_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%52%DUAL-PORT%ECC_EN-0";
// @52:2166
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[40]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_40_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_40_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__40_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%40%DUAL-PORT%ECC_EN-0";
// @52:2139
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[5]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_5_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_5_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__5_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%5%DUAL-PORT%ECC_EN-0";
// @52:2135
  OR4 \OR4_B_DOUT[19]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[19]),
	.A(Z_B_DOUT_TEMPR0_19_),
	.B(Z_B_DOUT_TEMPR1_19_),
	.C(Z_B_DOUT_TEMPR2_19_),
	.D(Z_B_DOUT_TEMPR3_19_)
);
// @52:2109
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[56]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_56_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_56_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__56_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%56%DUAL-PORT%ECC_EN-0";
// @52:2079
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[55]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_55_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_55_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__55_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%55%DUAL-PORT%ECC_EN-0";
// @52:2052
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[34]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_34_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_34_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__34_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%34%DUAL-PORT%ECC_EN-0";
// @52:2025
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[56]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_56_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_56_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__56_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%56%DUAL-PORT%ECC_EN-0";
// @52:1998
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[55]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_55_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_55_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__55_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%55%DUAL-PORT%ECC_EN-0";
// @52:1994
  OR4 \OR4_B_DOUT[37]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[37]),
	.A(Z_B_DOUT_TEMPR0_37_),
	.B(Z_B_DOUT_TEMPR1_37_),
	.C(Z_B_DOUT_TEMPR2_37_),
	.D(Z_B_DOUT_TEMPR3_37_)
);
// @52:1991
  OR4 \OR4_B_DOUT[5]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[5]),
	.A(Z_B_DOUT_TEMPR0_5_),
	.B(Z_B_DOUT_TEMPR1_5_),
	.C(Z_B_DOUT_TEMPR2_5_),
	.D(Z_B_DOUT_TEMPR3_5_)
);
// @52:1965
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[51]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_51_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_51_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__51_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%51%DUAL-PORT%ECC_EN-0";
// @52:1938
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[52]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_52_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_52_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__52_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%52%DUAL-PORT%ECC_EN-0";
// @52:1884
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[5]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_5_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_5_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__5_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%5%DUAL-PORT%ECC_EN-0";
// @52:1853
  OR4 \OR4_B_DOUT[38]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[38]),
	.A(Z_B_DOUT_TEMPR0_38_),
	.B(Z_B_DOUT_TEMPR1_38_),
	.C(Z_B_DOUT_TEMPR2_38_),
	.D(Z_B_DOUT_TEMPR3_38_)
);
// @52:1850
  OR4 \OR4_B_DOUT[43]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[43]),
	.A(Z_B_DOUT_TEMPR0_43_),
	.B(Z_B_DOUT_TEMPR1_43_),
	.C(Z_B_DOUT_TEMPR2_43_),
	.D(Z_B_DOUT_TEMPR3_43_)
);
// @52:1824
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[17]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_17_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_17_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__17_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%17%DUAL-PORT%ECC_EN-0";
// @52:1797
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[51]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_51_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_51_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__51_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%51%DUAL-PORT%ECC_EN-0";
// @52:1793
  OR4 \OR4_B_DOUT[39]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[39]),
	.A(Z_B_DOUT_TEMPR0_39_),
	.B(Z_B_DOUT_TEMPR1_39_),
	.C(Z_B_DOUT_TEMPR2_39_),
	.D(Z_B_DOUT_TEMPR3_39_)
);
// @52:1767
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[56]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_56_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_56_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__56_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%56%DUAL-PORT%ECC_EN-0";
// @52:1740
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[27]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_27_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_27_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__27_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%27%DUAL-PORT%ECC_EN-0";
// @52:1713
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[55]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_55_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_55_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__55_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%55%DUAL-PORT%ECC_EN-0";
// @52:1709
  OR4 \OR4_B_DOUT[1]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[1]),
	.A(Z_B_DOUT_TEMPR0_1_),
	.B(Z_B_DOUT_TEMPR1_1_),
	.C(Z_B_DOUT_TEMPR2_1_),
	.D(Z_B_DOUT_TEMPR3_1_)
);
// @52:1703
  OR4 \OR4_B_DOUT[53]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[53]),
	.A(Z_B_DOUT_TEMPR0_53_),
	.B(Z_B_DOUT_TEMPR1_53_),
	.C(Z_B_DOUT_TEMPR2_53_),
	.D(Z_B_DOUT_TEMPR3_53_)
);
// @52:1650
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[20]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_20_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_20_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__20_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%20%DUAL-PORT%ECC_EN-0";
// @52:1623
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[51]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_51_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_51_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__51_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%51%DUAL-PORT%ECC_EN-0";
// @52:1569
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[9]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_9_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_9_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__9_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%9%DUAL-PORT%ECC_EN-0";
// @52:1515
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[1]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_1_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_1_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @52:1488
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[20]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_20_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_20_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__20_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%20%DUAL-PORT%ECC_EN-0";
// @52:1461
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[23]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_23_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_23_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__23_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%23%DUAL-PORT%ECC_EN-0";
// @52:1434
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[48]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_48_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_48_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__48_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%48%DUAL-PORT%ECC_EN-0";
// @52:1404
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[40]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_40_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_40_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__40_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%40%DUAL-PORT%ECC_EN-0";
// @52:1377
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[43]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_43_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_43_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__43_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%43%DUAL-PORT%ECC_EN-0";
// @52:1350
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[37]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_37_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_37_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__37_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%37%DUAL-PORT%ECC_EN-0";
// @52:1320
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[16]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_16_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_16_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__16_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%16%DUAL-PORT%ECC_EN-0";
// @52:1293
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[37]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_37_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_37_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__37_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%37%DUAL-PORT%ECC_EN-0";
// @52:1203
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[49]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_49_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_49_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__49_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%49%DUAL-PORT%ECC_EN-0";
// @52:1163
  OR4 \OR4_B_DOUT[56]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[56]),
	.A(Z_B_DOUT_TEMPR0_56_),
	.B(Z_B_DOUT_TEMPR1_56_),
	.C(Z_B_DOUT_TEMPR2_56_),
	.D(Z_B_DOUT_TEMPR3_56_)
);
// @52:1160
  OR4 \OR4_B_DOUT[27]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[27]),
	.A(Z_B_DOUT_TEMPR0_27_),
	.B(Z_B_DOUT_TEMPR1_27_),
	.C(Z_B_DOUT_TEMPR2_27_),
	.D(Z_B_DOUT_TEMPR3_27_)
);
// @52:1134
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[22]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_22_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_22_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__22_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%22%DUAL-PORT%ECC_EN-0";
// @52:1107
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[11]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_11_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_11_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__11_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%11%DUAL-PORT%ECC_EN-0";
// @52:1077
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[18]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_18_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_18_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__18_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%18%DUAL-PORT%ECC_EN-0";
// @52:1050
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[2]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_2_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_2_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__2_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%2%DUAL-PORT%ECC_EN-0";
// @52:1023
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[10]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_10_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_10_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__10_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%10%DUAL-PORT%ECC_EN-0";
// @52:996
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[42]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_42_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_42_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__42_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%42%DUAL-PORT%ECC_EN-0";
// @52:970
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[4]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_4_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_4_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__4_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%4%DUAL-PORT%ECC_EN-0";
// @52:913
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[20]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_20_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_20_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__20_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%20%DUAL-PORT%ECC_EN-0";
// @52:886
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[17]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_17_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_17_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__17_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%17%DUAL-PORT%ECC_EN-0";
// @52:856
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[26]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_26_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_26_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__26_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%26%DUAL-PORT%ECC_EN-0";
// @52:829
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[25]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_25_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_25_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__25_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%25%DUAL-PORT%ECC_EN-0";
// @52:798
  OR4 \OR4_B_DOUT[9]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[9]),
	.A(Z_B_DOUT_TEMPR0_9_),
	.B(Z_B_DOUT_TEMPR1_9_),
	.C(Z_B_DOUT_TEMPR2_9_),
	.D(Z_B_DOUT_TEMPR3_9_)
);
// @52:745
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[23]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_23_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_23_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__23_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%23%DUAL-PORT%ECC_EN-0";
// @52:686
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[6]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_6_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_6_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__6_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%6%DUAL-PORT%ECC_EN-0";
// @52:632
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[23]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_23_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_23_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__23_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%23%DUAL-PORT%ECC_EN-0";
// @52:602
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[21]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_21_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_21_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__21_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%21%DUAL-PORT%ECC_EN-0";
// @52:576
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[7]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_7_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_7_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__7_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%7%DUAL-PORT%ECC_EN-0";
// @52:549
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[43]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_A_DOUT_1[19:1], Z_A_DOUT_TEMPR3_43_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_B_DOUT_1[19:1], Z_B_DOUT_TEMPR3_43_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__43_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%43%DUAL-PORT%ECC_EN-0";
// @52:522
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[38]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_38_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_38_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__38_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%38%DUAL-PORT%ECC_EN-0";
// @52:495
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[41]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_A_DOUT_1[19:1], Z_A_DOUT_TEMPR2_41_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_B_DOUT_1[19:1], Z_B_DOUT_TEMPR2_41_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__41_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%41%DUAL-PORT%ECC_EN-0";
// @52:464
  OR4 \OR4_B_DOUT[0]  (
	.Y(PF_DPSRAM_C5_0_1_B_DOUT[0]),
	.A(Z_B_DOUT_TEMPR0_0_),
	.B(Z_B_DOUT_TEMPR1_0_),
	.C(Z_B_DOUT_TEMPR2_0_),
	.D(Z_B_DOUT_TEMPR3_0_)
);
// @52:438
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[38]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_A_DOUT_1[19:1], Z_A_DOUT_TEMPR1_38_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_B_DOUT_1[19:1], Z_B_DOUT_TEMPR1_38_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__38_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%38%DUAL-PORT%ECC_EN-0";
// @52:356
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[48]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_48_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_48_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__48_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%48%DUAL-PORT%ECC_EN-0";
// @52:330
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({Output_vector_net_0_0, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[40]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_A_DOUT_1[19:1], Z_A_DOUT_TEMPR0_40_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_B_DOUT_1[19:1], Z_B_DOUT_TEMPR0_40_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_SB_CORRECT_1),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__40_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%40%DUAL-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1 */

module PF_DPSRAM_C5_1 (
  FIFOs_Reader_0_Sample_RAM_W_Address,
  Output_vector_net_0_0,
  Communication_Builder_0_Sample_RAM_R_Address,
  FIFOs_Reader_0_Sample_RAM_W_Data,
  PF_DPSRAM_C5_0_1_B_DOUT,
  Clock,
  N_122_i
)
;
input [15:0] FIFOs_Reader_0_Sample_RAM_W_Address ;
input Output_vector_net_0_0 ;
input [15:0] Communication_Builder_0_Sample_RAM_R_Address ;
input [59:0] FIFOs_Reader_0_Sample_RAM_W_Data ;
output [59:0] PF_DPSRAM_C5_0_1_B_DOUT ;
input Clock ;
input N_122_i ;
wire Output_vector_net_0_0 ;
wire Clock ;
wire N_122_i ;
wire N_4245 ;
wire N_4246 ;
wire N_4247 ;
wire N_4248 ;
wire N_4249 ;
wire N_4250 ;
wire N_4251 ;
wire N_4252 ;
wire N_4253 ;
wire N_4254 ;
wire N_4255 ;
wire N_4256 ;
wire N_4257 ;
wire N_4258 ;
wire N_4259 ;
wire N_4260 ;
wire N_4261 ;
wire N_4262 ;
wire N_4263 ;
wire N_4264 ;
wire N_4265 ;
wire N_4266 ;
wire N_4267 ;
wire N_4268 ;
wire GND ;
wire VCC ;
// @53:143
  PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1 PF_DPSRAM_C5_0 (
	.PF_DPSRAM_C5_0_1_B_DOUT({PF_DPSRAM_C5_0_1_B_DOUT[59:48], N_4256, N_4255, N_4254, N_4253, PF_DPSRAM_C5_0_1_B_DOUT[43:32], N_4252, N_4251, N_4250, N_4249, PF_DPSRAM_C5_0_1_B_DOUT[27:16], N_4248, N_4247, N_4246, N_4245, PF_DPSRAM_C5_0_1_B_DOUT[11:0]}),
	.FIFOs_Reader_0_Sample_RAM_W_Data({FIFOs_Reader_0_Sample_RAM_W_Data[59:48], N_4268, N_4267, N_4266, N_4265, FIFOs_Reader_0_Sample_RAM_W_Data[43:32], N_4264, N_4263, N_4262, N_4261, FIFOs_Reader_0_Sample_RAM_W_Data[27:16], N_4260, N_4259, N_4258, N_4257, FIFOs_Reader_0_Sample_RAM_W_Data[11:0]}),
	.Communication_Builder_0_Sample_RAM_R_Address(Communication_Builder_0_Sample_RAM_R_Address[15:0]),
	.Output_vector_net_0_0(Output_vector_net_0_0),
	.FIFOs_Reader_0_Sample_RAM_W_Address(FIFOs_Reader_0_Sample_RAM_W_Address[15:0]),
	.N_122_i(N_122_i),
	.Clock(Clock)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_DPSRAM_C5_1 */

module PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2 (
  PF_DPSRAM_C5_0_1_0_B_DOUT,
  FIFOs_Reader_0_Sample_RAM_W_Data,
  Communication_Builder_0_Sample_RAM_R_Address,
  FIFOs_Reader_0_Sample_RAM_W_Address,
  N_122_i,
  Clock,
  N_40_i
)
;
output [59:0] PF_DPSRAM_C5_0_1_0_B_DOUT ;
input [59:0] FIFOs_Reader_0_Sample_RAM_W_Data ;
input [15:0] Communication_Builder_0_Sample_RAM_R_Address ;
input [15:0] FIFOs_Reader_0_Sample_RAM_W_Address ;
input N_122_i ;
input Clock ;
input N_40_i ;
wire N_122_i ;
wire Clock ;
wire N_40_i ;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_B_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_A_DOUT_2;
wire [19:1] PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_B_DOUT_2;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire GND ;
wire Z_A_DOUT_TEMPR3_22_ ;
wire VCC ;
wire Z_B_DOUT_TEMPR3_22_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__22_ ;
wire Z_A_DOUT_TEMPR3_2_ ;
wire Z_B_DOUT_TEMPR3_2_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__2_ ;
wire Z_A_DOUT_TEMPR3_57_ ;
wire Z_B_DOUT_TEMPR3_57_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__57_ ;
wire Z_BLKX1_0_ ;
wire Z_A_DOUT_TEMPR1_22_ ;
wire Z_BLKY1_0_ ;
wire Z_B_DOUT_TEMPR1_22_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__22_ ;
wire Z_A_DOUT_TEMPR1_2_ ;
wire Z_B_DOUT_TEMPR1_2_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__2_ ;
wire Z_A_DOUT_TEMPR3_42_ ;
wire Z_B_DOUT_TEMPR3_42_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__42_ ;
wire Z_A_DOUT_TEMPR3_4_ ;
wire Z_B_DOUT_TEMPR3_4_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__4_ ;
wire Z_A_DOUT_TEMPR1_0_ ;
wire Z_B_DOUT_TEMPR1_0_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__0_ ;
wire Z_A_DOUT_TEMPR3_26_ ;
wire Z_B_DOUT_TEMPR3_26_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__26_ ;
wire Z_A_DOUT_TEMPR3_18_ ;
wire Z_B_DOUT_TEMPR3_18_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__18_ ;
wire Z_BLKX0_0_ ;
wire Z_A_DOUT_TEMPR0_23_ ;
wire Z_BLKY0_0_ ;
wire Z_B_DOUT_TEMPR0_23_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__23_ ;
wire Z_A_DOUT_TEMPR3_25_ ;
wire Z_B_DOUT_TEMPR3_25_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__25_ ;
wire Z_A_DOUT_TEMPR3_10_ ;
wire Z_B_DOUT_TEMPR3_10_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__10_ ;
wire Z_A_DOUT_TEMPR1_26_ ;
wire Z_B_DOUT_TEMPR1_26_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__26_ ;
wire Z_A_DOUT_TEMPR1_25_ ;
wire Z_B_DOUT_TEMPR1_25_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__25_ ;
wire Z_A_DOUT_TEMPR2_59_ ;
wire Z_B_DOUT_TEMPR2_59_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__59_ ;
wire Z_A_DOUT_TEMPR0_37_ ;
wire Z_B_DOUT_TEMPR0_37_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__37_ ;
wire Z_A_DOUT_TEMPR2_17_ ;
wire Z_B_DOUT_TEMPR2_17_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__17_ ;
wire Z_B_DOUT_TEMPR0_48_ ;
wire Z_B_DOUT_TEMPR1_48_ ;
wire Z_B_DOUT_TEMPR2_48_ ;
wire Z_B_DOUT_TEMPR3_48_ ;
wire Z_A_DOUT_TEMPR3_7_ ;
wire Z_B_DOUT_TEMPR3_7_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__7_ ;
wire Z_A_DOUT_TEMPR3_21_ ;
wire Z_B_DOUT_TEMPR3_21_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__21_ ;
wire Z_A_DOUT_TEMPR1_59_ ;
wire Z_B_DOUT_TEMPR1_59_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__59_ ;
wire Z_B_DOUT_TEMPR0_49_ ;
wire Z_B_DOUT_TEMPR1_49_ ;
wire Z_B_DOUT_TEMPR2_49_ ;
wire Z_B_DOUT_TEMPR3_49_ ;
wire Z_A_DOUT_TEMPR1_21_ ;
wire Z_B_DOUT_TEMPR1_21_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__21_ ;
wire Z_B_DOUT_TEMPR0_57_ ;
wire Z_B_DOUT_TEMPR1_57_ ;
wire Z_B_DOUT_TEMPR2_57_ ;
wire Z_A_DOUT_TEMPR3_41_ ;
wire Z_B_DOUT_TEMPR3_41_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__41_ ;
wire Z_A_DOUT_TEMPR1_8_ ;
wire Z_B_DOUT_TEMPR1_8_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__8_ ;
wire Z_A_DOUT_TEMPR1_1_ ;
wire Z_B_DOUT_TEMPR1_1_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__1_ ;
wire Z_A_DOUT_TEMPR2_33_ ;
wire Z_B_DOUT_TEMPR2_33_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__33_ ;
wire Z_A_DOUT_TEMPR0_22_ ;
wire Z_B_DOUT_TEMPR0_22_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__22_ ;
wire Z_A_DOUT_TEMPR0_2_ ;
wire Z_B_DOUT_TEMPR0_2_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__2_ ;
wire Z_B_DOUT_TEMPR0_58_ ;
wire Z_B_DOUT_TEMPR1_58_ ;
wire Z_B_DOUT_TEMPR2_58_ ;
wire Z_B_DOUT_TEMPR3_58_ ;
wire Z_A_DOUT_TEMPR1_33_ ;
wire Z_B_DOUT_TEMPR1_33_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__33_ ;
wire Z_A_DOUT_TEMPR3_37_ ;
wire Z_B_DOUT_TEMPR3_37_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__37_ ;
wire Z_A_DOUT_TEMPR1_16_ ;
wire Z_B_DOUT_TEMPR1_16_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__16_ ;
wire Z_B_DOUT_TEMPR0_59_ ;
wire Z_B_DOUT_TEMPR3_59_ ;
wire Z_A_DOUT_TEMPR0_59_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__59_ ;
wire Z_A_DOUT_TEMPR0_43_ ;
wire Z_B_DOUT_TEMPR0_43_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__43_ ;
wire Z_A_DOUT_TEMPR0_26_ ;
wire Z_B_DOUT_TEMPR0_26_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__26_ ;
wire Z_B_DOUT_TEMPR0_7_ ;
wire Z_B_DOUT_TEMPR1_7_ ;
wire Z_B_DOUT_TEMPR2_7_ ;
wire Z_A_DOUT_TEMPR0_25_ ;
wire Z_B_DOUT_TEMPR0_25_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__25_ ;
wire Z_A_DOUT_TEMPR3_58_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__58_ ;
wire Z_A_DOUT_TEMPR3_50_ ;
wire Z_B_DOUT_TEMPR3_50_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__50_ ;
wire Z_A_DOUT_TEMPR3_6_ ;
wire Z_B_DOUT_TEMPR3_6_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__6_ ;
wire Z_B_DOUT_TEMPR0_11_ ;
wire Z_B_DOUT_TEMPR1_11_ ;
wire Z_B_DOUT_TEMPR2_11_ ;
wire Z_B_DOUT_TEMPR3_11_ ;
wire Z_A_DOUT_TEMPR1_11_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__11_ ;
wire Z_A_DOUT_TEMPR2_32_ ;
wire Z_B_DOUT_TEMPR2_32_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__32_ ;
wire Z_A_DOUT_TEMPR2_54_ ;
wire Z_B_DOUT_TEMPR2_54_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__54_ ;
wire Z_A_DOUT_TEMPR2_3_ ;
wire Z_B_DOUT_TEMPR2_3_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__3_ ;
wire Z_A_DOUT_TEMPR0_21_ ;
wire Z_B_DOUT_TEMPR0_21_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__21_ ;
wire Z_A_DOUT_TEMPR1_32_ ;
wire Z_B_DOUT_TEMPR1_32_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__32_ ;
wire Z_A_DOUT_TEMPR1_3_ ;
wire Z_B_DOUT_TEMPR1_3_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__3_ ;
wire Z_A_DOUT_TEMPR1_54_ ;
wire Z_B_DOUT_TEMPR1_54_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__54_ ;
wire Z_A_DOUT_TEMPR2_36_ ;
wire Z_B_DOUT_TEMPR2_36_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__36_ ;
wire Z_A_DOUT_TEMPR0_42_ ;
wire Z_B_DOUT_TEMPR0_42_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__42_ ;
wire Z_A_DOUT_TEMPR0_38_ ;
wire Z_B_DOUT_TEMPR0_38_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__38_ ;
wire Z_A_DOUT_TEMPR2_18_ ;
wire Z_B_DOUT_TEMPR2_18_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__18_ ;
wire Z_A_DOUT_TEMPR0_4_ ;
wire Z_B_DOUT_TEMPR0_4_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__4_ ;
wire Z_A_DOUT_TEMPR2_35_ ;
wire Z_B_DOUT_TEMPR2_35_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__35_ ;
wire Z_A_DOUT_TEMPR2_10_ ;
wire Z_B_DOUT_TEMPR2_10_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__10_ ;
wire Z_A_DOUT_TEMPR0_19_ ;
wire Z_B_DOUT_TEMPR0_19_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__19_ ;
wire Z_A_DOUT_TEMPR0_8_ ;
wire Z_B_DOUT_TEMPR0_8_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__8_ ;
wire Z_A_DOUT_TEMPR1_36_ ;
wire Z_B_DOUT_TEMPR1_36_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__36_ ;
wire Z_B_DOUT_TEMPR0_32_ ;
wire Z_B_DOUT_TEMPR3_32_ ;
wire Z_A_DOUT_TEMPR1_35_ ;
wire Z_B_DOUT_TEMPR1_35_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__35_ ;
wire Z_A_DOUT_TEMPR2_6_ ;
wire Z_B_DOUT_TEMPR2_6_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__6_ ;
wire Z_B_DOUT_TEMPR0_6_ ;
wire Z_B_DOUT_TEMPR1_6_ ;
wire Z_A_DOUT_TEMPR1_7_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__7_ ;
wire Z_A_DOUT_TEMPR0_54_ ;
wire Z_B_DOUT_TEMPR0_54_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__54_ ;
wire Z_A_DOUT_TEMPR3_1_ ;
wire Z_B_DOUT_TEMPR3_1_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__1_ ;
wire Z_A_DOUT_TEMPR3_38_ ;
wire Z_B_DOUT_TEMPR3_38_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__38_ ;
wire Z_A_DOUT_TEMPR0_41_ ;
wire Z_B_DOUT_TEMPR0_41_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__41_ ;
wire Z_A_DOUT_TEMPR3_16_ ;
wire Z_B_DOUT_TEMPR3_16_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__16_ ;
wire Z_B_DOUT_TEMPR0_34_ ;
wire Z_B_DOUT_TEMPR1_34_ ;
wire Z_B_DOUT_TEMPR2_34_ ;
wire Z_B_DOUT_TEMPR3_34_ ;
wire Z_A_DOUT_TEMPR3_53_ ;
wire Z_B_DOUT_TEMPR3_53_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__53_ ;
wire Z_A_DOUT_TEMPR2_49_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__49_ ;
wire Z_B_DOUT_TEMPR2_2_ ;
wire Z_A_DOUT_TEMPR2_8_ ;
wire Z_B_DOUT_TEMPR2_8_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__8_ ;
wire Z_A_DOUT_TEMPR3_11_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__11_ ;
wire Z_A_DOUT_TEMPR0_6_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__6_ ;
wire Z_A_DOUT_TEMPR0_33_ ;
wire Z_B_DOUT_TEMPR0_33_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__33_ ;
wire Z_A_DOUT_TEMPR3_52_ ;
wire Z_B_DOUT_TEMPR3_52_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__52_ ;
wire Z_A_DOUT_TEMPR3_5_ ;
wire Z_B_DOUT_TEMPR3_5_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__5_ ;
wire Z_B_DOUT_TEMPR2_22_ ;
wire Z_B_DOUT_TEMPR2_21_ ;
wire Z_A_DOUT_TEMPR3_56_ ;
wire Z_B_DOUT_TEMPR3_56_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__56_ ;
wire Z_A_DOUT_TEMPR3_55_ ;
wire Z_B_DOUT_TEMPR3_55_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__55_ ;
wire Z_A_DOUT_TEMPR2_24_ ;
wire Z_B_DOUT_TEMPR2_24_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__24_ ;
wire Z_A_DOUT_TEMPR3_33_ ;
wire Z_B_DOUT_TEMPR3_33_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__33_ ;
wire Z_A_DOUT_TEMPR2_9_ ;
wire Z_B_DOUT_TEMPR2_9_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__9_ ;
wire Z_A_DOUT_TEMPR0_32_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__32_ ;
wire Z_A_DOUT_TEMPR0_3_ ;
wire Z_B_DOUT_TEMPR0_3_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__3_ ;
wire Z_B_DOUT_TEMPR0_10_ ;
wire Z_B_DOUT_TEMPR1_10_ ;
wire Z_A_DOUT_TEMPR2_1_ ;
wire Z_B_DOUT_TEMPR2_1_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__1_ ;
wire Z_B_DOUT_TEMPR0_35_ ;
wire Z_B_DOUT_TEMPR3_35_ ;
wire Z_A_DOUT_TEMPR3_49_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__49_ ;
wire Z_A_DOUT_TEMPR3_51_ ;
wire Z_B_DOUT_TEMPR3_51_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__51_ ;
wire Z_B_DOUT_TEMPR0_24_ ;
wire Z_B_DOUT_TEMPR1_24_ ;
wire Z_B_DOUT_TEMPR3_24_ ;
wire Z_A_DOUT_TEMPR0_36_ ;
wire Z_B_DOUT_TEMPR0_36_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__36_ ;
wire Z_A_DOUT_TEMPR2_16_ ;
wire Z_B_DOUT_TEMPR2_16_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__16_ ;
wire Z_A_DOUT_TEMPR0_35_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__35_ ;
wire Z_B_DOUT_TEMPR3_8_ ;
wire Z_B_DOUT_TEMPR1_4_ ;
wire Z_B_DOUT_TEMPR2_4_ ;
wire Z_A_DOUT_TEMPR3_32_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__32_ ;
wire Z_A_DOUT_TEMPR3_3_ ;
wire Z_B_DOUT_TEMPR3_3_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__3_ ;
wire Z_A_DOUT_TEMPR0_7_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__7_ ;
wire Z_A_DOUT_TEMPR2_11_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__11_ ;
wire Z_A_DOUT_TEMPR3_0_ ;
wire Z_B_DOUT_TEMPR3_0_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__0_ ;
wire Z_A_DOUT_TEMPR1_19_ ;
wire Z_B_DOUT_TEMPR1_19_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__19_ ;
wire Z_A_DOUT_TEMPR3_36_ ;
wire Z_B_DOUT_TEMPR3_36_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__36_ ;
wire Z_A_DOUT_TEMPR3_35_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__35_ ;
wire Z_A_DOUT_TEMPR3_24_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__24_ ;
wire Z_A_DOUT_TEMPR1_24_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__24_ ;
wire Z_A_DOUT_TEMPR1_48_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__48_ ;
wire Z_A_DOUT_TEMPR1_40_ ;
wire Z_B_DOUT_TEMPR1_40_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__40_ ;
wire Z_B_DOUT_TEMPR1_42_ ;
wire Z_B_DOUT_TEMPR2_42_ ;
wire Z_B_DOUT_TEMPR1_41_ ;
wire Z_B_DOUT_TEMPR2_41_ ;
wire Z_A_DOUT_TEMPR2_39_ ;
wire Z_B_DOUT_TEMPR2_39_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__39_ ;
wire Z_B_DOUT_TEMPR2_25_ ;
wire Z_A_DOUT_TEMPR1_39_ ;
wire Z_B_DOUT_TEMPR1_39_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__39_ ;
wire Z_B_DOUT_TEMPR0_52_ ;
wire Z_B_DOUT_TEMPR1_52_ ;
wire Z_B_DOUT_TEMPR2_52_ ;
wire Z_A_DOUT_TEMPR2_57_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__57_ ;
wire Z_A_DOUT_TEMPR0_49_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__49_ ;
wire Z_B_DOUT_TEMPR0_51_ ;
wire Z_B_DOUT_TEMPR1_51_ ;
wire Z_B_DOUT_TEMPR2_51_ ;
wire Z_A_DOUT_TEMPR1_57_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__57_ ;
wire Z_A_DOUT_TEMPR0_9_ ;
wire Z_B_DOUT_TEMPR0_9_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__9_ ;
wire Z_A_DOUT_TEMPR0_24_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__24_ ;
wire Z_B_DOUT_TEMPR0_20_ ;
wire Z_B_DOUT_TEMPR1_20_ ;
wire Z_B_DOUT_TEMPR2_20_ ;
wire Z_B_DOUT_TEMPR3_20_ ;
wire Z_A_DOUT_TEMPR3_19_ ;
wire Z_B_DOUT_TEMPR3_19_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__19_ ;
wire Z_B_DOUT_TEMPR3_54_ ;
wire Z_A_DOUT_TEMPR0_57_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__57_ ;
wire Z_A_DOUT_TEMPR1_43_ ;
wire Z_B_DOUT_TEMPR1_43_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__43_ ;
wire Z_A_DOUT_TEMPR2_34_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__34_ ;
wire Z_A_DOUT_TEMPR1_34_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__34_ ;
wire Z_B_DOUT_TEMPR0_16_ ;
wire Z_A_DOUT_TEMPR2_58_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__58_ ;
wire Z_A_DOUT_TEMPR2_50_ ;
wire Z_B_DOUT_TEMPR2_50_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__50_ ;
wire Z_A_DOUT_TEMPR0_17_ ;
wire Z_B_DOUT_TEMPR0_17_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__17_ ;
wire Z_A_DOUT_TEMPR1_42_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__42_ ;
wire Z_A_DOUT_TEMPR1_58_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__58_ ;
wire Z_A_DOUT_TEMPR1_4_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__4_ ;
wire Z_A_DOUT_TEMPR3_59_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__59_ ;
wire Z_A_DOUT_TEMPR1_50_ ;
wire Z_B_DOUT_TEMPR1_50_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__50_ ;
wire Z_A_DOUT_TEMPR2_0_ ;
wire Z_B_DOUT_TEMPR2_0_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__0_ ;
wire Z_B_DOUT_TEMPR0_55_ ;
wire Z_B_DOUT_TEMPR1_55_ ;
wire Z_B_DOUT_TEMPR2_55_ ;
wire Z_A_DOUT_TEMPR3_9_ ;
wire Z_B_DOUT_TEMPR3_9_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__9_ ;
wire Z_A_DOUT_TEMPR0_58_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__58_ ;
wire Z_A_DOUT_TEMPR0_50_ ;
wire Z_B_DOUT_TEMPR0_50_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__50_ ;
wire Z_A_DOUT_TEMPR0_39_ ;
wire Z_B_DOUT_TEMPR0_39_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__39_ ;
wire Z_A_DOUT_TEMPR2_19_ ;
wire Z_B_DOUT_TEMPR2_19_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__19_ ;
wire Z_A_DOUT_TEMPR2_27_ ;
wire Z_B_DOUT_TEMPR2_27_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__27_ ;
wire Z_B_DOUT_TEMPR0_40_ ;
wire Z_B_DOUT_TEMPR2_40_ ;
wire Z_B_DOUT_TEMPR3_40_ ;
wire Z_A_DOUT_TEMPR1_41_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__41_ ;
wire Z_A_DOUT_TEMPR3_8_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__8_ ;
wire Z_A_DOUT_TEMPR0_0_ ;
wire Z_B_DOUT_TEMPR0_0_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__0_ ;
wire Z_B_DOUT_TEMPR1_23_ ;
wire Z_B_DOUT_TEMPR2_23_ ;
wire Z_B_DOUT_TEMPR3_23_ ;
wire Z_A_DOUT_TEMPR3_39_ ;
wire Z_B_DOUT_TEMPR3_39_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__39_ ;
wire Z_A_DOUT_TEMPR3_54_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__54_ ;
wire Z_A_DOUT_TEMPR2_53_ ;
wire Z_B_DOUT_TEMPR2_53_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__53_ ;
wire Z_A_DOUT_TEMPR0_18_ ;
wire Z_B_DOUT_TEMPR0_18_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__18_ ;
wire Z_A_DOUT_TEMPR0_10_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__10_ ;
wire Z_A_DOUT_TEMPR1_53_ ;
wire Z_B_DOUT_TEMPR1_53_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__53_ ;
wire Z_A_DOUT_TEMPR0_34_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__34_ ;
wire Z_B_DOUT_TEMPR1_17_ ;
wire Z_B_DOUT_TEMPR3_17_ ;
wire Z_A_DOUT_TEMPR2_52_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__52_ ;
wire Z_B_DOUT_TEMPR2_26_ ;
wire Z_A_DOUT_TEMPR3_27_ ;
wire Z_B_DOUT_TEMPR3_27_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__27_ ;
wire Z_A_DOUT_TEMPR2_5_ ;
wire Z_B_DOUT_TEMPR2_5_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__5_ ;
wire Z_A_DOUT_TEMPR0_53_ ;
wire Z_B_DOUT_TEMPR0_53_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__53_ ;
wire Z_A_DOUT_TEMPR1_27_ ;
wire Z_B_DOUT_TEMPR1_27_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__27_ ;
wire Z_A_DOUT_TEMPR2_20_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__20_ ;
wire Z_B_DOUT_TEMPR1_18_ ;
wire Z_A_DOUT_TEMPR2_48_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__48_ ;
wire Z_A_DOUT_TEMPR1_52_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__52_ ;
wire Z_A_DOUT_TEMPR2_40_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__40_ ;
wire Z_A_DOUT_TEMPR1_5_ ;
wire Z_B_DOUT_TEMPR1_5_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__5_ ;
wire Z_A_DOUT_TEMPR2_56_ ;
wire Z_B_DOUT_TEMPR2_56_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__56_ ;
wire Z_A_DOUT_TEMPR2_55_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__55_ ;
wire Z_A_DOUT_TEMPR3_34_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__34_ ;
wire Z_A_DOUT_TEMPR1_56_ ;
wire Z_B_DOUT_TEMPR1_56_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__56_ ;
wire Z_A_DOUT_TEMPR1_55_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__55_ ;
wire Z_B_DOUT_TEMPR1_37_ ;
wire Z_B_DOUT_TEMPR2_37_ ;
wire Z_B_DOUT_TEMPR0_5_ ;
wire Z_A_DOUT_TEMPR2_51_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__51_ ;
wire Z_A_DOUT_TEMPR0_52_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__52_ ;
wire Z_A_DOUT_TEMPR0_5_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__5_ ;
wire Z_B_DOUT_TEMPR1_38_ ;
wire Z_B_DOUT_TEMPR2_38_ ;
wire Z_B_DOUT_TEMPR2_43_ ;
wire Z_B_DOUT_TEMPR3_43_ ;
wire Z_A_DOUT_TEMPR1_17_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__17_ ;
wire Z_A_DOUT_TEMPR1_51_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__51_ ;
wire Z_A_DOUT_TEMPR0_56_ ;
wire Z_B_DOUT_TEMPR0_56_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__56_ ;
wire Z_A_DOUT_TEMPR0_27_ ;
wire Z_B_DOUT_TEMPR0_27_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__27_ ;
wire Z_A_DOUT_TEMPR0_55_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__55_ ;
wire Z_B_DOUT_TEMPR0_1_ ;
wire Z_A_DOUT_TEMPR3_20_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__20_ ;
wire Z_A_DOUT_TEMPR0_51_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__51_ ;
wire Z_A_DOUT_TEMPR1_9_ ;
wire Z_B_DOUT_TEMPR1_9_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__9_ ;
wire Z_A_DOUT_TEMPR0_1_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__1_ ;
wire Z_A_DOUT_TEMPR1_20_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__20_ ;
wire Z_A_DOUT_TEMPR2_23_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__23_ ;
wire Z_A_DOUT_TEMPR3_48_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__48_ ;
wire Z_A_DOUT_TEMPR3_40_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__40_ ;
wire Z_A_DOUT_TEMPR2_43_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__43_ ;
wire Z_A_DOUT_TEMPR2_37_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__37_ ;
wire Z_A_DOUT_TEMPR0_16_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__16_ ;
wire Z_A_DOUT_TEMPR1_37_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__37_ ;
wire Z_A_DOUT_TEMPR1_49_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__49_ ;
wire Z_A_DOUT_TEMPR2_22_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__22_ ;
wire Z_A_DOUT_TEMPR0_11_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__11_ ;
wire Z_A_DOUT_TEMPR1_18_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__18_ ;
wire Z_A_DOUT_TEMPR2_2_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__2_ ;
wire Z_A_DOUT_TEMPR1_10_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__10_ ;
wire Z_A_DOUT_TEMPR2_42_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__42_ ;
wire Z_A_DOUT_TEMPR2_4_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__4_ ;
wire Z_A_DOUT_TEMPR0_20_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__20_ ;
wire Z_A_DOUT_TEMPR3_17_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__17_ ;
wire Z_A_DOUT_TEMPR2_26_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__26_ ;
wire Z_A_DOUT_TEMPR2_25_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__25_ ;
wire Z_A_DOUT_TEMPR3_23_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__23_ ;
wire Z_A_DOUT_TEMPR1_6_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__6_ ;
wire Z_A_DOUT_TEMPR1_23_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__23_ ;
wire Z_A_DOUT_TEMPR2_21_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__21_ ;
wire Z_A_DOUT_TEMPR2_7_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__7_ ;
wire Z_A_DOUT_TEMPR3_43_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_3__43_ ;
wire Z_A_DOUT_TEMPR2_38_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__38_ ;
wire Z_A_DOUT_TEMPR2_41_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_2__41_ ;
wire Z_A_DOUT_TEMPR1_38_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_1__38_ ;
wire Z_A_DOUT_TEMPR0_48_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__48_ ;
wire Z_A_DOUT_TEMPR0_40_ ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_SB_CORRECT_2 ;
wire PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__40_ ;
// @52:7597
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[22]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_22_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_22_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__22_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%22%DUAL-PORT%ECC_EN-0";
// @52:7570
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[2]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_2_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_2_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__2_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%2%DUAL-PORT%ECC_EN-0";
// @52:7543
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[57]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_57_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_57_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__57_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%57%DUAL-PORT%ECC_EN-0";
// @52:7462
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[22]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_22_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_22_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__22_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%22%DUAL-PORT%ECC_EN-0";
// @52:7435
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[2]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_2_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_2_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__2_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%2%DUAL-PORT%ECC_EN-0";
// @52:7405
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[42]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_42_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_42_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__42_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%42%DUAL-PORT%ECC_EN-0";
// @52:7348
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[4]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_4_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_4_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__4_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%4%DUAL-PORT%ECC_EN-0";
// @52:7321
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[0]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_0_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_0_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__0_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%0%DUAL-PORT%ECC_EN-0";
// @52:7294
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[26]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_26_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_26_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__26_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%26%DUAL-PORT%ECC_EN-0";
// @52:7264
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[18]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_18_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_18_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__18_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%18%DUAL-PORT%ECC_EN-0";
// @52:7237
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[23]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_23_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_23_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__23_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%23%DUAL-PORT%ECC_EN-0";
// @52:7210
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[25]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_25_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_25_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__25_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%25%DUAL-PORT%ECC_EN-0";
// @52:7183
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[10]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_10_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_10_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__10_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%10%DUAL-PORT%ECC_EN-0";
// @52:7153
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[26]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_26_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_26_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__26_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%26%DUAL-PORT%ECC_EN-0";
// @52:7099
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[25]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_25_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_25_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__25_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%25%DUAL-PORT%ECC_EN-0";
// @52:7069
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[59]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_59_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_59_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__59_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%59%DUAL-PORT%ECC_EN-0";
// @52:7012
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[37]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_37_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_37_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__37_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%37%DUAL-PORT%ECC_EN-0";
// @52:6985
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[17]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_17_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_17_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__17_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%17%DUAL-PORT%ECC_EN-0";
// @52:6978
  OR4 \OR4_B_DOUT[48]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[48]),
	.A(Z_B_DOUT_TEMPR0_48_),
	.B(Z_B_DOUT_TEMPR1_48_),
	.C(Z_B_DOUT_TEMPR2_48_),
	.D(Z_B_DOUT_TEMPR3_48_)
);
// @52:6952
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[7]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_7_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_7_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__7_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%7%DUAL-PORT%ECC_EN-0";
// @52:6925
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[21]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_21_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_21_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__21_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%21%DUAL-PORT%ECC_EN-0";
// @52:6871
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[59]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_59_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_59_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__59_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%59%DUAL-PORT%ECC_EN-0";
// @52:6861
  OR4 \OR4_B_DOUT[49]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[49]),
	.A(Z_B_DOUT_TEMPR0_49_),
	.B(Z_B_DOUT_TEMPR1_49_),
	.C(Z_B_DOUT_TEMPR2_49_),
	.D(Z_B_DOUT_TEMPR3_49_)
);
// @52:6835
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[21]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_21_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_21_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__21_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%21%DUAL-PORT%ECC_EN-0";
// @52:6831
  OR4 \OR4_B_DOUT[57]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[57]),
	.A(Z_B_DOUT_TEMPR0_57_),
	.B(Z_B_DOUT_TEMPR1_57_),
	.C(Z_B_DOUT_TEMPR2_57_),
	.D(Z_B_DOUT_TEMPR3_57_)
);
// @52:6778
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[41]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_41_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_41_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__41_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%41%DUAL-PORT%ECC_EN-0";
// @52:6751
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[8]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_8_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_8_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__8_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%8%DUAL-PORT%ECC_EN-0";
// @52:6724
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[1]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_1_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_1_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__1_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%1%DUAL-PORT%ECC_EN-0";
// @52:6694
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[33]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_33_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_33_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__33_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%33%DUAL-PORT%ECC_EN-0";
// @52:6664
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[22]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_22_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_22_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__22_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%22%DUAL-PORT%ECC_EN-0";
// @52:6637
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[2]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_2_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_2_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__2_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @52:6633
  OR4 \OR4_B_DOUT[58]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[58]),
	.A(Z_B_DOUT_TEMPR0_58_),
	.B(Z_B_DOUT_TEMPR1_58_),
	.C(Z_B_DOUT_TEMPR2_58_),
	.D(Z_B_DOUT_TEMPR3_58_)
);
// @52:6607
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[33]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_33_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_33_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__33_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%33%DUAL-PORT%ECC_EN-0";
// @52:6580
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[37]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_37_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_37_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__37_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%37%DUAL-PORT%ECC_EN-0";
// @52:6553
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[16]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_16_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_16_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__16_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%16%DUAL-PORT%ECC_EN-0";
// @52:6549
  OR4 \OR4_B_DOUT[59]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[59]),
	.A(Z_B_DOUT_TEMPR0_59_),
	.B(Z_B_DOUT_TEMPR1_59_),
	.C(Z_B_DOUT_TEMPR2_59_),
	.D(Z_B_DOUT_TEMPR3_59_)
);
// @52:6469
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[59]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_59_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_59_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__59_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%59%DUAL-PORT%ECC_EN-0";
// @52:6442
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[43]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_43_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_43_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__43_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%43%DUAL-PORT%ECC_EN-0";
// @52:6415
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[26]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_26_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_26_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__26_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%26%DUAL-PORT%ECC_EN-0";
// @52:6411
  OR4 \OR4_B_DOUT[7]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[7]),
	.A(Z_B_DOUT_TEMPR0_7_),
	.B(Z_B_DOUT_TEMPR1_7_),
	.C(Z_B_DOUT_TEMPR2_7_),
	.D(Z_B_DOUT_TEMPR3_7_)
);
// @52:6385
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[25]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_25_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_25_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__25_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%25%DUAL-PORT%ECC_EN-0";
// @52:6355
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[58]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_58_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_58_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__58_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%58%DUAL-PORT%ECC_EN-0";
// @52:6295
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[50]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_50_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_50_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__50_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%50%DUAL-PORT%ECC_EN-0";
// @52:6241
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[6]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_6_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_6_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__6_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%6%DUAL-PORT%ECC_EN-0";
// @52:6237
  OR4 \OR4_B_DOUT[11]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[11]),
	.A(Z_B_DOUT_TEMPR0_11_),
	.B(Z_B_DOUT_TEMPR1_11_),
	.C(Z_B_DOUT_TEMPR2_11_),
	.D(Z_B_DOUT_TEMPR3_11_)
);
// @52:6211
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[11]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_11_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_11_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__11_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%11%DUAL-PORT%ECC_EN-0";
// @52:6184
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[32]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_32_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_32_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__32_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%32%DUAL-PORT%ECC_EN-0";
// @52:6157
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[54]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_54_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_54_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__54_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%54%DUAL-PORT%ECC_EN-0";
// @52:6130
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[3]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_3_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_3_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__3_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%3%DUAL-PORT%ECC_EN-0";
// @52:6076
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[21]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_21_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_21_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__21_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%21%DUAL-PORT%ECC_EN-0";
// @52:6049
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[32]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_32_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_32_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__32_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%32%DUAL-PORT%ECC_EN-0";
// @52:6022
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[3]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_3_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_3_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__3_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%3%DUAL-PORT%ECC_EN-0";
// @52:5995
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[54]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_54_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_54_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__54_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%54%DUAL-PORT%ECC_EN-0";
// @52:5965
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[36]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_36_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_36_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__36_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%36%DUAL-PORT%ECC_EN-0";
// @52:5938
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[42]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_42_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_42_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__42_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%42%DUAL-PORT%ECC_EN-0";
// @52:5911
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[38]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_38_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_38_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__38_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%38%DUAL-PORT%ECC_EN-0";
// @52:5884
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[18]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_18_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_18_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__18_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%18%DUAL-PORT%ECC_EN-0";
// @52:5857
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[4]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_4_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_4_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__4_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%4%DUAL-PORT%ECC_EN-0";
// @52:5803
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[35]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_35_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_35_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__35_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%35%DUAL-PORT%ECC_EN-0";
// @52:5776
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[10]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_10_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_10_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__10_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%10%DUAL-PORT%ECC_EN-0";
// @52:5749
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[19]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_19_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_19_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__19_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%19%DUAL-PORT%ECC_EN-0";
// @52:5722
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[8]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_8_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_8_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__8_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%8%DUAL-PORT%ECC_EN-0";
// @52:5695
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[36]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_36_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_36_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__36_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%36%DUAL-PORT%ECC_EN-0";
// @52:5688
  OR4 \OR4_B_DOUT[32]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[32]),
	.A(Z_B_DOUT_TEMPR0_32_),
	.B(Z_B_DOUT_TEMPR1_32_),
	.C(Z_B_DOUT_TEMPR2_32_),
	.D(Z_B_DOUT_TEMPR3_32_)
);
// @52:5635
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[35]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_35_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_35_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__35_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%35%DUAL-PORT%ECC_EN-0";
// @52:5581
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[6]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_6_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_6_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__6_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%6%DUAL-PORT%ECC_EN-0";
// @52:5577
  OR4 \OR4_B_DOUT[6]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[6]),
	.A(Z_B_DOUT_TEMPR0_6_),
	.B(Z_B_DOUT_TEMPR1_6_),
	.C(Z_B_DOUT_TEMPR2_6_),
	.D(Z_B_DOUT_TEMPR3_6_)
);
// @52:5549
  INV \INVBLKY1[0]  (
	.Y(Z_BLKY1_0_),
	.A(Communication_Builder_0_Sample_RAM_R_Address[15])
);
// @52:5493
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[7]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_7_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_7_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__7_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%7%DUAL-PORT%ECC_EN-0";
// @52:5439
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[54]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_54_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_54_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__54_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%54%DUAL-PORT%ECC_EN-0";
// @52:5385
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[1]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_1_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_1_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__1_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%1%DUAL-PORT%ECC_EN-0";
// @52:5328
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[38]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_38_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_38_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__38_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%38%DUAL-PORT%ECC_EN-0";
// @52:5241
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[41]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_41_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_41_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__41_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%41%DUAL-PORT%ECC_EN-0";
// @52:5214
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[16]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_16_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_16_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__16_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%16%DUAL-PORT%ECC_EN-0";
// @52:5180
  OR4 \OR4_B_DOUT[34]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[34]),
	.A(Z_B_DOUT_TEMPR0_34_),
	.B(Z_B_DOUT_TEMPR1_34_),
	.C(Z_B_DOUT_TEMPR2_34_),
	.D(Z_B_DOUT_TEMPR3_34_)
);
// @52:5152
  INV \INVBLKY0[0]  (
	.Y(Z_BLKY0_0_),
	.A(Communication_Builder_0_Sample_RAM_R_Address[14])
);
// @52:5126
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[53]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_53_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_53_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__53_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%53%DUAL-PORT%ECC_EN-0";
// @52:5099
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[49]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_49_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_49_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__49_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%49%DUAL-PORT%ECC_EN-0";
// @52:5068
  OR4 \OR4_B_DOUT[2]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[2]),
	.A(Z_B_DOUT_TEMPR0_2_),
	.B(Z_B_DOUT_TEMPR1_2_),
	.C(Z_B_DOUT_TEMPR2_2_),
	.D(Z_B_DOUT_TEMPR3_2_)
);
// @52:5064
  INV \INVBLKX1[0]  (
	.Y(Z_BLKX1_0_),
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[15])
);
// @52:5026
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[8]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_8_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_8_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__8_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%8%DUAL-PORT%ECC_EN-0";
// @52:4996
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[11]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_11_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_11_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__11_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%11%DUAL-PORT%ECC_EN-0";
// @52:4912
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[6]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_6_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_6_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__6_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%6%DUAL-PORT%ECC_EN-0";
// @52:4885
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[33]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_33_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_33_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__33_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%33%DUAL-PORT%ECC_EN-0";
// @52:4850
  INV \INVBLKX0[0]  (
	.Y(Z_BLKX0_0_),
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[14])
);
// @52:4824
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[52]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_52_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_52_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__52_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%52%DUAL-PORT%ECC_EN-0";
// @52:4797
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[5]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_5_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_5_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__5_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%5%DUAL-PORT%ECC_EN-0";
// @52:4793
  OR4 \OR4_B_DOUT[22]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[22]),
	.A(Z_B_DOUT_TEMPR0_22_),
	.B(Z_B_DOUT_TEMPR1_22_),
	.C(Z_B_DOUT_TEMPR2_22_),
	.D(Z_B_DOUT_TEMPR3_22_)
);
// @52:4784
  OR4 \OR4_B_DOUT[21]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[21]),
	.A(Z_B_DOUT_TEMPR0_21_),
	.B(Z_B_DOUT_TEMPR1_21_),
	.C(Z_B_DOUT_TEMPR2_21_),
	.D(Z_B_DOUT_TEMPR3_21_)
);
// @52:4758
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[56]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_56_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_56_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__56_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%56%DUAL-PORT%ECC_EN-0";
// @52:4731
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[55]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_55_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_55_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__55_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%55%DUAL-PORT%ECC_EN-0";
// @52:4704
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[24]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_24_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_24_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__24_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%24%DUAL-PORT%ECC_EN-0";
// @52:4677
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[33]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_33_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_33_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__33_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%33%DUAL-PORT%ECC_EN-0";
// @52:4569
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[9]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_9_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_9_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__9_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%9%DUAL-PORT%ECC_EN-0";
// @52:4515
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[32]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_32_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_32_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__32_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%32%DUAL-PORT%ECC_EN-0";
// @52:4461
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[3]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_3_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_3_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__3_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%3%DUAL-PORT%ECC_EN-0";
// @52:4457
  OR4 \OR4_B_DOUT[10]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[10]),
	.A(Z_B_DOUT_TEMPR0_10_),
	.B(Z_B_DOUT_TEMPR1_10_),
	.C(Z_B_DOUT_TEMPR2_10_),
	.D(Z_B_DOUT_TEMPR3_10_)
);
// @52:4431
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[1]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_1_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_1_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__1_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%1%DUAL-PORT%ECC_EN-0";
// @52:4397
  OR4 \OR4_B_DOUT[35]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[35]),
	.A(Z_B_DOUT_TEMPR0_35_),
	.B(Z_B_DOUT_TEMPR1_35_),
	.C(Z_B_DOUT_TEMPR2_35_),
	.D(Z_B_DOUT_TEMPR3_35_)
);
// @52:4371
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[49]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_49_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_49_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__49_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%49%DUAL-PORT%ECC_EN-0";
// @52:4344
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[51]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_51_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_51_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__51_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%51%DUAL-PORT%ECC_EN-0";
// @52:4340
  OR4 \OR4_B_DOUT[24]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[24]),
	.A(Z_B_DOUT_TEMPR0_24_),
	.B(Z_B_DOUT_TEMPR1_24_),
	.C(Z_B_DOUT_TEMPR2_24_),
	.D(Z_B_DOUT_TEMPR3_24_)
);
// @52:4314
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[36]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_36_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_36_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__36_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%36%DUAL-PORT%ECC_EN-0";
// @52:4287
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[16]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_16_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_16_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__16_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%16%DUAL-PORT%ECC_EN-0";
// @52:4260
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[35]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_35_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_35_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__35_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%35%DUAL-PORT%ECC_EN-0";
// @52:4226
  OR4 \OR4_B_DOUT[8]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[8]),
	.A(Z_B_DOUT_TEMPR0_8_),
	.B(Z_B_DOUT_TEMPR1_8_),
	.C(Z_B_DOUT_TEMPR2_8_),
	.D(Z_B_DOUT_TEMPR3_8_)
);
// @52:4223
  OR4 \OR4_B_DOUT[4]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[4]),
	.A(Z_B_DOUT_TEMPR0_4_),
	.B(Z_B_DOUT_TEMPR1_4_),
	.C(Z_B_DOUT_TEMPR2_4_),
	.D(Z_B_DOUT_TEMPR3_4_)
);
// @52:4197
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[32]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_32_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_32_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__32_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%32%DUAL-PORT%ECC_EN-0";
// @52:4170
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[3]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_3_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_3_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__3_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%3%DUAL-PORT%ECC_EN-0";
// @52:4137
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[7]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_7_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_7_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__7_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%7%DUAL-PORT%ECC_EN-0";
// @52:4077
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[11]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_11_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_11_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__11_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%11%DUAL-PORT%ECC_EN-0";
// @52:4050
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[0]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_0_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_0_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__0_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%0%DUAL-PORT%ECC_EN-0";
// @52:4023
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[19]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_19_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_19_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__19_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%19%DUAL-PORT%ECC_EN-0";
// @52:3996
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[36]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_36_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_36_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__36_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%36%DUAL-PORT%ECC_EN-0";
// @52:3969
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[35]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_35_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_35_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__35_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%35%DUAL-PORT%ECC_EN-0";
// @52:3912
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[24]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_24_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_24_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__24_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%24%DUAL-PORT%ECC_EN-0";
// @52:3882
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[24]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_24_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_24_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__24_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%24%DUAL-PORT%ECC_EN-0";
// @52:3828
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[48]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_48_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_48_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__48_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%48%DUAL-PORT%ECC_EN-0";
// @52:3774
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[40]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_40_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_40_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__40_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%40%DUAL-PORT%ECC_EN-0";
// @52:3767
  OR4 \OR4_B_DOUT[42]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[42]),
	.A(Z_B_DOUT_TEMPR0_42_),
	.B(Z_B_DOUT_TEMPR1_42_),
	.C(Z_B_DOUT_TEMPR2_42_),
	.D(Z_B_DOUT_TEMPR3_42_)
);
// @52:3764
  OR4 \OR4_B_DOUT[41]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[41]),
	.A(Z_B_DOUT_TEMPR0_41_),
	.B(Z_B_DOUT_TEMPR1_41_),
	.C(Z_B_DOUT_TEMPR2_41_),
	.D(Z_B_DOUT_TEMPR3_41_)
);
// @52:3738
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[39]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_39_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_39_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__39_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%39%DUAL-PORT%ECC_EN-0";
// @52:3734
  OR4 \OR4_B_DOUT[25]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[25]),
	.A(Z_B_DOUT_TEMPR0_25_),
	.B(Z_B_DOUT_TEMPR1_25_),
	.C(Z_B_DOUT_TEMPR2_25_),
	.D(Z_B_DOUT_TEMPR3_25_)
);
// @52:3708
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[39]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_39_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_39_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__39_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%39%DUAL-PORT%ECC_EN-0";
// @52:3704
  OR4 \OR4_B_DOUT[52]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[52]),
	.A(Z_B_DOUT_TEMPR0_52_),
	.B(Z_B_DOUT_TEMPR1_52_),
	.C(Z_B_DOUT_TEMPR2_52_),
	.D(Z_B_DOUT_TEMPR3_52_)
);
// @52:3678
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[57]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_57_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_57_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__57_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%57%DUAL-PORT%ECC_EN-0";
// @52:3651
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[49]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_49_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_49_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__49_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%49%DUAL-PORT%ECC_EN-0";
// @52:3644
  OR4 \OR4_B_DOUT[51]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[51]),
	.A(Z_B_DOUT_TEMPR0_51_),
	.B(Z_B_DOUT_TEMPR1_51_),
	.C(Z_B_DOUT_TEMPR2_51_),
	.D(Z_B_DOUT_TEMPR3_51_)
);
// @52:3588
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[57]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_57_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_57_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__57_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%57%DUAL-PORT%ECC_EN-0";
// @52:3561
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[9]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_9_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_9_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__9_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%9%DUAL-PORT%ECC_EN-0";
// @52:3531
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[24]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_24_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_24_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__24_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%24%DUAL-PORT%ECC_EN-0";
// @52:3524
  OR4 \OR4_B_DOUT[20]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[20]),
	.A(Z_B_DOUT_TEMPR0_20_),
	.B(Z_B_DOUT_TEMPR1_20_),
	.C(Z_B_DOUT_TEMPR2_20_),
	.D(Z_B_DOUT_TEMPR3_20_)
);
// @52:3498
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[19]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_19_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_19_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__19_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%19%DUAL-PORT%ECC_EN-0";
// @52:3494
  OR4 \OR4_B_DOUT[54]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[54]),
	.A(Z_B_DOUT_TEMPR0_54_),
	.B(Z_B_DOUT_TEMPR1_54_),
	.C(Z_B_DOUT_TEMPR2_54_),
	.D(Z_B_DOUT_TEMPR3_54_)
);
// @52:3462
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[57]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_57_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_57_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__57_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%57%DUAL-PORT%ECC_EN-0";
// @52:3432
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[43]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_43_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_43_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__43_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%43%DUAL-PORT%ECC_EN-0";
// @52:3405
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[34]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_34_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_34_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__34_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%34%DUAL-PORT%ECC_EN-0";
// @52:3372
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[34]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_34_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_34_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__34_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%34%DUAL-PORT%ECC_EN-0";
// @52:3368
  OR4 \OR4_B_DOUT[33]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[33]),
	.A(Z_B_DOUT_TEMPR0_33_),
	.B(Z_B_DOUT_TEMPR1_33_),
	.C(Z_B_DOUT_TEMPR2_33_),
	.D(Z_B_DOUT_TEMPR3_33_)
);
// @52:3335
  OR4 \OR4_B_DOUT[16]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[16]),
	.A(Z_B_DOUT_TEMPR0_16_),
	.B(Z_B_DOUT_TEMPR1_16_),
	.C(Z_B_DOUT_TEMPR2_16_),
	.D(Z_B_DOUT_TEMPR3_16_)
);
// @52:3309
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[58]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_58_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_58_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__58_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%58%DUAL-PORT%ECC_EN-0";
// @52:3282
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[50]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_50_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_50_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__50_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%50%DUAL-PORT%ECC_EN-0";
// @52:3255
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[17]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_17_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_17_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__17_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%17%DUAL-PORT%ECC_EN-0";
// @52:3228
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[42]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_42_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_42_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__42_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%42%DUAL-PORT%ECC_EN-0";
// @52:3198
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[58]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_58_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_58_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__58_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%58%DUAL-PORT%ECC_EN-0";
// @52:3171
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[4]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_4_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_4_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__4_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%4%DUAL-PORT%ECC_EN-0";
// @52:3144
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[59]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_59_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_59_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__59_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%59%DUAL-PORT%ECC_EN-0";
// @52:3117
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[50]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_50_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_50_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__50_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%50%DUAL-PORT%ECC_EN-0";
// @52:3063
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[0]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_0_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_0_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__0_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%0%DUAL-PORT%ECC_EN-0";
// @52:2999
  OR4 \OR4_B_DOUT[55]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[55]),
	.A(Z_B_DOUT_TEMPR0_55_),
	.B(Z_B_DOUT_TEMPR1_55_),
	.C(Z_B_DOUT_TEMPR2_55_),
	.D(Z_B_DOUT_TEMPR3_55_)
);
// @52:2996
  OR4 \OR4_B_DOUT[36]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[36]),
	.A(Z_B_DOUT_TEMPR0_36_),
	.B(Z_B_DOUT_TEMPR1_36_),
	.C(Z_B_DOUT_TEMPR2_36_),
	.D(Z_B_DOUT_TEMPR3_36_)
);
// @52:2970
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[9]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_9_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_9_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__9_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%9%DUAL-PORT%ECC_EN-0";
// @52:2943
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[58]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_58_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_58_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__58_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%58%DUAL-PORT%ECC_EN-0";
// @52:2916
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[50]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_50_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_50_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__50_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%50%DUAL-PORT%ECC_EN-0";
// @52:2889
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[39]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_39_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_39_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__39_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%39%DUAL-PORT%ECC_EN-0";
// @52:2862
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[19]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_19_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_19_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__19_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%19%DUAL-PORT%ECC_EN-0";
// @52:2835
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[27]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_27_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_27_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__27_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%27%DUAL-PORT%ECC_EN-0";
// @52:2831
  OR4 \OR4_B_DOUT[40]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[40]),
	.A(Z_B_DOUT_TEMPR0_40_),
	.B(Z_B_DOUT_TEMPR1_40_),
	.C(Z_B_DOUT_TEMPR2_40_),
	.D(Z_B_DOUT_TEMPR3_40_)
);
// @52:2802
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[41]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_41_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_41_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__41_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%41%DUAL-PORT%ECC_EN-0";
// @52:2745
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[8]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_8_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_8_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__8_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%8%DUAL-PORT%ECC_EN-0";
// @52:2718
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[0]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_0_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_0_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @52:2705
  OR4 \OR4_B_DOUT[23]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[23]),
	.A(Z_B_DOUT_TEMPR0_23_),
	.B(Z_B_DOUT_TEMPR1_23_),
	.C(Z_B_DOUT_TEMPR2_23_),
	.D(Z_B_DOUT_TEMPR3_23_)
);
// @52:2702
  OR4 \OR4_B_DOUT[50]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[50]),
	.A(Z_B_DOUT_TEMPR0_50_),
	.B(Z_B_DOUT_TEMPR1_50_),
	.C(Z_B_DOUT_TEMPR2_50_),
	.D(Z_B_DOUT_TEMPR3_50_)
);
// @52:2676
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[39]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_39_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_39_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__39_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%39%DUAL-PORT%ECC_EN-0";
// @52:2649
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[54]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_54_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_54_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__54_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%54%DUAL-PORT%ECC_EN-0";
// @52:2622
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[53]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_53_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_53_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__53_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%53%DUAL-PORT%ECC_EN-0";
// @52:2592
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[18]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_18_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_18_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__18_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%18%DUAL-PORT%ECC_EN-0";
// @52:2565
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[10]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_10_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_10_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__10_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%10%DUAL-PORT%ECC_EN-0";
// @52:2538
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[53]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_53_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_53_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__53_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%53%DUAL-PORT%ECC_EN-0";
// @52:2505
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[34]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_34_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_34_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__34_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%34%DUAL-PORT%ECC_EN-0";
// @52:2471
  OR4 \OR4_B_DOUT[3]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[3]),
	.A(Z_B_DOUT_TEMPR0_3_),
	.B(Z_B_DOUT_TEMPR1_3_),
	.C(Z_B_DOUT_TEMPR2_3_),
	.D(Z_B_DOUT_TEMPR3_3_)
);
// @52:2468
  OR4 \OR4_B_DOUT[17]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[17]),
	.A(Z_B_DOUT_TEMPR0_17_),
	.B(Z_B_DOUT_TEMPR1_17_),
	.C(Z_B_DOUT_TEMPR2_17_),
	.D(Z_B_DOUT_TEMPR3_17_)
);
// @52:2442
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[52]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_52_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_52_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__52_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%52%DUAL-PORT%ECC_EN-0";
// @52:2438
  OR4 \OR4_B_DOUT[26]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[26]),
	.A(Z_B_DOUT_TEMPR0_26_),
	.B(Z_B_DOUT_TEMPR1_26_),
	.C(Z_B_DOUT_TEMPR2_26_),
	.D(Z_B_DOUT_TEMPR3_26_)
);
// @52:2412
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[27]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_27_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_27_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__27_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%27%DUAL-PORT%ECC_EN-0";
// @52:2385
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[5]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_5_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_5_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__5_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%5%DUAL-PORT%ECC_EN-0";
// @52:2358
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[53]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_53_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_53_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__53_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%53%DUAL-PORT%ECC_EN-0";
// @52:2304
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[27]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_27_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_27_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__27_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%27%DUAL-PORT%ECC_EN-0";
// @52:2277
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[20]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_20_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_20_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__20_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%20%DUAL-PORT%ECC_EN-0";
// @52:2273
  OR4 \OR4_B_DOUT[18]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[18]),
	.A(Z_B_DOUT_TEMPR0_18_),
	.B(Z_B_DOUT_TEMPR1_18_),
	.C(Z_B_DOUT_TEMPR2_18_),
	.D(Z_B_DOUT_TEMPR3_18_)
);
// @52:2220
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[48]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_48_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_48_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__48_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%48%DUAL-PORT%ECC_EN-0";
// @52:2193
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[52]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_52_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_52_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__52_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%52%DUAL-PORT%ECC_EN-0";
// @52:2166
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[40]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_40_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_40_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__40_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%40%DUAL-PORT%ECC_EN-0";
// @52:2139
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[5]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_5_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_5_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__5_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%5%DUAL-PORT%ECC_EN-0";
// @52:2135
  OR4 \OR4_B_DOUT[19]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[19]),
	.A(Z_B_DOUT_TEMPR0_19_),
	.B(Z_B_DOUT_TEMPR1_19_),
	.C(Z_B_DOUT_TEMPR2_19_),
	.D(Z_B_DOUT_TEMPR3_19_)
);
// @52:2109
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[56]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_56_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_56_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__56_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%56%DUAL-PORT%ECC_EN-0";
// @52:2079
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[55]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_55_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_55_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__55_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%55%DUAL-PORT%ECC_EN-0";
// @52:2052
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[34]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_34_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_34_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__34_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%34%DUAL-PORT%ECC_EN-0";
// @52:2025
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[56]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_56_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_56_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__56_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%56%DUAL-PORT%ECC_EN-0";
// @52:1998
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[55]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_55_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_55_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__55_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%55%DUAL-PORT%ECC_EN-0";
// @52:1994
  OR4 \OR4_B_DOUT[37]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[37]),
	.A(Z_B_DOUT_TEMPR0_37_),
	.B(Z_B_DOUT_TEMPR1_37_),
	.C(Z_B_DOUT_TEMPR2_37_),
	.D(Z_B_DOUT_TEMPR3_37_)
);
// @52:1991
  OR4 \OR4_B_DOUT[5]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[5]),
	.A(Z_B_DOUT_TEMPR0_5_),
	.B(Z_B_DOUT_TEMPR1_5_),
	.C(Z_B_DOUT_TEMPR2_5_),
	.D(Z_B_DOUT_TEMPR3_5_)
);
// @52:1965
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[51]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_51_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_51_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__51_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%51%DUAL-PORT%ECC_EN-0";
// @52:1938
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[52]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_52_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_52_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__52_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%52%DUAL-PORT%ECC_EN-0";
// @52:1884
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[5]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_5_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_5_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__5_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%5%DUAL-PORT%ECC_EN-0";
// @52:1853
  OR4 \OR4_B_DOUT[38]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[38]),
	.A(Z_B_DOUT_TEMPR0_38_),
	.B(Z_B_DOUT_TEMPR1_38_),
	.C(Z_B_DOUT_TEMPR2_38_),
	.D(Z_B_DOUT_TEMPR3_38_)
);
// @52:1850
  OR4 \OR4_B_DOUT[43]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[43]),
	.A(Z_B_DOUT_TEMPR0_43_),
	.B(Z_B_DOUT_TEMPR1_43_),
	.C(Z_B_DOUT_TEMPR2_43_),
	.D(Z_B_DOUT_TEMPR3_43_)
);
// @52:1824
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[17]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_17_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_17_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__17_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%17%DUAL-PORT%ECC_EN-0";
// @52:1797
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[51]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_51_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_51_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__51_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%51%DUAL-PORT%ECC_EN-0";
// @52:1793
  OR4 \OR4_B_DOUT[39]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[39]),
	.A(Z_B_DOUT_TEMPR0_39_),
	.B(Z_B_DOUT_TEMPR1_39_),
	.C(Z_B_DOUT_TEMPR2_39_),
	.D(Z_B_DOUT_TEMPR3_39_)
);
// @52:1767
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[56]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_56_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_56_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__56_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%56%DUAL-PORT%ECC_EN-0";
// @52:1740
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[27]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_27_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_27_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__27_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%27%DUAL-PORT%ECC_EN-0";
// @52:1713
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[55]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_55_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_55_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__55_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%55%DUAL-PORT%ECC_EN-0";
// @52:1709
  OR4 \OR4_B_DOUT[1]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[1]),
	.A(Z_B_DOUT_TEMPR0_1_),
	.B(Z_B_DOUT_TEMPR1_1_),
	.C(Z_B_DOUT_TEMPR2_1_),
	.D(Z_B_DOUT_TEMPR3_1_)
);
// @52:1703
  OR4 \OR4_B_DOUT[53]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[53]),
	.A(Z_B_DOUT_TEMPR0_53_),
	.B(Z_B_DOUT_TEMPR1_53_),
	.C(Z_B_DOUT_TEMPR2_53_),
	.D(Z_B_DOUT_TEMPR3_53_)
);
// @52:1650
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[20]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_20_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_20_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__20_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%20%DUAL-PORT%ECC_EN-0";
// @52:1623
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[51]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_51_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_51_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__51_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%51%DUAL-PORT%ECC_EN-0";
// @52:1569
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[9]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_9_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_9_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__9_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%9%DUAL-PORT%ECC_EN-0";
// @52:1515
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[1]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_1_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_1_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @52:1488
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[20]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_20_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_20_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__20_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%20%DUAL-PORT%ECC_EN-0";
// @52:1461
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[23]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_23_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_23_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__23_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%23%DUAL-PORT%ECC_EN-0";
// @52:1434
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[48]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_48_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_48_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__48_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%48%DUAL-PORT%ECC_EN-0";
// @52:1404
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[40]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_40_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_40_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__40_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%40%DUAL-PORT%ECC_EN-0";
// @52:1377
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[43]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_43_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_43_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__43_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%43%DUAL-PORT%ECC_EN-0";
// @52:1350
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[37]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_37_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_37_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__37_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%37%DUAL-PORT%ECC_EN-0";
// @52:1320
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[16]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_16_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_16_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__16_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%16%DUAL-PORT%ECC_EN-0";
// @52:1293
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[37]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_37_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_37_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__37_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%37%DUAL-PORT%ECC_EN-0";
// @52:1203
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[49]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_49_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_49_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__49_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%49%DUAL-PORT%ECC_EN-0";
// @52:1163
  OR4 \OR4_B_DOUT[56]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[56]),
	.A(Z_B_DOUT_TEMPR0_56_),
	.B(Z_B_DOUT_TEMPR1_56_),
	.C(Z_B_DOUT_TEMPR2_56_),
	.D(Z_B_DOUT_TEMPR3_56_)
);
// @52:1160
  OR4 \OR4_B_DOUT[27]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[27]),
	.A(Z_B_DOUT_TEMPR0_27_),
	.B(Z_B_DOUT_TEMPR1_27_),
	.C(Z_B_DOUT_TEMPR2_27_),
	.D(Z_B_DOUT_TEMPR3_27_)
);
// @52:1134
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[22]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_22_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_22_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__22_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%22%DUAL-PORT%ECC_EN-0";
// @52:1107
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[11]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_11_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_11_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__11_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%11%DUAL-PORT%ECC_EN-0";
// @52:1077
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[18]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_18_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_18_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__18_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%18%DUAL-PORT%ECC_EN-0";
// @52:1050
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[2]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_2_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_2_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__2_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%2%DUAL-PORT%ECC_EN-0";
// @52:1023
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[10]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_10_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_10_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__10_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%10%DUAL-PORT%ECC_EN-0";
// @52:996
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[42]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_42_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_42_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__42_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%42%DUAL-PORT%ECC_EN-0";
// @52:970
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[4]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_4_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_4_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__4_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%4%DUAL-PORT%ECC_EN-0";
// @52:913
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[20]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_20_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_20_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__20_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%20%DUAL-PORT%ECC_EN-0";
// @52:886
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[17]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_17_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_17_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__17_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%17%DUAL-PORT%ECC_EN-0";
// @52:856
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[26]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_26_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_26_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__26_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%26%DUAL-PORT%ECC_EN-0";
// @52:829
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[25]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_25_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_25_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__25_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%25%DUAL-PORT%ECC_EN-0";
// @52:798
  OR4 \OR4_B_DOUT[9]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[9]),
	.A(Z_B_DOUT_TEMPR0_9_),
	.B(Z_B_DOUT_TEMPR1_9_),
	.C(Z_B_DOUT_TEMPR2_9_),
	.D(Z_B_DOUT_TEMPR3_9_)
);
// @52:745
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[23]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_23_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_23_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__23_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%23%DUAL-PORT%ECC_EN-0";
// @52:686
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[6]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_6_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_6_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__6_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%6%DUAL-PORT%ECC_EN-0";
// @52:632
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[23]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_23_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_23_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__23_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%23%DUAL-PORT%ECC_EN-0";
// @52:602
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[21]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_21_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_21_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__21_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%21%DUAL-PORT%ECC_EN-0";
// @52:576
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[7]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_7_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_7_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__7_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%7%DUAL-PORT%ECC_EN-0";
// @52:549
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15:14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[43]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_A_DOUT_2[19:1], Z_A_DOUT_TEMPR3_43_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15:14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_B_DOUT_2[19:1], Z_B_DOUT_TEMPR3_43_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__43_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%3%43%DUAL-PORT%ECC_EN-0";
// @52:522
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[38]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_38_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_38_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__38_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%38%DUAL-PORT%ECC_EN-0";
// @52:495
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, FIFOs_Reader_0_Sample_RAM_W_Address[15], Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[41]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_A_DOUT_2[19:1], Z_A_DOUT_TEMPR2_41_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Communication_Builder_0_Sample_RAM_R_Address[15], Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_B_DOUT_2[19:1], Z_B_DOUT_TEMPR2_41_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__41_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%2%41%DUAL-PORT%ECC_EN-0";
// @52:464
  OR4 \OR4_B_DOUT[0]  (
	.Y(PF_DPSRAM_C5_0_1_0_B_DOUT[0]),
	.A(Z_B_DOUT_TEMPR0_0_),
	.B(Z_B_DOUT_TEMPR1_0_),
	.C(Z_B_DOUT_TEMPR2_0_),
	.D(Z_B_DOUT_TEMPR3_0_)
);
// @52:438
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, FIFOs_Reader_0_Sample_RAM_W_Address[14]}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[38]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_A_DOUT_2[19:1], Z_A_DOUT_TEMPR1_38_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Communication_Builder_0_Sample_RAM_R_Address[14]}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_B_DOUT_2[19:1], Z_B_DOUT_TEMPR1_38_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__38_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%1%38%DUAL-PORT%ECC_EN-0";
// @52:356
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[48]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_48_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_48_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__48_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%48%DUAL-PORT%ECC_EN-0";
// @52:330
  RAM1K20 PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 (
	.A_ADDR(FIFOs_Reader_0_Sample_RAM_W_Address[13:0]),
	.A_BLK_EN({N_40_i, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FIFOs_Reader_0_Sample_RAM_W_Data[40]}),
	.A_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_A_DOUT_2[19:1], Z_A_DOUT_TEMPR0_40_}),
	.A_WEN({GND, N_122_i}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(Communication_Builder_0_Sample_RAM_R_Address[13:0]),
	.B_BLK_EN({VCC, Z_BLKY1_0_, Z_BLKY0_0_}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_B_DOUT_2[19:1], Z_B_DOUT_TEMPR0_40_}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_SB_CORRECT_2),
	.DB_DETECT(PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__40_)
);
defparam PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40.RAMINDEX="PF_DPSRAM_C5_0%65536-65536%64-64%SPEED%0%40%DUAL-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2 */

module PF_DPSRAM_C5_2 (
  FIFOs_Reader_0_Sample_RAM_W_Address,
  Communication_Builder_0_Sample_RAM_R_Address,
  FIFOs_Reader_0_Sample_RAM_W_Data,
  PF_DPSRAM_C5_0_1_0_B_DOUT,
  N_40_i,
  Clock,
  N_122_i
)
;
input [15:0] FIFOs_Reader_0_Sample_RAM_W_Address ;
input [15:0] Communication_Builder_0_Sample_RAM_R_Address ;
input [59:0] FIFOs_Reader_0_Sample_RAM_W_Data ;
output [59:0] PF_DPSRAM_C5_0_1_0_B_DOUT ;
input N_40_i ;
input Clock ;
input N_122_i ;
wire N_40_i ;
wire Clock ;
wire N_122_i ;
wire N_4293 ;
wire N_4294 ;
wire N_4295 ;
wire N_4296 ;
wire N_4297 ;
wire N_4298 ;
wire N_4299 ;
wire N_4300 ;
wire N_4301 ;
wire N_4302 ;
wire N_4303 ;
wire N_4304 ;
wire N_4305 ;
wire N_4306 ;
wire N_4307 ;
wire N_4308 ;
wire N_4309 ;
wire N_4310 ;
wire N_4311 ;
wire N_4312 ;
wire N_4313 ;
wire N_4314 ;
wire N_4315 ;
wire N_4316 ;
wire GND ;
wire VCC ;
// @53:143
  PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2 PF_DPSRAM_C5_0 (
	.PF_DPSRAM_C5_0_1_0_B_DOUT({PF_DPSRAM_C5_0_1_0_B_DOUT[59:48], N_4304, N_4303, N_4302, N_4301, PF_DPSRAM_C5_0_1_0_B_DOUT[43:32], N_4300, N_4299, N_4298, N_4297, PF_DPSRAM_C5_0_1_0_B_DOUT[27:16], N_4296, N_4295, N_4294, N_4293, PF_DPSRAM_C5_0_1_0_B_DOUT[11:0]}),
	.FIFOs_Reader_0_Sample_RAM_W_Data({FIFOs_Reader_0_Sample_RAM_W_Data[59:48], N_4316, N_4315, N_4314, N_4313, FIFOs_Reader_0_Sample_RAM_W_Data[43:32], N_4312, N_4311, N_4310, N_4309, FIFOs_Reader_0_Sample_RAM_W_Data[27:16], N_4308, N_4307, N_4306, N_4305, FIFOs_Reader_0_Sample_RAM_W_Data[11:0]}),
	.Communication_Builder_0_Sample_RAM_R_Address(Communication_Builder_0_Sample_RAM_R_Address[15:0]),
	.FIFOs_Reader_0_Sample_RAM_W_Address(FIFOs_Reader_0_Sample_RAM_W_Address[15:0]),
	.N_122_i(N_122_i),
	.Clock(Clock),
	.N_40_i(N_40_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_DPSRAM_C5_2 */

module Sample_RAM_Block_MUX (
  PF_DPSRAM_C5_0_1_B_DOUT,
  PF_DPSRAM_C5_0_B_DOUT,
  PF_DPSRAM_C5_0_1_0_B_DOUT,
  PF_DPSRAM_C5_0_0_B_DOUT,
  Sample_RAM_Block_0_B_Output_Data,
  Communication_Builder_0_Sample_RAM_R_Block_Address
)
;
input [59:48] PF_DPSRAM_C5_0_1_B_DOUT ;
input [59:48] PF_DPSRAM_C5_0_B_DOUT ;
input [59:48] PF_DPSRAM_C5_0_1_0_B_DOUT ;
input [59:48] PF_DPSRAM_C5_0_0_B_DOUT ;
output [59:48] Sample_RAM_Block_0_B_Output_Data ;
input [1:0] Communication_Builder_0_Sample_RAM_R_Block_Address ;
wire [59:48] Output_Data_3_1_0_co1;
wire [59:48] Output_Data_3_1_0_wmux_0_S;
wire [59:48] Output_Data_3_1_0_y0;
wire [59:48] Output_Data_3_1_0_co0;
wire [59:48] Output_Data_3_1_0_wmux_S;
wire VCC ;
wire GND ;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux_0[48]  (
	.FCO(Output_Data_3_1_0_co1[48]),
	.S(Output_Data_3_1_0_wmux_0_S[48]),
	.Y(Sample_RAM_Block_0_B_Output_Data[48]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[48]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[48]),
	.A(Output_Data_3_1_0_y0[48]),
	.FCI(Output_Data_3_1_0_co0[48])
);
defparam \Output_Data_3_1_0_wmux_0[48] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux[48]  (
	.FCO(Output_Data_3_1_0_co0[48]),
	.S(Output_Data_3_1_0_wmux_S[48]),
	.Y(Output_Data_3_1_0_y0[48]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[48]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[48]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_3_1_0_wmux[48] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux_0[58]  (
	.FCO(Output_Data_3_1_0_co1[58]),
	.S(Output_Data_3_1_0_wmux_0_S[58]),
	.Y(Sample_RAM_Block_0_B_Output_Data[58]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[58]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[58]),
	.A(Output_Data_3_1_0_y0[58]),
	.FCI(Output_Data_3_1_0_co0[58])
);
defparam \Output_Data_3_1_0_wmux_0[58] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux[58]  (
	.FCO(Output_Data_3_1_0_co0[58]),
	.S(Output_Data_3_1_0_wmux_S[58]),
	.Y(Output_Data_3_1_0_y0[58]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[58]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[58]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_3_1_0_wmux[58] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux_0[56]  (
	.FCO(Output_Data_3_1_0_co1[56]),
	.S(Output_Data_3_1_0_wmux_0_S[56]),
	.Y(Sample_RAM_Block_0_B_Output_Data[56]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[56]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[56]),
	.A(Output_Data_3_1_0_y0[56]),
	.FCI(Output_Data_3_1_0_co0[56])
);
defparam \Output_Data_3_1_0_wmux_0[56] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux[56]  (
	.FCO(Output_Data_3_1_0_co0[56]),
	.S(Output_Data_3_1_0_wmux_S[56]),
	.Y(Output_Data_3_1_0_y0[56]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[56]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[56]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_3_1_0_wmux[56] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux_0[54]  (
	.FCO(Output_Data_3_1_0_co1[54]),
	.S(Output_Data_3_1_0_wmux_0_S[54]),
	.Y(Sample_RAM_Block_0_B_Output_Data[54]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[54]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[54]),
	.A(Output_Data_3_1_0_y0[54]),
	.FCI(Output_Data_3_1_0_co0[54])
);
defparam \Output_Data_3_1_0_wmux_0[54] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux[54]  (
	.FCO(Output_Data_3_1_0_co0[54]),
	.S(Output_Data_3_1_0_wmux_S[54]),
	.Y(Output_Data_3_1_0_y0[54]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[54]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[54]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_3_1_0_wmux[54] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux_0[52]  (
	.FCO(Output_Data_3_1_0_co1[52]),
	.S(Output_Data_3_1_0_wmux_0_S[52]),
	.Y(Sample_RAM_Block_0_B_Output_Data[52]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[52]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[52]),
	.A(Output_Data_3_1_0_y0[52]),
	.FCI(Output_Data_3_1_0_co0[52])
);
defparam \Output_Data_3_1_0_wmux_0[52] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux[52]  (
	.FCO(Output_Data_3_1_0_co0[52]),
	.S(Output_Data_3_1_0_wmux_S[52]),
	.Y(Output_Data_3_1_0_y0[52]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[52]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[52]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_3_1_0_wmux[52] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux_0[49]  (
	.FCO(Output_Data_3_1_0_co1[49]),
	.S(Output_Data_3_1_0_wmux_0_S[49]),
	.Y(Sample_RAM_Block_0_B_Output_Data[49]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[49]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[49]),
	.A(Output_Data_3_1_0_y0[49]),
	.FCI(Output_Data_3_1_0_co0[49])
);
defparam \Output_Data_3_1_0_wmux_0[49] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux[49]  (
	.FCO(Output_Data_3_1_0_co0[49]),
	.S(Output_Data_3_1_0_wmux_S[49]),
	.Y(Output_Data_3_1_0_y0[49]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[49]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[49]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_3_1_0_wmux[49] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux_0[57]  (
	.FCO(Output_Data_3_1_0_co1[57]),
	.S(Output_Data_3_1_0_wmux_0_S[57]),
	.Y(Sample_RAM_Block_0_B_Output_Data[57]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[57]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[57]),
	.A(Output_Data_3_1_0_y0[57]),
	.FCI(Output_Data_3_1_0_co0[57])
);
defparam \Output_Data_3_1_0_wmux_0[57] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux[57]  (
	.FCO(Output_Data_3_1_0_co0[57]),
	.S(Output_Data_3_1_0_wmux_S[57]),
	.Y(Output_Data_3_1_0_y0[57]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[57]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[57]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_3_1_0_wmux[57] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux_0[51]  (
	.FCO(Output_Data_3_1_0_co1[51]),
	.S(Output_Data_3_1_0_wmux_0_S[51]),
	.Y(Sample_RAM_Block_0_B_Output_Data[51]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[51]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[51]),
	.A(Output_Data_3_1_0_y0[51]),
	.FCI(Output_Data_3_1_0_co0[51])
);
defparam \Output_Data_3_1_0_wmux_0[51] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux[51]  (
	.FCO(Output_Data_3_1_0_co0[51]),
	.S(Output_Data_3_1_0_wmux_S[51]),
	.Y(Output_Data_3_1_0_y0[51]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[51]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[51]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_3_1_0_wmux[51] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux_0[50]  (
	.FCO(Output_Data_3_1_0_co1[50]),
	.S(Output_Data_3_1_0_wmux_0_S[50]),
	.Y(Sample_RAM_Block_0_B_Output_Data[50]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[50]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[50]),
	.A(Output_Data_3_1_0_y0[50]),
	.FCI(Output_Data_3_1_0_co0[50])
);
defparam \Output_Data_3_1_0_wmux_0[50] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux[50]  (
	.FCO(Output_Data_3_1_0_co0[50]),
	.S(Output_Data_3_1_0_wmux_S[50]),
	.Y(Output_Data_3_1_0_y0[50]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[50]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[50]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_3_1_0_wmux[50] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux_0[59]  (
	.FCO(Output_Data_3_1_0_co1[59]),
	.S(Output_Data_3_1_0_wmux_0_S[59]),
	.Y(Sample_RAM_Block_0_B_Output_Data[59]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[59]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[59]),
	.A(Output_Data_3_1_0_y0[59]),
	.FCI(Output_Data_3_1_0_co0[59])
);
defparam \Output_Data_3_1_0_wmux_0[59] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux[59]  (
	.FCO(Output_Data_3_1_0_co0[59]),
	.S(Output_Data_3_1_0_wmux_S[59]),
	.Y(Output_Data_3_1_0_y0[59]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[59]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[59]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_3_1_0_wmux[59] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux_0[55]  (
	.FCO(Output_Data_3_1_0_co1[55]),
	.S(Output_Data_3_1_0_wmux_0_S[55]),
	.Y(Sample_RAM_Block_0_B_Output_Data[55]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[55]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[55]),
	.A(Output_Data_3_1_0_y0[55]),
	.FCI(Output_Data_3_1_0_co0[55])
);
defparam \Output_Data_3_1_0_wmux_0[55] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux[55]  (
	.FCO(Output_Data_3_1_0_co0[55]),
	.S(Output_Data_3_1_0_wmux_S[55]),
	.Y(Output_Data_3_1_0_y0[55]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[55]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[55]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_3_1_0_wmux[55] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux_0[53]  (
	.FCO(Output_Data_3_1_0_co1[53]),
	.S(Output_Data_3_1_0_wmux_0_S[53]),
	.Y(Sample_RAM_Block_0_B_Output_Data[53]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[53]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[53]),
	.A(Output_Data_3_1_0_y0[53]),
	.FCI(Output_Data_3_1_0_co0[53])
);
defparam \Output_Data_3_1_0_wmux_0[53] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_3_1_0_wmux[53]  (
	.FCO(Output_Data_3_1_0_co0[53]),
	.S(Output_Data_3_1_0_wmux_S[53]),
	.Y(Output_Data_3_1_0_y0[53]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[53]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[53]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_3_1_0_wmux[53] .INIT=20'h0FA44;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Sample_RAM_Block_MUX */

module Sample_RAM_Block_Decoder (
  Output_vector_net_0,
  FIFOs_Reader_0_Sample_RAM_W_Block_Address,
  N_40_i_1z
)
;
output [2:0] Output_vector_net_0 ;
input [1:0] FIFOs_Reader_0_Sample_RAM_W_Block_Address ;
output N_40_i_1z ;
wire N_40_i_1z ;
wire GND ;
wire VCC ;
// @103:36
  CFG2 \Output_vector_1_0_a3[0]  (
	.A(FIFOs_Reader_0_Sample_RAM_W_Block_Address[0]),
	.B(FIFOs_Reader_0_Sample_RAM_W_Block_Address[1]),
	.Y(Output_vector_net_0[0])
);
defparam \Output_vector_1_0_a3[0] .INIT=4'h1;
// @103:36
  CFG2 \Output_vector_1_0_a3[1]  (
	.A(FIFOs_Reader_0_Sample_RAM_W_Block_Address[0]),
	.B(FIFOs_Reader_0_Sample_RAM_W_Block_Address[1]),
	.Y(Output_vector_net_0[1])
);
defparam \Output_vector_1_0_a3[1] .INIT=4'h2;
// @103:36
  CFG2 \Output_vector_1_0_a3[2]  (
	.A(FIFOs_Reader_0_Sample_RAM_W_Block_Address[0]),
	.B(FIFOs_Reader_0_Sample_RAM_W_Block_Address[1]),
	.Y(Output_vector_net_0[2])
);
defparam \Output_vector_1_0_a3[2] .INIT=4'h4;
// @52:7597
  CFG2 N_40_i (
	.A(FIFOs_Reader_0_Sample_RAM_W_Block_Address[0]),
	.B(FIFOs_Reader_0_Sample_RAM_W_Block_Address[1]),
	.Y(N_40_i_1z)
);
defparam N_40_i.INIT=4'h8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Sample_RAM_Block_Decoder */

module Sample_RAM_Block (
  FIFOs_Reader_0_Sample_RAM_W_Block_Address,
  Sample_RAM_Block_0_B_Output_Data,
  FIFOs_Reader_0_Sample_RAM_W_Data,
  Communication_Builder_0_Sample_RAM_R_Address,
  FIFOs_Reader_0_Sample_RAM_W_Address,
  Communication_Builder_0_Sample_RAM_R_Block_Address,
  N_122_i,
  Clock
)
;
input [1:0] FIFOs_Reader_0_Sample_RAM_W_Block_Address ;
output [59:0] Sample_RAM_Block_0_B_Output_Data ;
input [59:0] FIFOs_Reader_0_Sample_RAM_W_Data ;
input [15:0] Communication_Builder_0_Sample_RAM_R_Address ;
input [15:0] FIFOs_Reader_0_Sample_RAM_W_Address ;
input [1:0] Communication_Builder_0_Sample_RAM_R_Block_Address ;
input N_122_i ;
input Clock ;
wire N_122_i ;
wire Clock ;
wire [43:0] Output_Data_1_1_0_co1;
wire [43:0] Output_Data_1_1_0_wmux_0_S;
wire [59:0] PF_DPSRAM_C5_0_0_B_DOUT;
wire [59:0] PF_DPSRAM_C5_0_1_0_B_DOUT;
wire [43:0] Output_Data_1_1_0_y0;
wire [43:0] Output_Data_1_1_0_co0;
wire [43:0] Output_Data_1_1_0_wmux_S;
wire [59:0] PF_DPSRAM_C5_0_B_DOUT;
wire [59:0] PF_DPSRAM_C5_0_1_B_DOUT;
wire [2:0] Output_vector_net_0;
wire VCC ;
wire N_4173 ;
wire N_4174 ;
wire N_4175 ;
wire N_4176 ;
wire N_4177 ;
wire N_4178 ;
wire N_4179 ;
wire N_4180 ;
wire N_4181 ;
wire N_4182 ;
wire N_4183 ;
wire N_4184 ;
wire N_4185 ;
wire N_4186 ;
wire N_4187 ;
wire N_4188 ;
wire N_4189 ;
wire N_4190 ;
wire N_4191 ;
wire N_4192 ;
wire N_4193 ;
wire N_4194 ;
wire N_4195 ;
wire N_4196 ;
wire N_4221 ;
wire N_4222 ;
wire N_4223 ;
wire N_4224 ;
wire N_4225 ;
wire N_4226 ;
wire N_4227 ;
wire N_4228 ;
wire N_4229 ;
wire N_4230 ;
wire N_4231 ;
wire N_4232 ;
wire N_4233 ;
wire N_4234 ;
wire N_4235 ;
wire N_4236 ;
wire N_4237 ;
wire N_4238 ;
wire N_4239 ;
wire N_4240 ;
wire N_4241 ;
wire N_4242 ;
wire N_4243 ;
wire N_4244 ;
wire N_4269 ;
wire N_4270 ;
wire N_4271 ;
wire N_4272 ;
wire N_4273 ;
wire N_4274 ;
wire N_4275 ;
wire N_4276 ;
wire N_4277 ;
wire N_4278 ;
wire N_4279 ;
wire N_4280 ;
wire N_4281 ;
wire N_4282 ;
wire N_4283 ;
wire N_4284 ;
wire N_4285 ;
wire N_4286 ;
wire N_4287 ;
wire N_4288 ;
wire N_4289 ;
wire N_4290 ;
wire N_4291 ;
wire N_4292 ;
wire N_4317 ;
wire N_4318 ;
wire N_4319 ;
wire N_4320 ;
wire N_4321 ;
wire N_4322 ;
wire N_4323 ;
wire N_4324 ;
wire N_4325 ;
wire N_4326 ;
wire N_4327 ;
wire N_4328 ;
wire N_4329 ;
wire N_4330 ;
wire N_4331 ;
wire N_4332 ;
wire N_4333 ;
wire N_4334 ;
wire N_4335 ;
wire N_4336 ;
wire N_4337 ;
wire N_4338 ;
wire N_4339 ;
wire N_4340 ;
wire N_40_i ;
wire GND ;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[3]  (
	.FCO(Output_Data_1_1_0_co1[3]),
	.S(Output_Data_1_1_0_wmux_0_S[3]),
	.Y(Sample_RAM_Block_0_B_Output_Data[3]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[3]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[3]),
	.A(Output_Data_1_1_0_y0[3]),
	.FCI(Output_Data_1_1_0_co0[3])
);
defparam \Output_Data_1_1_0_wmux_0[3] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[3]  (
	.FCO(Output_Data_1_1_0_co0[3]),
	.S(Output_Data_1_1_0_wmux_S[3]),
	.Y(Output_Data_1_1_0_y0[3]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[3]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[3]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[3] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[0]  (
	.FCO(Output_Data_1_1_0_co1[0]),
	.S(Output_Data_1_1_0_wmux_0_S[0]),
	.Y(Sample_RAM_Block_0_B_Output_Data[0]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[0]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[0]),
	.A(Output_Data_1_1_0_y0[0]),
	.FCI(Output_Data_1_1_0_co0[0])
);
defparam \Output_Data_1_1_0_wmux_0[0] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[0]  (
	.FCO(Output_Data_1_1_0_co0[0]),
	.S(Output_Data_1_1_0_wmux_S[0]),
	.Y(Output_Data_1_1_0_y0[0]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[0]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[0]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[0] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[40]  (
	.FCO(Output_Data_1_1_0_co1[40]),
	.S(Output_Data_1_1_0_wmux_0_S[40]),
	.Y(Sample_RAM_Block_0_B_Output_Data[40]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[40]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[40]),
	.A(Output_Data_1_1_0_y0[40]),
	.FCI(Output_Data_1_1_0_co0[40])
);
defparam \Output_Data_1_1_0_wmux_0[40] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[40]  (
	.FCO(Output_Data_1_1_0_co0[40]),
	.S(Output_Data_1_1_0_wmux_S[40]),
	.Y(Output_Data_1_1_0_y0[40]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[40]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[40]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[40] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[4]  (
	.FCO(Output_Data_1_1_0_co1[4]),
	.S(Output_Data_1_1_0_wmux_0_S[4]),
	.Y(Sample_RAM_Block_0_B_Output_Data[4]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[4]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[4]),
	.A(Output_Data_1_1_0_y0[4]),
	.FCI(Output_Data_1_1_0_co0[4])
);
defparam \Output_Data_1_1_0_wmux_0[4] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[4]  (
	.FCO(Output_Data_1_1_0_co0[4]),
	.S(Output_Data_1_1_0_wmux_S[4]),
	.Y(Output_Data_1_1_0_y0[4]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[4]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[4]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[4] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[37]  (
	.FCO(Output_Data_1_1_0_co1[37]),
	.S(Output_Data_1_1_0_wmux_0_S[37]),
	.Y(Sample_RAM_Block_0_B_Output_Data[37]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[37]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[37]),
	.A(Output_Data_1_1_0_y0[37]),
	.FCI(Output_Data_1_1_0_co0[37])
);
defparam \Output_Data_1_1_0_wmux_0[37] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[37]  (
	.FCO(Output_Data_1_1_0_co0[37]),
	.S(Output_Data_1_1_0_wmux_S[37]),
	.Y(Output_Data_1_1_0_y0[37]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[37]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[37]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[37] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[2]  (
	.FCO(Output_Data_1_1_0_co1[2]),
	.S(Output_Data_1_1_0_wmux_0_S[2]),
	.Y(Sample_RAM_Block_0_B_Output_Data[2]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[2]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[2]),
	.A(Output_Data_1_1_0_y0[2]),
	.FCI(Output_Data_1_1_0_co0[2])
);
defparam \Output_Data_1_1_0_wmux_0[2] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[2]  (
	.FCO(Output_Data_1_1_0_co0[2]),
	.S(Output_Data_1_1_0_wmux_S[2]),
	.Y(Output_Data_1_1_0_y0[2]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[2]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[2]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[2] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[41]  (
	.FCO(Output_Data_1_1_0_co1[41]),
	.S(Output_Data_1_1_0_wmux_0_S[41]),
	.Y(Sample_RAM_Block_0_B_Output_Data[41]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[41]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[41]),
	.A(Output_Data_1_1_0_y0[41]),
	.FCI(Output_Data_1_1_0_co0[41])
);
defparam \Output_Data_1_1_0_wmux_0[41] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[41]  (
	.FCO(Output_Data_1_1_0_co0[41]),
	.S(Output_Data_1_1_0_wmux_S[41]),
	.Y(Output_Data_1_1_0_y0[41]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[41]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[41]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[41] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[38]  (
	.FCO(Output_Data_1_1_0_co1[38]),
	.S(Output_Data_1_1_0_wmux_0_S[38]),
	.Y(Sample_RAM_Block_0_B_Output_Data[38]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[38]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[38]),
	.A(Output_Data_1_1_0_y0[38]),
	.FCI(Output_Data_1_1_0_co0[38])
);
defparam \Output_Data_1_1_0_wmux_0[38] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[38]  (
	.FCO(Output_Data_1_1_0_co0[38]),
	.S(Output_Data_1_1_0_wmux_S[38]),
	.Y(Output_Data_1_1_0_y0[38]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[38]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[38]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[38] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[39]  (
	.FCO(Output_Data_1_1_0_co1[39]),
	.S(Output_Data_1_1_0_wmux_0_S[39]),
	.Y(Sample_RAM_Block_0_B_Output_Data[39]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[39]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[39]),
	.A(Output_Data_1_1_0_y0[39]),
	.FCI(Output_Data_1_1_0_co0[39])
);
defparam \Output_Data_1_1_0_wmux_0[39] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[39]  (
	.FCO(Output_Data_1_1_0_co0[39]),
	.S(Output_Data_1_1_0_wmux_S[39]),
	.Y(Output_Data_1_1_0_y0[39]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[39]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[39]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[39] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[11]  (
	.FCO(Output_Data_1_1_0_co1[11]),
	.S(Output_Data_1_1_0_wmux_0_S[11]),
	.Y(Sample_RAM_Block_0_B_Output_Data[11]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[11]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[11]),
	.A(Output_Data_1_1_0_y0[11]),
	.FCI(Output_Data_1_1_0_co0[11])
);
defparam \Output_Data_1_1_0_wmux_0[11] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[11]  (
	.FCO(Output_Data_1_1_0_co0[11]),
	.S(Output_Data_1_1_0_wmux_S[11]),
	.Y(Output_Data_1_1_0_y0[11]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[11]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[11]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[11] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[42]  (
	.FCO(Output_Data_1_1_0_co1[42]),
	.S(Output_Data_1_1_0_wmux_0_S[42]),
	.Y(Sample_RAM_Block_0_B_Output_Data[42]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[42]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[42]),
	.A(Output_Data_1_1_0_y0[42]),
	.FCI(Output_Data_1_1_0_co0[42])
);
defparam \Output_Data_1_1_0_wmux_0[42] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[42]  (
	.FCO(Output_Data_1_1_0_co0[42]),
	.S(Output_Data_1_1_0_wmux_S[42]),
	.Y(Output_Data_1_1_0_y0[42]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[42]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[42]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[42] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[1]  (
	.FCO(Output_Data_1_1_0_co1[1]),
	.S(Output_Data_1_1_0_wmux_0_S[1]),
	.Y(Sample_RAM_Block_0_B_Output_Data[1]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[1]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[1]),
	.A(Output_Data_1_1_0_y0[1]),
	.FCI(Output_Data_1_1_0_co0[1])
);
defparam \Output_Data_1_1_0_wmux_0[1] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[1]  (
	.FCO(Output_Data_1_1_0_co0[1]),
	.S(Output_Data_1_1_0_wmux_S[1]),
	.Y(Output_Data_1_1_0_y0[1]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[1]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[1]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[1] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[36]  (
	.FCO(Output_Data_1_1_0_co1[36]),
	.S(Output_Data_1_1_0_wmux_0_S[36]),
	.Y(Sample_RAM_Block_0_B_Output_Data[36]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[36]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[36]),
	.A(Output_Data_1_1_0_y0[36]),
	.FCI(Output_Data_1_1_0_co0[36])
);
defparam \Output_Data_1_1_0_wmux_0[36] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[36]  (
	.FCO(Output_Data_1_1_0_co0[36]),
	.S(Output_Data_1_1_0_wmux_S[36]),
	.Y(Output_Data_1_1_0_y0[36]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[36]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[36]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[36] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[33]  (
	.FCO(Output_Data_1_1_0_co1[33]),
	.S(Output_Data_1_1_0_wmux_0_S[33]),
	.Y(Sample_RAM_Block_0_B_Output_Data[33]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[33]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[33]),
	.A(Output_Data_1_1_0_y0[33]),
	.FCI(Output_Data_1_1_0_co0[33])
);
defparam \Output_Data_1_1_0_wmux_0[33] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[33]  (
	.FCO(Output_Data_1_1_0_co0[33]),
	.S(Output_Data_1_1_0_wmux_S[33]),
	.Y(Output_Data_1_1_0_y0[33]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[33]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[33]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[33] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[43]  (
	.FCO(Output_Data_1_1_0_co1[43]),
	.S(Output_Data_1_1_0_wmux_0_S[43]),
	.Y(Sample_RAM_Block_0_B_Output_Data[43]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[43]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[43]),
	.A(Output_Data_1_1_0_y0[43]),
	.FCI(Output_Data_1_1_0_co0[43])
);
defparam \Output_Data_1_1_0_wmux_0[43] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[43]  (
	.FCO(Output_Data_1_1_0_co0[43]),
	.S(Output_Data_1_1_0_wmux_S[43]),
	.Y(Output_Data_1_1_0_y0[43]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[43]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[43]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[43] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[24]  (
	.FCO(Output_Data_1_1_0_co1[24]),
	.S(Output_Data_1_1_0_wmux_0_S[24]),
	.Y(Sample_RAM_Block_0_B_Output_Data[24]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[24]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[24]),
	.A(Output_Data_1_1_0_y0[24]),
	.FCI(Output_Data_1_1_0_co0[24])
);
defparam \Output_Data_1_1_0_wmux_0[24] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[24]  (
	.FCO(Output_Data_1_1_0_co0[24]),
	.S(Output_Data_1_1_0_wmux_S[24]),
	.Y(Output_Data_1_1_0_y0[24]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[24]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[24]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[24] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[35]  (
	.FCO(Output_Data_1_1_0_co1[35]),
	.S(Output_Data_1_1_0_wmux_0_S[35]),
	.Y(Sample_RAM_Block_0_B_Output_Data[35]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[35]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[35]),
	.A(Output_Data_1_1_0_y0[35]),
	.FCI(Output_Data_1_1_0_co0[35])
);
defparam \Output_Data_1_1_0_wmux_0[35] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[35]  (
	.FCO(Output_Data_1_1_0_co0[35]),
	.S(Output_Data_1_1_0_wmux_S[35]),
	.Y(Output_Data_1_1_0_y0[35]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[35]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[35]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[35] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[34]  (
	.FCO(Output_Data_1_1_0_co1[34]),
	.S(Output_Data_1_1_0_wmux_0_S[34]),
	.Y(Sample_RAM_Block_0_B_Output_Data[34]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[34]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[34]),
	.A(Output_Data_1_1_0_y0[34]),
	.FCI(Output_Data_1_1_0_co0[34])
);
defparam \Output_Data_1_1_0_wmux_0[34] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[34]  (
	.FCO(Output_Data_1_1_0_co0[34]),
	.S(Output_Data_1_1_0_wmux_S[34]),
	.Y(Output_Data_1_1_0_y0[34]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[34]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[34]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[34] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[32]  (
	.FCO(Output_Data_1_1_0_co1[32]),
	.S(Output_Data_1_1_0_wmux_0_S[32]),
	.Y(Sample_RAM_Block_0_B_Output_Data[32]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[32]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[32]),
	.A(Output_Data_1_1_0_y0[32]),
	.FCI(Output_Data_1_1_0_co0[32])
);
defparam \Output_Data_1_1_0_wmux_0[32] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[32]  (
	.FCO(Output_Data_1_1_0_co0[32]),
	.S(Output_Data_1_1_0_wmux_S[32]),
	.Y(Output_Data_1_1_0_y0[32]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[32]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[32]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[32] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[27]  (
	.FCO(Output_Data_1_1_0_co1[27]),
	.S(Output_Data_1_1_0_wmux_0_S[27]),
	.Y(Sample_RAM_Block_0_B_Output_Data[27]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[27]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[27]),
	.A(Output_Data_1_1_0_y0[27]),
	.FCI(Output_Data_1_1_0_co0[27])
);
defparam \Output_Data_1_1_0_wmux_0[27] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[27]  (
	.FCO(Output_Data_1_1_0_co0[27]),
	.S(Output_Data_1_1_0_wmux_S[27]),
	.Y(Output_Data_1_1_0_y0[27]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[27]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[27]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[27] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[26]  (
	.FCO(Output_Data_1_1_0_co1[26]),
	.S(Output_Data_1_1_0_wmux_0_S[26]),
	.Y(Sample_RAM_Block_0_B_Output_Data[26]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[26]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[26]),
	.A(Output_Data_1_1_0_y0[26]),
	.FCI(Output_Data_1_1_0_co0[26])
);
defparam \Output_Data_1_1_0_wmux_0[26] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[26]  (
	.FCO(Output_Data_1_1_0_co0[26]),
	.S(Output_Data_1_1_0_wmux_S[26]),
	.Y(Output_Data_1_1_0_y0[26]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[26]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[26]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[26] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[5]  (
	.FCO(Output_Data_1_1_0_co1[5]),
	.S(Output_Data_1_1_0_wmux_0_S[5]),
	.Y(Sample_RAM_Block_0_B_Output_Data[5]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[5]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[5]),
	.A(Output_Data_1_1_0_y0[5]),
	.FCI(Output_Data_1_1_0_co0[5])
);
defparam \Output_Data_1_1_0_wmux_0[5] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[5]  (
	.FCO(Output_Data_1_1_0_co0[5]),
	.S(Output_Data_1_1_0_wmux_S[5]),
	.Y(Output_Data_1_1_0_y0[5]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[5]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[5]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[5] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[25]  (
	.FCO(Output_Data_1_1_0_co1[25]),
	.S(Output_Data_1_1_0_wmux_0_S[25]),
	.Y(Sample_RAM_Block_0_B_Output_Data[25]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[25]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[25]),
	.A(Output_Data_1_1_0_y0[25]),
	.FCI(Output_Data_1_1_0_co0[25])
);
defparam \Output_Data_1_1_0_wmux_0[25] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[25]  (
	.FCO(Output_Data_1_1_0_co0[25]),
	.S(Output_Data_1_1_0_wmux_S[25]),
	.Y(Output_Data_1_1_0_y0[25]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[25]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[25]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[25] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[23]  (
	.FCO(Output_Data_1_1_0_co1[23]),
	.S(Output_Data_1_1_0_wmux_0_S[23]),
	.Y(Sample_RAM_Block_0_B_Output_Data[23]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[23]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[23]),
	.A(Output_Data_1_1_0_y0[23]),
	.FCI(Output_Data_1_1_0_co0[23])
);
defparam \Output_Data_1_1_0_wmux_0[23] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[23]  (
	.FCO(Output_Data_1_1_0_co0[23]),
	.S(Output_Data_1_1_0_wmux_S[23]),
	.Y(Output_Data_1_1_0_y0[23]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[23]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[23]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[23] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[22]  (
	.FCO(Output_Data_1_1_0_co1[22]),
	.S(Output_Data_1_1_0_wmux_0_S[22]),
	.Y(Sample_RAM_Block_0_B_Output_Data[22]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[22]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[22]),
	.A(Output_Data_1_1_0_y0[22]),
	.FCI(Output_Data_1_1_0_co0[22])
);
defparam \Output_Data_1_1_0_wmux_0[22] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[22]  (
	.FCO(Output_Data_1_1_0_co0[22]),
	.S(Output_Data_1_1_0_wmux_S[22]),
	.Y(Output_Data_1_1_0_y0[22]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[22]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[22]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[22] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[21]  (
	.FCO(Output_Data_1_1_0_co1[21]),
	.S(Output_Data_1_1_0_wmux_0_S[21]),
	.Y(Sample_RAM_Block_0_B_Output_Data[21]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[21]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[21]),
	.A(Output_Data_1_1_0_y0[21]),
	.FCI(Output_Data_1_1_0_co0[21])
);
defparam \Output_Data_1_1_0_wmux_0[21] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[21]  (
	.FCO(Output_Data_1_1_0_co0[21]),
	.S(Output_Data_1_1_0_wmux_S[21]),
	.Y(Output_Data_1_1_0_y0[21]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[21]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[21]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[21] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[20]  (
	.FCO(Output_Data_1_1_0_co1[20]),
	.S(Output_Data_1_1_0_wmux_0_S[20]),
	.Y(Sample_RAM_Block_0_B_Output_Data[20]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[20]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[20]),
	.A(Output_Data_1_1_0_y0[20]),
	.FCI(Output_Data_1_1_0_co0[20])
);
defparam \Output_Data_1_1_0_wmux_0[20] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[20]  (
	.FCO(Output_Data_1_1_0_co0[20]),
	.S(Output_Data_1_1_0_wmux_S[20]),
	.Y(Output_Data_1_1_0_y0[20]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[20]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[20]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[20] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[19]  (
	.FCO(Output_Data_1_1_0_co1[19]),
	.S(Output_Data_1_1_0_wmux_0_S[19]),
	.Y(Sample_RAM_Block_0_B_Output_Data[19]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[19]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[19]),
	.A(Output_Data_1_1_0_y0[19]),
	.FCI(Output_Data_1_1_0_co0[19])
);
defparam \Output_Data_1_1_0_wmux_0[19] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[19]  (
	.FCO(Output_Data_1_1_0_co0[19]),
	.S(Output_Data_1_1_0_wmux_S[19]),
	.Y(Output_Data_1_1_0_y0[19]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[19]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[19]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[19] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[18]  (
	.FCO(Output_Data_1_1_0_co1[18]),
	.S(Output_Data_1_1_0_wmux_0_S[18]),
	.Y(Sample_RAM_Block_0_B_Output_Data[18]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[18]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[18]),
	.A(Output_Data_1_1_0_y0[18]),
	.FCI(Output_Data_1_1_0_co0[18])
);
defparam \Output_Data_1_1_0_wmux_0[18] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[18]  (
	.FCO(Output_Data_1_1_0_co0[18]),
	.S(Output_Data_1_1_0_wmux_S[18]),
	.Y(Output_Data_1_1_0_y0[18]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[18]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[18]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[18] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[17]  (
	.FCO(Output_Data_1_1_0_co1[17]),
	.S(Output_Data_1_1_0_wmux_0_S[17]),
	.Y(Sample_RAM_Block_0_B_Output_Data[17]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[17]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[17]),
	.A(Output_Data_1_1_0_y0[17]),
	.FCI(Output_Data_1_1_0_co0[17])
);
defparam \Output_Data_1_1_0_wmux_0[17] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[17]  (
	.FCO(Output_Data_1_1_0_co0[17]),
	.S(Output_Data_1_1_0_wmux_S[17]),
	.Y(Output_Data_1_1_0_y0[17]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[17]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[17]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[17] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[16]  (
	.FCO(Output_Data_1_1_0_co1[16]),
	.S(Output_Data_1_1_0_wmux_0_S[16]),
	.Y(Sample_RAM_Block_0_B_Output_Data[16]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[16]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[16]),
	.A(Output_Data_1_1_0_y0[16]),
	.FCI(Output_Data_1_1_0_co0[16])
);
defparam \Output_Data_1_1_0_wmux_0[16] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[16]  (
	.FCO(Output_Data_1_1_0_co0[16]),
	.S(Output_Data_1_1_0_wmux_S[16]),
	.Y(Output_Data_1_1_0_y0[16]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[16]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[16]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[16] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[10]  (
	.FCO(Output_Data_1_1_0_co1[10]),
	.S(Output_Data_1_1_0_wmux_0_S[10]),
	.Y(Sample_RAM_Block_0_B_Output_Data[10]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[10]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[10]),
	.A(Output_Data_1_1_0_y0[10]),
	.FCI(Output_Data_1_1_0_co0[10])
);
defparam \Output_Data_1_1_0_wmux_0[10] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[10]  (
	.FCO(Output_Data_1_1_0_co0[10]),
	.S(Output_Data_1_1_0_wmux_S[10]),
	.Y(Output_Data_1_1_0_y0[10]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[10]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[10]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[10] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[9]  (
	.FCO(Output_Data_1_1_0_co1[9]),
	.S(Output_Data_1_1_0_wmux_0_S[9]),
	.Y(Sample_RAM_Block_0_B_Output_Data[9]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[9]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[9]),
	.A(Output_Data_1_1_0_y0[9]),
	.FCI(Output_Data_1_1_0_co0[9])
);
defparam \Output_Data_1_1_0_wmux_0[9] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[9]  (
	.FCO(Output_Data_1_1_0_co0[9]),
	.S(Output_Data_1_1_0_wmux_S[9]),
	.Y(Output_Data_1_1_0_y0[9]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[9]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[9]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[9] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[8]  (
	.FCO(Output_Data_1_1_0_co1[8]),
	.S(Output_Data_1_1_0_wmux_0_S[8]),
	.Y(Sample_RAM_Block_0_B_Output_Data[8]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[8]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[8]),
	.A(Output_Data_1_1_0_y0[8]),
	.FCI(Output_Data_1_1_0_co0[8])
);
defparam \Output_Data_1_1_0_wmux_0[8] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[8]  (
	.FCO(Output_Data_1_1_0_co0[8]),
	.S(Output_Data_1_1_0_wmux_S[8]),
	.Y(Output_Data_1_1_0_y0[8]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[8]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[8]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[8] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[7]  (
	.FCO(Output_Data_1_1_0_co1[7]),
	.S(Output_Data_1_1_0_wmux_0_S[7]),
	.Y(Sample_RAM_Block_0_B_Output_Data[7]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[7]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[7]),
	.A(Output_Data_1_1_0_y0[7]),
	.FCI(Output_Data_1_1_0_co0[7])
);
defparam \Output_Data_1_1_0_wmux_0[7] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[7]  (
	.FCO(Output_Data_1_1_0_co0[7]),
	.S(Output_Data_1_1_0_wmux_S[7]),
	.Y(Output_Data_1_1_0_y0[7]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[7]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[7]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[7] .INIT=20'h0FA44;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux_0[6]  (
	.FCO(Output_Data_1_1_0_co1[6]),
	.S(Output_Data_1_1_0_wmux_0_S[6]),
	.Y(Sample_RAM_Block_0_B_Output_Data[6]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_0_B_DOUT[6]),
	.D(PF_DPSRAM_C5_0_1_0_B_DOUT[6]),
	.A(Output_Data_1_1_0_y0[6]),
	.FCI(Output_Data_1_1_0_co0[6])
);
defparam \Output_Data_1_1_0_wmux_0[6] .INIT=20'h0F588;
// @104:53
  ARI1 \Output_Data_1_1_0_wmux[6]  (
	.FCO(Output_Data_1_1_0_co0[6]),
	.S(Output_Data_1_1_0_wmux_S[6]),
	.Y(Output_Data_1_1_0_y0[6]),
	.B(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.C(PF_DPSRAM_C5_0_B_DOUT[6]),
	.D(PF_DPSRAM_C5_0_1_B_DOUT[6]),
	.A(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.FCI(VCC)
);
defparam \Output_Data_1_1_0_wmux[6] .INIT=20'h0FA44;
// @54:139
  PF_DPSRAM_C5 PF_DPSRAM_C5_0 (
	.FIFOs_Reader_0_Sample_RAM_W_Address(FIFOs_Reader_0_Sample_RAM_W_Address[15:0]),
	.Output_vector_net_0_0(Output_vector_net_0[0]),
	.Communication_Builder_0_Sample_RAM_R_Address(Communication_Builder_0_Sample_RAM_R_Address[15:0]),
	.FIFOs_Reader_0_Sample_RAM_W_Data({FIFOs_Reader_0_Sample_RAM_W_Data[59:48], N_4184, N_4183, N_4182, N_4181, FIFOs_Reader_0_Sample_RAM_W_Data[43:32], N_4180, N_4179, N_4178, N_4177, FIFOs_Reader_0_Sample_RAM_W_Data[27:16], N_4176, N_4175, N_4174, N_4173, FIFOs_Reader_0_Sample_RAM_W_Data[11:0]}),
	.PF_DPSRAM_C5_0_B_DOUT({PF_DPSRAM_C5_0_B_DOUT[59:48], N_4196, N_4195, N_4194, N_4193, PF_DPSRAM_C5_0_B_DOUT[43:32], N_4192, N_4191, N_4190, N_4189, PF_DPSRAM_C5_0_B_DOUT[27:16], N_4188, N_4187, N_4186, N_4185, PF_DPSRAM_C5_0_B_DOUT[11:0]}),
	.Clock(Clock),
	.N_122_i(N_122_i)
);
// @54:156
  PF_DPSRAM_C5_0 PF_DPSRAM_C5_0_0 (
	.FIFOs_Reader_0_Sample_RAM_W_Address(FIFOs_Reader_0_Sample_RAM_W_Address[15:0]),
	.Output_vector_net_0_0(Output_vector_net_0[1]),
	.Communication_Builder_0_Sample_RAM_R_Address(Communication_Builder_0_Sample_RAM_R_Address[15:0]),
	.FIFOs_Reader_0_Sample_RAM_W_Data({FIFOs_Reader_0_Sample_RAM_W_Data[59:48], N_4232, N_4231, N_4230, N_4229, FIFOs_Reader_0_Sample_RAM_W_Data[43:32], N_4228, N_4227, N_4226, N_4225, FIFOs_Reader_0_Sample_RAM_W_Data[27:16], N_4224, N_4223, N_4222, N_4221, FIFOs_Reader_0_Sample_RAM_W_Data[11:0]}),
	.PF_DPSRAM_C5_0_0_B_DOUT({PF_DPSRAM_C5_0_0_B_DOUT[59:48], N_4244, N_4243, N_4242, N_4241, PF_DPSRAM_C5_0_0_B_DOUT[43:32], N_4240, N_4239, N_4238, N_4237, PF_DPSRAM_C5_0_0_B_DOUT[27:16], N_4236, N_4235, N_4234, N_4233, PF_DPSRAM_C5_0_0_B_DOUT[11:0]}),
	.Clock(Clock),
	.N_122_i(N_122_i)
);
// @54:173
  PF_DPSRAM_C5_1 PF_DPSRAM_C5_0_1 (
	.FIFOs_Reader_0_Sample_RAM_W_Address(FIFOs_Reader_0_Sample_RAM_W_Address[15:0]),
	.Output_vector_net_0_0(Output_vector_net_0[2]),
	.Communication_Builder_0_Sample_RAM_R_Address(Communication_Builder_0_Sample_RAM_R_Address[15:0]),
	.FIFOs_Reader_0_Sample_RAM_W_Data({FIFOs_Reader_0_Sample_RAM_W_Data[59:48], N_4280, N_4279, N_4278, N_4277, FIFOs_Reader_0_Sample_RAM_W_Data[43:32], N_4276, N_4275, N_4274, N_4273, FIFOs_Reader_0_Sample_RAM_W_Data[27:16], N_4272, N_4271, N_4270, N_4269, FIFOs_Reader_0_Sample_RAM_W_Data[11:0]}),
	.PF_DPSRAM_C5_0_1_B_DOUT({PF_DPSRAM_C5_0_1_B_DOUT[59:48], N_4292, N_4291, N_4290, N_4289, PF_DPSRAM_C5_0_1_B_DOUT[43:32], N_4288, N_4287, N_4286, N_4285, PF_DPSRAM_C5_0_1_B_DOUT[27:16], N_4284, N_4283, N_4282, N_4281, PF_DPSRAM_C5_0_1_B_DOUT[11:0]}),
	.Clock(Clock),
	.N_122_i(N_122_i)
);
// @54:190
  PF_DPSRAM_C5_2 PF_DPSRAM_C5_0_1_0 (
	.FIFOs_Reader_0_Sample_RAM_W_Address(FIFOs_Reader_0_Sample_RAM_W_Address[15:0]),
	.Communication_Builder_0_Sample_RAM_R_Address(Communication_Builder_0_Sample_RAM_R_Address[15:0]),
	.FIFOs_Reader_0_Sample_RAM_W_Data({FIFOs_Reader_0_Sample_RAM_W_Data[59:48], N_4328, N_4327, N_4326, N_4325, FIFOs_Reader_0_Sample_RAM_W_Data[43:32], N_4324, N_4323, N_4322, N_4321, FIFOs_Reader_0_Sample_RAM_W_Data[27:16], N_4320, N_4319, N_4318, N_4317, FIFOs_Reader_0_Sample_RAM_W_Data[11:0]}),
	.PF_DPSRAM_C5_0_1_0_B_DOUT({PF_DPSRAM_C5_0_1_0_B_DOUT[59:48], N_4340, N_4339, N_4338, N_4337, PF_DPSRAM_C5_0_1_0_B_DOUT[43:32], N_4336, N_4335, N_4334, N_4333, PF_DPSRAM_C5_0_1_0_B_DOUT[27:16], N_4332, N_4331, N_4330, N_4329, PF_DPSRAM_C5_0_1_0_B_DOUT[11:0]}),
	.N_40_i(N_40_i),
	.Clock(Clock),
	.N_122_i(N_122_i)
);
// @54:215
  Sample_RAM_Block_MUX Sample_RAM_Block_MUX_0 (
	.PF_DPSRAM_C5_0_1_B_DOUT(PF_DPSRAM_C5_0_1_B_DOUT[59:48]),
	.PF_DPSRAM_C5_0_B_DOUT(PF_DPSRAM_C5_0_B_DOUT[59:48]),
	.PF_DPSRAM_C5_0_1_0_B_DOUT(PF_DPSRAM_C5_0_1_0_B_DOUT[59:48]),
	.PF_DPSRAM_C5_0_0_B_DOUT(PF_DPSRAM_C5_0_0_B_DOUT[59:48]),
	.Sample_RAM_Block_0_B_Output_Data(Sample_RAM_Block_0_B_Output_Data[59:48]),
	.Communication_Builder_0_Sample_RAM_R_Block_Address(Communication_Builder_0_Sample_RAM_R_Block_Address[1:0])
);
// @54:207
  Sample_RAM_Block_Decoder Sample_RAM_Block_Decoder_0 (
	.Output_vector_net_0(Output_vector_net_0[2:0]),
	.FIFOs_Reader_0_Sample_RAM_W_Block_Address(FIFOs_Reader_0_Sample_RAM_W_Block_Address[1:0]),
	.N_40_i_1z(N_40_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Sample_RAM_Block */

module COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0 (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  fifo_MEMRE,
  fifo_valid,
  middle_valid,
  FIFOs_Reader_0_Event_FIFO_R_Enable,
  FIFO_Event_A_Full,
  full_r_RNIJ6IM_Y,
  EMPTY1,
  Trigger_Top_Part_0_EMPTY,
  un1_re_set6_i_o2,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  Clock,
  dff_arst
)
;
output [13:0] fifo_MEMRADDR ;
output [13:0] fifo_MEMWADDR ;
input fifo_MEMRE ;
input fifo_valid ;
input middle_valid ;
input FIFOs_Reader_0_Event_FIFO_R_Enable ;
output FIFO_Event_A_Full ;
output full_r_RNIJ6IM_Y ;
output EMPTY1 ;
input Trigger_Top_Part_0_EMPTY ;
input un1_re_set6_i_o2 ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
input Clock ;
input dff_arst ;
wire fifo_MEMRE ;
wire fifo_valid ;
wire middle_valid ;
wire FIFOs_Reader_0_Event_FIFO_R_Enable ;
wire FIFO_Event_A_Full ;
wire full_r_RNIJ6IM_Y ;
wire EMPTY1 ;
wire Trigger_Top_Part_0_EMPTY ;
wire un1_re_set6_i_o2 ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire Clock ;
wire dff_arst ;
wire [13:13] memwaddr_r_s_Z;
wire [12:0] memwaddr_r_s;
wire [13:13] memraddr_r_s_Z;
wire [12:0] memraddr_r_s;
wire [14:0] sc_r_Z;
wire [14:0] sc_r_4;
wire [14:0] sc_r_fwft_Z;
wire [14:0] sc_r_fwft_5;
wire [0:0] sc_r_fwft_RNIFFS81_Y;
wire [1:1] sc_r_fwft_RNICP6R1_Y;
wire [2:2] sc_r_fwft_RNIA4HD2_Y;
wire [3:3] sc_r_fwft_RNI9GRV2_Y;
wire [4:4] sc_r_fwft_RNI9T5I3_Y;
wire [5:5] sc_r_fwft_RNIABG44_Y;
wire [6:6] sc_r_fwft_RNICQQM4_Y;
wire [7:7] sc_r_fwft_RNIFA595_Y;
wire [8:8] sc_r_fwft_RNIJRFR5_Y;
wire [9:9] sc_r_fwft_RNIODQD6_Y;
wire [10:10] sc_r_fwft_RNI5OQ67_Y;
wire [11:11] sc_r_fwft_RNIJ3RV7_Y;
wire [12:12] sc_r_fwft_RNI2GRO8_Y;
wire [14:14] sc_r_fwft_RNO_FCO;
wire [14:14] sc_r_fwft_RNO_Y;
wire [13:13] sc_r_fwft_RNIITRH9_Y;
wire [0:0] sc_r_RNI5CV61_Y;
wire [1:1] sc_r_RNIOICN1_Y;
wire [2:2] sc_r_RNICQP72_Y;
wire [3:3] sc_r_RNI137O2_Y;
wire [4:4] sc_r_RNINCK83_Y;
wire [5:5] sc_r_RNIEN1P3_Y;
wire [6:6] sc_r_RNI63F94_Y;
wire [7:7] sc_r_RNIVFSP4_Y;
wire [8:8] sc_r_RNIPT9A5_Y;
wire [9:9] sc_r_RNIKCNQ5_Y;
wire [10:10] sc_r_RNINT4H6_Y;
wire [11:11] sc_r_RNIRFI77_Y;
wire [12:12] sc_r_RNI030U7_Y;
wire [14:14] sc_r_RNO_FCO_3;
wire [14:14] sc_r_RNO_Y_3;
wire [13:13] sc_r_RNI6NDK8_Y;
wire [12:0] memraddr_r_cry_Z;
wire [12:0] memraddr_r_cry_Y_7;
wire [13:13] memraddr_r_s_FCO_7;
wire [13:13] memraddr_r_s_Y_7;
wire [12:0] memwaddr_r_cry_Z;
wire [12:0] memwaddr_r_cry_Y_7;
wire [13:13] memwaddr_r_s_FCO_7;
wire [13:13] memwaddr_r_s_Y_7;
wire [3:3] sc_r_fwft_RNIDDJ32_Z;
wire un1_sc_r_fwft_cry_14_Z ;
wire empty_r_fwft_4 ;
wire VCC ;
wire GND ;
wire empty_top_fwft_r_Z ;
wire emptyi_Z ;
wire sc_r5 ;
wire empty_r_fwft_Z ;
wire N_77_i ;
wire full_r ;
wire un1_sresetn_4_i ;
wire un1_afull_r_1_sqmuxa_i ;
wire un1_sc_r_fwft12_i ;
wire sc_r_fwft_cmb_cry_0_cy ;
wire full_r_RNIJ6IM_S ;
wire sc_r_fwft_cmb_cry_0 ;
wire sc_r_fwft_cmb_cry_1 ;
wire sc_r_fwft_cmb_cry_2 ;
wire sc_r_fwft_cmb_cry_3 ;
wire sc_r_fwft_cmb_cry_4 ;
wire sc_r_fwft_cmb_cry_5 ;
wire sc_r_fwft_cmb_cry_6 ;
wire sc_r_fwft_cmb_cry_7 ;
wire sc_r_fwft_cmb_cry_8 ;
wire sc_r_fwft_cmb_cry_9 ;
wire sc_r_fwft_cmb_cry_10 ;
wire sc_r_fwft_cmb_cry_11 ;
wire sc_r_fwft_cmb_cry_12 ;
wire sc_r_fwft_cmb_cry_13 ;
wire sc_r_cmb_cry_0_cy ;
wire full_r_RNIJ6IM_0_S ;
wire full_r_RNIJ6IM_0_Y ;
wire sc_r_cmb_cry_0 ;
wire sc_r_cmb_cry_1 ;
wire sc_r_cmb_cry_2 ;
wire sc_r_cmb_cry_3 ;
wire sc_r_cmb_cry_4 ;
wire sc_r_cmb_cry_5 ;
wire sc_r_cmb_cry_6 ;
wire sc_r_cmb_cry_7 ;
wire sc_r_cmb_cry_8 ;
wire sc_r_cmb_cry_9 ;
wire sc_r_cmb_cry_10 ;
wire sc_r_cmb_cry_11 ;
wire sc_r_cmb_cry_12 ;
wire sc_r_cmb_cry_13 ;
wire memraddr_r_lcry_cy_Z ;
wire memraddr_r_lcry_cy_S ;
wire memraddr_r_lcry_cy_Y ;
wire memraddr_r ;
wire memraddr_r_lcry_S ;
wire memraddr_r_lcry_Y ;
wire N_154_7 ;
wire N_154_8 ;
wire N_154_9 ;
wire N_154_10 ;
wire memwaddr_r_lcry_cy_Z ;
wire memwaddr_r_lcry_cy_S ;
wire memwaddr_r_lcry_cy_Y ;
wire memwaddr_r ;
wire memwaddr_r_lcry_S ;
wire memwaddr_r_lcry_Y ;
wire N_137_7 ;
wire N_137_8 ;
wire N_137_9 ;
wire N_137_10 ;
wire un1_sc_r_fwft_cry_0_Z ;
wire un1_sc_r_fwft_cry_0_S_7 ;
wire un1_sc_r_fwft_cry_0_Y_7 ;
wire un1_sc_r_fwft_cry_1_Z ;
wire un1_sc_r_fwft_cry_1_S_7 ;
wire un1_sc_r_fwft_cry_1_Y_7 ;
wire un1_sc_r_fwft_cry_2_Z ;
wire un1_sc_r_fwft_cry_2_S_7 ;
wire un1_sc_r_fwft_cry_2_Y_7 ;
wire un1_sc_r_fwft_cry_3_Z ;
wire un1_sc_r_fwft_cry_3_S_7 ;
wire un1_sc_r_fwft_cry_3_Y_7 ;
wire un1_sc_r_fwft_cry_4_Z ;
wire un1_sc_r_fwft_cry_4_S_7 ;
wire un1_sc_r_fwft_cry_4_Y_7 ;
wire un1_sc_r_fwft_cry_5_Z ;
wire un1_sc_r_fwft_cry_5_S_7 ;
wire un1_sc_r_fwft_cry_5_Y_7 ;
wire un1_sc_r_fwft_cry_6_Z ;
wire un1_sc_r_fwft_cry_6_S_7 ;
wire un1_sc_r_fwft_cry_6_Y_7 ;
wire un1_sc_r_fwft_cry_7_Z ;
wire un1_sc_r_fwft_cry_7_S_7 ;
wire un1_sc_r_fwft_cry_7_Y_7 ;
wire un1_sc_r_fwft_cry_8_Z ;
wire un1_sc_r_fwft_cry_8_S_7 ;
wire un1_sc_r_fwft_cry_8_Y_7 ;
wire un1_sc_r_fwft_cry_9_Z ;
wire un1_sc_r_fwft_cry_9_S_7 ;
wire un1_sc_r_fwft_cry_9_Y_7 ;
wire un1_sc_r_fwft_cry_10_Z ;
wire un1_sc_r_fwft_cry_10_S_7 ;
wire un1_sc_r_fwft_cry_10_Y_7 ;
wire un1_sc_r_fwft_cry_11_Z ;
wire un1_sc_r_fwft_cry_11_S_7 ;
wire un1_sc_r_fwft_cry_11_Y_7 ;
wire un1_sc_r_fwft_cry_12_Z ;
wire un1_sc_r_fwft_cry_12_S_7 ;
wire un1_sc_r_fwft_cry_12_Y_7 ;
wire un1_sc_r_fwft_cry_13_Z ;
wire un1_sc_r_fwft_cry_13_S_7 ;
wire un1_sc_r_fwft_cry_13_Y_7 ;
wire un1_sc_r_fwft_cry_14_S_7 ;
wire un1_sc_r_fwft_cry_14_Y_7 ;
wire un1_afull_r_1_sqmuxa_0_1_1_Z ;
wire un1_afull_r_1_sqmuxa_1 ;
wire almostfulli_0_sqmuxa_0_42_a2_0_o2_0_0 ;
wire N_85 ;
wire emptyi_10_Z ;
wire emptyi_9_Z ;
wire emptyi_8_Z ;
wire almostfulli_0_sqmuxa_0_42_a2_0_o2_0_7 ;
wire almostfulli_0_sqmuxa_0_42_a2_0_o2_0_6 ;
wire N_105 ;
wire emptyi_11_Z ;
wire un1_afull_r_1_sqmuxa_0_a6_0_1 ;
wire un1_afull_r_1_sqmuxa_0_0_Z ;
wire N_2 ;
  CFG1 empty_r_fwft_RNO (
	.A(un1_sc_r_fwft_cry_14_Z),
	.Y(empty_r_fwft_4)
);
defparam empty_r_fwft_RNO.INIT=2'h1;
// @60:628
  SLE \memwaddr_r[13]  (
	.Q(fifo_MEMWADDR[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s_Z[13]),
	.EN(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[12]  (
	.Q(fifo_MEMWADDR[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[12]),
	.EN(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[11]  (
	.Q(fifo_MEMWADDR[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[11]),
	.EN(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[10]  (
	.Q(fifo_MEMWADDR[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[10]),
	.EN(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[9]),
	.EN(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[8]),
	.EN(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[7]),
	.EN(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[6]),
	.EN(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[5]),
	.EN(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[4]),
	.EN(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[3]),
	.EN(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[2]),
	.EN(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[1]),
	.EN(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:628
  SLE \memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memwaddr_r_s[0]),
	.EN(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[13]  (
	.Q(fifo_MEMRADDR[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s_Z[13]),
	.EN(un1_re_set6_i_o2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[12]  (
	.Q(fifo_MEMRADDR[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[12]),
	.EN(un1_re_set6_i_o2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[11]  (
	.Q(fifo_MEMRADDR[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[11]),
	.EN(un1_re_set6_i_o2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[10]  (
	.Q(fifo_MEMRADDR[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[10]),
	.EN(un1_re_set6_i_o2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[9]),
	.EN(un1_re_set6_i_o2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[8]),
	.EN(un1_re_set6_i_o2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[7]),
	.EN(un1_re_set6_i_o2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[6]),
	.EN(un1_re_set6_i_o2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[5]),
	.EN(un1_re_set6_i_o2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[4]),
	.EN(un1_re_set6_i_o2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[3]),
	.EN(un1_re_set6_i_o2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[2]),
	.EN(un1_re_set6_i_o2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[1]),
	.EN(un1_re_set6_i_o2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:644
  SLE \memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(memraddr_r_s[0]),
	.EN(un1_re_set6_i_o2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:471
  SLE empty_top_fwft_r (
	.Q(empty_top_fwft_r_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Trigger_Top_Part_0_EMPTY),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:328
  SLE \genblk3.empty_r  (
	.Q(EMPTY1),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(emptyi_Z),
	.EN(sc_r5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:493
  SLE empty_r_fwft (
	.Q(empty_r_fwft_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(empty_r_fwft_4),
	.EN(N_77_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:587
  SLE \genblk8.full_r  (
	.Q(full_r),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(full_r_RNIJ6IM_Y),
	.EN(un1_sresetn_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:587
  SLE \genblk8.afull_r  (
	.Q(FIFO_Event_A_Full),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(full_r_RNIJ6IM_Y),
	.EN(un1_afull_r_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[12]  (
	.Q(sc_r_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[12]),
	.EN(sc_r5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[11]  (
	.Q(sc_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[11]),
	.EN(sc_r5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[10]  (
	.Q(sc_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[10]),
	.EN(sc_r5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[9]  (
	.Q(sc_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[9]),
	.EN(sc_r5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[8]  (
	.Q(sc_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[8]),
	.EN(sc_r5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[7]  (
	.Q(sc_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[7]),
	.EN(sc_r5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[6]  (
	.Q(sc_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[6]),
	.EN(sc_r5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[5]  (
	.Q(sc_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[5]),
	.EN(sc_r5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[4]  (
	.Q(sc_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[4]),
	.EN(sc_r5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[3]  (
	.Q(sc_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[3]),
	.EN(sc_r5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[2]  (
	.Q(sc_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[2]),
	.EN(sc_r5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[1]  (
	.Q(sc_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[1]),
	.EN(sc_r5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[0]  (
	.Q(sc_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[0]),
	.EN(sc_r5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[12]  (
	.Q(sc_r_fwft_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[12]),
	.EN(un1_sc_r_fwft12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[11]  (
	.Q(sc_r_fwft_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[11]),
	.EN(un1_sc_r_fwft12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[10]  (
	.Q(sc_r_fwft_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[10]),
	.EN(un1_sc_r_fwft12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[9]  (
	.Q(sc_r_fwft_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[9]),
	.EN(un1_sc_r_fwft12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[8]  (
	.Q(sc_r_fwft_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[8]),
	.EN(un1_sc_r_fwft12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[7]  (
	.Q(sc_r_fwft_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[7]),
	.EN(un1_sc_r_fwft12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[6]  (
	.Q(sc_r_fwft_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[6]),
	.EN(un1_sc_r_fwft12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[5]  (
	.Q(sc_r_fwft_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[5]),
	.EN(un1_sc_r_fwft12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[4]  (
	.Q(sc_r_fwft_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[4]),
	.EN(un1_sc_r_fwft12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[3]  (
	.Q(sc_r_fwft_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[3]),
	.EN(un1_sc_r_fwft12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[2]  (
	.Q(sc_r_fwft_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[2]),
	.EN(un1_sc_r_fwft12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[1]  (
	.Q(sc_r_fwft_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[1]),
	.EN(un1_sc_r_fwft12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[0]  (
	.Q(sc_r_fwft_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[0]),
	.EN(un1_sc_r_fwft12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[14]  (
	.Q(sc_r_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[14]),
	.EN(sc_r5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:361
  SLE \sc_r[13]  (
	.Q(sc_r_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_4[13]),
	.EN(sc_r5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[14]  (
	.Q(sc_r_fwft_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[14]),
	.EN(un1_sc_r_fwft12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:392
  SLE \sc_r_fwft[13]  (
	.Q(sc_r_fwft_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_5[13]),
	.EN(un1_sc_r_fwft12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:230
  ARI1 \genblk8.full_r_RNIJ6IM  (
	.FCO(sc_r_fwft_cmb_cry_0_cy),
	.S(full_r_RNIJ6IM_S),
	.Y(full_r_RNIJ6IM_Y),
	.B(full_r),
	.C(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk8.full_r_RNIJ6IM .INIT=20'h44400;
// @60:230
  ARI1 \sc_r_fwft_RNIFFS81[0]  (
	.FCO(sc_r_fwft_cmb_cry_0),
	.S(sc_r_fwft_5[0]),
	.Y(sc_r_fwft_RNIFFS81_Y[0]),
	.B(sc_r_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_0_cy)
);
defparam \sc_r_fwft_RNIFFS81[0] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNICP6R1[1]  (
	.FCO(sc_r_fwft_cmb_cry_1),
	.S(sc_r_fwft_5[1]),
	.Y(sc_r_fwft_RNICP6R1_Y[1]),
	.B(sc_r_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_0)
);
defparam \sc_r_fwft_RNICP6R1[1] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNIA4HD2[2]  (
	.FCO(sc_r_fwft_cmb_cry_2),
	.S(sc_r_fwft_5[2]),
	.Y(sc_r_fwft_RNIA4HD2_Y[2]),
	.B(sc_r_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_1)
);
defparam \sc_r_fwft_RNIA4HD2[2] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNI9GRV2[3]  (
	.FCO(sc_r_fwft_cmb_cry_3),
	.S(sc_r_fwft_5[3]),
	.Y(sc_r_fwft_RNI9GRV2_Y[3]),
	.B(sc_r_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_2)
);
defparam \sc_r_fwft_RNI9GRV2[3] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNI9T5I3[4]  (
	.FCO(sc_r_fwft_cmb_cry_4),
	.S(sc_r_fwft_5[4]),
	.Y(sc_r_fwft_RNI9T5I3_Y[4]),
	.B(sc_r_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_3)
);
defparam \sc_r_fwft_RNI9T5I3[4] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNIABG44[5]  (
	.FCO(sc_r_fwft_cmb_cry_5),
	.S(sc_r_fwft_5[5]),
	.Y(sc_r_fwft_RNIABG44_Y[5]),
	.B(sc_r_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_4)
);
defparam \sc_r_fwft_RNIABG44[5] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNICQQM4[6]  (
	.FCO(sc_r_fwft_cmb_cry_6),
	.S(sc_r_fwft_5[6]),
	.Y(sc_r_fwft_RNICQQM4_Y[6]),
	.B(sc_r_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_5)
);
defparam \sc_r_fwft_RNICQQM4[6] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNIFA595[7]  (
	.FCO(sc_r_fwft_cmb_cry_7),
	.S(sc_r_fwft_5[7]),
	.Y(sc_r_fwft_RNIFA595_Y[7]),
	.B(sc_r_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_6)
);
defparam \sc_r_fwft_RNIFA595[7] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNIJRFR5[8]  (
	.FCO(sc_r_fwft_cmb_cry_8),
	.S(sc_r_fwft_5[8]),
	.Y(sc_r_fwft_RNIJRFR5_Y[8]),
	.B(sc_r_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_7)
);
defparam \sc_r_fwft_RNIJRFR5[8] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNIODQD6[9]  (
	.FCO(sc_r_fwft_cmb_cry_9),
	.S(sc_r_fwft_5[9]),
	.Y(sc_r_fwft_RNIODQD6_Y[9]),
	.B(sc_r_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_8)
);
defparam \sc_r_fwft_RNIODQD6[9] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNI5OQ67[10]  (
	.FCO(sc_r_fwft_cmb_cry_10),
	.S(sc_r_fwft_5[10]),
	.Y(sc_r_fwft_RNI5OQ67_Y[10]),
	.B(sc_r_fwft_Z[10]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_9)
);
defparam \sc_r_fwft_RNI5OQ67[10] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNIJ3RV7[11]  (
	.FCO(sc_r_fwft_cmb_cry_11),
	.S(sc_r_fwft_5[11]),
	.Y(sc_r_fwft_RNIJ3RV7_Y[11]),
	.B(sc_r_fwft_Z[11]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_10)
);
defparam \sc_r_fwft_RNIJ3RV7[11] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNI2GRO8[12]  (
	.FCO(sc_r_fwft_cmb_cry_12),
	.S(sc_r_fwft_5[12]),
	.Y(sc_r_fwft_RNI2GRO8_Y[12]),
	.B(sc_r_fwft_Z[12]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_11)
);
defparam \sc_r_fwft_RNI2GRO8[12] .INIT=20'h555AA;
// @60:230
  ARI1 \sc_r_fwft_RNO[14]  (
	.FCO(sc_r_fwft_RNO_FCO[14]),
	.S(sc_r_fwft_5[14]),
	.Y(sc_r_fwft_RNO_Y[14]),
	.B(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.C(sc_r_fwft_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(sc_r_fwft_cmb_cry_13)
);
defparam \sc_r_fwft_RNO[14] .INIT=20'h46600;
// @60:230
  ARI1 \sc_r_fwft_RNIITRH9[13]  (
	.FCO(sc_r_fwft_cmb_cry_13),
	.S(sc_r_fwft_5[13]),
	.Y(sc_r_fwft_RNIITRH9_Y[13]),
	.B(sc_r_fwft_Z[13]),
	.C(GND),
	.D(GND),
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FCI(sc_r_fwft_cmb_cry_12)
);
defparam \sc_r_fwft_RNIITRH9[13] .INIT=20'h555AA;
// @60:230
  ARI1 \genblk8.full_r_RNIJ6IM_0  (
	.FCO(sc_r_cmb_cry_0_cy),
	.S(full_r_RNIJ6IM_0_S),
	.Y(full_r_RNIJ6IM_0_Y),
	.B(full_r),
	.C(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk8.full_r_RNIJ6IM_0 .INIT=20'h44400;
// @60:230
  ARI1 \sc_r_RNI5CV61[0]  (
	.FCO(sc_r_cmb_cry_0),
	.S(sc_r_4[0]),
	.Y(sc_r_RNI5CV61_Y[0]),
	.B(EMPTY1),
	.C(middle_valid),
	.D(fifo_valid),
	.A(sc_r_Z[0]),
	.FCI(sc_r_cmb_cry_0_cy)
);
defparam \sc_r_RNI5CV61[0] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNIOICN1[1]  (
	.FCO(sc_r_cmb_cry_1),
	.S(sc_r_4[1]),
	.Y(sc_r_RNIOICN1_Y[1]),
	.B(EMPTY1),
	.C(middle_valid),
	.D(fifo_valid),
	.A(sc_r_Z[1]),
	.FCI(sc_r_cmb_cry_0)
);
defparam \sc_r_RNIOICN1[1] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNICQP72[2]  (
	.FCO(sc_r_cmb_cry_2),
	.S(sc_r_4[2]),
	.Y(sc_r_RNICQP72_Y[2]),
	.B(EMPTY1),
	.C(middle_valid),
	.D(fifo_valid),
	.A(sc_r_Z[2]),
	.FCI(sc_r_cmb_cry_1)
);
defparam \sc_r_RNICQP72[2] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNI137O2[3]  (
	.FCO(sc_r_cmb_cry_3),
	.S(sc_r_4[3]),
	.Y(sc_r_RNI137O2_Y[3]),
	.B(EMPTY1),
	.C(middle_valid),
	.D(fifo_valid),
	.A(sc_r_Z[3]),
	.FCI(sc_r_cmb_cry_2)
);
defparam \sc_r_RNI137O2[3] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNINCK83[4]  (
	.FCO(sc_r_cmb_cry_4),
	.S(sc_r_4[4]),
	.Y(sc_r_RNINCK83_Y[4]),
	.B(EMPTY1),
	.C(middle_valid),
	.D(fifo_valid),
	.A(sc_r_Z[4]),
	.FCI(sc_r_cmb_cry_3)
);
defparam \sc_r_RNINCK83[4] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNIEN1P3[5]  (
	.FCO(sc_r_cmb_cry_5),
	.S(sc_r_4[5]),
	.Y(sc_r_RNIEN1P3_Y[5]),
	.B(EMPTY1),
	.C(middle_valid),
	.D(fifo_valid),
	.A(sc_r_Z[5]),
	.FCI(sc_r_cmb_cry_4)
);
defparam \sc_r_RNIEN1P3[5] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNI63F94[6]  (
	.FCO(sc_r_cmb_cry_6),
	.S(sc_r_4[6]),
	.Y(sc_r_RNI63F94_Y[6]),
	.B(EMPTY1),
	.C(middle_valid),
	.D(fifo_valid),
	.A(sc_r_Z[6]),
	.FCI(sc_r_cmb_cry_5)
);
defparam \sc_r_RNI63F94[6] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNIVFSP4[7]  (
	.FCO(sc_r_cmb_cry_7),
	.S(sc_r_4[7]),
	.Y(sc_r_RNIVFSP4_Y[7]),
	.B(EMPTY1),
	.C(middle_valid),
	.D(fifo_valid),
	.A(sc_r_Z[7]),
	.FCI(sc_r_cmb_cry_6)
);
defparam \sc_r_RNIVFSP4[7] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNIPT9A5[8]  (
	.FCO(sc_r_cmb_cry_8),
	.S(sc_r_4[8]),
	.Y(sc_r_RNIPT9A5_Y[8]),
	.B(EMPTY1),
	.C(middle_valid),
	.D(fifo_valid),
	.A(sc_r_Z[8]),
	.FCI(sc_r_cmb_cry_7)
);
defparam \sc_r_RNIPT9A5[8] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNIKCNQ5[9]  (
	.FCO(sc_r_cmb_cry_9),
	.S(sc_r_4[9]),
	.Y(sc_r_RNIKCNQ5_Y[9]),
	.B(EMPTY1),
	.C(middle_valid),
	.D(fifo_valid),
	.A(sc_r_Z[9]),
	.FCI(sc_r_cmb_cry_8)
);
defparam \sc_r_RNIKCNQ5[9] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNINT4H6[10]  (
	.FCO(sc_r_cmb_cry_10),
	.S(sc_r_4[10]),
	.Y(sc_r_RNINT4H6_Y[10]),
	.B(EMPTY1),
	.C(middle_valid),
	.D(fifo_valid),
	.A(sc_r_Z[10]),
	.FCI(sc_r_cmb_cry_9)
);
defparam \sc_r_RNINT4H6[10] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNIRFI77[11]  (
	.FCO(sc_r_cmb_cry_11),
	.S(sc_r_4[11]),
	.Y(sc_r_RNIRFI77_Y[11]),
	.B(EMPTY1),
	.C(middle_valid),
	.D(fifo_valid),
	.A(sc_r_Z[11]),
	.FCI(sc_r_cmb_cry_10)
);
defparam \sc_r_RNIRFI77[11] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNI030U7[12]  (
	.FCO(sc_r_cmb_cry_12),
	.S(sc_r_4[12]),
	.Y(sc_r_RNI030U7_Y[12]),
	.B(EMPTY1),
	.C(middle_valid),
	.D(fifo_valid),
	.A(sc_r_Z[12]),
	.FCI(sc_r_cmb_cry_11)
);
defparam \sc_r_RNI030U7[12] .INIT=20'h5EA15;
// @60:230
  ARI1 \sc_r_RNO[14]  (
	.FCO(sc_r_RNO_FCO_3[14]),
	.S(sc_r_4[14]),
	.Y(sc_r_RNO_Y_3[14]),
	.B(fifo_MEMRE),
	.C(sc_r_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(sc_r_cmb_cry_13)
);
defparam \sc_r_RNO[14] .INIT=20'h46600;
// @60:230
  ARI1 \sc_r_RNI6NDK8[13]  (
	.FCO(sc_r_cmb_cry_13),
	.S(sc_r_4[13]),
	.Y(sc_r_RNI6NDK8_Y[13]),
	.B(EMPTY1),
	.C(middle_valid),
	.D(fifo_valid),
	.A(sc_r_Z[13]),
	.FCI(sc_r_cmb_cry_12)
);
defparam \sc_r_RNI6NDK8[13] .INIT=20'h5EA15;
// @60:644
  ARI1 memraddr_r_lcry_cy (
	.FCO(memraddr_r_lcry_cy_Z),
	.S(memraddr_r_lcry_cy_S),
	.Y(memraddr_r_lcry_cy_Y),
	.B(EMPTY1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam memraddr_r_lcry_cy.INIT=20'h45500;
// @60:644
  ARI1 memraddr_r_lcry (
	.FCO(memraddr_r),
	.S(memraddr_r_lcry_S),
	.Y(memraddr_r_lcry_Y),
	.B(N_154_7),
	.C(N_154_8),
	.D(N_154_9),
	.A(N_154_10),
	.FCI(memraddr_r_lcry_cy_Z)
);
defparam memraddr_r_lcry.INIT=20'h47FFF;
// @60:644
  ARI1 \memraddr_r_cry[0]  (
	.FCO(memraddr_r_cry_Z[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_cry_Y_7[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r)
);
defparam \memraddr_r_cry[0] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[1]  (
	.FCO(memraddr_r_cry_Z[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_cry_Y_7[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[0])
);
defparam \memraddr_r_cry[1] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[2]  (
	.FCO(memraddr_r_cry_Z[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_cry_Y_7[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[1])
);
defparam \memraddr_r_cry[2] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[3]  (
	.FCO(memraddr_r_cry_Z[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_cry_Y_7[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[2])
);
defparam \memraddr_r_cry[3] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[4]  (
	.FCO(memraddr_r_cry_Z[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_cry_Y_7[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[3])
);
defparam \memraddr_r_cry[4] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[5]  (
	.FCO(memraddr_r_cry_Z[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_cry_Y_7[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[4])
);
defparam \memraddr_r_cry[5] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[6]  (
	.FCO(memraddr_r_cry_Z[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_cry_Y_7[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[5])
);
defparam \memraddr_r_cry[6] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[7]  (
	.FCO(memraddr_r_cry_Z[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_cry_Y_7[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[6])
);
defparam \memraddr_r_cry[7] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[8]  (
	.FCO(memraddr_r_cry_Z[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_cry_Y_7[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[7])
);
defparam \memraddr_r_cry[8] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[9]  (
	.FCO(memraddr_r_cry_Z[9]),
	.S(memraddr_r_s[9]),
	.Y(memraddr_r_cry_Y_7[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[8])
);
defparam \memraddr_r_cry[9] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[10]  (
	.FCO(memraddr_r_cry_Z[10]),
	.S(memraddr_r_s[10]),
	.Y(memraddr_r_cry_Y_7[10]),
	.B(fifo_MEMRADDR[10]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[9])
);
defparam \memraddr_r_cry[10] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[11]  (
	.FCO(memraddr_r_cry_Z[11]),
	.S(memraddr_r_s[11]),
	.Y(memraddr_r_cry_Y_7[11]),
	.B(fifo_MEMRADDR[11]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[10])
);
defparam \memraddr_r_cry[11] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_s[13]  (
	.FCO(memraddr_r_s_FCO_7[13]),
	.S(memraddr_r_s_Z[13]),
	.Y(memraddr_r_s_Y_7[13]),
	.B(fifo_MEMRADDR[13]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[12])
);
defparam \memraddr_r_s[13] .INIT=20'h48800;
// @60:644
  ARI1 \memraddr_r_cry[12]  (
	.FCO(memraddr_r_cry_Z[12]),
	.S(memraddr_r_s[12]),
	.Y(memraddr_r_cry_Y_7[12]),
	.B(fifo_MEMRADDR[12]),
	.C(memraddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[11])
);
defparam \memraddr_r_cry[12] .INIT=20'h48800;
// @60:628
  ARI1 memwaddr_r_lcry_cy (
	.FCO(memwaddr_r_lcry_cy_Z),
	.S(memwaddr_r_lcry_cy_S),
	.Y(memwaddr_r_lcry_cy_Y),
	.B(full_r),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam memwaddr_r_lcry_cy.INIT=20'h45500;
// @60:628
  ARI1 memwaddr_r_lcry (
	.FCO(memwaddr_r),
	.S(memwaddr_r_lcry_S),
	.Y(memwaddr_r_lcry_Y),
	.B(N_137_7),
	.C(N_137_8),
	.D(N_137_9),
	.A(N_137_10),
	.FCI(memwaddr_r_lcry_cy_Z)
);
defparam memwaddr_r_lcry.INIT=20'h47FFF;
// @60:628
  ARI1 \memwaddr_r_cry[0]  (
	.FCO(memwaddr_r_cry_Z[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_cry_Y_7[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r)
);
defparam \memwaddr_r_cry[0] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[1]  (
	.FCO(memwaddr_r_cry_Z[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_cry_Y_7[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[0])
);
defparam \memwaddr_r_cry[1] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[2]  (
	.FCO(memwaddr_r_cry_Z[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_cry_Y_7[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[1])
);
defparam \memwaddr_r_cry[2] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[3]  (
	.FCO(memwaddr_r_cry_Z[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_cry_Y_7[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[2])
);
defparam \memwaddr_r_cry[3] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[4]  (
	.FCO(memwaddr_r_cry_Z[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_cry_Y_7[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[3])
);
defparam \memwaddr_r_cry[4] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[5]  (
	.FCO(memwaddr_r_cry_Z[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_cry_Y_7[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[4])
);
defparam \memwaddr_r_cry[5] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[6]  (
	.FCO(memwaddr_r_cry_Z[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_cry_Y_7[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[5])
);
defparam \memwaddr_r_cry[6] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[7]  (
	.FCO(memwaddr_r_cry_Z[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_cry_Y_7[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[6])
);
defparam \memwaddr_r_cry[7] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[8]  (
	.FCO(memwaddr_r_cry_Z[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_cry_Y_7[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[7])
);
defparam \memwaddr_r_cry[8] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[9]  (
	.FCO(memwaddr_r_cry_Z[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_cry_Y_7[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[8])
);
defparam \memwaddr_r_cry[9] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[10]  (
	.FCO(memwaddr_r_cry_Z[10]),
	.S(memwaddr_r_s[10]),
	.Y(memwaddr_r_cry_Y_7[10]),
	.B(fifo_MEMWADDR[10]),
	.C(memwaddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[9])
);
defparam \memwaddr_r_cry[10] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[11]  (
	.FCO(memwaddr_r_cry_Z[11]),
	.S(memwaddr_r_s[11]),
	.Y(memwaddr_r_cry_Y_7[11]),
	.B(fifo_MEMWADDR[11]),
	.C(memwaddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[10])
);
defparam \memwaddr_r_cry[11] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_s[13]  (
	.FCO(memwaddr_r_s_FCO_7[13]),
	.S(memwaddr_r_s_Z[13]),
	.Y(memwaddr_r_s_Y_7[13]),
	.B(fifo_MEMWADDR[13]),
	.C(memwaddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[12])
);
defparam \memwaddr_r_s[13] .INIT=20'h48800;
// @60:628
  ARI1 \memwaddr_r_cry[12]  (
	.FCO(memwaddr_r_cry_Z[12]),
	.S(memwaddr_r_s[12]),
	.Y(memwaddr_r_cry_Y_7[12]),
	.B(fifo_MEMWADDR[12]),
	.C(memwaddr_r_lcry_Y),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[11])
);
defparam \memwaddr_r_cry[12] .INIT=20'h48800;
// @60:455
  ARI1 un1_sc_r_fwft_cry_0 (
	.FCO(un1_sc_r_fwft_cry_0_Z),
	.S(un1_sc_r_fwft_cry_0_S_7),
	.Y(un1_sc_r_fwft_cry_0_Y_7),
	.B(sc_r_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_sc_r_fwft_cry_0.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_1 (
	.FCO(un1_sc_r_fwft_cry_1_Z),
	.S(un1_sc_r_fwft_cry_1_S_7),
	.Y(un1_sc_r_fwft_cry_1_Y_7),
	.B(sc_r_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_0_Z)
);
defparam un1_sc_r_fwft_cry_1.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_2 (
	.FCO(un1_sc_r_fwft_cry_2_Z),
	.S(un1_sc_r_fwft_cry_2_S_7),
	.Y(un1_sc_r_fwft_cry_2_Y_7),
	.B(sc_r_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_1_Z)
);
defparam un1_sc_r_fwft_cry_2.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_3 (
	.FCO(un1_sc_r_fwft_cry_3_Z),
	.S(un1_sc_r_fwft_cry_3_S_7),
	.Y(un1_sc_r_fwft_cry_3_Y_7),
	.B(sc_r_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_2_Z)
);
defparam un1_sc_r_fwft_cry_3.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_4 (
	.FCO(un1_sc_r_fwft_cry_4_Z),
	.S(un1_sc_r_fwft_cry_4_S_7),
	.Y(un1_sc_r_fwft_cry_4_Y_7),
	.B(sc_r_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_3_Z)
);
defparam un1_sc_r_fwft_cry_4.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_5 (
	.FCO(un1_sc_r_fwft_cry_5_Z),
	.S(un1_sc_r_fwft_cry_5_S_7),
	.Y(un1_sc_r_fwft_cry_5_Y_7),
	.B(sc_r_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_4_Z)
);
defparam un1_sc_r_fwft_cry_5.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_6 (
	.FCO(un1_sc_r_fwft_cry_6_Z),
	.S(un1_sc_r_fwft_cry_6_S_7),
	.Y(un1_sc_r_fwft_cry_6_Y_7),
	.B(sc_r_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_5_Z)
);
defparam un1_sc_r_fwft_cry_6.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_7 (
	.FCO(un1_sc_r_fwft_cry_7_Z),
	.S(un1_sc_r_fwft_cry_7_S_7),
	.Y(un1_sc_r_fwft_cry_7_Y_7),
	.B(sc_r_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_6_Z)
);
defparam un1_sc_r_fwft_cry_7.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_8 (
	.FCO(un1_sc_r_fwft_cry_8_Z),
	.S(un1_sc_r_fwft_cry_8_S_7),
	.Y(un1_sc_r_fwft_cry_8_Y_7),
	.B(sc_r_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_7_Z)
);
defparam un1_sc_r_fwft_cry_8.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_9 (
	.FCO(un1_sc_r_fwft_cry_9_Z),
	.S(un1_sc_r_fwft_cry_9_S_7),
	.Y(un1_sc_r_fwft_cry_9_Y_7),
	.B(sc_r_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_8_Z)
);
defparam un1_sc_r_fwft_cry_9.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_10 (
	.FCO(un1_sc_r_fwft_cry_10_Z),
	.S(un1_sc_r_fwft_cry_10_S_7),
	.Y(un1_sc_r_fwft_cry_10_Y_7),
	.B(sc_r_fwft_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_9_Z)
);
defparam un1_sc_r_fwft_cry_10.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_11 (
	.FCO(un1_sc_r_fwft_cry_11_Z),
	.S(un1_sc_r_fwft_cry_11_S_7),
	.Y(un1_sc_r_fwft_cry_11_Y_7),
	.B(sc_r_fwft_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_10_Z)
);
defparam un1_sc_r_fwft_cry_11.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_12 (
	.FCO(un1_sc_r_fwft_cry_12_Z),
	.S(un1_sc_r_fwft_cry_12_S_7),
	.Y(un1_sc_r_fwft_cry_12_Y_7),
	.B(sc_r_fwft_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_11_Z)
);
defparam un1_sc_r_fwft_cry_12.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_13 (
	.FCO(un1_sc_r_fwft_cry_13_Z),
	.S(un1_sc_r_fwft_cry_13_S_7),
	.Y(un1_sc_r_fwft_cry_13_Y_7),
	.B(sc_r_fwft_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_12_Z)
);
defparam un1_sc_r_fwft_cry_13.INIT=20'h65500;
// @60:455
  ARI1 un1_sc_r_fwft_cry_14 (
	.FCO(un1_sc_r_fwft_cry_14_Z),
	.S(un1_sc_r_fwft_cry_14_S_7),
	.Y(un1_sc_r_fwft_cry_14_Y_7),
	.B(sc_r_fwft_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_sc_r_fwft_cry_13_Z)
);
defparam un1_sc_r_fwft_cry_14.INIT=20'h65500;
// @60:589
  CFG4 un1_afull_r_1_sqmuxa_0_1 (
	.A(full_r_RNIJ6IM_Y),
	.B(un1_afull_r_1_sqmuxa_0_1_1_Z),
	.C(sc_r_fwft_Z[14]),
	.D(sc_r_fwft_RNIDDJ32_Z[3]),
	.Y(un1_afull_r_1_sqmuxa_1)
);
defparam un1_afull_r_1_sqmuxa_0_1.INIT=16'hCECC;
// @60:587
  CFG2 \sc_r_fwft_RNI3QD7[6]  (
	.A(sc_r_fwft_Z[6]),
	.B(sc_r_fwft_Z[7]),
	.Y(almostfulli_0_sqmuxa_0_42_a2_0_o2_0_0)
);
defparam \sc_r_fwft_RNI3QD7[6] .INIT=4'h7;
// @60:589
  CFG2 un1_afull_r_1_sqmuxa_0_o2_0 (
	.A(sc_r_fwft_Z[0]),
	.B(sc_r_fwft_Z[1]),
	.Y(N_85)
);
defparam un1_afull_r_1_sqmuxa_0_o2_0.INIT=4'h7;
// @60:326
  CFG4 emptyi_10 (
	.A(sc_r_Z[4]),
	.B(sc_r_Z[3]),
	.C(sc_r_Z[2]),
	.D(sc_r_Z[1]),
	.Y(emptyi_10_Z)
);
defparam emptyi_10.INIT=16'h0001;
// @60:326
  CFG4 emptyi_9 (
	.A(sc_r_Z[8]),
	.B(sc_r_Z[7]),
	.C(sc_r_Z[6]),
	.D(sc_r_Z[5]),
	.Y(emptyi_9_Z)
);
defparam emptyi_9.INIT=16'h0001;
// @60:326
  CFG4 emptyi_8 (
	.A(sc_r_Z[12]),
	.B(sc_r_Z[11]),
	.C(sc_r_Z[10]),
	.D(sc_r_Z[9]),
	.Y(emptyi_8_Z)
);
defparam emptyi_8.INIT=16'h0001;
// @60:644
  CFG4 memraddr_r_lcry_RNO_2 (
	.A(fifo_MEMRADDR[12]),
	.B(fifo_MEMRADDR[11]),
	.C(fifo_MEMRADDR[9]),
	.D(fifo_MEMRADDR[8]),
	.Y(N_154_10)
);
defparam memraddr_r_lcry_RNO_2.INIT=16'h8000;
// @60:644
  CFG4 memraddr_r_lcry_RNO_1 (
	.A(fifo_MEMRADDR[13]),
	.B(fifo_MEMRADDR[3]),
	.C(fifo_MEMRADDR[2]),
	.D(fifo_MEMRADDR[0]),
	.Y(N_154_9)
);
defparam memraddr_r_lcry_RNO_1.INIT=16'h8000;
// @60:644
  CFG4 memraddr_r_lcry_RNO_0 (
	.A(fifo_MEMRADDR[7]),
	.B(fifo_MEMRADDR[6]),
	.C(fifo_MEMRADDR[4]),
	.D(fifo_MEMRADDR[1]),
	.Y(N_154_8)
);
defparam memraddr_r_lcry_RNO_0.INIT=16'h8000;
// @60:644
  CFG3 memraddr_r_lcry_RNO (
	.A(fifo_MEMRADDR[5]),
	.B(EMPTY1),
	.C(fifo_MEMRADDR[10]),
	.Y(N_154_7)
);
defparam memraddr_r_lcry_RNO.INIT=8'h20;
// @60:628
  CFG4 memwaddr_r_lcry_RNO_2 (
	.A(fifo_MEMWADDR[12]),
	.B(fifo_MEMWADDR[11]),
	.C(fifo_MEMWADDR[9]),
	.D(fifo_MEMWADDR[8]),
	.Y(N_137_10)
);
defparam memwaddr_r_lcry_RNO_2.INIT=16'h8000;
// @60:628
  CFG4 memwaddr_r_lcry_RNO_1 (
	.A(fifo_MEMWADDR[13]),
	.B(fifo_MEMWADDR[3]),
	.C(fifo_MEMWADDR[2]),
	.D(fifo_MEMWADDR[0]),
	.Y(N_137_9)
);
defparam memwaddr_r_lcry_RNO_1.INIT=16'h8000;
// @60:628
  CFG4 memwaddr_r_lcry_RNO_0 (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[4]),
	.D(fifo_MEMWADDR[1]),
	.Y(N_137_8)
);
defparam memwaddr_r_lcry_RNO_0.INIT=16'h8000;
// @60:628
  CFG3 memwaddr_r_lcry_RNO (
	.A(full_r),
	.B(fifo_MEMWADDR[10]),
	.C(fifo_MEMWADDR[5]),
	.Y(N_137_7)
);
defparam memwaddr_r_lcry_RNO.INIT=8'h40;
// @60:587
  CFG4 \sc_r_fwft_RNI4J7S[8]  (
	.A(sc_r_fwft_Z[13]),
	.B(sc_r_fwft_Z[12]),
	.C(sc_r_fwft_Z[9]),
	.D(sc_r_fwft_Z[8]),
	.Y(almostfulli_0_sqmuxa_0_42_a2_0_o2_0_7)
);
defparam \sc_r_fwft_RNI4J7S[8] .INIT=16'h7FFF;
// @60:587
  CFG4 \sc_r_fwft_RNIO67S[4]  (
	.A(sc_r_fwft_Z[11]),
	.B(sc_r_fwft_Z[10]),
	.C(sc_r_fwft_Z[5]),
	.D(sc_r_fwft_Z[4]),
	.Y(almostfulli_0_sqmuxa_0_42_a2_0_o2_0_6)
);
defparam \sc_r_fwft_RNIO67S[4] .INIT=16'h7FFF;
// @60:589
  CFG2 un1_sresetn_4_0_a2_2 (
	.A(full_r_RNIJ6IM_Y),
	.B(sc_r_fwft_Z[14]),
	.Y(N_105)
);
defparam un1_sresetn_4_0_a2_2.INIT=4'h2;
// @60:326
  CFG4 emptyi_11 (
	.A(sc_r_Z[14]),
	.B(sc_r_Z[13]),
	.C(sc_r_Z[0]),
	.D(emptyi_8_Z),
	.Y(emptyi_11_Z)
);
defparam emptyi_11.INIT=16'h1000;
// @60:589
  CFG4 un1_afull_r_1_sqmuxa_0_a6_0_2 (
	.A(sc_r_fwft_Z[2]),
	.B(full_r_RNIJ6IM_Y),
	.C(sc_r_fwft_Z[1]),
	.D(sc_r_fwft_Z[0]),
	.Y(un1_afull_r_1_sqmuxa_0_a6_0_1)
);
defparam un1_afull_r_1_sqmuxa_0_a6_0_2.INIT=16'h2220;
// @60:372
  CFG2 \genblk3.sc_r5  (
	.A(full_r_RNIJ6IM_Y),
	.B(fifo_MEMRE),
	.Y(sc_r5)
);
defparam \genblk3.sc_r5 .INIT=4'h6;
// @60:589
  CFG4 un1_afull_r_1_sqmuxa_0_0 (
	.A(sc_r_fwft_Z[2]),
	.B(sc_r_fwft_Z[14]),
	.C(full_r_RNIJ6IM_Y),
	.D(N_85),
	.Y(un1_afull_r_1_sqmuxa_0_0_Z)
);
defparam un1_afull_r_1_sqmuxa_0_0.INIT=16'h1C0C;
// @60:589
  CFG3 un1_afull_r_1_sqmuxa_0_1_1 (
	.A(full_r_RNIJ6IM_Y),
	.B(empty_r_fwft_Z),
	.C(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.Y(un1_afull_r_1_sqmuxa_0_1_1_Z)
);
defparam un1_afull_r_1_sqmuxa_0_1_1.INIT=8'h65;
// @60:587
  CFG4 \sc_r_fwft_RNIDDJ32[3]  (
	.A(almostfulli_0_sqmuxa_0_42_a2_0_o2_0_7),
	.B(almostfulli_0_sqmuxa_0_42_a2_0_o2_0_6),
	.C(sc_r_fwft_Z[3]),
	.D(almostfulli_0_sqmuxa_0_42_a2_0_o2_0_0),
	.Y(sc_r_fwft_RNIDDJ32_Z[3])
);
defparam \sc_r_fwft_RNIDDJ32[3] .INIT=16'hFFEF;
// @60:326
  CFG4 emptyi (
	.A(emptyi_11_Z),
	.B(fifo_MEMRE),
	.C(emptyi_10_Z),
	.D(emptyi_9_Z),
	.Y(emptyi_Z)
);
defparam emptyi.INIT=16'h8000;
// @60:493
  CFG4 empty_r_fwft_RNO_0 (
	.A(empty_top_fwft_r_Z),
	.B(Trigger_Top_Part_0_EMPTY),
	.C(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.D(full_r_RNIJ6IM_Y),
	.Y(N_77_i)
);
defparam empty_r_fwft_RNO_0.INIT=16'h8F70;
// @60:392
  CFG3 \genblk8.full_r_RNISINC1  (
	.A(full_r_RNIJ6IM_Y),
	.B(Trigger_Top_Part_0_EMPTY),
	.C(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.Y(un1_sc_r_fwft12_i)
);
defparam \genblk8.full_r_RNISINC1 .INIT=8'h9A;
// @60:587
  CFG4 \genblk8.full_r_RNO  (
	.A(N_85),
	.B(sc_r_fwft_Z[2]),
	.C(un1_afull_r_1_sqmuxa_1),
	.D(N_105),
	.Y(un1_sresetn_4_i)
);
defparam \genblk8.full_r_RNO .INIT=16'h040F;
// @60:587
  CFG4 \genblk8.afull_r_RNO  (
	.A(sc_r_fwft_RNIDDJ32_Z[3]),
	.B(un1_afull_r_1_sqmuxa_0_a6_0_1),
	.C(un1_afull_r_1_sqmuxa_0_0_Z),
	.D(un1_afull_r_1_sqmuxa_1),
	.Y(un1_afull_r_1_sqmuxa_i)
);
defparam \genblk8.afull_r_RNO .INIT=16'h000B;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0 */

module COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0 (
  fwft_Q,
  EMPTY1,
  FIFOs_Reader_0_Event_FIFO_R_Enable,
  N_123,
  N_122,
  middle_valid_1z,
  Trigger_Top_Part_0_EMPTY,
  fifo_MEMRE,
  Clock,
  dff_arst,
  fifo_valid_1z
)
;
output [1:0] fwft_Q ;
input EMPTY1 ;
input FIFOs_Reader_0_Event_FIFO_R_Enable ;
input N_123 ;
input N_122 ;
output middle_valid_1z ;
output Trigger_Top_Part_0_EMPTY ;
input fifo_MEMRE ;
input Clock ;
input dff_arst ;
output fifo_valid_1z ;
wire EMPTY1 ;
wire FIFOs_Reader_0_Event_FIFO_R_Enable ;
wire N_123 ;
wire N_122 ;
wire middle_valid_1z ;
wire Trigger_Top_Part_0_EMPTY ;
wire fifo_MEMRE ;
wire Clock ;
wire dff_arst ;
wire fifo_valid_1z ;
wire [1:0] middle_dout_Z;
wire update_dout_Z ;
wire update_dout_i_0 ;
wire VCC ;
wire un4_fifo_rd_en_0_1 ;
wire GND ;
wire un4_update_dout_7 ;
wire dout_valid_Z ;
wire N_116_i ;
wire un4_update_dout_1_0_1 ;
wire N_120 ;
wire N_119 ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_RNO (
	.A(update_dout_Z),
	.Y(update_dout_i_0)
);
defparam empty_RNO.INIT=2'h1;
// @59:280
  SLE fifo_valid (
	.Q(fifo_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fifo_MEMRE),
	.EN(un4_fifo_rd_en_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @59:206
  SLE empty (
	.Q(Trigger_Top_Part_0_EMPTY),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_dout_i_0),
	.EN(un4_update_dout_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @59:280
  SLE dout_valid (
	.Q(dout_valid_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(update_dout_Z),
	.EN(un4_update_dout_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @59:280
  SLE middle_valid (
	.Q(middle_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_116_i),
	.EN(un4_update_dout_1_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @59:280
  SLE \dout[1]  (
	.Q(fwft_Q[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_120),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @59:280
  SLE \dout[0]  (
	.Q(fwft_Q[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_119),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @59:280
  SLE \middle_dout[1]  (
	.Q(middle_dout_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_122),
	.EN(N_116_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @59:280
  SLE \middle_dout[0]  (
	.Q(middle_dout_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_123),
	.EN(N_116_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @59:120
  CFG2 un4_update_dout (
	.A(update_dout_Z),
	.B(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.Y(un4_update_dout_7)
);
defparam un4_update_dout.INIT=4'hE;
// @59:188
  CFG4 update_dout (
	.A(middle_valid_1z),
	.B(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.C(dout_valid_Z),
	.D(fifo_valid_1z),
	.Y(update_dout_Z)
);
defparam update_dout.INIT=16'hCF8A;
// @59:120
  CFG3 un4_update_dout_1_0 (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(update_dout_Z),
	.Y(un4_update_dout_1_0_1)
);
defparam un4_update_dout_1_0.INIT=8'hF2;
// @59:88
  CFG4 un4_fifo_rd_en_0 (
	.A(EMPTY1),
	.B(fifo_valid_1z),
	.C(middle_valid_1z),
	.D(update_dout_Z),
	.Y(un4_fifo_rd_en_0_1)
);
defparam un4_fifo_rd_en_0.INIT=16'hFF1D;
// @59:280
  CFG3 update_dout_RNIAUEH (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(update_dout_Z),
	.Y(N_116_i)
);
defparam update_dout_RNIAUEH.INIT=8'h82;
// @59:280
  CFG3 dout_4_iv_23_i_m2_i_m2 (
	.A(middle_valid_1z),
	.B(N_123),
	.C(middle_dout_Z[0]),
	.Y(N_119)
);
defparam dout_4_iv_23_i_m2_i_m2.INIT=8'hE4;
// @59:280
  CFG3 dout_4_iv_0_13_i_m2_i_m2 (
	.A(middle_valid_1z),
	.B(N_122),
	.C(middle_dout_Z[1]),
	.Y(N_120)
);
defparam dout_4_iv_0_13_i_m2_i_m2.INIT=8'hE4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0 */

module COREFIFO_C5_COREFIFO_C5_0_LSRAM_top (
  Trigger_Main_0_FIFO_Event_Data,
  RDATA_int,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  full_r_RNIJ6IM_Y,
  fifo_MEMRE,
  Clock
)
;
input [1:0] Trigger_Main_0_FIFO_Event_Data ;
output [1:0] RDATA_int ;
input [13:0] fifo_MEMWADDR ;
input [13:0] fifo_MEMRADDR ;
input full_r_RNIJ6IM_Y ;
input fifo_MEMRE ;
input Clock ;
wire full_r_RNIJ6IM_Y ;
wire fifo_MEMRE ;
wire Clock ;
wire [19:1] COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0_A_DOUT;
wire [19:0] COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0_B_DOUT;
wire [19:1] COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1_A_DOUT;
wire [19:0] COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1_B_DOUT;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire VCC ;
wire GND ;
wire COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0_SB_CORRECT ;
wire COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0_DB_DETECT ;
wire Z_ACCESS_BUSY_0__0_ ;
wire COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1_SB_CORRECT ;
wire COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1_DB_DETECT ;
wire Z_ACCESS_BUSY_0__1_ ;
// @61:412
  RAM1K20 COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0_A_DOUT[19:1], RDATA_int[0]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIJ6IM_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Main_0_FIFO_Event_Data[0]}),
	.B_DOUT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0_SB_CORRECT),
	.DB_DETECT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0.RAMINDEX="core%16384-16384%18-18%SPEED%0%0%TWO-PORT%ECC_EN-0";
// @61:137
  RAM1K20 COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 (
	.A_ADDR(fifo_MEMRADDR[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1_A_DOUT[19:1], RDATA_int[1]}),
	.A_WEN({GND, GND}),
	.A_REN(fifo_MEMRE),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(fifo_MEMWADDR[13:0]),
	.B_BLK_EN({full_r_RNIJ6IM_Y, VCC, VCC}),
	.B_CLK(Clock),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Trigger_Main_0_FIFO_Event_Data[1]}),
	.B_DOUT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1_SB_CORRECT),
	.DB_DETECT(COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1.RAMINDEX="core%16384-16384%18-18%SPEED%0%1%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C5_COREFIFO_C5_0_LSRAM_top */

module COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  RDATA_int,
  Trigger_Main_0_FIFO_Event_Data,
  Clock,
  fifo_MEMRE,
  full_r_RNIJ6IM_Y
)
;
input [13:0] fifo_MEMRADDR ;
input [13:0] fifo_MEMWADDR ;
output [1:0] RDATA_int ;
input [1:0] Trigger_Main_0_FIFO_Event_Data ;
input Clock ;
input fifo_MEMRE ;
input full_r_RNIJ6IM_Y ;
wire Clock ;
wire fifo_MEMRE ;
wire full_r_RNIJ6IM_Y ;
wire GND ;
wire VCC ;
// @62:53
  COREFIFO_C5_COREFIFO_C5_0_LSRAM_top L3_syncnonpipe (
	.Trigger_Main_0_FIFO_Event_Data(Trigger_Main_0_FIFO_Event_Data[1:0]),
	.RDATA_int(RDATA_int[1:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.full_r_RNIJ6IM_Y(full_r_RNIJ6IM_Y),
	.fifo_MEMRE(fifo_MEMRE),
	.Clock(Clock)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s */

module COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0 (
  Trigger_Main_0_FIFO_Event_Data,
  fwft_Q,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  Trigger_Top_Part_0_EMPTY,
  FIFO_Event_A_Full,
  FIFOs_Reader_0_Event_FIFO_R_Enable,
  Clock,
  dff_arst
)
;
input [1:0] Trigger_Main_0_FIFO_Event_Data ;
output [1:0] fwft_Q ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
output Trigger_Top_Part_0_EMPTY ;
output FIFO_Event_A_Full ;
input FIFOs_Reader_0_Event_FIFO_R_Enable ;
input Clock ;
input dff_arst ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire Trigger_Top_Part_0_EMPTY ;
wire FIFO_Event_A_Full ;
wire FIFOs_Reader_0_Event_FIFO_R_Enable ;
wire Clock ;
wire dff_arst ;
wire [1:0] RDATA_r_Z;
wire [1:0] RDATA_int;
wire [13:0] fifo_MEMRADDR;
wire [13:0] fifo_MEMWADDR;
wire RE_d1_Z ;
wire VCC ;
wire GND ;
wire REN_d1_Z ;
wire fifo_MEMRE ;
wire re_set_Z ;
wire N_114_i ;
wire N_115_i ;
wire middle_valid ;
wire EMPTY1 ;
wire fifo_valid ;
wire un1_re_set6_i_o2_Z ;
wire N_122 ;
wire N_123 ;
wire N_1337 ;
wire N_1235 ;
wire full_r_RNIJ6IM_Y ;
// @63:1110
  SLE RE_d1 (
	.Q(RE_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fifo_MEMRE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(REN_d1_Z),
	.EN(N_114_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[1]),
	.EN(N_115_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(RDATA_int[0]),
	.EN(N_115_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:1060
  CFG3 RDATA_r4_i_a2 (
	.A(middle_valid),
	.B(EMPTY1),
	.C(fifo_valid),
	.Y(fifo_MEMRE)
);
defparam RDATA_r4_i_a2.INIT=8'h13;
// @63:1046
  CFG2 un1_re_set6_i_o2 (
	.A(middle_valid),
	.B(fifo_valid),
	.Y(un1_re_set6_i_o2_Z)
);
defparam un1_re_set6_i_o2.INIT=4'h7;
// @63:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[1]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[1]),
	.C(RDATA_int[1]),
	.D(RE_d1_Z),
	.Y(N_122)
);
defparam \int_MEMRD_fwft_1_i_m2[1] .INIT=16'hF0D8;
// @63:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[0]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[0]),
	.C(RDATA_int[0]),
	.D(RE_d1_Z),
	.Y(N_123)
);
defparam \int_MEMRD_fwft_1_i_m2[0] .INIT=16'hF0D8;
// @63:1055
  CFG2 REN_d1_RNIQT9F (
	.A(fifo_MEMRE),
	.B(REN_d1_Z),
	.Y(N_115_i)
);
defparam REN_d1_RNIQT9F.INIT=4'h4;
// @63:1040
  CFG3 re_set_RNO (
	.A(REN_d1_Z),
	.B(EMPTY1),
	.C(un1_re_set6_i_o2_Z),
	.Y(N_114_i)
);
defparam re_set_RNO.INIT=8'h9A;
// @63:613
  COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0 \genblk16.fifo_corefifo_sync_scntr  (
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.fifo_MEMRE(fifo_MEMRE),
	.fifo_valid(fifo_valid),
	.middle_valid(middle_valid),
	.FIFOs_Reader_0_Event_FIFO_R_Enable(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FIFO_Event_A_Full(FIFO_Event_A_Full),
	.full_r_RNIJ6IM_Y(full_r_RNIJ6IM_Y),
	.EMPTY1(EMPTY1),
	.Trigger_Top_Part_0_EMPTY(Trigger_Top_Part_0_EMPTY),
	.un1_re_set6_i_o2(un1_re_set6_i_o2_Z),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @63:984
  COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0 \genblk17.u_corefifo_fwft  (
	.fwft_Q(fwft_Q[1:0]),
	.EMPTY1(EMPTY1),
	.FIFOs_Reader_0_Event_FIFO_R_Enable(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.N_123(N_123),
	.N_122(N_122),
	.middle_valid_1z(middle_valid),
	.Trigger_Top_Part_0_EMPTY(Trigger_Top_Part_0_EMPTY),
	.fifo_MEMRE(fifo_MEMRE),
	.Clock(Clock),
	.dff_arst(dff_arst),
	.fifo_valid_1z(fifo_valid)
);
// @63:1230
  COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s \genblk22.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[13:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[13:0]),
	.RDATA_int(RDATA_int[1:0]),
	.Trigger_Main_0_FIFO_Event_Data(Trigger_Main_0_FIFO_Event_Data[1:0]),
	.Clock(Clock),
	.fifo_MEMRE(fifo_MEMRE),
	.full_r_RNIJ6IM_Y(full_r_RNIJ6IM_Y)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0 */

module COREFIFO_C5 (
  fwft_Q,
  Trigger_Main_0_FIFO_Event_Data,
  dff_arst,
  Clock,
  FIFOs_Reader_0_Event_FIFO_R_Enable,
  FIFO_Event_A_Full,
  Trigger_Top_Part_0_EMPTY,
  Trigger_Top_Part_0_ALL_FIFO_Enable
)
;
output [1:0] fwft_Q ;
input [1:0] Trigger_Main_0_FIFO_Event_Data ;
input dff_arst ;
input Clock ;
input FIFOs_Reader_0_Event_FIFO_R_Enable ;
output FIFO_Event_A_Full ;
output Trigger_Top_Part_0_EMPTY ;
input Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire dff_arst ;
wire Clock ;
wire FIFOs_Reader_0_Event_FIFO_R_Enable ;
wire FIFO_Event_A_Full ;
wire Trigger_Top_Part_0_EMPTY ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire GND ;
wire VCC ;
// @64:149
  COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0 COREFIFO_C5_0 (
	.Trigger_Main_0_FIFO_Event_Data(Trigger_Main_0_FIFO_Event_Data[1:0]),
	.fwft_Q(fwft_Q[1:0]),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.Trigger_Top_Part_0_EMPTY(Trigger_Top_Part_0_EMPTY),
	.FIFO_Event_A_Full(FIFO_Event_A_Full),
	.FIFOs_Reader_0_Event_FIFO_R_Enable(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C5 */

module Trigger_Main (
  Input_Data_Part_0_TRG_Detect_Vector,
  Trigger_Edge_Location_i_0,
  Trigger_Control_0_Control_Sample_Per_Event,
  Trigger_Main_0_FIFO_Event_Data,
  Trigger_Control_0_Control_Enable,
  FIFO_Event_A_Full,
  Reset_N,
  Trigger_Main_0_Control_Busy_Out,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  Clock,
  dff_arst
)
;
input [7:0] Input_Data_Part_0_TRG_Detect_Vector ;
output Trigger_Edge_Location_i_0 ;
input [19:0] Trigger_Control_0_Control_Sample_Per_Event ;
output [1:0] Trigger_Main_0_FIFO_Event_Data ;
input Trigger_Control_0_Control_Enable ;
input FIFO_Event_A_Full ;
input Reset_N ;
output Trigger_Main_0_Control_Busy_Out ;
output Trigger_Top_Part_0_ALL_FIFO_Enable ;
input Clock ;
input dff_arst ;
wire Trigger_Edge_Location_i_0 ;
wire Trigger_Control_0_Control_Enable ;
wire FIFO_Event_A_Full ;
wire Reset_N ;
wire Trigger_Main_0_Control_Busy_Out ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire Clock ;
wire dff_arst ;
wire [7:7] Last_TRG_Detect_Vector_Z;
wire [19:0] Remaining_Number_Of_Samples_Z;
wire [0:0] Trigger_Edge_Location_0_Z;
wire [1:1] Trigger_Edge_Location_16_Z;
wire [2:2] Trigger_Edge_Location_i_o3_Z;
wire [3:3] Trigger_Edge_Location_i_0_o3_1_Z;
wire [2:2] Trigger_Edge_Location_i_m4_Z;
wire VCC ;
wire GND ;
wire ALL_FIFO_Enable_0_Z ;
wire ALL_FIFO_Enable_0_2_iv_i ;
wire N_134_i ;
wire Event_Start_In_Frame_Z ;
wire un36_trigger_edge_valid ;
wire Event_End_In_Frame_Z ;
wire Event_End_In_Frame_3 ;
wire N_24_i ;
wire N_130_i ;
wire N_131_i ;
wire N_132_i ;
wire N_133_i ;
wire N_54_i ;
wire N_52_i ;
wire N_50_i ;
wire N_48_i ;
wire N_46_i ;
wire N_44_i ;
wire N_42_i ;
wire N_40_i ;
wire N_38_i ;
wire N_36_i ;
wire N_34_i ;
wire N_32_i ;
wire N_30_i ;
wire N_28_i_0 ;
wire N_26_i ;
wire un3_remaining_number_of_samples_cry_0_Z ;
wire un3_remaining_number_of_samples_cry_0_S ;
wire un3_remaining_number_of_samples_cry_0_Y ;
wire un3_remaining_number_of_samples_cry_1_Z ;
wire un3_remaining_number_of_samples_cry_1_S ;
wire un3_remaining_number_of_samples_cry_1_Y ;
wire un3_remaining_number_of_samples_cry_2_Z ;
wire un3_remaining_number_of_samples_cry_2_S ;
wire un3_remaining_number_of_samples_cry_2_Y ;
wire un3_remaining_number_of_samples_cry_3_Z ;
wire un3_remaining_number_of_samples_cry_3_S ;
wire un3_remaining_number_of_samples_cry_3_Y ;
wire un3_remaining_number_of_samples_cry_4_Z ;
wire un3_remaining_number_of_samples_cry_4_S ;
wire un3_remaining_number_of_samples_cry_4_Y ;
wire un3_remaining_number_of_samples_cry_5_Z ;
wire un3_remaining_number_of_samples_cry_5_S ;
wire un3_remaining_number_of_samples_cry_5_Y ;
wire un3_remaining_number_of_samples_cry_6_Z ;
wire un3_remaining_number_of_samples_cry_6_S ;
wire un3_remaining_number_of_samples_cry_6_Y ;
wire un3_remaining_number_of_samples_cry_7_Z ;
wire un3_remaining_number_of_samples_cry_7_S ;
wire un3_remaining_number_of_samples_cry_7_Y ;
wire un3_remaining_number_of_samples_cry_8_Z ;
wire un3_remaining_number_of_samples_cry_8_S ;
wire un3_remaining_number_of_samples_cry_8_Y ;
wire un3_remaining_number_of_samples_cry_9_Z ;
wire un3_remaining_number_of_samples_cry_9_S ;
wire un3_remaining_number_of_samples_cry_9_Y ;
wire un3_remaining_number_of_samples_cry_10_Z ;
wire un3_remaining_number_of_samples_cry_10_S ;
wire un3_remaining_number_of_samples_cry_10_Y ;
wire un3_remaining_number_of_samples_cry_11_Z ;
wire un3_remaining_number_of_samples_cry_11_S ;
wire un3_remaining_number_of_samples_cry_11_Y ;
wire un3_remaining_number_of_samples_cry_12_Z ;
wire un3_remaining_number_of_samples_cry_12_S ;
wire un3_remaining_number_of_samples_cry_12_Y ;
wire un3_remaining_number_of_samples_cry_13_Z ;
wire un3_remaining_number_of_samples_cry_13_S ;
wire un3_remaining_number_of_samples_cry_13_Y ;
wire un3_remaining_number_of_samples_cry_14_Z ;
wire un3_remaining_number_of_samples_cry_14_S ;
wire un3_remaining_number_of_samples_cry_14_Y ;
wire un3_remaining_number_of_samples_s_16_FCO ;
wire un3_remaining_number_of_samples_s_16_S ;
wire un3_remaining_number_of_samples_s_16_Y ;
wire un3_remaining_number_of_samples_cry_15_Z ;
wire un3_remaining_number_of_samples_cry_15_S ;
wire un3_remaining_number_of_samples_cry_15_Y ;
wire un18_remaining_number_of_samples_cry_0_Z ;
wire un18_remaining_number_of_samples_cry_0_S ;
wire un18_remaining_number_of_samples_cry_0_Y ;
wire Trigger_Edge_Location_16_m2s2_0_Z ;
wire un1_trg_detect_vector_5_Z ;
wire un18_remaining_number_of_samples_cry_1 ;
wire un18_remaining_number_of_samples_cry_1_0_S ;
wire un18_remaining_number_of_samples_cry_1_0_Y ;
wire un18_remaining_number_of_samples_cry_2_Z ;
wire un18_remaining_number_of_samples_cry_2_S ;
wire un18_remaining_number_of_samples_cry_2_Y ;
wire un18_remaining_number_of_samples_cry_3_Z ;
wire un18_remaining_number_of_samples_cry_3_S ;
wire un18_remaining_number_of_samples_cry_3_Y ;
wire un18_remaining_number_of_samples_cry_4_Z ;
wire un18_remaining_number_of_samples_cry_4_S ;
wire un18_remaining_number_of_samples_cry_4_Y ;
wire un18_remaining_number_of_samples_cry_5_Z ;
wire un18_remaining_number_of_samples_cry_5_S ;
wire un18_remaining_number_of_samples_cry_5_Y ;
wire un18_remaining_number_of_samples_cry_6_Z ;
wire un18_remaining_number_of_samples_cry_6_S ;
wire un18_remaining_number_of_samples_cry_6_Y ;
wire un18_remaining_number_of_samples_cry_7_Z ;
wire un18_remaining_number_of_samples_cry_7_S ;
wire un18_remaining_number_of_samples_cry_7_Y ;
wire un18_remaining_number_of_samples_cry_8_Z ;
wire un18_remaining_number_of_samples_cry_8_S ;
wire un18_remaining_number_of_samples_cry_8_Y ;
wire un18_remaining_number_of_samples_cry_9_Z ;
wire un18_remaining_number_of_samples_cry_9_S ;
wire un18_remaining_number_of_samples_cry_9_Y ;
wire un18_remaining_number_of_samples_cry_10_Z ;
wire un18_remaining_number_of_samples_cry_10_S ;
wire un18_remaining_number_of_samples_cry_10_Y ;
wire un18_remaining_number_of_samples_cry_11_Z ;
wire un18_remaining_number_of_samples_cry_11_S ;
wire un18_remaining_number_of_samples_cry_11_Y ;
wire un18_remaining_number_of_samples_cry_12_Z ;
wire un18_remaining_number_of_samples_cry_12_S ;
wire un18_remaining_number_of_samples_cry_12_Y ;
wire un18_remaining_number_of_samples_cry_13_Z ;
wire un18_remaining_number_of_samples_cry_13_S ;
wire un18_remaining_number_of_samples_cry_13_Y ;
wire un18_remaining_number_of_samples_cry_14_Z ;
wire un18_remaining_number_of_samples_cry_14_S ;
wire un18_remaining_number_of_samples_cry_14_Y ;
wire un18_remaining_number_of_samples_cry_15_Z ;
wire un18_remaining_number_of_samples_cry_15_S ;
wire un18_remaining_number_of_samples_cry_15_Y ;
wire un18_remaining_number_of_samples_cry_16_Z ;
wire un18_remaining_number_of_samples_cry_16_S ;
wire un18_remaining_number_of_samples_cry_16_Y ;
wire un18_remaining_number_of_samples_cry_17_Z ;
wire un18_remaining_number_of_samples_cry_17_S ;
wire un18_remaining_number_of_samples_cry_17_Y ;
wire un18_remaining_number_of_samples_s_19_FCO ;
wire un18_remaining_number_of_samples_s_19_S ;
wire un18_remaining_number_of_samples_s_19_Y ;
wire un18_remaining_number_of_samples_cry_18_Z ;
wire un18_remaining_number_of_samples_cry_18_S ;
wire un18_remaining_number_of_samples_cry_18_Y ;
wire un33_trigger_edge_valid ;
wire un11_enable_acquisition ;
wire N_26_i_1 ;
wire un2_control_abort_4_i_0_o4_Z ;
wire un2_control_abort_4_i_0_o3_Z ;
wire N_28_i_1 ;
wire N_30_i_1 ;
wire N_32_i_1 ;
wire N_34_i_1 ;
wire N_36_i_1 ;
wire N_38_i_1 ;
wire N_40_i_1 ;
wire N_42_i_1 ;
wire N_44_i_1 ;
wire N_46_i_1 ;
wire N_48_i_1 ;
wire N_50_i_1 ;
wire N_52_i_1 ;
wire N_54_i_1 ;
wire N_130_i_1 ;
wire N_24_i_1 ;
wire Trigger_Edge_Location_16_ss0_Z ;
wire N_284_i ;
wire Event_End_In_Frame_3_0_0_a3_16_11_Z ;
wire Event_End_In_Frame_3_0_0_a3_16_10_Z ;
wire Event_End_In_Frame_3_0_0_a3_16_9_Z ;
wire Event_End_In_Frame_3_0_0_a3_16_8_Z ;
wire un1_trg_detect_vector_4_Z ;
wire un11_enable_acquisition_0_a2_1_o3 ;
wire N_206_16 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
// @107:102
  SLE \Last_TRG_Detect_Vector[7]  (
	.Q(Last_TRG_Detect_Vector_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Input_Data_Part_0_TRG_Detect_Vector[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:84
  SLE ALL_FIFO_Enable (
	.Q(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(ALL_FIFO_Enable_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE ALL_FIFO_Enable_0 (
	.Q(ALL_FIFO_Enable_0_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(ALL_FIFO_Enable_0_2_iv_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE Enable_Acquisition (
	.Q(Trigger_Main_0_Control_Busy_Out),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_134_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE Event_Start_In_Frame (
	.Q(Event_Start_In_Frame_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un36_trigger_edge_valid),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE Event_End_In_Frame (
	.Q(Event_End_In_Frame_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_End_In_Frame_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[4]  (
	.Q(Remaining_Number_Of_Samples_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_24_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[3]  (
	.Q(Remaining_Number_Of_Samples_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_130_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[2]  (
	.Q(Remaining_Number_Of_Samples_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_131_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[1]  (
	.Q(Remaining_Number_Of_Samples_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_132_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[0]  (
	.Q(Remaining_Number_Of_Samples_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_133_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[19]  (
	.Q(Remaining_Number_Of_Samples_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_54_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[18]  (
	.Q(Remaining_Number_Of_Samples_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_52_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[17]  (
	.Q(Remaining_Number_Of_Samples_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_50_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[16]  (
	.Q(Remaining_Number_Of_Samples_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_48_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[15]  (
	.Q(Remaining_Number_Of_Samples_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_46_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[14]  (
	.Q(Remaining_Number_Of_Samples_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_44_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[13]  (
	.Q(Remaining_Number_Of_Samples_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_42_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[12]  (
	.Q(Remaining_Number_Of_Samples_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_40_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[11]  (
	.Q(Remaining_Number_Of_Samples_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_38_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[10]  (
	.Q(Remaining_Number_Of_Samples_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_36_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[9]  (
	.Q(Remaining_Number_Of_Samples_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_34_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[8]  (
	.Q(Remaining_Number_Of_Samples_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_32_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[7]  (
	.Q(Remaining_Number_Of_Samples_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_30_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[6]  (
	.Q(Remaining_Number_Of_Samples_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_28_i_0),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:158
  SLE \Remaining_Number_Of_Samples[5]  (
	.Q(Remaining_Number_Of_Samples_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(N_26_i),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:84
  SLE \FIFO_Event_Data_1[1]  (
	.Q(Trigger_Main_0_FIFO_Event_Data[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_End_In_Frame_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:84
  SLE \FIFO_Event_Data_1[0]  (
	.Q(Trigger_Main_0_FIFO_Event_Data[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Start_In_Frame_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_0 (
	.FCO(un3_remaining_number_of_samples_cry_0_Z),
	.S(un3_remaining_number_of_samples_cry_0_S),
	.Y(un3_remaining_number_of_samples_cry_0_Y),
	.B(Remaining_Number_Of_Samples_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un3_remaining_number_of_samples_cry_0.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_1 (
	.FCO(un3_remaining_number_of_samples_cry_1_Z),
	.S(un3_remaining_number_of_samples_cry_1_S),
	.Y(un3_remaining_number_of_samples_cry_1_Y),
	.B(Remaining_Number_Of_Samples_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_0_Z)
);
defparam un3_remaining_number_of_samples_cry_1.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_2 (
	.FCO(un3_remaining_number_of_samples_cry_2_Z),
	.S(un3_remaining_number_of_samples_cry_2_S),
	.Y(un3_remaining_number_of_samples_cry_2_Y),
	.B(Remaining_Number_Of_Samples_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_1_Z)
);
defparam un3_remaining_number_of_samples_cry_2.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_3 (
	.FCO(un3_remaining_number_of_samples_cry_3_Z),
	.S(un3_remaining_number_of_samples_cry_3_S),
	.Y(un3_remaining_number_of_samples_cry_3_Y),
	.B(Remaining_Number_Of_Samples_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_2_Z)
);
defparam un3_remaining_number_of_samples_cry_3.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_4 (
	.FCO(un3_remaining_number_of_samples_cry_4_Z),
	.S(un3_remaining_number_of_samples_cry_4_S),
	.Y(un3_remaining_number_of_samples_cry_4_Y),
	.B(Remaining_Number_Of_Samples_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_3_Z)
);
defparam un3_remaining_number_of_samples_cry_4.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_5 (
	.FCO(un3_remaining_number_of_samples_cry_5_Z),
	.S(un3_remaining_number_of_samples_cry_5_S),
	.Y(un3_remaining_number_of_samples_cry_5_Y),
	.B(Remaining_Number_Of_Samples_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_4_Z)
);
defparam un3_remaining_number_of_samples_cry_5.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_6 (
	.FCO(un3_remaining_number_of_samples_cry_6_Z),
	.S(un3_remaining_number_of_samples_cry_6_S),
	.Y(un3_remaining_number_of_samples_cry_6_Y),
	.B(Remaining_Number_Of_Samples_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_5_Z)
);
defparam un3_remaining_number_of_samples_cry_6.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_7 (
	.FCO(un3_remaining_number_of_samples_cry_7_Z),
	.S(un3_remaining_number_of_samples_cry_7_S),
	.Y(un3_remaining_number_of_samples_cry_7_Y),
	.B(Remaining_Number_Of_Samples_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_6_Z)
);
defparam un3_remaining_number_of_samples_cry_7.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_8 (
	.FCO(un3_remaining_number_of_samples_cry_8_Z),
	.S(un3_remaining_number_of_samples_cry_8_S),
	.Y(un3_remaining_number_of_samples_cry_8_Y),
	.B(Remaining_Number_Of_Samples_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_7_Z)
);
defparam un3_remaining_number_of_samples_cry_8.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_9 (
	.FCO(un3_remaining_number_of_samples_cry_9_Z),
	.S(un3_remaining_number_of_samples_cry_9_S),
	.Y(un3_remaining_number_of_samples_cry_9_Y),
	.B(Remaining_Number_Of_Samples_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_8_Z)
);
defparam un3_remaining_number_of_samples_cry_9.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_10 (
	.FCO(un3_remaining_number_of_samples_cry_10_Z),
	.S(un3_remaining_number_of_samples_cry_10_S),
	.Y(un3_remaining_number_of_samples_cry_10_Y),
	.B(Remaining_Number_Of_Samples_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_9_Z)
);
defparam un3_remaining_number_of_samples_cry_10.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_11 (
	.FCO(un3_remaining_number_of_samples_cry_11_Z),
	.S(un3_remaining_number_of_samples_cry_11_S),
	.Y(un3_remaining_number_of_samples_cry_11_Y),
	.B(Remaining_Number_Of_Samples_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_10_Z)
);
defparam un3_remaining_number_of_samples_cry_11.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_12 (
	.FCO(un3_remaining_number_of_samples_cry_12_Z),
	.S(un3_remaining_number_of_samples_cry_12_S),
	.Y(un3_remaining_number_of_samples_cry_12_Y),
	.B(Remaining_Number_Of_Samples_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_11_Z)
);
defparam un3_remaining_number_of_samples_cry_12.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_13 (
	.FCO(un3_remaining_number_of_samples_cry_13_Z),
	.S(un3_remaining_number_of_samples_cry_13_S),
	.Y(un3_remaining_number_of_samples_cry_13_Y),
	.B(Remaining_Number_Of_Samples_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_12_Z)
);
defparam un3_remaining_number_of_samples_cry_13.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_14 (
	.FCO(un3_remaining_number_of_samples_cry_14_Z),
	.S(un3_remaining_number_of_samples_cry_14_S),
	.Y(un3_remaining_number_of_samples_cry_14_Y),
	.B(Remaining_Number_Of_Samples_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_13_Z)
);
defparam un3_remaining_number_of_samples_cry_14.INIT=20'h65500;
// @107:270
  ARI1 un3_remaining_number_of_samples_s_16 (
	.FCO(un3_remaining_number_of_samples_s_16_FCO),
	.S(un3_remaining_number_of_samples_s_16_S),
	.Y(un3_remaining_number_of_samples_s_16_Y),
	.B(Remaining_Number_Of_Samples_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_15_Z)
);
defparam un3_remaining_number_of_samples_s_16.INIT=20'h45500;
// @107:270
  ARI1 un3_remaining_number_of_samples_cry_15 (
	.FCO(un3_remaining_number_of_samples_cry_15_Z),
	.S(un3_remaining_number_of_samples_cry_15_S),
	.Y(un3_remaining_number_of_samples_cry_15_Y),
	.B(Remaining_Number_Of_Samples_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_remaining_number_of_samples_cry_14_Z)
);
defparam un3_remaining_number_of_samples_cry_15.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_0 (
	.FCO(un18_remaining_number_of_samples_cry_0_Z),
	.S(un18_remaining_number_of_samples_cry_0_S),
	.Y(un18_remaining_number_of_samples_cry_0_Y),
	.B(Trigger_Edge_Location_0_Z[0]),
	.C(Trigger_Edge_Location_16_m2s2_0_Z),
	.D(un1_trg_detect_vector_5_Z),
	.A(Trigger_Control_0_Control_Sample_Per_Event[0]),
	.FCI(GND)
);
defparam un18_remaining_number_of_samples_cry_0.INIT=20'h557A8;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_1_0 (
	.FCO(un18_remaining_number_of_samples_cry_1),
	.S(un18_remaining_number_of_samples_cry_1_0_S),
	.Y(un18_remaining_number_of_samples_cry_1_0_Y),
	.B(Input_Data_Part_0_TRG_Detect_Vector[0]),
	.C(Last_TRG_Detect_Vector_Z[7]),
	.D(Trigger_Control_0_Control_Sample_Per_Event[1]),
	.A(Trigger_Edge_Location_16_Z[1]),
	.FCI(un18_remaining_number_of_samples_cry_0_Z)
);
defparam un18_remaining_number_of_samples_cry_1_0.INIT=20'h52DF0;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_2 (
	.FCO(un18_remaining_number_of_samples_cry_2_Z),
	.S(un18_remaining_number_of_samples_cry_2_S),
	.Y(un18_remaining_number_of_samples_cry_2_Y),
	.B(Trigger_Edge_Location_i_o3_Z[2]),
	.C(GND),
	.D(GND),
	.A(Trigger_Control_0_Control_Sample_Per_Event[2]),
	.FCI(un18_remaining_number_of_samples_cry_1)
);
defparam un18_remaining_number_of_samples_cry_2.INIT=20'h5AA55;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_3 (
	.FCO(un18_remaining_number_of_samples_cry_3_Z),
	.S(un18_remaining_number_of_samples_cry_3_S),
	.Y(un18_remaining_number_of_samples_cry_3_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_2_Z)
);
defparam un18_remaining_number_of_samples_cry_3.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_4 (
	.FCO(un18_remaining_number_of_samples_cry_4_Z),
	.S(un18_remaining_number_of_samples_cry_4_S),
	.Y(un18_remaining_number_of_samples_cry_4_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_3_Z)
);
defparam un18_remaining_number_of_samples_cry_4.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_5 (
	.FCO(un18_remaining_number_of_samples_cry_5_Z),
	.S(un18_remaining_number_of_samples_cry_5_S),
	.Y(un18_remaining_number_of_samples_cry_5_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_4_Z)
);
defparam un18_remaining_number_of_samples_cry_5.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_6 (
	.FCO(un18_remaining_number_of_samples_cry_6_Z),
	.S(un18_remaining_number_of_samples_cry_6_S),
	.Y(un18_remaining_number_of_samples_cry_6_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_5_Z)
);
defparam un18_remaining_number_of_samples_cry_6.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_7 (
	.FCO(un18_remaining_number_of_samples_cry_7_Z),
	.S(un18_remaining_number_of_samples_cry_7_S),
	.Y(un18_remaining_number_of_samples_cry_7_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_6_Z)
);
defparam un18_remaining_number_of_samples_cry_7.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_8 (
	.FCO(un18_remaining_number_of_samples_cry_8_Z),
	.S(un18_remaining_number_of_samples_cry_8_S),
	.Y(un18_remaining_number_of_samples_cry_8_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_7_Z)
);
defparam un18_remaining_number_of_samples_cry_8.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_9 (
	.FCO(un18_remaining_number_of_samples_cry_9_Z),
	.S(un18_remaining_number_of_samples_cry_9_S),
	.Y(un18_remaining_number_of_samples_cry_9_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_8_Z)
);
defparam un18_remaining_number_of_samples_cry_9.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_10 (
	.FCO(un18_remaining_number_of_samples_cry_10_Z),
	.S(un18_remaining_number_of_samples_cry_10_S),
	.Y(un18_remaining_number_of_samples_cry_10_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_9_Z)
);
defparam un18_remaining_number_of_samples_cry_10.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_11 (
	.FCO(un18_remaining_number_of_samples_cry_11_Z),
	.S(un18_remaining_number_of_samples_cry_11_S),
	.Y(un18_remaining_number_of_samples_cry_11_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_10_Z)
);
defparam un18_remaining_number_of_samples_cry_11.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_12 (
	.FCO(un18_remaining_number_of_samples_cry_12_Z),
	.S(un18_remaining_number_of_samples_cry_12_S),
	.Y(un18_remaining_number_of_samples_cry_12_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_11_Z)
);
defparam un18_remaining_number_of_samples_cry_12.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_13 (
	.FCO(un18_remaining_number_of_samples_cry_13_Z),
	.S(un18_remaining_number_of_samples_cry_13_S),
	.Y(un18_remaining_number_of_samples_cry_13_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_12_Z)
);
defparam un18_remaining_number_of_samples_cry_13.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_14 (
	.FCO(un18_remaining_number_of_samples_cry_14_Z),
	.S(un18_remaining_number_of_samples_cry_14_S),
	.Y(un18_remaining_number_of_samples_cry_14_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_13_Z)
);
defparam un18_remaining_number_of_samples_cry_14.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_15 (
	.FCO(un18_remaining_number_of_samples_cry_15_Z),
	.S(un18_remaining_number_of_samples_cry_15_S),
	.Y(un18_remaining_number_of_samples_cry_15_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_14_Z)
);
defparam un18_remaining_number_of_samples_cry_15.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_16 (
	.FCO(un18_remaining_number_of_samples_cry_16_Z),
	.S(un18_remaining_number_of_samples_cry_16_S),
	.Y(un18_remaining_number_of_samples_cry_16_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_15_Z)
);
defparam un18_remaining_number_of_samples_cry_16.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_17 (
	.FCO(un18_remaining_number_of_samples_cry_17_Z),
	.S(un18_remaining_number_of_samples_cry_17_S),
	.Y(un18_remaining_number_of_samples_cry_17_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_16_Z)
);
defparam un18_remaining_number_of_samples_cry_17.INIT=20'h65500;
// @107:288
  ARI1 un18_remaining_number_of_samples_s_19 (
	.FCO(un18_remaining_number_of_samples_s_19_FCO),
	.S(un18_remaining_number_of_samples_s_19_S),
	.Y(un18_remaining_number_of_samples_s_19_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_18_Z)
);
defparam un18_remaining_number_of_samples_s_19.INIT=20'h45500;
// @107:288
  ARI1 un18_remaining_number_of_samples_cry_18 (
	.FCO(un18_remaining_number_of_samples_cry_18_Z),
	.S(un18_remaining_number_of_samples_cry_18_S),
	.Y(un18_remaining_number_of_samples_cry_18_Y),
	.B(Trigger_Control_0_Control_Sample_Per_Event[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un18_remaining_number_of_samples_cry_17_Z)
);
defparam un18_remaining_number_of_samples_cry_18.INIT=20'h65500;
// @107:285
  CFG3 \Event_Counter.un36_trigger_edge_valid_0_a2_1_a3  (
	.A(FIFO_Event_A_Full),
	.B(Trigger_Main_0_Control_Busy_Out),
	.C(un33_trigger_edge_valid),
	.Y(un36_trigger_edge_valid)
);
defparam \Event_Counter.un36_trigger_edge_valid_0_a2_1_a3 .INIT=8'h10;
// @107:158
  CFG4 Enable_Acquisition_RNO (
	.A(FIFO_Event_A_Full),
	.B(Trigger_Main_0_Control_Busy_Out),
	.C(un11_enable_acquisition),
	.D(un33_trigger_edge_valid),
	.Y(N_134_i)
);
defparam Enable_Acquisition_RNO.INIT=16'h1504;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[5]  (
	.A(N_26_i_1),
	.B(un2_control_abort_4_i_0_o4_Z),
	.C(un2_control_abort_4_i_0_o3_Z),
	.D(un18_remaining_number_of_samples_cry_5_S),
	.Y(N_26_i)
);
defparam \Remaining_Number_Of_Samples_RNO[5] .INIT=16'h0504;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[5]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[5]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_2_S),
	.Y(N_26_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[5] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[6]  (
	.A(N_28_i_1),
	.B(un2_control_abort_4_i_0_o4_Z),
	.C(un2_control_abort_4_i_0_o3_Z),
	.D(un18_remaining_number_of_samples_cry_6_S),
	.Y(N_28_i_0)
);
defparam \Remaining_Number_Of_Samples_RNO[6] .INIT=16'h0504;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[6]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[6]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_3_S),
	.Y(N_28_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[6] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[7]  (
	.A(N_30_i_1),
	.B(un2_control_abort_4_i_0_o4_Z),
	.C(un2_control_abort_4_i_0_o3_Z),
	.D(un18_remaining_number_of_samples_cry_7_S),
	.Y(N_30_i)
);
defparam \Remaining_Number_Of_Samples_RNO[7] .INIT=16'h0504;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[7]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[7]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_4_S),
	.Y(N_30_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[7] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[8]  (
	.A(N_32_i_1),
	.B(un2_control_abort_4_i_0_o4_Z),
	.C(un2_control_abort_4_i_0_o3_Z),
	.D(un18_remaining_number_of_samples_cry_8_S),
	.Y(N_32_i)
);
defparam \Remaining_Number_Of_Samples_RNO[8] .INIT=16'h0504;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[8]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[8]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_5_S),
	.Y(N_32_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[8] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[9]  (
	.A(N_34_i_1),
	.B(un2_control_abort_4_i_0_o4_Z),
	.C(un2_control_abort_4_i_0_o3_Z),
	.D(un18_remaining_number_of_samples_cry_9_S),
	.Y(N_34_i)
);
defparam \Remaining_Number_Of_Samples_RNO[9] .INIT=16'h0504;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[9]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[9]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_6_S),
	.Y(N_34_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[9] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[10]  (
	.A(N_36_i_1),
	.B(un2_control_abort_4_i_0_o4_Z),
	.C(un2_control_abort_4_i_0_o3_Z),
	.D(un18_remaining_number_of_samples_cry_10_S),
	.Y(N_36_i)
);
defparam \Remaining_Number_Of_Samples_RNO[10] .INIT=16'h0504;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[10]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[10]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_7_S),
	.Y(N_36_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[10] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[11]  (
	.A(N_38_i_1),
	.B(un2_control_abort_4_i_0_o4_Z),
	.C(un2_control_abort_4_i_0_o3_Z),
	.D(un18_remaining_number_of_samples_cry_11_S),
	.Y(N_38_i)
);
defparam \Remaining_Number_Of_Samples_RNO[11] .INIT=16'h0504;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[11]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[11]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_8_S),
	.Y(N_38_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[11] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[12]  (
	.A(N_40_i_1),
	.B(un2_control_abort_4_i_0_o4_Z),
	.C(un2_control_abort_4_i_0_o3_Z),
	.D(un18_remaining_number_of_samples_cry_12_S),
	.Y(N_40_i)
);
defparam \Remaining_Number_Of_Samples_RNO[12] .INIT=16'h0504;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[12]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[12]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_9_S),
	.Y(N_40_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[12] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[13]  (
	.A(N_42_i_1),
	.B(un2_control_abort_4_i_0_o4_Z),
	.C(un2_control_abort_4_i_0_o3_Z),
	.D(un18_remaining_number_of_samples_cry_13_S),
	.Y(N_42_i)
);
defparam \Remaining_Number_Of_Samples_RNO[13] .INIT=16'h0504;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[13]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[13]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_10_S),
	.Y(N_42_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[13] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[14]  (
	.A(N_44_i_1),
	.B(un2_control_abort_4_i_0_o4_Z),
	.C(un2_control_abort_4_i_0_o3_Z),
	.D(un18_remaining_number_of_samples_cry_14_S),
	.Y(N_44_i)
);
defparam \Remaining_Number_Of_Samples_RNO[14] .INIT=16'h0504;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[14]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[14]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_11_S),
	.Y(N_44_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[14] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[15]  (
	.A(N_46_i_1),
	.B(un2_control_abort_4_i_0_o4_Z),
	.C(un2_control_abort_4_i_0_o3_Z),
	.D(un18_remaining_number_of_samples_cry_15_S),
	.Y(N_46_i)
);
defparam \Remaining_Number_Of_Samples_RNO[15] .INIT=16'h0504;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[15]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[15]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_12_S),
	.Y(N_46_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[15] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[16]  (
	.A(N_48_i_1),
	.B(un2_control_abort_4_i_0_o4_Z),
	.C(un2_control_abort_4_i_0_o3_Z),
	.D(un18_remaining_number_of_samples_cry_16_S),
	.Y(N_48_i)
);
defparam \Remaining_Number_Of_Samples_RNO[16] .INIT=16'h0504;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[16]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[16]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_13_S),
	.Y(N_48_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[16] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[17]  (
	.A(N_50_i_1),
	.B(un2_control_abort_4_i_0_o4_Z),
	.C(un2_control_abort_4_i_0_o3_Z),
	.D(un18_remaining_number_of_samples_cry_17_S),
	.Y(N_50_i)
);
defparam \Remaining_Number_Of_Samples_RNO[17] .INIT=16'h0504;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[17]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[17]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_14_S),
	.Y(N_50_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[17] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[18]  (
	.A(N_52_i_1),
	.B(un2_control_abort_4_i_0_o4_Z),
	.C(un2_control_abort_4_i_0_o3_Z),
	.D(un18_remaining_number_of_samples_cry_18_S),
	.Y(N_52_i)
);
defparam \Remaining_Number_Of_Samples_RNO[18] .INIT=16'h0504;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[18]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[18]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_15_S),
	.Y(N_52_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[18] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[19]  (
	.A(N_54_i_1),
	.B(un2_control_abort_4_i_0_o4_Z),
	.C(un2_control_abort_4_i_0_o3_Z),
	.D(un18_remaining_number_of_samples_s_19_S),
	.Y(N_54_i)
);
defparam \Remaining_Number_Of_Samples_RNO[19] .INIT=16'h0504;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[19]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[19]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_s_16_S),
	.Y(N_54_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[19] .INIT=16'h01AB;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[3]  (
	.A(N_130_i_1),
	.B(un2_control_abort_4_i_0_o4_Z),
	.C(un2_control_abort_4_i_0_o3_Z),
	.D(un18_remaining_number_of_samples_cry_3_S),
	.Y(N_130_i)
);
defparam \Remaining_Number_Of_Samples_RNO[3] .INIT=16'h0A08;
// @107:158
  CFG3 \Remaining_Number_Of_Samples_RNO_0[3]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(un33_trigger_edge_valid),
	.C(Remaining_Number_Of_Samples_Z[3]),
	.Y(N_130_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[3] .INIT=8'h5E;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[4]  (
	.A(N_24_i_1),
	.B(un2_control_abort_4_i_0_o4_Z),
	.C(un2_control_abort_4_i_0_o3_Z),
	.D(un18_remaining_number_of_samples_cry_4_S),
	.Y(N_24_i)
);
defparam \Remaining_Number_Of_Samples_RNO[4] .INIT=16'h0504;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO_0[4]  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(Remaining_Number_Of_Samples_Z[4]),
	.C(un33_trigger_edge_valid),
	.D(un3_remaining_number_of_samples_cry_1_S),
	.Y(N_24_i_1)
);
defparam \Remaining_Number_Of_Samples_RNO_0[4] .INIT=16'h01AB;
// @115:347
  CFG4 \Trigger_Edge_Location_i_o3_RNIHC4R1[2]  (
	.A(Input_Data_Part_0_TRG_Detect_Vector[7]),
	.B(Input_Data_Part_0_TRG_Detect_Vector[6]),
	.C(Trigger_Edge_Location_i_0_o3_1_Z[3]),
	.D(Trigger_Edge_Location_i_o3_Z[2]),
	.Y(Trigger_Edge_Location_i_0)
);
defparam \Trigger_Edge_Location_i_o3_RNIHC4R1[2] .INIT=16'hFFF2;
// @115:347
  CFG4 \Trigger_Edge_Location_i_0_o3_1[3]  (
	.A(Input_Data_Part_0_TRG_Detect_Vector[6]),
	.B(Input_Data_Part_0_TRG_Detect_Vector[5]),
	.C(Input_Data_Part_0_TRG_Detect_Vector[3]),
	.D(Input_Data_Part_0_TRG_Detect_Vector[4]),
	.Y(Trigger_Edge_Location_i_0_o3_1_Z[3])
);
defparam \Trigger_Edge_Location_i_0_o3_1[3] .INIT=16'h2FEE;
// @107:118
  CFG3 Trigger_Edge_Location_16_ss0 (
	.A(Input_Data_Part_0_TRG_Detect_Vector[3]),
	.B(un1_trg_detect_vector_5_Z),
	.C(Input_Data_Part_0_TRG_Detect_Vector[4]),
	.Y(Trigger_Edge_Location_16_ss0_Z)
);
defparam Trigger_Edge_Location_16_ss0.INIT=8'hDC;
// @107:158
  CFG2 un2_control_abort_4_i_0_o4 (
	.A(un33_trigger_edge_valid),
	.B(Trigger_Main_0_Control_Busy_Out),
	.Y(un2_control_abort_4_i_0_o4_Z)
);
defparam un2_control_abort_4_i_0_o4.INIT=4'hD;
// @107:118
  CFG3 \Trigger_Edge_Location_i_m4[2]  (
	.A(Input_Data_Part_0_TRG_Detect_Vector[3]),
	.B(Input_Data_Part_0_TRG_Detect_Vector[2]),
	.C(Input_Data_Part_0_TRG_Detect_Vector[1]),
	.Y(Trigger_Edge_Location_i_m4_Z[2])
);
defparam \Trigger_Edge_Location_i_m4[2] .INIT=8'hD1;
// @107:118
  CFG3 \Trigger_Edge_Location_0[0]  (
	.A(Input_Data_Part_0_TRG_Detect_Vector[1]),
	.B(N_284_i),
	.C(Input_Data_Part_0_TRG_Detect_Vector[2]),
	.Y(Trigger_Edge_Location_0_Z[0])
);
defparam \Trigger_Edge_Location_0[0] .INIT=8'h8C;
// @107:174
  CFG4 Event_End_In_Frame_3_0_0_a3_16_11 (
	.A(Remaining_Number_Of_Samples_Z[7]),
	.B(Remaining_Number_Of_Samples_Z[6]),
	.C(Remaining_Number_Of_Samples_Z[5]),
	.D(Remaining_Number_Of_Samples_Z[4]),
	.Y(Event_End_In_Frame_3_0_0_a3_16_11_Z)
);
defparam Event_End_In_Frame_3_0_0_a3_16_11.INIT=16'h0001;
// @107:174
  CFG4 Event_End_In_Frame_3_0_0_a3_16_10 (
	.A(Remaining_Number_Of_Samples_Z[11]),
	.B(Remaining_Number_Of_Samples_Z[10]),
	.C(Remaining_Number_Of_Samples_Z[9]),
	.D(Remaining_Number_Of_Samples_Z[8]),
	.Y(Event_End_In_Frame_3_0_0_a3_16_10_Z)
);
defparam Event_End_In_Frame_3_0_0_a3_16_10.INIT=16'h0001;
// @107:174
  CFG4 Event_End_In_Frame_3_0_0_a3_16_9 (
	.A(Remaining_Number_Of_Samples_Z[15]),
	.B(Remaining_Number_Of_Samples_Z[14]),
	.C(Remaining_Number_Of_Samples_Z[13]),
	.D(Remaining_Number_Of_Samples_Z[12]),
	.Y(Event_End_In_Frame_3_0_0_a3_16_9_Z)
);
defparam Event_End_In_Frame_3_0_0_a3_16_9.INIT=16'h0001;
// @107:174
  CFG4 Event_End_In_Frame_3_0_0_a3_16_8 (
	.A(Remaining_Number_Of_Samples_Z[19]),
	.B(Remaining_Number_Of_Samples_Z[18]),
	.C(Remaining_Number_Of_Samples_Z[17]),
	.D(Remaining_Number_Of_Samples_Z[16]),
	.Y(Event_End_In_Frame_3_0_0_a3_16_8_Z)
);
defparam Event_End_In_Frame_3_0_0_a3_16_8.INIT=16'h0001;
// @107:118
  CFG4 un1_trg_detect_vector_4 (
	.A(Input_Data_Part_0_TRG_Detect_Vector[5]),
	.B(Input_Data_Part_0_TRG_Detect_Vector[4]),
	.C(Input_Data_Part_0_TRG_Detect_Vector[3]),
	.D(Input_Data_Part_0_TRG_Detect_Vector[2]),
	.Y(un1_trg_detect_vector_4_Z)
);
defparam un1_trg_detect_vector_4.INIT=16'h2202;
// @107:288
  CFG2 \Trigger_Edge_Location_0_RNO[0]  (
	.A(Input_Data_Part_0_TRG_Detect_Vector[0]),
	.B(Last_TRG_Detect_Vector_Z[7]),
	.Y(N_284_i)
);
defparam \Trigger_Edge_Location_0_RNO[0] .INIT=4'hD;
// @107:158
  CFG3 un2_control_abort_4_i_0_o3 (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(un11_enable_acquisition),
	.C(FIFO_Event_A_Full),
	.Y(un2_control_abort_4_i_0_o3_Z)
);
defparam un2_control_abort_4_i_0_o3.INIT=8'hF8;
// @107:118
  CFG4 \Trigger_Edge_Location_i_o3[2]  (
	.A(Input_Data_Part_0_TRG_Detect_Vector[1]),
	.B(Trigger_Edge_Location_i_m4_Z[2]),
	.C(Last_TRG_Detect_Vector_Z[7]),
	.D(Input_Data_Part_0_TRG_Detect_Vector[0]),
	.Y(Trigger_Edge_Location_i_o3_Z[2])
);
defparam \Trigger_Edge_Location_i_o3[2] .INIT=16'h3FBB;
// @107:118
  CFG4 Trigger_Edge_Location_16_m2s2_0 (
	.A(Input_Data_Part_0_TRG_Detect_Vector[6]),
	.B(Input_Data_Part_0_TRG_Detect_Vector[4]),
	.C(Input_Data_Part_0_TRG_Detect_Vector[3]),
	.D(Input_Data_Part_0_TRG_Detect_Vector[2]),
	.Y(Trigger_Edge_Location_16_m2s2_0_Z)
);
defparam Trigger_Edge_Location_16_m2s2_0.INIT=16'h51F1;
// @107:246
  CFG4 \Event_Counter.un11_enable_acquisition_0_a2_1_o3  (
	.A(Remaining_Number_Of_Samples_Z[0]),
	.B(Remaining_Number_Of_Samples_Z[3]),
	.C(Remaining_Number_Of_Samples_Z[2]),
	.D(Remaining_Number_Of_Samples_Z[1]),
	.Y(un11_enable_acquisition_0_a2_1_o3)
);
defparam \Event_Counter.un11_enable_acquisition_0_a2_1_o3 .INIT=16'h3337;
// @107:118
  CFG3 un1_trg_detect_vector_5 (
	.A(Input_Data_Part_0_TRG_Detect_Vector[0]),
	.B(Input_Data_Part_0_TRG_Detect_Vector[1]),
	.C(un1_trg_detect_vector_4_Z),
	.Y(un1_trg_detect_vector_5_Z)
);
defparam un1_trg_detect_vector_5.INIT=8'hF4;
// @107:158
  CFG3 \Event_Counter.ALL_FIFO_Enable_0_2_iv_i  (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(un33_trigger_edge_valid),
	.C(FIFO_Event_A_Full),
	.Y(ALL_FIFO_Enable_0_2_iv_i)
);
defparam \Event_Counter.ALL_FIFO_Enable_0_2_iv_i .INIT=8'hAE;
// @107:174
  CFG4 Event_End_In_Frame_3_0_0_a3_16 (
	.A(Event_End_In_Frame_3_0_0_a3_16_11_Z),
	.B(Event_End_In_Frame_3_0_0_a3_16_10_Z),
	.C(Event_End_In_Frame_3_0_0_a3_16_9_Z),
	.D(Event_End_In_Frame_3_0_0_a3_16_8_Z),
	.Y(N_206_16)
);
defparam Event_End_In_Frame_3_0_0_a3_16.INIT=16'h8000;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[2]  (
	.A(Remaining_Number_Of_Samples_Z[2]),
	.B(un2_control_abort_4_i_0_o3_Z),
	.C(un18_remaining_number_of_samples_cry_2_S),
	.D(un2_control_abort_4_i_0_o4_Z),
	.Y(N_131_i)
);
defparam \Remaining_Number_Of_Samples_RNO[2] .INIT=16'h2230;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[1]  (
	.A(Remaining_Number_Of_Samples_Z[1]),
	.B(un18_remaining_number_of_samples_cry_1_0_S),
	.C(un2_control_abort_4_i_0_o3_Z),
	.D(un2_control_abort_4_i_0_o4_Z),
	.Y(N_132_i)
);
defparam \Remaining_Number_Of_Samples_RNO[1] .INIT=16'h0A0C;
// @107:285
  CFG2 \Event_Counter.un33_trigger_edge_valid  (
	.A(Trigger_Edge_Location_i_0),
	.B(Trigger_Control_0_Control_Enable),
	.Y(un33_trigger_edge_valid)
);
defparam \Event_Counter.un33_trigger_edge_valid .INIT=4'h8;
// @107:246
  CFG2 \Event_Counter.un11_enable_acquisition_0_a2_1_a3  (
	.A(N_206_16),
	.B(un11_enable_acquisition_0_a2_1_o3),
	.Y(un11_enable_acquisition)
);
defparam \Event_Counter.un11_enable_acquisition_0_a2_1_a3 .INIT=4'h8;
// @107:174
  CFG4 Event_End_In_Frame_3_0_0 (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(N_206_16),
	.C(FIFO_Event_A_Full),
	.D(un11_enable_acquisition_0_a2_1_o3),
	.Y(Event_End_In_Frame_3)
);
defparam Event_End_In_Frame_3_0_0.INIT=16'hA8A0;
// @107:118
  CFG3 \Trigger_Edge_Location_16[1]  (
	.A(Input_Data_Part_0_TRG_Detect_Vector[1]),
	.B(Trigger_Edge_Location_16_ss0_Z),
	.C(Input_Data_Part_0_TRG_Detect_Vector[2]),
	.Y(Trigger_Edge_Location_16_Z[1])
);
defparam \Trigger_Edge_Location_16[1] .INIT=8'h73;
// @107:158
  CFG4 \Remaining_Number_Of_Samples_RNO[0]  (
	.A(Remaining_Number_Of_Samples_Z[0]),
	.B(un18_remaining_number_of_samples_cry_0_Y),
	.C(un2_control_abort_4_i_0_o3_Z),
	.D(un2_control_abort_4_i_0_o4_Z),
	.Y(N_133_i)
);
defparam \Remaining_Number_Of_Samples_RNO[0] .INIT=16'h0A0C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Trigger_Main */

module Trigger_Control (
  C_addr_frame,
  C_read_data_frame,
  Trigger_Control_0_Control_Sample_Per_Event,
  C_write_data_frame,
  Trigger_Top_Part_0_TRG_Threshold,
  Trigger_Edge_Location_i_0,
  state_reg_i_0,
  C_write_read,
  C_enable_cmd,
  Trigger_Control_0_Control_Enable,
  REG_Test_Generator_Enable_1z,
  Reset_N,
  Trigger_Main_0_Control_Busy_Out,
  Clock,
  dff_arst
)
;
input [7:0] C_addr_frame ;
output [15:0] C_read_data_frame ;
output [19:0] Trigger_Control_0_Control_Sample_Per_Event ;
input [15:0] C_write_data_frame ;
output [11:0] Trigger_Top_Part_0_TRG_Threshold ;
input Trigger_Edge_Location_i_0 ;
output state_reg_i_0 ;
input C_write_read ;
input C_enable_cmd ;
output Trigger_Control_0_Control_Enable ;
output REG_Test_Generator_Enable_1z ;
input Reset_N ;
input Trigger_Main_0_Control_Busy_Out ;
input Clock ;
input dff_arst ;
wire Trigger_Edge_Location_i_0 ;
wire state_reg_i_0 ;
wire C_write_read ;
wire C_enable_cmd ;
wire Trigger_Control_0_Control_Enable ;
wire REG_Test_Generator_Enable_1z ;
wire Reset_N ;
wire Trigger_Main_0_Control_Busy_Out ;
wire Clock ;
wire dff_arst ;
wire [5:0] state_reg_Z;
wire [31:0] Counter_Incoming_Events_Z;
wire [31:31] Counter_Incoming_Events_s_Z;
wire [30:0] Counter_Incoming_Events_s;
wire [31:0] Counter_Processed_Events_Z;
wire [31:0] Counter_Processed_Events_s;
wire [3:3] state_reg_ns_i_i_a2_Z;
wire [0:0] state_reg_ns;
wire [15:4] REG_Sample_Per_Event_M_Z;
wire [15:0] read_data_frame_13;
wire [15:0] REG_Set_Number_of_Events_M_Z;
wire [15:0] REG_Set_Number_of_Events_L_Z;
wire [31:0] finite_event_counter_Z;
wire [31:1] finite_event_counter_3;
wire [0:0] finite_event_counter_RNIAT692_Y;
wire [1:1] finite_event_counter_RNISV5J2_Y;
wire [2:2] finite_event_counter_RNIF35T2_Y;
wire [3:3] finite_event_counter_RNI38473_Y;
wire [4:4] finite_event_counter_RNIOD3H3_Y;
wire [5:5] finite_event_counter_RNIEK2R3_Y;
wire [6:6] finite_event_counter_RNI5S154_Y;
wire [7:7] finite_event_counter_RNIT41F4_Y;
wire [8:8] finite_event_counter_RNIME0P4_Y;
wire [9:9] finite_event_counter_RNIGPV25_Y;
wire [10:10] finite_event_counter_RNII20C5_Y;
wire [11:11] finite_event_counter_RNILC0L5_Y;
wire [12:12] finite_event_counter_RNIPN0U5_Y;
wire [13:13] finite_event_counter_RNIU3176_Y;
wire [14:14] finite_event_counter_RNI4H1G6_Y;
wire [15:15] finite_event_counter_RNIBV1P6_Y;
wire [16:16] finite_event_counter_RNIJE227_Y;
wire [17:17] finite_event_counter_RNISU2B7_Y;
wire [18:18] finite_event_counter_RNI6G3K7_Y;
wire [19:19] finite_event_counter_RNIH24T7_Y;
wire [20:20] finite_event_counter_RNIKD568_Y;
wire [21:21] finite_event_counter_RNIOP6F8_Y;
wire [22:22] finite_event_counter_RNIT68O8_Y;
wire [23:23] finite_event_counter_RNI3L919_Y;
wire [24:24] finite_event_counter_RNIA4BA9_Y;
wire [25:25] finite_event_counter_RNIIKCJ9_Y;
wire [26:26] finite_event_counter_RNIR5ES9_Y;
wire [27:27] finite_event_counter_RNI5OF5A_Y;
wire [28:28] finite_event_counter_RNIGBHEA_Y;
wire [29:29] finite_event_counter_RNISVINA_Y;
wire [31:31] finite_event_counter_RNI5RN9B_FCO;
wire [31:31] finite_event_counter_RNI5RN9B_Y;
wire [30:30] finite_event_counter_RNI0DL0B_Y;
wire [30:0] Counter_Processed_Events_cry;
wire [0:0] Counter_Processed_Events_RNIP7OT_Y;
wire [1:1] Counter_Processed_Events_RNID22E1_Y;
wire [2:2] Counter_Processed_Events_RNI2UBU1_Y;
wire [3:3] Counter_Processed_Events_RNIOQLE2_Y;
wire [4:4] Counter_Processed_Events_RNIFOVU2_Y;
wire [5:5] Counter_Processed_Events_RNI7N9F3_Y;
wire [6:6] Counter_Processed_Events_RNI0NJV3_Y;
wire [7:7] Counter_Processed_Events_RNIQNTF4_Y;
wire [8:8] Counter_Processed_Events_RNILP705_Y;
wire [9:9] Counter_Processed_Events_RNIHSHG5_Y;
wire [10:10] Counter_Processed_Events_RNILP6C6_Y;
wire [11:11] Counter_Processed_Events_RNIQNR77_Y;
wire [12:12] Counter_Processed_Events_RNI0NG38_Y;
wire [13:13] Counter_Processed_Events_RNI7N5V8_Y;
wire [14:14] Counter_Processed_Events_RNIFOQQ9_Y;
wire [15:15] Counter_Processed_Events_RNIOQFMA_Y;
wire [16:16] Counter_Processed_Events_RNI2U4IB_Y;
wire [17:17] Counter_Processed_Events_RNID2QDC_Y;
wire [18:18] Counter_Processed_Events_RNIP7F9D_Y;
wire [19:19] Counter_Processed_Events_RNI6E45E_Y;
wire [20:20] Counter_Processed_Events_RNIBDQ0F_Y;
wire [21:21] Counter_Processed_Events_RNIHDGSF_Y;
wire [22:22] Counter_Processed_Events_RNIOE6OG_Y;
wire [23:23] Counter_Processed_Events_RNI0HSJH_Y;
wire [24:24] Counter_Processed_Events_RNI9KIFI_Y;
wire [25:25] Counter_Processed_Events_RNIJO8BJ_Y;
wire [26:26] Counter_Processed_Events_RNIUTU6K_Y;
wire [27:27] Counter_Processed_Events_RNIA4L2L_Y;
wire [28:28] Counter_Processed_Events_RNINBBUL_Y;
wire [29:29] Counter_Processed_Events_RNI5K1QM_Y;
wire [31:31] Counter_Processed_Events_RNO_FCO;
wire [31:31] Counter_Processed_Events_RNO_Y;
wire [30:30] Counter_Processed_Events_RNIBLOLN_Y;
wire [0:0] Counter_Incoming_Events_cry_cy_S;
wire [0:0] Counter_Incoming_Events_cry_cy_Y;
wire [30:0] Counter_Incoming_Events_cry_Z;
wire [30:0] Counter_Incoming_Events_cry_Y;
wire [31:31] Counter_Incoming_Events_s_FCO;
wire [31:31] Counter_Incoming_Events_s_Y;
wire [32:1] un1_finite_event_counter_4;
wire [2:2] read_data_frame_13_0_iv_2_1_Z;
wire [10:2] read_data_frame_13_0_iv_2_Z;
wire [0:0] state_reg_ns_0_a2_0_0_Z;
wire [0:0] REG_Set_Number_of_Events_M_m;
wire [0:0] read_data_frame_13_iv_2_Z;
wire [15:1] read_data_frame_13_0_iv_1_Z;
wire [15:1] read_data_frame_13_0_iv_0_Z;
wire [0:0] read_data_frame_13_iv_6_Z;
wire [0:0] read_data_frame_13_iv_4_Z;
wire [0:0] read_data_frame_13_iv_3_Z;
wire [11:1] read_data_frame_13_0_iv_4_Z;
wire [0:0] read_data_frame_13_iv_8_Z;
wire [11:1] read_data_frame_13_0_iv_6_Z;
wire [15:1] read_data_frame_13_0_iv_3_Z;
wire [15:12] read_data_frame_13_0_iv_5_Z;
wire ACQ_Counters_Reset_Z ;
wire ACQ_Counters_Reset_i ;
wire VCC ;
wire Counter_Incoming_Eventse ;
wire GND ;
wire Counter_Processed_Eventse ;
wire Internal_Enable_Reset_Z ;
wire Internal_Enable_Reset_0_sqmuxa_Z ;
wire REQ_Counters_Reset_Z ;
wire N_38_i ;
wire N_185_i ;
wire N_26_i ;
wire REG_Threshold_1_sqmuxa ;
wire last_Control_Busy_Out_Z ;
wire last_Control_Trigger_Out_Z ;
wire REG_Test_Generator_Enable_1_sqmuxa ;
wire REG_Enable_4_Z ;
wire un1_internal_write_signal_0_Z ;
wire un1_ACQ_Counters_Reset_0_Z ;
wire REG_Sample_Per_Event_L_1_sqmuxa ;
wire REG_Sample_Per_Event_M_1_sqmuxa ;
wire REG_Set_Number_of_Events_M_1_sqmuxa ;
wire REG_Set_Number_of_Events_L_1_sqmuxa ;
wire finite_event_counter8 ;
wire un1_finite_event_counter ;
wire finite_event_counter_3_cry_0_cy ;
wire last_Control_Trigger_Out_RNIPR7V1_S ;
wire last_Control_Trigger_Out_RNIPR7V1_Y ;
wire finite_event_counter_3_cry_0 ;
wire finite_event_counter_3_cry_1 ;
wire finite_event_counter_3_cry_2 ;
wire finite_event_counter_3_cry_3 ;
wire finite_event_counter_3_cry_4 ;
wire finite_event_counter_3_cry_5 ;
wire finite_event_counter_3_cry_6 ;
wire finite_event_counter_3_cry_7 ;
wire finite_event_counter_3_cry_8 ;
wire finite_event_counter_3_cry_9 ;
wire finite_event_counter_3_cry_10 ;
wire finite_event_counter_3_cry_11 ;
wire finite_event_counter_3_cry_12 ;
wire finite_event_counter_3_cry_13 ;
wire finite_event_counter_3_cry_14 ;
wire finite_event_counter_3_cry_15 ;
wire finite_event_counter_3_cry_16 ;
wire finite_event_counter_3_cry_17 ;
wire finite_event_counter_3_cry_18 ;
wire finite_event_counter_3_cry_19 ;
wire finite_event_counter_3_cry_20 ;
wire finite_event_counter_3_cry_21 ;
wire finite_event_counter_3_cry_22 ;
wire finite_event_counter_3_cry_23 ;
wire finite_event_counter_3_cry_24 ;
wire finite_event_counter_3_cry_25 ;
wire finite_event_counter_3_cry_26 ;
wire finite_event_counter_3_cry_27 ;
wire finite_event_counter_3_cry_28 ;
wire finite_event_counter_3_cry_29 ;
wire finite_event_counter_3_cry_30 ;
wire Counter_Processed_Events_cry_cy ;
wire REQ_Counters_Reset_RNI6EED_S ;
wire REQ_Counters_Reset_RNI6EED_Y ;
wire Counter_Incoming_Events_cry_cy ;
wire un1_finite_event_counter_cry_0 ;
wire un1_finite_event_counter_cry_0_S ;
wire un1_finite_event_counter_cry_0_Y ;
wire un1_finite_event_counter_cry_1 ;
wire un1_finite_event_counter_cry_1_S ;
wire un1_finite_event_counter_cry_1_Y ;
wire un1_finite_event_counter_cry_2 ;
wire un1_finite_event_counter_cry_2_S ;
wire un1_finite_event_counter_cry_2_Y ;
wire un1_finite_event_counter_cry_3 ;
wire un1_finite_event_counter_cry_3_S ;
wire un1_finite_event_counter_cry_3_Y ;
wire un1_finite_event_counter_cry_4 ;
wire un1_finite_event_counter_cry_4_S ;
wire un1_finite_event_counter_cry_4_Y ;
wire un1_finite_event_counter_cry_5 ;
wire un1_finite_event_counter_cry_5_S ;
wire un1_finite_event_counter_cry_5_Y ;
wire un1_finite_event_counter_cry_6 ;
wire un1_finite_event_counter_cry_6_S ;
wire un1_finite_event_counter_cry_6_Y ;
wire un1_finite_event_counter_cry_7 ;
wire un1_finite_event_counter_cry_7_S ;
wire un1_finite_event_counter_cry_7_Y ;
wire un1_finite_event_counter_cry_8 ;
wire un1_finite_event_counter_cry_8_S ;
wire un1_finite_event_counter_cry_8_Y ;
wire un1_finite_event_counter_cry_9 ;
wire un1_finite_event_counter_cry_9_S ;
wire un1_finite_event_counter_cry_9_Y ;
wire un1_finite_event_counter_cry_10 ;
wire un1_finite_event_counter_cry_10_S ;
wire un1_finite_event_counter_cry_10_Y ;
wire un1_finite_event_counter_cry_11 ;
wire un1_finite_event_counter_cry_11_S ;
wire un1_finite_event_counter_cry_11_Y ;
wire un1_finite_event_counter_cry_12 ;
wire un1_finite_event_counter_cry_12_S ;
wire un1_finite_event_counter_cry_12_Y ;
wire un1_finite_event_counter_cry_13 ;
wire un1_finite_event_counter_cry_13_S ;
wire un1_finite_event_counter_cry_13_Y ;
wire un1_finite_event_counter_cry_14 ;
wire un1_finite_event_counter_cry_14_S ;
wire un1_finite_event_counter_cry_14_Y ;
wire un1_finite_event_counter_cry_15 ;
wire un1_finite_event_counter_cry_15_S ;
wire un1_finite_event_counter_cry_15_Y ;
wire un1_finite_event_counter_cry_16 ;
wire un1_finite_event_counter_cry_16_S ;
wire un1_finite_event_counter_cry_16_Y ;
wire un1_finite_event_counter_cry_17 ;
wire un1_finite_event_counter_cry_17_S ;
wire un1_finite_event_counter_cry_17_Y ;
wire un1_finite_event_counter_cry_18 ;
wire un1_finite_event_counter_cry_18_S ;
wire un1_finite_event_counter_cry_18_Y ;
wire un1_finite_event_counter_cry_19 ;
wire un1_finite_event_counter_cry_19_S ;
wire un1_finite_event_counter_cry_19_Y ;
wire un1_finite_event_counter_cry_20 ;
wire un1_finite_event_counter_cry_20_S ;
wire un1_finite_event_counter_cry_20_Y ;
wire un1_finite_event_counter_cry_21 ;
wire un1_finite_event_counter_cry_21_S ;
wire un1_finite_event_counter_cry_21_Y ;
wire un1_finite_event_counter_cry_22 ;
wire un1_finite_event_counter_cry_22_S ;
wire un1_finite_event_counter_cry_22_Y ;
wire un1_finite_event_counter_cry_23 ;
wire un1_finite_event_counter_cry_23_S ;
wire un1_finite_event_counter_cry_23_Y ;
wire un1_finite_event_counter_cry_24 ;
wire un1_finite_event_counter_cry_24_S ;
wire un1_finite_event_counter_cry_24_Y ;
wire un1_finite_event_counter_cry_25 ;
wire un1_finite_event_counter_cry_25_S ;
wire un1_finite_event_counter_cry_25_Y ;
wire un1_finite_event_counter_cry_26 ;
wire un1_finite_event_counter_cry_26_S ;
wire un1_finite_event_counter_cry_26_Y ;
wire un1_finite_event_counter_cry_27 ;
wire un1_finite_event_counter_cry_27_S ;
wire un1_finite_event_counter_cry_27_Y ;
wire un1_finite_event_counter_cry_28 ;
wire un1_finite_event_counter_cry_28_S ;
wire un1_finite_event_counter_cry_28_Y ;
wire un1_finite_event_counter_cry_29 ;
wire un1_finite_event_counter_cry_29_S ;
wire un1_finite_event_counter_cry_29_Y ;
wire un1_finite_event_counter_cry_30 ;
wire un1_finite_event_counter_cry_30_S ;
wire un1_finite_event_counter_cry_30_Y ;
wire un1_finite_event_counter_s_32_FCO ;
wire internal_enable_reset7 ;
wire un1_finite_event_counter_s_32_Y ;
wire un1_finite_event_counter_cry_31 ;
wire un1_finite_event_counter_cry_31_S ;
wire un1_finite_event_counter_cry_31_Y ;
wire un1_finite_event_counter_4_cry_0 ;
wire un1_finite_event_counter_4_cry_0_S ;
wire un1_finite_event_counter_4_cry_0_Y ;
wire un1_finite_event_counter_4_cry_1 ;
wire un1_finite_event_counter_4_cry_1_Y ;
wire un1_finite_event_counter_4_cry_2 ;
wire un1_finite_event_counter_4_cry_2_Y ;
wire un1_finite_event_counter_4_cry_3 ;
wire un1_finite_event_counter_4_cry_3_Y ;
wire un1_finite_event_counter_4_cry_4 ;
wire un1_finite_event_counter_4_cry_4_Y ;
wire un1_finite_event_counter_4_cry_5 ;
wire un1_finite_event_counter_4_cry_5_Y ;
wire un1_finite_event_counter_4_cry_6 ;
wire un1_finite_event_counter_4_cry_6_Y ;
wire un1_finite_event_counter_4_cry_7 ;
wire un1_finite_event_counter_4_cry_7_Y ;
wire un1_finite_event_counter_4_cry_8 ;
wire un1_finite_event_counter_4_cry_8_Y ;
wire un1_finite_event_counter_4_cry_9 ;
wire un1_finite_event_counter_4_cry_9_Y ;
wire un1_finite_event_counter_4_cry_10 ;
wire un1_finite_event_counter_4_cry_10_Y ;
wire un1_finite_event_counter_4_cry_11 ;
wire un1_finite_event_counter_4_cry_11_Y ;
wire un1_finite_event_counter_4_cry_12 ;
wire un1_finite_event_counter_4_cry_12_Y ;
wire un1_finite_event_counter_4_cry_13 ;
wire un1_finite_event_counter_4_cry_13_Y ;
wire un1_finite_event_counter_4_cry_14 ;
wire un1_finite_event_counter_4_cry_14_Y ;
wire un1_finite_event_counter_4_cry_15 ;
wire un1_finite_event_counter_4_cry_15_Y ;
wire un1_finite_event_counter_4_cry_16 ;
wire un1_finite_event_counter_4_cry_16_Y ;
wire un1_finite_event_counter_4_cry_17 ;
wire un1_finite_event_counter_4_cry_17_Y ;
wire un1_finite_event_counter_4_cry_18 ;
wire un1_finite_event_counter_4_cry_18_Y ;
wire un1_finite_event_counter_4_cry_19 ;
wire un1_finite_event_counter_4_cry_19_Y ;
wire un1_finite_event_counter_4_cry_20 ;
wire un1_finite_event_counter_4_cry_20_Y ;
wire un1_finite_event_counter_4_cry_21 ;
wire un1_finite_event_counter_4_cry_21_Y ;
wire un1_finite_event_counter_4_cry_22 ;
wire un1_finite_event_counter_4_cry_22_Y ;
wire un1_finite_event_counter_4_cry_23 ;
wire un1_finite_event_counter_4_cry_23_Y ;
wire un1_finite_event_counter_4_cry_24 ;
wire un1_finite_event_counter_4_cry_24_Y ;
wire un1_finite_event_counter_4_cry_25 ;
wire un1_finite_event_counter_4_cry_25_Y ;
wire un1_finite_event_counter_4_cry_26 ;
wire un1_finite_event_counter_4_cry_26_Y ;
wire un1_finite_event_counter_4_cry_27 ;
wire un1_finite_event_counter_4_cry_27_Y ;
wire un1_finite_event_counter_4_cry_28 ;
wire un1_finite_event_counter_4_cry_28_Y ;
wire un1_finite_event_counter_4_cry_29 ;
wire un1_finite_event_counter_4_cry_29_Y ;
wire un1_finite_event_counter_4_cry_30 ;
wire un1_finite_event_counter_4_cry_30_Y ;
wire un1_finite_event_counter_4_cry_31_Y ;
wire un21_read_signal_0_a2_Z ;
wire un23_read_signal_0_a2_Z ;
wire REG_Threshold_1_sqmuxa_0_a2_0_Z ;
wire un23_read_signal_0_a2_0_Z ;
wire un15_read_signal_0_a2_Z ;
wire un1_ACQ_Counters_Reset_0_a2_0_Z ;
wire un1_ACQ_Counters_Reset_0_a2_1_Z ;
wire un1_finite_event_counterlto31_i_a2_23 ;
wire un1_finite_event_counterlto31_i_a2_22 ;
wire un1_finite_event_counterlto31_i_a2_21 ;
wire un1_finite_event_counterlto31_i_a2_20 ;
wire un1_finite_event_counterlto31_i_a2_19 ;
wire un1_finite_event_counterlto31_i_a2_18 ;
wire un1_finite_event_counterlto31_i_a2_17 ;
wire un1_finite_event_counterlto31_i_a2_16 ;
wire un21_read_signal_0_a2_0_Z ;
wire un25_read_signal_0_a2_0_Z ;
wire un25_read_signal_0_a2_1_Z ;
wire un1_finite_event_counterlto31_i_a2_29 ;
wire un1_finite_event_counterlto31_i_a2_28 ;
wire REG_Test_Generator_Enable_m ;
wire un15_read_signal_0_a2_0_Z ;
wire un13_read_signal_0_a2_Z ;
wire un5_read_signal_0_a2_Z ;
wire un7_read_signal_0_a2_Z ;
wire un17_read_signal_0_a2_Z ;
wire un19_read_signal_0_a2_Z ;
wire un9_read_signal_0_a2_0_Z ;
wire REG_Enable_m ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \state_reg_RNIL2Q[5]  (
	.A(state_reg_Z[5]),
	.Y(state_reg_i_0)
);
defparam \state_reg_RNIL2Q[5] .INIT=2'h1;
  CFG1 REQ_Counters_Reset_RNO (
	.A(ACQ_Counters_Reset_Z),
	.Y(ACQ_Counters_Reset_i)
);
defparam REQ_Counters_Reset_RNO.INIT=2'h1;
// @115:347
  SLE \Counter_Incoming_Events[31]  (
	.Q(Counter_Incoming_Events_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s_Z[31]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[30]  (
	.Q(Counter_Incoming_Events_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[30]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[29]  (
	.Q(Counter_Incoming_Events_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[29]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[28]  (
	.Q(Counter_Incoming_Events_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[28]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[27]  (
	.Q(Counter_Incoming_Events_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[27]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[26]  (
	.Q(Counter_Incoming_Events_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[26]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[25]  (
	.Q(Counter_Incoming_Events_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[25]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[24]  (
	.Q(Counter_Incoming_Events_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[24]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[23]  (
	.Q(Counter_Incoming_Events_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[23]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[22]  (
	.Q(Counter_Incoming_Events_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[22]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[21]  (
	.Q(Counter_Incoming_Events_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[21]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[20]  (
	.Q(Counter_Incoming_Events_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[20]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[19]  (
	.Q(Counter_Incoming_Events_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[19]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[18]  (
	.Q(Counter_Incoming_Events_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[18]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[17]  (
	.Q(Counter_Incoming_Events_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[17]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[16]  (
	.Q(Counter_Incoming_Events_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[16]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[15]  (
	.Q(Counter_Incoming_Events_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[15]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[14]  (
	.Q(Counter_Incoming_Events_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[14]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[13]  (
	.Q(Counter_Incoming_Events_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[13]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[12]  (
	.Q(Counter_Incoming_Events_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[12]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[11]  (
	.Q(Counter_Incoming_Events_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[11]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[10]  (
	.Q(Counter_Incoming_Events_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[10]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[9]  (
	.Q(Counter_Incoming_Events_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[9]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[8]  (
	.Q(Counter_Incoming_Events_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[8]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[7]  (
	.Q(Counter_Incoming_Events_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[7]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[6]  (
	.Q(Counter_Incoming_Events_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[6]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[5]  (
	.Q(Counter_Incoming_Events_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[5]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[4]  (
	.Q(Counter_Incoming_Events_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[4]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[3]  (
	.Q(Counter_Incoming_Events_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[3]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[2]  (
	.Q(Counter_Incoming_Events_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[2]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[1]  (
	.Q(Counter_Incoming_Events_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[1]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Incoming_Events[0]  (
	.Q(Counter_Incoming_Events_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Incoming_Events_s[0]),
	.EN(Counter_Incoming_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[31]  (
	.Q(Counter_Processed_Events_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[31]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[30]  (
	.Q(Counter_Processed_Events_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[30]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[29]  (
	.Q(Counter_Processed_Events_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[29]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[28]  (
	.Q(Counter_Processed_Events_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[28]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[27]  (
	.Q(Counter_Processed_Events_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[27]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[26]  (
	.Q(Counter_Processed_Events_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[26]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[25]  (
	.Q(Counter_Processed_Events_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[25]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[24]  (
	.Q(Counter_Processed_Events_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[24]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[23]  (
	.Q(Counter_Processed_Events_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[23]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[22]  (
	.Q(Counter_Processed_Events_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[22]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[21]  (
	.Q(Counter_Processed_Events_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[21]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[20]  (
	.Q(Counter_Processed_Events_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[20]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[19]  (
	.Q(Counter_Processed_Events_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[19]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[18]  (
	.Q(Counter_Processed_Events_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[18]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[17]  (
	.Q(Counter_Processed_Events_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[17]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[16]  (
	.Q(Counter_Processed_Events_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[16]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[15]  (
	.Q(Counter_Processed_Events_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[15]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[14]  (
	.Q(Counter_Processed_Events_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[14]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[13]  (
	.Q(Counter_Processed_Events_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[13]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[12]  (
	.Q(Counter_Processed_Events_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[12]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[11]  (
	.Q(Counter_Processed_Events_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[11]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[10]  (
	.Q(Counter_Processed_Events_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[10]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[9]  (
	.Q(Counter_Processed_Events_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[9]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[8]  (
	.Q(Counter_Processed_Events_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[8]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[7]  (
	.Q(Counter_Processed_Events_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[7]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[6]  (
	.Q(Counter_Processed_Events_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[6]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[5]  (
	.Q(Counter_Processed_Events_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[5]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[4]  (
	.Q(Counter_Processed_Events_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[4]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[3]  (
	.Q(Counter_Processed_Events_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[3]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[2]  (
	.Q(Counter_Processed_Events_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[2]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[1]  (
	.Q(Counter_Processed_Events_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[1]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE \Counter_Processed_Events[0]  (
	.Q(Counter_Processed_Events_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Counter_Processed_Events_s[0]),
	.EN(Counter_Processed_Eventse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:391
  SLE Internal_Enable_Reset (
	.Q(Internal_Enable_Reset_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Internal_Enable_Reset_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE ACQ_Counters_Reset (
	.Q(ACQ_Counters_Reset_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(REQ_Counters_Reset_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:112
  SLE \state_reg[0]  (
	.Q(state_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_38_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:112
  SLE \state_reg[1]  (
	.Q(state_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_185_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:112
  SLE \state_reg[2]  (
	.Q(state_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns_i_i_a2_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:112
  SLE \state_reg[3]  (
	.Q(state_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:112
  SLE \state_reg[4]  (
	.Q(state_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_26_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:112
  SLE \state_reg[5]  (
	.Q(state_reg_Z[5]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Threshold[9]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[9]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Threshold[8]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[8]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[8]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Threshold[7]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[7]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Threshold[6]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[6]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Threshold[5]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[5]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[5]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Threshold[4]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[4]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Threshold[3]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[3]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Threshold[2]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[2]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Threshold[1]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[1]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Threshold[0]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[0]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[0]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE last_Control_Busy_Out (
	.Q(last_Control_Busy_Out_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(Trigger_Main_0_Control_Busy_Out),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:347
  SLE last_Control_Trigger_Out (
	.Q(last_Control_Trigger_Out_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Clock),
	.D(Trigger_Edge_Location_i_0),
	.EN(Reset_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE REG_Test_Generator_Enable (
	.Q(REG_Test_Generator_Enable_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[0]),
	.EN(REG_Test_Generator_Enable_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE REG_Enable (
	.Q(Trigger_Control_0_Control_Enable),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(REG_Enable_4_Z),
	.EN(un1_internal_write_signal_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE REQ_Counters_Reset (
	.Q(REQ_Counters_Reset_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(ACQ_Counters_Reset_i),
	.EN(un1_ACQ_Counters_Reset_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_L[12]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[12]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_L[11]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[11]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_L[10]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[10]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_L[9]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[9]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_L[8]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[8]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_L[7]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[7]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_L[6]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[6]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[6]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_L[5]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[5]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[5]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_L[4]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[4]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_L[3]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[3]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_L[2]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[2]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[2]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_L[1]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[1]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_L[0]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[0]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Threshold[11]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[11]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Threshold[10]  (
	.Q(Trigger_Top_Part_0_TRG_Threshold[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[10]),
	.EN(REG_Threshold_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_L[15]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[15]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_L[14]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[14]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_L[13]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[13]),
	.EN(REG_Sample_Per_Event_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_M[11]  (
	.Q(REG_Sample_Per_Event_M_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[11]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_M[10]  (
	.Q(REG_Sample_Per_Event_M_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[10]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_M[9]  (
	.Q(REG_Sample_Per_Event_M_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[9]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_M[8]  (
	.Q(REG_Sample_Per_Event_M_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[8]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_M[7]  (
	.Q(REG_Sample_Per_Event_M_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[7]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_M[6]  (
	.Q(REG_Sample_Per_Event_M_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[6]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_M[5]  (
	.Q(REG_Sample_Per_Event_M_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[5]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_M[4]  (
	.Q(REG_Sample_Per_Event_M_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[4]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_M[3]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[3]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_M[2]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[2]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_M[1]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[1]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_M[0]  (
	.Q(Trigger_Control_0_Control_Sample_Per_Event[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[0]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_M[15]  (
	.Q(REG_Sample_Per_Event_M_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[15]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_M[14]  (
	.Q(REG_Sample_Per_Event_M_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[14]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_M[13]  (
	.Q(REG_Sample_Per_Event_M_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[13]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Sample_Per_Event_M[12]  (
	.Q(REG_Sample_Per_Event_M_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[12]),
	.EN(REG_Sample_Per_Event_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:211
  SLE \read_data_frame[13]  (
	.Q(C_read_data_frame[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[13]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:211
  SLE \read_data_frame[12]  (
	.Q(C_read_data_frame[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[12]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:211
  SLE \read_data_frame[11]  (
	.Q(C_read_data_frame[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[11]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:211
  SLE \read_data_frame[10]  (
	.Q(C_read_data_frame[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[10]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:211
  SLE \read_data_frame[9]  (
	.Q(C_read_data_frame[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[9]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:211
  SLE \read_data_frame[8]  (
	.Q(C_read_data_frame[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[8]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:211
  SLE \read_data_frame[7]  (
	.Q(C_read_data_frame[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[7]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:211
  SLE \read_data_frame[6]  (
	.Q(C_read_data_frame[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[6]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:211
  SLE \read_data_frame[5]  (
	.Q(C_read_data_frame[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[5]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:211
  SLE \read_data_frame[4]  (
	.Q(C_read_data_frame[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[4]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:211
  SLE \read_data_frame[3]  (
	.Q(C_read_data_frame[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[3]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:211
  SLE \read_data_frame[2]  (
	.Q(C_read_data_frame[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[2]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:211
  SLE \read_data_frame[1]  (
	.Q(C_read_data_frame[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[1]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:211
  SLE \read_data_frame[0]  (
	.Q(C_read_data_frame[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[0]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:211
  SLE \read_data_frame[15]  (
	.Q(C_read_data_frame[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[15]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:211
  SLE \read_data_frame[14]  (
	.Q(C_read_data_frame[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(read_data_frame_13[14]),
	.EN(state_reg_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_M[11]  (
	.Q(REG_Set_Number_of_Events_M_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[11]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_M[10]  (
	.Q(REG_Set_Number_of_Events_M_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[10]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_M[9]  (
	.Q(REG_Set_Number_of_Events_M_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[9]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_M[8]  (
	.Q(REG_Set_Number_of_Events_M_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[8]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_M[7]  (
	.Q(REG_Set_Number_of_Events_M_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[7]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_M[6]  (
	.Q(REG_Set_Number_of_Events_M_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[6]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_M[5]  (
	.Q(REG_Set_Number_of_Events_M_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[5]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_M[4]  (
	.Q(REG_Set_Number_of_Events_M_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[4]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_M[3]  (
	.Q(REG_Set_Number_of_Events_M_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[3]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_M[2]  (
	.Q(REG_Set_Number_of_Events_M_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[2]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_M[1]  (
	.Q(REG_Set_Number_of_Events_M_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[1]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_M[0]  (
	.Q(REG_Set_Number_of_Events_M_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[0]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_L[10]  (
	.Q(REG_Set_Number_of_Events_L_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[10]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_L[9]  (
	.Q(REG_Set_Number_of_Events_L_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[9]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_L[8]  (
	.Q(REG_Set_Number_of_Events_L_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[8]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_L[7]  (
	.Q(REG_Set_Number_of_Events_L_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[7]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_L[6]  (
	.Q(REG_Set_Number_of_Events_L_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[6]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_L[5]  (
	.Q(REG_Set_Number_of_Events_L_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[5]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_L[4]  (
	.Q(REG_Set_Number_of_Events_L_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[4]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_L[3]  (
	.Q(REG_Set_Number_of_Events_L_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[3]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_L[2]  (
	.Q(REG_Set_Number_of_Events_L_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[2]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_L[1]  (
	.Q(REG_Set_Number_of_Events_L_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[1]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_L[0]  (
	.Q(REG_Set_Number_of_Events_L_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[0]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_M[15]  (
	.Q(REG_Set_Number_of_Events_M_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[15]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_M[14]  (
	.Q(REG_Set_Number_of_Events_M_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[14]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_M[13]  (
	.Q(REG_Set_Number_of_Events_M_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[13]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_M[12]  (
	.Q(REG_Set_Number_of_Events_M_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[12]),
	.EN(REG_Set_Number_of_Events_M_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:391
  SLE \finite_event_counter[9]  (
	.Q(finite_event_counter_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[8]  (
	.Q(finite_event_counter_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[7]  (
	.Q(finite_event_counter_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[6]  (
	.Q(finite_event_counter_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[5]  (
	.Q(finite_event_counter_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[4]  (
	.Q(finite_event_counter_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[3]  (
	.Q(finite_event_counter_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[2]  (
	.Q(finite_event_counter_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[1]  (
	.Q(finite_event_counter_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[0]  (
	.Q(finite_event_counter_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un1_finite_event_counter),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:273
  SLE \REG_Set_Number_of_Events_L[15]  (
	.Q(REG_Set_Number_of_Events_L_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[15]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_L[14]  (
	.Q(REG_Set_Number_of_Events_L_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[14]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_L[13]  (
	.Q(REG_Set_Number_of_Events_L_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[13]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_L[12]  (
	.Q(REG_Set_Number_of_Events_L_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[12]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:273
  SLE \REG_Set_Number_of_Events_L[11]  (
	.Q(REG_Set_Number_of_Events_L_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(C_write_data_frame[11]),
	.EN(REG_Set_Number_of_Events_L_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @115:391
  SLE \finite_event_counter[24]  (
	.Q(finite_event_counter_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[23]  (
	.Q(finite_event_counter_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[22]  (
	.Q(finite_event_counter_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[21]  (
	.Q(finite_event_counter_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[20]  (
	.Q(finite_event_counter_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[19]  (
	.Q(finite_event_counter_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[18]  (
	.Q(finite_event_counter_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[17]  (
	.Q(finite_event_counter_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[16]  (
	.Q(finite_event_counter_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[15]  (
	.Q(finite_event_counter_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[14]  (
	.Q(finite_event_counter_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[13]  (
	.Q(finite_event_counter_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[12]  (
	.Q(finite_event_counter_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[11]  (
	.Q(finite_event_counter_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[10]  (
	.Q(finite_event_counter_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[31]  (
	.Q(finite_event_counter_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[30]  (
	.Q(finite_event_counter_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[29]  (
	.Q(finite_event_counter_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[28]  (
	.Q(finite_event_counter_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[27]  (
	.Q(finite_event_counter_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[26]  (
	.Q(finite_event_counter_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @115:391
  SLE \finite_event_counter[25]  (
	.Q(finite_event_counter_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(finite_event_counter_3[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(finite_event_counter8)
);
// @65:137
  ARI1 last_Control_Trigger_Out_RNIPR7V1 (
	.FCO(finite_event_counter_3_cry_0_cy),
	.S(last_Control_Trigger_Out_RNIPR7V1_S),
	.Y(last_Control_Trigger_Out_RNIPR7V1_Y),
	.B(last_Control_Trigger_Out_Z),
	.C(Trigger_Edge_Location_i_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam last_Control_Trigger_Out_RNIPR7V1.INIT=20'h44400;
// @65:137
  ARI1 \finite_event_counter_RNIAT692[0]  (
	.FCO(finite_event_counter_3_cry_0),
	.S(un1_finite_event_counter),
	.Y(finite_event_counter_RNIAT692_Y[0]),
	.B(finite_event_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_0_cy)
);
defparam \finite_event_counter_RNIAT692[0] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNISV5J2[1]  (
	.FCO(finite_event_counter_3_cry_1),
	.S(finite_event_counter_3[1]),
	.Y(finite_event_counter_RNISV5J2_Y[1]),
	.B(finite_event_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_0)
);
defparam \finite_event_counter_RNISV5J2[1] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNIF35T2[2]  (
	.FCO(finite_event_counter_3_cry_2),
	.S(finite_event_counter_3[2]),
	.Y(finite_event_counter_RNIF35T2_Y[2]),
	.B(finite_event_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_1)
);
defparam \finite_event_counter_RNIF35T2[2] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNI38473[3]  (
	.FCO(finite_event_counter_3_cry_3),
	.S(finite_event_counter_3[3]),
	.Y(finite_event_counter_RNI38473_Y[3]),
	.B(finite_event_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_2)
);
defparam \finite_event_counter_RNI38473[3] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNIOD3H3[4]  (
	.FCO(finite_event_counter_3_cry_4),
	.S(finite_event_counter_3[4]),
	.Y(finite_event_counter_RNIOD3H3_Y[4]),
	.B(finite_event_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_3)
);
defparam \finite_event_counter_RNIOD3H3[4] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNIEK2R3[5]  (
	.FCO(finite_event_counter_3_cry_5),
	.S(finite_event_counter_3[5]),
	.Y(finite_event_counter_RNIEK2R3_Y[5]),
	.B(finite_event_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_4)
);
defparam \finite_event_counter_RNIEK2R3[5] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNI5S154[6]  (
	.FCO(finite_event_counter_3_cry_6),
	.S(finite_event_counter_3[6]),
	.Y(finite_event_counter_RNI5S154_Y[6]),
	.B(finite_event_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_5)
);
defparam \finite_event_counter_RNI5S154[6] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNIT41F4[7]  (
	.FCO(finite_event_counter_3_cry_7),
	.S(finite_event_counter_3[7]),
	.Y(finite_event_counter_RNIT41F4_Y[7]),
	.B(finite_event_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_6)
);
defparam \finite_event_counter_RNIT41F4[7] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNIME0P4[8]  (
	.FCO(finite_event_counter_3_cry_8),
	.S(finite_event_counter_3[8]),
	.Y(finite_event_counter_RNIME0P4_Y[8]),
	.B(finite_event_counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_7)
);
defparam \finite_event_counter_RNIME0P4[8] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNIGPV25[9]  (
	.FCO(finite_event_counter_3_cry_9),
	.S(finite_event_counter_3[9]),
	.Y(finite_event_counter_RNIGPV25_Y[9]),
	.B(finite_event_counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_8)
);
defparam \finite_event_counter_RNIGPV25[9] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNII20C5[10]  (
	.FCO(finite_event_counter_3_cry_10),
	.S(finite_event_counter_3[10]),
	.Y(finite_event_counter_RNII20C5_Y[10]),
	.B(finite_event_counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_9)
);
defparam \finite_event_counter_RNII20C5[10] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNILC0L5[11]  (
	.FCO(finite_event_counter_3_cry_11),
	.S(finite_event_counter_3[11]),
	.Y(finite_event_counter_RNILC0L5_Y[11]),
	.B(finite_event_counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_10)
);
defparam \finite_event_counter_RNILC0L5[11] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNIPN0U5[12]  (
	.FCO(finite_event_counter_3_cry_12),
	.S(finite_event_counter_3[12]),
	.Y(finite_event_counter_RNIPN0U5_Y[12]),
	.B(finite_event_counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_11)
);
defparam \finite_event_counter_RNIPN0U5[12] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNIU3176[13]  (
	.FCO(finite_event_counter_3_cry_13),
	.S(finite_event_counter_3[13]),
	.Y(finite_event_counter_RNIU3176_Y[13]),
	.B(finite_event_counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_12)
);
defparam \finite_event_counter_RNIU3176[13] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNI4H1G6[14]  (
	.FCO(finite_event_counter_3_cry_14),
	.S(finite_event_counter_3[14]),
	.Y(finite_event_counter_RNI4H1G6_Y[14]),
	.B(finite_event_counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_13)
);
defparam \finite_event_counter_RNI4H1G6[14] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNIBV1P6[15]  (
	.FCO(finite_event_counter_3_cry_15),
	.S(finite_event_counter_3[15]),
	.Y(finite_event_counter_RNIBV1P6_Y[15]),
	.B(finite_event_counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_14)
);
defparam \finite_event_counter_RNIBV1P6[15] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNIJE227[16]  (
	.FCO(finite_event_counter_3_cry_16),
	.S(finite_event_counter_3[16]),
	.Y(finite_event_counter_RNIJE227_Y[16]),
	.B(finite_event_counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_15)
);
defparam \finite_event_counter_RNIJE227[16] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNISU2B7[17]  (
	.FCO(finite_event_counter_3_cry_17),
	.S(finite_event_counter_3[17]),
	.Y(finite_event_counter_RNISU2B7_Y[17]),
	.B(finite_event_counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_16)
);
defparam \finite_event_counter_RNISU2B7[17] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNI6G3K7[18]  (
	.FCO(finite_event_counter_3_cry_18),
	.S(finite_event_counter_3[18]),
	.Y(finite_event_counter_RNI6G3K7_Y[18]),
	.B(finite_event_counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_17)
);
defparam \finite_event_counter_RNI6G3K7[18] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNIH24T7[19]  (
	.FCO(finite_event_counter_3_cry_19),
	.S(finite_event_counter_3[19]),
	.Y(finite_event_counter_RNIH24T7_Y[19]),
	.B(finite_event_counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_18)
);
defparam \finite_event_counter_RNIH24T7[19] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNIKD568[20]  (
	.FCO(finite_event_counter_3_cry_20),
	.S(finite_event_counter_3[20]),
	.Y(finite_event_counter_RNIKD568_Y[20]),
	.B(finite_event_counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_19)
);
defparam \finite_event_counter_RNIKD568[20] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNIOP6F8[21]  (
	.FCO(finite_event_counter_3_cry_21),
	.S(finite_event_counter_3[21]),
	.Y(finite_event_counter_RNIOP6F8_Y[21]),
	.B(finite_event_counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_20)
);
defparam \finite_event_counter_RNIOP6F8[21] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNIT68O8[22]  (
	.FCO(finite_event_counter_3_cry_22),
	.S(finite_event_counter_3[22]),
	.Y(finite_event_counter_RNIT68O8_Y[22]),
	.B(finite_event_counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_21)
);
defparam \finite_event_counter_RNIT68O8[22] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNI3L919[23]  (
	.FCO(finite_event_counter_3_cry_23),
	.S(finite_event_counter_3[23]),
	.Y(finite_event_counter_RNI3L919_Y[23]),
	.B(finite_event_counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_22)
);
defparam \finite_event_counter_RNI3L919[23] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNIA4BA9[24]  (
	.FCO(finite_event_counter_3_cry_24),
	.S(finite_event_counter_3[24]),
	.Y(finite_event_counter_RNIA4BA9_Y[24]),
	.B(finite_event_counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_23)
);
defparam \finite_event_counter_RNIA4BA9[24] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNIIKCJ9[25]  (
	.FCO(finite_event_counter_3_cry_25),
	.S(finite_event_counter_3[25]),
	.Y(finite_event_counter_RNIIKCJ9_Y[25]),
	.B(finite_event_counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_24)
);
defparam \finite_event_counter_RNIIKCJ9[25] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNIR5ES9[26]  (
	.FCO(finite_event_counter_3_cry_26),
	.S(finite_event_counter_3[26]),
	.Y(finite_event_counter_RNIR5ES9_Y[26]),
	.B(finite_event_counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_25)
);
defparam \finite_event_counter_RNIR5ES9[26] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNI5OF5A[27]  (
	.FCO(finite_event_counter_3_cry_27),
	.S(finite_event_counter_3[27]),
	.Y(finite_event_counter_RNI5OF5A_Y[27]),
	.B(finite_event_counter_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_26)
);
defparam \finite_event_counter_RNI5OF5A[27] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNIGBHEA[28]  (
	.FCO(finite_event_counter_3_cry_28),
	.S(finite_event_counter_3[28]),
	.Y(finite_event_counter_RNIGBHEA_Y[28]),
	.B(finite_event_counter_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_27)
);
defparam \finite_event_counter_RNIGBHEA[28] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNISVINA[29]  (
	.FCO(finite_event_counter_3_cry_29),
	.S(finite_event_counter_3[29]),
	.Y(finite_event_counter_RNISVINA_Y[29]),
	.B(finite_event_counter_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_28)
);
defparam \finite_event_counter_RNISVINA[29] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNI5RN9B[31]  (
	.FCO(finite_event_counter_RNI5RN9B_FCO[31]),
	.S(finite_event_counter_3[31]),
	.Y(finite_event_counter_RNI5RN9B_Y[31]),
	.B(finite_event_counter_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_30)
);
defparam \finite_event_counter_RNI5RN9B[31] .INIT=20'h4AA00;
// @65:137
  ARI1 \finite_event_counter_RNI0DL0B[30]  (
	.FCO(finite_event_counter_3_cry_30),
	.S(finite_event_counter_3[30]),
	.Y(finite_event_counter_RNI0DL0B_Y[30]),
	.B(finite_event_counter_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(finite_event_counter_3_cry_29)
);
defparam \finite_event_counter_RNI0DL0B[30] .INIT=20'h4AA00;
// @115:347
  ARI1 REQ_Counters_Reset_RNI6EED (
	.FCO(Counter_Processed_Events_cry_cy),
	.S(REQ_Counters_Reset_RNI6EED_S),
	.Y(REQ_Counters_Reset_RNI6EED_Y),
	.B(REQ_Counters_Reset_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam REQ_Counters_Reset_RNI6EED.INIT=20'h45500;
// @115:347
  ARI1 \Counter_Processed_Events_RNIP7OT[0]  (
	.FCO(Counter_Processed_Events_cry[0]),
	.S(Counter_Processed_Events_s[0]),
	.Y(Counter_Processed_Events_RNIP7OT_Y[0]),
	.B(Counter_Processed_Events_Z[0]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry_cy)
);
defparam \Counter_Processed_Events_RNIP7OT[0] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNID22E1[1]  (
	.FCO(Counter_Processed_Events_cry[1]),
	.S(Counter_Processed_Events_s[1]),
	.Y(Counter_Processed_Events_RNID22E1_Y[1]),
	.B(Counter_Processed_Events_Z[1]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[0])
);
defparam \Counter_Processed_Events_RNID22E1[1] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNI2UBU1[2]  (
	.FCO(Counter_Processed_Events_cry[2]),
	.S(Counter_Processed_Events_s[2]),
	.Y(Counter_Processed_Events_RNI2UBU1_Y[2]),
	.B(Counter_Processed_Events_Z[2]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[1])
);
defparam \Counter_Processed_Events_RNI2UBU1[2] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNIOQLE2[3]  (
	.FCO(Counter_Processed_Events_cry[3]),
	.S(Counter_Processed_Events_s[3]),
	.Y(Counter_Processed_Events_RNIOQLE2_Y[3]),
	.B(Counter_Processed_Events_Z[3]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[2])
);
defparam \Counter_Processed_Events_RNIOQLE2[3] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNIFOVU2[4]  (
	.FCO(Counter_Processed_Events_cry[4]),
	.S(Counter_Processed_Events_s[4]),
	.Y(Counter_Processed_Events_RNIFOVU2_Y[4]),
	.B(Counter_Processed_Events_Z[4]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[3])
);
defparam \Counter_Processed_Events_RNIFOVU2[4] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNI7N9F3[5]  (
	.FCO(Counter_Processed_Events_cry[5]),
	.S(Counter_Processed_Events_s[5]),
	.Y(Counter_Processed_Events_RNI7N9F3_Y[5]),
	.B(Counter_Processed_Events_Z[5]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[4])
);
defparam \Counter_Processed_Events_RNI7N9F3[5] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNI0NJV3[6]  (
	.FCO(Counter_Processed_Events_cry[6]),
	.S(Counter_Processed_Events_s[6]),
	.Y(Counter_Processed_Events_RNI0NJV3_Y[6]),
	.B(Counter_Processed_Events_Z[6]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[5])
);
defparam \Counter_Processed_Events_RNI0NJV3[6] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNIQNTF4[7]  (
	.FCO(Counter_Processed_Events_cry[7]),
	.S(Counter_Processed_Events_s[7]),
	.Y(Counter_Processed_Events_RNIQNTF4_Y[7]),
	.B(Counter_Processed_Events_Z[7]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[6])
);
defparam \Counter_Processed_Events_RNIQNTF4[7] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNILP705[8]  (
	.FCO(Counter_Processed_Events_cry[8]),
	.S(Counter_Processed_Events_s[8]),
	.Y(Counter_Processed_Events_RNILP705_Y[8]),
	.B(Counter_Processed_Events_Z[8]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[7])
);
defparam \Counter_Processed_Events_RNILP705[8] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNIHSHG5[9]  (
	.FCO(Counter_Processed_Events_cry[9]),
	.S(Counter_Processed_Events_s[9]),
	.Y(Counter_Processed_Events_RNIHSHG5_Y[9]),
	.B(Counter_Processed_Events_Z[9]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[8])
);
defparam \Counter_Processed_Events_RNIHSHG5[9] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNILP6C6[10]  (
	.FCO(Counter_Processed_Events_cry[10]),
	.S(Counter_Processed_Events_s[10]),
	.Y(Counter_Processed_Events_RNILP6C6_Y[10]),
	.B(Counter_Processed_Events_Z[10]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[9])
);
defparam \Counter_Processed_Events_RNILP6C6[10] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNIQNR77[11]  (
	.FCO(Counter_Processed_Events_cry[11]),
	.S(Counter_Processed_Events_s[11]),
	.Y(Counter_Processed_Events_RNIQNR77_Y[11]),
	.B(Counter_Processed_Events_Z[11]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[10])
);
defparam \Counter_Processed_Events_RNIQNR77[11] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNI0NG38[12]  (
	.FCO(Counter_Processed_Events_cry[12]),
	.S(Counter_Processed_Events_s[12]),
	.Y(Counter_Processed_Events_RNI0NG38_Y[12]),
	.B(Counter_Processed_Events_Z[12]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[11])
);
defparam \Counter_Processed_Events_RNI0NG38[12] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNI7N5V8[13]  (
	.FCO(Counter_Processed_Events_cry[13]),
	.S(Counter_Processed_Events_s[13]),
	.Y(Counter_Processed_Events_RNI7N5V8_Y[13]),
	.B(Counter_Processed_Events_Z[13]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[12])
);
defparam \Counter_Processed_Events_RNI7N5V8[13] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNIFOQQ9[14]  (
	.FCO(Counter_Processed_Events_cry[14]),
	.S(Counter_Processed_Events_s[14]),
	.Y(Counter_Processed_Events_RNIFOQQ9_Y[14]),
	.B(Counter_Processed_Events_Z[14]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[13])
);
defparam \Counter_Processed_Events_RNIFOQQ9[14] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNIOQFMA[15]  (
	.FCO(Counter_Processed_Events_cry[15]),
	.S(Counter_Processed_Events_s[15]),
	.Y(Counter_Processed_Events_RNIOQFMA_Y[15]),
	.B(Counter_Processed_Events_Z[15]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[14])
);
defparam \Counter_Processed_Events_RNIOQFMA[15] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNI2U4IB[16]  (
	.FCO(Counter_Processed_Events_cry[16]),
	.S(Counter_Processed_Events_s[16]),
	.Y(Counter_Processed_Events_RNI2U4IB_Y[16]),
	.B(Counter_Processed_Events_Z[16]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[15])
);
defparam \Counter_Processed_Events_RNI2U4IB[16] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNID2QDC[17]  (
	.FCO(Counter_Processed_Events_cry[17]),
	.S(Counter_Processed_Events_s[17]),
	.Y(Counter_Processed_Events_RNID2QDC_Y[17]),
	.B(Counter_Processed_Events_Z[17]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[16])
);
defparam \Counter_Processed_Events_RNID2QDC[17] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNIP7F9D[18]  (
	.FCO(Counter_Processed_Events_cry[18]),
	.S(Counter_Processed_Events_s[18]),
	.Y(Counter_Processed_Events_RNIP7F9D_Y[18]),
	.B(Counter_Processed_Events_Z[18]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[17])
);
defparam \Counter_Processed_Events_RNIP7F9D[18] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNI6E45E[19]  (
	.FCO(Counter_Processed_Events_cry[19]),
	.S(Counter_Processed_Events_s[19]),
	.Y(Counter_Processed_Events_RNI6E45E_Y[19]),
	.B(Counter_Processed_Events_Z[19]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[18])
);
defparam \Counter_Processed_Events_RNI6E45E[19] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNIBDQ0F[20]  (
	.FCO(Counter_Processed_Events_cry[20]),
	.S(Counter_Processed_Events_s[20]),
	.Y(Counter_Processed_Events_RNIBDQ0F_Y[20]),
	.B(Counter_Processed_Events_Z[20]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[19])
);
defparam \Counter_Processed_Events_RNIBDQ0F[20] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNIHDGSF[21]  (
	.FCO(Counter_Processed_Events_cry[21]),
	.S(Counter_Processed_Events_s[21]),
	.Y(Counter_Processed_Events_RNIHDGSF_Y[21]),
	.B(Counter_Processed_Events_Z[21]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[20])
);
defparam \Counter_Processed_Events_RNIHDGSF[21] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNIOE6OG[22]  (
	.FCO(Counter_Processed_Events_cry[22]),
	.S(Counter_Processed_Events_s[22]),
	.Y(Counter_Processed_Events_RNIOE6OG_Y[22]),
	.B(Counter_Processed_Events_Z[22]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[21])
);
defparam \Counter_Processed_Events_RNIOE6OG[22] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNI0HSJH[23]  (
	.FCO(Counter_Processed_Events_cry[23]),
	.S(Counter_Processed_Events_s[23]),
	.Y(Counter_Processed_Events_RNI0HSJH_Y[23]),
	.B(Counter_Processed_Events_Z[23]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[22])
);
defparam \Counter_Processed_Events_RNI0HSJH[23] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNI9KIFI[24]  (
	.FCO(Counter_Processed_Events_cry[24]),
	.S(Counter_Processed_Events_s[24]),
	.Y(Counter_Processed_Events_RNI9KIFI_Y[24]),
	.B(Counter_Processed_Events_Z[24]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[23])
);
defparam \Counter_Processed_Events_RNI9KIFI[24] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNIJO8BJ[25]  (
	.FCO(Counter_Processed_Events_cry[25]),
	.S(Counter_Processed_Events_s[25]),
	.Y(Counter_Processed_Events_RNIJO8BJ_Y[25]),
	.B(Counter_Processed_Events_Z[25]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[24])
);
defparam \Counter_Processed_Events_RNIJO8BJ[25] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNIUTU6K[26]  (
	.FCO(Counter_Processed_Events_cry[26]),
	.S(Counter_Processed_Events_s[26]),
	.Y(Counter_Processed_Events_RNIUTU6K_Y[26]),
	.B(Counter_Processed_Events_Z[26]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[25])
);
defparam \Counter_Processed_Events_RNIUTU6K[26] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNIA4L2L[27]  (
	.FCO(Counter_Processed_Events_cry[27]),
	.S(Counter_Processed_Events_s[27]),
	.Y(Counter_Processed_Events_RNIA4L2L_Y[27]),
	.B(Counter_Processed_Events_Z[27]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[26])
);
defparam \Counter_Processed_Events_RNIA4L2L[27] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNINBBUL[28]  (
	.FCO(Counter_Processed_Events_cry[28]),
	.S(Counter_Processed_Events_s[28]),
	.Y(Counter_Processed_Events_RNINBBUL_Y[28]),
	.B(Counter_Processed_Events_Z[28]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[27])
);
defparam \Counter_Processed_Events_RNINBBUL[28] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNI5K1QM[29]  (
	.FCO(Counter_Processed_Events_cry[29]),
	.S(Counter_Processed_Events_s[29]),
	.Y(Counter_Processed_Events_RNI5K1QM_Y[29]),
	.B(Counter_Processed_Events_Z[29]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[28])
);
defparam \Counter_Processed_Events_RNI5K1QM[29] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNO[31]  (
	.FCO(Counter_Processed_Events_RNO_FCO[31]),
	.S(Counter_Processed_Events_s[31]),
	.Y(Counter_Processed_Events_RNO_Y[31]),
	.B(Counter_Processed_Events_Z[31]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[30])
);
defparam \Counter_Processed_Events_RNO[31] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Processed_Events_RNIBLOLN[30]  (
	.FCO(Counter_Processed_Events_cry[30]),
	.S(Counter_Processed_Events_s[30]),
	.Y(Counter_Processed_Events_RNIBLOLN_Y[30]),
	.B(Counter_Processed_Events_Z[30]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Processed_Events_cry[29])
);
defparam \Counter_Processed_Events_RNIBLOLN[30] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry_cy[0]  (
	.FCO(Counter_Incoming_Events_cry_cy),
	.S(Counter_Incoming_Events_cry_cy_S[0]),
	.Y(Counter_Incoming_Events_cry_cy_Y[0]),
	.B(REQ_Counters_Reset_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \Counter_Incoming_Events_cry_cy[0] .INIT=20'h45500;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[0]  (
	.FCO(Counter_Incoming_Events_cry_Z[0]),
	.S(Counter_Incoming_Events_s[0]),
	.Y(Counter_Incoming_Events_cry_Y[0]),
	.B(Counter_Incoming_Events_Z[0]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_cy)
);
defparam \Counter_Incoming_Events_cry[0] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[1]  (
	.FCO(Counter_Incoming_Events_cry_Z[1]),
	.S(Counter_Incoming_Events_s[1]),
	.Y(Counter_Incoming_Events_cry_Y[1]),
	.B(Counter_Incoming_Events_Z[1]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[0])
);
defparam \Counter_Incoming_Events_cry[1] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[2]  (
	.FCO(Counter_Incoming_Events_cry_Z[2]),
	.S(Counter_Incoming_Events_s[2]),
	.Y(Counter_Incoming_Events_cry_Y[2]),
	.B(Counter_Incoming_Events_Z[2]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[1])
);
defparam \Counter_Incoming_Events_cry[2] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[3]  (
	.FCO(Counter_Incoming_Events_cry_Z[3]),
	.S(Counter_Incoming_Events_s[3]),
	.Y(Counter_Incoming_Events_cry_Y[3]),
	.B(Counter_Incoming_Events_Z[3]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[2])
);
defparam \Counter_Incoming_Events_cry[3] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[4]  (
	.FCO(Counter_Incoming_Events_cry_Z[4]),
	.S(Counter_Incoming_Events_s[4]),
	.Y(Counter_Incoming_Events_cry_Y[4]),
	.B(Counter_Incoming_Events_Z[4]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[3])
);
defparam \Counter_Incoming_Events_cry[4] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[5]  (
	.FCO(Counter_Incoming_Events_cry_Z[5]),
	.S(Counter_Incoming_Events_s[5]),
	.Y(Counter_Incoming_Events_cry_Y[5]),
	.B(Counter_Incoming_Events_Z[5]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[4])
);
defparam \Counter_Incoming_Events_cry[5] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[6]  (
	.FCO(Counter_Incoming_Events_cry_Z[6]),
	.S(Counter_Incoming_Events_s[6]),
	.Y(Counter_Incoming_Events_cry_Y[6]),
	.B(Counter_Incoming_Events_Z[6]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[5])
);
defparam \Counter_Incoming_Events_cry[6] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[7]  (
	.FCO(Counter_Incoming_Events_cry_Z[7]),
	.S(Counter_Incoming_Events_s[7]),
	.Y(Counter_Incoming_Events_cry_Y[7]),
	.B(Counter_Incoming_Events_Z[7]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[6])
);
defparam \Counter_Incoming_Events_cry[7] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[8]  (
	.FCO(Counter_Incoming_Events_cry_Z[8]),
	.S(Counter_Incoming_Events_s[8]),
	.Y(Counter_Incoming_Events_cry_Y[8]),
	.B(Counter_Incoming_Events_Z[8]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[7])
);
defparam \Counter_Incoming_Events_cry[8] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[9]  (
	.FCO(Counter_Incoming_Events_cry_Z[9]),
	.S(Counter_Incoming_Events_s[9]),
	.Y(Counter_Incoming_Events_cry_Y[9]),
	.B(Counter_Incoming_Events_Z[9]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[8])
);
defparam \Counter_Incoming_Events_cry[9] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[10]  (
	.FCO(Counter_Incoming_Events_cry_Z[10]),
	.S(Counter_Incoming_Events_s[10]),
	.Y(Counter_Incoming_Events_cry_Y[10]),
	.B(Counter_Incoming_Events_Z[10]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[9])
);
defparam \Counter_Incoming_Events_cry[10] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[11]  (
	.FCO(Counter_Incoming_Events_cry_Z[11]),
	.S(Counter_Incoming_Events_s[11]),
	.Y(Counter_Incoming_Events_cry_Y[11]),
	.B(Counter_Incoming_Events_Z[11]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[10])
);
defparam \Counter_Incoming_Events_cry[11] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[12]  (
	.FCO(Counter_Incoming_Events_cry_Z[12]),
	.S(Counter_Incoming_Events_s[12]),
	.Y(Counter_Incoming_Events_cry_Y[12]),
	.B(Counter_Incoming_Events_Z[12]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[11])
);
defparam \Counter_Incoming_Events_cry[12] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[13]  (
	.FCO(Counter_Incoming_Events_cry_Z[13]),
	.S(Counter_Incoming_Events_s[13]),
	.Y(Counter_Incoming_Events_cry_Y[13]),
	.B(Counter_Incoming_Events_Z[13]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[12])
);
defparam \Counter_Incoming_Events_cry[13] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[14]  (
	.FCO(Counter_Incoming_Events_cry_Z[14]),
	.S(Counter_Incoming_Events_s[14]),
	.Y(Counter_Incoming_Events_cry_Y[14]),
	.B(Counter_Incoming_Events_Z[14]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[13])
);
defparam \Counter_Incoming_Events_cry[14] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[15]  (
	.FCO(Counter_Incoming_Events_cry_Z[15]),
	.S(Counter_Incoming_Events_s[15]),
	.Y(Counter_Incoming_Events_cry_Y[15]),
	.B(Counter_Incoming_Events_Z[15]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[14])
);
defparam \Counter_Incoming_Events_cry[15] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[16]  (
	.FCO(Counter_Incoming_Events_cry_Z[16]),
	.S(Counter_Incoming_Events_s[16]),
	.Y(Counter_Incoming_Events_cry_Y[16]),
	.B(Counter_Incoming_Events_Z[16]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[15])
);
defparam \Counter_Incoming_Events_cry[16] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[17]  (
	.FCO(Counter_Incoming_Events_cry_Z[17]),
	.S(Counter_Incoming_Events_s[17]),
	.Y(Counter_Incoming_Events_cry_Y[17]),
	.B(Counter_Incoming_Events_Z[17]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[16])
);
defparam \Counter_Incoming_Events_cry[17] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[18]  (
	.FCO(Counter_Incoming_Events_cry_Z[18]),
	.S(Counter_Incoming_Events_s[18]),
	.Y(Counter_Incoming_Events_cry_Y[18]),
	.B(Counter_Incoming_Events_Z[18]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[17])
);
defparam \Counter_Incoming_Events_cry[18] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[19]  (
	.FCO(Counter_Incoming_Events_cry_Z[19]),
	.S(Counter_Incoming_Events_s[19]),
	.Y(Counter_Incoming_Events_cry_Y[19]),
	.B(Counter_Incoming_Events_Z[19]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[18])
);
defparam \Counter_Incoming_Events_cry[19] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[20]  (
	.FCO(Counter_Incoming_Events_cry_Z[20]),
	.S(Counter_Incoming_Events_s[20]),
	.Y(Counter_Incoming_Events_cry_Y[20]),
	.B(Counter_Incoming_Events_Z[20]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[19])
);
defparam \Counter_Incoming_Events_cry[20] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[21]  (
	.FCO(Counter_Incoming_Events_cry_Z[21]),
	.S(Counter_Incoming_Events_s[21]),
	.Y(Counter_Incoming_Events_cry_Y[21]),
	.B(Counter_Incoming_Events_Z[21]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[20])
);
defparam \Counter_Incoming_Events_cry[21] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[22]  (
	.FCO(Counter_Incoming_Events_cry_Z[22]),
	.S(Counter_Incoming_Events_s[22]),
	.Y(Counter_Incoming_Events_cry_Y[22]),
	.B(Counter_Incoming_Events_Z[22]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[21])
);
defparam \Counter_Incoming_Events_cry[22] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[23]  (
	.FCO(Counter_Incoming_Events_cry_Z[23]),
	.S(Counter_Incoming_Events_s[23]),
	.Y(Counter_Incoming_Events_cry_Y[23]),
	.B(Counter_Incoming_Events_Z[23]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[22])
);
defparam \Counter_Incoming_Events_cry[23] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[24]  (
	.FCO(Counter_Incoming_Events_cry_Z[24]),
	.S(Counter_Incoming_Events_s[24]),
	.Y(Counter_Incoming_Events_cry_Y[24]),
	.B(Counter_Incoming_Events_Z[24]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[23])
);
defparam \Counter_Incoming_Events_cry[24] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[25]  (
	.FCO(Counter_Incoming_Events_cry_Z[25]),
	.S(Counter_Incoming_Events_s[25]),
	.Y(Counter_Incoming_Events_cry_Y[25]),
	.B(Counter_Incoming_Events_Z[25]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[24])
);
defparam \Counter_Incoming_Events_cry[25] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[26]  (
	.FCO(Counter_Incoming_Events_cry_Z[26]),
	.S(Counter_Incoming_Events_s[26]),
	.Y(Counter_Incoming_Events_cry_Y[26]),
	.B(Counter_Incoming_Events_Z[26]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[25])
);
defparam \Counter_Incoming_Events_cry[26] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[27]  (
	.FCO(Counter_Incoming_Events_cry_Z[27]),
	.S(Counter_Incoming_Events_s[27]),
	.Y(Counter_Incoming_Events_cry_Y[27]),
	.B(Counter_Incoming_Events_Z[27]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[26])
);
defparam \Counter_Incoming_Events_cry[27] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[28]  (
	.FCO(Counter_Incoming_Events_cry_Z[28]),
	.S(Counter_Incoming_Events_s[28]),
	.Y(Counter_Incoming_Events_cry_Y[28]),
	.B(Counter_Incoming_Events_Z[28]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[27])
);
defparam \Counter_Incoming_Events_cry[28] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[29]  (
	.FCO(Counter_Incoming_Events_cry_Z[29]),
	.S(Counter_Incoming_Events_s[29]),
	.Y(Counter_Incoming_Events_cry_Y[29]),
	.B(Counter_Incoming_Events_Z[29]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[28])
);
defparam \Counter_Incoming_Events_cry[29] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_s[31]  (
	.FCO(Counter_Incoming_Events_s_FCO[31]),
	.S(Counter_Incoming_Events_s_Z[31]),
	.Y(Counter_Incoming_Events_s_Y[31]),
	.B(Counter_Incoming_Events_Z[31]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[30])
);
defparam \Counter_Incoming_Events_s[31] .INIT=20'h42200;
// @115:347
  ARI1 \Counter_Incoming_Events_cry[30]  (
	.FCO(Counter_Incoming_Events_cry_Z[30]),
	.S(Counter_Incoming_Events_s[30]),
	.Y(Counter_Incoming_Events_cry_Y[30]),
	.B(Counter_Incoming_Events_Z[30]),
	.C(REQ_Counters_Reset_Z),
	.D(GND),
	.A(VCC),
	.FCI(Counter_Incoming_Events_cry_Z[29])
);
defparam \Counter_Incoming_Events_cry[30] .INIT=20'h42200;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_0  (
	.FCO(un1_finite_event_counter_cry_0),
	.S(un1_finite_event_counter_cry_0_S),
	.Y(un1_finite_event_counter_cry_0_Y),
	.B(REG_Set_Number_of_Events_L_Z[0]),
	.C(GND),
	.D(GND),
	.A(un1_finite_event_counter),
	.FCI(GND)
);
defparam \Finite_Events.un1_finite_event_counter_cry_0 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_1  (
	.FCO(un1_finite_event_counter_cry_1),
	.S(un1_finite_event_counter_cry_1_S),
	.Y(un1_finite_event_counter_cry_1_Y),
	.B(un1_finite_event_counter_4[1]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[1]),
	.FCI(un1_finite_event_counter_cry_0)
);
defparam \Finite_Events.un1_finite_event_counter_cry_1 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_2  (
	.FCO(un1_finite_event_counter_cry_2),
	.S(un1_finite_event_counter_cry_2_S),
	.Y(un1_finite_event_counter_cry_2_Y),
	.B(un1_finite_event_counter_4[2]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[2]),
	.FCI(un1_finite_event_counter_cry_1)
);
defparam \Finite_Events.un1_finite_event_counter_cry_2 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_3  (
	.FCO(un1_finite_event_counter_cry_3),
	.S(un1_finite_event_counter_cry_3_S),
	.Y(un1_finite_event_counter_cry_3_Y),
	.B(un1_finite_event_counter_4[3]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[3]),
	.FCI(un1_finite_event_counter_cry_2)
);
defparam \Finite_Events.un1_finite_event_counter_cry_3 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_4  (
	.FCO(un1_finite_event_counter_cry_4),
	.S(un1_finite_event_counter_cry_4_S),
	.Y(un1_finite_event_counter_cry_4_Y),
	.B(un1_finite_event_counter_4[4]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[4]),
	.FCI(un1_finite_event_counter_cry_3)
);
defparam \Finite_Events.un1_finite_event_counter_cry_4 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_5  (
	.FCO(un1_finite_event_counter_cry_5),
	.S(un1_finite_event_counter_cry_5_S),
	.Y(un1_finite_event_counter_cry_5_Y),
	.B(un1_finite_event_counter_4[5]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[5]),
	.FCI(un1_finite_event_counter_cry_4)
);
defparam \Finite_Events.un1_finite_event_counter_cry_5 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_6  (
	.FCO(un1_finite_event_counter_cry_6),
	.S(un1_finite_event_counter_cry_6_S),
	.Y(un1_finite_event_counter_cry_6_Y),
	.B(un1_finite_event_counter_4[6]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[6]),
	.FCI(un1_finite_event_counter_cry_5)
);
defparam \Finite_Events.un1_finite_event_counter_cry_6 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_7  (
	.FCO(un1_finite_event_counter_cry_7),
	.S(un1_finite_event_counter_cry_7_S),
	.Y(un1_finite_event_counter_cry_7_Y),
	.B(un1_finite_event_counter_4[7]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[7]),
	.FCI(un1_finite_event_counter_cry_6)
);
defparam \Finite_Events.un1_finite_event_counter_cry_7 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_8  (
	.FCO(un1_finite_event_counter_cry_8),
	.S(un1_finite_event_counter_cry_8_S),
	.Y(un1_finite_event_counter_cry_8_Y),
	.B(un1_finite_event_counter_4[8]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[8]),
	.FCI(un1_finite_event_counter_cry_7)
);
defparam \Finite_Events.un1_finite_event_counter_cry_8 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_9  (
	.FCO(un1_finite_event_counter_cry_9),
	.S(un1_finite_event_counter_cry_9_S),
	.Y(un1_finite_event_counter_cry_9_Y),
	.B(un1_finite_event_counter_4[9]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[9]),
	.FCI(un1_finite_event_counter_cry_8)
);
defparam \Finite_Events.un1_finite_event_counter_cry_9 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_10  (
	.FCO(un1_finite_event_counter_cry_10),
	.S(un1_finite_event_counter_cry_10_S),
	.Y(un1_finite_event_counter_cry_10_Y),
	.B(un1_finite_event_counter_4[10]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[10]),
	.FCI(un1_finite_event_counter_cry_9)
);
defparam \Finite_Events.un1_finite_event_counter_cry_10 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_11  (
	.FCO(un1_finite_event_counter_cry_11),
	.S(un1_finite_event_counter_cry_11_S),
	.Y(un1_finite_event_counter_cry_11_Y),
	.B(un1_finite_event_counter_4[11]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[11]),
	.FCI(un1_finite_event_counter_cry_10)
);
defparam \Finite_Events.un1_finite_event_counter_cry_11 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_12  (
	.FCO(un1_finite_event_counter_cry_12),
	.S(un1_finite_event_counter_cry_12_S),
	.Y(un1_finite_event_counter_cry_12_Y),
	.B(un1_finite_event_counter_4[12]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[12]),
	.FCI(un1_finite_event_counter_cry_11)
);
defparam \Finite_Events.un1_finite_event_counter_cry_12 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_13  (
	.FCO(un1_finite_event_counter_cry_13),
	.S(un1_finite_event_counter_cry_13_S),
	.Y(un1_finite_event_counter_cry_13_Y),
	.B(un1_finite_event_counter_4[13]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[13]),
	.FCI(un1_finite_event_counter_cry_12)
);
defparam \Finite_Events.un1_finite_event_counter_cry_13 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_14  (
	.FCO(un1_finite_event_counter_cry_14),
	.S(un1_finite_event_counter_cry_14_S),
	.Y(un1_finite_event_counter_cry_14_Y),
	.B(un1_finite_event_counter_4[14]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[14]),
	.FCI(un1_finite_event_counter_cry_13)
);
defparam \Finite_Events.un1_finite_event_counter_cry_14 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_15  (
	.FCO(un1_finite_event_counter_cry_15),
	.S(un1_finite_event_counter_cry_15_S),
	.Y(un1_finite_event_counter_cry_15_Y),
	.B(un1_finite_event_counter_4[15]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[15]),
	.FCI(un1_finite_event_counter_cry_14)
);
defparam \Finite_Events.un1_finite_event_counter_cry_15 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_16  (
	.FCO(un1_finite_event_counter_cry_16),
	.S(un1_finite_event_counter_cry_16_S),
	.Y(un1_finite_event_counter_cry_16_Y),
	.B(un1_finite_event_counter_4[16]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[16]),
	.FCI(un1_finite_event_counter_cry_15)
);
defparam \Finite_Events.un1_finite_event_counter_cry_16 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_17  (
	.FCO(un1_finite_event_counter_cry_17),
	.S(un1_finite_event_counter_cry_17_S),
	.Y(un1_finite_event_counter_cry_17_Y),
	.B(un1_finite_event_counter_4[17]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[17]),
	.FCI(un1_finite_event_counter_cry_16)
);
defparam \Finite_Events.un1_finite_event_counter_cry_17 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_18  (
	.FCO(un1_finite_event_counter_cry_18),
	.S(un1_finite_event_counter_cry_18_S),
	.Y(un1_finite_event_counter_cry_18_Y),
	.B(un1_finite_event_counter_4[18]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[18]),
	.FCI(un1_finite_event_counter_cry_17)
);
defparam \Finite_Events.un1_finite_event_counter_cry_18 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_19  (
	.FCO(un1_finite_event_counter_cry_19),
	.S(un1_finite_event_counter_cry_19_S),
	.Y(un1_finite_event_counter_cry_19_Y),
	.B(un1_finite_event_counter_4[19]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[19]),
	.FCI(un1_finite_event_counter_cry_18)
);
defparam \Finite_Events.un1_finite_event_counter_cry_19 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_20  (
	.FCO(un1_finite_event_counter_cry_20),
	.S(un1_finite_event_counter_cry_20_S),
	.Y(un1_finite_event_counter_cry_20_Y),
	.B(un1_finite_event_counter_4[20]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[20]),
	.FCI(un1_finite_event_counter_cry_19)
);
defparam \Finite_Events.un1_finite_event_counter_cry_20 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_21  (
	.FCO(un1_finite_event_counter_cry_21),
	.S(un1_finite_event_counter_cry_21_S),
	.Y(un1_finite_event_counter_cry_21_Y),
	.B(un1_finite_event_counter_4[21]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[21]),
	.FCI(un1_finite_event_counter_cry_20)
);
defparam \Finite_Events.un1_finite_event_counter_cry_21 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_22  (
	.FCO(un1_finite_event_counter_cry_22),
	.S(un1_finite_event_counter_cry_22_S),
	.Y(un1_finite_event_counter_cry_22_Y),
	.B(un1_finite_event_counter_4[22]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[22]),
	.FCI(un1_finite_event_counter_cry_21)
);
defparam \Finite_Events.un1_finite_event_counter_cry_22 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_23  (
	.FCO(un1_finite_event_counter_cry_23),
	.S(un1_finite_event_counter_cry_23_S),
	.Y(un1_finite_event_counter_cry_23_Y),
	.B(un1_finite_event_counter_4[23]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[23]),
	.FCI(un1_finite_event_counter_cry_22)
);
defparam \Finite_Events.un1_finite_event_counter_cry_23 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_24  (
	.FCO(un1_finite_event_counter_cry_24),
	.S(un1_finite_event_counter_cry_24_S),
	.Y(un1_finite_event_counter_cry_24_Y),
	.B(un1_finite_event_counter_4[24]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[24]),
	.FCI(un1_finite_event_counter_cry_23)
);
defparam \Finite_Events.un1_finite_event_counter_cry_24 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_25  (
	.FCO(un1_finite_event_counter_cry_25),
	.S(un1_finite_event_counter_cry_25_S),
	.Y(un1_finite_event_counter_cry_25_Y),
	.B(un1_finite_event_counter_4[25]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[25]),
	.FCI(un1_finite_event_counter_cry_24)
);
defparam \Finite_Events.un1_finite_event_counter_cry_25 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_26  (
	.FCO(un1_finite_event_counter_cry_26),
	.S(un1_finite_event_counter_cry_26_S),
	.Y(un1_finite_event_counter_cry_26_Y),
	.B(un1_finite_event_counter_4[26]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[26]),
	.FCI(un1_finite_event_counter_cry_25)
);
defparam \Finite_Events.un1_finite_event_counter_cry_26 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_27  (
	.FCO(un1_finite_event_counter_cry_27),
	.S(un1_finite_event_counter_cry_27_S),
	.Y(un1_finite_event_counter_cry_27_Y),
	.B(un1_finite_event_counter_4[27]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[27]),
	.FCI(un1_finite_event_counter_cry_26)
);
defparam \Finite_Events.un1_finite_event_counter_cry_27 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_28  (
	.FCO(un1_finite_event_counter_cry_28),
	.S(un1_finite_event_counter_cry_28_S),
	.Y(un1_finite_event_counter_cry_28_Y),
	.B(un1_finite_event_counter_4[28]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[28]),
	.FCI(un1_finite_event_counter_cry_27)
);
defparam \Finite_Events.un1_finite_event_counter_cry_28 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_29  (
	.FCO(un1_finite_event_counter_cry_29),
	.S(un1_finite_event_counter_cry_29_S),
	.Y(un1_finite_event_counter_cry_29_Y),
	.B(un1_finite_event_counter_4[29]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[29]),
	.FCI(un1_finite_event_counter_cry_28)
);
defparam \Finite_Events.un1_finite_event_counter_cry_29 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_30  (
	.FCO(un1_finite_event_counter_cry_30),
	.S(un1_finite_event_counter_cry_30_S),
	.Y(un1_finite_event_counter_cry_30_Y),
	.B(un1_finite_event_counter_4[30]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[30]),
	.FCI(un1_finite_event_counter_cry_29)
);
defparam \Finite_Events.un1_finite_event_counter_cry_30 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_s_32  (
	.FCO(un1_finite_event_counter_s_32_FCO),
	.S(internal_enable_reset7),
	.Y(un1_finite_event_counter_s_32_Y),
	.B(un1_finite_event_counter_4[32]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_cry_31)
);
defparam \Finite_Events.un1_finite_event_counter_s_32 .INIT=20'h4AA00;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_cry_31  (
	.FCO(un1_finite_event_counter_cry_31),
	.S(un1_finite_event_counter_cry_31_S),
	.Y(un1_finite_event_counter_cry_31_Y),
	.B(un1_finite_event_counter_4[31]),
	.C(GND),
	.D(GND),
	.A(finite_event_counter_3[31]),
	.FCI(un1_finite_event_counter_cry_30)
);
defparam \Finite_Events.un1_finite_event_counter_cry_31 .INIT=20'h555AA;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_0  (
	.FCO(un1_finite_event_counter_4_cry_0),
	.S(un1_finite_event_counter_4_cry_0_S),
	.Y(un1_finite_event_counter_4_cry_0_Y),
	.B(REG_Set_Number_of_Events_L_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_0 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_1  (
	.FCO(un1_finite_event_counter_4_cry_1),
	.S(un1_finite_event_counter_4[1]),
	.Y(un1_finite_event_counter_4_cry_1_Y),
	.B(REG_Set_Number_of_Events_L_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_0)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_1 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_2  (
	.FCO(un1_finite_event_counter_4_cry_2),
	.S(un1_finite_event_counter_4[2]),
	.Y(un1_finite_event_counter_4_cry_2_Y),
	.B(REG_Set_Number_of_Events_L_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_1)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_2 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_3  (
	.FCO(un1_finite_event_counter_4_cry_3),
	.S(un1_finite_event_counter_4[3]),
	.Y(un1_finite_event_counter_4_cry_3_Y),
	.B(REG_Set_Number_of_Events_L_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_2)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_3 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_4  (
	.FCO(un1_finite_event_counter_4_cry_4),
	.S(un1_finite_event_counter_4[4]),
	.Y(un1_finite_event_counter_4_cry_4_Y),
	.B(REG_Set_Number_of_Events_L_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_3)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_4 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_5  (
	.FCO(un1_finite_event_counter_4_cry_5),
	.S(un1_finite_event_counter_4[5]),
	.Y(un1_finite_event_counter_4_cry_5_Y),
	.B(REG_Set_Number_of_Events_L_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_4)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_5 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_6  (
	.FCO(un1_finite_event_counter_4_cry_6),
	.S(un1_finite_event_counter_4[6]),
	.Y(un1_finite_event_counter_4_cry_6_Y),
	.B(REG_Set_Number_of_Events_L_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_5)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_6 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_7  (
	.FCO(un1_finite_event_counter_4_cry_7),
	.S(un1_finite_event_counter_4[7]),
	.Y(un1_finite_event_counter_4_cry_7_Y),
	.B(REG_Set_Number_of_Events_L_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_6)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_7 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_8  (
	.FCO(un1_finite_event_counter_4_cry_8),
	.S(un1_finite_event_counter_4[8]),
	.Y(un1_finite_event_counter_4_cry_8_Y),
	.B(REG_Set_Number_of_Events_L_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_7)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_8 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_9  (
	.FCO(un1_finite_event_counter_4_cry_9),
	.S(un1_finite_event_counter_4[9]),
	.Y(un1_finite_event_counter_4_cry_9_Y),
	.B(REG_Set_Number_of_Events_L_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_8)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_9 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_10  (
	.FCO(un1_finite_event_counter_4_cry_10),
	.S(un1_finite_event_counter_4[10]),
	.Y(un1_finite_event_counter_4_cry_10_Y),
	.B(REG_Set_Number_of_Events_L_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_9)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_10 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_11  (
	.FCO(un1_finite_event_counter_4_cry_11),
	.S(un1_finite_event_counter_4[11]),
	.Y(un1_finite_event_counter_4_cry_11_Y),
	.B(REG_Set_Number_of_Events_L_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_10)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_11 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_12  (
	.FCO(un1_finite_event_counter_4_cry_12),
	.S(un1_finite_event_counter_4[12]),
	.Y(un1_finite_event_counter_4_cry_12_Y),
	.B(REG_Set_Number_of_Events_L_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_11)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_12 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_13  (
	.FCO(un1_finite_event_counter_4_cry_13),
	.S(un1_finite_event_counter_4[13]),
	.Y(un1_finite_event_counter_4_cry_13_Y),
	.B(REG_Set_Number_of_Events_L_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_12)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_13 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_14  (
	.FCO(un1_finite_event_counter_4_cry_14),
	.S(un1_finite_event_counter_4[14]),
	.Y(un1_finite_event_counter_4_cry_14_Y),
	.B(REG_Set_Number_of_Events_L_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_13)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_14 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_15  (
	.FCO(un1_finite_event_counter_4_cry_15),
	.S(un1_finite_event_counter_4[15]),
	.Y(un1_finite_event_counter_4_cry_15_Y),
	.B(REG_Set_Number_of_Events_L_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_14)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_15 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_16  (
	.FCO(un1_finite_event_counter_4_cry_16),
	.S(un1_finite_event_counter_4[16]),
	.Y(un1_finite_event_counter_4_cry_16_Y),
	.B(REG_Set_Number_of_Events_M_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_15)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_16 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_17  (
	.FCO(un1_finite_event_counter_4_cry_17),
	.S(un1_finite_event_counter_4[17]),
	.Y(un1_finite_event_counter_4_cry_17_Y),
	.B(REG_Set_Number_of_Events_M_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_16)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_17 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_18  (
	.FCO(un1_finite_event_counter_4_cry_18),
	.S(un1_finite_event_counter_4[18]),
	.Y(un1_finite_event_counter_4_cry_18_Y),
	.B(REG_Set_Number_of_Events_M_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_17)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_18 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_19  (
	.FCO(un1_finite_event_counter_4_cry_19),
	.S(un1_finite_event_counter_4[19]),
	.Y(un1_finite_event_counter_4_cry_19_Y),
	.B(REG_Set_Number_of_Events_M_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_18)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_19 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_20  (
	.FCO(un1_finite_event_counter_4_cry_20),
	.S(un1_finite_event_counter_4[20]),
	.Y(un1_finite_event_counter_4_cry_20_Y),
	.B(REG_Set_Number_of_Events_M_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_19)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_20 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_21  (
	.FCO(un1_finite_event_counter_4_cry_21),
	.S(un1_finite_event_counter_4[21]),
	.Y(un1_finite_event_counter_4_cry_21_Y),
	.B(REG_Set_Number_of_Events_M_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_20)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_21 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_22  (
	.FCO(un1_finite_event_counter_4_cry_22),
	.S(un1_finite_event_counter_4[22]),
	.Y(un1_finite_event_counter_4_cry_22_Y),
	.B(REG_Set_Number_of_Events_M_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_21)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_22 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_23  (
	.FCO(un1_finite_event_counter_4_cry_23),
	.S(un1_finite_event_counter_4[23]),
	.Y(un1_finite_event_counter_4_cry_23_Y),
	.B(REG_Set_Number_of_Events_M_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_22)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_23 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_24  (
	.FCO(un1_finite_event_counter_4_cry_24),
	.S(un1_finite_event_counter_4[24]),
	.Y(un1_finite_event_counter_4_cry_24_Y),
	.B(REG_Set_Number_of_Events_M_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_23)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_24 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_25  (
	.FCO(un1_finite_event_counter_4_cry_25),
	.S(un1_finite_event_counter_4[25]),
	.Y(un1_finite_event_counter_4_cry_25_Y),
	.B(REG_Set_Number_of_Events_M_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_24)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_25 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_26  (
	.FCO(un1_finite_event_counter_4_cry_26),
	.S(un1_finite_event_counter_4[26]),
	.Y(un1_finite_event_counter_4_cry_26_Y),
	.B(REG_Set_Number_of_Events_M_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_25)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_26 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_27  (
	.FCO(un1_finite_event_counter_4_cry_27),
	.S(un1_finite_event_counter_4[27]),
	.Y(un1_finite_event_counter_4_cry_27_Y),
	.B(REG_Set_Number_of_Events_M_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_26)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_27 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_28  (
	.FCO(un1_finite_event_counter_4_cry_28),
	.S(un1_finite_event_counter_4[28]),
	.Y(un1_finite_event_counter_4_cry_28_Y),
	.B(REG_Set_Number_of_Events_M_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_27)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_28 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_29  (
	.FCO(un1_finite_event_counter_4_cry_29),
	.S(un1_finite_event_counter_4[29]),
	.Y(un1_finite_event_counter_4_cry_29_Y),
	.B(REG_Set_Number_of_Events_M_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_28)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_29 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_30  (
	.FCO(un1_finite_event_counter_4_cry_30),
	.S(un1_finite_event_counter_4[30]),
	.Y(un1_finite_event_counter_4_cry_30_Y),
	.B(REG_Set_Number_of_Events_M_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_29)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_30 .INIT=20'h45500;
// @115:414
  ARI1 \Finite_Events.un1_finite_event_counter_4_cry_31  (
	.FCO(un1_finite_event_counter_4[32]),
	.S(un1_finite_event_counter_4[31]),
	.Y(un1_finite_event_counter_4_cry_31_Y),
	.B(REG_Set_Number_of_Events_M_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_finite_event_counter_4_cry_30)
);
defparam \Finite_Events.un1_finite_event_counter_4_cry_31 .INIT=20'h45500;
// @115:300
  CFG4 REG_Set_Number_of_Events_L_1_sqmuxa_0_a2 (
	.A(ACQ_Counters_Reset_Z),
	.B(state_reg_Z[1]),
	.C(Internal_Enable_Reset_Z),
	.D(un21_read_signal_0_a2_Z),
	.Y(REG_Set_Number_of_Events_L_1_sqmuxa)
);
defparam REG_Set_Number_of_Events_L_1_sqmuxa_0_a2.INIT=16'h0400;
// @115:300
  CFG4 REG_Set_Number_of_Events_M_1_sqmuxa_0_a2 (
	.A(ACQ_Counters_Reset_Z),
	.B(state_reg_Z[1]),
	.C(Internal_Enable_Reset_Z),
	.D(un23_read_signal_0_a2_Z),
	.Y(REG_Set_Number_of_Events_M_1_sqmuxa)
);
defparam REG_Set_Number_of_Events_M_1_sqmuxa_0_a2.INIT=16'h0400;
// @115:300
  CFG3 REG_Threshold_1_sqmuxa_0_a2_0 (
	.A(Internal_Enable_Reset_Z),
	.B(state_reg_Z[1]),
	.C(ACQ_Counters_Reset_Z),
	.Y(REG_Threshold_1_sqmuxa_0_a2_0_Z)
);
defparam REG_Threshold_1_sqmuxa_0_a2_0.INIT=8'h04;
// @115:246
  CFG4 un21_read_signal_0_a2 (
	.A(C_addr_frame[0]),
	.B(un23_read_signal_0_a2_0_Z),
	.C(C_addr_frame[1]),
	.D(C_addr_frame[2]),
	.Y(un21_read_signal_0_a2_Z)
);
defparam un21_read_signal_0_a2.INIT=16'h0004;
// @115:220
  CFG3 \read_data_frame_13_0_iv_2[2]  (
	.A(Counter_Incoming_Events_Z[18]),
	.B(read_data_frame_13_0_iv_2_1_Z[2]),
	.C(un15_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_2_Z[2])
);
defparam \read_data_frame_13_0_iv_2[2] .INIT=8'hB3;
// @115:220
  CFG4 \read_data_frame_13_0_iv_2_1[2]  (
	.A(REG_Set_Number_of_Events_L_Z[2]),
	.B(REG_Set_Number_of_Events_M_Z[2]),
	.C(un23_read_signal_0_a2_Z),
	.D(un21_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_2_1_Z[2])
);
defparam \read_data_frame_13_0_iv_2_1[2] .INIT=16'h153F;
// @115:112
  CFG2 \state_reg_ns_0_a2_0_0[0]  (
	.A(state_reg_Z[3]),
	.B(C_enable_cmd),
	.Y(state_reg_ns_0_a2_0_0_Z[0])
);
defparam \state_reg_ns_0_a2_0_0[0] .INIT=4'h1;
// @115:112
  CFG2 \state_reg_ns_i_a2_0_a2[5]  (
	.A(state_reg_Z[1]),
	.B(state_reg_Z[2]),
	.Y(N_38_i)
);
defparam \state_reg_ns_i_a2_0_a2[5] .INIT=4'hE;
// @115:287
  CFG2 un1_ACQ_Counters_Reset_0_a2_0 (
	.A(Internal_Enable_Reset_Z),
	.B(state_reg_Z[1]),
	.Y(un1_ACQ_Counters_Reset_0_a2_0_Z)
);
defparam un1_ACQ_Counters_Reset_0_a2_0.INIT=4'h4;
// @115:112
  CFG2 \state_reg_ns_i_i_a2[3]  (
	.A(state_reg_Z[3]),
	.B(C_write_read),
	.Y(state_reg_ns_i_i_a2_Z[3])
);
defparam \state_reg_ns_i_i_a2[3] .INIT=4'h8;
// @115:287
  CFG2 REG_Enable_4 (
	.A(Internal_Enable_Reset_Z),
	.B(C_write_data_frame[0]),
	.Y(REG_Enable_4_Z)
);
defparam REG_Enable_4.INIT=4'h4;
// @115:287
  CFG4 un1_ACQ_Counters_Reset_0_a2_1 (
	.A(C_addr_frame[7]),
	.B(C_addr_frame[6]),
	.C(C_addr_frame[5]),
	.D(C_addr_frame[4]),
	.Y(un1_ACQ_Counters_Reset_0_a2_1_Z)
);
defparam un1_ACQ_Counters_Reset_0_a2_1.INIT=16'h0010;
// @89:2101
  CFG4 \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23  (
	.A(REG_Set_Number_of_Events_M_Z[15]),
	.B(REG_Set_Number_of_Events_M_Z[14]),
	.C(REG_Set_Number_of_Events_M_Z[13]),
	.D(REG_Set_Number_of_Events_L_Z[0]),
	.Y(un1_finite_event_counterlto31_i_a2_23)
);
defparam \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 .INIT=16'h0001;
// @89:2101
  CFG4 \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22  (
	.A(REG_Set_Number_of_Events_M_Z[12]),
	.B(REG_Set_Number_of_Events_M_Z[11]),
	.C(REG_Set_Number_of_Events_M_Z[10]),
	.D(REG_Set_Number_of_Events_M_Z[9]),
	.Y(un1_finite_event_counterlto31_i_a2_22)
);
defparam \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 .INIT=16'h0001;
// @89:2101
  CFG4 \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21  (
	.A(REG_Set_Number_of_Events_M_Z[8]),
	.B(REG_Set_Number_of_Events_M_Z[7]),
	.C(REG_Set_Number_of_Events_M_Z[6]),
	.D(REG_Set_Number_of_Events_M_Z[5]),
	.Y(un1_finite_event_counterlto31_i_a2_21)
);
defparam \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 .INIT=16'h0001;
// @89:2101
  CFG4 \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20  (
	.A(REG_Set_Number_of_Events_M_Z[4]),
	.B(REG_Set_Number_of_Events_M_Z[3]),
	.C(REG_Set_Number_of_Events_M_Z[2]),
	.D(REG_Set_Number_of_Events_M_Z[1]),
	.Y(un1_finite_event_counterlto31_i_a2_20)
);
defparam \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 .INIT=16'h0001;
// @89:2101
  CFG4 \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19  (
	.A(REG_Set_Number_of_Events_M_Z[0]),
	.B(REG_Set_Number_of_Events_L_Z[15]),
	.C(REG_Set_Number_of_Events_L_Z[14]),
	.D(REG_Set_Number_of_Events_L_Z[13]),
	.Y(un1_finite_event_counterlto31_i_a2_19)
);
defparam \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 .INIT=16'h0001;
// @89:2101
  CFG4 \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18  (
	.A(REG_Set_Number_of_Events_L_Z[12]),
	.B(REG_Set_Number_of_Events_L_Z[11]),
	.C(REG_Set_Number_of_Events_L_Z[10]),
	.D(REG_Set_Number_of_Events_L_Z[9]),
	.Y(un1_finite_event_counterlto31_i_a2_18)
);
defparam \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 .INIT=16'h0001;
// @89:2101
  CFG4 \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17  (
	.A(REG_Set_Number_of_Events_L_Z[8]),
	.B(REG_Set_Number_of_Events_L_Z[7]),
	.C(REG_Set_Number_of_Events_L_Z[6]),
	.D(REG_Set_Number_of_Events_L_Z[5]),
	.Y(un1_finite_event_counterlto31_i_a2_17)
);
defparam \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 .INIT=16'h0001;
// @89:2101
  CFG4 \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16  (
	.A(REG_Set_Number_of_Events_L_Z[4]),
	.B(REG_Set_Number_of_Events_L_Z[3]),
	.C(REG_Set_Number_of_Events_L_Z[2]),
	.D(REG_Set_Number_of_Events_L_Z[1]),
	.Y(un1_finite_event_counterlto31_i_a2_16)
);
defparam \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 .INIT=16'h0001;
// @65:137
  CFG3 last_Control_Busy_Out_RNIQP0R (
	.A(Trigger_Main_0_Control_Busy_Out),
	.B(REQ_Counters_Reset_Z),
	.C(last_Control_Busy_Out_Z),
	.Y(Counter_Processed_Eventse)
);
defparam last_Control_Busy_Out_RNIQP0R.INIT=8'hCE;
// @115:246
  CFG3 un21_read_signal_0_a2_0 (
	.A(C_addr_frame[2]),
	.B(C_addr_frame[1]),
	.C(C_addr_frame[0]),
	.Y(un21_read_signal_0_a2_0_Z)
);
defparam un21_read_signal_0_a2_0.INIT=8'h01;
// @115:252
  CFG3 un25_read_signal_0_a2_0 (
	.A(C_addr_frame[7]),
	.B(C_addr_frame[6]),
	.C(C_addr_frame[5]),
	.Y(un25_read_signal_0_a2_0_Z)
);
defparam un25_read_signal_0_a2_0.INIT=8'h01;
// @115:112
  CFG2 \state_reg_RNO[1]  (
	.A(state_reg_Z[3]),
	.B(C_write_read),
	.Y(N_185_i)
);
defparam \state_reg_RNO[1] .INIT=4'h2;
// @115:112
  CFG2 \state_reg_RNO[4]  (
	.A(state_reg_Z[5]),
	.B(C_enable_cmd),
	.Y(N_26_i)
);
defparam \state_reg_RNO[4] .INIT=4'h8;
// @115:252
  CFG2 un25_read_signal_0_a2_1 (
	.A(un21_read_signal_0_a2_0_Z),
	.B(C_addr_frame[3]),
	.Y(un25_read_signal_0_a2_1_Z)
);
defparam un25_read_signal_0_a2_1.INIT=4'h2;
// @89:2101
  CFG4 \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29  (
	.A(un1_finite_event_counterlto31_i_a2_20),
	.B(un1_finite_event_counterlto31_i_a2_23),
	.C(un1_finite_event_counterlto31_i_a2_22),
	.D(un1_finite_event_counterlto31_i_a2_21),
	.Y(un1_finite_event_counterlto31_i_a2_29)
);
defparam \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 .INIT=16'h8000;
// @89:2101
  CFG4 \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28  (
	.A(un1_finite_event_counterlto31_i_a2_19),
	.B(un1_finite_event_counterlto31_i_a2_18),
	.C(un1_finite_event_counterlto31_i_a2_17),
	.D(un1_finite_event_counterlto31_i_a2_16),
	.Y(un1_finite_event_counterlto31_i_a2_28)
);
defparam \Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 .INIT=16'h8000;
// @115:220
  CFG4 \read_data_frame_13_iv_3_RNO_0[0]  (
	.A(C_addr_frame[4]),
	.B(un25_read_signal_0_a2_0_Z),
	.C(REG_Test_Generator_Enable_1z),
	.D(un25_read_signal_0_a2_1_Z),
	.Y(REG_Test_Generator_Enable_m)
);
defparam \read_data_frame_13_iv_3_RNO_0[0] .INIT=16'h8000;
// @115:112
  CFG4 \state_reg_ns_0[0]  (
	.A(state_reg_ns_0_a2_0_0_Z[0]),
	.B(N_38_i),
	.C(state_reg_Z[0]),
	.D(state_reg_Z[4]),
	.Y(state_reg_ns[0])
);
defparam \state_reg_ns_0[0] .INIT=16'h00F2;
// @115:249
  CFG3 un23_read_signal_0_a2_0 (
	.A(C_addr_frame[4]),
	.B(un25_read_signal_0_a2_0_Z),
	.C(C_addr_frame[3]),
	.Y(un23_read_signal_0_a2_0_Z)
);
defparam un23_read_signal_0_a2_0.INIT=8'h40;
// @115:237
  CFG3 un15_read_signal_0_a2_0 (
	.A(C_addr_frame[4]),
	.B(un25_read_signal_0_a2_0_Z),
	.C(C_addr_frame[3]),
	.Y(un15_read_signal_0_a2_0_Z)
);
defparam un15_read_signal_0_a2_0.INIT=8'h04;
// @115:300
  CFG4 REG_Test_Generator_Enable_1_sqmuxa_0_a2 (
	.A(REG_Threshold_1_sqmuxa_0_a2_0_Z),
	.B(un25_read_signal_0_a2_1_Z),
	.C(C_addr_frame[4]),
	.D(un25_read_signal_0_a2_0_Z),
	.Y(REG_Test_Generator_Enable_1_sqmuxa)
);
defparam REG_Test_Generator_Enable_1_sqmuxa_0_a2.INIT=16'h8000;
// @115:234
  CFG4 un13_read_signal_0_a2 (
	.A(C_addr_frame[2]),
	.B(C_addr_frame[1]),
	.C(C_addr_frame[0]),
	.D(un15_read_signal_0_a2_0_Z),
	.Y(un13_read_signal_0_a2_Z)
);
defparam un13_read_signal_0_a2.INIT=16'h0200;
// @115:237
  CFG4 un15_read_signal_0_a2 (
	.A(C_addr_frame[2]),
	.B(C_addr_frame[1]),
	.C(C_addr_frame[0]),
	.D(un15_read_signal_0_a2_0_Z),
	.Y(un15_read_signal_0_a2_Z)
);
defparam un15_read_signal_0_a2.INIT=16'h2000;
// @115:287
  CFG4 un1_ACQ_Counters_Reset_0 (
	.A(ACQ_Counters_Reset_Z),
	.B(un1_ACQ_Counters_Reset_0_a2_0_Z),
	.C(un1_ACQ_Counters_Reset_0_a2_1_Z),
	.D(un25_read_signal_0_a2_1_Z),
	.Y(un1_ACQ_Counters_Reset_0_Z)
);
defparam un1_ACQ_Counters_Reset_0.INIT=16'hEAAA;
// @115:222
  CFG2 un5_read_signal_0_a2 (
	.A(un15_read_signal_0_a2_0_Z),
	.B(un21_read_signal_0_a2_0_Z),
	.Y(un5_read_signal_0_a2_Z)
);
defparam un5_read_signal_0_a2.INIT=4'h8;
// @115:225
  CFG4 un7_read_signal_0_a2 (
	.A(C_addr_frame[2]),
	.B(C_addr_frame[1]),
	.C(C_addr_frame[0]),
	.D(un15_read_signal_0_a2_0_Z),
	.Y(un7_read_signal_0_a2_Z)
);
defparam un7_read_signal_0_a2.INIT=16'h1000;
// @115:249
  CFG4 un23_read_signal_0_a2 (
	.A(C_addr_frame[2]),
	.B(C_addr_frame[1]),
	.C(C_addr_frame[0]),
	.D(un23_read_signal_0_a2_0_Z),
	.Y(un23_read_signal_0_a2_Z)
);
defparam un23_read_signal_0_a2.INIT=16'h1000;
// @65:137
  CFG2 REQ_Counters_Reset_RNIV9MC2 (
	.A(last_Control_Trigger_Out_RNIPR7V1_Y),
	.B(REQ_Counters_Reset_Z),
	.Y(Counter_Incoming_Eventse)
);
defparam REQ_Counters_Reset_RNIV9MC2.INIT=4'hE;
// @115:240
  CFG4 un17_read_signal_0_a2 (
	.A(C_addr_frame[2]),
	.B(C_addr_frame[1]),
	.C(C_addr_frame[0]),
	.D(un15_read_signal_0_a2_0_Z),
	.Y(un17_read_signal_0_a2_Z)
);
defparam un17_read_signal_0_a2.INIT=16'h0800;
// @115:243
  CFG4 un19_read_signal_0_a2 (
	.A(C_addr_frame[2]),
	.B(C_addr_frame[1]),
	.C(C_addr_frame[0]),
	.D(un15_read_signal_0_a2_0_Z),
	.Y(un19_read_signal_0_a2_Z)
);
defparam un19_read_signal_0_a2.INIT=16'h8000;
// @115:228
  CFG3 un9_read_signal_0_a2_0 (
	.A(C_addr_frame[2]),
	.B(C_addr_frame[1]),
	.C(un15_read_signal_0_a2_0_Z),
	.Y(un9_read_signal_0_a2_0_Z)
);
defparam un9_read_signal_0_a2_0.INIT=8'h40;
// @115:300
  CFG2 REG_Threshold_1_sqmuxa_0_a2 (
	.A(un7_read_signal_0_a2_Z),
	.B(REG_Threshold_1_sqmuxa_0_a2_0_Z),
	.Y(REG_Threshold_1_sqmuxa)
);
defparam REG_Threshold_1_sqmuxa_0_a2.INIT=4'h8;
// @115:220
  CFG2 \read_data_frame_13_iv_4_RNO[0]  (
	.A(un23_read_signal_0_a2_Z),
	.B(REG_Set_Number_of_Events_M_Z[0]),
	.Y(REG_Set_Number_of_Events_M_m[0])
);
defparam \read_data_frame_13_iv_4_RNO[0] .INIT=4'h8;
// @115:220
  CFG2 \read_data_frame_13_iv_3_RNO[0]  (
	.A(un5_read_signal_0_a2_Z),
	.B(Trigger_Control_0_Control_Enable),
	.Y(REG_Enable_m)
);
defparam \read_data_frame_13_iv_3_RNO[0] .INIT=4'h8;
// @115:405
  CFG3 \Finite_Events.finite_event_counter8  (
	.A(Trigger_Control_0_Control_Enable),
	.B(un1_finite_event_counterlto31_i_a2_29),
	.C(un1_finite_event_counterlto31_i_a2_28),
	.Y(finite_event_counter8)
);
defparam \Finite_Events.finite_event_counter8 .INIT=8'h2A;
// @115:220
  CFG4 \read_data_frame_13_iv_2[0]  (
	.A(un7_read_signal_0_a2_Z),
	.B(un13_read_signal_0_a2_Z),
	.C(Counter_Incoming_Events_Z[0]),
	.D(Trigger_Top_Part_0_TRG_Threshold[0]),
	.Y(read_data_frame_13_iv_2_Z[0])
);
defparam \read_data_frame_13_iv_2[0] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_1[1]  (
	.A(un7_read_signal_0_a2_Z),
	.B(un13_read_signal_0_a2_Z),
	.C(Counter_Incoming_Events_Z[1]),
	.D(Trigger_Top_Part_0_TRG_Threshold[1]),
	.Y(read_data_frame_13_0_iv_1_Z[1])
);
defparam \read_data_frame_13_0_iv_1[1] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_0[1]  (
	.A(REG_Set_Number_of_Events_L_Z[1]),
	.B(REG_Set_Number_of_Events_M_Z[1]),
	.C(un23_read_signal_0_a2_Z),
	.D(un21_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[1])
);
defparam \read_data_frame_13_0_iv_0[1] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_1[2]  (
	.A(un7_read_signal_0_a2_Z),
	.B(un13_read_signal_0_a2_Z),
	.C(Counter_Incoming_Events_Z[2]),
	.D(Trigger_Top_Part_0_TRG_Threshold[2]),
	.Y(read_data_frame_13_0_iv_1_Z[2])
);
defparam \read_data_frame_13_0_iv_1[2] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_1[3]  (
	.A(un7_read_signal_0_a2_Z),
	.B(un13_read_signal_0_a2_Z),
	.C(Counter_Incoming_Events_Z[3]),
	.D(Trigger_Top_Part_0_TRG_Threshold[3]),
	.Y(read_data_frame_13_0_iv_1_Z[3])
);
defparam \read_data_frame_13_0_iv_1[3] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_0[3]  (
	.A(REG_Set_Number_of_Events_L_Z[3]),
	.B(REG_Set_Number_of_Events_M_Z[3]),
	.C(un23_read_signal_0_a2_Z),
	.D(un21_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[3])
);
defparam \read_data_frame_13_0_iv_0[3] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_1[4]  (
	.A(un7_read_signal_0_a2_Z),
	.B(un13_read_signal_0_a2_Z),
	.C(Counter_Incoming_Events_Z[4]),
	.D(Trigger_Top_Part_0_TRG_Threshold[4]),
	.Y(read_data_frame_13_0_iv_1_Z[4])
);
defparam \read_data_frame_13_0_iv_1[4] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_0[4]  (
	.A(REG_Set_Number_of_Events_L_Z[4]),
	.B(REG_Set_Number_of_Events_M_Z[4]),
	.C(un23_read_signal_0_a2_Z),
	.D(un21_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[4])
);
defparam \read_data_frame_13_0_iv_0[4] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_1[5]  (
	.A(un7_read_signal_0_a2_Z),
	.B(un13_read_signal_0_a2_Z),
	.C(Counter_Incoming_Events_Z[5]),
	.D(Trigger_Top_Part_0_TRG_Threshold[5]),
	.Y(read_data_frame_13_0_iv_1_Z[5])
);
defparam \read_data_frame_13_0_iv_1[5] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_0[5]  (
	.A(REG_Set_Number_of_Events_L_Z[5]),
	.B(REG_Set_Number_of_Events_M_Z[5]),
	.C(un23_read_signal_0_a2_Z),
	.D(un21_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[5])
);
defparam \read_data_frame_13_0_iv_0[5] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_1[6]  (
	.A(un7_read_signal_0_a2_Z),
	.B(un13_read_signal_0_a2_Z),
	.C(Counter_Incoming_Events_Z[6]),
	.D(Trigger_Top_Part_0_TRG_Threshold[6]),
	.Y(read_data_frame_13_0_iv_1_Z[6])
);
defparam \read_data_frame_13_0_iv_1[6] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_0[6]  (
	.A(REG_Set_Number_of_Events_L_Z[6]),
	.B(REG_Set_Number_of_Events_M_Z[6]),
	.C(un23_read_signal_0_a2_Z),
	.D(un21_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[6])
);
defparam \read_data_frame_13_0_iv_0[6] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_1[7]  (
	.A(un7_read_signal_0_a2_Z),
	.B(un13_read_signal_0_a2_Z),
	.C(Counter_Incoming_Events_Z[7]),
	.D(Trigger_Top_Part_0_TRG_Threshold[7]),
	.Y(read_data_frame_13_0_iv_1_Z[7])
);
defparam \read_data_frame_13_0_iv_1[7] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_0[7]  (
	.A(REG_Set_Number_of_Events_L_Z[7]),
	.B(REG_Set_Number_of_Events_M_Z[7]),
	.C(un23_read_signal_0_a2_Z),
	.D(un21_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[7])
);
defparam \read_data_frame_13_0_iv_0[7] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_1[8]  (
	.A(un7_read_signal_0_a2_Z),
	.B(un13_read_signal_0_a2_Z),
	.C(Counter_Incoming_Events_Z[8]),
	.D(Trigger_Top_Part_0_TRG_Threshold[8]),
	.Y(read_data_frame_13_0_iv_1_Z[8])
);
defparam \read_data_frame_13_0_iv_1[8] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_0[8]  (
	.A(REG_Set_Number_of_Events_L_Z[8]),
	.B(REG_Set_Number_of_Events_M_Z[8]),
	.C(un23_read_signal_0_a2_Z),
	.D(un21_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[8])
);
defparam \read_data_frame_13_0_iv_0[8] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_1[9]  (
	.A(un7_read_signal_0_a2_Z),
	.B(un13_read_signal_0_a2_Z),
	.C(Counter_Incoming_Events_Z[9]),
	.D(Trigger_Top_Part_0_TRG_Threshold[9]),
	.Y(read_data_frame_13_0_iv_1_Z[9])
);
defparam \read_data_frame_13_0_iv_1[9] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_0[9]  (
	.A(REG_Set_Number_of_Events_L_Z[9]),
	.B(REG_Set_Number_of_Events_M_Z[9]),
	.C(un23_read_signal_0_a2_Z),
	.D(un21_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[9])
);
defparam \read_data_frame_13_0_iv_0[9] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_1[10]  (
	.A(un7_read_signal_0_a2_Z),
	.B(un13_read_signal_0_a2_Z),
	.C(Counter_Incoming_Events_Z[10]),
	.D(Trigger_Top_Part_0_TRG_Threshold[10]),
	.Y(read_data_frame_13_0_iv_1_Z[10])
);
defparam \read_data_frame_13_0_iv_1[10] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_0[10]  (
	.A(REG_Set_Number_of_Events_L_Z[10]),
	.B(REG_Set_Number_of_Events_M_Z[10]),
	.C(un23_read_signal_0_a2_Z),
	.D(un21_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[10])
);
defparam \read_data_frame_13_0_iv_0[10] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_1[11]  (
	.A(un7_read_signal_0_a2_Z),
	.B(un13_read_signal_0_a2_Z),
	.C(Counter_Incoming_Events_Z[11]),
	.D(Trigger_Top_Part_0_TRG_Threshold[11]),
	.Y(read_data_frame_13_0_iv_1_Z[11])
);
defparam \read_data_frame_13_0_iv_1[11] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_0[11]  (
	.A(REG_Set_Number_of_Events_L_Z[11]),
	.B(REG_Set_Number_of_Events_M_Z[11]),
	.C(un23_read_signal_0_a2_Z),
	.D(un21_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[11])
);
defparam \read_data_frame_13_0_iv_0[11] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_1[12]  (
	.A(Counter_Incoming_Events_Z[28]),
	.B(Counter_Incoming_Events_Z[12]),
	.C(un15_read_signal_0_a2_Z),
	.D(un13_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_1_Z[12])
);
defparam \read_data_frame_13_0_iv_1[12] .INIT=16'hECA0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_0[12]  (
	.A(REG_Set_Number_of_Events_L_Z[12]),
	.B(REG_Set_Number_of_Events_M_Z[12]),
	.C(un23_read_signal_0_a2_Z),
	.D(un21_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[12])
);
defparam \read_data_frame_13_0_iv_0[12] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_1[13]  (
	.A(Counter_Incoming_Events_Z[29]),
	.B(Counter_Incoming_Events_Z[13]),
	.C(un15_read_signal_0_a2_Z),
	.D(un13_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_1_Z[13])
);
defparam \read_data_frame_13_0_iv_1[13] .INIT=16'hECA0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_0[13]  (
	.A(REG_Set_Number_of_Events_L_Z[13]),
	.B(REG_Set_Number_of_Events_M_Z[13]),
	.C(un23_read_signal_0_a2_Z),
	.D(un21_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[13])
);
defparam \read_data_frame_13_0_iv_0[13] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_1[14]  (
	.A(Counter_Incoming_Events_Z[30]),
	.B(Counter_Incoming_Events_Z[14]),
	.C(un15_read_signal_0_a2_Z),
	.D(un13_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_1_Z[14])
);
defparam \read_data_frame_13_0_iv_1[14] .INIT=16'hECA0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_0[14]  (
	.A(REG_Set_Number_of_Events_L_Z[14]),
	.B(REG_Set_Number_of_Events_M_Z[14]),
	.C(un23_read_signal_0_a2_Z),
	.D(un21_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[14])
);
defparam \read_data_frame_13_0_iv_0[14] .INIT=16'hEAC0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_1[15]  (
	.A(Counter_Incoming_Events_Z[31]),
	.B(Counter_Incoming_Events_Z[15]),
	.C(un15_read_signal_0_a2_Z),
	.D(un13_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_1_Z[15])
);
defparam \read_data_frame_13_0_iv_1[15] .INIT=16'hECA0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_0[15]  (
	.A(REG_Set_Number_of_Events_L_Z[15]),
	.B(REG_Set_Number_of_Events_M_Z[15]),
	.C(un23_read_signal_0_a2_Z),
	.D(un21_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_0_Z[15])
);
defparam \read_data_frame_13_0_iv_0[15] .INIT=16'hEAC0;
// @115:287
  CFG4 un1_internal_write_signal_0 (
	.A(ACQ_Counters_Reset_Z),
	.B(un5_read_signal_0_a2_Z),
	.C(state_reg_Z[1]),
	.D(Internal_Enable_Reset_Z),
	.Y(un1_internal_write_signal_0_Z)
);
defparam un1_internal_write_signal_0.INIT=16'h5540;
// @115:414
  CFG2 Internal_Enable_Reset_0_sqmuxa (
	.A(internal_enable_reset7),
	.B(finite_event_counter8),
	.Y(Internal_Enable_Reset_0_sqmuxa_Z)
);
defparam Internal_Enable_Reset_0_sqmuxa.INIT=4'h8;
// @115:220
  CFG4 \read_data_frame_13_iv_6[0]  (
	.A(Counter_Processed_Events_Z[16]),
	.B(Counter_Processed_Events_Z[0]),
	.C(un19_read_signal_0_a2_Z),
	.D(un17_read_signal_0_a2_Z),
	.Y(read_data_frame_13_iv_6_Z[0])
);
defparam \read_data_frame_13_iv_6[0] .INIT=16'hECA0;
// @115:220
  CFG4 \read_data_frame_13_iv_4[0]  (
	.A(REG_Set_Number_of_Events_M_m[0]),
	.B(read_data_frame_13_iv_2_Z[0]),
	.C(REG_Set_Number_of_Events_L_Z[0]),
	.D(un21_read_signal_0_a2_Z),
	.Y(read_data_frame_13_iv_4_Z[0])
);
defparam \read_data_frame_13_iv_4[0] .INIT=16'hFEEE;
// @115:220
  CFG4 \read_data_frame_13_iv_3[0]  (
	.A(Counter_Incoming_Events_Z[16]),
	.B(REG_Enable_m),
	.C(REG_Test_Generator_Enable_m),
	.D(un15_read_signal_0_a2_Z),
	.Y(read_data_frame_13_iv_3_Z[0])
);
defparam \read_data_frame_13_iv_3[0] .INIT=16'hFEFC;
// @115:220
  CFG4 \read_data_frame_13_0_iv_4[1]  (
	.A(Counter_Processed_Events_Z[17]),
	.B(Counter_Processed_Events_Z[1]),
	.C(un19_read_signal_0_a2_Z),
	.D(un17_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_4_Z[1])
);
defparam \read_data_frame_13_0_iv_4[1] .INIT=16'hECA0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_4[2]  (
	.A(Counter_Processed_Events_Z[18]),
	.B(Counter_Processed_Events_Z[2]),
	.C(un19_read_signal_0_a2_Z),
	.D(un17_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_4_Z[2])
);
defparam \read_data_frame_13_0_iv_4[2] .INIT=16'hECA0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_4[3]  (
	.A(Counter_Processed_Events_Z[19]),
	.B(Counter_Processed_Events_Z[3]),
	.C(un19_read_signal_0_a2_Z),
	.D(un17_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_4_Z[3])
);
defparam \read_data_frame_13_0_iv_4[3] .INIT=16'hECA0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_4[4]  (
	.A(Counter_Processed_Events_Z[20]),
	.B(Counter_Processed_Events_Z[4]),
	.C(un19_read_signal_0_a2_Z),
	.D(un17_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_4_Z[4])
);
defparam \read_data_frame_13_0_iv_4[4] .INIT=16'hECA0;
// @115:220
  CFG3 \read_data_frame_13_0_iv_2[4]  (
	.A(Counter_Incoming_Events_Z[20]),
	.B(read_data_frame_13_0_iv_0_Z[4]),
	.C(un15_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_2_Z[4])
);
defparam \read_data_frame_13_0_iv_2[4] .INIT=8'hEC;
// @115:220
  CFG4 \read_data_frame_13_0_iv_4[5]  (
	.A(Counter_Processed_Events_Z[21]),
	.B(Counter_Processed_Events_Z[5]),
	.C(un19_read_signal_0_a2_Z),
	.D(un17_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_4_Z[5])
);
defparam \read_data_frame_13_0_iv_4[5] .INIT=16'hECA0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_4[6]  (
	.A(Counter_Processed_Events_Z[22]),
	.B(Counter_Processed_Events_Z[6]),
	.C(un19_read_signal_0_a2_Z),
	.D(un17_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_4_Z[6])
);
defparam \read_data_frame_13_0_iv_4[6] .INIT=16'hECA0;
// @115:220
  CFG3 \read_data_frame_13_0_iv_2[6]  (
	.A(Counter_Incoming_Events_Z[22]),
	.B(read_data_frame_13_0_iv_0_Z[6]),
	.C(un15_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_2_Z[6])
);
defparam \read_data_frame_13_0_iv_2[6] .INIT=8'hEC;
// @115:220
  CFG4 \read_data_frame_13_0_iv_4[7]  (
	.A(Counter_Processed_Events_Z[23]),
	.B(Counter_Processed_Events_Z[7]),
	.C(un19_read_signal_0_a2_Z),
	.D(un17_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_4_Z[7])
);
defparam \read_data_frame_13_0_iv_4[7] .INIT=16'hECA0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_4[8]  (
	.A(Counter_Processed_Events_Z[24]),
	.B(Counter_Processed_Events_Z[8]),
	.C(un19_read_signal_0_a2_Z),
	.D(un17_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_4_Z[8])
);
defparam \read_data_frame_13_0_iv_4[8] .INIT=16'hECA0;
// @115:220
  CFG3 \read_data_frame_13_0_iv_2[8]  (
	.A(Counter_Incoming_Events_Z[24]),
	.B(read_data_frame_13_0_iv_0_Z[8]),
	.C(un15_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_2_Z[8])
);
defparam \read_data_frame_13_0_iv_2[8] .INIT=8'hEC;
// @115:220
  CFG4 \read_data_frame_13_0_iv_4[9]  (
	.A(Counter_Processed_Events_Z[25]),
	.B(Counter_Processed_Events_Z[9]),
	.C(un19_read_signal_0_a2_Z),
	.D(un17_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_4_Z[9])
);
defparam \read_data_frame_13_0_iv_4[9] .INIT=16'hECA0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_4[10]  (
	.A(Counter_Processed_Events_Z[26]),
	.B(Counter_Processed_Events_Z[10]),
	.C(un19_read_signal_0_a2_Z),
	.D(un17_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_4_Z[10])
);
defparam \read_data_frame_13_0_iv_4[10] .INIT=16'hECA0;
// @115:220
  CFG3 \read_data_frame_13_0_iv_2[10]  (
	.A(Counter_Incoming_Events_Z[26]),
	.B(read_data_frame_13_0_iv_0_Z[10]),
	.C(un15_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_2_Z[10])
);
defparam \read_data_frame_13_0_iv_2[10] .INIT=8'hEC;
// @115:220
  CFG4 \read_data_frame_13_0_iv_4[11]  (
	.A(Counter_Processed_Events_Z[27]),
	.B(Counter_Processed_Events_Z[11]),
	.C(un19_read_signal_0_a2_Z),
	.D(un17_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_4_Z[11])
);
defparam \read_data_frame_13_0_iv_4[11] .INIT=16'hECA0;
// @115:300
  CFG3 REG_Sample_Per_Event_L_1_sqmuxa_0_a2 (
	.A(un9_read_signal_0_a2_0_Z),
	.B(C_addr_frame[0]),
	.C(REG_Threshold_1_sqmuxa_0_a2_0_Z),
	.Y(REG_Sample_Per_Event_L_1_sqmuxa)
);
defparam REG_Sample_Per_Event_L_1_sqmuxa_0_a2.INIT=8'h20;
// @115:300
  CFG3 REG_Sample_Per_Event_M_1_sqmuxa_0_a2 (
	.A(un9_read_signal_0_a2_0_Z),
	.B(C_addr_frame[0]),
	.C(REG_Threshold_1_sqmuxa_0_a2_0_Z),
	.Y(REG_Sample_Per_Event_M_1_sqmuxa)
);
defparam REG_Sample_Per_Event_M_1_sqmuxa_0_a2.INIT=8'h80;
// @115:220
  CFG4 \read_data_frame_13_iv_8[0]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[16]),
	.B(Trigger_Control_0_Control_Sample_Per_Event[0]),
	.C(C_addr_frame[0]),
	.D(un9_read_signal_0_a2_0_Z),
	.Y(read_data_frame_13_iv_8_Z[0])
);
defparam \read_data_frame_13_iv_8[0] .INIT=16'hAC00;
// @115:220
  CFG4 \read_data_frame_13_0_iv_6[1]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[17]),
	.B(Trigger_Control_0_Control_Sample_Per_Event[1]),
	.C(C_addr_frame[0]),
	.D(un9_read_signal_0_a2_0_Z),
	.Y(read_data_frame_13_0_iv_6_Z[1])
);
defparam \read_data_frame_13_0_iv_6[1] .INIT=16'hAC00;
// @115:220
  CFG4 \read_data_frame_13_0_iv_3[1]  (
	.A(read_data_frame_13_0_iv_0_Z[1]),
	.B(Counter_Incoming_Events_Z[17]),
	.C(read_data_frame_13_0_iv_1_Z[1]),
	.D(un15_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_3_Z[1])
);
defparam \read_data_frame_13_0_iv_3[1] .INIT=16'hFEFA;
// @115:220
  CFG4 \read_data_frame_13_0_iv_6[2]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[18]),
	.B(Trigger_Control_0_Control_Sample_Per_Event[2]),
	.C(C_addr_frame[0]),
	.D(un9_read_signal_0_a2_0_Z),
	.Y(read_data_frame_13_0_iv_6_Z[2])
);
defparam \read_data_frame_13_0_iv_6[2] .INIT=16'hAC00;
// @115:220
  CFG4 \read_data_frame_13_0_iv_6[3]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[19]),
	.B(Trigger_Control_0_Control_Sample_Per_Event[3]),
	.C(C_addr_frame[0]),
	.D(un9_read_signal_0_a2_0_Z),
	.Y(read_data_frame_13_0_iv_6_Z[3])
);
defparam \read_data_frame_13_0_iv_6[3] .INIT=16'hAC00;
// @115:220
  CFG4 \read_data_frame_13_0_iv_3[3]  (
	.A(read_data_frame_13_0_iv_0_Z[3]),
	.B(Counter_Incoming_Events_Z[19]),
	.C(read_data_frame_13_0_iv_1_Z[3]),
	.D(un15_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_3_Z[3])
);
defparam \read_data_frame_13_0_iv_3[3] .INIT=16'hFEFA;
// @115:220
  CFG4 \read_data_frame_13_0_iv_6[4]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[4]),
	.B(REG_Sample_Per_Event_M_Z[4]),
	.C(un9_read_signal_0_a2_0_Z),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_6_Z[4])
);
defparam \read_data_frame_13_0_iv_6[4] .INIT=16'hC0A0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_6[5]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[5]),
	.B(REG_Sample_Per_Event_M_Z[5]),
	.C(un9_read_signal_0_a2_0_Z),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_6_Z[5])
);
defparam \read_data_frame_13_0_iv_6[5] .INIT=16'hC0A0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_3[5]  (
	.A(read_data_frame_13_0_iv_0_Z[5]),
	.B(Counter_Incoming_Events_Z[21]),
	.C(read_data_frame_13_0_iv_1_Z[5]),
	.D(un15_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_3_Z[5])
);
defparam \read_data_frame_13_0_iv_3[5] .INIT=16'hFEFA;
// @115:220
  CFG4 \read_data_frame_13_0_iv_6[6]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[6]),
	.B(REG_Sample_Per_Event_M_Z[6]),
	.C(un9_read_signal_0_a2_0_Z),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_6_Z[6])
);
defparam \read_data_frame_13_0_iv_6[6] .INIT=16'hC0A0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_6[7]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[7]),
	.B(REG_Sample_Per_Event_M_Z[7]),
	.C(un9_read_signal_0_a2_0_Z),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_6_Z[7])
);
defparam \read_data_frame_13_0_iv_6[7] .INIT=16'hC0A0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_3[7]  (
	.A(read_data_frame_13_0_iv_0_Z[7]),
	.B(Counter_Incoming_Events_Z[23]),
	.C(read_data_frame_13_0_iv_1_Z[7]),
	.D(un15_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_3_Z[7])
);
defparam \read_data_frame_13_0_iv_3[7] .INIT=16'hFEFA;
// @115:220
  CFG4 \read_data_frame_13_0_iv_6[8]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[8]),
	.B(REG_Sample_Per_Event_M_Z[8]),
	.C(un9_read_signal_0_a2_0_Z),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_6_Z[8])
);
defparam \read_data_frame_13_0_iv_6[8] .INIT=16'hC0A0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_6[9]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[9]),
	.B(REG_Sample_Per_Event_M_Z[9]),
	.C(un9_read_signal_0_a2_0_Z),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_6_Z[9])
);
defparam \read_data_frame_13_0_iv_6[9] .INIT=16'hC0A0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_3[9]  (
	.A(read_data_frame_13_0_iv_0_Z[9]),
	.B(Counter_Incoming_Events_Z[25]),
	.C(read_data_frame_13_0_iv_1_Z[9]),
	.D(un15_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_3_Z[9])
);
defparam \read_data_frame_13_0_iv_3[9] .INIT=16'hFEFA;
// @115:220
  CFG4 \read_data_frame_13_0_iv_6[10]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[10]),
	.B(REG_Sample_Per_Event_M_Z[10]),
	.C(un9_read_signal_0_a2_0_Z),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_6_Z[10])
);
defparam \read_data_frame_13_0_iv_6[10] .INIT=16'hC0A0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_6[11]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[11]),
	.B(REG_Sample_Per_Event_M_Z[11]),
	.C(un9_read_signal_0_a2_0_Z),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_6_Z[11])
);
defparam \read_data_frame_13_0_iv_6[11] .INIT=16'hC0A0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_3[11]  (
	.A(read_data_frame_13_0_iv_0_Z[11]),
	.B(Counter_Incoming_Events_Z[27]),
	.C(read_data_frame_13_0_iv_1_Z[11]),
	.D(un15_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_3_Z[11])
);
defparam \read_data_frame_13_0_iv_3[11] .INIT=16'hFEFA;
// @115:220
  CFG4 \read_data_frame_13_0_iv_5[12]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[12]),
	.B(REG_Sample_Per_Event_M_Z[12]),
	.C(un9_read_signal_0_a2_0_Z),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_5_Z[12])
);
defparam \read_data_frame_13_0_iv_5[12] .INIT=16'hC0A0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_3[12]  (
	.A(read_data_frame_13_0_iv_0_Z[12]),
	.B(Counter_Processed_Events_Z[12]),
	.C(read_data_frame_13_0_iv_1_Z[12]),
	.D(un17_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_3_Z[12])
);
defparam \read_data_frame_13_0_iv_3[12] .INIT=16'hFEFA;
// @115:220
  CFG4 \read_data_frame_13_0_iv_5[13]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[13]),
	.B(REG_Sample_Per_Event_M_Z[13]),
	.C(un9_read_signal_0_a2_0_Z),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_5_Z[13])
);
defparam \read_data_frame_13_0_iv_5[13] .INIT=16'hC0A0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_3[13]  (
	.A(read_data_frame_13_0_iv_0_Z[13]),
	.B(Counter_Processed_Events_Z[13]),
	.C(read_data_frame_13_0_iv_1_Z[13]),
	.D(un17_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_3_Z[13])
);
defparam \read_data_frame_13_0_iv_3[13] .INIT=16'hFEFA;
// @115:220
  CFG4 \read_data_frame_13_0_iv_5[14]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[14]),
	.B(REG_Sample_Per_Event_M_Z[14]),
	.C(un9_read_signal_0_a2_0_Z),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_5_Z[14])
);
defparam \read_data_frame_13_0_iv_5[14] .INIT=16'hC0A0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_3[14]  (
	.A(read_data_frame_13_0_iv_0_Z[14]),
	.B(Counter_Processed_Events_Z[14]),
	.C(read_data_frame_13_0_iv_1_Z[14]),
	.D(un17_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_3_Z[14])
);
defparam \read_data_frame_13_0_iv_3[14] .INIT=16'hFEFA;
// @115:220
  CFG4 \read_data_frame_13_0_iv_5[15]  (
	.A(Trigger_Control_0_Control_Sample_Per_Event[15]),
	.B(REG_Sample_Per_Event_M_Z[15]),
	.C(un9_read_signal_0_a2_0_Z),
	.D(C_addr_frame[0]),
	.Y(read_data_frame_13_0_iv_5_Z[15])
);
defparam \read_data_frame_13_0_iv_5[15] .INIT=16'hC0A0;
// @115:220
  CFG4 \read_data_frame_13_0_iv_3[15]  (
	.A(read_data_frame_13_0_iv_0_Z[15]),
	.B(Counter_Processed_Events_Z[15]),
	.C(read_data_frame_13_0_iv_1_Z[15]),
	.D(un17_read_signal_0_a2_Z),
	.Y(read_data_frame_13_0_iv_3_Z[15])
);
defparam \read_data_frame_13_0_iv_3[15] .INIT=16'hFEFA;
// @115:220
  CFG4 \read_data_frame_13_0_iv[15]  (
	.A(read_data_frame_13_0_iv_5_Z[15]),
	.B(read_data_frame_13_0_iv_3_Z[15]),
	.C(Counter_Processed_Events_Z[31]),
	.D(un19_read_signal_0_a2_Z),
	.Y(read_data_frame_13[15])
);
defparam \read_data_frame_13_0_iv[15] .INIT=16'hFEEE;
// @115:220
  CFG4 \read_data_frame_13_0_iv[14]  (
	.A(read_data_frame_13_0_iv_5_Z[14]),
	.B(read_data_frame_13_0_iv_3_Z[14]),
	.C(Counter_Processed_Events_Z[30]),
	.D(un19_read_signal_0_a2_Z),
	.Y(read_data_frame_13[14])
);
defparam \read_data_frame_13_0_iv[14] .INIT=16'hFEEE;
// @115:220
  CFG4 \read_data_frame_13_0_iv[13]  (
	.A(read_data_frame_13_0_iv_5_Z[13]),
	.B(read_data_frame_13_0_iv_3_Z[13]),
	.C(Counter_Processed_Events_Z[29]),
	.D(un19_read_signal_0_a2_Z),
	.Y(read_data_frame_13[13])
);
defparam \read_data_frame_13_0_iv[13] .INIT=16'hFEEE;
// @115:220
  CFG4 \read_data_frame_13_0_iv[12]  (
	.A(read_data_frame_13_0_iv_5_Z[12]),
	.B(read_data_frame_13_0_iv_3_Z[12]),
	.C(Counter_Processed_Events_Z[28]),
	.D(un19_read_signal_0_a2_Z),
	.Y(read_data_frame_13[12])
);
defparam \read_data_frame_13_0_iv[12] .INIT=16'hFEEE;
// @115:220
  CFG3 \read_data_frame_13_0_iv[11]  (
	.A(read_data_frame_13_0_iv_6_Z[11]),
	.B(read_data_frame_13_0_iv_4_Z[11]),
	.C(read_data_frame_13_0_iv_3_Z[11]),
	.Y(read_data_frame_13[11])
);
defparam \read_data_frame_13_0_iv[11] .INIT=8'hFE;
// @115:220
  CFG4 \read_data_frame_13_0_iv[10]  (
	.A(read_data_frame_13_0_iv_2_Z[10]),
	.B(read_data_frame_13_0_iv_4_Z[10]),
	.C(read_data_frame_13_0_iv_1_Z[10]),
	.D(read_data_frame_13_0_iv_6_Z[10]),
	.Y(read_data_frame_13[10])
);
defparam \read_data_frame_13_0_iv[10] .INIT=16'hFFFE;
// @115:220
  CFG3 \read_data_frame_13_0_iv[9]  (
	.A(read_data_frame_13_0_iv_6_Z[9]),
	.B(read_data_frame_13_0_iv_4_Z[9]),
	.C(read_data_frame_13_0_iv_3_Z[9]),
	.Y(read_data_frame_13[9])
);
defparam \read_data_frame_13_0_iv[9] .INIT=8'hFE;
// @115:220
  CFG4 \read_data_frame_13_0_iv[8]  (
	.A(read_data_frame_13_0_iv_2_Z[8]),
	.B(read_data_frame_13_0_iv_4_Z[8]),
	.C(read_data_frame_13_0_iv_1_Z[8]),
	.D(read_data_frame_13_0_iv_6_Z[8]),
	.Y(read_data_frame_13[8])
);
defparam \read_data_frame_13_0_iv[8] .INIT=16'hFFFE;
// @115:220
  CFG3 \read_data_frame_13_0_iv[7]  (
	.A(read_data_frame_13_0_iv_6_Z[7]),
	.B(read_data_frame_13_0_iv_4_Z[7]),
	.C(read_data_frame_13_0_iv_3_Z[7]),
	.Y(read_data_frame_13[7])
);
defparam \read_data_frame_13_0_iv[7] .INIT=8'hFE;
// @115:220
  CFG4 \read_data_frame_13_0_iv[6]  (
	.A(read_data_frame_13_0_iv_2_Z[6]),
	.B(read_data_frame_13_0_iv_4_Z[6]),
	.C(read_data_frame_13_0_iv_1_Z[6]),
	.D(read_data_frame_13_0_iv_6_Z[6]),
	.Y(read_data_frame_13[6])
);
defparam \read_data_frame_13_0_iv[6] .INIT=16'hFFFE;
// @115:220
  CFG3 \read_data_frame_13_0_iv[5]  (
	.A(read_data_frame_13_0_iv_6_Z[5]),
	.B(read_data_frame_13_0_iv_4_Z[5]),
	.C(read_data_frame_13_0_iv_3_Z[5]),
	.Y(read_data_frame_13[5])
);
defparam \read_data_frame_13_0_iv[5] .INIT=8'hFE;
// @115:220
  CFG4 \read_data_frame_13_0_iv[4]  (
	.A(read_data_frame_13_0_iv_2_Z[4]),
	.B(read_data_frame_13_0_iv_4_Z[4]),
	.C(read_data_frame_13_0_iv_1_Z[4]),
	.D(read_data_frame_13_0_iv_6_Z[4]),
	.Y(read_data_frame_13[4])
);
defparam \read_data_frame_13_0_iv[4] .INIT=16'hFFFE;
// @115:220
  CFG3 \read_data_frame_13_0_iv[3]  (
	.A(read_data_frame_13_0_iv_6_Z[3]),
	.B(read_data_frame_13_0_iv_4_Z[3]),
	.C(read_data_frame_13_0_iv_3_Z[3]),
	.Y(read_data_frame_13[3])
);
defparam \read_data_frame_13_0_iv[3] .INIT=8'hFE;
// @115:220
  CFG4 \read_data_frame_13_0_iv[2]  (
	.A(read_data_frame_13_0_iv_2_Z[2]),
	.B(read_data_frame_13_0_iv_1_Z[2]),
	.C(read_data_frame_13_0_iv_4_Z[2]),
	.D(read_data_frame_13_0_iv_6_Z[2]),
	.Y(read_data_frame_13[2])
);
defparam \read_data_frame_13_0_iv[2] .INIT=16'hFFFE;
// @115:220
  CFG3 \read_data_frame_13_0_iv[1]  (
	.A(read_data_frame_13_0_iv_6_Z[1]),
	.B(read_data_frame_13_0_iv_4_Z[1]),
	.C(read_data_frame_13_0_iv_3_Z[1]),
	.Y(read_data_frame_13[1])
);
defparam \read_data_frame_13_0_iv[1] .INIT=8'hFE;
// @115:220
  CFG4 \read_data_frame_13_iv[0]  (
	.A(read_data_frame_13_iv_6_Z[0]),
	.B(read_data_frame_13_iv_8_Z[0]),
	.C(read_data_frame_13_iv_4_Z[0]),
	.D(read_data_frame_13_iv_3_Z[0]),
	.Y(read_data_frame_13[0])
);
defparam \read_data_frame_13_iv[0] .INIT=16'hFFFE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Trigger_Control */

module Trigger_Top_Part (
  state_reg_i_0,
  Trigger_Top_Part_0_TRG_Threshold,
  C_write_data_frame,
  C_read_data_frame,
  C_addr_frame,
  Input_Data_Part_0_TRG_Detect_Vector,
  fwft_Q,
  REG_Test_Generator_Enable,
  C_enable_cmd,
  C_write_read,
  Reset_N,
  Trigger_Top_Part_0_ALL_FIFO_Enable,
  Trigger_Top_Part_0_EMPTY,
  FIFOs_Reader_0_Event_FIFO_R_Enable,
  Clock,
  dff_arst
)
;
output state_reg_i_0 ;
output [11:0] Trigger_Top_Part_0_TRG_Threshold ;
input [15:0] C_write_data_frame ;
output [15:0] C_read_data_frame ;
input [7:0] C_addr_frame ;
input [7:0] Input_Data_Part_0_TRG_Detect_Vector ;
output [1:0] fwft_Q ;
output REG_Test_Generator_Enable ;
input C_enable_cmd ;
input C_write_read ;
input Reset_N ;
output Trigger_Top_Part_0_ALL_FIFO_Enable ;
output Trigger_Top_Part_0_EMPTY ;
input FIFOs_Reader_0_Event_FIFO_R_Enable ;
input Clock ;
input dff_arst ;
wire state_reg_i_0 ;
wire REG_Test_Generator_Enable ;
wire C_enable_cmd ;
wire C_write_read ;
wire Reset_N ;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire Trigger_Top_Part_0_EMPTY ;
wire FIFOs_Reader_0_Event_FIFO_R_Enable ;
wire Clock ;
wire dff_arst ;
wire [1:0] Trigger_Main_0_FIFO_Event_Data;
wire [3:3] Trigger_Edge_Location_i;
wire [19:0] Trigger_Control_0_Control_Sample_Per_Event;
wire FIFO_Event_A_Full ;
wire Trigger_Control_0_Control_Enable ;
wire Trigger_Main_0_Control_Busy_Out ;
wire GND ;
wire VCC ;
// @65:122
  COREFIFO_C5 COREFIFO_C5_0 (
	.fwft_Q(fwft_Q[1:0]),
	.Trigger_Main_0_FIFO_Event_Data(Trigger_Main_0_FIFO_Event_Data[1:0]),
	.dff_arst(dff_arst),
	.Clock(Clock),
	.FIFOs_Reader_0_Event_FIFO_R_Enable(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FIFO_Event_A_Full(FIFO_Event_A_Full),
	.Trigger_Top_Part_0_EMPTY(Trigger_Top_Part_0_EMPTY),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable)
);
// @65:158
  Trigger_Main Trigger_Main_0 (
	.Input_Data_Part_0_TRG_Detect_Vector(Input_Data_Part_0_TRG_Detect_Vector[7:0]),
	.Trigger_Edge_Location_i_0(Trigger_Edge_Location_i[3]),
	.Trigger_Control_0_Control_Sample_Per_Event(Trigger_Control_0_Control_Sample_Per_Event[19:0]),
	.Trigger_Main_0_FIFO_Event_Data(Trigger_Main_0_FIFO_Event_Data[1:0]),
	.Trigger_Control_0_Control_Enable(Trigger_Control_0_Control_Enable),
	.FIFO_Event_A_Full(FIFO_Event_A_Full),
	.Reset_N(Reset_N),
	.Trigger_Main_0_Control_Busy_Out(Trigger_Main_0_Control_Busy_Out),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @65:137
  Trigger_Control Trigger_Control_0 (
	.C_addr_frame(C_addr_frame[7:0]),
	.C_read_data_frame(C_read_data_frame[15:0]),
	.Trigger_Control_0_Control_Sample_Per_Event(Trigger_Control_0_Control_Sample_Per_Event[19:0]),
	.C_write_data_frame(C_write_data_frame[15:0]),
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.Trigger_Edge_Location_i_0(Trigger_Edge_Location_i[3]),
	.state_reg_i_0(state_reg_i_0),
	.C_write_read(C_write_read),
	.C_enable_cmd(C_enable_cmd),
	.Trigger_Control_0_Control_Enable(Trigger_Control_0_Control_Enable),
	.REG_Test_Generator_Enable_1z(REG_Test_Generator_Enable),
	.Reset_N(Reset_N),
	.Trigger_Main_0_Control_Busy_Out(Trigger_Main_0_Control_Busy_Out),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Trigger_Top_Part */

module Test_Generator (
  Test_Generator_0_Test_Data_0,
  Test_Generator_0_Test_Data_1,
  Test_Generator_0_Test_Data_2,
  Test_Generator_0_Test_Data_4,
  Test_Generator_0_Test_Data_3,
  Test_Generator_0_Test_Data_5,
  Test_Generator_0_Test_Data_6,
  Test_Generator_0_Test_Data_7,
  Clock,
  dff_arst,
  REG_Test_Generator_Enable
)
;
output [11:3] Test_Generator_0_Test_Data_0 ;
output [11:0] Test_Generator_0_Test_Data_1 ;
output [11:1] Test_Generator_0_Test_Data_2 ;
output [11:2] Test_Generator_0_Test_Data_4 ;
output [11:0] Test_Generator_0_Test_Data_3 ;
output [11:0] Test_Generator_0_Test_Data_5 ;
output [11:1] Test_Generator_0_Test_Data_6 ;
output [11:0] Test_Generator_0_Test_Data_7 ;
input Clock ;
input dff_arst ;
input REG_Test_Generator_Enable ;
wire Clock ;
wire dff_arst ;
wire REG_Test_Generator_Enable ;
wire [3:3] Test_Data_0_4_fast_Z;
wire [11:4] Test_Data_6_4;
wire [11:4] Test_Data_7_4;
wire [11:4] Test_Data_5_4;
wire [11:4] Test_Data_4_4;
wire [11:4] Test_Data_3_4;
wire [11:4] Test_Data_1_4;
wire [11:4] Test_Data_2_4;
wire N_2_i ;
wire GND ;
wire VCC ;
wire Test_Data_6_4_cry_2_Y ;
wire Test_Data_7_4_cry_3_Y ;
wire Test_Data_5_4_cry_3_Y ;
wire Test_Data_4_4_cry_2_Y ;
wire Test_Data_3_4_cry_3_Y ;
wire Test_Data_1_4_cry_3_Y ;
wire Test_Data_2_4_cry_2_Y ;
wire un27_test_data_1_s_8_S ;
wire un27_test_data_1_cry_7_S ;
wire un27_test_data_1_cry_6_S ;
wire un27_test_data_1_cry_5_S ;
wire un27_test_data_1_cry_4_S ;
wire un27_test_data_1_cry_3_S ;
wire un27_test_data_1_cry_2_S ;
wire un27_test_data_1_cry_1_S ;
wire Test_Data_1_4_cry_3 ;
wire Test_Data_1_4_cry_3_S ;
wire Test_Data_1_4_cry_4 ;
wire Test_Data_1_4_cry_4_Y ;
wire Test_Data_1_4_cry_5 ;
wire Test_Data_1_4_cry_5_Y ;
wire Test_Data_1_4_cry_6 ;
wire Test_Data_1_4_cry_6_Y ;
wire Test_Data_1_4_cry_7 ;
wire Test_Data_1_4_cry_7_Y ;
wire Test_Data_1_4_cry_8 ;
wire Test_Data_1_4_cry_8_Y ;
wire Test_Data_1_4_cry_9 ;
wire Test_Data_1_4_cry_9_Y ;
wire Test_Data_1_4_s_11_FCO ;
wire Test_Data_1_4_s_11_Y ;
wire Test_Data_1_4_cry_10 ;
wire Test_Data_1_4_cry_10_Y ;
wire Test_Data_2_4_cry_2 ;
wire Test_Data_2_4_cry_2_S ;
wire Test_Data_2_4_cry_3 ;
wire Test_Data_2_4_cry_3_Y ;
wire Test_Data_2_4_cry_4 ;
wire Test_Data_2_4_cry_4_Y ;
wire Test_Data_2_4_cry_5 ;
wire Test_Data_2_4_cry_5_Y ;
wire Test_Data_2_4_cry_6 ;
wire Test_Data_2_4_cry_6_Y ;
wire Test_Data_2_4_cry_7 ;
wire Test_Data_2_4_cry_7_Y ;
wire Test_Data_2_4_cry_8 ;
wire Test_Data_2_4_cry_8_Y ;
wire Test_Data_2_4_s_10_FCO ;
wire Test_Data_2_4_s_10_Y ;
wire Test_Data_2_4_cry_9 ;
wire Test_Data_2_4_cry_9_Y ;
wire Test_Data_3_4_cry_3 ;
wire Test_Data_3_4_cry_3_S ;
wire Test_Data_3_4_cry_4 ;
wire Test_Data_3_4_cry_4_Y ;
wire Test_Data_3_4_cry_5 ;
wire Test_Data_3_4_cry_5_Y ;
wire Test_Data_3_4_cry_6 ;
wire Test_Data_3_4_cry_6_Y ;
wire Test_Data_3_4_cry_7 ;
wire Test_Data_3_4_cry_7_Y ;
wire Test_Data_3_4_cry_8 ;
wire Test_Data_3_4_cry_8_Y ;
wire Test_Data_3_4_cry_9 ;
wire Test_Data_3_4_cry_9_Y ;
wire Test_Data_3_4_s_11_FCO ;
wire Test_Data_3_4_s_11_Y ;
wire Test_Data_3_4_cry_10 ;
wire Test_Data_3_4_cry_10_Y ;
wire Test_Data_4_4_cry_2 ;
wire Test_Data_4_4_cry_2_S ;
wire Test_Data_4_4_cry_3 ;
wire Test_Data_4_4_cry_3_Y ;
wire Test_Data_4_4_cry_4 ;
wire Test_Data_4_4_cry_4_Y ;
wire Test_Data_4_4_cry_5 ;
wire Test_Data_4_4_cry_5_Y ;
wire Test_Data_4_4_cry_6 ;
wire Test_Data_4_4_cry_6_Y ;
wire Test_Data_4_4_cry_7 ;
wire Test_Data_4_4_cry_7_Y ;
wire Test_Data_4_4_cry_8 ;
wire Test_Data_4_4_cry_8_Y ;
wire Test_Data_4_4_s_10_FCO ;
wire Test_Data_4_4_s_10_Y ;
wire Test_Data_4_4_cry_9 ;
wire Test_Data_4_4_cry_9_Y ;
wire Test_Data_5_4_cry_3 ;
wire Test_Data_5_4_cry_3_S ;
wire Test_Data_5_4_cry_4 ;
wire Test_Data_5_4_cry_4_Y ;
wire Test_Data_5_4_cry_5 ;
wire Test_Data_5_4_cry_5_Y ;
wire Test_Data_5_4_cry_6 ;
wire Test_Data_5_4_cry_6_Y ;
wire Test_Data_5_4_cry_7 ;
wire Test_Data_5_4_cry_7_Y ;
wire Test_Data_5_4_cry_8 ;
wire Test_Data_5_4_cry_8_Y ;
wire Test_Data_5_4_cry_9 ;
wire Test_Data_5_4_cry_9_Y ;
wire Test_Data_5_4_s_11_FCO ;
wire Test_Data_5_4_s_11_Y ;
wire Test_Data_5_4_cry_10 ;
wire Test_Data_5_4_cry_10_Y ;
wire Test_Data_6_4_cry_2 ;
wire Test_Data_6_4_cry_2_S ;
wire Test_Data_6_4_cry_3 ;
wire Test_Data_6_4_cry_3_Y ;
wire Test_Data_6_4_cry_4 ;
wire Test_Data_6_4_cry_4_Y ;
wire Test_Data_6_4_cry_5 ;
wire Test_Data_6_4_cry_5_Y ;
wire Test_Data_6_4_cry_6 ;
wire Test_Data_6_4_cry_6_Y ;
wire Test_Data_6_4_cry_7 ;
wire Test_Data_6_4_cry_7_Y ;
wire Test_Data_6_4_cry_8 ;
wire Test_Data_6_4_cry_8_Y ;
wire Test_Data_6_4_s_10_FCO ;
wire Test_Data_6_4_s_10_Y ;
wire Test_Data_6_4_cry_9 ;
wire Test_Data_6_4_cry_9_Y ;
wire Test_Data_7_4_cry_3 ;
wire Test_Data_7_4_cry_3_S ;
wire Test_Data_7_4_cry_4 ;
wire Test_Data_7_4_cry_4_Y ;
wire Test_Data_7_4_cry_5 ;
wire Test_Data_7_4_cry_5_Y ;
wire Test_Data_7_4_cry_6 ;
wire Test_Data_7_4_cry_6_Y ;
wire Test_Data_7_4_cry_7 ;
wire Test_Data_7_4_cry_7_Y ;
wire Test_Data_7_4_cry_8 ;
wire Test_Data_7_4_cry_8_Y ;
wire Test_Data_7_4_cry_9 ;
wire Test_Data_7_4_cry_9_Y ;
wire Test_Data_7_4_s_11_FCO ;
wire Test_Data_7_4_s_11_Y ;
wire Test_Data_7_4_cry_10 ;
wire Test_Data_7_4_cry_10_Y ;
wire un27_test_data_1_s_1_805_FCO ;
wire un27_test_data_1_s_1_805_S ;
wire un27_test_data_1_s_1_805_Y ;
wire un27_test_data_1_cry_1_Z ;
wire un27_test_data_1_cry_1_Y ;
wire un27_test_data_1_cry_2_Z ;
wire un27_test_data_1_cry_2_Y ;
wire un27_test_data_1_cry_3_Z ;
wire un27_test_data_1_cry_3_Y ;
wire un27_test_data_1_cry_4_Z ;
wire un27_test_data_1_cry_4_Y ;
wire un27_test_data_1_cry_5_Z ;
wire un27_test_data_1_cry_5_Y ;
wire un27_test_data_1_cry_6_Z ;
wire un27_test_data_1_cry_6_Y ;
wire un27_test_data_1_s_8_FCO ;
wire un27_test_data_1_s_8_Y ;
wire un27_test_data_1_cry_7_Z ;
wire un27_test_data_1_cry_7_Y ;
wire N_434 ;
wire N_433 ;
wire N_432 ;
wire N_431 ;
wire N_430 ;
wire N_429 ;
  CFG1 N_2_i_0 (
	.A(REG_Test_Generator_Enable),
	.Y(N_2_i)
);
defparam N_2_i_0.INIT=2'h1;
// @105:76
  CFG1 \Test_Data_0_4_fast[3]  (
	.A(Test_Generator_0_Test_Data_0[3]),
	.Y(Test_Data_0_4_fast_Z[3])
);
defparam \Test_Data_0_4_fast[3] .INIT=2'h1;
// @105:66
  SLE \Test_Data_7[0]  (
	.Q(Test_Generator_0_Test_Data_7[0]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(VCC),
	.EN(N_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_6[4]  (
	.Q(Test_Generator_0_Test_Data_6[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_6_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_6[3]  (
	.Q(Test_Generator_0_Test_Data_6[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_6_4_cry_2_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_6[1]  (
	.Q(Test_Generator_0_Test_Data_6[1]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(VCC),
	.EN(N_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_7[11]  (
	.Q(Test_Generator_0_Test_Data_7[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_7_4[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_7[10]  (
	.Q(Test_Generator_0_Test_Data_7[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_7_4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_7[9]  (
	.Q(Test_Generator_0_Test_Data_7[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_7_4[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_7[8]  (
	.Q(Test_Generator_0_Test_Data_7[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_7_4[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_7[7]  (
	.Q(Test_Generator_0_Test_Data_7[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_7_4[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_7[6]  (
	.Q(Test_Generator_0_Test_Data_7[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_7_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_7[5]  (
	.Q(Test_Generator_0_Test_Data_7[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_7_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_7[4]  (
	.Q(Test_Generator_0_Test_Data_7[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_7_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_7[3]  (
	.Q(Test_Generator_0_Test_Data_7[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_7_4_cry_3_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_5[7]  (
	.Q(Test_Generator_0_Test_Data_5[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_5_4[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_5[6]  (
	.Q(Test_Generator_0_Test_Data_5[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_5_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_5[5]  (
	.Q(Test_Generator_0_Test_Data_5[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_5_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_5[4]  (
	.Q(Test_Generator_0_Test_Data_5[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_5_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_5[3]  (
	.Q(Test_Generator_0_Test_Data_5[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_5_4_cry_3_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_5[0]  (
	.Q(Test_Generator_0_Test_Data_5[0]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(VCC),
	.EN(N_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_6[11]  (
	.Q(Test_Generator_0_Test_Data_6[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_6_4[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_6[10]  (
	.Q(Test_Generator_0_Test_Data_6[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_6_4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_6[9]  (
	.Q(Test_Generator_0_Test_Data_6[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_6_4[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_6[8]  (
	.Q(Test_Generator_0_Test_Data_6[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_6_4[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_6[7]  (
	.Q(Test_Generator_0_Test_Data_6[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_6_4[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_6[6]  (
	.Q(Test_Generator_0_Test_Data_6[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_6_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_6[5]  (
	.Q(Test_Generator_0_Test_Data_6[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_6_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_4[10]  (
	.Q(Test_Generator_0_Test_Data_4[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_4_4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_4[9]  (
	.Q(Test_Generator_0_Test_Data_4[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_4_4[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_4[8]  (
	.Q(Test_Generator_0_Test_Data_4[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_4_4[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_4[7]  (
	.Q(Test_Generator_0_Test_Data_4[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_4_4[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_4[6]  (
	.Q(Test_Generator_0_Test_Data_4[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_4_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_4[5]  (
	.Q(Test_Generator_0_Test_Data_4[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_4_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_4[4]  (
	.Q(Test_Generator_0_Test_Data_4[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_4_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_4[3]  (
	.Q(Test_Generator_0_Test_Data_4[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_4_4_cry_2_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_4[2]  (
	.Q(Test_Generator_0_Test_Data_4[2]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(VCC),
	.EN(N_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_5[11]  (
	.Q(Test_Generator_0_Test_Data_5[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_5_4[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_5[10]  (
	.Q(Test_Generator_0_Test_Data_5[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_5_4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_5[9]  (
	.Q(Test_Generator_0_Test_Data_5[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_5_4[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_5[8]  (
	.Q(Test_Generator_0_Test_Data_5[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_5_4[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_2[1]  (
	.Q(Test_Generator_0_Test_Data_2[1]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(VCC),
	.EN(N_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_3[11]  (
	.Q(Test_Generator_0_Test_Data_3[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_3_4[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_3[10]  (
	.Q(Test_Generator_0_Test_Data_3[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_3_4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_3[9]  (
	.Q(Test_Generator_0_Test_Data_3[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_3_4[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_3[8]  (
	.Q(Test_Generator_0_Test_Data_3[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_3_4[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_3[7]  (
	.Q(Test_Generator_0_Test_Data_3[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_3_4[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_3[6]  (
	.Q(Test_Generator_0_Test_Data_3[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_3_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_3[5]  (
	.Q(Test_Generator_0_Test_Data_3[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_3_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_3[4]  (
	.Q(Test_Generator_0_Test_Data_3[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_3_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_3[3]  (
	.Q(Test_Generator_0_Test_Data_3[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_3_4_cry_3_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_3[0]  (
	.Q(Test_Generator_0_Test_Data_3[0]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(VCC),
	.EN(N_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_4[11]  (
	.Q(Test_Generator_0_Test_Data_4[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_4_4[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_1[4]  (
	.Q(Test_Generator_0_Test_Data_1[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_1_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_1[3]  (
	.Q(Test_Generator_0_Test_Data_1[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_1_4_cry_3_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_1[0]  (
	.Q(Test_Generator_0_Test_Data_1[0]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(VCC),
	.EN(N_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_2[11]  (
	.Q(Test_Generator_0_Test_Data_2[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_2_4[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_2[10]  (
	.Q(Test_Generator_0_Test_Data_2[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_2_4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_2[9]  (
	.Q(Test_Generator_0_Test_Data_2[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_2_4[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_2[8]  (
	.Q(Test_Generator_0_Test_Data_2[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_2_4[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_2[7]  (
	.Q(Test_Generator_0_Test_Data_2[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_2_4[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_2[6]  (
	.Q(Test_Generator_0_Test_Data_2[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_2_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_2[5]  (
	.Q(Test_Generator_0_Test_Data_2[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_2_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_2[4]  (
	.Q(Test_Generator_0_Test_Data_2[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_2_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_2[3]  (
	.Q(Test_Generator_0_Test_Data_2[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_2_4_cry_2_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_0_1[3]  (
	.Q(Test_Generator_0_Test_Data_0[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_0_4_fast_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(REG_Test_Generator_Enable)
);
// @105:66
  SLE \Test_Data_1[11]  (
	.Q(Test_Generator_0_Test_Data_1[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_1_4[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_1[10]  (
	.Q(Test_Generator_0_Test_Data_1[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_1_4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_1[9]  (
	.Q(Test_Generator_0_Test_Data_1[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_1_4[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_1[8]  (
	.Q(Test_Generator_0_Test_Data_1[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_1_4[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_1[7]  (
	.Q(Test_Generator_0_Test_Data_1[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_1_4[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_1[6]  (
	.Q(Test_Generator_0_Test_Data_1[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_1_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_1[5]  (
	.Q(Test_Generator_0_Test_Data_1[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Test_Data_1_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @105:66
  SLE \Test_Data_0_1[11]  (
	.Q(Test_Generator_0_Test_Data_0[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un27_test_data_1_s_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(REG_Test_Generator_Enable)
);
// @105:66
  SLE \Test_Data_0_1[10]  (
	.Q(Test_Generator_0_Test_Data_0[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un27_test_data_1_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(REG_Test_Generator_Enable)
);
// @105:66
  SLE \Test_Data_0_1[9]  (
	.Q(Test_Generator_0_Test_Data_0[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un27_test_data_1_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(REG_Test_Generator_Enable)
);
// @105:66
  SLE \Test_Data_0_1[8]  (
	.Q(Test_Generator_0_Test_Data_0[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un27_test_data_1_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(REG_Test_Generator_Enable)
);
// @105:66
  SLE \Test_Data_0_1[7]  (
	.Q(Test_Generator_0_Test_Data_0[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un27_test_data_1_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(REG_Test_Generator_Enable)
);
// @105:66
  SLE \Test_Data_0_1[6]  (
	.Q(Test_Generator_0_Test_Data_0[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un27_test_data_1_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(REG_Test_Generator_Enable)
);
// @105:66
  SLE \Test_Data_0_1[5]  (
	.Q(Test_Generator_0_Test_Data_0[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un27_test_data_1_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(REG_Test_Generator_Enable)
);
// @105:66
  SLE \Test_Data_0_1[4]  (
	.Q(Test_Generator_0_Test_Data_0[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(un27_test_data_1_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(REG_Test_Generator_Enable)
);
// @105:76
  ARI1 \Test_Counter.Test_Data_1_4_cry_3  (
	.FCO(Test_Data_1_4_cry_3),
	.S(Test_Data_1_4_cry_3_S),
	.Y(Test_Data_1_4_cry_3_Y),
	.B(REG_Test_Generator_Enable),
	.C(GND),
	.D(GND),
	.A(Test_Generator_0_Test_Data_1[3]),
	.FCI(GND)
);
defparam \Test_Counter.Test_Data_1_4_cry_3 .INIT=20'h500AA;
// @105:76
  ARI1 \Test_Counter.Test_Data_1_4_cry_4  (
	.FCO(Test_Data_1_4_cry_4),
	.S(Test_Data_1_4[4]),
	.Y(Test_Data_1_4_cry_4_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_1[4]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_1_4_cry_3)
);
defparam \Test_Counter.Test_Data_1_4_cry_4 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_1_4_cry_5  (
	.FCO(Test_Data_1_4_cry_5),
	.S(Test_Data_1_4[5]),
	.Y(Test_Data_1_4_cry_5_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_1[5]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_1_4_cry_4)
);
defparam \Test_Counter.Test_Data_1_4_cry_5 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_1_4_cry_6  (
	.FCO(Test_Data_1_4_cry_6),
	.S(Test_Data_1_4[6]),
	.Y(Test_Data_1_4_cry_6_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_1[6]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_1_4_cry_5)
);
defparam \Test_Counter.Test_Data_1_4_cry_6 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_1_4_cry_7  (
	.FCO(Test_Data_1_4_cry_7),
	.S(Test_Data_1_4[7]),
	.Y(Test_Data_1_4_cry_7_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_1[7]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_1_4_cry_6)
);
defparam \Test_Counter.Test_Data_1_4_cry_7 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_1_4_cry_8  (
	.FCO(Test_Data_1_4_cry_8),
	.S(Test_Data_1_4[8]),
	.Y(Test_Data_1_4_cry_8_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_1[8]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_1_4_cry_7)
);
defparam \Test_Counter.Test_Data_1_4_cry_8 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_1_4_cry_9  (
	.FCO(Test_Data_1_4_cry_9),
	.S(Test_Data_1_4[9]),
	.Y(Test_Data_1_4_cry_9_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_1[9]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_1_4_cry_8)
);
defparam \Test_Counter.Test_Data_1_4_cry_9 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_1_4_s_11  (
	.FCO(Test_Data_1_4_s_11_FCO),
	.S(Test_Data_1_4[11]),
	.Y(Test_Data_1_4_s_11_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_1[11]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_1_4_cry_10)
);
defparam \Test_Counter.Test_Data_1_4_s_11 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_1_4_cry_10  (
	.FCO(Test_Data_1_4_cry_10),
	.S(Test_Data_1_4[10]),
	.Y(Test_Data_1_4_cry_10_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_1[10]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_1_4_cry_9)
);
defparam \Test_Counter.Test_Data_1_4_cry_10 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_2_4_cry_2  (
	.FCO(Test_Data_2_4_cry_2),
	.S(Test_Data_2_4_cry_2_S),
	.Y(Test_Data_2_4_cry_2_Y),
	.B(REG_Test_Generator_Enable),
	.C(GND),
	.D(GND),
	.A(Test_Generator_0_Test_Data_2[3]),
	.FCI(GND)
);
defparam \Test_Counter.Test_Data_2_4_cry_2 .INIT=20'h500AA;
// @105:76
  ARI1 \Test_Counter.Test_Data_2_4_cry_3  (
	.FCO(Test_Data_2_4_cry_3),
	.S(Test_Data_2_4[4]),
	.Y(Test_Data_2_4_cry_3_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_2[4]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_2_4_cry_2)
);
defparam \Test_Counter.Test_Data_2_4_cry_3 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_2_4_cry_4  (
	.FCO(Test_Data_2_4_cry_4),
	.S(Test_Data_2_4[5]),
	.Y(Test_Data_2_4_cry_4_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_2[5]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_2_4_cry_3)
);
defparam \Test_Counter.Test_Data_2_4_cry_4 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_2_4_cry_5  (
	.FCO(Test_Data_2_4_cry_5),
	.S(Test_Data_2_4[6]),
	.Y(Test_Data_2_4_cry_5_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_2[6]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_2_4_cry_4)
);
defparam \Test_Counter.Test_Data_2_4_cry_5 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_2_4_cry_6  (
	.FCO(Test_Data_2_4_cry_6),
	.S(Test_Data_2_4[7]),
	.Y(Test_Data_2_4_cry_6_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_2[7]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_2_4_cry_5)
);
defparam \Test_Counter.Test_Data_2_4_cry_6 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_2_4_cry_7  (
	.FCO(Test_Data_2_4_cry_7),
	.S(Test_Data_2_4[8]),
	.Y(Test_Data_2_4_cry_7_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_2[8]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_2_4_cry_6)
);
defparam \Test_Counter.Test_Data_2_4_cry_7 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_2_4_cry_8  (
	.FCO(Test_Data_2_4_cry_8),
	.S(Test_Data_2_4[9]),
	.Y(Test_Data_2_4_cry_8_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_2[9]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_2_4_cry_7)
);
defparam \Test_Counter.Test_Data_2_4_cry_8 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_2_4_s_10  (
	.FCO(Test_Data_2_4_s_10_FCO),
	.S(Test_Data_2_4[11]),
	.Y(Test_Data_2_4_s_10_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_2[11]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_2_4_cry_9)
);
defparam \Test_Counter.Test_Data_2_4_s_10 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_2_4_cry_9  (
	.FCO(Test_Data_2_4_cry_9),
	.S(Test_Data_2_4[10]),
	.Y(Test_Data_2_4_cry_9_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_2[10]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_2_4_cry_8)
);
defparam \Test_Counter.Test_Data_2_4_cry_9 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_3_4_cry_3  (
	.FCO(Test_Data_3_4_cry_3),
	.S(Test_Data_3_4_cry_3_S),
	.Y(Test_Data_3_4_cry_3_Y),
	.B(REG_Test_Generator_Enable),
	.C(GND),
	.D(GND),
	.A(Test_Generator_0_Test_Data_3[3]),
	.FCI(GND)
);
defparam \Test_Counter.Test_Data_3_4_cry_3 .INIT=20'h500AA;
// @105:76
  ARI1 \Test_Counter.Test_Data_3_4_cry_4  (
	.FCO(Test_Data_3_4_cry_4),
	.S(Test_Data_3_4[4]),
	.Y(Test_Data_3_4_cry_4_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_3[4]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_3_4_cry_3)
);
defparam \Test_Counter.Test_Data_3_4_cry_4 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_3_4_cry_5  (
	.FCO(Test_Data_3_4_cry_5),
	.S(Test_Data_3_4[5]),
	.Y(Test_Data_3_4_cry_5_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_3[5]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_3_4_cry_4)
);
defparam \Test_Counter.Test_Data_3_4_cry_5 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_3_4_cry_6  (
	.FCO(Test_Data_3_4_cry_6),
	.S(Test_Data_3_4[6]),
	.Y(Test_Data_3_4_cry_6_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_3[6]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_3_4_cry_5)
);
defparam \Test_Counter.Test_Data_3_4_cry_6 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_3_4_cry_7  (
	.FCO(Test_Data_3_4_cry_7),
	.S(Test_Data_3_4[7]),
	.Y(Test_Data_3_4_cry_7_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_3[7]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_3_4_cry_6)
);
defparam \Test_Counter.Test_Data_3_4_cry_7 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_3_4_cry_8  (
	.FCO(Test_Data_3_4_cry_8),
	.S(Test_Data_3_4[8]),
	.Y(Test_Data_3_4_cry_8_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_3[8]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_3_4_cry_7)
);
defparam \Test_Counter.Test_Data_3_4_cry_8 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_3_4_cry_9  (
	.FCO(Test_Data_3_4_cry_9),
	.S(Test_Data_3_4[9]),
	.Y(Test_Data_3_4_cry_9_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_3[9]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_3_4_cry_8)
);
defparam \Test_Counter.Test_Data_3_4_cry_9 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_3_4_s_11  (
	.FCO(Test_Data_3_4_s_11_FCO),
	.S(Test_Data_3_4[11]),
	.Y(Test_Data_3_4_s_11_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_3[11]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_3_4_cry_10)
);
defparam \Test_Counter.Test_Data_3_4_s_11 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_3_4_cry_10  (
	.FCO(Test_Data_3_4_cry_10),
	.S(Test_Data_3_4[10]),
	.Y(Test_Data_3_4_cry_10_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_3[10]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_3_4_cry_9)
);
defparam \Test_Counter.Test_Data_3_4_cry_10 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_4_4_cry_2  (
	.FCO(Test_Data_4_4_cry_2),
	.S(Test_Data_4_4_cry_2_S),
	.Y(Test_Data_4_4_cry_2_Y),
	.B(REG_Test_Generator_Enable),
	.C(GND),
	.D(GND),
	.A(Test_Generator_0_Test_Data_4[3]),
	.FCI(GND)
);
defparam \Test_Counter.Test_Data_4_4_cry_2 .INIT=20'h500AA;
// @105:76
  ARI1 \Test_Counter.Test_Data_4_4_cry_3  (
	.FCO(Test_Data_4_4_cry_3),
	.S(Test_Data_4_4[4]),
	.Y(Test_Data_4_4_cry_3_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_4[4]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_4_4_cry_2)
);
defparam \Test_Counter.Test_Data_4_4_cry_3 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_4_4_cry_4  (
	.FCO(Test_Data_4_4_cry_4),
	.S(Test_Data_4_4[5]),
	.Y(Test_Data_4_4_cry_4_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_4[5]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_4_4_cry_3)
);
defparam \Test_Counter.Test_Data_4_4_cry_4 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_4_4_cry_5  (
	.FCO(Test_Data_4_4_cry_5),
	.S(Test_Data_4_4[6]),
	.Y(Test_Data_4_4_cry_5_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_4[6]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_4_4_cry_4)
);
defparam \Test_Counter.Test_Data_4_4_cry_5 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_4_4_cry_6  (
	.FCO(Test_Data_4_4_cry_6),
	.S(Test_Data_4_4[7]),
	.Y(Test_Data_4_4_cry_6_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_4[7]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_4_4_cry_5)
);
defparam \Test_Counter.Test_Data_4_4_cry_6 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_4_4_cry_7  (
	.FCO(Test_Data_4_4_cry_7),
	.S(Test_Data_4_4[8]),
	.Y(Test_Data_4_4_cry_7_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_4[8]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_4_4_cry_6)
);
defparam \Test_Counter.Test_Data_4_4_cry_7 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_4_4_cry_8  (
	.FCO(Test_Data_4_4_cry_8),
	.S(Test_Data_4_4[9]),
	.Y(Test_Data_4_4_cry_8_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_4[9]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_4_4_cry_7)
);
defparam \Test_Counter.Test_Data_4_4_cry_8 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_4_4_s_10  (
	.FCO(Test_Data_4_4_s_10_FCO),
	.S(Test_Data_4_4[11]),
	.Y(Test_Data_4_4_s_10_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_4[11]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_4_4_cry_9)
);
defparam \Test_Counter.Test_Data_4_4_s_10 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_4_4_cry_9  (
	.FCO(Test_Data_4_4_cry_9),
	.S(Test_Data_4_4[10]),
	.Y(Test_Data_4_4_cry_9_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_4[10]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_4_4_cry_8)
);
defparam \Test_Counter.Test_Data_4_4_cry_9 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_5_4_cry_3  (
	.FCO(Test_Data_5_4_cry_3),
	.S(Test_Data_5_4_cry_3_S),
	.Y(Test_Data_5_4_cry_3_Y),
	.B(REG_Test_Generator_Enable),
	.C(GND),
	.D(GND),
	.A(Test_Generator_0_Test_Data_5[3]),
	.FCI(GND)
);
defparam \Test_Counter.Test_Data_5_4_cry_3 .INIT=20'h500AA;
// @105:76
  ARI1 \Test_Counter.Test_Data_5_4_cry_4  (
	.FCO(Test_Data_5_4_cry_4),
	.S(Test_Data_5_4[4]),
	.Y(Test_Data_5_4_cry_4_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_5[4]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_5_4_cry_3)
);
defparam \Test_Counter.Test_Data_5_4_cry_4 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_5_4_cry_5  (
	.FCO(Test_Data_5_4_cry_5),
	.S(Test_Data_5_4[5]),
	.Y(Test_Data_5_4_cry_5_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_5[5]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_5_4_cry_4)
);
defparam \Test_Counter.Test_Data_5_4_cry_5 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_5_4_cry_6  (
	.FCO(Test_Data_5_4_cry_6),
	.S(Test_Data_5_4[6]),
	.Y(Test_Data_5_4_cry_6_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_5[6]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_5_4_cry_5)
);
defparam \Test_Counter.Test_Data_5_4_cry_6 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_5_4_cry_7  (
	.FCO(Test_Data_5_4_cry_7),
	.S(Test_Data_5_4[7]),
	.Y(Test_Data_5_4_cry_7_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_5[7]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_5_4_cry_6)
);
defparam \Test_Counter.Test_Data_5_4_cry_7 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_5_4_cry_8  (
	.FCO(Test_Data_5_4_cry_8),
	.S(Test_Data_5_4[8]),
	.Y(Test_Data_5_4_cry_8_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_5[8]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_5_4_cry_7)
);
defparam \Test_Counter.Test_Data_5_4_cry_8 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_5_4_cry_9  (
	.FCO(Test_Data_5_4_cry_9),
	.S(Test_Data_5_4[9]),
	.Y(Test_Data_5_4_cry_9_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_5[9]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_5_4_cry_8)
);
defparam \Test_Counter.Test_Data_5_4_cry_9 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_5_4_s_11  (
	.FCO(Test_Data_5_4_s_11_FCO),
	.S(Test_Data_5_4[11]),
	.Y(Test_Data_5_4_s_11_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_5[11]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_5_4_cry_10)
);
defparam \Test_Counter.Test_Data_5_4_s_11 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_5_4_cry_10  (
	.FCO(Test_Data_5_4_cry_10),
	.S(Test_Data_5_4[10]),
	.Y(Test_Data_5_4_cry_10_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_5[10]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_5_4_cry_9)
);
defparam \Test_Counter.Test_Data_5_4_cry_10 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_6_4_cry_2  (
	.FCO(Test_Data_6_4_cry_2),
	.S(Test_Data_6_4_cry_2_S),
	.Y(Test_Data_6_4_cry_2_Y),
	.B(REG_Test_Generator_Enable),
	.C(GND),
	.D(GND),
	.A(Test_Generator_0_Test_Data_6[3]),
	.FCI(GND)
);
defparam \Test_Counter.Test_Data_6_4_cry_2 .INIT=20'h500AA;
// @105:76
  ARI1 \Test_Counter.Test_Data_6_4_cry_3  (
	.FCO(Test_Data_6_4_cry_3),
	.S(Test_Data_6_4[4]),
	.Y(Test_Data_6_4_cry_3_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_6[4]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_6_4_cry_2)
);
defparam \Test_Counter.Test_Data_6_4_cry_3 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_6_4_cry_4  (
	.FCO(Test_Data_6_4_cry_4),
	.S(Test_Data_6_4[5]),
	.Y(Test_Data_6_4_cry_4_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_6[5]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_6_4_cry_3)
);
defparam \Test_Counter.Test_Data_6_4_cry_4 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_6_4_cry_5  (
	.FCO(Test_Data_6_4_cry_5),
	.S(Test_Data_6_4[6]),
	.Y(Test_Data_6_4_cry_5_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_6[6]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_6_4_cry_4)
);
defparam \Test_Counter.Test_Data_6_4_cry_5 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_6_4_cry_6  (
	.FCO(Test_Data_6_4_cry_6),
	.S(Test_Data_6_4[7]),
	.Y(Test_Data_6_4_cry_6_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_6[7]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_6_4_cry_5)
);
defparam \Test_Counter.Test_Data_6_4_cry_6 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_6_4_cry_7  (
	.FCO(Test_Data_6_4_cry_7),
	.S(Test_Data_6_4[8]),
	.Y(Test_Data_6_4_cry_7_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_6[8]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_6_4_cry_6)
);
defparam \Test_Counter.Test_Data_6_4_cry_7 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_6_4_cry_8  (
	.FCO(Test_Data_6_4_cry_8),
	.S(Test_Data_6_4[9]),
	.Y(Test_Data_6_4_cry_8_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_6[9]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_6_4_cry_7)
);
defparam \Test_Counter.Test_Data_6_4_cry_8 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_6_4_s_10  (
	.FCO(Test_Data_6_4_s_10_FCO),
	.S(Test_Data_6_4[11]),
	.Y(Test_Data_6_4_s_10_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_6[11]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_6_4_cry_9)
);
defparam \Test_Counter.Test_Data_6_4_s_10 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_6_4_cry_9  (
	.FCO(Test_Data_6_4_cry_9),
	.S(Test_Data_6_4[10]),
	.Y(Test_Data_6_4_cry_9_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_6[10]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_6_4_cry_8)
);
defparam \Test_Counter.Test_Data_6_4_cry_9 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_7_4_cry_3  (
	.FCO(Test_Data_7_4_cry_3),
	.S(Test_Data_7_4_cry_3_S),
	.Y(Test_Data_7_4_cry_3_Y),
	.B(REG_Test_Generator_Enable),
	.C(GND),
	.D(GND),
	.A(Test_Generator_0_Test_Data_7[3]),
	.FCI(GND)
);
defparam \Test_Counter.Test_Data_7_4_cry_3 .INIT=20'h500AA;
// @105:76
  ARI1 \Test_Counter.Test_Data_7_4_cry_4  (
	.FCO(Test_Data_7_4_cry_4),
	.S(Test_Data_7_4[4]),
	.Y(Test_Data_7_4_cry_4_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_7[4]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_7_4_cry_3)
);
defparam \Test_Counter.Test_Data_7_4_cry_4 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_7_4_cry_5  (
	.FCO(Test_Data_7_4_cry_5),
	.S(Test_Data_7_4[5]),
	.Y(Test_Data_7_4_cry_5_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_7[5]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_7_4_cry_4)
);
defparam \Test_Counter.Test_Data_7_4_cry_5 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_7_4_cry_6  (
	.FCO(Test_Data_7_4_cry_6),
	.S(Test_Data_7_4[6]),
	.Y(Test_Data_7_4_cry_6_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_7[6]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_7_4_cry_5)
);
defparam \Test_Counter.Test_Data_7_4_cry_6 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_7_4_cry_7  (
	.FCO(Test_Data_7_4_cry_7),
	.S(Test_Data_7_4[7]),
	.Y(Test_Data_7_4_cry_7_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_7[7]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_7_4_cry_6)
);
defparam \Test_Counter.Test_Data_7_4_cry_7 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_7_4_cry_8  (
	.FCO(Test_Data_7_4_cry_8),
	.S(Test_Data_7_4[8]),
	.Y(Test_Data_7_4_cry_8_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_7[8]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_7_4_cry_7)
);
defparam \Test_Counter.Test_Data_7_4_cry_8 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_7_4_cry_9  (
	.FCO(Test_Data_7_4_cry_9),
	.S(Test_Data_7_4[9]),
	.Y(Test_Data_7_4_cry_9_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_7[9]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_7_4_cry_8)
);
defparam \Test_Counter.Test_Data_7_4_cry_9 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_7_4_s_11  (
	.FCO(Test_Data_7_4_s_11_FCO),
	.S(Test_Data_7_4[11]),
	.Y(Test_Data_7_4_s_11_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_7[11]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_7_4_cry_10)
);
defparam \Test_Counter.Test_Data_7_4_s_11 .INIT=20'h48800;
// @105:76
  ARI1 \Test_Counter.Test_Data_7_4_cry_10  (
	.FCO(Test_Data_7_4_cry_10),
	.S(Test_Data_7_4[10]),
	.Y(Test_Data_7_4_cry_10_Y),
	.B(REG_Test_Generator_Enable),
	.C(Test_Generator_0_Test_Data_7[10]),
	.D(GND),
	.A(VCC),
	.FCI(Test_Data_7_4_cry_9)
);
defparam \Test_Counter.Test_Data_7_4_cry_10 .INIT=20'h48800;
// @105:80
  ARI1 un27_test_data_1_s_1_805 (
	.FCO(un27_test_data_1_s_1_805_FCO),
	.S(un27_test_data_1_s_1_805_S),
	.Y(un27_test_data_1_s_1_805_Y),
	.B(Test_Generator_0_Test_Data_0[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un27_test_data_1_s_1_805.INIT=20'h4AA00;
// @105:80
  ARI1 un27_test_data_1_cry_1 (
	.FCO(un27_test_data_1_cry_1_Z),
	.S(un27_test_data_1_cry_1_S),
	.Y(un27_test_data_1_cry_1_Y),
	.B(Test_Generator_0_Test_Data_0[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un27_test_data_1_s_1_805_FCO)
);
defparam un27_test_data_1_cry_1.INIT=20'h4AA00;
// @105:80
  ARI1 un27_test_data_1_cry_2 (
	.FCO(un27_test_data_1_cry_2_Z),
	.S(un27_test_data_1_cry_2_S),
	.Y(un27_test_data_1_cry_2_Y),
	.B(Test_Generator_0_Test_Data_0[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un27_test_data_1_cry_1_Z)
);
defparam un27_test_data_1_cry_2.INIT=20'h4AA00;
// @105:80
  ARI1 un27_test_data_1_cry_3 (
	.FCO(un27_test_data_1_cry_3_Z),
	.S(un27_test_data_1_cry_3_S),
	.Y(un27_test_data_1_cry_3_Y),
	.B(Test_Generator_0_Test_Data_0[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un27_test_data_1_cry_2_Z)
);
defparam un27_test_data_1_cry_3.INIT=20'h4AA00;
// @105:80
  ARI1 un27_test_data_1_cry_4 (
	.FCO(un27_test_data_1_cry_4_Z),
	.S(un27_test_data_1_cry_4_S),
	.Y(un27_test_data_1_cry_4_Y),
	.B(Test_Generator_0_Test_Data_0[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un27_test_data_1_cry_3_Z)
);
defparam un27_test_data_1_cry_4.INIT=20'h4AA00;
// @105:80
  ARI1 un27_test_data_1_cry_5 (
	.FCO(un27_test_data_1_cry_5_Z),
	.S(un27_test_data_1_cry_5_S),
	.Y(un27_test_data_1_cry_5_Y),
	.B(Test_Generator_0_Test_Data_0[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un27_test_data_1_cry_4_Z)
);
defparam un27_test_data_1_cry_5.INIT=20'h4AA00;
// @105:80
  ARI1 un27_test_data_1_cry_6 (
	.FCO(un27_test_data_1_cry_6_Z),
	.S(un27_test_data_1_cry_6_S),
	.Y(un27_test_data_1_cry_6_Y),
	.B(Test_Generator_0_Test_Data_0[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un27_test_data_1_cry_5_Z)
);
defparam un27_test_data_1_cry_6.INIT=20'h4AA00;
// @105:80
  ARI1 un27_test_data_1_s_8 (
	.FCO(un27_test_data_1_s_8_FCO),
	.S(un27_test_data_1_s_8_S),
	.Y(un27_test_data_1_s_8_Y),
	.B(Test_Generator_0_Test_Data_0[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un27_test_data_1_cry_7_Z)
);
defparam un27_test_data_1_s_8.INIT=20'h4AA00;
// @105:80
  ARI1 un27_test_data_1_cry_7 (
	.FCO(un27_test_data_1_cry_7_Z),
	.S(un27_test_data_1_cry_7_S),
	.Y(un27_test_data_1_cry_7_Y),
	.B(Test_Generator_0_Test_Data_0[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un27_test_data_1_cry_6_Z)
);
defparam un27_test_data_1_cry_7.INIT=20'h4AA00;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Test_Generator */

module FIFOs_Reader (
  FIFOs_Reader_0_Sample_RAM_W_Data,
  fwft_Q_6,
  fwft_Q_7,
  fwft_Q_5,
  fwft_Q_4,
  fwft_Q_3,
  Event_Info_RAM_Block_0_A_DOUT_Event_Status,
  fwft_Q_2,
  fwft_Q_r_2,
  fwft_Q_1,
  fwft_Q_r_1,
  fwft_Q_0,
  fwft_Q_r_0,
  fwft_Q_r,
  fwft_Q,
  FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR,
  FIFOs_Reader_0_Event_RAM_W_Data_Number,
  FIFOs_Reader_0_Event_RAM_W_Data_Size,
  state_reg_0,
  FIFOs_Reader_0_Sample_RAM_W_Address,
  FIFOs_Reader_0_Sample_RAM_W_Block_Address,
  FIFOs_Reader_0_Event_RAM_W_Address,
  N_126_i,
  Trigger_Top_Part_0_EMPTY,
  RE_i_1,
  FIFOs_Reader_0_Event_FIFO_R_Enable,
  FIFOs_Reader_0_Event_RAM_W_Enable_Number,
  sc_r_fwft_cmb,
  N_122_i,
  FIFOs_Reader_0_Event_RAM_W_Enable_Size,
  Clock,
  dff_arst
)
;
output [59:0] FIFOs_Reader_0_Sample_RAM_W_Data ;
input [11:0] fwft_Q_6 ;
input [1:0] fwft_Q_7 ;
input [11:0] fwft_Q_5 ;
input [11:0] fwft_Q_4 ;
input [11:0] fwft_Q_3 ;
input [7:0] Event_Info_RAM_Block_0_A_DOUT_Event_Status ;
input [11:0] fwft_Q_2 ;
input [11:0] fwft_Q_r_2 ;
input [11:0] fwft_Q_1 ;
input [11:0] fwft_Q_r_1 ;
input [11:0] fwft_Q_0 ;
input [11:0] fwft_Q_r_0 ;
input [11:0] fwft_Q_r ;
input [11:0] fwft_Q ;
output [17:0] FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR ;
output [19:0] FIFOs_Reader_0_Event_RAM_W_Data_Number ;
output [19:0] FIFOs_Reader_0_Event_RAM_W_Data_Size ;
output state_reg_0 ;
output [15:0] FIFOs_Reader_0_Sample_RAM_W_Address ;
output [1:0] FIFOs_Reader_0_Sample_RAM_W_Block_Address ;
output [9:0] FIFOs_Reader_0_Event_RAM_W_Address ;
output N_126_i ;
input Trigger_Top_Part_0_EMPTY ;
output RE_i_1 ;
output FIFOs_Reader_0_Event_FIFO_R_Enable ;
output FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
output sc_r_fwft_cmb ;
output N_122_i ;
output FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
input Clock ;
input dff_arst ;
wire state_reg_0 ;
wire N_126_i ;
wire Trigger_Top_Part_0_EMPTY ;
wire RE_i_1 ;
wire FIFOs_Reader_0_Event_FIFO_R_Enable ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
wire sc_r_fwft_cmb ;
wire N_122_i ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire Clock ;
wire dff_arst ;
wire [8:0] Event_RAM_W_Address_Integer_s;
wire [19:0] Event_Number_Counter_Z;
wire [18:0] Event_Number_Counter_s;
wire [16:0] Sample_RAM_W_Address_Unsigned_s;
wire [19:0] Event_Size_Counter_Z;
wire [18:0] Event_Size_Counter_s;
wire [6:3] state_reg_Z;
wire [6:6] state_reg_arst_i;
wire [9:9] Event_RAM_W_Address_Integer_s_Z;
wire [19:19] Event_Number_Counter_s_Z;
wire [17:17] Sample_RAM_W_Address_Unsigned_s_Z;
wire [19:19] Event_Size_Counter_s_Z;
wire [4:4] state_reg_ns_Z;
wire [3:1] state_reg_ns;
wire [8:1] Event_RAM_W_Address_Integer_cry_Z;
wire [8:1] Event_RAM_W_Address_Integer_cry_Y;
wire [9:9] Event_RAM_W_Address_Integer_s_FCO;
wire [9:9] Event_RAM_W_Address_Integer_s_Y;
wire [18:1] Event_Number_Counter_cry_Z;
wire [18:1] Event_Number_Counter_cry_Y;
wire [19:19] Event_Number_Counter_s_FCO;
wire [19:19] Event_Number_Counter_s_Y;
wire [16:1] Sample_RAM_W_Address_Unsigned_cry_Z;
wire [16:1] Sample_RAM_W_Address_Unsigned_cry_Y;
wire [17:17] Sample_RAM_W_Address_Unsigned_s_FCO;
wire [17:17] Sample_RAM_W_Address_Unsigned_s_Y;
wire [18:1] Event_Size_Counter_cry_Z;
wire [18:1] Event_Size_Counter_cry_Y;
wire [19:19] Event_Size_Counter_s_FCO;
wire [19:19] Event_Size_Counter_s_Y;
wire [1:1] state_reg_ns_0_a6_0_0_Z;
wire [59:0] FIFOs_Reader_0_Sample_RAM_W_Data_2;
wire [0:0] state_reg_ns_i_2_Z;
wire VCC ;
wire GND ;
wire Event_RAM_ADDR_Is_Free_Z ;
wire event_ram_r_data_status_Z ;
wire N_92_i ;
wire FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable ;
wire N_85_i ;
wire Event_In_Process_Z ;
wire un4_event_in_process_set_0_o3_Z ;
wire Event_RAM_W_Address_Integer_s_801_FCO ;
wire Event_RAM_W_Address_Integer_s_801_S ;
wire Event_RAM_W_Address_Integer_s_801_Y ;
wire Event_Number_Counter_s_802_FCO ;
wire Event_Number_Counter_s_802_S ;
wire Event_Number_Counter_s_802_Y ;
wire Sample_RAM_W_Address_Unsigned_s_803_FCO ;
wire Sample_RAM_W_Address_Unsigned_s_803_S ;
wire Sample_RAM_W_Address_Unsigned_s_803_Y ;
wire Event_Size_Counter_s_804_FCO ;
wire Event_Size_Counter_s_804_S ;
wire Event_Size_Counter_s_804_Y ;
wire event_ram_r_data_status_3_Z ;
wire N_93 ;
wire event_ram_r_data_status_4_Z ;
wire N_98 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
  CFG1 \Event_RAM_W_Address_Integer_RNO[0]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Address[0]),
	.Y(Event_RAM_W_Address_Integer_s[0])
);
defparam \Event_RAM_W_Address_Integer_RNO[0] .INIT=2'h1;
  CFG1 \Event_Number_Counter_RNO[0]  (
	.A(Event_Number_Counter_Z[0]),
	.Y(Event_Number_Counter_s[0])
);
defparam \Event_Number_Counter_RNO[0] .INIT=2'h1;
  CFG1 \Sample_RAM_W_Address_Unsigned_RNO[0]  (
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[0]),
	.Y(Sample_RAM_W_Address_Unsigned_s[0])
);
defparam \Sample_RAM_W_Address_Unsigned_RNO[0] .INIT=2'h1;
  CFG1 \Event_Size_Counter_RNO[0]  (
	.A(Event_Size_Counter_Z[0]),
	.Y(Event_Size_Counter_s[0])
);
defparam \Event_Size_Counter_RNO[0] .INIT=2'h1;
  CFG1 \state_reg_RNIIJJE[6]  (
	.A(state_reg_Z[6]),
	.Y(state_reg_arst_i[6])
);
defparam \state_reg_RNIIJJE[6] .INIT=2'h1;
// @101:501
  SLE \Event_RAM_W_Address_Integer[9]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Address[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_W_Address_Integer_s_Z[9]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:501
  SLE \Event_RAM_W_Address_Integer[8]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Address[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_W_Address_Integer_s[8]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:501
  SLE \Event_RAM_W_Address_Integer[7]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Address[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_W_Address_Integer_s[7]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:501
  SLE \Event_RAM_W_Address_Integer[6]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Address[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_W_Address_Integer_s[6]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:501
  SLE \Event_RAM_W_Address_Integer[5]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Address[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_W_Address_Integer_s[5]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:501
  SLE \Event_RAM_W_Address_Integer[4]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Address[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_W_Address_Integer_s[4]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:501
  SLE \Event_RAM_W_Address_Integer[3]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Address[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_W_Address_Integer_s[3]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:501
  SLE \Event_RAM_W_Address_Integer[2]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Address[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_W_Address_Integer_s[2]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:501
  SLE \Event_RAM_W_Address_Integer[1]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Address[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_W_Address_Integer_s[1]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:501
  SLE \Event_RAM_W_Address_Integer[0]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Address[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_W_Address_Integer_s[0]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:548
  SLE \Event_Number_Counter[19]  (
	.Q(Event_Number_Counter_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Number_Counter_s_Z[19]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:548
  SLE \Event_Number_Counter[18]  (
	.Q(Event_Number_Counter_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Number_Counter_s[18]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:548
  SLE \Event_Number_Counter[17]  (
	.Q(Event_Number_Counter_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Number_Counter_s[17]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:548
  SLE \Event_Number_Counter[16]  (
	.Q(Event_Number_Counter_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Number_Counter_s[16]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:548
  SLE \Event_Number_Counter[15]  (
	.Q(Event_Number_Counter_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Number_Counter_s[15]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:548
  SLE \Event_Number_Counter[14]  (
	.Q(Event_Number_Counter_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Number_Counter_s[14]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:548
  SLE \Event_Number_Counter[13]  (
	.Q(Event_Number_Counter_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Number_Counter_s[13]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:548
  SLE \Event_Number_Counter[12]  (
	.Q(Event_Number_Counter_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Number_Counter_s[12]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:548
  SLE \Event_Number_Counter[11]  (
	.Q(Event_Number_Counter_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Number_Counter_s[11]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:548
  SLE \Event_Number_Counter[10]  (
	.Q(Event_Number_Counter_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Number_Counter_s[10]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:548
  SLE \Event_Number_Counter[9]  (
	.Q(Event_Number_Counter_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Number_Counter_s[9]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:548
  SLE \Event_Number_Counter[8]  (
	.Q(Event_Number_Counter_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Number_Counter_s[8]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:548
  SLE \Event_Number_Counter[7]  (
	.Q(Event_Number_Counter_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Number_Counter_s[7]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:548
  SLE \Event_Number_Counter[6]  (
	.Q(Event_Number_Counter_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Number_Counter_s[6]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:548
  SLE \Event_Number_Counter[5]  (
	.Q(Event_Number_Counter_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Number_Counter_s[5]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:548
  SLE \Event_Number_Counter[4]  (
	.Q(Event_Number_Counter_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Number_Counter_s[4]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:548
  SLE \Event_Number_Counter[3]  (
	.Q(Event_Number_Counter_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Number_Counter_s[3]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:548
  SLE \Event_Number_Counter[2]  (
	.Q(Event_Number_Counter_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Number_Counter_s[2]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:548
  SLE \Event_Number_Counter[1]  (
	.Q(Event_Number_Counter_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Number_Counter_s[1]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:548
  SLE \Event_Number_Counter[0]  (
	.Q(Event_Number_Counter_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Number_Counter_s[0]),
	.EN(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:478
  SLE \Sample_RAM_W_Address_Unsigned[17]  (
	.Q(FIFOs_Reader_0_Sample_RAM_W_Block_Address[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_W_Address_Unsigned_s_Z[17]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:478
  SLE \Sample_RAM_W_Address_Unsigned[16]  (
	.Q(FIFOs_Reader_0_Sample_RAM_W_Block_Address[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_W_Address_Unsigned_s[16]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:478
  SLE \Sample_RAM_W_Address_Unsigned[15]  (
	.Q(FIFOs_Reader_0_Sample_RAM_W_Address[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_W_Address_Unsigned_s[15]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:478
  SLE \Sample_RAM_W_Address_Unsigned[14]  (
	.Q(FIFOs_Reader_0_Sample_RAM_W_Address[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_W_Address_Unsigned_s[14]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:478
  SLE \Sample_RAM_W_Address_Unsigned[13]  (
	.Q(FIFOs_Reader_0_Sample_RAM_W_Address[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_W_Address_Unsigned_s[13]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:478
  SLE \Sample_RAM_W_Address_Unsigned[12]  (
	.Q(FIFOs_Reader_0_Sample_RAM_W_Address[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_W_Address_Unsigned_s[12]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:478
  SLE \Sample_RAM_W_Address_Unsigned[11]  (
	.Q(FIFOs_Reader_0_Sample_RAM_W_Address[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_W_Address_Unsigned_s[11]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:478
  SLE \Sample_RAM_W_Address_Unsigned[10]  (
	.Q(FIFOs_Reader_0_Sample_RAM_W_Address[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_W_Address_Unsigned_s[10]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:478
  SLE \Sample_RAM_W_Address_Unsigned[9]  (
	.Q(FIFOs_Reader_0_Sample_RAM_W_Address[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_W_Address_Unsigned_s[9]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:478
  SLE \Sample_RAM_W_Address_Unsigned[8]  (
	.Q(FIFOs_Reader_0_Sample_RAM_W_Address[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_W_Address_Unsigned_s[8]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:478
  SLE \Sample_RAM_W_Address_Unsigned[7]  (
	.Q(FIFOs_Reader_0_Sample_RAM_W_Address[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_W_Address_Unsigned_s[7]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:478
  SLE \Sample_RAM_W_Address_Unsigned[6]  (
	.Q(FIFOs_Reader_0_Sample_RAM_W_Address[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_W_Address_Unsigned_s[6]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:478
  SLE \Sample_RAM_W_Address_Unsigned[5]  (
	.Q(FIFOs_Reader_0_Sample_RAM_W_Address[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_W_Address_Unsigned_s[5]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:478
  SLE \Sample_RAM_W_Address_Unsigned[4]  (
	.Q(FIFOs_Reader_0_Sample_RAM_W_Address[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_W_Address_Unsigned_s[4]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:478
  SLE \Sample_RAM_W_Address_Unsigned[3]  (
	.Q(FIFOs_Reader_0_Sample_RAM_W_Address[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_W_Address_Unsigned_s[3]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:478
  SLE \Sample_RAM_W_Address_Unsigned[2]  (
	.Q(FIFOs_Reader_0_Sample_RAM_W_Address[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_W_Address_Unsigned_s[2]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:478
  SLE \Sample_RAM_W_Address_Unsigned[1]  (
	.Q(FIFOs_Reader_0_Sample_RAM_W_Address[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_W_Address_Unsigned_s[1]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:478
  SLE \Sample_RAM_W_Address_Unsigned[0]  (
	.Q(FIFOs_Reader_0_Sample_RAM_W_Address[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_W_Address_Unsigned_s[0]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:527
  SLE \Event_Size_Counter[19]  (
	.Q(Event_Size_Counter_Z[19]),
	.ADn(VCC),
	.ALn(state_reg_arst_i[6]),
	.CLK(Clock),
	.D(Event_Size_Counter_s_Z[19]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:527
  SLE \Event_Size_Counter[18]  (
	.Q(Event_Size_Counter_Z[18]),
	.ADn(VCC),
	.ALn(state_reg_arst_i[6]),
	.CLK(Clock),
	.D(Event_Size_Counter_s[18]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:527
  SLE \Event_Size_Counter[17]  (
	.Q(Event_Size_Counter_Z[17]),
	.ADn(VCC),
	.ALn(state_reg_arst_i[6]),
	.CLK(Clock),
	.D(Event_Size_Counter_s[17]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:527
  SLE \Event_Size_Counter[16]  (
	.Q(Event_Size_Counter_Z[16]),
	.ADn(VCC),
	.ALn(state_reg_arst_i[6]),
	.CLK(Clock),
	.D(Event_Size_Counter_s[16]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:527
  SLE \Event_Size_Counter[15]  (
	.Q(Event_Size_Counter_Z[15]),
	.ADn(VCC),
	.ALn(state_reg_arst_i[6]),
	.CLK(Clock),
	.D(Event_Size_Counter_s[15]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:527
  SLE \Event_Size_Counter[14]  (
	.Q(Event_Size_Counter_Z[14]),
	.ADn(VCC),
	.ALn(state_reg_arst_i[6]),
	.CLK(Clock),
	.D(Event_Size_Counter_s[14]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:527
  SLE \Event_Size_Counter[13]  (
	.Q(Event_Size_Counter_Z[13]),
	.ADn(VCC),
	.ALn(state_reg_arst_i[6]),
	.CLK(Clock),
	.D(Event_Size_Counter_s[13]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:527
  SLE \Event_Size_Counter[12]  (
	.Q(Event_Size_Counter_Z[12]),
	.ADn(VCC),
	.ALn(state_reg_arst_i[6]),
	.CLK(Clock),
	.D(Event_Size_Counter_s[12]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:527
  SLE \Event_Size_Counter[11]  (
	.Q(Event_Size_Counter_Z[11]),
	.ADn(VCC),
	.ALn(state_reg_arst_i[6]),
	.CLK(Clock),
	.D(Event_Size_Counter_s[11]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:527
  SLE \Event_Size_Counter[10]  (
	.Q(Event_Size_Counter_Z[10]),
	.ADn(VCC),
	.ALn(state_reg_arst_i[6]),
	.CLK(Clock),
	.D(Event_Size_Counter_s[10]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:527
  SLE \Event_Size_Counter[9]  (
	.Q(Event_Size_Counter_Z[9]),
	.ADn(VCC),
	.ALn(state_reg_arst_i[6]),
	.CLK(Clock),
	.D(Event_Size_Counter_s[9]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:527
  SLE \Event_Size_Counter[8]  (
	.Q(Event_Size_Counter_Z[8]),
	.ADn(VCC),
	.ALn(state_reg_arst_i[6]),
	.CLK(Clock),
	.D(Event_Size_Counter_s[8]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:527
  SLE \Event_Size_Counter[7]  (
	.Q(Event_Size_Counter_Z[7]),
	.ADn(VCC),
	.ALn(state_reg_arst_i[6]),
	.CLK(Clock),
	.D(Event_Size_Counter_s[7]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:527
  SLE \Event_Size_Counter[6]  (
	.Q(Event_Size_Counter_Z[6]),
	.ADn(VCC),
	.ALn(state_reg_arst_i[6]),
	.CLK(Clock),
	.D(Event_Size_Counter_s[6]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:527
  SLE \Event_Size_Counter[5]  (
	.Q(Event_Size_Counter_Z[5]),
	.ADn(VCC),
	.ALn(state_reg_arst_i[6]),
	.CLK(Clock),
	.D(Event_Size_Counter_s[5]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:527
  SLE \Event_Size_Counter[4]  (
	.Q(Event_Size_Counter_Z[4]),
	.ADn(VCC),
	.ALn(state_reg_arst_i[6]),
	.CLK(Clock),
	.D(Event_Size_Counter_s[4]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:527
  SLE \Event_Size_Counter[3]  (
	.Q(Event_Size_Counter_Z[3]),
	.ADn(VCC),
	.ALn(state_reg_arst_i[6]),
	.CLK(Clock),
	.D(Event_Size_Counter_s[3]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:527
  SLE \Event_Size_Counter[2]  (
	.Q(Event_Size_Counter_Z[2]),
	.ADn(VCC),
	.ALn(state_reg_arst_i[6]),
	.CLK(Clock),
	.D(Event_Size_Counter_s[2]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:527
  SLE \Event_Size_Counter[1]  (
	.Q(Event_Size_Counter_Z[1]),
	.ADn(VCC),
	.ALn(state_reg_arst_i[6]),
	.CLK(Clock),
	.D(Event_Size_Counter_s[1]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:527
  SLE \Event_Size_Counter[0]  (
	.Q(Event_Size_Counter_Z[0]),
	.ADn(VCC),
	.ALn(state_reg_arst_i[6]),
	.CLK(Clock),
	.D(Event_Size_Counter_s[0]),
	.EN(N_122_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:129
  SLE \state_reg_rep[2]  (
	.Q(sc_r_fwft_cmb),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:410
  SLE Event_RAM_ADDR_Is_Free (
	.Q(Event_RAM_ADDR_Is_Free_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(event_ram_r_data_status_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:129
  SLE \state_reg[0]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_92_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:129
  SLE \state_reg[1]  (
	.Q(state_reg_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(sc_r_fwft_cmb),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:129
  SLE \state_reg[2]  (
	.Q(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:129
  SLE \state_reg[3]  (
	.Q(state_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:129
  SLE \state_reg[4]  (
	.Q(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:129
  SLE \state_reg[5]  (
	.Q(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:129
  SLE \state_reg[6]  (
	.Q(state_reg_Z[6]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_85_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:433
  SLE Event_In_Process (
	.Q(Event_In_Process_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.EN(un4_event_in_process_set_0_o3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @101:501
  ARI1 Event_RAM_W_Address_Integer_s_801 (
	.FCO(Event_RAM_W_Address_Integer_s_801_FCO),
	.S(Event_RAM_W_Address_Integer_s_801_S),
	.Y(Event_RAM_W_Address_Integer_s_801_Y),
	.B(FIFOs_Reader_0_Event_RAM_W_Address[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam Event_RAM_W_Address_Integer_s_801.INIT=20'h4AA00;
// @101:501
  ARI1 \Event_RAM_W_Address_Integer_cry[1]  (
	.FCO(Event_RAM_W_Address_Integer_cry_Z[1]),
	.S(Event_RAM_W_Address_Integer_s[1]),
	.Y(Event_RAM_W_Address_Integer_cry_Y[1]),
	.B(FIFOs_Reader_0_Event_RAM_W_Address[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_W_Address_Integer_s_801_FCO)
);
defparam \Event_RAM_W_Address_Integer_cry[1] .INIT=20'h4AA00;
// @101:501
  ARI1 \Event_RAM_W_Address_Integer_cry[2]  (
	.FCO(Event_RAM_W_Address_Integer_cry_Z[2]),
	.S(Event_RAM_W_Address_Integer_s[2]),
	.Y(Event_RAM_W_Address_Integer_cry_Y[2]),
	.B(FIFOs_Reader_0_Event_RAM_W_Address[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_W_Address_Integer_cry_Z[1])
);
defparam \Event_RAM_W_Address_Integer_cry[2] .INIT=20'h4AA00;
// @101:501
  ARI1 \Event_RAM_W_Address_Integer_cry[3]  (
	.FCO(Event_RAM_W_Address_Integer_cry_Z[3]),
	.S(Event_RAM_W_Address_Integer_s[3]),
	.Y(Event_RAM_W_Address_Integer_cry_Y[3]),
	.B(FIFOs_Reader_0_Event_RAM_W_Address[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_W_Address_Integer_cry_Z[2])
);
defparam \Event_RAM_W_Address_Integer_cry[3] .INIT=20'h4AA00;
// @101:501
  ARI1 \Event_RAM_W_Address_Integer_cry[4]  (
	.FCO(Event_RAM_W_Address_Integer_cry_Z[4]),
	.S(Event_RAM_W_Address_Integer_s[4]),
	.Y(Event_RAM_W_Address_Integer_cry_Y[4]),
	.B(FIFOs_Reader_0_Event_RAM_W_Address[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_W_Address_Integer_cry_Z[3])
);
defparam \Event_RAM_W_Address_Integer_cry[4] .INIT=20'h4AA00;
// @101:501
  ARI1 \Event_RAM_W_Address_Integer_cry[5]  (
	.FCO(Event_RAM_W_Address_Integer_cry_Z[5]),
	.S(Event_RAM_W_Address_Integer_s[5]),
	.Y(Event_RAM_W_Address_Integer_cry_Y[5]),
	.B(FIFOs_Reader_0_Event_RAM_W_Address[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_W_Address_Integer_cry_Z[4])
);
defparam \Event_RAM_W_Address_Integer_cry[5] .INIT=20'h4AA00;
// @101:501
  ARI1 \Event_RAM_W_Address_Integer_cry[6]  (
	.FCO(Event_RAM_W_Address_Integer_cry_Z[6]),
	.S(Event_RAM_W_Address_Integer_s[6]),
	.Y(Event_RAM_W_Address_Integer_cry_Y[6]),
	.B(FIFOs_Reader_0_Event_RAM_W_Address[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_W_Address_Integer_cry_Z[5])
);
defparam \Event_RAM_W_Address_Integer_cry[6] .INIT=20'h4AA00;
// @101:501
  ARI1 \Event_RAM_W_Address_Integer_cry[7]  (
	.FCO(Event_RAM_W_Address_Integer_cry_Z[7]),
	.S(Event_RAM_W_Address_Integer_s[7]),
	.Y(Event_RAM_W_Address_Integer_cry_Y[7]),
	.B(FIFOs_Reader_0_Event_RAM_W_Address[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_W_Address_Integer_cry_Z[6])
);
defparam \Event_RAM_W_Address_Integer_cry[7] .INIT=20'h4AA00;
// @101:501
  ARI1 \Event_RAM_W_Address_Integer_s[9]  (
	.FCO(Event_RAM_W_Address_Integer_s_FCO[9]),
	.S(Event_RAM_W_Address_Integer_s_Z[9]),
	.Y(Event_RAM_W_Address_Integer_s_Y[9]),
	.B(FIFOs_Reader_0_Event_RAM_W_Address[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_W_Address_Integer_cry_Z[8])
);
defparam \Event_RAM_W_Address_Integer_s[9] .INIT=20'h4AA00;
// @101:501
  ARI1 \Event_RAM_W_Address_Integer_cry[8]  (
	.FCO(Event_RAM_W_Address_Integer_cry_Z[8]),
	.S(Event_RAM_W_Address_Integer_s[8]),
	.Y(Event_RAM_W_Address_Integer_cry_Y[8]),
	.B(FIFOs_Reader_0_Event_RAM_W_Address[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_W_Address_Integer_cry_Z[7])
);
defparam \Event_RAM_W_Address_Integer_cry[8] .INIT=20'h4AA00;
// @101:548
  ARI1 Event_Number_Counter_s_802 (
	.FCO(Event_Number_Counter_s_802_FCO),
	.S(Event_Number_Counter_s_802_S),
	.Y(Event_Number_Counter_s_802_Y),
	.B(Event_Number_Counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam Event_Number_Counter_s_802.INIT=20'h4AA00;
// @101:548
  ARI1 \Event_Number_Counter_cry[1]  (
	.FCO(Event_Number_Counter_cry_Z[1]),
	.S(Event_Number_Counter_s[1]),
	.Y(Event_Number_Counter_cry_Y[1]),
	.B(Event_Number_Counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Number_Counter_s_802_FCO)
);
defparam \Event_Number_Counter_cry[1] .INIT=20'h4AA00;
// @101:548
  ARI1 \Event_Number_Counter_cry[2]  (
	.FCO(Event_Number_Counter_cry_Z[2]),
	.S(Event_Number_Counter_s[2]),
	.Y(Event_Number_Counter_cry_Y[2]),
	.B(Event_Number_Counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Number_Counter_cry_Z[1])
);
defparam \Event_Number_Counter_cry[2] .INIT=20'h4AA00;
// @101:548
  ARI1 \Event_Number_Counter_cry[3]  (
	.FCO(Event_Number_Counter_cry_Z[3]),
	.S(Event_Number_Counter_s[3]),
	.Y(Event_Number_Counter_cry_Y[3]),
	.B(Event_Number_Counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Number_Counter_cry_Z[2])
);
defparam \Event_Number_Counter_cry[3] .INIT=20'h4AA00;
// @101:548
  ARI1 \Event_Number_Counter_cry[4]  (
	.FCO(Event_Number_Counter_cry_Z[4]),
	.S(Event_Number_Counter_s[4]),
	.Y(Event_Number_Counter_cry_Y[4]),
	.B(Event_Number_Counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Number_Counter_cry_Z[3])
);
defparam \Event_Number_Counter_cry[4] .INIT=20'h4AA00;
// @101:548
  ARI1 \Event_Number_Counter_cry[5]  (
	.FCO(Event_Number_Counter_cry_Z[5]),
	.S(Event_Number_Counter_s[5]),
	.Y(Event_Number_Counter_cry_Y[5]),
	.B(Event_Number_Counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Number_Counter_cry_Z[4])
);
defparam \Event_Number_Counter_cry[5] .INIT=20'h4AA00;
// @101:548
  ARI1 \Event_Number_Counter_cry[6]  (
	.FCO(Event_Number_Counter_cry_Z[6]),
	.S(Event_Number_Counter_s[6]),
	.Y(Event_Number_Counter_cry_Y[6]),
	.B(Event_Number_Counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Number_Counter_cry_Z[5])
);
defparam \Event_Number_Counter_cry[6] .INIT=20'h4AA00;
// @101:548
  ARI1 \Event_Number_Counter_cry[7]  (
	.FCO(Event_Number_Counter_cry_Z[7]),
	.S(Event_Number_Counter_s[7]),
	.Y(Event_Number_Counter_cry_Y[7]),
	.B(Event_Number_Counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Number_Counter_cry_Z[6])
);
defparam \Event_Number_Counter_cry[7] .INIT=20'h4AA00;
// @101:548
  ARI1 \Event_Number_Counter_cry[8]  (
	.FCO(Event_Number_Counter_cry_Z[8]),
	.S(Event_Number_Counter_s[8]),
	.Y(Event_Number_Counter_cry_Y[8]),
	.B(Event_Number_Counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Number_Counter_cry_Z[7])
);
defparam \Event_Number_Counter_cry[8] .INIT=20'h4AA00;
// @101:548
  ARI1 \Event_Number_Counter_cry[9]  (
	.FCO(Event_Number_Counter_cry_Z[9]),
	.S(Event_Number_Counter_s[9]),
	.Y(Event_Number_Counter_cry_Y[9]),
	.B(Event_Number_Counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Number_Counter_cry_Z[8])
);
defparam \Event_Number_Counter_cry[9] .INIT=20'h4AA00;
// @101:548
  ARI1 \Event_Number_Counter_cry[10]  (
	.FCO(Event_Number_Counter_cry_Z[10]),
	.S(Event_Number_Counter_s[10]),
	.Y(Event_Number_Counter_cry_Y[10]),
	.B(Event_Number_Counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Number_Counter_cry_Z[9])
);
defparam \Event_Number_Counter_cry[10] .INIT=20'h4AA00;
// @101:548
  ARI1 \Event_Number_Counter_cry[11]  (
	.FCO(Event_Number_Counter_cry_Z[11]),
	.S(Event_Number_Counter_s[11]),
	.Y(Event_Number_Counter_cry_Y[11]),
	.B(Event_Number_Counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Number_Counter_cry_Z[10])
);
defparam \Event_Number_Counter_cry[11] .INIT=20'h4AA00;
// @101:548
  ARI1 \Event_Number_Counter_cry[12]  (
	.FCO(Event_Number_Counter_cry_Z[12]),
	.S(Event_Number_Counter_s[12]),
	.Y(Event_Number_Counter_cry_Y[12]),
	.B(Event_Number_Counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Number_Counter_cry_Z[11])
);
defparam \Event_Number_Counter_cry[12] .INIT=20'h4AA00;
// @101:548
  ARI1 \Event_Number_Counter_cry[13]  (
	.FCO(Event_Number_Counter_cry_Z[13]),
	.S(Event_Number_Counter_s[13]),
	.Y(Event_Number_Counter_cry_Y[13]),
	.B(Event_Number_Counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Number_Counter_cry_Z[12])
);
defparam \Event_Number_Counter_cry[13] .INIT=20'h4AA00;
// @101:548
  ARI1 \Event_Number_Counter_cry[14]  (
	.FCO(Event_Number_Counter_cry_Z[14]),
	.S(Event_Number_Counter_s[14]),
	.Y(Event_Number_Counter_cry_Y[14]),
	.B(Event_Number_Counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Number_Counter_cry_Z[13])
);
defparam \Event_Number_Counter_cry[14] .INIT=20'h4AA00;
// @101:548
  ARI1 \Event_Number_Counter_cry[15]  (
	.FCO(Event_Number_Counter_cry_Z[15]),
	.S(Event_Number_Counter_s[15]),
	.Y(Event_Number_Counter_cry_Y[15]),
	.B(Event_Number_Counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Number_Counter_cry_Z[14])
);
defparam \Event_Number_Counter_cry[15] .INIT=20'h4AA00;
// @101:548
  ARI1 \Event_Number_Counter_cry[16]  (
	.FCO(Event_Number_Counter_cry_Z[16]),
	.S(Event_Number_Counter_s[16]),
	.Y(Event_Number_Counter_cry_Y[16]),
	.B(Event_Number_Counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Number_Counter_cry_Z[15])
);
defparam \Event_Number_Counter_cry[16] .INIT=20'h4AA00;
// @101:548
  ARI1 \Event_Number_Counter_cry[17]  (
	.FCO(Event_Number_Counter_cry_Z[17]),
	.S(Event_Number_Counter_s[17]),
	.Y(Event_Number_Counter_cry_Y[17]),
	.B(Event_Number_Counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Number_Counter_cry_Z[16])
);
defparam \Event_Number_Counter_cry[17] .INIT=20'h4AA00;
// @101:548
  ARI1 \Event_Number_Counter_s[19]  (
	.FCO(Event_Number_Counter_s_FCO[19]),
	.S(Event_Number_Counter_s_Z[19]),
	.Y(Event_Number_Counter_s_Y[19]),
	.B(Event_Number_Counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Number_Counter_cry_Z[18])
);
defparam \Event_Number_Counter_s[19] .INIT=20'h4AA00;
// @101:548
  ARI1 \Event_Number_Counter_cry[18]  (
	.FCO(Event_Number_Counter_cry_Z[18]),
	.S(Event_Number_Counter_s[18]),
	.Y(Event_Number_Counter_cry_Y[18]),
	.B(Event_Number_Counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Number_Counter_cry_Z[17])
);
defparam \Event_Number_Counter_cry[18] .INIT=20'h4AA00;
// @101:478
  ARI1 Sample_RAM_W_Address_Unsigned_s_803 (
	.FCO(Sample_RAM_W_Address_Unsigned_s_803_FCO),
	.S(Sample_RAM_W_Address_Unsigned_s_803_S),
	.Y(Sample_RAM_W_Address_Unsigned_s_803_Y),
	.B(FIFOs_Reader_0_Sample_RAM_W_Address[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam Sample_RAM_W_Address_Unsigned_s_803.INIT=20'h4AA00;
// @101:478
  ARI1 \Sample_RAM_W_Address_Unsigned_cry[1]  (
	.FCO(Sample_RAM_W_Address_Unsigned_cry_Z[1]),
	.S(Sample_RAM_W_Address_Unsigned_s[1]),
	.Y(Sample_RAM_W_Address_Unsigned_cry_Y[1]),
	.B(FIFOs_Reader_0_Sample_RAM_W_Address[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_W_Address_Unsigned_s_803_FCO)
);
defparam \Sample_RAM_W_Address_Unsigned_cry[1] .INIT=20'h4AA00;
// @101:478
  ARI1 \Sample_RAM_W_Address_Unsigned_cry[2]  (
	.FCO(Sample_RAM_W_Address_Unsigned_cry_Z[2]),
	.S(Sample_RAM_W_Address_Unsigned_s[2]),
	.Y(Sample_RAM_W_Address_Unsigned_cry_Y[2]),
	.B(FIFOs_Reader_0_Sample_RAM_W_Address[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_W_Address_Unsigned_cry_Z[1])
);
defparam \Sample_RAM_W_Address_Unsigned_cry[2] .INIT=20'h4AA00;
// @101:478
  ARI1 \Sample_RAM_W_Address_Unsigned_cry[3]  (
	.FCO(Sample_RAM_W_Address_Unsigned_cry_Z[3]),
	.S(Sample_RAM_W_Address_Unsigned_s[3]),
	.Y(Sample_RAM_W_Address_Unsigned_cry_Y[3]),
	.B(FIFOs_Reader_0_Sample_RAM_W_Address[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_W_Address_Unsigned_cry_Z[2])
);
defparam \Sample_RAM_W_Address_Unsigned_cry[3] .INIT=20'h4AA00;
// @101:478
  ARI1 \Sample_RAM_W_Address_Unsigned_cry[4]  (
	.FCO(Sample_RAM_W_Address_Unsigned_cry_Z[4]),
	.S(Sample_RAM_W_Address_Unsigned_s[4]),
	.Y(Sample_RAM_W_Address_Unsigned_cry_Y[4]),
	.B(FIFOs_Reader_0_Sample_RAM_W_Address[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_W_Address_Unsigned_cry_Z[3])
);
defparam \Sample_RAM_W_Address_Unsigned_cry[4] .INIT=20'h4AA00;
// @101:478
  ARI1 \Sample_RAM_W_Address_Unsigned_cry[5]  (
	.FCO(Sample_RAM_W_Address_Unsigned_cry_Z[5]),
	.S(Sample_RAM_W_Address_Unsigned_s[5]),
	.Y(Sample_RAM_W_Address_Unsigned_cry_Y[5]),
	.B(FIFOs_Reader_0_Sample_RAM_W_Address[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_W_Address_Unsigned_cry_Z[4])
);
defparam \Sample_RAM_W_Address_Unsigned_cry[5] .INIT=20'h4AA00;
// @101:478
  ARI1 \Sample_RAM_W_Address_Unsigned_cry[6]  (
	.FCO(Sample_RAM_W_Address_Unsigned_cry_Z[6]),
	.S(Sample_RAM_W_Address_Unsigned_s[6]),
	.Y(Sample_RAM_W_Address_Unsigned_cry_Y[6]),
	.B(FIFOs_Reader_0_Sample_RAM_W_Address[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_W_Address_Unsigned_cry_Z[5])
);
defparam \Sample_RAM_W_Address_Unsigned_cry[6] .INIT=20'h4AA00;
// @101:478
  ARI1 \Sample_RAM_W_Address_Unsigned_cry[7]  (
	.FCO(Sample_RAM_W_Address_Unsigned_cry_Z[7]),
	.S(Sample_RAM_W_Address_Unsigned_s[7]),
	.Y(Sample_RAM_W_Address_Unsigned_cry_Y[7]),
	.B(FIFOs_Reader_0_Sample_RAM_W_Address[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_W_Address_Unsigned_cry_Z[6])
);
defparam \Sample_RAM_W_Address_Unsigned_cry[7] .INIT=20'h4AA00;
// @101:478
  ARI1 \Sample_RAM_W_Address_Unsigned_cry[8]  (
	.FCO(Sample_RAM_W_Address_Unsigned_cry_Z[8]),
	.S(Sample_RAM_W_Address_Unsigned_s[8]),
	.Y(Sample_RAM_W_Address_Unsigned_cry_Y[8]),
	.B(FIFOs_Reader_0_Sample_RAM_W_Address[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_W_Address_Unsigned_cry_Z[7])
);
defparam \Sample_RAM_W_Address_Unsigned_cry[8] .INIT=20'h4AA00;
// @101:478
  ARI1 \Sample_RAM_W_Address_Unsigned_cry[9]  (
	.FCO(Sample_RAM_W_Address_Unsigned_cry_Z[9]),
	.S(Sample_RAM_W_Address_Unsigned_s[9]),
	.Y(Sample_RAM_W_Address_Unsigned_cry_Y[9]),
	.B(FIFOs_Reader_0_Sample_RAM_W_Address[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_W_Address_Unsigned_cry_Z[8])
);
defparam \Sample_RAM_W_Address_Unsigned_cry[9] .INIT=20'h4AA00;
// @101:478
  ARI1 \Sample_RAM_W_Address_Unsigned_cry[10]  (
	.FCO(Sample_RAM_W_Address_Unsigned_cry_Z[10]),
	.S(Sample_RAM_W_Address_Unsigned_s[10]),
	.Y(Sample_RAM_W_Address_Unsigned_cry_Y[10]),
	.B(FIFOs_Reader_0_Sample_RAM_W_Address[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_W_Address_Unsigned_cry_Z[9])
);
defparam \Sample_RAM_W_Address_Unsigned_cry[10] .INIT=20'h4AA00;
// @101:478
  ARI1 \Sample_RAM_W_Address_Unsigned_cry[11]  (
	.FCO(Sample_RAM_W_Address_Unsigned_cry_Z[11]),
	.S(Sample_RAM_W_Address_Unsigned_s[11]),
	.Y(Sample_RAM_W_Address_Unsigned_cry_Y[11]),
	.B(FIFOs_Reader_0_Sample_RAM_W_Address[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_W_Address_Unsigned_cry_Z[10])
);
defparam \Sample_RAM_W_Address_Unsigned_cry[11] .INIT=20'h4AA00;
// @101:478
  ARI1 \Sample_RAM_W_Address_Unsigned_cry[12]  (
	.FCO(Sample_RAM_W_Address_Unsigned_cry_Z[12]),
	.S(Sample_RAM_W_Address_Unsigned_s[12]),
	.Y(Sample_RAM_W_Address_Unsigned_cry_Y[12]),
	.B(FIFOs_Reader_0_Sample_RAM_W_Address[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_W_Address_Unsigned_cry_Z[11])
);
defparam \Sample_RAM_W_Address_Unsigned_cry[12] .INIT=20'h4AA00;
// @101:478
  ARI1 \Sample_RAM_W_Address_Unsigned_cry[13]  (
	.FCO(Sample_RAM_W_Address_Unsigned_cry_Z[13]),
	.S(Sample_RAM_W_Address_Unsigned_s[13]),
	.Y(Sample_RAM_W_Address_Unsigned_cry_Y[13]),
	.B(FIFOs_Reader_0_Sample_RAM_W_Address[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_W_Address_Unsigned_cry_Z[12])
);
defparam \Sample_RAM_W_Address_Unsigned_cry[13] .INIT=20'h4AA00;
// @101:478
  ARI1 \Sample_RAM_W_Address_Unsigned_cry[14]  (
	.FCO(Sample_RAM_W_Address_Unsigned_cry_Z[14]),
	.S(Sample_RAM_W_Address_Unsigned_s[14]),
	.Y(Sample_RAM_W_Address_Unsigned_cry_Y[14]),
	.B(FIFOs_Reader_0_Sample_RAM_W_Address[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_W_Address_Unsigned_cry_Z[13])
);
defparam \Sample_RAM_W_Address_Unsigned_cry[14] .INIT=20'h4AA00;
// @101:478
  ARI1 \Sample_RAM_W_Address_Unsigned_cry[15]  (
	.FCO(Sample_RAM_W_Address_Unsigned_cry_Z[15]),
	.S(Sample_RAM_W_Address_Unsigned_s[15]),
	.Y(Sample_RAM_W_Address_Unsigned_cry_Y[15]),
	.B(FIFOs_Reader_0_Sample_RAM_W_Address[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_W_Address_Unsigned_cry_Z[14])
);
defparam \Sample_RAM_W_Address_Unsigned_cry[15] .INIT=20'h4AA00;
// @101:478
  ARI1 \Sample_RAM_W_Address_Unsigned_s[17]  (
	.FCO(Sample_RAM_W_Address_Unsigned_s_FCO[17]),
	.S(Sample_RAM_W_Address_Unsigned_s_Z[17]),
	.Y(Sample_RAM_W_Address_Unsigned_s_Y[17]),
	.B(FIFOs_Reader_0_Sample_RAM_W_Block_Address[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_W_Address_Unsigned_cry_Z[16])
);
defparam \Sample_RAM_W_Address_Unsigned_s[17] .INIT=20'h4AA00;
// @101:478
  ARI1 \Sample_RAM_W_Address_Unsigned_cry[16]  (
	.FCO(Sample_RAM_W_Address_Unsigned_cry_Z[16]),
	.S(Sample_RAM_W_Address_Unsigned_s[16]),
	.Y(Sample_RAM_W_Address_Unsigned_cry_Y[16]),
	.B(FIFOs_Reader_0_Sample_RAM_W_Block_Address[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_W_Address_Unsigned_cry_Z[15])
);
defparam \Sample_RAM_W_Address_Unsigned_cry[16] .INIT=20'h4AA00;
// @101:527
  ARI1 Event_Size_Counter_s_804 (
	.FCO(Event_Size_Counter_s_804_FCO),
	.S(Event_Size_Counter_s_804_S),
	.Y(Event_Size_Counter_s_804_Y),
	.B(Event_Size_Counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam Event_Size_Counter_s_804.INIT=20'h4AA00;
// @101:527
  ARI1 \Event_Size_Counter_cry[1]  (
	.FCO(Event_Size_Counter_cry_Z[1]),
	.S(Event_Size_Counter_s[1]),
	.Y(Event_Size_Counter_cry_Y[1]),
	.B(Event_Size_Counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Size_Counter_s_804_FCO)
);
defparam \Event_Size_Counter_cry[1] .INIT=20'h4AA00;
// @101:527
  ARI1 \Event_Size_Counter_cry[2]  (
	.FCO(Event_Size_Counter_cry_Z[2]),
	.S(Event_Size_Counter_s[2]),
	.Y(Event_Size_Counter_cry_Y[2]),
	.B(Event_Size_Counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Size_Counter_cry_Z[1])
);
defparam \Event_Size_Counter_cry[2] .INIT=20'h4AA00;
// @101:527
  ARI1 \Event_Size_Counter_cry[3]  (
	.FCO(Event_Size_Counter_cry_Z[3]),
	.S(Event_Size_Counter_s[3]),
	.Y(Event_Size_Counter_cry_Y[3]),
	.B(Event_Size_Counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Size_Counter_cry_Z[2])
);
defparam \Event_Size_Counter_cry[3] .INIT=20'h4AA00;
// @101:527
  ARI1 \Event_Size_Counter_cry[4]  (
	.FCO(Event_Size_Counter_cry_Z[4]),
	.S(Event_Size_Counter_s[4]),
	.Y(Event_Size_Counter_cry_Y[4]),
	.B(Event_Size_Counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Size_Counter_cry_Z[3])
);
defparam \Event_Size_Counter_cry[4] .INIT=20'h4AA00;
// @101:527
  ARI1 \Event_Size_Counter_cry[5]  (
	.FCO(Event_Size_Counter_cry_Z[5]),
	.S(Event_Size_Counter_s[5]),
	.Y(Event_Size_Counter_cry_Y[5]),
	.B(Event_Size_Counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Size_Counter_cry_Z[4])
);
defparam \Event_Size_Counter_cry[5] .INIT=20'h4AA00;
// @101:527
  ARI1 \Event_Size_Counter_cry[6]  (
	.FCO(Event_Size_Counter_cry_Z[6]),
	.S(Event_Size_Counter_s[6]),
	.Y(Event_Size_Counter_cry_Y[6]),
	.B(Event_Size_Counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Size_Counter_cry_Z[5])
);
defparam \Event_Size_Counter_cry[6] .INIT=20'h4AA00;
// @101:527
  ARI1 \Event_Size_Counter_cry[7]  (
	.FCO(Event_Size_Counter_cry_Z[7]),
	.S(Event_Size_Counter_s[7]),
	.Y(Event_Size_Counter_cry_Y[7]),
	.B(Event_Size_Counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Size_Counter_cry_Z[6])
);
defparam \Event_Size_Counter_cry[7] .INIT=20'h4AA00;
// @101:527
  ARI1 \Event_Size_Counter_cry[8]  (
	.FCO(Event_Size_Counter_cry_Z[8]),
	.S(Event_Size_Counter_s[8]),
	.Y(Event_Size_Counter_cry_Y[8]),
	.B(Event_Size_Counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Size_Counter_cry_Z[7])
);
defparam \Event_Size_Counter_cry[8] .INIT=20'h4AA00;
// @101:527
  ARI1 \Event_Size_Counter_cry[9]  (
	.FCO(Event_Size_Counter_cry_Z[9]),
	.S(Event_Size_Counter_s[9]),
	.Y(Event_Size_Counter_cry_Y[9]),
	.B(Event_Size_Counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Size_Counter_cry_Z[8])
);
defparam \Event_Size_Counter_cry[9] .INIT=20'h4AA00;
// @101:527
  ARI1 \Event_Size_Counter_cry[10]  (
	.FCO(Event_Size_Counter_cry_Z[10]),
	.S(Event_Size_Counter_s[10]),
	.Y(Event_Size_Counter_cry_Y[10]),
	.B(Event_Size_Counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Size_Counter_cry_Z[9])
);
defparam \Event_Size_Counter_cry[10] .INIT=20'h4AA00;
// @101:527
  ARI1 \Event_Size_Counter_cry[11]  (
	.FCO(Event_Size_Counter_cry_Z[11]),
	.S(Event_Size_Counter_s[11]),
	.Y(Event_Size_Counter_cry_Y[11]),
	.B(Event_Size_Counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Size_Counter_cry_Z[10])
);
defparam \Event_Size_Counter_cry[11] .INIT=20'h4AA00;
// @101:527
  ARI1 \Event_Size_Counter_cry[12]  (
	.FCO(Event_Size_Counter_cry_Z[12]),
	.S(Event_Size_Counter_s[12]),
	.Y(Event_Size_Counter_cry_Y[12]),
	.B(Event_Size_Counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Size_Counter_cry_Z[11])
);
defparam \Event_Size_Counter_cry[12] .INIT=20'h4AA00;
// @101:527
  ARI1 \Event_Size_Counter_cry[13]  (
	.FCO(Event_Size_Counter_cry_Z[13]),
	.S(Event_Size_Counter_s[13]),
	.Y(Event_Size_Counter_cry_Y[13]),
	.B(Event_Size_Counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Size_Counter_cry_Z[12])
);
defparam \Event_Size_Counter_cry[13] .INIT=20'h4AA00;
// @101:527
  ARI1 \Event_Size_Counter_cry[14]  (
	.FCO(Event_Size_Counter_cry_Z[14]),
	.S(Event_Size_Counter_s[14]),
	.Y(Event_Size_Counter_cry_Y[14]),
	.B(Event_Size_Counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Size_Counter_cry_Z[13])
);
defparam \Event_Size_Counter_cry[14] .INIT=20'h4AA00;
// @101:527
  ARI1 \Event_Size_Counter_cry[15]  (
	.FCO(Event_Size_Counter_cry_Z[15]),
	.S(Event_Size_Counter_s[15]),
	.Y(Event_Size_Counter_cry_Y[15]),
	.B(Event_Size_Counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Size_Counter_cry_Z[14])
);
defparam \Event_Size_Counter_cry[15] .INIT=20'h4AA00;
// @101:527
  ARI1 \Event_Size_Counter_cry[16]  (
	.FCO(Event_Size_Counter_cry_Z[16]),
	.S(Event_Size_Counter_s[16]),
	.Y(Event_Size_Counter_cry_Y[16]),
	.B(Event_Size_Counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Size_Counter_cry_Z[15])
);
defparam \Event_Size_Counter_cry[16] .INIT=20'h4AA00;
// @101:527
  ARI1 \Event_Size_Counter_cry[17]  (
	.FCO(Event_Size_Counter_cry_Z[17]),
	.S(Event_Size_Counter_s[17]),
	.Y(Event_Size_Counter_cry_Y[17]),
	.B(Event_Size_Counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Size_Counter_cry_Z[16])
);
defparam \Event_Size_Counter_cry[17] .INIT=20'h4AA00;
// @101:527
  ARI1 \Event_Size_Counter_s[19]  (
	.FCO(Event_Size_Counter_s_FCO[19]),
	.S(Event_Size_Counter_s_Z[19]),
	.Y(Event_Size_Counter_s_Y[19]),
	.B(Event_Size_Counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Size_Counter_cry_Z[18])
);
defparam \Event_Size_Counter_s[19] .INIT=20'h4AA00;
// @101:527
  ARI1 \Event_Size_Counter_cry[18]  (
	.FCO(Event_Size_Counter_cry_Z[18]),
	.S(Event_Size_Counter_s[18]),
	.Y(Event_Size_Counter_cry_Y[18]),
	.B(Event_Size_Counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_Size_Counter_cry_Z[17])
);
defparam \Event_Size_Counter_cry[18] .INIT=20'h4AA00;
// @101:478
  CFG3 \state_reg_RNID0141[1]  (
	.A(state_reg_0),
	.B(sc_r_fwft_cmb),
	.C(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.Y(N_122_i)
);
defparam \state_reg_RNID0141[1] .INIT=8'hFE;
// @101:414
  CFG2 event_ram_r_data_status_3 (
	.A(Event_Info_RAM_Block_0_A_DOUT_Event_Status[6]),
	.B(Event_Info_RAM_Block_0_A_DOUT_Event_Status[7]),
	.Y(event_ram_r_data_status_3_Z)
);
defparam event_ram_r_data_status_3.INIT=4'h1;
// @101:129
  CFG2 \state_reg_ns_0_a6_0_0[1]  (
	.A(Event_RAM_ADDR_Is_Free_Z),
	.B(state_reg_Z[6]),
	.Y(state_reg_ns_0_a6_0_0_Z[1])
);
defparam \state_reg_ns_0_a6_0_0[1] .INIT=4'h8;
// @101:86
  CFG2 Sample_RAM_W_Enable_i_a2_0 (
	.A(state_reg_0),
	.B(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.Y(RE_i_1)
);
defparam Sample_RAM_W_Enable_i_a2_0.INIT=4'hE;
// @101:86
  CFG2 \Event_RAM_W_Data_Size[0]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.B(Event_Size_Counter_Z[0]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Size[0])
);
defparam \Event_RAM_W_Data_Size[0] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Size[1]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.B(Event_Size_Counter_Z[1]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Size[1])
);
defparam \Event_RAM_W_Data_Size[1] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Size[2]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.B(Event_Size_Counter_Z[2]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Size[2])
);
defparam \Event_RAM_W_Data_Size[2] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Size[3]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.B(Event_Size_Counter_Z[3]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Size[3])
);
defparam \Event_RAM_W_Data_Size[3] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Size[4]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.B(Event_Size_Counter_Z[4]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Size[4])
);
defparam \Event_RAM_W_Data_Size[4] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Size[5]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.B(Event_Size_Counter_Z[5]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Size[5])
);
defparam \Event_RAM_W_Data_Size[5] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Size[6]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.B(Event_Size_Counter_Z[6]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Size[6])
);
defparam \Event_RAM_W_Data_Size[6] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Size[7]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.B(Event_Size_Counter_Z[7]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Size[7])
);
defparam \Event_RAM_W_Data_Size[7] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Size[8]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.B(Event_Size_Counter_Z[8]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Size[8])
);
defparam \Event_RAM_W_Data_Size[8] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Size[9]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.B(Event_Size_Counter_Z[9]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Size[9])
);
defparam \Event_RAM_W_Data_Size[9] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Size[10]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.B(Event_Size_Counter_Z[10]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Size[10])
);
defparam \Event_RAM_W_Data_Size[10] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Size[11]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.B(Event_Size_Counter_Z[11]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Size[11])
);
defparam \Event_RAM_W_Data_Size[11] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Size[12]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.B(Event_Size_Counter_Z[12]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Size[12])
);
defparam \Event_RAM_W_Data_Size[12] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Size[13]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.B(Event_Size_Counter_Z[13]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Size[13])
);
defparam \Event_RAM_W_Data_Size[13] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Size[14]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.B(Event_Size_Counter_Z[14]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Size[14])
);
defparam \Event_RAM_W_Data_Size[14] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Size[15]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.B(Event_Size_Counter_Z[15]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Size[15])
);
defparam \Event_RAM_W_Data_Size[15] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Size[16]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.B(Event_Size_Counter_Z[16]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Size[16])
);
defparam \Event_RAM_W_Data_Size[16] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Size[17]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.B(Event_Size_Counter_Z[17]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Size[17])
);
defparam \Event_RAM_W_Data_Size[17] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Size[18]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.B(Event_Size_Counter_Z[18]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Size[18])
);
defparam \Event_RAM_W_Data_Size[18] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Size[19]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.B(Event_Size_Counter_Z[19]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Size[19])
);
defparam \Event_RAM_W_Data_Size[19] .INIT=4'h8;
// @101:129
  CFG2 \state_reg_ns_a3[3]  (
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.B(fwft_Q[1]),
	.Y(state_reg_ns[3])
);
defparam \state_reg_ns_a3[3] .INIT=4'h8;
// @101:129
  CFG2 \state_reg_ns_o2[4]  (
	.A(fwft_Q[1]),
	.B(fwft_Q[0]),
	.Y(N_93)
);
defparam \state_reg_ns_o2[4] .INIT=4'hE;
// @101:440
  CFG2 un4_event_in_process_set_0_o3 (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(state_reg_Z[3]),
	.Y(un4_event_in_process_set_0_o3_Z)
);
defparam un4_event_in_process_set_0_o3.INIT=4'hE;
// @101:86
  CFG2 \Event_RAM_W_Data_Number[19]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(Event_Number_Counter_Z[19]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Number[19])
);
defparam \Event_RAM_W_Data_Number[19] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Number[18]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(Event_Number_Counter_Z[18]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Number[18])
);
defparam \Event_RAM_W_Data_Number[18] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Number[17]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(Event_Number_Counter_Z[17]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Number[17])
);
defparam \Event_RAM_W_Data_Number[17] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Number[16]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(Event_Number_Counter_Z[16]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Number[16])
);
defparam \Event_RAM_W_Data_Number[16] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Number[15]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(Event_Number_Counter_Z[15]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Number[15])
);
defparam \Event_RAM_W_Data_Number[15] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Number[14]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(Event_Number_Counter_Z[14]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Number[14])
);
defparam \Event_RAM_W_Data_Number[14] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Number[13]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(Event_Number_Counter_Z[13]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Number[13])
);
defparam \Event_RAM_W_Data_Number[13] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Number[12]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(Event_Number_Counter_Z[12]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Number[12])
);
defparam \Event_RAM_W_Data_Number[12] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Number[11]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(Event_Number_Counter_Z[11]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Number[11])
);
defparam \Event_RAM_W_Data_Number[11] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Number[10]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(Event_Number_Counter_Z[10]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Number[10])
);
defparam \Event_RAM_W_Data_Number[10] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Number[9]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(Event_Number_Counter_Z[9]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Number[9])
);
defparam \Event_RAM_W_Data_Number[9] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Number[8]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(Event_Number_Counter_Z[8]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Number[8])
);
defparam \Event_RAM_W_Data_Number[8] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Number[7]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(Event_Number_Counter_Z[7]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Number[7])
);
defparam \Event_RAM_W_Data_Number[7] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Number[6]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(Event_Number_Counter_Z[6]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Number[6])
);
defparam \Event_RAM_W_Data_Number[6] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Number[5]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(Event_Number_Counter_Z[5]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Number[5])
);
defparam \Event_RAM_W_Data_Number[5] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Number[4]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(Event_Number_Counter_Z[4]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Number[4])
);
defparam \Event_RAM_W_Data_Number[4] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Number[3]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(Event_Number_Counter_Z[3]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Number[3])
);
defparam \Event_RAM_W_Data_Number[3] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Number[2]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(Event_Number_Counter_Z[2]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Number[2])
);
defparam \Event_RAM_W_Data_Number[2] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Number[1]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(Event_Number_Counter_Z[1]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Number[1])
);
defparam \Event_RAM_W_Data_Number[1] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Number[0]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(Event_Number_Counter_Z[0]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Number[0])
);
defparam \Event_RAM_W_Data_Number[0] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Start_ADDR_1[17]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(FIFOs_Reader_0_Sample_RAM_W_Block_Address[1]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[17])
);
defparam \Event_RAM_W_Data_Start_ADDR_1[17] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Start_ADDR_1[16]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(FIFOs_Reader_0_Sample_RAM_W_Block_Address[0]),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[16])
);
defparam \Event_RAM_W_Data_Start_ADDR_1[16] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Start_ADDR_1[15]  (
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[15]),
	.B(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[15])
);
defparam \Event_RAM_W_Data_Start_ADDR_1[15] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Start_ADDR_1[14]  (
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[14]),
	.B(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[14])
);
defparam \Event_RAM_W_Data_Start_ADDR_1[14] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Start_ADDR_1[13]  (
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[13]),
	.B(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[13])
);
defparam \Event_RAM_W_Data_Start_ADDR_1[13] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Start_ADDR_1[12]  (
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[12]),
	.B(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[12])
);
defparam \Event_RAM_W_Data_Start_ADDR_1[12] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Start_ADDR_1[11]  (
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[11]),
	.B(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[11])
);
defparam \Event_RAM_W_Data_Start_ADDR_1[11] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Start_ADDR_1[10]  (
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[10]),
	.B(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[10])
);
defparam \Event_RAM_W_Data_Start_ADDR_1[10] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Start_ADDR_1[9]  (
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[9]),
	.B(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[9])
);
defparam \Event_RAM_W_Data_Start_ADDR_1[9] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Start_ADDR_1[8]  (
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[8]),
	.B(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[8])
);
defparam \Event_RAM_W_Data_Start_ADDR_1[8] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Start_ADDR_1[7]  (
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[7]),
	.B(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[7])
);
defparam \Event_RAM_W_Data_Start_ADDR_1[7] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Start_ADDR_1[6]  (
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[6]),
	.B(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[6])
);
defparam \Event_RAM_W_Data_Start_ADDR_1[6] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Start_ADDR_1[5]  (
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[5]),
	.B(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[5])
);
defparam \Event_RAM_W_Data_Start_ADDR_1[5] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Start_ADDR_1[4]  (
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[4]),
	.B(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[4])
);
defparam \Event_RAM_W_Data_Start_ADDR_1[4] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Start_ADDR_1[3]  (
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[3]),
	.B(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[3])
);
defparam \Event_RAM_W_Data_Start_ADDR_1[3] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Start_ADDR_1[2]  (
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[2]),
	.B(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[2])
);
defparam \Event_RAM_W_Data_Start_ADDR_1[2] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Start_ADDR_1[1]  (
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[1]),
	.B(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[1])
);
defparam \Event_RAM_W_Data_Start_ADDR_1[1] .INIT=4'h8;
// @101:86
  CFG2 \Event_RAM_W_Data_Start_ADDR_1[0]  (
	.A(FIFOs_Reader_0_Sample_RAM_W_Address[0]),
	.B(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Y(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[0])
);
defparam \Event_RAM_W_Data_Start_ADDR_1[0] .INIT=4'h8;
// @101:414
  CFG4 event_ram_r_data_status_4 (
	.A(Event_Info_RAM_Block_0_A_DOUT_Event_Status[3]),
	.B(Event_Info_RAM_Block_0_A_DOUT_Event_Status[2]),
	.C(Event_Info_RAM_Block_0_A_DOUT_Event_Status[1]),
	.D(Event_Info_RAM_Block_0_A_DOUT_Event_Status[0]),
	.Y(event_ram_r_data_status_4_Z)
);
defparam event_ram_r_data_status_4.INIT=16'h0001;
// @101:129
  CFG4 \state_reg_ns_i_a3_0[0]  (
	.A(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.B(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.C(Event_RAM_ADDR_Is_Free_Z),
	.D(Trigger_Top_Part_0_EMPTY),
	.Y(N_98)
);
defparam \state_reg_ns_i_a3_0[0] .INIT=16'h0010;
// @101:129
  CFG3 \state_reg_ns_a3[2]  (
	.A(fwft_Q[1]),
	.B(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.C(fwft_Q[0]),
	.Y(state_reg_ns[2])
);
defparam \state_reg_ns_a3[2] .INIT=8'h40;
// @38:37
  CFG2 \state_reg_RNISU6T[4]  (
	.A(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.B(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.Y(N_126_i)
);
defparam \state_reg_RNISU6T[4] .INIT=4'hE;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[4]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r[4]),
	.D(fwft_Q[4]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[4])
);
defparam \Sample_RAM_W_Data_2[4] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[19]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r[3]),
	.D(fwft_Q[3]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[19])
);
defparam \Sample_RAM_W_Data_2[19] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[21]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r[5]),
	.D(fwft_Q[5]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[21])
);
defparam \Sample_RAM_W_Data_2[21] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[52]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_0[4]),
	.D(fwft_Q_0[4]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[52])
);
defparam \Sample_RAM_W_Data_2[52] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[2]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r[2]),
	.D(fwft_Q[2]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[2])
);
defparam \Sample_RAM_W_Data_2[2] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[37]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_0[5]),
	.D(fwft_Q_0[5]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[37])
);
defparam \Sample_RAM_W_Data_2[37] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[39]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r[7]),
	.D(fwft_Q[7]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[39])
);
defparam \Sample_RAM_W_Data_2[39] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[48]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r[0]),
	.D(fwft_Q_0[0]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[48])
);
defparam \Sample_RAM_W_Data_2[48] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[58]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r[10]),
	.D(fwft_Q[10]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[58])
);
defparam \Sample_RAM_W_Data_2[58] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[59]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r[11]),
	.D(fwft_Q[11]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[59])
);
defparam \Sample_RAM_W_Data_2[59] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[34]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_0[2]),
	.D(fwft_Q_0[2]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[34])
);
defparam \Sample_RAM_W_Data_2[34] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[51]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_0[3]),
	.D(fwft_Q_0[3]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[51])
);
defparam \Sample_RAM_W_Data_2[51] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[54]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r[6]),
	.D(fwft_Q[6]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[54])
);
defparam \Sample_RAM_W_Data_2[54] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[53]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_1[5]),
	.D(fwft_Q_1[5]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[53])
);
defparam \Sample_RAM_W_Data_2[53] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[35]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_1[3]),
	.D(fwft_Q_1[3]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[35])
);
defparam \Sample_RAM_W_Data_2[35] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[50]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_1[2]),
	.D(fwft_Q_1[2]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[50])
);
defparam \Sample_RAM_W_Data_2[50] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[55]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_0[7]),
	.D(fwft_Q_0[7]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[55])
);
defparam \Sample_RAM_W_Data_2[55] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[41]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r[9]),
	.D(fwft_Q[9]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[41])
);
defparam \Sample_RAM_W_Data_2[41] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[36]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_1[4]),
	.D(fwft_Q_1[4]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[36])
);
defparam \Sample_RAM_W_Data_2[36] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[40]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r[8]),
	.D(fwft_Q[8]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[40])
);
defparam \Sample_RAM_W_Data_2[40] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[33]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r[1]),
	.D(fwft_Q_0[1]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[33])
);
defparam \Sample_RAM_W_Data_2[33] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[43]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_0[11]),
	.D(fwft_Q_0[11]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[43])
);
defparam \Sample_RAM_W_Data_2[43] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[42]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_0[10]),
	.D(fwft_Q_0[10]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[42])
);
defparam \Sample_RAM_W_Data_2[42] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[5]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_2[5]),
	.D(fwft_Q_2[5]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[5])
);
defparam \Sample_RAM_W_Data_2[5] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[17]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_0[1]),
	.D(fwft_Q_1[1]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[17])
);
defparam \Sample_RAM_W_Data_2[17] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[57]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_0[9]),
	.D(fwft_Q_0[9]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[57])
);
defparam \Sample_RAM_W_Data_2[57] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[18]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_2[2]),
	.D(fwft_Q_2[2]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[18])
);
defparam \Sample_RAM_W_Data_2[18] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[32]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_0[0]),
	.D(fwft_Q_1[0]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[32])
);
defparam \Sample_RAM_W_Data_2[32] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[27]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_1[11]),
	.D(fwft_Q_1[11]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[27])
);
defparam \Sample_RAM_W_Data_2[27] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[22]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_0[6]),
	.D(fwft_Q_0[6]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[22])
);
defparam \Sample_RAM_W_Data_2[22] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[16]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_1[0]),
	.D(fwft_Q_2[0]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[16])
);
defparam \Sample_RAM_W_Data_2[16] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[8]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_0[8]),
	.D(fwft_Q_0[8]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[8])
);
defparam \Sample_RAM_W_Data_2[8] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[3]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_2[3]),
	.D(fwft_Q_2[3]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[3])
);
defparam \Sample_RAM_W_Data_2[3] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[20]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_2[4]),
	.D(fwft_Q_2[4]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[20])
);
defparam \Sample_RAM_W_Data_2[20] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[26]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_1[10]),
	.D(fwft_Q_1[10]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[26])
);
defparam \Sample_RAM_W_Data_2[26] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[9]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_1[9]),
	.D(fwft_Q_1[9]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[9])
);
defparam \Sample_RAM_W_Data_2[9] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[24]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_1[8]),
	.D(fwft_Q_1[8]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[24])
);
defparam \Sample_RAM_W_Data_2[24] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[7]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_1[7]),
	.D(fwft_Q_1[7]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[7])
);
defparam \Sample_RAM_W_Data_2[7] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[1]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_1[1]),
	.D(fwft_Q_2[1]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[1])
);
defparam \Sample_RAM_W_Data_2[1] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[38]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_1[6]),
	.D(fwft_Q_1[6]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[38])
);
defparam \Sample_RAM_W_Data_2[38] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[56]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_2[8]),
	.D(fwft_Q_2[8]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[56])
);
defparam \Sample_RAM_W_Data_2[56] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[11]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_2[11]),
	.D(fwft_Q_2[11]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[11])
);
defparam \Sample_RAM_W_Data_2[11] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[6]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_2[6]),
	.D(fwft_Q_2[6]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[6])
);
defparam \Sample_RAM_W_Data_2[6] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[25]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_2[9]),
	.D(fwft_Q_2[9]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[25])
);
defparam \Sample_RAM_W_Data_2[25] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[49]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_2[1]),
	.D(fwft_Q_3[1]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[49])
);
defparam \Sample_RAM_W_Data_2[49] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[23]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_2[7]),
	.D(fwft_Q_2[7]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[23])
);
defparam \Sample_RAM_W_Data_2[23] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[0]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_2[0]),
	.D(fwft_Q_3[0]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[0])
);
defparam \Sample_RAM_W_Data_2[0] .INIT=16'h3210;
// @101:456
  CFG4 \Sample_RAM_W_Data_2[10]  (
	.A(FIFOs_Reader_0_Block_0_Sample_FIFO_R_Enable),
	.B(RE_i_1),
	.C(fwft_Q_r_2[10]),
	.D(fwft_Q_2[10]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data_2[10])
);
defparam \Sample_RAM_W_Data_2[10] .INIT=16'h3210;
// @101:414
  CFG4 event_ram_r_data_status (
	.A(Event_Info_RAM_Block_0_A_DOUT_Event_Status[4]),
	.B(Event_Info_RAM_Block_0_A_DOUT_Event_Status[5]),
	.C(event_ram_r_data_status_4_Z),
	.D(event_ram_r_data_status_3_Z),
	.Y(event_ram_r_data_status_Z)
);
defparam event_ram_r_data_status.INIT=16'h1000;
// @101:129
  CFG4 \state_reg_ns_0[1]  (
	.A(state_reg_ns_0_a6_0_0_Z[1]),
	.B(Event_In_Process_Z),
	.C(Trigger_Top_Part_0_EMPTY),
	.D(state_reg_0),
	.Y(state_reg_ns[1])
);
defparam \state_reg_ns_0[1] .INIT=16'h0E0A;
// @101:129
  CFG4 \state_reg_ns[4]  (
	.A(N_93),
	.B(Event_In_Process_Z),
	.C(un4_event_in_process_set_0_o3_Z),
	.D(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.Y(state_reg_ns_Z[4])
);
defparam \state_reg_ns[4] .INIT=16'hF4F0;
// @101:129
  CFG3 \state_reg_RNO[0]  (
	.A(state_reg_0),
	.B(Event_In_Process_Z),
	.C(Trigger_Top_Part_0_EMPTY),
	.Y(N_92_i)
);
defparam \state_reg_RNO[0] .INIT=8'hA2;
// @101:456
  CFG3 \Sample_RAM_W_Data[4]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[4]),
	.C(fwft_Q_3[4]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[4])
);
defparam \Sample_RAM_W_Data[4] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[19]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[19]),
	.C(fwft_Q_3[3]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[19])
);
defparam \Sample_RAM_W_Data[19] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[21]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[21]),
	.C(fwft_Q_3[5]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[21])
);
defparam \Sample_RAM_W_Data[21] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[52]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[52]),
	.C(fwft_Q_4[4]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[52])
);
defparam \Sample_RAM_W_Data[52] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[2]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[2]),
	.C(fwft_Q_3[2]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[2])
);
defparam \Sample_RAM_W_Data[2] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[37]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[37]),
	.C(fwft_Q_4[5]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[37])
);
defparam \Sample_RAM_W_Data[37] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[39]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[39]),
	.C(fwft_Q_3[7]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[39])
);
defparam \Sample_RAM_W_Data[39] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[48]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[48]),
	.C(fwft_Q_4[0]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[48])
);
defparam \Sample_RAM_W_Data[48] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[58]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[58]),
	.C(fwft_Q_3[10]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[58])
);
defparam \Sample_RAM_W_Data[58] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[59]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[59]),
	.C(fwft_Q_3[11]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[59])
);
defparam \Sample_RAM_W_Data[59] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[34]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[34]),
	.C(fwft_Q_4[2]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[34])
);
defparam \Sample_RAM_W_Data[34] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[51]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[51]),
	.C(fwft_Q_4[3]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[51])
);
defparam \Sample_RAM_W_Data[51] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[54]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[54]),
	.C(fwft_Q_3[6]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[54])
);
defparam \Sample_RAM_W_Data[54] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[53]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[53]),
	.C(fwft_Q_5[5]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[53])
);
defparam \Sample_RAM_W_Data[53] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[35]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[35]),
	.C(fwft_Q_5[3]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[35])
);
defparam \Sample_RAM_W_Data[35] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[50]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[50]),
	.C(fwft_Q_5[2]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[50])
);
defparam \Sample_RAM_W_Data[50] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[55]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[55]),
	.C(fwft_Q_4[7]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[55])
);
defparam \Sample_RAM_W_Data[55] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[41]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[41]),
	.C(fwft_Q_3[9]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[41])
);
defparam \Sample_RAM_W_Data[41] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[36]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[36]),
	.C(fwft_Q_5[4]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[36])
);
defparam \Sample_RAM_W_Data[36] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[40]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[40]),
	.C(fwft_Q_3[8]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[40])
);
defparam \Sample_RAM_W_Data[40] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[33]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[33]),
	.C(fwft_Q_4[1]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[33])
);
defparam \Sample_RAM_W_Data[33] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[43]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[43]),
	.C(fwft_Q_4[11]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[43])
);
defparam \Sample_RAM_W_Data[43] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[42]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[42]),
	.C(fwft_Q_4[10]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[42])
);
defparam \Sample_RAM_W_Data[42] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[5]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[5]),
	.C(fwft_Q_6[5]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[5])
);
defparam \Sample_RAM_W_Data[5] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[17]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[17]),
	.C(fwft_Q_5[1]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[17])
);
defparam \Sample_RAM_W_Data[17] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[57]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[57]),
	.C(fwft_Q_4[9]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[57])
);
defparam \Sample_RAM_W_Data[57] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[18]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[18]),
	.C(fwft_Q_6[2]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[18])
);
defparam \Sample_RAM_W_Data[18] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[32]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[32]),
	.C(fwft_Q_5[0]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[32])
);
defparam \Sample_RAM_W_Data[32] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[27]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[27]),
	.C(fwft_Q_5[11]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[27])
);
defparam \Sample_RAM_W_Data[27] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[22]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[22]),
	.C(fwft_Q_4[6]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[22])
);
defparam \Sample_RAM_W_Data[22] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[16]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[16]),
	.C(fwft_Q_6[0]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[16])
);
defparam \Sample_RAM_W_Data[16] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[8]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[8]),
	.C(fwft_Q_4[8]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[8])
);
defparam \Sample_RAM_W_Data[8] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[3]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[3]),
	.C(fwft_Q_6[3]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[3])
);
defparam \Sample_RAM_W_Data[3] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[20]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[20]),
	.C(fwft_Q_6[4]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[20])
);
defparam \Sample_RAM_W_Data[20] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[26]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[26]),
	.C(fwft_Q_5[10]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[26])
);
defparam \Sample_RAM_W_Data[26] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[9]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[9]),
	.C(fwft_Q_5[9]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[9])
);
defparam \Sample_RAM_W_Data[9] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[24]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[24]),
	.C(fwft_Q_5[8]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[24])
);
defparam \Sample_RAM_W_Data[24] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[7]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[7]),
	.C(fwft_Q_5[7]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[7])
);
defparam \Sample_RAM_W_Data[7] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[1]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[1]),
	.C(fwft_Q_6[1]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[1])
);
defparam \Sample_RAM_W_Data[1] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[38]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[38]),
	.C(fwft_Q_5[6]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[38])
);
defparam \Sample_RAM_W_Data[38] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[56]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[56]),
	.C(fwft_Q_6[8]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[56])
);
defparam \Sample_RAM_W_Data[56] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[11]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[11]),
	.C(fwft_Q_6[11]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[11])
);
defparam \Sample_RAM_W_Data[11] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[6]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[6]),
	.C(fwft_Q_6[6]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[6])
);
defparam \Sample_RAM_W_Data[6] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[25]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[25]),
	.C(fwft_Q_6[9]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[25])
);
defparam \Sample_RAM_W_Data[25] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[49]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[49]),
	.C(fwft_Q_7[1]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[49])
);
defparam \Sample_RAM_W_Data[49] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[23]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[23]),
	.C(fwft_Q_6[7]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[23])
);
defparam \Sample_RAM_W_Data[23] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[0]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[0]),
	.C(fwft_Q_7[0]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[0])
);
defparam \Sample_RAM_W_Data[0] .INIT=8'hEC;
// @101:456
  CFG3 \Sample_RAM_W_Data[10]  (
	.A(RE_i_1),
	.B(FIFOs_Reader_0_Sample_RAM_W_Data_2[10]),
	.C(fwft_Q_6[10]),
	.Y(FIFOs_Reader_0_Sample_RAM_W_Data[10])
);
defparam \Sample_RAM_W_Data[10] .INIT=8'hEC;
// @101:129
  CFG4 \state_reg_ns_i_2[0]  (
	.A(N_93),
	.B(Event_In_Process_Z),
	.C(un4_event_in_process_set_0_o3_Z),
	.D(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.Y(state_reg_ns_i_2_Z[0])
);
defparam \state_reg_ns_i_2[0] .INIT=16'hFEF0;
// @101:129
  CFG4 \state_reg_RNO[6]  (
	.A(state_reg_0),
	.B(sc_r_fwft_cmb),
	.C(N_98),
	.D(state_reg_ns_i_2_Z[0]),
	.Y(N_85_i)
);
defparam \state_reg_RNO[6] .INIT=16'h0001;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FIFOs_Reader */

module Communication_Builder (
  Event_Info_RAM_Block_0_B_DOUT_Event_Status,
  Communication_Data_Frame,
  Sample_RAM_Block_0_B_Output_Data,
  Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR,
  Event_Info_RAM_Block_0_B_DOUT_Event_Number,
  Event_Info_RAM_Block_0_B_DOUT_Event_Size,
  Communication_Builder_0_Sample_RAM_R_Address,
  Communication_Builder_0_Sample_RAM_R_Block_Address,
  Communication_Builder_0_Event_RAM_R_Address,
  Communication_DATA_Ack,
  Communication_Data_Full,
  Communication_Builder_0_Event_RAM_W_Enable_Status,
  Communication_Data_Req_1z,
  Communication_Data_Enable_1z,
  Clock,
  dff_arst
)
;
input [7:0] Event_Info_RAM_Block_0_B_DOUT_Event_Status ;
output [30:0] Communication_Data_Frame ;
input [59:0] Sample_RAM_Block_0_B_Output_Data ;
input [17:0] Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR ;
input [19:0] Event_Info_RAM_Block_0_B_DOUT_Event_Number ;
input [19:0] Event_Info_RAM_Block_0_B_DOUT_Event_Size ;
output [15:0] Communication_Builder_0_Sample_RAM_R_Address ;
output [1:0] Communication_Builder_0_Sample_RAM_R_Block_Address ;
output [9:0] Communication_Builder_0_Event_RAM_R_Address ;
input Communication_DATA_Ack ;
input Communication_Data_Full ;
output Communication_Builder_0_Event_RAM_W_Enable_Status ;
output Communication_Data_Req_1z ;
output Communication_Data_Enable_1z ;
input Clock ;
input dff_arst ;
wire Communication_DATA_Ack ;
wire Communication_Data_Full ;
wire Communication_Builder_0_Event_RAM_W_Enable_Status ;
wire Communication_Data_Req_1z ;
wire Communication_Data_Enable_1z ;
wire Clock ;
wire dff_arst ;
wire [19:0] Sample_RAM_R_Order_Unsigned_Z;
wire [0:0] Sample_RAM_R_Order_Unsigned_i;
wire [8:0] Event_RAM_R_Address_Integer_s;
wire [23:0] Packet_Counter_Z;
wire [22:0] Packet_Counter_s;
wire [13:0] state_reg_Z;
wire [13:10] state_reg_i_0;
wire [6:0] un1_state_reg_3_0_data_tmp;
wire [9:9] Event_RAM_R_Address_Integer_s_Z;
wire [23:23] Packet_Counter_s_Z;
wire [17:0] Sample_RAM_R_Address_Unsigned_s;
wire [19:0] Sample_RAM_R_Order_Unsigned_s;
wire [5:0] Frame_Counter_Z;
wire [5:5] Frame_Counter_s_Z;
wire [4:0] Frame_Counter_s;
wire [7:0] fsm_timer_Z;
wire [7:7] fsm_timer_s_Z;
wire [6:0] fsm_timer_s;
wire [11:8] state_reg_rep_Z;
wire [13:0] next_state_Z;
wire [13:0] wait_next_state_Z;
wire [11:0] Read_Sample_0_Z;
wire [19:0] Event_Size_Buffer_Z;
wire [19:0] Event_Number_Buffer_Z;
wire [17:0] Event_Start_ADDR_Buffer_Z;
wire [19:0] Event_Size_Buffer_Unsigned_Z;
wire [11:0] Read_Sample_3_Z;
wire [11:0] Read_Sample_2_Z;
wire [11:0] Read_Sample_1_Z;
wire [30:0] Communication_Data_Frame_F_Z;
wire [25:25] Communication_Data_Frame_F;
wire [10:10] state_reg_RNIGT3C_0_S;
wire [10:10] state_reg_RNIGT3C_0_Y;
wire [18:0] Sample_RAM_R_Order_Unsigned_cry;
wire [0:0] Sample_RAM_R_Order_Unsigned_RNIA60V_Y;
wire [1:1] Sample_RAM_R_Order_Unsigned_RNI5GSH1_Y;
wire [2:2] Sample_RAM_R_Order_Unsigned_RNI1RO42_Y;
wire [3:3] Sample_RAM_R_Order_Unsigned_RNIU6LN2_Y;
wire [4:4] Sample_RAM_R_Order_Unsigned_RNISJHA3_Y;
wire [5:5] Sample_RAM_R_Order_Unsigned_RNIR1ET3_Y;
wire [6:6] Sample_RAM_R_Order_Unsigned_RNIRGAG4_Y;
wire [7:7] Sample_RAM_R_Order_Unsigned_RNIS0735_Y;
wire [8:8] Sample_RAM_R_Order_Unsigned_RNIUH3M5_Y;
wire [9:9] Sample_RAM_R_Order_Unsigned_RNI14096_Y;
wire [10:10] Sample_RAM_R_Order_Unsigned_RNICD747_Y;
wire [11:11] Sample_RAM_R_Order_Unsigned_RNIONEV7_Y;
wire [12:12] Sample_RAM_R_Order_Unsigned_RNI53MQ8_Y;
wire [13:13] Sample_RAM_R_Order_Unsigned_RNIJFTL9_Y;
wire [14:14] Sample_RAM_R_Order_Unsigned_RNI2T4HA_Y;
wire [15:15] Sample_RAM_R_Order_Unsigned_RNIIBCCB_Y;
wire [16:16] Sample_RAM_R_Order_Unsigned_RNI3RJ7C_Y;
wire [17:17] Sample_RAM_R_Order_Unsigned_RNILBR2D_Y;
wire [19:19] Sample_RAM_R_Order_Unsigned_RNO_FCO;
wire [19:19] Sample_RAM_R_Order_Unsigned_RNO_Y;
wire [18:18] Sample_RAM_R_Order_Unsigned_RNI8T2UD_Y;
wire [10:10] state_reg_RNIGT3C_S;
wire [10:10] state_reg_RNIGT3C_Y;
wire [16:0] Sample_RAM_R_Address_Unsigned_cry;
wire [0:0] Event_Start_ADDR_Buffer_RNIN8GG1_Y;
wire [1:1] Event_Start_ADDR_Buffer_RNI0MSK2_Y;
wire [2:2] Event_Start_ADDR_Buffer_RNIB59P3_Y;
wire [3:3] Event_Start_ADDR_Buffer_RNIOMLT4_Y;
wire [4:4] Event_Start_ADDR_Buffer_RNI7A226_Y;
wire [5:5] Event_Start_ADDR_Buffer_RNIOVE67_Y;
wire [6:6] Event_Start_ADDR_Buffer_RNIBNRA8_Y;
wire [7:7] Event_Start_ADDR_Buffer_RNI0H8F9_Y;
wire [8:8] Event_Start_ADDR_Buffer_RNINCLJA_Y;
wire [9:9] Event_Start_ADDR_Buffer_RNIGA2OB_Y;
wire [10:10] Event_Start_ADDR_Buffer_RNIPPRKC_Y;
wire [11:11] Event_Start_ADDR_Buffer_RNI4BLHD_Y;
wire [12:12] Event_Start_ADDR_Buffer_RNIHUEEE_Y;
wire [13:13] Event_Start_ADDR_Buffer_RNI0K8BF_Y;
wire [14:14] Event_Start_ADDR_Buffer_RNIHB28G_Y;
wire [15:15] Event_Start_ADDR_Buffer_RNI45S4H_Y;
wire [17:17] Sample_RAM_R_Address_Unsigned_RNO_FCO;
wire [17:17] Sample_RAM_R_Address_Unsigned_RNO_Y;
wire [16:16] Event_Start_ADDR_Buffer_RNIP0M1I_Y;
wire [8:1] Event_RAM_R_Address_Integer_cry_Z;
wire [8:1] Event_RAM_R_Address_Integer_cry_Y;
wire [9:9] Event_RAM_R_Address_Integer_s_FCO;
wire [9:9] Event_RAM_R_Address_Integer_s_Y;
wire [22:1] Packet_Counter_cry_Z;
wire [22:1] Packet_Counter_cry_Y;
wire [23:23] Packet_Counter_s_FCO;
wire [23:23] Packet_Counter_s_Y;
wire [4:0] Frame_Counter_cry_Z;
wire [4:0] Frame_Counter_cry_Y;
wire [5:5] Frame_Counter_s_FCO;
wire [5:5] Frame_Counter_s_Y;
wire [6:0] fsm_timer_cry_Z;
wire [6:0] fsm_timer_cry_Y;
wire [7:7] fsm_timer_s_FCO;
wire [7:7] fsm_timer_s_Y;
wire [26:24] Communication_Data_Frame_F_1_Z;
wire [10:0] next_state_1_0_Z;
wire [19:19] Communication_Data_Frame_F_3_Z;
wire [19:19] Communication_Data_Frame_F_2_Z;
wire [1:1] next_state_cnst_i_a2_1_Z;
wire [9:4] next_state_cnst;
wire [13:1] next_state_1_Z;
wire fsm_timer_lcry ;
wire VCC ;
wire GND ;
wire Packet_Counter_Reset_N ;
wire Sample_RAM_ADDR_GEN_Reset_N ;
wire Sample_RAM_R_Order_Unsignede ;
wire Frame_Countere ;
wire Sample_RAM_ADDR_GEN_Modulo_Z ;
wire Sample_RAM_ADDR_GEN_Modulo_3_Z ;
wire N_369_i ;
wire Status_Event_WriteDone_Z ;
wire event_ram_r_data_status_Z ;
wire N_361_1 ;
wire Frame_Counter_Modulo_Z ;
wire Communication_Data_Frame_F_sn_N_5_i ;
wire Frame_Counter_Modulo_1_sqmuxa_i_Z ;
wire Sample_RAM_R_Order_Unsigned_cry_cy ;
wire Sample_RAM_R_Address_Unsigned_cry_cy ;
wire un9_sample_ram_addr_gen_enable_cry_0_Z ;
wire un9_sample_ram_addr_gen_enable_cry_0_S ;
wire un9_sample_ram_addr_gen_enable_cry_0_Y ;
wire un9_sample_ram_addr_gen_enable_cry_1_Z ;
wire un11_sample_ram_addr_gen_enable_1 ;
wire un9_sample_ram_addr_gen_enable_cry_1_Y ;
wire un9_sample_ram_addr_gen_enable_cry_2_Z ;
wire un11_sample_ram_addr_gen_enable_2 ;
wire un9_sample_ram_addr_gen_enable_cry_2_Y ;
wire un9_sample_ram_addr_gen_enable_cry_3_Z ;
wire un11_sample_ram_addr_gen_enable_3 ;
wire un9_sample_ram_addr_gen_enable_cry_3_Y ;
wire un9_sample_ram_addr_gen_enable_cry_4_Z ;
wire un11_sample_ram_addr_gen_enable_4 ;
wire un9_sample_ram_addr_gen_enable_cry_4_Y ;
wire un9_sample_ram_addr_gen_enable_cry_5_Z ;
wire un11_sample_ram_addr_gen_enable_5 ;
wire un9_sample_ram_addr_gen_enable_cry_5_Y ;
wire un9_sample_ram_addr_gen_enable_cry_6_Z ;
wire un11_sample_ram_addr_gen_enable_6 ;
wire un9_sample_ram_addr_gen_enable_cry_6_Y ;
wire un9_sample_ram_addr_gen_enable_cry_7_Z ;
wire un11_sample_ram_addr_gen_enable_7 ;
wire un9_sample_ram_addr_gen_enable_cry_7_Y ;
wire un9_sample_ram_addr_gen_enable_cry_8_Z ;
wire un11_sample_ram_addr_gen_enable_8 ;
wire un9_sample_ram_addr_gen_enable_cry_8_Y ;
wire un9_sample_ram_addr_gen_enable_cry_9_Z ;
wire un11_sample_ram_addr_gen_enable_9 ;
wire un9_sample_ram_addr_gen_enable_cry_9_Y ;
wire un9_sample_ram_addr_gen_enable_cry_10_Z ;
wire un11_sample_ram_addr_gen_enable_10 ;
wire un9_sample_ram_addr_gen_enable_cry_10_Y ;
wire un9_sample_ram_addr_gen_enable_cry_11_Z ;
wire un11_sample_ram_addr_gen_enable_11 ;
wire un9_sample_ram_addr_gen_enable_cry_11_Y ;
wire un9_sample_ram_addr_gen_enable_cry_12_Z ;
wire un11_sample_ram_addr_gen_enable_12 ;
wire un9_sample_ram_addr_gen_enable_cry_12_Y ;
wire un9_sample_ram_addr_gen_enable_cry_13_Z ;
wire un11_sample_ram_addr_gen_enable_13 ;
wire un9_sample_ram_addr_gen_enable_cry_13_Y ;
wire un9_sample_ram_addr_gen_enable_cry_14_Z ;
wire un11_sample_ram_addr_gen_enable_14 ;
wire un9_sample_ram_addr_gen_enable_cry_14_Y ;
wire un9_sample_ram_addr_gen_enable_cry_15_Z ;
wire un11_sample_ram_addr_gen_enable_15 ;
wire un9_sample_ram_addr_gen_enable_cry_15_Y ;
wire un9_sample_ram_addr_gen_enable_cry_16_Z ;
wire un11_sample_ram_addr_gen_enable_16 ;
wire un9_sample_ram_addr_gen_enable_cry_16_Y ;
wire un9_sample_ram_addr_gen_enable_cry_17_Z ;
wire un11_sample_ram_addr_gen_enable_17 ;
wire un9_sample_ram_addr_gen_enable_cry_17_Y ;
wire un9_sample_ram_addr_gen_enable_s_19_FCO ;
wire un11_sample_ram_addr_gen_enable_19 ;
wire un9_sample_ram_addr_gen_enable_s_19_Y ;
wire un9_sample_ram_addr_gen_enable_cry_18_Z ;
wire un11_sample_ram_addr_gen_enable_18 ;
wire un9_sample_ram_addr_gen_enable_cry_18_Y ;
wire un11_sample_ram_addr_gen_enable_cry_0_Z ;
wire un11_sample_ram_addr_gen_enable_cry_0_S ;
wire un11_sample_ram_addr_gen_enable_cry_0_Y ;
wire un11_sample_ram_addr_gen_enable_cry_1_Z ;
wire un11_sample_ram_addr_gen_enable_cry_1_S ;
wire un11_sample_ram_addr_gen_enable_cry_1_Y ;
wire un11_sample_ram_addr_gen_enable_cry_2_Z ;
wire un11_sample_ram_addr_gen_enable_cry_2_S ;
wire un11_sample_ram_addr_gen_enable_cry_2_Y ;
wire un11_sample_ram_addr_gen_enable_cry_3_Z ;
wire un11_sample_ram_addr_gen_enable_cry_3_S ;
wire un11_sample_ram_addr_gen_enable_cry_3_Y ;
wire un11_sample_ram_addr_gen_enable_cry_4_Z ;
wire un11_sample_ram_addr_gen_enable_cry_4_S ;
wire un11_sample_ram_addr_gen_enable_cry_4_Y ;
wire un11_sample_ram_addr_gen_enable_cry_5_Z ;
wire un11_sample_ram_addr_gen_enable_cry_5_S ;
wire un11_sample_ram_addr_gen_enable_cry_5_Y ;
wire un11_sample_ram_addr_gen_enable_cry_6_Z ;
wire un11_sample_ram_addr_gen_enable_cry_6_S ;
wire un11_sample_ram_addr_gen_enable_cry_6_Y ;
wire un11_sample_ram_addr_gen_enable_cry_7_Z ;
wire un11_sample_ram_addr_gen_enable_cry_7_S ;
wire un11_sample_ram_addr_gen_enable_cry_7_Y ;
wire un11_sample_ram_addr_gen_enable_cry_8_Z ;
wire un11_sample_ram_addr_gen_enable_cry_8_S ;
wire un11_sample_ram_addr_gen_enable_cry_8_Y ;
wire un11_sample_ram_addr_gen_enable_cry_9_Z ;
wire un11_sample_ram_addr_gen_enable_cry_9_S ;
wire un11_sample_ram_addr_gen_enable_cry_9_Y ;
wire un11_sample_ram_addr_gen_enable_cry_10_Z ;
wire un11_sample_ram_addr_gen_enable_cry_10_S ;
wire un11_sample_ram_addr_gen_enable_cry_10_Y ;
wire un11_sample_ram_addr_gen_enable_cry_11_Z ;
wire un11_sample_ram_addr_gen_enable_cry_11_S ;
wire un11_sample_ram_addr_gen_enable_cry_11_Y ;
wire un11_sample_ram_addr_gen_enable_cry_12_Z ;
wire un11_sample_ram_addr_gen_enable_cry_12_S ;
wire un11_sample_ram_addr_gen_enable_cry_12_Y ;
wire un11_sample_ram_addr_gen_enable_cry_13_Z ;
wire un11_sample_ram_addr_gen_enable_cry_13_S ;
wire un11_sample_ram_addr_gen_enable_cry_13_Y ;
wire un11_sample_ram_addr_gen_enable_cry_14_Z ;
wire un11_sample_ram_addr_gen_enable_cry_14_S ;
wire un11_sample_ram_addr_gen_enable_cry_14_Y ;
wire un11_sample_ram_addr_gen_enable_cry_15_Z ;
wire un11_sample_ram_addr_gen_enable_cry_15_S ;
wire un11_sample_ram_addr_gen_enable_cry_15_Y ;
wire un11_sample_ram_addr_gen_enable_cry_16_Z ;
wire un11_sample_ram_addr_gen_enable_cry_16_S ;
wire un11_sample_ram_addr_gen_enable_cry_16_Y ;
wire un11_sample_ram_addr_gen_enable_cry_17_Z ;
wire un11_sample_ram_addr_gen_enable_cry_17_S ;
wire un11_sample_ram_addr_gen_enable_cry_17_Y ;
wire un11_sample_ram_addr_gen_enable_cry_18_Z ;
wire un11_sample_ram_addr_gen_enable_cry_18_S ;
wire un11_sample_ram_addr_gen_enable_cry_18_Y ;
wire un11_sample_ram_addr_gen_enable_cry_19_Z ;
wire un11_sample_ram_addr_gen_enable_cry_19_S ;
wire un11_sample_ram_addr_gen_enable_cry_19_Y ;
wire un1_state_reg_3_0_I_1_S ;
wire un1_state_reg_3_0_I_1_Y ;
wire un1_state_reg_3_0_I_21_S ;
wire un1_state_reg_3_0_I_21_Y ;
wire un1_state_reg_3_0_I_27_S ;
wire un1_state_reg_3_0_I_27_Y ;
wire un1_state_reg_3_0_I_33_S ;
wire un1_state_reg_3_0_I_33_Y ;
wire un1_state_reg_3_0_I_39_S ;
wire un1_state_reg_3_0_I_39_Y ;
wire un1_state_reg_3_0_I_9_S ;
wire un1_state_reg_3_0_I_9_Y ;
wire un1_state_reg_3_0_I_15_S ;
wire un1_state_reg_3_0_I_15_Y ;
wire Event_RAM_R_Address_Integer_s_797_FCO ;
wire Event_RAM_R_Address_Integer_s_797_S ;
wire Event_RAM_R_Address_Integer_s_797_Y ;
wire Packet_Counter_s_798_FCO ;
wire Packet_Counter_s_798_S ;
wire Packet_Counter_s_798_Y ;
wire Frame_Counter_s_799_FCO ;
wire Frame_Counter_s_799_S ;
wire Frame_Counter_s_799_Y ;
wire Frame_Counter_lcry ;
wire fsm_timer_s_800_FCO ;
wire fsm_timer_s_800_S ;
wire fsm_timer_s_800_Y ;
wire next_state_1_sqmuxa_11_Z ;
wire next_state_sn_m1_2 ;
wire event_ram_r_data_status_3_Z ;
wire N_442 ;
wire next_state_1_sqmuxa_1_Z ;
wire N_346_3 ;
wire N_346_2 ;
wire next_state_0_sqmuxa_1_Z ;
wire next_state_1_sqmuxa_Z ;
wire next_state_1_sqmuxa_2_Z ;
wire N_348 ;
wire next_state_0_sqmuxa_Z ;
wire N_367 ;
wire N_368 ;
wire N_369 ;
wire N_370 ;
wire N_371 ;
wire N_372 ;
wire N_373 ;
wire N_374 ;
wire N_375 ;
wire N_376 ;
wire N_377 ;
wire N_378 ;
wire N_379 ;
wire N_380 ;
wire N_381 ;
wire N_382 ;
wire N_383 ;
wire N_384 ;
wire N_385 ;
wire N_391 ;
wire N_392 ;
wire N_393 ;
wire N_394 ;
wire N_395 ;
wire N_396 ;
wire N_397 ;
wire N_398 ;
wire N_399 ;
wire N_400 ;
wire N_401 ;
wire N_402 ;
wire N_403 ;
wire N_404 ;
wire N_405 ;
wire N_406 ;
wire N_407 ;
wire N_408 ;
wire N_409 ;
wire event_ram_r_data_status_4_Z ;
wire un1_fsm_timerlto7_4 ;
wire un1_fsm_timerlto7_3 ;
wire Packet_Counter_Reset_N_0_a2_0_Z ;
wire N_468_1 ;
wire N_469_1 ;
wire N_467_1 ;
wire N_466_1 ;
wire next_state_2_sqmuxa_Z ;
wire N_329 ;
wire Communication_Data_Frame_F_sn_N_10_mux ;
wire un8_frame_counter_golt5 ;
wire N_451 ;
wire N_450 ;
wire N_449 ;
wire N_448 ;
wire N_447 ;
wire N_446 ;
wire N_468_2 ;
wire N_469_2 ;
wire N_467_2 ;
wire N_466_2 ;
wire N_336 ;
  CFG1 un11_sample_ram_addr_gen_enable_cry_0_RNO (
	.A(Sample_RAM_R_Order_Unsigned_Z[0]),
	.Y(Sample_RAM_R_Order_Unsigned_i[0])
);
defparam un11_sample_ram_addr_gen_enable_cry_0_RNO.INIT=2'h1;
  CFG1 \Event_RAM_R_Address_Integer_RNO[0]  (
	.A(Communication_Builder_0_Event_RAM_R_Address[0]),
	.Y(Event_RAM_R_Address_Integer_s[0])
);
defparam \Event_RAM_R_Address_Integer_RNO[0] .INIT=2'h1;
  CFG1 \Packet_Counter_RNO[0]  (
	.A(Packet_Counter_Z[0]),
	.Y(Packet_Counter_s[0])
);
defparam \Packet_Counter_RNO[0] .INIT=2'h1;
  CFG1 Communication_Data_Req_RNO (
	.A(state_reg_Z[13]),
	.Y(state_reg_i_0[13])
);
defparam Communication_Data_Req_RNO.INIT=2'h1;
  CFG1 un1_state_reg_3_0_I_15_RNIONV2 (
	.A(un1_state_reg_3_0_data_tmp[6]),
	.Y(fsm_timer_lcry)
);
defparam un1_state_reg_3_0_I_15_RNIONV2.INIT=2'h1;
// @114:734
  SLE \Event_RAM_R_Address_Integer[9]  (
	.Q(Communication_Builder_0_Event_RAM_R_Address[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_R_Address_Integer_s_Z[9]),
	.EN(state_reg_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:734
  SLE \Event_RAM_R_Address_Integer[8]  (
	.Q(Communication_Builder_0_Event_RAM_R_Address[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_R_Address_Integer_s[8]),
	.EN(state_reg_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:734
  SLE \Event_RAM_R_Address_Integer[7]  (
	.Q(Communication_Builder_0_Event_RAM_R_Address[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_R_Address_Integer_s[7]),
	.EN(state_reg_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:734
  SLE \Event_RAM_R_Address_Integer[6]  (
	.Q(Communication_Builder_0_Event_RAM_R_Address[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_R_Address_Integer_s[6]),
	.EN(state_reg_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:734
  SLE \Event_RAM_R_Address_Integer[5]  (
	.Q(Communication_Builder_0_Event_RAM_R_Address[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_R_Address_Integer_s[5]),
	.EN(state_reg_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:734
  SLE \Event_RAM_R_Address_Integer[4]  (
	.Q(Communication_Builder_0_Event_RAM_R_Address[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_R_Address_Integer_s[4]),
	.EN(state_reg_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:734
  SLE \Event_RAM_R_Address_Integer[3]  (
	.Q(Communication_Builder_0_Event_RAM_R_Address[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_R_Address_Integer_s[3]),
	.EN(state_reg_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:734
  SLE \Event_RAM_R_Address_Integer[2]  (
	.Q(Communication_Builder_0_Event_RAM_R_Address[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_R_Address_Integer_s[2]),
	.EN(state_reg_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:734
  SLE \Event_RAM_R_Address_Integer[1]  (
	.Q(Communication_Builder_0_Event_RAM_R_Address[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_R_Address_Integer_s[1]),
	.EN(state_reg_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:734
  SLE \Event_RAM_R_Address_Integer[0]  (
	.Q(Communication_Builder_0_Event_RAM_R_Address[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_RAM_R_Address_Integer_s[0]),
	.EN(state_reg_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[23]  (
	.Q(Packet_Counter_Z[23]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s_Z[23]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[22]  (
	.Q(Packet_Counter_Z[22]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[22]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[21]  (
	.Q(Packet_Counter_Z[21]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[21]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[20]  (
	.Q(Packet_Counter_Z[20]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[20]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[19]  (
	.Q(Packet_Counter_Z[19]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[19]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[18]  (
	.Q(Packet_Counter_Z[18]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[18]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[17]  (
	.Q(Packet_Counter_Z[17]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[17]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[16]  (
	.Q(Packet_Counter_Z[16]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[16]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[15]  (
	.Q(Packet_Counter_Z[15]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[15]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[14]  (
	.Q(Packet_Counter_Z[14]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[14]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[13]  (
	.Q(Packet_Counter_Z[13]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[13]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[12]  (
	.Q(Packet_Counter_Z[12]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[12]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[11]  (
	.Q(Packet_Counter_Z[11]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[11]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[10]  (
	.Q(Packet_Counter_Z[10]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[10]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[9]  (
	.Q(Packet_Counter_Z[9]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[9]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[8]  (
	.Q(Packet_Counter_Z[8]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[8]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[7]  (
	.Q(Packet_Counter_Z[7]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[7]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[6]  (
	.Q(Packet_Counter_Z[6]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[6]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[5]  (
	.Q(Packet_Counter_Z[5]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[5]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[4]  (
	.Q(Packet_Counter_Z[4]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[4]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[3]  (
	.Q(Packet_Counter_Z[3]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[3]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[2]  (
	.Q(Packet_Counter_Z[2]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[2]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[1]  (
	.Q(Packet_Counter_Z[1]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[1]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:872
  SLE \Packet_Counter[0]  (
	.Q(Packet_Counter_Z[0]),
	.ADn(VCC),
	.ALn(Packet_Counter_Reset_N),
	.CLK(Clock),
	.D(Packet_Counter_s[0]),
	.EN(state_reg_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Address_Unsigned[17]  (
	.Q(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Address_Unsigned_s[17]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Address_Unsigned[16]  (
	.Q(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Address_Unsigned_s[16]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Address_Unsigned[15]  (
	.Q(Communication_Builder_0_Sample_RAM_R_Address[15]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Address_Unsigned_s[15]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Address_Unsigned[14]  (
	.Q(Communication_Builder_0_Sample_RAM_R_Address[14]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Address_Unsigned_s[14]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Address_Unsigned[13]  (
	.Q(Communication_Builder_0_Sample_RAM_R_Address[13]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Address_Unsigned_s[13]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Address_Unsigned[12]  (
	.Q(Communication_Builder_0_Sample_RAM_R_Address[12]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Address_Unsigned_s[12]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Address_Unsigned[11]  (
	.Q(Communication_Builder_0_Sample_RAM_R_Address[11]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Address_Unsigned_s[11]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Address_Unsigned[10]  (
	.Q(Communication_Builder_0_Sample_RAM_R_Address[10]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Address_Unsigned_s[10]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Address_Unsigned[9]  (
	.Q(Communication_Builder_0_Sample_RAM_R_Address[9]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Address_Unsigned_s[9]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Address_Unsigned[8]  (
	.Q(Communication_Builder_0_Sample_RAM_R_Address[8]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Address_Unsigned_s[8]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Address_Unsigned[7]  (
	.Q(Communication_Builder_0_Sample_RAM_R_Address[7]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Address_Unsigned_s[7]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Address_Unsigned[6]  (
	.Q(Communication_Builder_0_Sample_RAM_R_Address[6]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Address_Unsigned_s[6]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Address_Unsigned[5]  (
	.Q(Communication_Builder_0_Sample_RAM_R_Address[5]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Address_Unsigned_s[5]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Address_Unsigned[4]  (
	.Q(Communication_Builder_0_Sample_RAM_R_Address[4]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Address_Unsigned_s[4]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Address_Unsigned[3]  (
	.Q(Communication_Builder_0_Sample_RAM_R_Address[3]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Address_Unsigned_s[3]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Address_Unsigned[2]  (
	.Q(Communication_Builder_0_Sample_RAM_R_Address[2]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Address_Unsigned_s[2]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Address_Unsigned[1]  (
	.Q(Communication_Builder_0_Sample_RAM_R_Address[1]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Address_Unsigned_s[1]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Address_Unsigned[0]  (
	.Q(Communication_Builder_0_Sample_RAM_R_Address[0]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Address_Unsigned_s[0]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Order_Unsigned[19]  (
	.Q(Sample_RAM_R_Order_Unsigned_Z[19]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Order_Unsigned_s[19]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Order_Unsigned[18]  (
	.Q(Sample_RAM_R_Order_Unsigned_Z[18]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Order_Unsigned_s[18]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Order_Unsigned[17]  (
	.Q(Sample_RAM_R_Order_Unsigned_Z[17]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Order_Unsigned_s[17]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Order_Unsigned[16]  (
	.Q(Sample_RAM_R_Order_Unsigned_Z[16]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Order_Unsigned_s[16]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Order_Unsigned[15]  (
	.Q(Sample_RAM_R_Order_Unsigned_Z[15]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Order_Unsigned_s[15]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Order_Unsigned[14]  (
	.Q(Sample_RAM_R_Order_Unsigned_Z[14]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Order_Unsigned_s[14]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Order_Unsigned[13]  (
	.Q(Sample_RAM_R_Order_Unsigned_Z[13]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Order_Unsigned_s[13]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Order_Unsigned[12]  (
	.Q(Sample_RAM_R_Order_Unsigned_Z[12]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Order_Unsigned_s[12]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Order_Unsigned[11]  (
	.Q(Sample_RAM_R_Order_Unsigned_Z[11]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Order_Unsigned_s[11]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Order_Unsigned[10]  (
	.Q(Sample_RAM_R_Order_Unsigned_Z[10]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Order_Unsigned_s[10]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Order_Unsigned[9]  (
	.Q(Sample_RAM_R_Order_Unsigned_Z[9]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Order_Unsigned_s[9]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Order_Unsigned[8]  (
	.Q(Sample_RAM_R_Order_Unsigned_Z[8]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Order_Unsigned_s[8]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Order_Unsigned[7]  (
	.Q(Sample_RAM_R_Order_Unsigned_Z[7]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Order_Unsigned_s[7]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Order_Unsigned[6]  (
	.Q(Sample_RAM_R_Order_Unsigned_Z[6]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Order_Unsigned_s[6]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Order_Unsigned[5]  (
	.Q(Sample_RAM_R_Order_Unsigned_Z[5]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Order_Unsigned_s[5]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Order_Unsigned[4]  (
	.Q(Sample_RAM_R_Order_Unsigned_Z[4]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Order_Unsigned_s[4]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Order_Unsigned[3]  (
	.Q(Sample_RAM_R_Order_Unsigned_Z[3]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Order_Unsigned_s[3]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Order_Unsigned[2]  (
	.Q(Sample_RAM_R_Order_Unsigned_Z[2]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Order_Unsigned_s[2]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Order_Unsigned[1]  (
	.Q(Sample_RAM_R_Order_Unsigned_Z[1]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Order_Unsigned_s[1]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Sample_RAM_R_Order_Unsigned[0]  (
	.Q(Sample_RAM_R_Order_Unsigned_Z[0]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_R_Order_Unsigned_s[0]),
	.EN(Sample_RAM_R_Order_Unsignede),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:831
  SLE \Frame_Counter[5]  (
	.Q(Frame_Counter_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Frame_Counter_s_Z[5]),
	.EN(Frame_Countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:831
  SLE \Frame_Counter[4]  (
	.Q(Frame_Counter_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Frame_Counter_s[4]),
	.EN(Frame_Countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:831
  SLE \Frame_Counter[3]  (
	.Q(Frame_Counter_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Frame_Counter_s[3]),
	.EN(Frame_Countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:831
  SLE \Frame_Counter[2]  (
	.Q(Frame_Counter_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Frame_Counter_s[2]),
	.EN(Frame_Countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:831
  SLE \Frame_Counter[1]  (
	.Q(Frame_Counter_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Frame_Counter_s[1]),
	.EN(Frame_Countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:831
  SLE \Frame_Counter[0]  (
	.Q(Frame_Counter_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Frame_Counter_s[0]),
	.EN(Frame_Countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:189
  SLE \fsm_timer[7]  (
	.Q(fsm_timer_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fsm_timer_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:189
  SLE \fsm_timer[6]  (
	.Q(fsm_timer_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fsm_timer_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:189
  SLE \fsm_timer[5]  (
	.Q(fsm_timer_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fsm_timer_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:189
  SLE \fsm_timer[4]  (
	.Q(fsm_timer_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fsm_timer_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:189
  SLE \fsm_timer[3]  (
	.Q(fsm_timer_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fsm_timer_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:189
  SLE \fsm_timer[2]  (
	.Q(fsm_timer_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fsm_timer_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:189
  SLE \fsm_timer[1]  (
	.Q(fsm_timer_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fsm_timer_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:189
  SLE \fsm_timer[0]  (
	.Q(fsm_timer_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(fsm_timer_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \state_reg_rep[8]  (
	.Q(state_reg_rep_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(next_state_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \state_reg_rep[11]  (
	.Q(state_reg_rep_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(next_state_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE Sample_RAM_ADDR_GEN_Modulo (
	.Q(Sample_RAM_ADDR_GEN_Modulo_Z),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Sample_RAM_ADDR_GEN_Modulo_3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE Communication_Data_Enable (
	.Q(Communication_Data_Enable_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(N_369_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:809
  SLE Status_Event_WriteDone (
	.Q(Status_Event_WriteDone_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(event_ram_r_data_status_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE Communication_Data_Req (
	.Q(Communication_Data_Req_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_i_0[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \wait_next_state[8]  (
	.Q(wait_next_state_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_rep_Z[8]),
	.EN(N_361_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \wait_next_state[9]  (
	.Q(wait_next_state_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_Z[9]),
	.EN(N_361_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \wait_next_state[10]  (
	.Q(wait_next_state_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_i_0[10]),
	.EN(N_361_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \wait_next_state[11]  (
	.Q(wait_next_state_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_rep_Z[11]),
	.EN(N_361_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \wait_next_state[12]  (
	.Q(wait_next_state_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_Z[12]),
	.EN(N_361_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \wait_next_state[13]  (
	.Q(wait_next_state_Z[13]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_Z[13]),
	.EN(N_361_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:831
  SLE Frame_Counter_Modulo (
	.Q(Frame_Counter_Modulo_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_sn_N_5_i),
	.EN(Frame_Counter_Modulo_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \state_reg[7]  (
	.Q(state_reg_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(next_state_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \state_reg[8]  (
	.Q(state_reg_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(next_state_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \state_reg[9]  (
	.Q(state_reg_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(next_state_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \state_reg[10]  (
	.Q(state_reg_i_0[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(next_state_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \state_reg[11]  (
	.Q(state_reg_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(next_state_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \state_reg[12]  (
	.Q(state_reg_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(next_state_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \state_reg[13]  (
	.Q(state_reg_Z[13]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(next_state_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \wait_next_state[0]  (
	.Q(wait_next_state_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(GND),
	.EN(N_361_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \wait_next_state[1]  (
	.Q(wait_next_state_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(GND),
	.EN(N_361_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \wait_next_state[2]  (
	.Q(wait_next_state_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_Z[2]),
	.EN(N_361_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \wait_next_state[3]  (
	.Q(wait_next_state_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_Z[3]),
	.EN(N_361_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \wait_next_state[4]  (
	.Q(wait_next_state_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Builder_0_Event_RAM_W_Enable_Status),
	.EN(N_361_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \wait_next_state[5]  (
	.Q(wait_next_state_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_Z[5]),
	.EN(N_361_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \wait_next_state[6]  (
	.Q(wait_next_state_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_Z[6]),
	.EN(N_361_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \wait_next_state[7]  (
	.Q(wait_next_state_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(state_reg_Z[7]),
	.EN(N_361_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \state_reg[0]  (
	.Q(state_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(next_state_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \state_reg[1]  (
	.Q(state_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(next_state_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \state_reg[2]  (
	.Q(state_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(next_state_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \state_reg[3]  (
	.Q(state_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(next_state_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \state_reg[4]  (
	.Q(Communication_Builder_0_Event_RAM_W_Enable_Status),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(next_state_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \state_reg[5]  (
	.Q(state_reg_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(next_state_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:172
  SLE \state_reg[6]  (
	.Q(state_reg_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(next_state_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_0[3]  (
	.Q(Read_Sample_0_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[3]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_0[2]  (
	.Q(Read_Sample_0_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[2]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_0[1]  (
	.Q(Read_Sample_0_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[1]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_0[0]  (
	.Q(Read_Sample_0_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[0]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Size_Buffer[6]  (
	.Q(Event_Size_Buffer_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Size[6]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Size_Buffer[5]  (
	.Q(Event_Size_Buffer_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Size[5]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Size_Buffer[4]  (
	.Q(Event_Size_Buffer_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Size[4]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Size_Buffer[3]  (
	.Q(Event_Size_Buffer_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Size[3]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Size_Buffer[2]  (
	.Q(Event_Size_Buffer_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Size[2]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Size_Buffer[1]  (
	.Q(Event_Size_Buffer_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Size[1]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Size_Buffer[0]  (
	.Q(Event_Size_Buffer_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Size[0]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_0[11]  (
	.Q(Read_Sample_0_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[11]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_0[10]  (
	.Q(Read_Sample_0_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[10]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_0[9]  (
	.Q(Read_Sample_0_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[9]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_0[8]  (
	.Q(Read_Sample_0_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[8]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_0[7]  (
	.Q(Read_Sample_0_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[7]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_0[6]  (
	.Q(Read_Sample_0_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[6]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_0[5]  (
	.Q(Read_Sample_0_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[5]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_0[4]  (
	.Q(Read_Sample_0_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[4]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Number_Buffer[1]  (
	.Q(Event_Number_Buffer_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Number[1]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Number_Buffer[0]  (
	.Q(Event_Number_Buffer_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Number[0]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Size_Buffer[19]  (
	.Q(Event_Size_Buffer_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Size[19]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Size_Buffer[18]  (
	.Q(Event_Size_Buffer_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Size[18]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Size_Buffer[17]  (
	.Q(Event_Size_Buffer_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Size[17]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Size_Buffer[16]  (
	.Q(Event_Size_Buffer_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Size[16]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Size_Buffer[15]  (
	.Q(Event_Size_Buffer_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Size[15]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Size_Buffer[14]  (
	.Q(Event_Size_Buffer_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Size[14]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Size_Buffer[13]  (
	.Q(Event_Size_Buffer_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Size[13]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Size_Buffer[12]  (
	.Q(Event_Size_Buffer_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Size[12]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Size_Buffer[11]  (
	.Q(Event_Size_Buffer_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Size[11]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Size_Buffer[10]  (
	.Q(Event_Size_Buffer_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Size[10]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Size_Buffer[9]  (
	.Q(Event_Size_Buffer_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Size[9]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Size_Buffer[8]  (
	.Q(Event_Size_Buffer_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Size[8]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Size_Buffer[7]  (
	.Q(Event_Size_Buffer_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Size[7]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Number_Buffer[16]  (
	.Q(Event_Number_Buffer_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Number[16]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Number_Buffer[15]  (
	.Q(Event_Number_Buffer_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Number[15]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Number_Buffer[14]  (
	.Q(Event_Number_Buffer_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Number[14]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Number_Buffer[13]  (
	.Q(Event_Number_Buffer_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Number[13]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Number_Buffer[12]  (
	.Q(Event_Number_Buffer_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Number[12]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Number_Buffer[11]  (
	.Q(Event_Number_Buffer_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Number[11]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Number_Buffer[10]  (
	.Q(Event_Number_Buffer_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Number[10]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Number_Buffer[9]  (
	.Q(Event_Number_Buffer_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Number[9]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Number_Buffer[8]  (
	.Q(Event_Number_Buffer_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Number[8]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Number_Buffer[7]  (
	.Q(Event_Number_Buffer_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Number[7]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Number_Buffer[6]  (
	.Q(Event_Number_Buffer_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Number[6]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Number_Buffer[5]  (
	.Q(Event_Number_Buffer_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Number[5]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Number_Buffer[4]  (
	.Q(Event_Number_Buffer_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Number[4]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Number_Buffer[3]  (
	.Q(Event_Number_Buffer_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Number[3]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Number_Buffer[2]  (
	.Q(Event_Number_Buffer_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Number[2]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Start_ADDR_Buffer[11]  (
	.Q(Event_Start_ADDR_Buffer_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[11]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Start_ADDR_Buffer[10]  (
	.Q(Event_Start_ADDR_Buffer_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[10]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Start_ADDR_Buffer[9]  (
	.Q(Event_Start_ADDR_Buffer_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[9]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Start_ADDR_Buffer[8]  (
	.Q(Event_Start_ADDR_Buffer_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[8]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Start_ADDR_Buffer[7]  (
	.Q(Event_Start_ADDR_Buffer_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[7]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Start_ADDR_Buffer[6]  (
	.Q(Event_Start_ADDR_Buffer_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[6]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Start_ADDR_Buffer[5]  (
	.Q(Event_Start_ADDR_Buffer_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[5]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Start_ADDR_Buffer[4]  (
	.Q(Event_Start_ADDR_Buffer_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[4]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Start_ADDR_Buffer[3]  (
	.Q(Event_Start_ADDR_Buffer_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[3]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Start_ADDR_Buffer[2]  (
	.Q(Event_Start_ADDR_Buffer_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[2]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Start_ADDR_Buffer[1]  (
	.Q(Event_Start_ADDR_Buffer_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[1]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Start_ADDR_Buffer[0]  (
	.Q(Event_Start_ADDR_Buffer_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[0]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Number_Buffer[19]  (
	.Q(Event_Number_Buffer_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Number[19]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Number_Buffer[18]  (
	.Q(Event_Number_Buffer_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Number[18]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Number_Buffer[17]  (
	.Q(Event_Number_Buffer_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Number[17]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Start_ADDR_Buffer[17]  (
	.Q(Event_Start_ADDR_Buffer_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[17]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Start_ADDR_Buffer[16]  (
	.Q(Event_Start_ADDR_Buffer_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[16]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Start_ADDR_Buffer[15]  (
	.Q(Event_Start_ADDR_Buffer_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[15]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Start_ADDR_Buffer[14]  (
	.Q(Event_Start_ADDR_Buffer_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[14]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Start_ADDR_Buffer[13]  (
	.Q(Event_Start_ADDR_Buffer_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[13]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:669
  SLE \Event_Start_ADDR_Buffer[12]  (
	.Q(Event_Start_ADDR_Buffer_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[12]),
	.EN(state_reg_rep_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Event_Size_Buffer_Unsigned[9]  (
	.Q(Event_Size_Buffer_Unsigned_Z[9]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Event_Size_Buffer_Z[9]),
	.EN(state_reg_i_0[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Event_Size_Buffer_Unsigned[8]  (
	.Q(Event_Size_Buffer_Unsigned_Z[8]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Event_Size_Buffer_Z[8]),
	.EN(state_reg_i_0[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Event_Size_Buffer_Unsigned[7]  (
	.Q(Event_Size_Buffer_Unsigned_Z[7]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Event_Size_Buffer_Z[7]),
	.EN(state_reg_i_0[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Event_Size_Buffer_Unsigned[6]  (
	.Q(Event_Size_Buffer_Unsigned_Z[6]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Event_Size_Buffer_Z[6]),
	.EN(state_reg_i_0[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Event_Size_Buffer_Unsigned[5]  (
	.Q(Event_Size_Buffer_Unsigned_Z[5]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Event_Size_Buffer_Z[5]),
	.EN(state_reg_i_0[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Event_Size_Buffer_Unsigned[4]  (
	.Q(Event_Size_Buffer_Unsigned_Z[4]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Event_Size_Buffer_Z[4]),
	.EN(state_reg_i_0[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Event_Size_Buffer_Unsigned[3]  (
	.Q(Event_Size_Buffer_Unsigned_Z[3]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Event_Size_Buffer_Z[3]),
	.EN(state_reg_i_0[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Event_Size_Buffer_Unsigned[2]  (
	.Q(Event_Size_Buffer_Unsigned_Z[2]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Event_Size_Buffer_Z[2]),
	.EN(state_reg_i_0[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Event_Size_Buffer_Unsigned[1]  (
	.Q(Event_Size_Buffer_Unsigned_Z[1]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Event_Size_Buffer_Z[1]),
	.EN(state_reg_i_0[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Event_Size_Buffer_Unsigned[0]  (
	.Q(Event_Size_Buffer_Unsigned_Z[0]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Event_Size_Buffer_Z[0]),
	.EN(state_reg_i_0[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_3[4]  (
	.Q(Read_Sample_3_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[52]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_3[3]  (
	.Q(Read_Sample_3_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[51]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_3[2]  (
	.Q(Read_Sample_3_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[50]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_3[1]  (
	.Q(Read_Sample_3_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[49]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_3[0]  (
	.Q(Read_Sample_3_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[48]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Event_Size_Buffer_Unsigned[19]  (
	.Q(Event_Size_Buffer_Unsigned_Z[19]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Event_Size_Buffer_Z[19]),
	.EN(state_reg_i_0[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Event_Size_Buffer_Unsigned[18]  (
	.Q(Event_Size_Buffer_Unsigned_Z[18]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Event_Size_Buffer_Z[18]),
	.EN(state_reg_i_0[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Event_Size_Buffer_Unsigned[17]  (
	.Q(Event_Size_Buffer_Unsigned_Z[17]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Event_Size_Buffer_Z[17]),
	.EN(state_reg_i_0[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Event_Size_Buffer_Unsigned[16]  (
	.Q(Event_Size_Buffer_Unsigned_Z[16]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Event_Size_Buffer_Z[16]),
	.EN(state_reg_i_0[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Event_Size_Buffer_Unsigned[15]  (
	.Q(Event_Size_Buffer_Unsigned_Z[15]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Event_Size_Buffer_Z[15]),
	.EN(state_reg_i_0[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Event_Size_Buffer_Unsigned[14]  (
	.Q(Event_Size_Buffer_Unsigned_Z[14]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Event_Size_Buffer_Z[14]),
	.EN(state_reg_i_0[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Event_Size_Buffer_Unsigned[13]  (
	.Q(Event_Size_Buffer_Unsigned_Z[13]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Event_Size_Buffer_Z[13]),
	.EN(state_reg_i_0[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Event_Size_Buffer_Unsigned[12]  (
	.Q(Event_Size_Buffer_Unsigned_Z[12]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Event_Size_Buffer_Z[12]),
	.EN(state_reg_i_0[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Event_Size_Buffer_Unsigned[11]  (
	.Q(Event_Size_Buffer_Unsigned_Z[11]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Event_Size_Buffer_Z[11]),
	.EN(state_reg_i_0[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:760
  SLE \Event_Size_Buffer_Unsigned[10]  (
	.Q(Event_Size_Buffer_Unsigned_Z[10]),
	.ADn(VCC),
	.ALn(Sample_RAM_ADDR_GEN_Reset_N),
	.CLK(Clock),
	.D(Event_Size_Buffer_Z[10]),
	.EN(state_reg_i_0[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_2[7]  (
	.Q(Read_Sample_2_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[39]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_2[6]  (
	.Q(Read_Sample_2_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[38]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_2[5]  (
	.Q(Read_Sample_2_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[37]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_2[4]  (
	.Q(Read_Sample_2_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[36]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_2[3]  (
	.Q(Read_Sample_2_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[35]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_2[2]  (
	.Q(Read_Sample_2_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[34]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_2[1]  (
	.Q(Read_Sample_2_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[33]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_2[0]  (
	.Q(Read_Sample_2_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[32]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_3[11]  (
	.Q(Read_Sample_3_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[59]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_3[10]  (
	.Q(Read_Sample_3_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[58]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_3[9]  (
	.Q(Read_Sample_3_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[57]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_3[8]  (
	.Q(Read_Sample_3_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[56]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_3[7]  (
	.Q(Read_Sample_3_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[55]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_3[6]  (
	.Q(Read_Sample_3_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[54]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_3[5]  (
	.Q(Read_Sample_3_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[53]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_1[10]  (
	.Q(Read_Sample_1_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[26]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_1[9]  (
	.Q(Read_Sample_1_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[25]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_1[8]  (
	.Q(Read_Sample_1_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[24]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_1[7]  (
	.Q(Read_Sample_1_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[23]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_1[6]  (
	.Q(Read_Sample_1_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[22]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_1[5]  (
	.Q(Read_Sample_1_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[21]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_1[4]  (
	.Q(Read_Sample_1_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[20]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_1[3]  (
	.Q(Read_Sample_1_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[19]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_1[2]  (
	.Q(Read_Sample_1_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[18]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_1[1]  (
	.Q(Read_Sample_1_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[17]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_1[0]  (
	.Q(Read_Sample_1_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[16]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_2[11]  (
	.Q(Read_Sample_2_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[43]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_2[10]  (
	.Q(Read_Sample_2_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[42]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_2[9]  (
	.Q(Read_Sample_2_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[41]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_2[8]  (
	.Q(Read_Sample_2_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[40]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[13]  (
	.Q(Communication_Data_Frame[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[12]  (
	.Q(Communication_Data_Frame[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[11]  (
	.Q(Communication_Data_Frame[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[10]  (
	.Q(Communication_Data_Frame[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[9]  (
	.Q(Communication_Data_Frame[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[8]  (
	.Q(Communication_Data_Frame[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[7]  (
	.Q(Communication_Data_Frame[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[6]  (
	.Q(Communication_Data_Frame[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[5]  (
	.Q(Communication_Data_Frame[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[4]  (
	.Q(Communication_Data_Frame[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[3]  (
	.Q(Communication_Data_Frame[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[2]  (
	.Q(Communication_Data_Frame[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[1]  (
	.Q(Communication_Data_Frame[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[0]  (
	.Q(Communication_Data_Frame[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:694
  SLE \Read_Sample_1[11]  (
	.Q(Read_Sample_1_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Sample_RAM_Block_0_B_Output_Data[27]),
	.EN(state_reg_rep_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[28]  (
	.Q(Communication_Data_Frame[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[27]  (
	.Q(Communication_Data_Frame[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[26]  (
	.Q(Communication_Data_Frame[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[25]  (
	.Q(Communication_Data_Frame[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[24]  (
	.Q(Communication_Data_Frame[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[23]  (
	.Q(Communication_Data_Frame[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[22]  (
	.Q(Communication_Data_Frame[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[21]  (
	.Q(Communication_Data_Frame[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[20]  (
	.Q(Communication_Data_Frame[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[19]  (
	.Q(Communication_Data_Frame[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[18]  (
	.Q(Communication_Data_Frame[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[17]  (
	.Q(Communication_Data_Frame[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[16]  (
	.Q(Communication_Data_Frame[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[15]  (
	.Q(Communication_Data_Frame[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[14]  (
	.Q(Communication_Data_Frame[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[30]  (
	.Q(Communication_Data_Frame[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:896
  SLE \Communication_Data_Frame_1[29]  (
	.Q(Communication_Data_Frame[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock),
	.D(Communication_Data_Frame_F_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @114:208
  ARI1 \state_reg_RNIGT3C_0[10]  (
	.FCO(Sample_RAM_R_Order_Unsigned_cry_cy),
	.S(state_reg_RNIGT3C_0_S[10]),
	.Y(state_reg_RNIGT3C_0_Y[10]),
	.B(state_reg_i_0[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \state_reg_RNIGT3C_0[10] .INIT=20'h45500;
// @114:208
  ARI1 \Sample_RAM_R_Order_Unsigned_RNIA60V[0]  (
	.FCO(Sample_RAM_R_Order_Unsigned_cry[0]),
	.S(Sample_RAM_R_Order_Unsigned_s[0]),
	.Y(Sample_RAM_R_Order_Unsigned_RNIA60V_Y[0]),
	.B(Sample_RAM_R_Order_Unsigned_Z[0]),
	.C(state_reg_i_0[10]),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_R_Order_Unsigned_cry_cy)
);
defparam \Sample_RAM_R_Order_Unsigned_RNIA60V[0] .INIT=20'h42200;
// @114:208
  ARI1 \Sample_RAM_R_Order_Unsigned_RNI5GSH1[1]  (
	.FCO(Sample_RAM_R_Order_Unsigned_cry[1]),
	.S(Sample_RAM_R_Order_Unsigned_s[1]),
	.Y(Sample_RAM_R_Order_Unsigned_RNI5GSH1_Y[1]),
	.B(Sample_RAM_R_Order_Unsigned_Z[1]),
	.C(state_reg_i_0[10]),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_R_Order_Unsigned_cry[0])
);
defparam \Sample_RAM_R_Order_Unsigned_RNI5GSH1[1] .INIT=20'h42200;
// @114:208
  ARI1 \Sample_RAM_R_Order_Unsigned_RNI1RO42[2]  (
	.FCO(Sample_RAM_R_Order_Unsigned_cry[2]),
	.S(Sample_RAM_R_Order_Unsigned_s[2]),
	.Y(Sample_RAM_R_Order_Unsigned_RNI1RO42_Y[2]),
	.B(Sample_RAM_R_Order_Unsigned_Z[2]),
	.C(state_reg_i_0[10]),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_R_Order_Unsigned_cry[1])
);
defparam \Sample_RAM_R_Order_Unsigned_RNI1RO42[2] .INIT=20'h42200;
// @114:208
  ARI1 \Sample_RAM_R_Order_Unsigned_RNIU6LN2[3]  (
	.FCO(Sample_RAM_R_Order_Unsigned_cry[3]),
	.S(Sample_RAM_R_Order_Unsigned_s[3]),
	.Y(Sample_RAM_R_Order_Unsigned_RNIU6LN2_Y[3]),
	.B(Sample_RAM_R_Order_Unsigned_Z[3]),
	.C(state_reg_i_0[10]),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_R_Order_Unsigned_cry[2])
);
defparam \Sample_RAM_R_Order_Unsigned_RNIU6LN2[3] .INIT=20'h42200;
// @114:208
  ARI1 \Sample_RAM_R_Order_Unsigned_RNISJHA3[4]  (
	.FCO(Sample_RAM_R_Order_Unsigned_cry[4]),
	.S(Sample_RAM_R_Order_Unsigned_s[4]),
	.Y(Sample_RAM_R_Order_Unsigned_RNISJHA3_Y[4]),
	.B(Sample_RAM_R_Order_Unsigned_Z[4]),
	.C(state_reg_i_0[10]),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_R_Order_Unsigned_cry[3])
);
defparam \Sample_RAM_R_Order_Unsigned_RNISJHA3[4] .INIT=20'h42200;
// @114:208
  ARI1 \Sample_RAM_R_Order_Unsigned_RNIR1ET3[5]  (
	.FCO(Sample_RAM_R_Order_Unsigned_cry[5]),
	.S(Sample_RAM_R_Order_Unsigned_s[5]),
	.Y(Sample_RAM_R_Order_Unsigned_RNIR1ET3_Y[5]),
	.B(Sample_RAM_R_Order_Unsigned_Z[5]),
	.C(state_reg_i_0[10]),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_R_Order_Unsigned_cry[4])
);
defparam \Sample_RAM_R_Order_Unsigned_RNIR1ET3[5] .INIT=20'h42200;
// @114:208
  ARI1 \Sample_RAM_R_Order_Unsigned_RNIRGAG4[6]  (
	.FCO(Sample_RAM_R_Order_Unsigned_cry[6]),
	.S(Sample_RAM_R_Order_Unsigned_s[6]),
	.Y(Sample_RAM_R_Order_Unsigned_RNIRGAG4_Y[6]),
	.B(Sample_RAM_R_Order_Unsigned_Z[6]),
	.C(state_reg_i_0[10]),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_R_Order_Unsigned_cry[5])
);
defparam \Sample_RAM_R_Order_Unsigned_RNIRGAG4[6] .INIT=20'h42200;
// @114:208
  ARI1 \Sample_RAM_R_Order_Unsigned_RNIS0735[7]  (
	.FCO(Sample_RAM_R_Order_Unsigned_cry[7]),
	.S(Sample_RAM_R_Order_Unsigned_s[7]),
	.Y(Sample_RAM_R_Order_Unsigned_RNIS0735_Y[7]),
	.B(Sample_RAM_R_Order_Unsigned_Z[7]),
	.C(state_reg_i_0[10]),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_R_Order_Unsigned_cry[6])
);
defparam \Sample_RAM_R_Order_Unsigned_RNIS0735[7] .INIT=20'h42200;
// @114:208
  ARI1 \Sample_RAM_R_Order_Unsigned_RNIUH3M5[8]  (
	.FCO(Sample_RAM_R_Order_Unsigned_cry[8]),
	.S(Sample_RAM_R_Order_Unsigned_s[8]),
	.Y(Sample_RAM_R_Order_Unsigned_RNIUH3M5_Y[8]),
	.B(Sample_RAM_R_Order_Unsigned_Z[8]),
	.C(state_reg_i_0[10]),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_R_Order_Unsigned_cry[7])
);
defparam \Sample_RAM_R_Order_Unsigned_RNIUH3M5[8] .INIT=20'h42200;
// @114:208
  ARI1 \Sample_RAM_R_Order_Unsigned_RNI14096[9]  (
	.FCO(Sample_RAM_R_Order_Unsigned_cry[9]),
	.S(Sample_RAM_R_Order_Unsigned_s[9]),
	.Y(Sample_RAM_R_Order_Unsigned_RNI14096_Y[9]),
	.B(Sample_RAM_R_Order_Unsigned_Z[9]),
	.C(state_reg_i_0[10]),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_R_Order_Unsigned_cry[8])
);
defparam \Sample_RAM_R_Order_Unsigned_RNI14096[9] .INIT=20'h42200;
// @114:208
  ARI1 \Sample_RAM_R_Order_Unsigned_RNICD747[10]  (
	.FCO(Sample_RAM_R_Order_Unsigned_cry[10]),
	.S(Sample_RAM_R_Order_Unsigned_s[10]),
	.Y(Sample_RAM_R_Order_Unsigned_RNICD747_Y[10]),
	.B(Sample_RAM_R_Order_Unsigned_Z[10]),
	.C(state_reg_i_0[10]),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_R_Order_Unsigned_cry[9])
);
defparam \Sample_RAM_R_Order_Unsigned_RNICD747[10] .INIT=20'h42200;
// @114:208
  ARI1 \Sample_RAM_R_Order_Unsigned_RNIONEV7[11]  (
	.FCO(Sample_RAM_R_Order_Unsigned_cry[11]),
	.S(Sample_RAM_R_Order_Unsigned_s[11]),
	.Y(Sample_RAM_R_Order_Unsigned_RNIONEV7_Y[11]),
	.B(Sample_RAM_R_Order_Unsigned_Z[11]),
	.C(state_reg_i_0[10]),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_R_Order_Unsigned_cry[10])
);
defparam \Sample_RAM_R_Order_Unsigned_RNIONEV7[11] .INIT=20'h42200;
// @114:208
  ARI1 \Sample_RAM_R_Order_Unsigned_RNI53MQ8[12]  (
	.FCO(Sample_RAM_R_Order_Unsigned_cry[12]),
	.S(Sample_RAM_R_Order_Unsigned_s[12]),
	.Y(Sample_RAM_R_Order_Unsigned_RNI53MQ8_Y[12]),
	.B(Sample_RAM_R_Order_Unsigned_Z[12]),
	.C(state_reg_i_0[10]),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_R_Order_Unsigned_cry[11])
);
defparam \Sample_RAM_R_Order_Unsigned_RNI53MQ8[12] .INIT=20'h42200;
// @114:208
  ARI1 \Sample_RAM_R_Order_Unsigned_RNIJFTL9[13]  (
	.FCO(Sample_RAM_R_Order_Unsigned_cry[13]),
	.S(Sample_RAM_R_Order_Unsigned_s[13]),
	.Y(Sample_RAM_R_Order_Unsigned_RNIJFTL9_Y[13]),
	.B(Sample_RAM_R_Order_Unsigned_Z[13]),
	.C(state_reg_i_0[10]),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_R_Order_Unsigned_cry[12])
);
defparam \Sample_RAM_R_Order_Unsigned_RNIJFTL9[13] .INIT=20'h42200;
// @114:208
  ARI1 \Sample_RAM_R_Order_Unsigned_RNI2T4HA[14]  (
	.FCO(Sample_RAM_R_Order_Unsigned_cry[14]),
	.S(Sample_RAM_R_Order_Unsigned_s[14]),
	.Y(Sample_RAM_R_Order_Unsigned_RNI2T4HA_Y[14]),
	.B(Sample_RAM_R_Order_Unsigned_Z[14]),
	.C(state_reg_i_0[10]),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_R_Order_Unsigned_cry[13])
);
defparam \Sample_RAM_R_Order_Unsigned_RNI2T4HA[14] .INIT=20'h42200;
// @114:208
  ARI1 \Sample_RAM_R_Order_Unsigned_RNIIBCCB[15]  (
	.FCO(Sample_RAM_R_Order_Unsigned_cry[15]),
	.S(Sample_RAM_R_Order_Unsigned_s[15]),
	.Y(Sample_RAM_R_Order_Unsigned_RNIIBCCB_Y[15]),
	.B(Sample_RAM_R_Order_Unsigned_Z[15]),
	.C(state_reg_i_0[10]),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_R_Order_Unsigned_cry[14])
);
defparam \Sample_RAM_R_Order_Unsigned_RNIIBCCB[15] .INIT=20'h42200;
// @114:208
  ARI1 \Sample_RAM_R_Order_Unsigned_RNI3RJ7C[16]  (
	.FCO(Sample_RAM_R_Order_Unsigned_cry[16]),
	.S(Sample_RAM_R_Order_Unsigned_s[16]),
	.Y(Sample_RAM_R_Order_Unsigned_RNI3RJ7C_Y[16]),
	.B(Sample_RAM_R_Order_Unsigned_Z[16]),
	.C(state_reg_i_0[10]),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_R_Order_Unsigned_cry[15])
);
defparam \Sample_RAM_R_Order_Unsigned_RNI3RJ7C[16] .INIT=20'h42200;
// @114:208
  ARI1 \Sample_RAM_R_Order_Unsigned_RNILBR2D[17]  (
	.FCO(Sample_RAM_R_Order_Unsigned_cry[17]),
	.S(Sample_RAM_R_Order_Unsigned_s[17]),
	.Y(Sample_RAM_R_Order_Unsigned_RNILBR2D_Y[17]),
	.B(Sample_RAM_R_Order_Unsigned_Z[17]),
	.C(state_reg_i_0[10]),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_R_Order_Unsigned_cry[16])
);
defparam \Sample_RAM_R_Order_Unsigned_RNILBR2D[17] .INIT=20'h42200;
// @114:208
  ARI1 \Sample_RAM_R_Order_Unsigned_RNO[19]  (
	.FCO(Sample_RAM_R_Order_Unsigned_RNO_FCO[19]),
	.S(Sample_RAM_R_Order_Unsigned_s[19]),
	.Y(Sample_RAM_R_Order_Unsigned_RNO_Y[19]),
	.B(Sample_RAM_R_Order_Unsigned_Z[19]),
	.C(state_reg_i_0[10]),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_R_Order_Unsigned_cry[18])
);
defparam \Sample_RAM_R_Order_Unsigned_RNO[19] .INIT=20'h42200;
// @114:208
  ARI1 \Sample_RAM_R_Order_Unsigned_RNI8T2UD[18]  (
	.FCO(Sample_RAM_R_Order_Unsigned_cry[18]),
	.S(Sample_RAM_R_Order_Unsigned_s[18]),
	.Y(Sample_RAM_R_Order_Unsigned_RNI8T2UD_Y[18]),
	.B(Sample_RAM_R_Order_Unsigned_Z[18]),
	.C(state_reg_i_0[10]),
	.D(GND),
	.A(VCC),
	.FCI(Sample_RAM_R_Order_Unsigned_cry[17])
);
defparam \Sample_RAM_R_Order_Unsigned_RNI8T2UD[18] .INIT=20'h42200;
// @114:208
  ARI1 \state_reg_RNIGT3C[10]  (
	.FCO(Sample_RAM_R_Address_Unsigned_cry_cy),
	.S(state_reg_RNIGT3C_S[10]),
	.Y(state_reg_RNIGT3C_Y[10]),
	.B(state_reg_i_0[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \state_reg_RNIGT3C[10] .INIT=20'h45500;
// @114:208
  ARI1 \Event_Start_ADDR_Buffer_RNIN8GG1[0]  (
	.FCO(Sample_RAM_R_Address_Unsigned_cry[0]),
	.S(Sample_RAM_R_Address_Unsigned_s[0]),
	.Y(Event_Start_ADDR_Buffer_RNIN8GG1_Y[0]),
	.B(Event_Start_ADDR_Buffer_Z[0]),
	.C(state_reg_i_0[10]),
	.D(Communication_Builder_0_Sample_RAM_R_Address[0]),
	.A(VCC),
	.FCI(Sample_RAM_R_Address_Unsigned_cry_cy)
);
defparam \Event_Start_ADDR_Buffer_RNIN8GG1[0] .INIT=20'h4B800;
// @114:208
  ARI1 \Event_Start_ADDR_Buffer_RNI0MSK2[1]  (
	.FCO(Sample_RAM_R_Address_Unsigned_cry[1]),
	.S(Sample_RAM_R_Address_Unsigned_s[1]),
	.Y(Event_Start_ADDR_Buffer_RNI0MSK2_Y[1]),
	.B(Event_Start_ADDR_Buffer_Z[1]),
	.C(state_reg_i_0[10]),
	.D(Communication_Builder_0_Sample_RAM_R_Address[1]),
	.A(VCC),
	.FCI(Sample_RAM_R_Address_Unsigned_cry[0])
);
defparam \Event_Start_ADDR_Buffer_RNI0MSK2[1] .INIT=20'h4B800;
// @114:208
  ARI1 \Event_Start_ADDR_Buffer_RNIB59P3[2]  (
	.FCO(Sample_RAM_R_Address_Unsigned_cry[2]),
	.S(Sample_RAM_R_Address_Unsigned_s[2]),
	.Y(Event_Start_ADDR_Buffer_RNIB59P3_Y[2]),
	.B(Event_Start_ADDR_Buffer_Z[2]),
	.C(state_reg_i_0[10]),
	.D(Communication_Builder_0_Sample_RAM_R_Address[2]),
	.A(VCC),
	.FCI(Sample_RAM_R_Address_Unsigned_cry[1])
);
defparam \Event_Start_ADDR_Buffer_RNIB59P3[2] .INIT=20'h4B800;
// @114:208
  ARI1 \Event_Start_ADDR_Buffer_RNIOMLT4[3]  (
	.FCO(Sample_RAM_R_Address_Unsigned_cry[3]),
	.S(Sample_RAM_R_Address_Unsigned_s[3]),
	.Y(Event_Start_ADDR_Buffer_RNIOMLT4_Y[3]),
	.B(Event_Start_ADDR_Buffer_Z[3]),
	.C(state_reg_i_0[10]),
	.D(Communication_Builder_0_Sample_RAM_R_Address[3]),
	.A(VCC),
	.FCI(Sample_RAM_R_Address_Unsigned_cry[2])
);
defparam \Event_Start_ADDR_Buffer_RNIOMLT4[3] .INIT=20'h4B800;
// @114:208
  ARI1 \Event_Start_ADDR_Buffer_RNI7A226[4]  (
	.FCO(Sample_RAM_R_Address_Unsigned_cry[4]),
	.S(Sample_RAM_R_Address_Unsigned_s[4]),
	.Y(Event_Start_ADDR_Buffer_RNI7A226_Y[4]),
	.B(Event_Start_ADDR_Buffer_Z[4]),
	.C(state_reg_i_0[10]),
	.D(Communication_Builder_0_Sample_RAM_R_Address[4]),
	.A(VCC),
	.FCI(Sample_RAM_R_Address_Unsigned_cry[3])
);
defparam \Event_Start_ADDR_Buffer_RNI7A226[4] .INIT=20'h4B800;
// @114:208
  ARI1 \Event_Start_ADDR_Buffer_RNIOVE67[5]  (
	.FCO(Sample_RAM_R_Address_Unsigned_cry[5]),
	.S(Sample_RAM_R_Address_Unsigned_s[5]),
	.Y(Event_Start_ADDR_Buffer_RNIOVE67_Y[5]),
	.B(Event_Start_ADDR_Buffer_Z[5]),
	.C(state_reg_i_0[10]),
	.D(Communication_Builder_0_Sample_RAM_R_Address[5]),
	.A(VCC),
	.FCI(Sample_RAM_R_Address_Unsigned_cry[4])
);
defparam \Event_Start_ADDR_Buffer_RNIOVE67[5] .INIT=20'h4B800;
// @114:208
  ARI1 \Event_Start_ADDR_Buffer_RNIBNRA8[6]  (
	.FCO(Sample_RAM_R_Address_Unsigned_cry[6]),
	.S(Sample_RAM_R_Address_Unsigned_s[6]),
	.Y(Event_Start_ADDR_Buffer_RNIBNRA8_Y[6]),
	.B(Event_Start_ADDR_Buffer_Z[6]),
	.C(state_reg_i_0[10]),
	.D(Communication_Builder_0_Sample_RAM_R_Address[6]),
	.A(VCC),
	.FCI(Sample_RAM_R_Address_Unsigned_cry[5])
);
defparam \Event_Start_ADDR_Buffer_RNIBNRA8[6] .INIT=20'h4B800;
// @114:208
  ARI1 \Event_Start_ADDR_Buffer_RNI0H8F9[7]  (
	.FCO(Sample_RAM_R_Address_Unsigned_cry[7]),
	.S(Sample_RAM_R_Address_Unsigned_s[7]),
	.Y(Event_Start_ADDR_Buffer_RNI0H8F9_Y[7]),
	.B(Event_Start_ADDR_Buffer_Z[7]),
	.C(state_reg_i_0[10]),
	.D(Communication_Builder_0_Sample_RAM_R_Address[7]),
	.A(VCC),
	.FCI(Sample_RAM_R_Address_Unsigned_cry[6])
);
defparam \Event_Start_ADDR_Buffer_RNI0H8F9[7] .INIT=20'h4B800;
// @114:208
  ARI1 \Event_Start_ADDR_Buffer_RNINCLJA[8]  (
	.FCO(Sample_RAM_R_Address_Unsigned_cry[8]),
	.S(Sample_RAM_R_Address_Unsigned_s[8]),
	.Y(Event_Start_ADDR_Buffer_RNINCLJA_Y[8]),
	.B(Event_Start_ADDR_Buffer_Z[8]),
	.C(state_reg_i_0[10]),
	.D(Communication_Builder_0_Sample_RAM_R_Address[8]),
	.A(VCC),
	.FCI(Sample_RAM_R_Address_Unsigned_cry[7])
);
defparam \Event_Start_ADDR_Buffer_RNINCLJA[8] .INIT=20'h4B800;
// @114:208
  ARI1 \Event_Start_ADDR_Buffer_RNIGA2OB[9]  (
	.FCO(Sample_RAM_R_Address_Unsigned_cry[9]),
	.S(Sample_RAM_R_Address_Unsigned_s[9]),
	.Y(Event_Start_ADDR_Buffer_RNIGA2OB_Y[9]),
	.B(Event_Start_ADDR_Buffer_Z[9]),
	.C(state_reg_i_0[10]),
	.D(Communication_Builder_0_Sample_RAM_R_Address[9]),
	.A(VCC),
	.FCI(Sample_RAM_R_Address_Unsigned_cry[8])
);
defparam \Event_Start_ADDR_Buffer_RNIGA2OB[9] .INIT=20'h4B800;
// @114:208
  ARI1 \Event_Start_ADDR_Buffer_RNIPPRKC[10]  (
	.FCO(Sample_RAM_R_Address_Unsigned_cry[10]),
	.S(Sample_RAM_R_Address_Unsigned_s[10]),
	.Y(Event_Start_ADDR_Buffer_RNIPPRKC_Y[10]),
	.B(Event_Start_ADDR_Buffer_Z[10]),
	.C(state_reg_i_0[10]),
	.D(Communication_Builder_0_Sample_RAM_R_Address[10]),
	.A(VCC),
	.FCI(Sample_RAM_R_Address_Unsigned_cry[9])
);
defparam \Event_Start_ADDR_Buffer_RNIPPRKC[10] .INIT=20'h4B800;
// @114:208
  ARI1 \Event_Start_ADDR_Buffer_RNI4BLHD[11]  (
	.FCO(Sample_RAM_R_Address_Unsigned_cry[11]),
	.S(Sample_RAM_R_Address_Unsigned_s[11]),
	.Y(Event_Start_ADDR_Buffer_RNI4BLHD_Y[11]),
	.B(Event_Start_ADDR_Buffer_Z[11]),
	.C(state_reg_i_0[10]),
	.D(Communication_Builder_0_Sample_RAM_R_Address[11]),
	.A(VCC),
	.FCI(Sample_RAM_R_Address_Unsigned_cry[10])
);
defparam \Event_Start_ADDR_Buffer_RNI4BLHD[11] .INIT=20'h4B800;
// @114:208
  ARI1 \Event_Start_ADDR_Buffer_RNIHUEEE[12]  (
	.FCO(Sample_RAM_R_Address_Unsigned_cry[12]),
	.S(Sample_RAM_R_Address_Unsigned_s[12]),
	.Y(Event_Start_ADDR_Buffer_RNIHUEEE_Y[12]),
	.B(Event_Start_ADDR_Buffer_Z[12]),
	.C(state_reg_i_0[10]),
	.D(Communication_Builder_0_Sample_RAM_R_Address[12]),
	.A(VCC),
	.FCI(Sample_RAM_R_Address_Unsigned_cry[11])
);
defparam \Event_Start_ADDR_Buffer_RNIHUEEE[12] .INIT=20'h4B800;
// @114:208
  ARI1 \Event_Start_ADDR_Buffer_RNI0K8BF[13]  (
	.FCO(Sample_RAM_R_Address_Unsigned_cry[13]),
	.S(Sample_RAM_R_Address_Unsigned_s[13]),
	.Y(Event_Start_ADDR_Buffer_RNI0K8BF_Y[13]),
	.B(Event_Start_ADDR_Buffer_Z[13]),
	.C(state_reg_i_0[10]),
	.D(Communication_Builder_0_Sample_RAM_R_Address[13]),
	.A(VCC),
	.FCI(Sample_RAM_R_Address_Unsigned_cry[12])
);
defparam \Event_Start_ADDR_Buffer_RNI0K8BF[13] .INIT=20'h4B800;
// @114:208
  ARI1 \Event_Start_ADDR_Buffer_RNIHB28G[14]  (
	.FCO(Sample_RAM_R_Address_Unsigned_cry[14]),
	.S(Sample_RAM_R_Address_Unsigned_s[14]),
	.Y(Event_Start_ADDR_Buffer_RNIHB28G_Y[14]),
	.B(Event_Start_ADDR_Buffer_Z[14]),
	.C(state_reg_i_0[10]),
	.D(Communication_Builder_0_Sample_RAM_R_Address[14]),
	.A(VCC),
	.FCI(Sample_RAM_R_Address_Unsigned_cry[13])
);
defparam \Event_Start_ADDR_Buffer_RNIHB28G[14] .INIT=20'h4B800;
// @114:208
  ARI1 \Event_Start_ADDR_Buffer_RNI45S4H[15]  (
	.FCO(Sample_RAM_R_Address_Unsigned_cry[15]),
	.S(Sample_RAM_R_Address_Unsigned_s[15]),
	.Y(Event_Start_ADDR_Buffer_RNI45S4H_Y[15]),
	.B(Event_Start_ADDR_Buffer_Z[15]),
	.C(state_reg_i_0[10]),
	.D(Communication_Builder_0_Sample_RAM_R_Address[15]),
	.A(VCC),
	.FCI(Sample_RAM_R_Address_Unsigned_cry[14])
);
defparam \Event_Start_ADDR_Buffer_RNI45S4H[15] .INIT=20'h4B800;
// @114:208
  ARI1 \Sample_RAM_R_Address_Unsigned_RNO[17]  (
	.FCO(Sample_RAM_R_Address_Unsigned_RNO_FCO[17]),
	.S(Sample_RAM_R_Address_Unsigned_s[17]),
	.Y(Sample_RAM_R_Address_Unsigned_RNO_Y[17]),
	.B(Event_Start_ADDR_Buffer_Z[17]),
	.C(state_reg_i_0[10]),
	.D(Communication_Builder_0_Sample_RAM_R_Block_Address[1]),
	.A(VCC),
	.FCI(Sample_RAM_R_Address_Unsigned_cry[16])
);
defparam \Sample_RAM_R_Address_Unsigned_RNO[17] .INIT=20'h4B800;
// @114:208
  ARI1 \Event_Start_ADDR_Buffer_RNIP0M1I[16]  (
	.FCO(Sample_RAM_R_Address_Unsigned_cry[16]),
	.S(Sample_RAM_R_Address_Unsigned_s[16]),
	.Y(Event_Start_ADDR_Buffer_RNIP0M1I_Y[16]),
	.B(Event_Start_ADDR_Buffer_Z[16]),
	.C(state_reg_i_0[10]),
	.D(Communication_Builder_0_Sample_RAM_R_Block_Address[0]),
	.A(VCC),
	.FCI(Sample_RAM_R_Address_Unsigned_cry[15])
);
defparam \Event_Start_ADDR_Buffer_RNIP0M1I[16] .INIT=20'h4B800;
// @114:776
  ARI1 un9_sample_ram_addr_gen_enable_cry_0 (
	.FCO(un9_sample_ram_addr_gen_enable_cry_0_Z),
	.S(un9_sample_ram_addr_gen_enable_cry_0_S),
	.Y(un9_sample_ram_addr_gen_enable_cry_0_Y),
	.B(Event_Size_Buffer_Unsigned_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un9_sample_ram_addr_gen_enable_cry_0.INIT=20'h65500;
// @114:776
  ARI1 un9_sample_ram_addr_gen_enable_cry_1 (
	.FCO(un9_sample_ram_addr_gen_enable_cry_1_Z),
	.S(un11_sample_ram_addr_gen_enable_1),
	.Y(un9_sample_ram_addr_gen_enable_cry_1_Y),
	.B(Event_Size_Buffer_Unsigned_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_sample_ram_addr_gen_enable_cry_0_Z)
);
defparam un9_sample_ram_addr_gen_enable_cry_1.INIT=20'h65500;
// @114:776
  ARI1 un9_sample_ram_addr_gen_enable_cry_2 (
	.FCO(un9_sample_ram_addr_gen_enable_cry_2_Z),
	.S(un11_sample_ram_addr_gen_enable_2),
	.Y(un9_sample_ram_addr_gen_enable_cry_2_Y),
	.B(Event_Size_Buffer_Unsigned_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_sample_ram_addr_gen_enable_cry_1_Z)
);
defparam un9_sample_ram_addr_gen_enable_cry_2.INIT=20'h65500;
// @114:776
  ARI1 un9_sample_ram_addr_gen_enable_cry_3 (
	.FCO(un9_sample_ram_addr_gen_enable_cry_3_Z),
	.S(un11_sample_ram_addr_gen_enable_3),
	.Y(un9_sample_ram_addr_gen_enable_cry_3_Y),
	.B(Event_Size_Buffer_Unsigned_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_sample_ram_addr_gen_enable_cry_2_Z)
);
defparam un9_sample_ram_addr_gen_enable_cry_3.INIT=20'h65500;
// @114:776
  ARI1 un9_sample_ram_addr_gen_enable_cry_4 (
	.FCO(un9_sample_ram_addr_gen_enable_cry_4_Z),
	.S(un11_sample_ram_addr_gen_enable_4),
	.Y(un9_sample_ram_addr_gen_enable_cry_4_Y),
	.B(Event_Size_Buffer_Unsigned_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_sample_ram_addr_gen_enable_cry_3_Z)
);
defparam un9_sample_ram_addr_gen_enable_cry_4.INIT=20'h65500;
// @114:776
  ARI1 un9_sample_ram_addr_gen_enable_cry_5 (
	.FCO(un9_sample_ram_addr_gen_enable_cry_5_Z),
	.S(un11_sample_ram_addr_gen_enable_5),
	.Y(un9_sample_ram_addr_gen_enable_cry_5_Y),
	.B(Event_Size_Buffer_Unsigned_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_sample_ram_addr_gen_enable_cry_4_Z)
);
defparam un9_sample_ram_addr_gen_enable_cry_5.INIT=20'h65500;
// @114:776
  ARI1 un9_sample_ram_addr_gen_enable_cry_6 (
	.FCO(un9_sample_ram_addr_gen_enable_cry_6_Z),
	.S(un11_sample_ram_addr_gen_enable_6),
	.Y(un9_sample_ram_addr_gen_enable_cry_6_Y),
	.B(Event_Size_Buffer_Unsigned_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_sample_ram_addr_gen_enable_cry_5_Z)
);
defparam un9_sample_ram_addr_gen_enable_cry_6.INIT=20'h65500;
// @114:776
  ARI1 un9_sample_ram_addr_gen_enable_cry_7 (
	.FCO(un9_sample_ram_addr_gen_enable_cry_7_Z),
	.S(un11_sample_ram_addr_gen_enable_7),
	.Y(un9_sample_ram_addr_gen_enable_cry_7_Y),
	.B(Event_Size_Buffer_Unsigned_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_sample_ram_addr_gen_enable_cry_6_Z)
);
defparam un9_sample_ram_addr_gen_enable_cry_7.INIT=20'h65500;
// @114:776
  ARI1 un9_sample_ram_addr_gen_enable_cry_8 (
	.FCO(un9_sample_ram_addr_gen_enable_cry_8_Z),
	.S(un11_sample_ram_addr_gen_enable_8),
	.Y(un9_sample_ram_addr_gen_enable_cry_8_Y),
	.B(Event_Size_Buffer_Unsigned_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_sample_ram_addr_gen_enable_cry_7_Z)
);
defparam un9_sample_ram_addr_gen_enable_cry_8.INIT=20'h65500;
// @114:776
  ARI1 un9_sample_ram_addr_gen_enable_cry_9 (
	.FCO(un9_sample_ram_addr_gen_enable_cry_9_Z),
	.S(un11_sample_ram_addr_gen_enable_9),
	.Y(un9_sample_ram_addr_gen_enable_cry_9_Y),
	.B(Event_Size_Buffer_Unsigned_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_sample_ram_addr_gen_enable_cry_8_Z)
);
defparam un9_sample_ram_addr_gen_enable_cry_9.INIT=20'h65500;
// @114:776
  ARI1 un9_sample_ram_addr_gen_enable_cry_10 (
	.FCO(un9_sample_ram_addr_gen_enable_cry_10_Z),
	.S(un11_sample_ram_addr_gen_enable_10),
	.Y(un9_sample_ram_addr_gen_enable_cry_10_Y),
	.B(Event_Size_Buffer_Unsigned_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_sample_ram_addr_gen_enable_cry_9_Z)
);
defparam un9_sample_ram_addr_gen_enable_cry_10.INIT=20'h65500;
// @114:776
  ARI1 un9_sample_ram_addr_gen_enable_cry_11 (
	.FCO(un9_sample_ram_addr_gen_enable_cry_11_Z),
	.S(un11_sample_ram_addr_gen_enable_11),
	.Y(un9_sample_ram_addr_gen_enable_cry_11_Y),
	.B(Event_Size_Buffer_Unsigned_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_sample_ram_addr_gen_enable_cry_10_Z)
);
defparam un9_sample_ram_addr_gen_enable_cry_11.INIT=20'h65500;
// @114:776
  ARI1 un9_sample_ram_addr_gen_enable_cry_12 (
	.FCO(un9_sample_ram_addr_gen_enable_cry_12_Z),
	.S(un11_sample_ram_addr_gen_enable_12),
	.Y(un9_sample_ram_addr_gen_enable_cry_12_Y),
	.B(Event_Size_Buffer_Unsigned_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_sample_ram_addr_gen_enable_cry_11_Z)
);
defparam un9_sample_ram_addr_gen_enable_cry_12.INIT=20'h65500;
// @114:776
  ARI1 un9_sample_ram_addr_gen_enable_cry_13 (
	.FCO(un9_sample_ram_addr_gen_enable_cry_13_Z),
	.S(un11_sample_ram_addr_gen_enable_13),
	.Y(un9_sample_ram_addr_gen_enable_cry_13_Y),
	.B(Event_Size_Buffer_Unsigned_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_sample_ram_addr_gen_enable_cry_12_Z)
);
defparam un9_sample_ram_addr_gen_enable_cry_13.INIT=20'h65500;
// @114:776
  ARI1 un9_sample_ram_addr_gen_enable_cry_14 (
	.FCO(un9_sample_ram_addr_gen_enable_cry_14_Z),
	.S(un11_sample_ram_addr_gen_enable_14),
	.Y(un9_sample_ram_addr_gen_enable_cry_14_Y),
	.B(Event_Size_Buffer_Unsigned_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_sample_ram_addr_gen_enable_cry_13_Z)
);
defparam un9_sample_ram_addr_gen_enable_cry_14.INIT=20'h65500;
// @114:776
  ARI1 un9_sample_ram_addr_gen_enable_cry_15 (
	.FCO(un9_sample_ram_addr_gen_enable_cry_15_Z),
	.S(un11_sample_ram_addr_gen_enable_15),
	.Y(un9_sample_ram_addr_gen_enable_cry_15_Y),
	.B(Event_Size_Buffer_Unsigned_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_sample_ram_addr_gen_enable_cry_14_Z)
);
defparam un9_sample_ram_addr_gen_enable_cry_15.INIT=20'h65500;
// @114:776
  ARI1 un9_sample_ram_addr_gen_enable_cry_16 (
	.FCO(un9_sample_ram_addr_gen_enable_cry_16_Z),
	.S(un11_sample_ram_addr_gen_enable_16),
	.Y(un9_sample_ram_addr_gen_enable_cry_16_Y),
	.B(Event_Size_Buffer_Unsigned_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_sample_ram_addr_gen_enable_cry_15_Z)
);
defparam un9_sample_ram_addr_gen_enable_cry_16.INIT=20'h65500;
// @114:776
  ARI1 un9_sample_ram_addr_gen_enable_cry_17 (
	.FCO(un9_sample_ram_addr_gen_enable_cry_17_Z),
	.S(un11_sample_ram_addr_gen_enable_17),
	.Y(un9_sample_ram_addr_gen_enable_cry_17_Y),
	.B(Event_Size_Buffer_Unsigned_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_sample_ram_addr_gen_enable_cry_16_Z)
);
defparam un9_sample_ram_addr_gen_enable_cry_17.INIT=20'h65500;
// @114:776
  ARI1 un9_sample_ram_addr_gen_enable_s_19 (
	.FCO(un9_sample_ram_addr_gen_enable_s_19_FCO),
	.S(un11_sample_ram_addr_gen_enable_19),
	.Y(un9_sample_ram_addr_gen_enable_s_19_Y),
	.B(Event_Size_Buffer_Unsigned_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_sample_ram_addr_gen_enable_cry_18_Z)
);
defparam un9_sample_ram_addr_gen_enable_s_19.INIT=20'h45500;
// @114:776
  ARI1 un9_sample_ram_addr_gen_enable_cry_18 (
	.FCO(un9_sample_ram_addr_gen_enable_cry_18_Z),
	.S(un11_sample_ram_addr_gen_enable_18),
	.Y(un9_sample_ram_addr_gen_enable_cry_18_Y),
	.B(Event_Size_Buffer_Unsigned_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_sample_ram_addr_gen_enable_cry_17_Z)
);
defparam un9_sample_ram_addr_gen_enable_cry_18.INIT=20'h65500;
// @114:776
  ARI1 un11_sample_ram_addr_gen_enable_cry_0 (
	.FCO(un11_sample_ram_addr_gen_enable_cry_0_Z),
	.S(un11_sample_ram_addr_gen_enable_cry_0_S),
	.Y(un11_sample_ram_addr_gen_enable_cry_0_Y),
	.B(Event_Size_Buffer_Unsigned_Z[0]),
	.C(GND),
	.D(GND),
	.A(Sample_RAM_R_Order_Unsigned_i[0]),
	.FCI(GND)
);
defparam un11_sample_ram_addr_gen_enable_cry_0.INIT=20'h5AA55;
// @114:776
  ARI1 un11_sample_ram_addr_gen_enable_cry_1 (
	.FCO(un11_sample_ram_addr_gen_enable_cry_1_Z),
	.S(un11_sample_ram_addr_gen_enable_cry_1_S),
	.Y(un11_sample_ram_addr_gen_enable_cry_1_Y),
	.B(Sample_RAM_R_Order_Unsigned_Z[1]),
	.C(GND),
	.D(GND),
	.A(un11_sample_ram_addr_gen_enable_1),
	.FCI(un11_sample_ram_addr_gen_enable_cry_0_Z)
);
defparam un11_sample_ram_addr_gen_enable_cry_1.INIT=20'h5AA55;
// @114:776
  ARI1 un11_sample_ram_addr_gen_enable_cry_2 (
	.FCO(un11_sample_ram_addr_gen_enable_cry_2_Z),
	.S(un11_sample_ram_addr_gen_enable_cry_2_S),
	.Y(un11_sample_ram_addr_gen_enable_cry_2_Y),
	.B(Sample_RAM_R_Order_Unsigned_Z[2]),
	.C(GND),
	.D(GND),
	.A(un11_sample_ram_addr_gen_enable_2),
	.FCI(un11_sample_ram_addr_gen_enable_cry_1_Z)
);
defparam un11_sample_ram_addr_gen_enable_cry_2.INIT=20'h5AA55;
// @114:776
  ARI1 un11_sample_ram_addr_gen_enable_cry_3 (
	.FCO(un11_sample_ram_addr_gen_enable_cry_3_Z),
	.S(un11_sample_ram_addr_gen_enable_cry_3_S),
	.Y(un11_sample_ram_addr_gen_enable_cry_3_Y),
	.B(Sample_RAM_R_Order_Unsigned_Z[3]),
	.C(GND),
	.D(GND),
	.A(un11_sample_ram_addr_gen_enable_3),
	.FCI(un11_sample_ram_addr_gen_enable_cry_2_Z)
);
defparam un11_sample_ram_addr_gen_enable_cry_3.INIT=20'h5AA55;
// @114:776
  ARI1 un11_sample_ram_addr_gen_enable_cry_4 (
	.FCO(un11_sample_ram_addr_gen_enable_cry_4_Z),
	.S(un11_sample_ram_addr_gen_enable_cry_4_S),
	.Y(un11_sample_ram_addr_gen_enable_cry_4_Y),
	.B(Sample_RAM_R_Order_Unsigned_Z[4]),
	.C(GND),
	.D(GND),
	.A(un11_sample_ram_addr_gen_enable_4),
	.FCI(un11_sample_ram_addr_gen_enable_cry_3_Z)
);
defparam un11_sample_ram_addr_gen_enable_cry_4.INIT=20'h5AA55;
// @114:776
  ARI1 un11_sample_ram_addr_gen_enable_cry_5 (
	.FCO(un11_sample_ram_addr_gen_enable_cry_5_Z),
	.S(un11_sample_ram_addr_gen_enable_cry_5_S),
	.Y(un11_sample_ram_addr_gen_enable_cry_5_Y),
	.B(Sample_RAM_R_Order_Unsigned_Z[5]),
	.C(GND),
	.D(GND),
	.A(un11_sample_ram_addr_gen_enable_5),
	.FCI(un11_sample_ram_addr_gen_enable_cry_4_Z)
);
defparam un11_sample_ram_addr_gen_enable_cry_5.INIT=20'h5AA55;
// @114:776
  ARI1 un11_sample_ram_addr_gen_enable_cry_6 (
	.FCO(un11_sample_ram_addr_gen_enable_cry_6_Z),
	.S(un11_sample_ram_addr_gen_enable_cry_6_S),
	.Y(un11_sample_ram_addr_gen_enable_cry_6_Y),
	.B(Sample_RAM_R_Order_Unsigned_Z[6]),
	.C(GND),
	.D(GND),
	.A(un11_sample_ram_addr_gen_enable_6),
	.FCI(un11_sample_ram_addr_gen_enable_cry_5_Z)
);
defparam un11_sample_ram_addr_gen_enable_cry_6.INIT=20'h5AA55;
// @114:776
  ARI1 un11_sample_ram_addr_gen_enable_cry_7 (
	.FCO(un11_sample_ram_addr_gen_enable_cry_7_Z),
	.S(un11_sample_ram_addr_gen_enable_cry_7_S),
	.Y(un11_sample_ram_addr_gen_enable_cry_7_Y),
	.B(Sample_RAM_R_Order_Unsigned_Z[7]),
	.C(GND),
	.D(GND),
	.A(un11_sample_ram_addr_gen_enable_7),
	.FCI(un11_sample_ram_addr_gen_enable_cry_6_Z)
);
defparam un11_sample_ram_addr_gen_enable_cry_7.INIT=20'h5AA55;
// @114:776
  ARI1 un11_sample_ram_addr_gen_enable_cry_8 (
	.FCO(un11_sample_ram_addr_gen_enable_cry_8_Z),
	.S(un11_sample_ram_addr_gen_enable_cry_8_S),
	.Y(un11_sample_ram_addr_gen_enable_cry_8_Y),
	.B(Sample_RAM_R_Order_Unsigned_Z[8]),
	.C(GND),
	.D(GND),
	.A(un11_sample_ram_addr_gen_enable_8),
	.FCI(un11_sample_ram_addr_gen_enable_cry_7_Z)
);
defparam un11_sample_ram_addr_gen_enable_cry_8.INIT=20'h5AA55;
// @114:776
  ARI1 un11_sample_ram_addr_gen_enable_cry_9 (
	.FCO(un11_sample_ram_addr_gen_enable_cry_9_Z),
	.S(un11_sample_ram_addr_gen_enable_cry_9_S),
	.Y(un11_sample_ram_addr_gen_enable_cry_9_Y),
	.B(Sample_RAM_R_Order_Unsigned_Z[9]),
	.C(GND),
	.D(GND),
	.A(un11_sample_ram_addr_gen_enable_9),
	.FCI(un11_sample_ram_addr_gen_enable_cry_8_Z)
);
defparam un11_sample_ram_addr_gen_enable_cry_9.INIT=20'h5AA55;
// @114:776
  ARI1 un11_sample_ram_addr_gen_enable_cry_10 (
	.FCO(un11_sample_ram_addr_gen_enable_cry_10_Z),
	.S(un11_sample_ram_addr_gen_enable_cry_10_S),
	.Y(un11_sample_ram_addr_gen_enable_cry_10_Y),
	.B(Sample_RAM_R_Order_Unsigned_Z[10]),
	.C(GND),
	.D(GND),
	.A(un11_sample_ram_addr_gen_enable_10),
	.FCI(un11_sample_ram_addr_gen_enable_cry_9_Z)
);
defparam un11_sample_ram_addr_gen_enable_cry_10.INIT=20'h5AA55;
// @114:776
  ARI1 un11_sample_ram_addr_gen_enable_cry_11 (
	.FCO(un11_sample_ram_addr_gen_enable_cry_11_Z),
	.S(un11_sample_ram_addr_gen_enable_cry_11_S),
	.Y(un11_sample_ram_addr_gen_enable_cry_11_Y),
	.B(Sample_RAM_R_Order_Unsigned_Z[11]),
	.C(GND),
	.D(GND),
	.A(un11_sample_ram_addr_gen_enable_11),
	.FCI(un11_sample_ram_addr_gen_enable_cry_10_Z)
);
defparam un11_sample_ram_addr_gen_enable_cry_11.INIT=20'h5AA55;
// @114:776
  ARI1 un11_sample_ram_addr_gen_enable_cry_12 (
	.FCO(un11_sample_ram_addr_gen_enable_cry_12_Z),
	.S(un11_sample_ram_addr_gen_enable_cry_12_S),
	.Y(un11_sample_ram_addr_gen_enable_cry_12_Y),
	.B(Sample_RAM_R_Order_Unsigned_Z[12]),
	.C(GND),
	.D(GND),
	.A(un11_sample_ram_addr_gen_enable_12),
	.FCI(un11_sample_ram_addr_gen_enable_cry_11_Z)
);
defparam un11_sample_ram_addr_gen_enable_cry_12.INIT=20'h5AA55;
// @114:776
  ARI1 un11_sample_ram_addr_gen_enable_cry_13 (
	.FCO(un11_sample_ram_addr_gen_enable_cry_13_Z),
	.S(un11_sample_ram_addr_gen_enable_cry_13_S),
	.Y(un11_sample_ram_addr_gen_enable_cry_13_Y),
	.B(Sample_RAM_R_Order_Unsigned_Z[13]),
	.C(GND),
	.D(GND),
	.A(un11_sample_ram_addr_gen_enable_13),
	.FCI(un11_sample_ram_addr_gen_enable_cry_12_Z)
);
defparam un11_sample_ram_addr_gen_enable_cry_13.INIT=20'h5AA55;
// @114:776
  ARI1 un11_sample_ram_addr_gen_enable_cry_14 (
	.FCO(un11_sample_ram_addr_gen_enable_cry_14_Z),
	.S(un11_sample_ram_addr_gen_enable_cry_14_S),
	.Y(un11_sample_ram_addr_gen_enable_cry_14_Y),
	.B(Sample_RAM_R_Order_Unsigned_Z[14]),
	.C(GND),
	.D(GND),
	.A(un11_sample_ram_addr_gen_enable_14),
	.FCI(un11_sample_ram_addr_gen_enable_cry_13_Z)
);
defparam un11_sample_ram_addr_gen_enable_cry_14.INIT=20'h5AA55;
// @114:776
  ARI1 un11_sample_ram_addr_gen_enable_cry_15 (
	.FCO(un11_sample_ram_addr_gen_enable_cry_15_Z),
	.S(un11_sample_ram_addr_gen_enable_cry_15_S),
	.Y(un11_sample_ram_addr_gen_enable_cry_15_Y),
	.B(Sample_RAM_R_Order_Unsigned_Z[15]),
	.C(GND),
	.D(GND),
	.A(un11_sample_ram_addr_gen_enable_15),
	.FCI(un11_sample_ram_addr_gen_enable_cry_14_Z)
);
defparam un11_sample_ram_addr_gen_enable_cry_15.INIT=20'h5AA55;
// @114:776
  ARI1 un11_sample_ram_addr_gen_enable_cry_16 (
	.FCO(un11_sample_ram_addr_gen_enable_cry_16_Z),
	.S(un11_sample_ram_addr_gen_enable_cry_16_S),
	.Y(un11_sample_ram_addr_gen_enable_cry_16_Y),
	.B(Sample_RAM_R_Order_Unsigned_Z[16]),
	.C(GND),
	.D(GND),
	.A(un11_sample_ram_addr_gen_enable_16),
	.FCI(un11_sample_ram_addr_gen_enable_cry_15_Z)
);
defparam un11_sample_ram_addr_gen_enable_cry_16.INIT=20'h5AA55;
// @114:776
  ARI1 un11_sample_ram_addr_gen_enable_cry_17 (
	.FCO(un11_sample_ram_addr_gen_enable_cry_17_Z),
	.S(un11_sample_ram_addr_gen_enable_cry_17_S),
	.Y(un11_sample_ram_addr_gen_enable_cry_17_Y),
	.B(Sample_RAM_R_Order_Unsigned_Z[17]),
	.C(GND),
	.D(GND),
	.A(un11_sample_ram_addr_gen_enable_17),
	.FCI(un11_sample_ram_addr_gen_enable_cry_16_Z)
);
defparam un11_sample_ram_addr_gen_enable_cry_17.INIT=20'h5AA55;
// @114:776
  ARI1 un11_sample_ram_addr_gen_enable_cry_18 (
	.FCO(un11_sample_ram_addr_gen_enable_cry_18_Z),
	.S(un11_sample_ram_addr_gen_enable_cry_18_S),
	.Y(un11_sample_ram_addr_gen_enable_cry_18_Y),
	.B(Sample_RAM_R_Order_Unsigned_Z[18]),
	.C(GND),
	.D(GND),
	.A(un11_sample_ram_addr_gen_enable_18),
	.FCI(un11_sample_ram_addr_gen_enable_cry_17_Z)
);
defparam un11_sample_ram_addr_gen_enable_cry_18.INIT=20'h5AA55;
// @114:776
  ARI1 un11_sample_ram_addr_gen_enable_cry_19 (
	.FCO(un11_sample_ram_addr_gen_enable_cry_19_Z),
	.S(un11_sample_ram_addr_gen_enable_cry_19_S),
	.Y(un11_sample_ram_addr_gen_enable_cry_19_Y),
	.B(Sample_RAM_R_Order_Unsigned_Z[19]),
	.C(GND),
	.D(GND),
	.A(un11_sample_ram_addr_gen_enable_19),
	.FCI(un11_sample_ram_addr_gen_enable_cry_18_Z)
);
defparam un11_sample_ram_addr_gen_enable_cry_19.INIT=20'h5AA55;
// @114:193
  ARI1 un1_state_reg_3_0_I_1 (
	.FCO(un1_state_reg_3_0_data_tmp[0]),
	.S(un1_state_reg_3_0_I_1_S),
	.Y(un1_state_reg_3_0_I_1_Y),
	.B(next_state_Z[12]),
	.C(next_state_Z[13]),
	.D(state_reg_Z[12]),
	.A(state_reg_Z[13]),
	.FCI(GND)
);
defparam un1_state_reg_3_0_I_1.INIT=20'h68421;
// @114:193
  ARI1 un1_state_reg_3_0_I_21 (
	.FCO(un1_state_reg_3_0_data_tmp[1]),
	.S(un1_state_reg_3_0_I_21_S),
	.Y(un1_state_reg_3_0_I_21_Y),
	.B(next_state_Z[10]),
	.C(next_state_Z[11]),
	.D(state_reg_i_0[10]),
	.A(state_reg_rep_Z[11]),
	.FCI(un1_state_reg_3_0_data_tmp[0])
);
defparam un1_state_reg_3_0_I_21.INIT=20'h68421;
// @114:193
  ARI1 un1_state_reg_3_0_I_27 (
	.FCO(un1_state_reg_3_0_data_tmp[2]),
	.S(un1_state_reg_3_0_I_27_S),
	.Y(un1_state_reg_3_0_I_27_Y),
	.B(next_state_Z[8]),
	.C(next_state_Z[9]),
	.D(state_reg_Z[9]),
	.A(state_reg_rep_Z[8]),
	.FCI(un1_state_reg_3_0_data_tmp[1])
);
defparam un1_state_reg_3_0_I_27.INIT=20'h68241;
// @114:193
  ARI1 un1_state_reg_3_0_I_33 (
	.FCO(un1_state_reg_3_0_data_tmp[3]),
	.S(un1_state_reg_3_0_I_33_S),
	.Y(un1_state_reg_3_0_I_33_Y),
	.B(next_state_Z[6]),
	.C(next_state_Z[7]),
	.D(state_reg_Z[6]),
	.A(state_reg_Z[7]),
	.FCI(un1_state_reg_3_0_data_tmp[2])
);
defparam un1_state_reg_3_0_I_33.INIT=20'h68421;
// @114:193
  ARI1 un1_state_reg_3_0_I_39 (
	.FCO(un1_state_reg_3_0_data_tmp[4]),
	.S(un1_state_reg_3_0_I_39_S),
	.Y(un1_state_reg_3_0_I_39_Y),
	.B(next_state_Z[4]),
	.C(next_state_Z[5]),
	.D(state_reg_Z[5]),
	.A(Communication_Builder_0_Event_RAM_W_Enable_Status),
	.FCI(un1_state_reg_3_0_data_tmp[3])
);
defparam un1_state_reg_3_0_I_39.INIT=20'h68241;
// @114:193
  ARI1 un1_state_reg_3_0_I_9 (
	.FCO(un1_state_reg_3_0_data_tmp[5]),
	.S(un1_state_reg_3_0_I_9_S),
	.Y(un1_state_reg_3_0_I_9_Y),
	.B(next_state_Z[2]),
	.C(next_state_Z[3]),
	.D(state_reg_Z[2]),
	.A(state_reg_Z[3]),
	.FCI(un1_state_reg_3_0_data_tmp[4])
);
defparam un1_state_reg_3_0_I_9.INIT=20'h68421;
// @114:193
  ARI1 un1_state_reg_3_0_I_15 (
	.FCO(un1_state_reg_3_0_data_tmp[6]),
	.S(un1_state_reg_3_0_I_15_S),
	.Y(un1_state_reg_3_0_I_15_Y),
	.B(next_state_Z[0]),
	.C(next_state_Z[1]),
	.D(state_reg_Z[0]),
	.A(state_reg_Z[1]),
	.FCI(un1_state_reg_3_0_data_tmp[5])
);
defparam un1_state_reg_3_0_I_15.INIT=20'h68421;
// @114:734
  ARI1 Event_RAM_R_Address_Integer_s_797 (
	.FCO(Event_RAM_R_Address_Integer_s_797_FCO),
	.S(Event_RAM_R_Address_Integer_s_797_S),
	.Y(Event_RAM_R_Address_Integer_s_797_Y),
	.B(Communication_Builder_0_Event_RAM_R_Address[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam Event_RAM_R_Address_Integer_s_797.INIT=20'h4AA00;
// @114:734
  ARI1 \Event_RAM_R_Address_Integer_cry[1]  (
	.FCO(Event_RAM_R_Address_Integer_cry_Z[1]),
	.S(Event_RAM_R_Address_Integer_s[1]),
	.Y(Event_RAM_R_Address_Integer_cry_Y[1]),
	.B(Communication_Builder_0_Event_RAM_R_Address[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_R_Address_Integer_s_797_FCO)
);
defparam \Event_RAM_R_Address_Integer_cry[1] .INIT=20'h4AA00;
// @114:734
  ARI1 \Event_RAM_R_Address_Integer_cry[2]  (
	.FCO(Event_RAM_R_Address_Integer_cry_Z[2]),
	.S(Event_RAM_R_Address_Integer_s[2]),
	.Y(Event_RAM_R_Address_Integer_cry_Y[2]),
	.B(Communication_Builder_0_Event_RAM_R_Address[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_R_Address_Integer_cry_Z[1])
);
defparam \Event_RAM_R_Address_Integer_cry[2] .INIT=20'h4AA00;
// @114:734
  ARI1 \Event_RAM_R_Address_Integer_cry[3]  (
	.FCO(Event_RAM_R_Address_Integer_cry_Z[3]),
	.S(Event_RAM_R_Address_Integer_s[3]),
	.Y(Event_RAM_R_Address_Integer_cry_Y[3]),
	.B(Communication_Builder_0_Event_RAM_R_Address[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_R_Address_Integer_cry_Z[2])
);
defparam \Event_RAM_R_Address_Integer_cry[3] .INIT=20'h4AA00;
// @114:734
  ARI1 \Event_RAM_R_Address_Integer_cry[4]  (
	.FCO(Event_RAM_R_Address_Integer_cry_Z[4]),
	.S(Event_RAM_R_Address_Integer_s[4]),
	.Y(Event_RAM_R_Address_Integer_cry_Y[4]),
	.B(Communication_Builder_0_Event_RAM_R_Address[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_R_Address_Integer_cry_Z[3])
);
defparam \Event_RAM_R_Address_Integer_cry[4] .INIT=20'h4AA00;
// @114:734
  ARI1 \Event_RAM_R_Address_Integer_cry[5]  (
	.FCO(Event_RAM_R_Address_Integer_cry_Z[5]),
	.S(Event_RAM_R_Address_Integer_s[5]),
	.Y(Event_RAM_R_Address_Integer_cry_Y[5]),
	.B(Communication_Builder_0_Event_RAM_R_Address[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_R_Address_Integer_cry_Z[4])
);
defparam \Event_RAM_R_Address_Integer_cry[5] .INIT=20'h4AA00;
// @114:734
  ARI1 \Event_RAM_R_Address_Integer_cry[6]  (
	.FCO(Event_RAM_R_Address_Integer_cry_Z[6]),
	.S(Event_RAM_R_Address_Integer_s[6]),
	.Y(Event_RAM_R_Address_Integer_cry_Y[6]),
	.B(Communication_Builder_0_Event_RAM_R_Address[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_R_Address_Integer_cry_Z[5])
);
defparam \Event_RAM_R_Address_Integer_cry[6] .INIT=20'h4AA00;
// @114:734
  ARI1 \Event_RAM_R_Address_Integer_cry[7]  (
	.FCO(Event_RAM_R_Address_Integer_cry_Z[7]),
	.S(Event_RAM_R_Address_Integer_s[7]),
	.Y(Event_RAM_R_Address_Integer_cry_Y[7]),
	.B(Communication_Builder_0_Event_RAM_R_Address[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_R_Address_Integer_cry_Z[6])
);
defparam \Event_RAM_R_Address_Integer_cry[7] .INIT=20'h4AA00;
// @114:734
  ARI1 \Event_RAM_R_Address_Integer_s[9]  (
	.FCO(Event_RAM_R_Address_Integer_s_FCO[9]),
	.S(Event_RAM_R_Address_Integer_s_Z[9]),
	.Y(Event_RAM_R_Address_Integer_s_Y[9]),
	.B(Communication_Builder_0_Event_RAM_R_Address[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_R_Address_Integer_cry_Z[8])
);
defparam \Event_RAM_R_Address_Integer_s[9] .INIT=20'h4AA00;
// @114:734
  ARI1 \Event_RAM_R_Address_Integer_cry[8]  (
	.FCO(Event_RAM_R_Address_Integer_cry_Z[8]),
	.S(Event_RAM_R_Address_Integer_s[8]),
	.Y(Event_RAM_R_Address_Integer_cry_Y[8]),
	.B(Communication_Builder_0_Event_RAM_R_Address[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Event_RAM_R_Address_Integer_cry_Z[7])
);
defparam \Event_RAM_R_Address_Integer_cry[8] .INIT=20'h4AA00;
// @114:872
  ARI1 Packet_Counter_s_798 (
	.FCO(Packet_Counter_s_798_FCO),
	.S(Packet_Counter_s_798_S),
	.Y(Packet_Counter_s_798_Y),
	.B(Packet_Counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam Packet_Counter_s_798.INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[1]  (
	.FCO(Packet_Counter_cry_Z[1]),
	.S(Packet_Counter_s[1]),
	.Y(Packet_Counter_cry_Y[1]),
	.B(Packet_Counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_s_798_FCO)
);
defparam \Packet_Counter_cry[1] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[2]  (
	.FCO(Packet_Counter_cry_Z[2]),
	.S(Packet_Counter_s[2]),
	.Y(Packet_Counter_cry_Y[2]),
	.B(Packet_Counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[1])
);
defparam \Packet_Counter_cry[2] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[3]  (
	.FCO(Packet_Counter_cry_Z[3]),
	.S(Packet_Counter_s[3]),
	.Y(Packet_Counter_cry_Y[3]),
	.B(Packet_Counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[2])
);
defparam \Packet_Counter_cry[3] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[4]  (
	.FCO(Packet_Counter_cry_Z[4]),
	.S(Packet_Counter_s[4]),
	.Y(Packet_Counter_cry_Y[4]),
	.B(Packet_Counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[3])
);
defparam \Packet_Counter_cry[4] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[5]  (
	.FCO(Packet_Counter_cry_Z[5]),
	.S(Packet_Counter_s[5]),
	.Y(Packet_Counter_cry_Y[5]),
	.B(Packet_Counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[4])
);
defparam \Packet_Counter_cry[5] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[6]  (
	.FCO(Packet_Counter_cry_Z[6]),
	.S(Packet_Counter_s[6]),
	.Y(Packet_Counter_cry_Y[6]),
	.B(Packet_Counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[5])
);
defparam \Packet_Counter_cry[6] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[7]  (
	.FCO(Packet_Counter_cry_Z[7]),
	.S(Packet_Counter_s[7]),
	.Y(Packet_Counter_cry_Y[7]),
	.B(Packet_Counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[6])
);
defparam \Packet_Counter_cry[7] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[8]  (
	.FCO(Packet_Counter_cry_Z[8]),
	.S(Packet_Counter_s[8]),
	.Y(Packet_Counter_cry_Y[8]),
	.B(Packet_Counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[7])
);
defparam \Packet_Counter_cry[8] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[9]  (
	.FCO(Packet_Counter_cry_Z[9]),
	.S(Packet_Counter_s[9]),
	.Y(Packet_Counter_cry_Y[9]),
	.B(Packet_Counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[8])
);
defparam \Packet_Counter_cry[9] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[10]  (
	.FCO(Packet_Counter_cry_Z[10]),
	.S(Packet_Counter_s[10]),
	.Y(Packet_Counter_cry_Y[10]),
	.B(Packet_Counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[9])
);
defparam \Packet_Counter_cry[10] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[11]  (
	.FCO(Packet_Counter_cry_Z[11]),
	.S(Packet_Counter_s[11]),
	.Y(Packet_Counter_cry_Y[11]),
	.B(Packet_Counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[10])
);
defparam \Packet_Counter_cry[11] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[12]  (
	.FCO(Packet_Counter_cry_Z[12]),
	.S(Packet_Counter_s[12]),
	.Y(Packet_Counter_cry_Y[12]),
	.B(Packet_Counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[11])
);
defparam \Packet_Counter_cry[12] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[13]  (
	.FCO(Packet_Counter_cry_Z[13]),
	.S(Packet_Counter_s[13]),
	.Y(Packet_Counter_cry_Y[13]),
	.B(Packet_Counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[12])
);
defparam \Packet_Counter_cry[13] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[14]  (
	.FCO(Packet_Counter_cry_Z[14]),
	.S(Packet_Counter_s[14]),
	.Y(Packet_Counter_cry_Y[14]),
	.B(Packet_Counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[13])
);
defparam \Packet_Counter_cry[14] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[15]  (
	.FCO(Packet_Counter_cry_Z[15]),
	.S(Packet_Counter_s[15]),
	.Y(Packet_Counter_cry_Y[15]),
	.B(Packet_Counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[14])
);
defparam \Packet_Counter_cry[15] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[16]  (
	.FCO(Packet_Counter_cry_Z[16]),
	.S(Packet_Counter_s[16]),
	.Y(Packet_Counter_cry_Y[16]),
	.B(Packet_Counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[15])
);
defparam \Packet_Counter_cry[16] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[17]  (
	.FCO(Packet_Counter_cry_Z[17]),
	.S(Packet_Counter_s[17]),
	.Y(Packet_Counter_cry_Y[17]),
	.B(Packet_Counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[16])
);
defparam \Packet_Counter_cry[17] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[18]  (
	.FCO(Packet_Counter_cry_Z[18]),
	.S(Packet_Counter_s[18]),
	.Y(Packet_Counter_cry_Y[18]),
	.B(Packet_Counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[17])
);
defparam \Packet_Counter_cry[18] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[19]  (
	.FCO(Packet_Counter_cry_Z[19]),
	.S(Packet_Counter_s[19]),
	.Y(Packet_Counter_cry_Y[19]),
	.B(Packet_Counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[18])
);
defparam \Packet_Counter_cry[19] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[20]  (
	.FCO(Packet_Counter_cry_Z[20]),
	.S(Packet_Counter_s[20]),
	.Y(Packet_Counter_cry_Y[20]),
	.B(Packet_Counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[19])
);
defparam \Packet_Counter_cry[20] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[21]  (
	.FCO(Packet_Counter_cry_Z[21]),
	.S(Packet_Counter_s[21]),
	.Y(Packet_Counter_cry_Y[21]),
	.B(Packet_Counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[20])
);
defparam \Packet_Counter_cry[21] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_s[23]  (
	.FCO(Packet_Counter_s_FCO[23]),
	.S(Packet_Counter_s_Z[23]),
	.Y(Packet_Counter_s_Y[23]),
	.B(Packet_Counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[22])
);
defparam \Packet_Counter_s[23] .INIT=20'h4AA00;
// @114:872
  ARI1 \Packet_Counter_cry[22]  (
	.FCO(Packet_Counter_cry_Z[22]),
	.S(Packet_Counter_s[22]),
	.Y(Packet_Counter_cry_Y[22]),
	.B(Packet_Counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Packet_Counter_cry_Z[21])
);
defparam \Packet_Counter_cry[22] .INIT=20'h4AA00;
// @114:831
  ARI1 Frame_Counter_s_799 (
	.FCO(Frame_Counter_s_799_FCO),
	.S(Frame_Counter_s_799_S),
	.Y(Frame_Counter_s_799_Y),
	.B(Frame_Counter_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam Frame_Counter_s_799.INIT=20'h4AA00;
// @114:831
  ARI1 \Frame_Counter_cry[0]  (
	.FCO(Frame_Counter_cry_Z[0]),
	.S(Frame_Counter_s[0]),
	.Y(Frame_Counter_cry_Y[0]),
	.B(Frame_Counter_Z[0]),
	.C(Frame_Counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(Frame_Counter_s_799_FCO)
);
defparam \Frame_Counter_cry[0] .INIT=20'h48800;
// @114:831
  ARI1 \Frame_Counter_cry[1]  (
	.FCO(Frame_Counter_cry_Z[1]),
	.S(Frame_Counter_s[1]),
	.Y(Frame_Counter_cry_Y[1]),
	.B(Frame_Counter_Z[1]),
	.C(Frame_Counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(Frame_Counter_cry_Z[0])
);
defparam \Frame_Counter_cry[1] .INIT=20'h48800;
// @114:831
  ARI1 \Frame_Counter_cry[2]  (
	.FCO(Frame_Counter_cry_Z[2]),
	.S(Frame_Counter_s[2]),
	.Y(Frame_Counter_cry_Y[2]),
	.B(Frame_Counter_Z[2]),
	.C(Frame_Counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(Frame_Counter_cry_Z[1])
);
defparam \Frame_Counter_cry[2] .INIT=20'h48800;
// @114:831
  ARI1 \Frame_Counter_cry[3]  (
	.FCO(Frame_Counter_cry_Z[3]),
	.S(Frame_Counter_s[3]),
	.Y(Frame_Counter_cry_Y[3]),
	.B(Frame_Counter_Z[3]),
	.C(Frame_Counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(Frame_Counter_cry_Z[2])
);
defparam \Frame_Counter_cry[3] .INIT=20'h48800;
// @114:831
  ARI1 \Frame_Counter_s[5]  (
	.FCO(Frame_Counter_s_FCO[5]),
	.S(Frame_Counter_s_Z[5]),
	.Y(Frame_Counter_s_Y[5]),
	.B(Frame_Counter_Z[5]),
	.C(Frame_Counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(Frame_Counter_cry_Z[4])
);
defparam \Frame_Counter_s[5] .INIT=20'h48800;
// @114:831
  ARI1 \Frame_Counter_cry[4]  (
	.FCO(Frame_Counter_cry_Z[4]),
	.S(Frame_Counter_s[4]),
	.Y(Frame_Counter_cry_Y[4]),
	.B(Frame_Counter_Z[4]),
	.C(Frame_Counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(Frame_Counter_cry_Z[3])
);
defparam \Frame_Counter_cry[4] .INIT=20'h48800;
// @114:189
  ARI1 fsm_timer_s_800 (
	.FCO(fsm_timer_s_800_FCO),
	.S(fsm_timer_s_800_S),
	.Y(fsm_timer_s_800_Y),
	.B(fsm_timer_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam fsm_timer_s_800.INIT=20'h4AA00;
// @114:189
  ARI1 \fsm_timer_cry[0]  (
	.FCO(fsm_timer_cry_Z[0]),
	.S(fsm_timer_s[0]),
	.Y(fsm_timer_cry_Y[0]),
	.B(fsm_timer_Z[0]),
	.C(fsm_timer_lcry),
	.D(GND),
	.A(VCC),
	.FCI(fsm_timer_s_800_FCO)
);
defparam \fsm_timer_cry[0] .INIT=20'h48800;
// @114:189
  ARI1 \fsm_timer_cry[1]  (
	.FCO(fsm_timer_cry_Z[1]),
	.S(fsm_timer_s[1]),
	.Y(fsm_timer_cry_Y[1]),
	.B(fsm_timer_Z[1]),
	.C(fsm_timer_lcry),
	.D(GND),
	.A(VCC),
	.FCI(fsm_timer_cry_Z[0])
);
defparam \fsm_timer_cry[1] .INIT=20'h48800;
// @114:189
  ARI1 \fsm_timer_cry[2]  (
	.FCO(fsm_timer_cry_Z[2]),
	.S(fsm_timer_s[2]),
	.Y(fsm_timer_cry_Y[2]),
	.B(fsm_timer_Z[2]),
	.C(fsm_timer_lcry),
	.D(GND),
	.A(VCC),
	.FCI(fsm_timer_cry_Z[1])
);
defparam \fsm_timer_cry[2] .INIT=20'h48800;
// @114:189
  ARI1 \fsm_timer_cry[3]  (
	.FCO(fsm_timer_cry_Z[3]),
	.S(fsm_timer_s[3]),
	.Y(fsm_timer_cry_Y[3]),
	.B(fsm_timer_Z[3]),
	.C(fsm_timer_lcry),
	.D(GND),
	.A(VCC),
	.FCI(fsm_timer_cry_Z[2])
);
defparam \fsm_timer_cry[3] .INIT=20'h48800;
// @114:189
  ARI1 \fsm_timer_cry[4]  (
	.FCO(fsm_timer_cry_Z[4]),
	.S(fsm_timer_s[4]),
	.Y(fsm_timer_cry_Y[4]),
	.B(fsm_timer_Z[4]),
	.C(fsm_timer_lcry),
	.D(GND),
	.A(VCC),
	.FCI(fsm_timer_cry_Z[3])
);
defparam \fsm_timer_cry[4] .INIT=20'h48800;
// @114:189
  ARI1 \fsm_timer_cry[5]  (
	.FCO(fsm_timer_cry_Z[5]),
	.S(fsm_timer_s[5]),
	.Y(fsm_timer_cry_Y[5]),
	.B(fsm_timer_Z[5]),
	.C(fsm_timer_lcry),
	.D(GND),
	.A(VCC),
	.FCI(fsm_timer_cry_Z[4])
);
defparam \fsm_timer_cry[5] .INIT=20'h48800;
// @114:189
  ARI1 \fsm_timer_s[7]  (
	.FCO(fsm_timer_s_FCO[7]),
	.S(fsm_timer_s_Z[7]),
	.Y(fsm_timer_s_Y[7]),
	.B(fsm_timer_Z[7]),
	.C(fsm_timer_lcry),
	.D(GND),
	.A(VCC),
	.FCI(fsm_timer_cry_Z[6])
);
defparam \fsm_timer_s[7] .INIT=20'h48800;
// @114:189
  ARI1 \fsm_timer_cry[6]  (
	.FCO(fsm_timer_cry_Z[6]),
	.S(fsm_timer_s[6]),
	.Y(fsm_timer_cry_Y[6]),
	.B(fsm_timer_Z[6]),
	.C(fsm_timer_lcry),
	.D(GND),
	.A(VCC),
	.FCI(fsm_timer_cry_Z[5])
);
defparam \fsm_timer_cry[6] .INIT=20'h48800;
// @114:308
  CFG4 \Communication_Data_Frame_F_1[24]  (
	.A(Communication_Builder_0_Event_RAM_W_Enable_Status),
	.B(Frame_Counter_Z[0]),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.D(state_reg_i_0[10]),
	.Y(Communication_Data_Frame_F_1_Z[24])
);
defparam \Communication_Data_Frame_F_1[24] .INIT=16'hC0CA;
// @114:208
  CFG4 \next_state[7]  (
	.A(state_reg_Z[7]),
	.B(next_state_1_sqmuxa_11_Z),
	.C(next_state_sn_m1_2),
	.D(next_state_1_0_Z[7]),
	.Y(next_state_Z[7])
);
defparam \next_state[7] .INIT=16'h32CE;
// @114:208
  CFG4 \next_state_1_0[7]  (
	.A(wait_next_state_Z[7]),
	.B(state_reg_rep_Z[8]),
	.C(Communication_Data_Full),
	.D(next_state_1_sqmuxa_11_Z),
	.Y(next_state_1_0_Z[7])
);
defparam \next_state_1_0[7] .INIT=16'h550C;
// @114:208
  CFG4 \next_state[0]  (
	.A(state_reg_Z[0]),
	.B(next_state_1_sqmuxa_11_Z),
	.C(next_state_sn_m1_2),
	.D(next_state_1_0_Z[0]),
	.Y(next_state_Z[0])
);
defparam \next_state[0] .INIT=16'h32CE;
// @114:208
  CFG4 \next_state_1_0[0]  (
	.A(state_reg_Z[1]),
	.B(wait_next_state_Z[0]),
	.C(next_state_1_sqmuxa_11_Z),
	.D(Communication_Data_Full),
	.Y(next_state_1_0_Z[0])
);
defparam \next_state_1_0[0] .INIT=16'h303A;
// @114:208
  CFG4 \next_state[6]  (
	.A(state_reg_Z[6]),
	.B(next_state_1_sqmuxa_11_Z),
	.C(next_state_sn_m1_2),
	.D(next_state_1_0_Z[6]),
	.Y(next_state_Z[6])
);
defparam \next_state[6] .INIT=16'h32CE;
// @114:208
  CFG4 \next_state_1_0[6]  (
	.A(state_reg_Z[7]),
	.B(wait_next_state_Z[6]),
	.C(next_state_1_sqmuxa_11_Z),
	.D(Communication_Data_Full),
	.Y(next_state_1_0_Z[6])
);
defparam \next_state_1_0[6] .INIT=16'h303A;
// @114:208
  CFG4 \next_state[10]  (
	.A(state_reg_i_0[10]),
	.B(next_state_1_sqmuxa_11_Z),
	.C(next_state_sn_m1_2),
	.D(next_state_1_0_Z[10]),
	.Y(next_state_Z[10])
);
defparam \next_state[10] .INIT=16'h32CE;
// @114:208
  CFG4 \next_state_1_0[10]  (
	.A(wait_next_state_Z[10]),
	.B(state_reg_rep_Z[11]),
	.C(Communication_Data_Full),
	.D(next_state_1_sqmuxa_11_Z),
	.Y(next_state_1_0_Z[10])
);
defparam \next_state_1_0[10] .INIT=16'h550C;
// @114:814
  CFG2 event_ram_r_data_status_3 (
	.A(Event_Info_RAM_Block_0_B_DOUT_Event_Status[6]),
	.B(Event_Info_RAM_Block_0_B_DOUT_Event_Status[7]),
	.Y(event_ram_r_data_status_3_Z)
);
defparam event_ram_r_data_status_3.INIT=4'h1;
// @114:208
  CFG2 \state_reg_RNIBTOV[7]  (
	.A(state_reg_Z[6]),
	.B(state_reg_Z[7]),
	.Y(Communication_Data_Frame_F_sn_N_5_i)
);
defparam \state_reg_RNIBTOV[7] .INIT=4'hE;
// @114:308
  CFG2 \Communication_Data_Frame_F_3[25]  (
	.A(state_reg_i_0[10]),
	.B(Communication_Builder_0_Event_RAM_W_Enable_Status),
	.Y(N_442)
);
defparam \Communication_Data_Frame_F_3[25] .INIT=4'hE;
// @114:211
  CFG2 next_state_1_sqmuxa_1 (
	.A(state_reg_Z[13]),
	.B(Status_Event_WriteDone_Z),
	.Y(next_state_1_sqmuxa_1_Z)
);
defparam next_state_1_sqmuxa_1.INIT=4'h2;
// @114:308
  CFG2 Frame_Counter_Reset_N_i_a2_3 (
	.A(state_reg_rep_Z[8]),
	.B(state_reg_Z[7]),
	.Y(N_346_3)
);
defparam Frame_Counter_Reset_N_i_a2_3.INIT=4'h1;
// @114:308
  CFG2 Communication_Data_Enable_F_i_a2_2 (
	.A(state_reg_Z[6]),
	.B(state_reg_Z[5]),
	.Y(N_346_2)
);
defparam Communication_Data_Enable_F_i_a2_2.INIT=4'h1;
// @114:216
  CFG2 next_state_0_sqmuxa_1 (
	.A(Communication_DATA_Ack),
	.B(state_reg_Z[12]),
	.Y(next_state_0_sqmuxa_1_Z)
);
defparam next_state_0_sqmuxa_1.INIT=4'h8;
// @114:283
  CFG2 next_state_1_sqmuxa (
	.A(Communication_Data_Full),
	.B(state_reg_Z[1]),
	.Y(next_state_1_sqmuxa_Z)
);
defparam next_state_1_sqmuxa.INIT=4'h8;
// @114:216
  CFG2 next_state_1_sqmuxa_2 (
	.A(Communication_DATA_Ack),
	.B(state_reg_Z[12]),
	.Y(next_state_1_sqmuxa_2_Z)
);
defparam next_state_1_sqmuxa_2.INIT=4'h4;
// @66:182
  CFG2 \state_reg_rep_RNITE3J[8]  (
	.A(state_reg_rep_Z[8]),
	.B(state_reg_i_0[10]),
	.Y(Sample_RAM_R_Order_Unsignede)
);
defparam \state_reg_rep_RNITE3J[8] .INIT=4'hE;
// @114:208
  CFG2 \next_state_cnst_i_a2[5]  (
	.A(Sample_RAM_ADDR_GEN_Modulo_Z),
	.B(Frame_Counter_Modulo_Z),
	.Y(N_348)
);
defparam \next_state_cnst_i_a2[5] .INIT=4'h1;
// @114:308
  CFG2 Frame_Counter_Reset_N_i_a2_1 (
	.A(state_reg_Z[0]),
	.B(state_reg_Z[1]),
	.Y(N_361_1)
);
defparam Frame_Counter_Reset_N_i_a2_1.INIT=4'h1;
// @114:211
  CFG2 next_state_0_sqmuxa (
	.A(state_reg_Z[13]),
	.B(Status_Event_WriteDone_Z),
	.Y(next_state_0_sqmuxa_Z)
);
defparam next_state_0_sqmuxa.INIT=4'h8;
// @114:768
  CFG2 Sample_RAM_ADDR_GEN_Modulo_3 (
	.A(un11_sample_ram_addr_gen_enable_cry_19_Z),
	.B(state_reg_i_0[10]),
	.Y(Sample_RAM_ADDR_GEN_Modulo_3_Z)
);
defparam Sample_RAM_ADDR_GEN_Modulo_3.INIT=4'h1;
// @114:308
  CFG3 \Communication_Data_Frame_F_2[0]  (
	.A(Read_Sample_0_Z[0]),
	.B(state_reg_Z[6]),
	.C(Read_Sample_2_Z[0]),
	.Y(N_367)
);
defparam \Communication_Data_Frame_F_2[0] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_2[1]  (
	.A(Read_Sample_0_Z[1]),
	.B(state_reg_Z[6]),
	.C(Read_Sample_2_Z[1]),
	.Y(N_368)
);
defparam \Communication_Data_Frame_F_2[1] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_2[2]  (
	.A(Read_Sample_0_Z[2]),
	.B(state_reg_Z[6]),
	.C(Read_Sample_2_Z[2]),
	.Y(N_369)
);
defparam \Communication_Data_Frame_F_2[2] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_2[3]  (
	.A(Read_Sample_0_Z[3]),
	.B(state_reg_Z[6]),
	.C(Read_Sample_2_Z[3]),
	.Y(N_370)
);
defparam \Communication_Data_Frame_F_2[3] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_2[4]  (
	.A(Read_Sample_0_Z[4]),
	.B(state_reg_Z[6]),
	.C(Read_Sample_2_Z[4]),
	.Y(N_371)
);
defparam \Communication_Data_Frame_F_2[4] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_2[5]  (
	.A(Read_Sample_0_Z[5]),
	.B(state_reg_Z[6]),
	.C(Read_Sample_2_Z[5]),
	.Y(N_372)
);
defparam \Communication_Data_Frame_F_2[5] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_2[6]  (
	.A(Read_Sample_0_Z[6]),
	.B(state_reg_Z[6]),
	.C(Read_Sample_2_Z[6]),
	.Y(N_373)
);
defparam \Communication_Data_Frame_F_2[6] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_2[7]  (
	.A(Read_Sample_0_Z[7]),
	.B(state_reg_Z[6]),
	.C(Read_Sample_2_Z[7]),
	.Y(N_374)
);
defparam \Communication_Data_Frame_F_2[7] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_2[8]  (
	.A(Read_Sample_0_Z[8]),
	.B(state_reg_Z[6]),
	.C(Read_Sample_2_Z[8]),
	.Y(N_375)
);
defparam \Communication_Data_Frame_F_2[8] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_2[9]  (
	.A(Read_Sample_0_Z[9]),
	.B(state_reg_Z[6]),
	.C(Read_Sample_2_Z[9]),
	.Y(N_376)
);
defparam \Communication_Data_Frame_F_2[9] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_2[10]  (
	.A(Read_Sample_0_Z[10]),
	.B(state_reg_Z[6]),
	.C(Read_Sample_2_Z[10]),
	.Y(N_377)
);
defparam \Communication_Data_Frame_F_2[10] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_2[11]  (
	.A(Read_Sample_0_Z[11]),
	.B(state_reg_Z[6]),
	.C(Read_Sample_2_Z[11]),
	.Y(N_378)
);
defparam \Communication_Data_Frame_F_2[11] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_2[12]  (
	.A(Read_Sample_1_Z[0]),
	.B(state_reg_Z[6]),
	.C(Read_Sample_3_Z[0]),
	.Y(N_379)
);
defparam \Communication_Data_Frame_F_2[12] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_2[13]  (
	.A(Read_Sample_1_Z[1]),
	.B(state_reg_Z[6]),
	.C(Read_Sample_3_Z[1]),
	.Y(N_380)
);
defparam \Communication_Data_Frame_F_2[13] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_2[14]  (
	.A(Read_Sample_1_Z[2]),
	.B(state_reg_Z[6]),
	.C(Read_Sample_3_Z[2]),
	.Y(N_381)
);
defparam \Communication_Data_Frame_F_2[14] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_2[15]  (
	.A(Read_Sample_1_Z[3]),
	.B(state_reg_Z[6]),
	.C(Read_Sample_3_Z[3]),
	.Y(N_382)
);
defparam \Communication_Data_Frame_F_2[15] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_2[16]  (
	.A(Read_Sample_1_Z[4]),
	.B(state_reg_Z[6]),
	.C(Read_Sample_3_Z[4]),
	.Y(N_383)
);
defparam \Communication_Data_Frame_F_2[16] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_2[17]  (
	.A(Read_Sample_1_Z[5]),
	.B(state_reg_Z[6]),
	.C(Read_Sample_3_Z[5]),
	.Y(N_384)
);
defparam \Communication_Data_Frame_F_2[17] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_2[18]  (
	.A(Read_Sample_1_Z[6]),
	.B(state_reg_Z[6]),
	.C(Read_Sample_3_Z[6]),
	.Y(N_385)
);
defparam \Communication_Data_Frame_F_2[18] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_3[0]  (
	.A(Event_Number_Buffer_Z[0]),
	.B(Packet_Counter_Z[0]),
	.C(state_reg_i_0[10]),
	.Y(N_391)
);
defparam \Communication_Data_Frame_F_3[0] .INIT=8'hAC;
// @114:308
  CFG3 \Communication_Data_Frame_F_3[1]  (
	.A(Event_Number_Buffer_Z[1]),
	.B(Packet_Counter_Z[1]),
	.C(state_reg_i_0[10]),
	.Y(N_392)
);
defparam \Communication_Data_Frame_F_3[1] .INIT=8'hAC;
// @114:308
  CFG3 \Communication_Data_Frame_F_3[2]  (
	.A(Event_Number_Buffer_Z[2]),
	.B(Packet_Counter_Z[2]),
	.C(state_reg_i_0[10]),
	.Y(N_393)
);
defparam \Communication_Data_Frame_F_3[2] .INIT=8'hAC;
// @114:308
  CFG3 \Communication_Data_Frame_F_3[3]  (
	.A(Event_Number_Buffer_Z[3]),
	.B(Packet_Counter_Z[3]),
	.C(state_reg_i_0[10]),
	.Y(N_394)
);
defparam \Communication_Data_Frame_F_3[3] .INIT=8'hAC;
// @114:308
  CFG3 \Communication_Data_Frame_F_3[4]  (
	.A(Event_Number_Buffer_Z[4]),
	.B(Packet_Counter_Z[4]),
	.C(state_reg_i_0[10]),
	.Y(N_395)
);
defparam \Communication_Data_Frame_F_3[4] .INIT=8'hAC;
// @114:308
  CFG3 \Communication_Data_Frame_F_3[5]  (
	.A(Event_Number_Buffer_Z[5]),
	.B(Packet_Counter_Z[5]),
	.C(state_reg_i_0[10]),
	.Y(N_396)
);
defparam \Communication_Data_Frame_F_3[5] .INIT=8'hAC;
// @114:308
  CFG3 \Communication_Data_Frame_F_3[6]  (
	.A(Event_Number_Buffer_Z[6]),
	.B(Packet_Counter_Z[6]),
	.C(state_reg_i_0[10]),
	.Y(N_397)
);
defparam \Communication_Data_Frame_F_3[6] .INIT=8'hAC;
// @114:308
  CFG3 \Communication_Data_Frame_F_3[7]  (
	.A(Event_Number_Buffer_Z[7]),
	.B(Packet_Counter_Z[7]),
	.C(state_reg_i_0[10]),
	.Y(N_398)
);
defparam \Communication_Data_Frame_F_3[7] .INIT=8'hAC;
// @114:308
  CFG3 \Communication_Data_Frame_F_3[8]  (
	.A(Event_Number_Buffer_Z[8]),
	.B(Packet_Counter_Z[8]),
	.C(state_reg_i_0[10]),
	.Y(N_399)
);
defparam \Communication_Data_Frame_F_3[8] .INIT=8'hAC;
// @114:308
  CFG3 \Communication_Data_Frame_F_3[9]  (
	.A(Event_Number_Buffer_Z[9]),
	.B(Packet_Counter_Z[9]),
	.C(state_reg_i_0[10]),
	.Y(N_400)
);
defparam \Communication_Data_Frame_F_3[9] .INIT=8'hAC;
// @114:308
  CFG3 \Communication_Data_Frame_F_3[10]  (
	.A(Event_Number_Buffer_Z[10]),
	.B(Packet_Counter_Z[10]),
	.C(state_reg_i_0[10]),
	.Y(N_401)
);
defparam \Communication_Data_Frame_F_3[10] .INIT=8'hAC;
// @114:308
  CFG3 \Communication_Data_Frame_F_3[11]  (
	.A(Event_Number_Buffer_Z[11]),
	.B(Packet_Counter_Z[11]),
	.C(state_reg_i_0[10]),
	.Y(N_402)
);
defparam \Communication_Data_Frame_F_3[11] .INIT=8'hAC;
// @114:308
  CFG3 \Communication_Data_Frame_F_3[12]  (
	.A(Event_Number_Buffer_Z[12]),
	.B(Packet_Counter_Z[12]),
	.C(state_reg_i_0[10]),
	.Y(N_403)
);
defparam \Communication_Data_Frame_F_3[12] .INIT=8'hAC;
// @114:308
  CFG3 \Communication_Data_Frame_F_3[13]  (
	.A(Event_Number_Buffer_Z[13]),
	.B(Packet_Counter_Z[13]),
	.C(state_reg_i_0[10]),
	.Y(N_404)
);
defparam \Communication_Data_Frame_F_3[13] .INIT=8'hAC;
// @114:308
  CFG3 \Communication_Data_Frame_F_3[14]  (
	.A(Event_Number_Buffer_Z[14]),
	.B(Packet_Counter_Z[14]),
	.C(state_reg_i_0[10]),
	.Y(N_405)
);
defparam \Communication_Data_Frame_F_3[14] .INIT=8'hAC;
// @114:308
  CFG3 \Communication_Data_Frame_F_3[15]  (
	.A(Event_Number_Buffer_Z[15]),
	.B(Packet_Counter_Z[15]),
	.C(state_reg_i_0[10]),
	.Y(N_406)
);
defparam \Communication_Data_Frame_F_3[15] .INIT=8'hAC;
// @114:308
  CFG3 \Communication_Data_Frame_F_3[16]  (
	.A(Event_Number_Buffer_Z[16]),
	.B(Packet_Counter_Z[16]),
	.C(state_reg_i_0[10]),
	.Y(N_407)
);
defparam \Communication_Data_Frame_F_3[16] .INIT=8'hAC;
// @114:308
  CFG3 \Communication_Data_Frame_F_3[17]  (
	.A(Event_Number_Buffer_Z[17]),
	.B(Packet_Counter_Z[17]),
	.C(state_reg_i_0[10]),
	.Y(N_408)
);
defparam \Communication_Data_Frame_F_3[17] .INIT=8'hAC;
// @114:308
  CFG3 \Communication_Data_Frame_F_3[18]  (
	.A(Event_Number_Buffer_Z[18]),
	.B(Packet_Counter_Z[18]),
	.C(state_reg_i_0[10]),
	.Y(N_409)
);
defparam \Communication_Data_Frame_F_3[18] .INIT=8'hAC;
// @114:308
  CFG3 \Communication_Data_Frame_F_3[19]  (
	.A(Event_Number_Buffer_Z[19]),
	.B(Packet_Counter_Z[19]),
	.C(state_reg_i_0[10]),
	.Y(Communication_Data_Frame_F_3_Z[19])
);
defparam \Communication_Data_Frame_F_3[19] .INIT=8'hAC;
// @114:308
  CFG3 \Communication_Data_Frame_F_2[19]  (
	.A(Read_Sample_1_Z[7]),
	.B(state_reg_Z[6]),
	.C(Read_Sample_3_Z[7]),
	.Y(Communication_Data_Frame_F_2_Z[19])
);
defparam \Communication_Data_Frame_F_2[19] .INIT=8'hE2;
// @114:814
  CFG4 event_ram_r_data_status_4 (
	.A(Event_Info_RAM_Block_0_B_DOUT_Event_Status[3]),
	.B(Event_Info_RAM_Block_0_B_DOUT_Event_Status[2]),
	.C(Event_Info_RAM_Block_0_B_DOUT_Event_Status[1]),
	.D(Event_Info_RAM_Block_0_B_DOUT_Event_Status[0]),
	.Y(event_ram_r_data_status_4_Z)
);
defparam event_ram_r_data_status_4.INIT=16'h0010;
// @114:208
  CFG3 \next_state_cnst_i_a2_1[1]  (
	.A(state_reg_Z[0]),
	.B(state_reg_i_0[10]),
	.C(state_reg_rep_Z[11]),
	.Y(next_state_cnst_i_a2_1_Z[1])
);
defparam \next_state_cnst_i_a2_1[1] .INIT=8'h01;
// @89:2141
  CFG4 \op_ge.un1_fsm_timerlto7_4  (
	.A(fsm_timer_Z[7]),
	.B(fsm_timer_Z[6]),
	.C(fsm_timer_Z[5]),
	.D(fsm_timer_Z[4]),
	.Y(un1_fsm_timerlto7_4)
);
defparam \op_ge.un1_fsm_timerlto7_4 .INIT=16'h0001;
// @89:2141
  CFG4 \op_ge.un1_fsm_timerlto7_3  (
	.A(fsm_timer_Z[3]),
	.B(fsm_timer_Z[2]),
	.C(fsm_timer_Z[1]),
	.D(fsm_timer_Z[0]),
	.Y(un1_fsm_timerlto7_3)
);
defparam \op_ge.un1_fsm_timerlto7_3 .INIT=16'h0111;
// @114:208
  CFG3 \next_state_cnst_0_a2[4]  (
	.A(state_reg_Z[5]),
	.B(Communication_Data_Full),
	.C(Sample_RAM_ADDR_GEN_Modulo_Z),
	.Y(next_state_cnst[4])
);
defparam \next_state_cnst_0_a2[4] .INIT=8'h20;
// @114:308
  CFG3 Packet_Counter_Reset_N_0_a2_0 (
	.A(state_reg_Z[13]),
	.B(state_reg_Z[3]),
	.C(state_reg_Z[2]),
	.Y(Packet_Counter_Reset_N_0_a2_0_Z)
);
defparam Packet_Counter_Reset_N_0_a2_0.INIT=8'h01;
// @66:182
  CFG2 Frame_Counter_Reset_N_i_a2_RNINUMA1 (
	.A(Frame_Counter_lcry),
	.B(Communication_Data_Frame_F_sn_N_5_i),
	.Y(Frame_Countere)
);
defparam Frame_Counter_Reset_N_i_a2_RNINUMA1.INIT=4'hD;
// @114:308
  CFG3 \Communication_Data_Frame_F_4[25]  (
	.A(N_442),
	.B(Communication_Data_Frame_F_sn_N_5_i),
	.C(Frame_Counter_Z[1]),
	.Y(Communication_Data_Frame_F[25])
);
defparam \Communication_Data_Frame_F_4[25] .INIT=8'hE2;
// @114:308
  CFG4 \Communication_Data_Frame_F_4_1[22]  (
	.A(state_reg_Z[6]),
	.B(Communication_Data_Frame_F_sn_N_5_i),
	.C(Read_Sample_3_Z[10]),
	.D(Read_Sample_1_Z[10]),
	.Y(N_468_1)
);
defparam \Communication_Data_Frame_F_4_1[22] .INIT=16'hC480;
// @114:308
  CFG4 \Communication_Data_Frame_F_4_1[23]  (
	.A(state_reg_Z[6]),
	.B(Communication_Data_Frame_F_sn_N_5_i),
	.C(Read_Sample_3_Z[11]),
	.D(Read_Sample_1_Z[11]),
	.Y(N_469_1)
);
defparam \Communication_Data_Frame_F_4_1[23] .INIT=16'hC480;
// @114:308
  CFG4 \Communication_Data_Frame_F_4_1[21]  (
	.A(state_reg_Z[6]),
	.B(Communication_Data_Frame_F_sn_N_5_i),
	.C(Read_Sample_3_Z[9]),
	.D(Read_Sample_1_Z[9]),
	.Y(N_467_1)
);
defparam \Communication_Data_Frame_F_4_1[21] .INIT=16'hC480;
// @114:308
  CFG4 \Communication_Data_Frame_F_4_1[20]  (
	.A(state_reg_Z[6]),
	.B(Communication_Data_Frame_F_sn_N_5_i),
	.C(Read_Sample_3_Z[8]),
	.D(Read_Sample_1_Z[8]),
	.Y(N_466_1)
);
defparam \Communication_Data_Frame_F_4_1[20] .INIT=16'hC480;
// @114:189
  CFG4 next_state_1_sqmuxa_RNIQIME (
	.A(next_state_1_sqmuxa_Z),
	.B(next_state_2_sqmuxa_Z),
	.C(next_state_1_sqmuxa_1_Z),
	.D(next_state_1_sqmuxa_2_Z),
	.Y(next_state_sn_m1_2)
);
defparam next_state_1_sqmuxa_RNIQIME.INIT=16'h0001;
// @114:814
  CFG4 event_ram_r_data_status (
	.A(Event_Info_RAM_Block_0_B_DOUT_Event_Status[4]),
	.B(Event_Info_RAM_Block_0_B_DOUT_Event_Status[5]),
	.C(event_ram_r_data_status_4_Z),
	.D(event_ram_r_data_status_3_Z),
	.Y(event_ram_r_data_status_Z)
);
defparam event_ram_r_data_status.INIT=16'h1000;
// @114:208
  CFG3 \next_state_cnst_i[5]  (
	.A(state_reg_Z[6]),
	.B(Communication_Data_Full),
	.C(N_348),
	.Y(N_329)
);
defparam \next_state_cnst_i[5] .INIT=8'hFD;
// @114:308
  CFG3 Frame_Counter_Reset_N_i_a2 (
	.A(N_361_1),
	.B(N_346_3),
	.C(N_346_2),
	.Y(Frame_Counter_lcry)
);
defparam Frame_Counter_Reset_N_i_a2.INIT=8'h7F;
// @114:208
  CFG4 \state_reg_RNI6OLB2[9]  (
	.A(Communication_Builder_0_Event_RAM_W_Enable_Status),
	.B(state_reg_Z[9]),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.D(state_reg_i_0[10]),
	.Y(Communication_Data_Frame_F_sn_N_10_mux)
);
defparam \state_reg_RNI6OLB2[9] .INIT=16'h0001;
// @114:208
  CFG4 \next_state_cnst_0[9]  (
	.A(state_reg_i_0[10]),
	.B(Communication_Data_Full),
	.C(Sample_RAM_ADDR_GEN_Modulo_Z),
	.D(state_reg_Z[5]),
	.Y(next_state_cnst[9])
);
defparam \next_state_cnst_0[9] .INIT=16'h2322;
// @89:2141
  CFG4 \op_ge.un8_frame_counter_golto4  (
	.A(Frame_Counter_Z[4]),
	.B(Frame_Counter_Z[3]),
	.C(Frame_Counter_Z[2]),
	.D(Frame_Counter_Z[1]),
	.Y(un8_frame_counter_golt5)
);
defparam \op_ge.un8_frame_counter_golto4 .INIT=16'h5557;
// @114:308
  CFG3 \Communication_Data_Frame_F_4[5]  (
	.A(N_396),
	.B(Communication_Data_Frame_F_sn_N_5_i),
	.C(N_372),
	.Y(N_451)
);
defparam \Communication_Data_Frame_F_4[5] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_4[4]  (
	.A(N_395),
	.B(Communication_Data_Frame_F_sn_N_5_i),
	.C(N_371),
	.Y(N_450)
);
defparam \Communication_Data_Frame_F_4[4] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_4[3]  (
	.A(N_394),
	.B(Communication_Data_Frame_F_sn_N_5_i),
	.C(N_370),
	.Y(N_449)
);
defparam \Communication_Data_Frame_F_4[3] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_4[2]  (
	.A(N_393),
	.B(Communication_Data_Frame_F_sn_N_5_i),
	.C(N_369),
	.Y(N_448)
);
defparam \Communication_Data_Frame_F_4[2] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_4[1]  (
	.A(N_392),
	.B(Communication_Data_Frame_F_sn_N_5_i),
	.C(N_368),
	.Y(N_447)
);
defparam \Communication_Data_Frame_F_4[1] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_4[0]  (
	.A(N_391),
	.B(Communication_Data_Frame_F_sn_N_5_i),
	.C(N_367),
	.Y(N_446)
);
defparam \Communication_Data_Frame_F_4[0] .INIT=8'hE2;
// @114:308
  CFG3 \Communication_Data_Frame_F_4_2[22]  (
	.A(state_reg_i_0[10]),
	.B(Communication_Data_Frame_F_sn_N_5_i),
	.C(Packet_Counter_Z[22]),
	.Y(N_468_2)
);
defparam \Communication_Data_Frame_F_4_2[22] .INIT=8'h10;
// @114:308
  CFG3 \Communication_Data_Frame_F_4_2[23]  (
	.A(state_reg_i_0[10]),
	.B(Communication_Data_Frame_F_sn_N_5_i),
	.C(Packet_Counter_Z[23]),
	.Y(N_469_2)
);
defparam \Communication_Data_Frame_F_4_2[23] .INIT=8'h10;
// @114:308
  CFG3 \Communication_Data_Frame_F_4_2[21]  (
	.A(state_reg_i_0[10]),
	.B(Communication_Data_Frame_F_sn_N_5_i),
	.C(Packet_Counter_Z[21]),
	.Y(N_467_2)
);
defparam \Communication_Data_Frame_F_4_2[21] .INIT=8'h10;
// @114:308
  CFG3 \Communication_Data_Frame_F_4_2[20]  (
	.A(state_reg_i_0[10]),
	.B(Communication_Data_Frame_F_sn_N_5_i),
	.C(Packet_Counter_Z[20]),
	.Y(N_466_2)
);
defparam \Communication_Data_Frame_F_4_2[20] .INIT=8'h10;
// @114:308
  CFG3 Sample_RAM_ADDR_GEN_Reset_N_0_a2 (
	.A(Communication_Builder_0_Event_RAM_W_Enable_Status),
	.B(state_reg_Z[12]),
	.C(Packet_Counter_Reset_N_0_a2_0_Z),
	.Y(Sample_RAM_ADDR_GEN_Reset_N)
);
defparam Sample_RAM_ADDR_GEN_Reset_N_0_a2.INIT=8'h10;
// @114:308
  CFG3 Packet_Counter_Reset_N_0_a2 (
	.A(state_reg_rep_Z[11]),
	.B(state_reg_Z[12]),
	.C(Packet_Counter_Reset_N_0_a2_0_Z),
	.Y(Packet_Counter_Reset_N)
);
defparam Packet_Counter_Reset_N_0_a2.INIT=8'h10;
// @114:308
  CFG4 \Communication_Data_Frame_F[15]  (
	.A(N_382),
	.B(N_406),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.D(Communication_Data_Frame_F_sn_N_10_mux),
	.Y(Communication_Data_Frame_F_Z[15])
);
defparam \Communication_Data_Frame_F[15] .INIT=16'h00AC;
// @114:308
  CFG4 \Communication_Data_Frame_F[14]  (
	.A(N_381),
	.B(N_405),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.D(Communication_Data_Frame_F_sn_N_10_mux),
	.Y(Communication_Data_Frame_F_Z[14])
);
defparam \Communication_Data_Frame_F[14] .INIT=16'h00AC;
// @114:308
  CFG4 \Communication_Data_Frame_F[13]  (
	.A(N_380),
	.B(N_404),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.D(Communication_Data_Frame_F_sn_N_10_mux),
	.Y(Communication_Data_Frame_F_Z[13])
);
defparam \Communication_Data_Frame_F[13] .INIT=16'h00AC;
// @114:308
  CFG4 \Communication_Data_Frame_F[12]  (
	.A(N_379),
	.B(N_403),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.D(Communication_Data_Frame_F_sn_N_10_mux),
	.Y(Communication_Data_Frame_F_Z[12])
);
defparam \Communication_Data_Frame_F[12] .INIT=16'h00AC;
// @114:308
  CFG4 \Communication_Data_Frame_F[11]  (
	.A(N_378),
	.B(N_402),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.D(Communication_Data_Frame_F_sn_N_10_mux),
	.Y(Communication_Data_Frame_F_Z[11])
);
defparam \Communication_Data_Frame_F[11] .INIT=16'h00AC;
// @114:308
  CFG4 \Communication_Data_Frame_F[10]  (
	.A(N_377),
	.B(N_401),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.D(Communication_Data_Frame_F_sn_N_10_mux),
	.Y(Communication_Data_Frame_F_Z[10])
);
defparam \Communication_Data_Frame_F[10] .INIT=16'h00AC;
// @114:308
  CFG4 \Communication_Data_Frame_F[9]  (
	.A(N_376),
	.B(N_400),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.D(Communication_Data_Frame_F_sn_N_10_mux),
	.Y(Communication_Data_Frame_F_Z[9])
);
defparam \Communication_Data_Frame_F[9] .INIT=16'h00AC;
// @114:308
  CFG4 \Communication_Data_Frame_F[8]  (
	.A(N_375),
	.B(N_399),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.D(Communication_Data_Frame_F_sn_N_10_mux),
	.Y(Communication_Data_Frame_F_Z[8])
);
defparam \Communication_Data_Frame_F[8] .INIT=16'h00AC;
// @114:308
  CFG4 \Communication_Data_Frame_F[7]  (
	.A(N_374),
	.B(N_398),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.D(Communication_Data_Frame_F_sn_N_10_mux),
	.Y(Communication_Data_Frame_F_Z[7])
);
defparam \Communication_Data_Frame_F[7] .INIT=16'h00AC;
// @114:308
  CFG4 \Communication_Data_Frame_F[6]  (
	.A(N_373),
	.B(N_397),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.D(Communication_Data_Frame_F_sn_N_10_mux),
	.Y(Communication_Data_Frame_F_Z[6])
);
defparam \Communication_Data_Frame_F[6] .INIT=16'h00AC;
// @114:308
  CFG4 \Communication_Data_Frame_F[18]  (
	.A(N_385),
	.B(N_409),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.D(Communication_Data_Frame_F_sn_N_10_mux),
	.Y(Communication_Data_Frame_F_Z[18])
);
defparam \Communication_Data_Frame_F[18] .INIT=16'h00AC;
// @114:308
  CFG4 \Communication_Data_Frame_F[17]  (
	.A(N_384),
	.B(N_408),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.D(Communication_Data_Frame_F_sn_N_10_mux),
	.Y(Communication_Data_Frame_F_Z[17])
);
defparam \Communication_Data_Frame_F[17] .INIT=16'h00AC;
// @114:308
  CFG4 \Communication_Data_Frame_F[16]  (
	.A(N_383),
	.B(N_407),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.D(Communication_Data_Frame_F_sn_N_10_mux),
	.Y(Communication_Data_Frame_F_Z[16])
);
defparam \Communication_Data_Frame_F[16] .INIT=16'h00AC;
// @114:208
  CFG4 \next_state_cnst_0[8]  (
	.A(state_reg_Z[9]),
	.B(N_348),
	.C(state_reg_Z[6]),
	.D(Communication_Data_Full),
	.Y(next_state_cnst[8])
);
defparam \next_state_cnst_0[8] .INIT=16'hAAEA;
// @114:308
  CFG4 \Communication_Data_Frame_F[19]  (
	.A(Communication_Data_Frame_F_2_Z[19]),
	.B(Communication_Data_Frame_F_3_Z[19]),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.D(Communication_Data_Frame_F_sn_N_10_mux),
	.Y(Communication_Data_Frame_F_Z[19])
);
defparam \Communication_Data_Frame_F[19] .INIT=16'h00AC;
// @114:896
  CFG4 Communication_Data_Enable_RNO (
	.A(state_reg_Z[7]),
	.B(state_reg_Z[9]),
	.C(N_442),
	.D(N_346_2),
	.Y(N_369_i)
);
defparam Communication_Data_Enable_RNO.INIT=16'hFEFF;
// @114:308
  CFG3 \Communication_Data_Frame_F[30]  (
	.A(Communication_Data_Frame_F_sn_N_10_mux),
	.B(state_reg_Z[5]),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.Y(Communication_Data_Frame_F_Z[30])
);
defparam \Communication_Data_Frame_F[30] .INIT=8'h8D;
// @114:308
  CFG4 \Communication_Data_Frame_F[29]  (
	.A(Frame_Counter_Z[5]),
	.B(state_reg_Z[5]),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.D(Communication_Data_Frame_F_sn_N_10_mux),
	.Y(Communication_Data_Frame_F_Z[29])
);
defparam \Communication_Data_Frame_F[29] .INIT=16'hCCAF;
// @114:308
  CFG4 \Communication_Data_Frame_F[28]  (
	.A(Frame_Counter_Z[4]),
	.B(state_reg_Z[5]),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.D(Communication_Data_Frame_F_sn_N_10_mux),
	.Y(Communication_Data_Frame_F_Z[28])
);
defparam \Communication_Data_Frame_F[28] .INIT=16'hCCAF;
// @114:308
  CFG4 \Communication_Data_Frame_F[27]  (
	.A(Frame_Counter_Z[3]),
	.B(state_reg_Z[5]),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.D(Communication_Data_Frame_F_sn_N_10_mux),
	.Y(Communication_Data_Frame_F_Z[27])
);
defparam \Communication_Data_Frame_F[27] .INIT=16'hCCAF;
// @114:308
  CFG4 \Communication_Data_Frame_F[5]  (
	.A(state_reg_Z[5]),
	.B(Frame_Counter_Z[5]),
	.C(Communication_Data_Frame_F_sn_N_10_mux),
	.D(N_451),
	.Y(Communication_Data_Frame_F_Z[5])
);
defparam \Communication_Data_Frame_F[5] .INIT=16'h8F80;
// @114:308
  CFG4 \Communication_Data_Frame_F[4]  (
	.A(state_reg_Z[5]),
	.B(Frame_Counter_Z[4]),
	.C(Communication_Data_Frame_F_sn_N_10_mux),
	.D(N_450),
	.Y(Communication_Data_Frame_F_Z[4])
);
defparam \Communication_Data_Frame_F[4] .INIT=16'h8F80;
// @114:308
  CFG4 \Communication_Data_Frame_F[3]  (
	.A(state_reg_Z[5]),
	.B(Frame_Counter_Z[3]),
	.C(Communication_Data_Frame_F_sn_N_10_mux),
	.D(N_449),
	.Y(Communication_Data_Frame_F_Z[3])
);
defparam \Communication_Data_Frame_F[3] .INIT=16'h8F80;
// @114:308
  CFG4 \Communication_Data_Frame_F[2]  (
	.A(state_reg_Z[5]),
	.B(Frame_Counter_Z[2]),
	.C(Communication_Data_Frame_F_sn_N_10_mux),
	.D(N_448),
	.Y(Communication_Data_Frame_F_Z[2])
);
defparam \Communication_Data_Frame_F[2] .INIT=16'h8F80;
// @114:308
  CFG4 \Communication_Data_Frame_F[1]  (
	.A(state_reg_Z[5]),
	.B(Frame_Counter_Z[1]),
	.C(Communication_Data_Frame_F_sn_N_10_mux),
	.D(N_447),
	.Y(Communication_Data_Frame_F_Z[1])
);
defparam \Communication_Data_Frame_F[1] .INIT=16'h8F80;
// @114:308
  CFG4 \Communication_Data_Frame_F[0]  (
	.A(state_reg_Z[5]),
	.B(Frame_Counter_Z[0]),
	.C(Communication_Data_Frame_F_sn_N_10_mux),
	.D(N_446),
	.Y(Communication_Data_Frame_F_Z[0])
);
defparam \Communication_Data_Frame_F[0] .INIT=16'h8F80;
// @114:308
  CFG4 \Communication_Data_Frame_F_1[26]  (
	.A(Frame_Counter_Z[2]),
	.B(N_442),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.D(Communication_Data_Frame_F_sn_N_10_mux),
	.Y(Communication_Data_Frame_F_1_Z[26])
);
defparam \Communication_Data_Frame_F_1[26] .INIT=16'h00A3;
// @114:290
  CFG4 next_state_1_sqmuxa_11 (
	.A(state_reg_Z[0]),
	.B(Communication_Data_Full),
	.C(un1_fsm_timerlto7_4),
	.D(un1_fsm_timerlto7_3),
	.Y(next_state_1_sqmuxa_11_Z)
);
defparam next_state_1_sqmuxa_11.INIT=16'h0222;
// @114:290
  CFG4 next_state_2_sqmuxa (
	.A(state_reg_Z[0]),
	.B(Communication_Data_Full),
	.C(un1_fsm_timerlto7_4),
	.D(un1_fsm_timerlto7_3),
	.Y(next_state_2_sqmuxa_Z)
);
defparam next_state_2_sqmuxa.INIT=16'h2000;
// @114:208
  CFG4 \next_state_cnst_i[1]  (
	.A(next_state_cnst_i_a2_1_Z[1]),
	.B(N_346_3),
	.C(Communication_Data_Full),
	.D(N_346_2),
	.Y(N_336)
);
defparam \next_state_cnst_i[1] .INIT=16'h8F0F;
// @114:208
  CFG4 \next_state_1[11]  (
	.A(state_reg_Z[11]),
	.B(wait_next_state_Z[11]),
	.C(next_state_sn_m1_2),
	.D(next_state_1_sqmuxa_11_Z),
	.Y(next_state_1_Z[11])
);
defparam \next_state_1[11] .INIT=16'hCC0A;
// @114:208
  CFG4 \next_state_1[3]  (
	.A(state_reg_Z[3]),
	.B(wait_next_state_Z[3]),
	.C(next_state_sn_m1_2),
	.D(next_state_1_sqmuxa_11_Z),
	.Y(next_state_1_Z[3])
);
defparam \next_state_1[3] .INIT=16'hCC0A;
// @114:208
  CFG4 \next_state_1[2]  (
	.A(state_reg_Z[2]),
	.B(wait_next_state_Z[2]),
	.C(next_state_sn_m1_2),
	.D(next_state_1_sqmuxa_11_Z),
	.Y(next_state_1_Z[2])
);
defparam \next_state_1[2] .INIT=16'hCC0A;
// @114:208
  CFG4 \next_state_1[13]  (
	.A(state_reg_Z[13]),
	.B(wait_next_state_Z[13]),
	.C(next_state_sn_m1_2),
	.D(next_state_1_sqmuxa_11_Z),
	.Y(next_state_1_Z[13])
);
defparam \next_state_1[13] .INIT=16'hCC0A;
// @114:208
  CFG4 \next_state_1[12]  (
	.A(state_reg_Z[12]),
	.B(wait_next_state_Z[12]),
	.C(next_state_sn_m1_2),
	.D(next_state_1_sqmuxa_11_Z),
	.Y(next_state_1_Z[12])
);
defparam \next_state_1[12] .INIT=16'hCC0A;
// @114:308
  CFG3 \Communication_Data_Frame_F[24]  (
	.A(Communication_Data_Frame_F_sn_N_10_mux),
	.B(state_reg_Z[5]),
	.C(Communication_Data_Frame_F_1_Z[24]),
	.Y(Communication_Data_Frame_F_Z[24])
);
defparam \Communication_Data_Frame_F[24] .INIT=8'hF8;
// @114:208
  CFG4 \next_state_1[1]  (
	.A(state_reg_Z[1]),
	.B(wait_next_state_Z[1]),
	.C(next_state_sn_m1_2),
	.D(next_state_1_sqmuxa_11_Z),
	.Y(next_state_1_Z[1])
);
defparam \next_state_1[1] .INIT=16'hCC0A;
// @114:208
  CFG4 \next_state_1[9]  (
	.A(state_reg_Z[9]),
	.B(wait_next_state_Z[9]),
	.C(next_state_sn_m1_2),
	.D(next_state_1_sqmuxa_11_Z),
	.Y(next_state_1_Z[9])
);
defparam \next_state_1[9] .INIT=16'hCC0A;
// @114:208
  CFG4 \next_state_1[8]  (
	.A(state_reg_Z[8]),
	.B(wait_next_state_Z[8]),
	.C(next_state_sn_m1_2),
	.D(next_state_1_sqmuxa_11_Z),
	.Y(next_state_1_Z[8])
);
defparam \next_state_1[8] .INIT=16'hCC0A;
// @114:208
  CFG4 \next_state_1[5]  (
	.A(state_reg_Z[5]),
	.B(wait_next_state_Z[5]),
	.C(next_state_sn_m1_2),
	.D(next_state_1_sqmuxa_11_Z),
	.Y(next_state_1_Z[5])
);
defparam \next_state_1[5] .INIT=16'hCC0A;
// @114:208
  CFG4 \next_state_1[4]  (
	.A(wait_next_state_Z[4]),
	.B(Communication_Builder_0_Event_RAM_W_Enable_Status),
	.C(next_state_1_sqmuxa_11_Z),
	.D(next_state_sn_m1_2),
	.Y(next_state_1_Z[4])
);
defparam \next_state_1[4] .INIT=16'hA0AC;
// @114:308
  CFG3 \Communication_Data_Frame_F[26]  (
	.A(state_reg_Z[5]),
	.B(Communication_Data_Frame_F_sn_N_10_mux),
	.C(Communication_Data_Frame_F_1_Z[26]),
	.Y(Communication_Data_Frame_F_Z[26])
);
defparam \Communication_Data_Frame_F[26] .INIT=8'hF8;
// @114:308
  CFG3 \Communication_Data_Frame_F[20]  (
	.A(N_466_2),
	.B(Communication_Data_Frame_F_sn_N_10_mux),
	.C(N_466_1),
	.Y(Communication_Data_Frame_F_Z[20])
);
defparam \Communication_Data_Frame_F[20] .INIT=8'h32;
// @114:308
  CFG3 \Communication_Data_Frame_F[21]  (
	.A(N_467_2),
	.B(Communication_Data_Frame_F_sn_N_10_mux),
	.C(N_467_1),
	.Y(Communication_Data_Frame_F_Z[21])
);
defparam \Communication_Data_Frame_F[21] .INIT=8'h32;
// @114:308
  CFG3 \Communication_Data_Frame_F[22]  (
	.A(N_468_2),
	.B(Communication_Data_Frame_F_sn_N_10_mux),
	.C(N_468_1),
	.Y(Communication_Data_Frame_F_Z[22])
);
defparam \Communication_Data_Frame_F[22] .INIT=8'h32;
// @114:308
  CFG3 \Communication_Data_Frame_F[23]  (
	.A(N_469_2),
	.B(Communication_Data_Frame_F_sn_N_10_mux),
	.C(N_469_1),
	.Y(Communication_Data_Frame_F_Z[23])
);
defparam \Communication_Data_Frame_F[23] .INIT=8'h32;
// @114:208
  CFG4 \next_state[11]  (
	.A(next_state_1_sqmuxa_11_Z),
	.B(next_state_0_sqmuxa_1_Z),
	.C(next_state_1_Z[11]),
	.D(next_state_sn_m1_2),
	.Y(next_state_Z[11])
);
defparam \next_state[11] .INIT=16'hF4F0;
// @114:208
  CFG4 \next_state[3]  (
	.A(Communication_Builder_0_Event_RAM_W_Enable_Status),
	.B(next_state_1_sqmuxa_11_Z),
	.C(next_state_sn_m1_2),
	.D(next_state_1_Z[3]),
	.Y(next_state_Z[3])
);
defparam \next_state[3] .INIT=16'hFF20;
// @114:208
  CFG4 \next_state[2]  (
	.A(state_reg_Z[3]),
	.B(next_state_1_sqmuxa_11_Z),
	.C(next_state_sn_m1_2),
	.D(next_state_1_Z[2]),
	.Y(next_state_Z[2])
);
defparam \next_state[2] .INIT=16'hFF20;
// @114:208
  CFG4 \next_state[13]  (
	.A(state_reg_Z[2]),
	.B(next_state_1_sqmuxa_11_Z),
	.C(next_state_sn_m1_2),
	.D(next_state_1_Z[13]),
	.Y(next_state_Z[13])
);
defparam \next_state[13] .INIT=16'hFF20;
// @114:208
  CFG4 \next_state[12]  (
	.A(next_state_1_sqmuxa_11_Z),
	.B(next_state_0_sqmuxa_Z),
	.C(next_state_1_Z[12]),
	.D(next_state_sn_m1_2),
	.Y(next_state_Z[12])
);
defparam \next_state[12] .INIT=16'hF4F0;
// @114:208
  CFG4 \next_state[9]  (
	.A(next_state_sn_m1_2),
	.B(next_state_1_Z[9]),
	.C(next_state_cnst[9]),
	.D(next_state_1_sqmuxa_11_Z),
	.Y(next_state_Z[9])
);
defparam \next_state[9] .INIT=16'hCCEC;
// @114:208
  CFG4 \next_state[5]  (
	.A(next_state_1_sqmuxa_11_Z),
	.B(N_329),
	.C(next_state_1_Z[5]),
	.D(next_state_sn_m1_2),
	.Y(next_state_Z[5])
);
defparam \next_state[5] .INIT=16'hF1F0;
// @114:208
  CFG4 \next_state[4]  (
	.A(next_state_sn_m1_2),
	.B(next_state_1_Z[4]),
	.C(next_state_cnst[4]),
	.D(next_state_1_sqmuxa_11_Z),
	.Y(next_state_Z[4])
);
defparam \next_state[4] .INIT=16'hCCEC;
// @114:831
  CFG4 Frame_Counter_Modulo_1_sqmuxa_i (
	.A(Frame_Counter_Z[5]),
	.B(un8_frame_counter_golt5),
	.C(Communication_Data_Frame_F_sn_N_5_i),
	.D(Frame_Counter_lcry),
	.Y(Frame_Counter_Modulo_1_sqmuxa_i_Z)
);
defparam Frame_Counter_Modulo_1_sqmuxa_i.INIT=16'hB0FF;
// @114:208
  CFG4 \next_state[8]  (
	.A(next_state_sn_m1_2),
	.B(next_state_1_Z[8]),
	.C(next_state_cnst[8]),
	.D(next_state_1_sqmuxa_11_Z),
	.Y(next_state_Z[8])
);
defparam \next_state[8] .INIT=16'hCCEC;
// @114:208
  CFG4 \next_state[1]  (
	.A(next_state_1_sqmuxa_11_Z),
	.B(N_336),
	.C(next_state_1_Z[1]),
	.D(next_state_sn_m1_2),
	.Y(next_state_Z[1])
);
defparam \next_state[1] .INIT=16'hF1F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Communication_Builder */

module Data_Block (
  C_addr_frame,
  C_enable_cmd,
  C_write_data_frame,
  C_write_read,
  Clock,
  Communication_DATA_Ack,
  Communication_Data_Full,
  Reset_N,
  C_busy,
  C_read_data_frame,
  Communication_Data_Enable,
  Communication_Data_Frame,
  Communication_Data_Req,
  Diag_0,
  Diag_1,
  Diag_2,
  Diag_3,
  dff_arst
)
;
input [7:0] C_addr_frame ;
input C_enable_cmd ;
input [15:0] C_write_data_frame ;
input C_write_read ;
input Clock ;
input Communication_DATA_Ack ;
input Communication_Data_Full ;
input Reset_N ;
output C_busy ;
output [15:0] C_read_data_frame ;
output Communication_Data_Enable ;
output [31:0] Communication_Data_Frame ;
output Communication_Data_Req ;
output Diag_0 ;
output Diag_1 ;
output Diag_2 ;
output Diag_3 ;
input dff_arst ;
wire C_enable_cmd ;
wire C_write_read ;
wire Clock ;
wire Communication_DATA_Ack ;
wire Communication_Data_Full ;
wire Reset_N ;
wire C_busy ;
wire Communication_Data_Enable ;
wire Communication_Data_Req ;
wire Diag_0 ;
wire Diag_1 ;
wire Diag_2 ;
wire Diag_3 ;
wire dff_arst ;
wire [9:0] FIFOs_Reader_0_Event_RAM_W_Address;
wire [19:0] FIFOs_Reader_0_Event_RAM_W_Data_Number;
wire [19:0] FIFOs_Reader_0_Event_RAM_W_Data_Size;
wire [17:0] FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR;
wire [9:0] Communication_Builder_0_Event_RAM_R_Address;
wire [7:0] Event_Info_RAM_Block_0_A_DOUT_Event_Status;
wire [19:0] Event_Info_RAM_Block_0_B_DOUT_Event_Number;
wire [19:0] Event_Info_RAM_Block_0_B_DOUT_Event_Size;
wire [17:0] Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR;
wire [7:0] Event_Info_RAM_Block_0_B_DOUT_Event_Status;
wire [11:3] Test_Generator_0_Test_Data_0;
wire [11:0] Test_Generator_0_Test_Data_1;
wire [11:1] Test_Generator_0_Test_Data_2;
wire [11:0] Test_Generator_0_Test_Data_3;
wire [11:0] Trigger_Top_Part_0_TRG_Threshold;
wire [7:0] Input_Data_Part_0_TRG_Detect_Vector;
wire [11:2] Test_Generator_0_Test_Data_4;
wire [11:0] Test_Generator_0_Test_Data_5;
wire [11:1] Test_Generator_0_Test_Data_6;
wire [11:0] Test_Generator_0_Test_Data_7;
wire [15:0] FIFOs_Reader_0_Sample_RAM_W_Address;
wire [59:0] FIFOs_Reader_0_Sample_RAM_W_Data;
wire [15:0] Communication_Builder_0_Sample_RAM_R_Address;
wire [1:0] Communication_Builder_0_Sample_RAM_R_Block_Address;
wire [59:0] Sample_RAM_Block_0_B_Output_Data;
wire [1:1] FIFOs_Reader_0_state_reg;
wire [1:0] Trigger_Top_Part_0_COREFIFO_C5_0_COREFIFO_C5_0_fwft_Q;
wire [11:0] Input_Data_Part_1_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q;
wire [11:0] Input_Data_Part_1_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q;
wire [11:0] Input_Data_Part_1_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q;
wire [11:0] Input_Data_Part_1_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q;
wire [11:0] Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q;
wire [11:0] Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q_r;
wire [11:0] Input_Data_Part_0_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q;
wire [11:0] Input_Data_Part_0_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q_r;
wire [11:0] Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q;
wire [11:0] Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q_r;
wire [11:0] Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q;
wire [11:0] Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q_r;
wire [1:0] FIFOs_Reader_0_Sample_RAM_W_Block_Address;
wire Trigger_Top_Part_0_ALL_FIFO_Enable ;
wire GND ;
wire VCC ;
wire REG_Test_Generator_Enable ;
wire Trigger_Top_Part_0_EMPTY ;
wire Communication_Builder_0_Event_RAM_W_Enable_Status ;
wire FIFOs_Reader_0_Event_FIFO_R_Enable ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Number ;
wire FIFOs_Reader_0_Event_RAM_W_Enable_Size ;
wire Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_genblk16_fifo_corefifo_sync_scntr_sc_r_fwft_cmb ;
wire Input_Data_Part_1_RE_i_1 ;
wire FIFOs_Reader_0_N_122_i ;
wire FIFOs_Reader_0_N_126_i ;
wire N_4109 ;
wire N_4110 ;
wire N_4111 ;
wire N_4112 ;
wire N_4113 ;
wire N_4144 ;
wire N_4145 ;
wire N_4146 ;
wire N_4147 ;
wire N_4148 ;
wire N_4341 ;
wire N_4342 ;
wire N_4343 ;
wire N_4344 ;
wire N_4345 ;
wire N_4346 ;
wire N_4347 ;
wire N_4348 ;
wire N_4349 ;
wire N_4350 ;
wire N_4351 ;
wire N_4352 ;
wire N_4353 ;
wire N_4354 ;
wire N_4355 ;
wire N_4356 ;
wire N_4357 ;
wire N_4358 ;
wire N_4359 ;
wire N_4360 ;
wire N_4361 ;
wire N_4362 ;
wire N_4363 ;
wire N_4364 ;
wire N_4365 ;
wire N_4366 ;
wire N_4367 ;
wire N_4368 ;
wire N_4369 ;
wire N_4370 ;
wire N_4371 ;
wire N_4372 ;
wire N_4373 ;
wire N_4374 ;
wire N_4375 ;
wire N_4376 ;
wire N_4377 ;
wire N_4378 ;
wire N_4379 ;
wire N_4380 ;
wire N_4381 ;
wire N_4382 ;
wire N_4383 ;
wire N_4384 ;
wire N_4385 ;
wire N_4386 ;
wire N_4387 ;
wire N_4388 ;
wire N_4389 ;
wire N_4390 ;
wire N_4391 ;
wire N_4392 ;
wire N_4393 ;
wire N_4394 ;
wire N_4395 ;
wire N_4396 ;
wire N_4397 ;
wire N_4398 ;
// @66:209
  Event_Info_RAM_Block Event_Info_RAM_Block_0 (
	.Event_Info_RAM_Block_0_B_DOUT_Event_Status(Event_Info_RAM_Block_0_B_DOUT_Event_Status[7:0]),
	.Event_Info_RAM_Block_0_A_DOUT_Event_Status(Event_Info_RAM_Block_0_A_DOUT_Event_Status[7:0]),
	.Event_Info_RAM_Block_0_B_DOUT_Event_Size(Event_Info_RAM_Block_0_B_DOUT_Event_Size[19:0]),
	.FIFOs_Reader_0_Event_RAM_W_Data_Size(FIFOs_Reader_0_Event_RAM_W_Data_Size[19:0]),
	.Event_Info_RAM_Block_0_B_DOUT_Event_Number(Event_Info_RAM_Block_0_B_DOUT_Event_Number[19:0]),
	.FIFOs_Reader_0_Event_RAM_W_Data_Number(FIFOs_Reader_0_Event_RAM_W_Data_Number[19:0]),
	.Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[17:0]),
	.Communication_Builder_0_Event_RAM_R_Address(Communication_Builder_0_Event_RAM_R_Address[9:0]),
	.FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[17:0]),
	.FIFOs_Reader_0_Event_RAM_W_Address(FIFOs_Reader_0_Event_RAM_W_Address[9:0]),
	.Communication_Builder_0_Event_RAM_W_Enable_Status(Communication_Builder_0_Event_RAM_W_Enable_Status),
	.N_126_i(FIFOs_Reader_0_N_126_i),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Number(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.Clock(Clock)
);
// @66:269
  Input_Data_Part_1 Input_Data_Part_0 (
	.Input_Data_Part_0_TRG_Detect_Vector(Input_Data_Part_0_TRG_Detect_Vector[3:0]),
	.Test_Generator_0_Test_Data_0(Test_Generator_0_Test_Data_0[11:3]),
	.Test_Generator_0_Test_Data_1({Test_Generator_0_Test_Data_1[11:3], N_4110, N_4109, Test_Generator_0_Test_Data_1[0]}),
	.Test_Generator_0_Test_Data_2({Test_Generator_0_Test_Data_2[11:3], N_4111, Test_Generator_0_Test_Data_2[1]}),
	.Test_Generator_0_Test_Data_3({Test_Generator_0_Test_Data_3[11:3], N_4113, N_4112, Test_Generator_0_Test_Data_3[0]}),
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.fwft_Q_2(Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[11:0]),
	.fwft_Q_r_2(Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q_r[11:0]),
	.fwft_Q_1(Input_Data_Part_0_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q[11:0]),
	.fwft_Q_r_1(Input_Data_Part_0_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q_r[11:0]),
	.fwft_Q_0(Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[11:0]),
	.fwft_Q_r_0(Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q_r[11:0]),
	.state_reg_0(FIFOs_Reader_0_state_reg[1]),
	.fwft_Q(Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[11:0]),
	.fwft_Q_r(Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q_r[11:0]),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.sc_r_fwft_cmb(Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_genblk16_fifo_corefifo_sync_scntr_sc_r_fwft_cmb),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @66:297
  Input_Data_Part_0 Input_Data_Part_1 (
	.Input_Data_Part_0_TRG_Detect_Vector(Input_Data_Part_0_TRG_Detect_Vector[7:4]),
	.Test_Generator_0_Test_Data_4(Test_Generator_0_Test_Data_4[11:2]),
	.Test_Generator_0_Test_Data_5({Test_Generator_0_Test_Data_5[11:3], N_4145, N_4144, Test_Generator_0_Test_Data_5[0]}),
	.Test_Generator_0_Test_Data_6({Test_Generator_0_Test_Data_6[11:3], N_4146, Test_Generator_0_Test_Data_6[1]}),
	.Test_Generator_0_Test_Data_7({Test_Generator_0_Test_Data_7[11:3], N_4148, N_4147, Test_Generator_0_Test_Data_7[0]}),
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.fwft_Q_2(Input_Data_Part_1_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[11:0]),
	.fwft_Q_1(Input_Data_Part_1_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q[11:0]),
	.fwft_Q_0(Input_Data_Part_1_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[11:0]),
	.fwft_Q(Input_Data_Part_1_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[11:0]),
	.state_reg_0(FIFOs_Reader_0_state_reg[1]),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.RE_i_1(Input_Data_Part_1_RE_i_1),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @66:325
  Sample_RAM_Block Sample_RAM_Block_0 (
	.FIFOs_Reader_0_Sample_RAM_W_Block_Address(FIFOs_Reader_0_Sample_RAM_W_Block_Address[1:0]),
	.Sample_RAM_Block_0_B_Output_Data({Sample_RAM_Block_0_B_Output_Data[59:48], N_4352, N_4351, N_4350, N_4349, Sample_RAM_Block_0_B_Output_Data[43:32], N_4348, N_4347, N_4346, N_4345, Sample_RAM_Block_0_B_Output_Data[27:16], N_4344, N_4343, N_4342, N_4341, Sample_RAM_Block_0_B_Output_Data[11:0]}),
	.FIFOs_Reader_0_Sample_RAM_W_Data({FIFOs_Reader_0_Sample_RAM_W_Data[59:48], N_4364, N_4363, N_4362, N_4361, FIFOs_Reader_0_Sample_RAM_W_Data[43:32], N_4360, N_4359, N_4358, N_4357, FIFOs_Reader_0_Sample_RAM_W_Data[27:16], N_4356, N_4355, N_4354, N_4353, FIFOs_Reader_0_Sample_RAM_W_Data[11:0]}),
	.Communication_Builder_0_Sample_RAM_R_Address(Communication_Builder_0_Sample_RAM_R_Address[15:0]),
	.FIFOs_Reader_0_Sample_RAM_W_Address(FIFOs_Reader_0_Sample_RAM_W_Address[15:0]),
	.Communication_Builder_0_Sample_RAM_R_Block_Address(Communication_Builder_0_Sample_RAM_R_Block_Address[1:0]),
	.N_122_i(FIFOs_Reader_0_N_122_i),
	.Clock(Clock)
);
// @66:356
  Trigger_Top_Part Trigger_Top_Part_0 (
	.state_reg_i_0(C_busy),
	.Trigger_Top_Part_0_TRG_Threshold(Trigger_Top_Part_0_TRG_Threshold[11:0]),
	.C_write_data_frame(C_write_data_frame[15:0]),
	.C_read_data_frame(C_read_data_frame[15:0]),
	.C_addr_frame(C_addr_frame[7:0]),
	.Input_Data_Part_0_TRG_Detect_Vector(Input_Data_Part_0_TRG_Detect_Vector[7:0]),
	.fwft_Q(Trigger_Top_Part_0_COREFIFO_C5_0_COREFIFO_C5_0_fwft_Q[1:0]),
	.REG_Test_Generator_Enable(REG_Test_Generator_Enable),
	.C_enable_cmd(C_enable_cmd),
	.C_write_read(C_write_read),
	.Reset_N(Reset_N),
	.Trigger_Top_Part_0_ALL_FIFO_Enable(Trigger_Top_Part_0_ALL_FIFO_Enable),
	.Trigger_Top_Part_0_EMPTY(Trigger_Top_Part_0_EMPTY),
	.FIFOs_Reader_0_Event_FIFO_R_Enable(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @66:339
  Test_Generator Test_Generator_0 (
	.Test_Generator_0_Test_Data_0(Test_Generator_0_Test_Data_0[11:3]),
	.Test_Generator_0_Test_Data_1({Test_Generator_0_Test_Data_1[11:3], N_4366, N_4365, Test_Generator_0_Test_Data_1[0]}),
	.Test_Generator_0_Test_Data_2({Test_Generator_0_Test_Data_2[11:3], N_4367, Test_Generator_0_Test_Data_2[1]}),
	.Test_Generator_0_Test_Data_4(Test_Generator_0_Test_Data_4[11:2]),
	.Test_Generator_0_Test_Data_3({Test_Generator_0_Test_Data_3[11:3], N_4369, N_4368, Test_Generator_0_Test_Data_3[0]}),
	.Test_Generator_0_Test_Data_5({Test_Generator_0_Test_Data_5[11:3], N_4371, N_4370, Test_Generator_0_Test_Data_5[0]}),
	.Test_Generator_0_Test_Data_6({Test_Generator_0_Test_Data_6[11:3], N_4372, Test_Generator_0_Test_Data_6[1]}),
	.Test_Generator_0_Test_Data_7({Test_Generator_0_Test_Data_7[11:3], N_4374, N_4373, Test_Generator_0_Test_Data_7[0]}),
	.Clock(Clock),
	.dff_arst(dff_arst),
	.REG_Test_Generator_Enable(REG_Test_Generator_Enable)
);
// @66:233
  FIFOs_Reader FIFOs_Reader_0 (
	.FIFOs_Reader_0_Sample_RAM_W_Data({FIFOs_Reader_0_Sample_RAM_W_Data[59:48], N_4386, N_4385, N_4384, N_4383, FIFOs_Reader_0_Sample_RAM_W_Data[43:32], N_4382, N_4381, N_4380, N_4379, FIFOs_Reader_0_Sample_RAM_W_Data[27:16], N_4378, N_4377, N_4376, N_4375, FIFOs_Reader_0_Sample_RAM_W_Data[11:0]}),
	.fwft_Q_6({Input_Data_Part_1_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[11:10], Input_Data_Part_1_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[9], Input_Data_Part_1_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[8], Input_Data_Part_1_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[7], Input_Data_Part_1_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[6:5], Input_Data_Part_1_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[4], Input_Data_Part_1_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[3], Input_Data_Part_1_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[2], Input_Data_Part_1_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[1], Input_Data_Part_1_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[0]}),
	.fwft_Q_7({Input_Data_Part_1_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[1], Input_Data_Part_1_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[0]}),
	.fwft_Q_5({Input_Data_Part_1_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[11:10], Input_Data_Part_1_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[9], Input_Data_Part_1_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[8], Input_Data_Part_1_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[7], Input_Data_Part_1_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q[6], Input_Data_Part_1_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[5], Input_Data_Part_1_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q[4:3], Input_Data_Part_1_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[2], Input_Data_Part_1_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[1], Input_Data_Part_1_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q[0]}),
	.fwft_Q_4({Input_Data_Part_1_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q[11:10], Input_Data_Part_1_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[9], Input_Data_Part_1_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[8], Input_Data_Part_1_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[7], Input_Data_Part_1_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[6], Input_Data_Part_1_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q[5], Input_Data_Part_1_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[4:3], Input_Data_Part_1_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q[2:1], Input_Data_Part_1_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[0]}),
	.fwft_Q_3({Input_Data_Part_1_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[11:10], Input_Data_Part_1_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q[9:7], Input_Data_Part_1_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[6], Input_Data_Part_1_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[5], Input_Data_Part_1_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[4], Input_Data_Part_1_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[3], Input_Data_Part_1_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[2], Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[1], Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[0]}),
	.Event_Info_RAM_Block_0_A_DOUT_Event_Status(Event_Info_RAM_Block_0_A_DOUT_Event_Status[7:0]),
	.fwft_Q_2({Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[11:10], Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[9], Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[8], Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[7], Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[6:5], Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[4], Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[3], Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[2], Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[1], Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[0]}),
	.fwft_Q_r_2({Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q_r[11:10], Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q_r[9], Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q_r[8], Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q_r[7], Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q_r[6:5], Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q_r[4], Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q_r[3], Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q_r[2], Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q_r[1], Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q_r[0]}),
	.fwft_Q_1({Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[11:10], Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[9], Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[8], Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[7], Input_Data_Part_0_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q[6], Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[5], Input_Data_Part_0_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q[4:3], Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[2], Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[1], Input_Data_Part_0_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q[0]}),
	.fwft_Q_r_1({Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q_r[11:10], Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q_r[9], Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q_r[8], Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q_r[7], Input_Data_Part_0_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q_r[6], Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q_r[5], Input_Data_Part_0_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q_r[4:3], Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q_r[2], Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q_r[1], Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q_r[0]}),
	.fwft_Q_0({Input_Data_Part_0_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q[11:10], Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[9], Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[8], Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[7], Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[6], Input_Data_Part_0_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q[5], Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[4:3], Input_Data_Part_0_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q[2:1], Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[0]}),
	.fwft_Q_r_0({Input_Data_Part_0_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q_r[11:10], Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q_r[9], Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q_r[8], Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q_r[7], Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q_r[6], Input_Data_Part_0_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q_r[5], Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q_r[4:3], Input_Data_Part_0_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q_r[2], Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q_r[1], Input_Data_Part_0_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q_r[0]}),
	.fwft_Q_r({Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q_r[11:10], Input_Data_Part_0_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q_r[9:7], Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q_r[6], Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q_r[5], Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q_r[4], Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q_r[3], Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q_r[2], Input_Data_Part_0_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q_r[1], Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q_r[0]}),
	.fwft_Q({Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[11:10], Input_Data_Part_0_COREFIFO_C4_0_1_COREFIFO_C4_0_fwft_Q[9:7], Input_Data_Part_0_COREFIFO_C4_0_2_COREFIFO_C4_0_fwft_Q[6], Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[5], Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[4], Input_Data_Part_0_COREFIFO_C4_0_0_COREFIFO_C4_0_fwft_Q[3], Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_fwft_Q[2], Trigger_Top_Part_0_COREFIFO_C5_0_COREFIFO_C5_0_fwft_Q[1:0]}),
	.FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR(FIFOs_Reader_0_Event_RAM_W_Data_Start_ADDR[17:0]),
	.FIFOs_Reader_0_Event_RAM_W_Data_Number(FIFOs_Reader_0_Event_RAM_W_Data_Number[19:0]),
	.FIFOs_Reader_0_Event_RAM_W_Data_Size(FIFOs_Reader_0_Event_RAM_W_Data_Size[19:0]),
	.state_reg_0(FIFOs_Reader_0_state_reg[1]),
	.FIFOs_Reader_0_Sample_RAM_W_Address(FIFOs_Reader_0_Sample_RAM_W_Address[15:0]),
	.FIFOs_Reader_0_Sample_RAM_W_Block_Address(FIFOs_Reader_0_Sample_RAM_W_Block_Address[1:0]),
	.FIFOs_Reader_0_Event_RAM_W_Address(FIFOs_Reader_0_Event_RAM_W_Address[9:0]),
	.N_126_i(FIFOs_Reader_0_N_126_i),
	.Trigger_Top_Part_0_EMPTY(Trigger_Top_Part_0_EMPTY),
	.RE_i_1(Input_Data_Part_1_RE_i_1),
	.FIFOs_Reader_0_Event_FIFO_R_Enable(FIFOs_Reader_0_Event_FIFO_R_Enable),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Number(FIFOs_Reader_0_Event_RAM_W_Enable_Number),
	.sc_r_fwft_cmb(Input_Data_Part_0_COREFIFO_C4_0_COREFIFO_C4_0_genblk16_fifo_corefifo_sync_scntr_sc_r_fwft_cmb),
	.N_122_i(FIFOs_Reader_0_N_122_i),
	.FIFOs_Reader_0_Event_RAM_W_Enable_Size(FIFOs_Reader_0_Event_RAM_W_Enable_Size),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
// @66:182
  Communication_Builder Communication_Builder_0 (
	.Event_Info_RAM_Block_0_B_DOUT_Event_Status(Event_Info_RAM_Block_0_B_DOUT_Event_Status[7:0]),
	.Communication_Data_Frame(Communication_Data_Frame[30:0]),
	.Sample_RAM_Block_0_B_Output_Data({Sample_RAM_Block_0_B_Output_Data[59:48], N_4398, N_4397, N_4396, N_4395, Sample_RAM_Block_0_B_Output_Data[43:32], N_4394, N_4393, N_4392, N_4391, Sample_RAM_Block_0_B_Output_Data[27:16], N_4390, N_4389, N_4388, N_4387, Sample_RAM_Block_0_B_Output_Data[11:0]}),
	.Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR(Event_Info_RAM_Block_0_B_DOUT_Event_Start_ADDR[17:0]),
	.Event_Info_RAM_Block_0_B_DOUT_Event_Number(Event_Info_RAM_Block_0_B_DOUT_Event_Number[19:0]),
	.Event_Info_RAM_Block_0_B_DOUT_Event_Size(Event_Info_RAM_Block_0_B_DOUT_Event_Size[19:0]),
	.Communication_Builder_0_Sample_RAM_R_Address(Communication_Builder_0_Sample_RAM_R_Address[15:0]),
	.Communication_Builder_0_Sample_RAM_R_Block_Address(Communication_Builder_0_Sample_RAM_R_Block_Address[1:0]),
	.Communication_Builder_0_Event_RAM_R_Address(Communication_Builder_0_Event_RAM_R_Address[9:0]),
	.Communication_DATA_Ack(Communication_DATA_Ack),
	.Communication_Data_Full(Communication_Data_Full),
	.Communication_Builder_0_Event_RAM_W_Enable_Status(Communication_Builder_0_Event_RAM_W_Enable_Status),
	.Communication_Data_Req_1z(Communication_Data_Req),
	.Communication_Data_Enable_1z(Communication_Data_Enable),
	.Clock(Clock),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign Communication_Data_Frame[31] = GND;
assign Diag_0 = GND;
assign Diag_1 = GND;
assign Diag_2 = GND;
assign Diag_3 = GND;
endmodule /* Data_Block */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2 (
  wptr_bin_sync_0,
  wptr_gray,
  wptr_gray_sync,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1
)
;
output wptr_bin_sync_0 ;
input [10:0] wptr_gray ;
output [9:0] wptr_gray_sync ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
wire wptr_bin_sync_0 ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire [10:0] shift_reg_Z;
wire VCC ;
wire GND ;
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[5]  (
	.Q(shift_reg_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[4]  (
	.Q(shift_reg_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[3]  (
	.Q(shift_reg_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[2]  (
	.Q(shift_reg_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[1]  (
	.Q(shift_reg_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[0]  (
	.Q(shift_reg_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][9]  (
	.Q(wptr_gray_sync[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][8]  (
	.Q(wptr_gray_sync[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][7]  (
	.Q(wptr_gray_sync[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][6]  (
	.Q(wptr_gray_sync[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][5]  (
	.Q(wptr_gray_sync[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][4]  (
	.Q(wptr_gray_sync[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][3]  (
	.Q(wptr_gray_sync[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][2]  (
	.Q(wptr_gray_sync[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][1]  (
	.Q(wptr_gray_sync[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][0]  (
	.Q(wptr_gray_sync[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[10]  (
	.Q(shift_reg_Z[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[9]  (
	.Q(shift_reg_Z[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[8]  (
	.Q(shift_reg_Z[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[7]  (
	.Q(shift_reg_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[6]  (
	.Q(shift_reg_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][10]  (
	.Q(wptr_bin_sync_0),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0 (
  wptr_bin_sync,
  wptr_gray_sync
)
;
inout [10:0] wptr_bin_sync /* synthesis syn_tristate = 1 */ ;
input [9:0] wptr_gray_sync ;
wire GND ;
wire VCC ;
// @70:74
  CFG4 \bin_out_11_0_a2[1]  (
	.A(wptr_gray_sync[3]),
	.B(wptr_bin_sync[4]),
	.C(wptr_gray_sync[2]),
	.D(wptr_gray_sync[1]),
	.Y(wptr_bin_sync[1])
);
defparam \bin_out_11_0_a2[1] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_10_0_a2[2]  (
	.A(wptr_gray_sync[2]),
	.B(wptr_gray_sync[3]),
	.C(wptr_bin_sync[4]),
	.Y(wptr_bin_sync[2])
);
defparam \bin_out_10_0_a2[2] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_8_0_a2[4]  (
	.A(wptr_gray_sync[6]),
	.B(wptr_bin_sync[7]),
	.C(wptr_gray_sync[4]),
	.D(wptr_gray_sync[5]),
	.Y(wptr_bin_sync[4])
);
defparam \bin_out_8_0_a2[4] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_7_0_a2[5]  (
	.A(wptr_gray_sync[5]),
	.B(wptr_gray_sync[6]),
	.C(wptr_bin_sync[7]),
	.Y(wptr_bin_sync[5])
);
defparam \bin_out_7_0_a2[5] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_5_0_a2[7]  (
	.A(wptr_gray_sync[9]),
	.B(wptr_bin_sync[10]),
	.C(wptr_gray_sync[7]),
	.D(wptr_gray_sync[8]),
	.Y(wptr_bin_sync[7])
);
defparam \bin_out_5_0_a2[7] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_4_i_o2[8]  (
	.A(wptr_gray_sync[8]),
	.B(wptr_gray_sync[9]),
	.C(wptr_bin_sync[10]),
	.Y(wptr_bin_sync[8])
);
defparam \bin_out_4_i_o2[8] .INIT=8'h96;
// @70:74
  CFG2 \bin_out_1_1_i_o2[0]  (
	.A(wptr_bin_sync[10]),
	.B(wptr_gray_sync[9]),
	.Y(wptr_bin_sync[9])
);
defparam \bin_out_1_1_i_o2[0] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_6_0_a2[6]  (
	.A(wptr_bin_sync[7]),
	.B(wptr_gray_sync[6]),
	.Y(wptr_bin_sync[6])
);
defparam \bin_out_6_0_a2[6] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_1_9_0_a2[0]  (
	.A(wptr_bin_sync[4]),
	.B(wptr_gray_sync[3]),
	.Y(wptr_bin_sync[3])
);
defparam \bin_out_1_9_0_a2[0] .INIT=4'h6;
// @70:74
  CFG3 \bin_out_1_0_a2[0]  (
	.A(wptr_gray_sync[1]),
	.B(wptr_bin_sync[2]),
	.C(wptr_gray_sync[0]),
	.Y(wptr_bin_sync[0])
);
defparam \bin_out_1_0_a2[0] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2 (
  rptr_gray_sync_fwft,
  rptr_bin_sync_fwft_0,
  rptr_gray_fwft,
  Clock_Reset_0_Main_CLOCK,
  dff_arst
)
;
output [9:0] rptr_gray_sync_fwft ;
output rptr_bin_sync_fwft_0 ;
input [10:0] rptr_gray_fwft ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
wire rptr_bin_sync_fwft_0 ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire [10:0] shift_reg_Z;
wire VCC ;
wire GND ;
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][2]  (
	.Q(rptr_gray_sync_fwft[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][1]  (
	.Q(rptr_gray_sync_fwft[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][0]  (
	.Q(rptr_gray_sync_fwft[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[10]  (
	.Q(shift_reg_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[9]  (
	.Q(shift_reg_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[8]  (
	.Q(shift_reg_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[7]  (
	.Q(shift_reg_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[6]  (
	.Q(shift_reg_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[5]  (
	.Q(shift_reg_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[4]  (
	.Q(shift_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[3]  (
	.Q(shift_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[2]  (
	.Q(shift_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[1]  (
	.Q(shift_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[0]  (
	.Q(shift_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][10]  (
	.Q(rptr_bin_sync_fwft_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][9]  (
	.Q(rptr_gray_sync_fwft[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][8]  (
	.Q(rptr_gray_sync_fwft[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][7]  (
	.Q(rptr_gray_sync_fwft[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][6]  (
	.Q(rptr_gray_sync_fwft[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][5]  (
	.Q(rptr_gray_sync_fwft[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][4]  (
	.Q(rptr_gray_sync_fwft[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][3]  (
	.Q(rptr_gray_sync_fwft[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_0 (
  rptr_bin_sync_fwft,
  rptr_gray_sync_fwft
)
;
inout [10:0] rptr_bin_sync_fwft /* synthesis syn_tristate = 1 */ ;
input [9:0] rptr_gray_sync_fwft ;
wire GND ;
wire VCC ;
// @70:74
  CFG4 \bin_out_11_0_a2[1]  (
	.A(rptr_gray_sync_fwft[3]),
	.B(rptr_bin_sync_fwft[4]),
	.C(rptr_gray_sync_fwft[2]),
	.D(rptr_gray_sync_fwft[1]),
	.Y(rptr_bin_sync_fwft[1])
);
defparam \bin_out_11_0_a2[1] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_10_0_a2[2]  (
	.A(rptr_gray_sync_fwft[2]),
	.B(rptr_gray_sync_fwft[3]),
	.C(rptr_bin_sync_fwft[4]),
	.Y(rptr_bin_sync_fwft[2])
);
defparam \bin_out_10_0_a2[2] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_8_0_a2[4]  (
	.A(rptr_gray_sync_fwft[6]),
	.B(rptr_bin_sync_fwft[7]),
	.C(rptr_gray_sync_fwft[4]),
	.D(rptr_gray_sync_fwft[5]),
	.Y(rptr_bin_sync_fwft[4])
);
defparam \bin_out_8_0_a2[4] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_7_0_a2[5]  (
	.A(rptr_gray_sync_fwft[5]),
	.B(rptr_gray_sync_fwft[6]),
	.C(rptr_bin_sync_fwft[7]),
	.Y(rptr_bin_sync_fwft[5])
);
defparam \bin_out_7_0_a2[5] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_5_0_a2[7]  (
	.A(rptr_gray_sync_fwft[9]),
	.B(rptr_bin_sync_fwft[10]),
	.C(rptr_gray_sync_fwft[7]),
	.D(rptr_gray_sync_fwft[8]),
	.Y(rptr_bin_sync_fwft[7])
);
defparam \bin_out_5_0_a2[7] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_4_i_o2[8]  (
	.A(rptr_gray_sync_fwft[8]),
	.B(rptr_gray_sync_fwft[9]),
	.C(rptr_bin_sync_fwft[10]),
	.Y(rptr_bin_sync_fwft[8])
);
defparam \bin_out_4_i_o2[8] .INIT=8'h96;
// @70:74
  CFG2 \bin_out_1_1_i_o2[0]  (
	.A(rptr_bin_sync_fwft[10]),
	.B(rptr_gray_sync_fwft[9]),
	.Y(rptr_bin_sync_fwft[9])
);
defparam \bin_out_1_1_i_o2[0] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_6_0_a2[6]  (
	.A(rptr_bin_sync_fwft[7]),
	.B(rptr_gray_sync_fwft[6]),
	.Y(rptr_bin_sync_fwft[6])
);
defparam \bin_out_6_0_a2[6] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_1_9_0_a2[0]  (
	.A(rptr_bin_sync_fwft[4]),
	.B(rptr_gray_sync_fwft[3]),
	.Y(rptr_bin_sync_fwft[3])
);
defparam \bin_out_1_9_0_a2[0] .INIT=4'h6;
// @70:74
  CFG3 \bin_out_1_0_a2[0]  (
	.A(rptr_gray_sync_fwft[1]),
	.B(rptr_bin_sync_fwft[2]),
	.C(rptr_gray_sync_fwft[0]),
	.Y(rptr_bin_sync_fwft[0])
);
defparam \bin_out_1_0_a2[0] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_0 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0 (
  state_reg_rep_0,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  Diag_0,
  middle_valid,
  fifo_valid,
  UART_Protocol_0_TX_FIFO_FULL,
  EMPTY1,
  full_r_RNIJ56I_Y,
  Clock_Reset_0_Main_CLOCK,
  dff_arst,
  empty_r_RNI0URL_Y,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1
)
;
input state_reg_rep_0 ;
output [9:0] fifo_MEMWADDR ;
output [9:0] fifo_MEMRADDR ;
input Diag_0 ;
input middle_valid ;
input fifo_valid ;
output UART_Protocol_0_TX_FIFO_FULL ;
output EMPTY1 ;
output full_r_RNIJ56I_Y ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
output empty_r_RNI0URL_Y ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
wire state_reg_rep_0 ;
wire Diag_0 ;
wire middle_valid ;
wire fifo_valid ;
wire UART_Protocol_0_TX_FIFO_FULL ;
wire EMPTY1 ;
wire full_r_RNIJ56I_Y ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire empty_r_RNI0URL_Y ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire [10:0] rptr_s;
wire [9:0] memraddr_r_s;
wire [9:0] memwaddr_r_s;
wire [10:1] rptr;
wire [10:0] wptr_cmb;
wire [10:1] rptr_fwft_cmb;
wire [10:0] rptr_bin_sync2_fwft_Z;
wire [10:0] rptr_bin_sync_fwft;
wire [10:0] rptr_gray_fwft;
wire [9:0] rptr_gray_fwft_3_Z;
wire [10:0] wptr_gray;
wire [9:0] wptr_gray_3_Z;
wire [10:0] wptr_bin_sync2_Z;
wire [10:0] wptr_bin_sync;
wire [0:0] wptr_bin_sync2_RNIJJC71_Y;
wire [10:1] rdiff_bus_Z;
wire [1:1] wptr_bin_sync2_RNI8BTO1_Y;
wire [2:2] wptr_bin_sync2_RNIV4EA2_Y;
wire [3:3] wptr_bin_sync2_RNIO0VR2_Y;
wire [4:4] wptr_bin_sync2_RNIJUFD3_Y;
wire [5:5] wptr_bin_sync2_RNIGU0V3_Y;
wire [6:6] wptr_bin_sync2_RNIF0IG4_Y;
wire [7:7] wptr_bin_sync2_RNIG4325_Y;
wire [8:8] wptr_bin_sync2_RNIJAKJ5_Y;
wire [9:9] wptr_bin_sync2_RNIOI556_Y;
wire [0:0] wptr_RNIT5TJ_Y;
wire [1:1] wptr_RNI87KL_Y;
wire [2:2] wptr_RNIK9BN_Y;
wire [3:3] wptr_RNI1D2P_Y;
wire [4:4] wptr_RNIFHPQ_Y;
wire [5:5] wptr_RNIUMGS_Y;
wire [6:6] wptr_RNIET7U_Y;
wire [7:7] wptr_RNIV4VV_Y;
wire [8:8] wptr_RNIHDM11_Y;
wire [10:10] wptr_RNIVN4C1_FCO;
wire [10:10] wptr_RNIVN4C1_Y;
wire [9:9] wptr_RNI4ND31_Y;
wire [0:0] rptr_fwft_RNI3UQQ_Y;
wire [1:1] rptr_fwft_RNIV6EV_Y;
wire [2:2] rptr_fwft_RNISG141_Y;
wire [3:3] rptr_fwft_RNIQRK81_Y;
wire [4:4] rptr_fwft_RNIP78D1_Y;
wire [5:5] rptr_fwft_RNIPKRH1_Y;
wire [6:6] rptr_fwft_RNIQ2FM1_Y;
wire [7:7] rptr_fwft_RNISH2R1_Y;
wire [8:8] rptr_fwft_RNIV1MV1_Y;
wire [10:10] rptr_fwft_RNIFC4C2_FCO;
wire [10:10] rptr_fwft_RNIFC4C2_Y;
wire [9:9] rptr_fwft_RNI3J942_Y;
wire [8:8] memwaddr_r_RNI3GAU_S;
wire [8:8] memwaddr_r_RNI3GAU_Y;
wire [8:0] memwaddr_r_cry;
wire [0:0] memwaddr_r_RNI5TLV1_Y;
wire [1:1] memwaddr_r_RNI8B113_Y;
wire [2:2] memwaddr_r_RNICQC24_Y;
wire [3:3] memwaddr_r_RNIHAO35_Y;
wire [4:4] memwaddr_r_RNINR356_Y;
wire [5:5] memwaddr_r_RNIUDF67_Y;
wire [6:6] memwaddr_r_RNI61R78_Y;
wire [7:7] memwaddr_r_RNIFL699_Y;
wire [9:9] memwaddr_r_RNO_FCO;
wire [9:9] memwaddr_r_RNO_Y;
wire [8:8] memwaddr_r_RNIPAIAA_Y;
wire [8:8] memraddr_r_RNIHCKT2_S;
wire [8:8] memraddr_r_RNIHCKT2_Y;
wire [8:0] memraddr_r_cry;
wire [0:0] memraddr_r_RNIS8K46_Y;
wire [1:1] memraddr_r_RNI86KB9_Y;
wire [2:2] memraddr_r_RNIL4KIC_Y;
wire [3:3] memraddr_r_RNI34KPF_Y;
wire [4:4] memraddr_r_RNII4K0J_Y;
wire [5:5] memraddr_r_RNI26K7M_Y;
wire [6:6] memraddr_r_RNIJ8KEP_Y;
wire [7:7] memraddr_r_RNI5CKLS_Y;
wire [9:9] memraddr_r_RNO_FCO;
wire [9:9] memraddr_r_RNO_Y;
wire [8:8] memraddr_r_RNIOGKSV_Y;
wire [10:1] rdiff_bus_fwft_Z;
wire [9:1] wdiff_bus_fwft;
wire [9:1] rptr_cry;
wire [9:1] rptr_cry_Y_0;
wire [10:10] rptr_s_FCO_0;
wire [10:10] rptr_s_Y_0;
wire [9:0] wptr_gray_sync;
wire [9:0] rptr_gray_sync_fwft;
wire rdiff_bus ;
wire VCC ;
wire GND ;
wire empty_r_fwft ;
wire emptyi_fwft ;
wire full_r ;
wire full_r_3 ;
wire empty_r_4 ;
wire N_954_i ;
wire almostfulli_2_sqmuxa_i_0_Z ;
wire rptr_fwft_cmb_axb_0 ;
wire rdiff_bus_fwft ;
wire empty_r_fwft_RNI8M7M_Y ;
wire wptr_cmb_axb_4 ;
wire wptr_cmb_axb_3 ;
wire wptr_cmb_axb_2 ;
wire wptr_cmb_axb_1 ;
wire wptr_cmb_axb_0 ;
wire rptr_fwft_cmb_axb_10 ;
wire rptr_fwft_cmb_axb_9 ;
wire rptr_fwft_cmb_axb_8 ;
wire rptr_fwft_cmb_axb_7 ;
wire rptr_fwft_cmb_axb_6 ;
wire rptr_fwft_cmb_axb_5 ;
wire rptr_fwft_cmb_axb_4 ;
wire rptr_fwft_cmb_axb_3 ;
wire rptr_fwft_cmb_axb_2 ;
wire rptr_fwft_cmb_axb_1 ;
wire wptr_cmb_axb_10 ;
wire wptr_cmb_axb_9 ;
wire wptr_cmb_axb_8 ;
wire wptr_cmb_axb_7 ;
wire wptr_cmb_axb_6 ;
wire wptr_cmb_axb_5 ;
wire rdiff_bus_cry_0_cy ;
wire empty_r_RNI0URL_S ;
wire rdiff_bus_cry_0 ;
wire emptyilt10 ;
wire rdiff_bus_cry_1 ;
wire rdiff_bus_cry_2 ;
wire rdiff_bus_cry_3 ;
wire rdiff_bus_cry_4 ;
wire rdiff_bus_cry_5 ;
wire rdiff_bus_cry_6 ;
wire rdiff_bus_cry_7 ;
wire rdiff_bus_cry_8 ;
wire empty_r10_0_a2_0_RNO_FCO_0 ;
wire empty_r10_0_a2_0_RNO_Y_0 ;
wire rdiff_bus_cry_9 ;
wire wptr_cmb_cry_0_cy ;
wire full_r_RNIJ56I_S ;
wire wptr_cmb_cry_0 ;
wire wptr_cmb_cry_1 ;
wire wptr_cmb_cry_2 ;
wire wptr_cmb_cry_3 ;
wire wptr_cmb_cry_4 ;
wire wptr_cmb_cry_5 ;
wire wptr_cmb_cry_6 ;
wire wptr_cmb_cry_7 ;
wire wptr_cmb_cry_8 ;
wire wptr_cmb_cry_9 ;
wire rptr_fwft_cmb_cry_0_cy ;
wire empty_r_fwft_RNI8M7M_S ;
wire rptr_fwft_cmb_cry_0 ;
wire rptr_fwft_cmb_cry_1 ;
wire rptr_fwft_cmb_cry_2 ;
wire rptr_fwft_cmb_cry_3 ;
wire rptr_fwft_cmb_cry_4 ;
wire rptr_fwft_cmb_cry_5 ;
wire rptr_fwft_cmb_cry_6 ;
wire rptr_fwft_cmb_cry_7 ;
wire rptr_fwft_cmb_cry_8 ;
wire rptr_fwft_cmb_cry_9 ;
wire memwaddr_r_cry_cy ;
wire memwaddr_r_0_sqmuxa_1_0_52_a2_i_5 ;
wire memwaddr_r_0_sqmuxa_1_0_52_a2_i_6 ;
wire memraddr_r_cry_cy ;
wire memraddr_r_0_sqmuxa_0_38_a2_i_5 ;
wire memraddr_r_0_sqmuxa_0_38_a2_i_6 ;
wire rdiff_bus_fwft_cry_0_Z ;
wire rdiff_bus_fwft_cry_0_S ;
wire rdiff_bus_fwft_cry_0_Y ;
wire rdiff_bus_fwft_cry_1_Z ;
wire rdiff_bus_fwft_cry_1_Y ;
wire rdiff_bus_fwft_cry_2_Z ;
wire rdiff_bus_fwft_cry_2_Y ;
wire rdiff_bus_fwft_cry_3_Z ;
wire rdiff_bus_fwft_cry_3_Y ;
wire rdiff_bus_fwft_cry_4_Z ;
wire rdiff_bus_fwft_cry_4_Y ;
wire rdiff_bus_fwft_cry_5_Z ;
wire rdiff_bus_fwft_cry_5_Y ;
wire rdiff_bus_fwft_cry_6_Z ;
wire rdiff_bus_fwft_cry_6_Y ;
wire rdiff_bus_fwft_cry_7_Z ;
wire rdiff_bus_fwft_cry_7_Y ;
wire rdiff_bus_fwft_cry_8_Z ;
wire rdiff_bus_fwft_cry_8_Y ;
wire rdiff_bus_fwft_s_10_FCO ;
wire rdiff_bus_fwft_s_10_Y ;
wire rdiff_bus_fwft_cry_9_Z ;
wire rdiff_bus_fwft_cry_9_Y ;
wire wdiff_bus_fwft_cry_0_Z ;
wire wdiff_bus_fwft_cry_0_S ;
wire wdiff_bus_fwft_cry_0_Y ;
wire wdiff_bus_fwft_cry_1_Z ;
wire wdiff_bus_fwft_cry_1_Y ;
wire wdiff_bus_fwft_cry_2_Z ;
wire wdiff_bus_fwft_cry_2_Y ;
wire wdiff_bus_fwft_cry_3_Z ;
wire wdiff_bus_fwft_cry_3_Y ;
wire wdiff_bus_fwft_cry_4_Z ;
wire wdiff_bus_fwft_cry_4_Y ;
wire wdiff_bus_fwft_cry_5_Z ;
wire wdiff_bus_fwft_cry_5_Y ;
wire wdiff_bus_fwft_cry_6_Z ;
wire wdiff_bus_fwft_cry_6_Y ;
wire wdiff_bus_fwft_cry_7_Z ;
wire wdiff_bus_fwft_cry_7_Y ;
wire wdiff_bus_fwft_cry_8_Z ;
wire wdiff_bus_fwft_cry_8_Y ;
wire wdiff_bus_fwft_s_10_FCO ;
wire wdiff_bus_fwft_s_10_Y ;
wire wdiff_bus_fwft_cry_9_Z ;
wire wdiff_bus_fwft_cry_9_Y ;
wire rptr_s_365_FCO ;
wire rptr_s_365_S ;
wire rptr_s_365_Y ;
wire emptyi_fwftlto10_4_Z ;
wire emptyi_fwftlto10_6_Z ;
wire empty_r10_0_a2_0_6 ;
wire empty_r10_0_a2_0_5 ;
wire almostfulli_assert_i_0_o4_3_Z ;
wire N_961_3 ;
wire emptyi_fwftlto10_8_Z ;
wire N_359 ;
wire N_960 ;
wire empty_r_1_sqmuxa ;
wire empty_r9 ;
wire N_3 ;
wire N_2 ;
  CFG1 \genblk10.rptr_RNO[0]  (
	.A(rdiff_bus),
	.Y(rptr_s[0])
);
defparam \genblk10.rptr_RNO[0] .INIT=2'h1;
// @71:840
  SLE \genblk10.memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[9]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[8]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[7]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[6]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[5]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[4]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[3]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[2]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[1]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[0]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[9]),
	.EN(full_r_RNIJ56I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[8]),
	.EN(full_r_RNIJ56I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[7]),
	.EN(full_r_RNIJ56I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[6]),
	.EN(full_r_RNIJ56I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[5]),
	.EN(full_r_RNIJ56I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[4]),
	.EN(full_r_RNIJ56I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[3]),
	.EN(full_r_RNIJ56I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[2]),
	.EN(full_r_RNIJ56I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[1]),
	.EN(full_r_RNIJ56I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[0]),
	.EN(full_r_RNIJ56I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[10]  (
	.Q(rptr[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[10]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[9]  (
	.Q(rptr[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[9]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[8]  (
	.Q(rptr[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[8]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[7]  (
	.Q(rptr[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[7]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[6]  (
	.Q(rptr[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[6]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[5]  (
	.Q(rptr[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[5]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[4]  (
	.Q(rptr[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[4]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[3]  (
	.Q(rptr[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[3]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[2]  (
	.Q(rptr[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[2]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[1]  (
	.Q(rptr[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[1]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[0]  (
	.Q(rdiff_bus),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[0]),
	.EN(empty_r_RNI0URL_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:717
  SLE \genblk10.empty_r_fwft  (
	.Q(empty_r_fwft),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(emptyi_fwft),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:784
  SLE \genblk10.full_r  (
	.Q(full_r),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(full_r_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:717
  SLE \genblk10.empty_r  (
	.Q(EMPTY1),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(empty_r_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:784
  SLE \genblk10.afull_r  (
	.Q(UART_Protocol_0_TX_FIFO_FULL),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_954_i),
	.EN(almostfulli_2_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[0]  (
	.Q(rptr_fwft_cmb_axb_0),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rdiff_bus_fwft),
	.EN(empty_r_fwft_RNI8M7M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[4]  (
	.Q(wptr_cmb_axb_4),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[4]),
	.EN(full_r_RNIJ56I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[3]  (
	.Q(wptr_cmb_axb_3),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[3]),
	.EN(full_r_RNIJ56I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[2]  (
	.Q(wptr_cmb_axb_2),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[2]),
	.EN(full_r_RNIJ56I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[1]  (
	.Q(wptr_cmb_axb_1),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[1]),
	.EN(full_r_RNIJ56I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[0]  (
	.Q(wptr_cmb_axb_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[0]),
	.EN(full_r_RNIJ56I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[10]  (
	.Q(rptr_fwft_cmb_axb_10),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[10]),
	.EN(empty_r_fwft_RNI8M7M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[9]  (
	.Q(rptr_fwft_cmb_axb_9),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[9]),
	.EN(empty_r_fwft_RNI8M7M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[8]  (
	.Q(rptr_fwft_cmb_axb_8),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[8]),
	.EN(empty_r_fwft_RNI8M7M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[7]  (
	.Q(rptr_fwft_cmb_axb_7),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[7]),
	.EN(empty_r_fwft_RNI8M7M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[6]  (
	.Q(rptr_fwft_cmb_axb_6),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[6]),
	.EN(empty_r_fwft_RNI8M7M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[5]  (
	.Q(rptr_fwft_cmb_axb_5),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[5]),
	.EN(empty_r_fwft_RNI8M7M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[4]  (
	.Q(rptr_fwft_cmb_axb_4),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[4]),
	.EN(empty_r_fwft_RNI8M7M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[3]  (
	.Q(rptr_fwft_cmb_axb_3),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[3]),
	.EN(empty_r_fwft_RNI8M7M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[2]  (
	.Q(rptr_fwft_cmb_axb_2),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[2]),
	.EN(empty_r_fwft_RNI8M7M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[1]  (
	.Q(rptr_fwft_cmb_axb_1),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[1]),
	.EN(empty_r_fwft_RNI8M7M_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[8]  (
	.Q(rptr_bin_sync2_fwft_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[7]  (
	.Q(rptr_bin_sync2_fwft_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[6]  (
	.Q(rptr_bin_sync2_fwft_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[5]  (
	.Q(rptr_bin_sync2_fwft_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[4]  (
	.Q(rptr_bin_sync2_fwft_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[3]  (
	.Q(rptr_bin_sync2_fwft_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[2]  (
	.Q(rptr_bin_sync2_fwft_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[1]  (
	.Q(rptr_bin_sync2_fwft_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[0]  (
	.Q(rptr_bin_sync2_fwft_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[10]  (
	.Q(wptr_cmb_axb_10),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[10]),
	.EN(full_r_RNIJ56I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[9]  (
	.Q(wptr_cmb_axb_9),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[9]),
	.EN(full_r_RNIJ56I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[8]  (
	.Q(wptr_cmb_axb_8),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[8]),
	.EN(full_r_RNIJ56I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[7]  (
	.Q(wptr_cmb_axb_7),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[7]),
	.EN(full_r_RNIJ56I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[6]  (
	.Q(wptr_cmb_axb_6),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[6]),
	.EN(full_r_RNIJ56I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[5]  (
	.Q(wptr_cmb_axb_5),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[5]),
	.EN(full_r_RNIJ56I_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[1]  (
	.Q(rptr_gray_fwft[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[0]  (
	.Q(rptr_gray_fwft[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[10]  (
	.Q(wptr_gray[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb_axb_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[9]  (
	.Q(wptr_gray[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[8]  (
	.Q(wptr_gray[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[7]  (
	.Q(wptr_gray[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[6]  (
	.Q(wptr_gray[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[5]  (
	.Q(wptr_gray[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[4]  (
	.Q(wptr_gray[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[3]  (
	.Q(wptr_gray[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[2]  (
	.Q(wptr_gray[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[1]  (
	.Q(wptr_gray[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[0]  (
	.Q(wptr_gray[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[10]  (
	.Q(rptr_bin_sync2_fwft_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[9]  (
	.Q(rptr_bin_sync2_fwft_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[10]  (
	.Q(rptr_gray_fwft[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb_axb_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[9]  (
	.Q(rptr_gray_fwft[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[8]  (
	.Q(rptr_gray_fwft[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[7]  (
	.Q(rptr_gray_fwft[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[6]  (
	.Q(rptr_gray_fwft[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[5]  (
	.Q(rptr_gray_fwft[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[4]  (
	.Q(rptr_gray_fwft[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[3]  (
	.Q(rptr_gray_fwft[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[2]  (
	.Q(rptr_gray_fwft[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[6]  (
	.Q(wptr_bin_sync2_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[5]  (
	.Q(wptr_bin_sync2_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[4]  (
	.Q(wptr_bin_sync2_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[3]  (
	.Q(wptr_bin_sync2_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[2]  (
	.Q(wptr_bin_sync2_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[1]  (
	.Q(wptr_bin_sync2_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[0]  (
	.Q(wptr_bin_sync2_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[10]  (
	.Q(wptr_bin_sync2_Z[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[9]  (
	.Q(wptr_bin_sync2_Z[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[8]  (
	.Q(wptr_bin_sync2_Z[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[7]  (
	.Q(wptr_bin_sync2_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1046
  ARI1 \genblk10.empty_r_RNI0URL  (
	.FCO(rdiff_bus_cry_0_cy),
	.S(empty_r_RNI0URL_S),
	.Y(empty_r_RNI0URL_Y),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.empty_r_RNI0URL .INIT=20'h41500;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIJJC71[0]  (
	.FCO(rdiff_bus_cry_0),
	.S(emptyilt10),
	.Y(wptr_bin_sync2_RNIJJC71_Y[0]),
	.B(wptr_bin_sync2_Z[0]),
	.C(GND),
	.D(GND),
	.A(rdiff_bus),
	.FCI(rdiff_bus_cry_0_cy)
);
defparam \wptr_bin_sync2_RNIJJC71[0] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNI8BTO1[1]  (
	.FCO(rdiff_bus_cry_1),
	.S(rdiff_bus_Z[1]),
	.Y(wptr_bin_sync2_RNI8BTO1_Y[1]),
	.B(wptr_bin_sync2_Z[1]),
	.C(GND),
	.D(GND),
	.A(rptr[1]),
	.FCI(rdiff_bus_cry_0)
);
defparam \wptr_bin_sync2_RNI8BTO1[1] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIV4EA2[2]  (
	.FCO(rdiff_bus_cry_2),
	.S(rdiff_bus_Z[2]),
	.Y(wptr_bin_sync2_RNIV4EA2_Y[2]),
	.B(wptr_bin_sync2_Z[2]),
	.C(GND),
	.D(GND),
	.A(rptr[2]),
	.FCI(rdiff_bus_cry_1)
);
defparam \wptr_bin_sync2_RNIV4EA2[2] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIO0VR2[3]  (
	.FCO(rdiff_bus_cry_3),
	.S(rdiff_bus_Z[3]),
	.Y(wptr_bin_sync2_RNIO0VR2_Y[3]),
	.B(wptr_bin_sync2_Z[3]),
	.C(GND),
	.D(GND),
	.A(rptr[3]),
	.FCI(rdiff_bus_cry_2)
);
defparam \wptr_bin_sync2_RNIO0VR2[3] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIJUFD3[4]  (
	.FCO(rdiff_bus_cry_4),
	.S(rdiff_bus_Z[4]),
	.Y(wptr_bin_sync2_RNIJUFD3_Y[4]),
	.B(wptr_bin_sync2_Z[4]),
	.C(GND),
	.D(GND),
	.A(rptr[4]),
	.FCI(rdiff_bus_cry_3)
);
defparam \wptr_bin_sync2_RNIJUFD3[4] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIGU0V3[5]  (
	.FCO(rdiff_bus_cry_5),
	.S(rdiff_bus_Z[5]),
	.Y(wptr_bin_sync2_RNIGU0V3_Y[5]),
	.B(wptr_bin_sync2_Z[5]),
	.C(GND),
	.D(GND),
	.A(rptr[5]),
	.FCI(rdiff_bus_cry_4)
);
defparam \wptr_bin_sync2_RNIGU0V3[5] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIF0IG4[6]  (
	.FCO(rdiff_bus_cry_6),
	.S(rdiff_bus_Z[6]),
	.Y(wptr_bin_sync2_RNIF0IG4_Y[6]),
	.B(wptr_bin_sync2_Z[6]),
	.C(GND),
	.D(GND),
	.A(rptr[6]),
	.FCI(rdiff_bus_cry_5)
);
defparam \wptr_bin_sync2_RNIF0IG4[6] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIG4325[7]  (
	.FCO(rdiff_bus_cry_7),
	.S(rdiff_bus_Z[7]),
	.Y(wptr_bin_sync2_RNIG4325_Y[7]),
	.B(wptr_bin_sync2_Z[7]),
	.C(GND),
	.D(GND),
	.A(rptr[7]),
	.FCI(rdiff_bus_cry_6)
);
defparam \wptr_bin_sync2_RNIG4325[7] .INIT=20'h5AA55;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIJAKJ5[8]  (
	.FCO(rdiff_bus_cry_8),
	.S(rdiff_bus_Z[8]),
	.Y(wptr_bin_sync2_RNIJAKJ5_Y[8]),
	.B(wptr_bin_sync2_Z[8]),
	.C(GND),
	.D(GND),
	.A(rptr[8]),
	.FCI(rdiff_bus_cry_7)
);
defparam \wptr_bin_sync2_RNIJAKJ5[8] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.empty_r10_0_a2_0_RNO  (
	.FCO(empty_r10_0_a2_0_RNO_FCO_0),
	.S(rdiff_bus_Z[10]),
	.Y(empty_r10_0_a2_0_RNO_Y_0),
	.B(rptr[10]),
	.C(wptr_bin_sync2_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(rdiff_bus_cry_9)
);
defparam \genblk10.empty_r10_0_a2_0_RNO .INIT=20'h49900;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIOI556[9]  (
	.FCO(rdiff_bus_cry_9),
	.S(rdiff_bus_Z[9]),
	.Y(wptr_bin_sync2_RNIOI556_Y[9]),
	.B(wptr_bin_sync2_Z[9]),
	.C(GND),
	.D(GND),
	.A(rptr[9]),
	.FCI(rdiff_bus_cry_8)
);
defparam \wptr_bin_sync2_RNIOI556[9] .INIT=20'h5AA55;
// @71:823
  ARI1 \genblk10.full_r_RNIJ56I  (
	.FCO(wptr_cmb_cry_0_cy),
	.S(full_r_RNIJ56I_S),
	.Y(full_r_RNIJ56I_Y),
	.B(full_r),
	.C(Diag_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.full_r_RNIJ56I .INIT=20'h44400;
// @71:823
  ARI1 \genblk10.wptr_RNIT5TJ[0]  (
	.FCO(wptr_cmb_cry_0),
	.S(wptr_cmb[0]),
	.Y(wptr_RNIT5TJ_Y[0]),
	.B(wptr_cmb_axb_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_0_cy)
);
defparam \genblk10.wptr_RNIT5TJ[0] .INIT=20'h4AA00;
// @71:823
  ARI1 \genblk10.wptr_RNI87KL[1]  (
	.FCO(wptr_cmb_cry_1),
	.S(wptr_cmb[1]),
	.Y(wptr_RNI87KL_Y[1]),
	.B(wptr_cmb_axb_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_0)
);
defparam \genblk10.wptr_RNI87KL[1] .INIT=20'h4AA00;
// @71:823
  ARI1 \genblk10.wptr_RNIK9BN[2]  (
	.FCO(wptr_cmb_cry_2),
	.S(wptr_cmb[2]),
	.Y(wptr_RNIK9BN_Y[2]),
	.B(wptr_cmb_axb_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_1)
);
defparam \genblk10.wptr_RNIK9BN[2] .INIT=20'h4AA00;
// @71:823
  ARI1 \genblk10.wptr_RNI1D2P[3]  (
	.FCO(wptr_cmb_cry_3),
	.S(wptr_cmb[3]),
	.Y(wptr_RNI1D2P_Y[3]),
	.B(wptr_cmb_axb_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_2)
);
defparam \genblk10.wptr_RNI1D2P[3] .INIT=20'h4AA00;
// @71:823
  ARI1 \genblk10.wptr_RNIFHPQ[4]  (
	.FCO(wptr_cmb_cry_4),
	.S(wptr_cmb[4]),
	.Y(wptr_RNIFHPQ_Y[4]),
	.B(wptr_cmb_axb_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_3)
);
defparam \genblk10.wptr_RNIFHPQ[4] .INIT=20'h4AA00;
// @71:823
  ARI1 \genblk10.wptr_RNIUMGS[5]  (
	.FCO(wptr_cmb_cry_5),
	.S(wptr_cmb[5]),
	.Y(wptr_RNIUMGS_Y[5]),
	.B(wptr_cmb_axb_5),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_4)
);
defparam \genblk10.wptr_RNIUMGS[5] .INIT=20'h4AA00;
// @71:823
  ARI1 \genblk10.wptr_RNIET7U[6]  (
	.FCO(wptr_cmb_cry_6),
	.S(wptr_cmb[6]),
	.Y(wptr_RNIET7U_Y[6]),
	.B(wptr_cmb_axb_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_5)
);
defparam \genblk10.wptr_RNIET7U[6] .INIT=20'h4AA00;
// @71:823
  ARI1 \genblk10.wptr_RNIV4VV[7]  (
	.FCO(wptr_cmb_cry_7),
	.S(wptr_cmb[7]),
	.Y(wptr_RNIV4VV_Y[7]),
	.B(wptr_cmb_axb_7),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_6)
);
defparam \genblk10.wptr_RNIV4VV[7] .INIT=20'h4AA00;
// @71:823
  ARI1 \genblk10.wptr_RNIHDM11[8]  (
	.FCO(wptr_cmb_cry_8),
	.S(wptr_cmb[8]),
	.Y(wptr_RNIHDM11_Y[8]),
	.B(wptr_cmb_axb_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_7)
);
defparam \genblk10.wptr_RNIHDM11[8] .INIT=20'h4AA00;
// @71:823
  ARI1 \genblk10.wptr_RNIVN4C1[10]  (
	.FCO(wptr_RNIVN4C1_FCO[10]),
	.S(wptr_cmb[10]),
	.Y(wptr_RNIVN4C1_Y[10]),
	.B(wptr_cmb_axb_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_9)
);
defparam \genblk10.wptr_RNIVN4C1[10] .INIT=20'h4AA00;
// @71:823
  ARI1 \genblk10.wptr_RNI4ND31[9]  (
	.FCO(wptr_cmb_cry_9),
	.S(wptr_cmb[9]),
	.Y(wptr_RNI4ND31_Y[9]),
	.B(wptr_cmb_axb_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_8)
);
defparam \genblk10.wptr_RNI4ND31[9] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.empty_r_fwft_RNI8M7M  (
	.FCO(rptr_fwft_cmb_cry_0_cy),
	.S(empty_r_fwft_RNI8M7M_S),
	.Y(empty_r_fwft_RNI8M7M_Y),
	.B(state_reg_rep_0),
	.C(empty_r_fwft),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.empty_r_fwft_RNI8M7M .INIT=20'h42200;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI3UQQ[0]  (
	.FCO(rptr_fwft_cmb_cry_0),
	.S(rdiff_bus_fwft),
	.Y(rptr_fwft_RNI3UQQ_Y[0]),
	.B(rptr_fwft_cmb_axb_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_0_cy)
);
defparam \genblk10.rptr_fwft_RNI3UQQ[0] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIV6EV[1]  (
	.FCO(rptr_fwft_cmb_cry_1),
	.S(rptr_fwft_cmb[1]),
	.Y(rptr_fwft_RNIV6EV_Y[1]),
	.B(rptr_fwft_cmb_axb_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_0)
);
defparam \genblk10.rptr_fwft_RNIV6EV[1] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNISG141[2]  (
	.FCO(rptr_fwft_cmb_cry_2),
	.S(rptr_fwft_cmb[2]),
	.Y(rptr_fwft_RNISG141_Y[2]),
	.B(rptr_fwft_cmb_axb_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_1)
);
defparam \genblk10.rptr_fwft_RNISG141[2] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIQRK81[3]  (
	.FCO(rptr_fwft_cmb_cry_3),
	.S(rptr_fwft_cmb[3]),
	.Y(rptr_fwft_RNIQRK81_Y[3]),
	.B(rptr_fwft_cmb_axb_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_2)
);
defparam \genblk10.rptr_fwft_RNIQRK81[3] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIP78D1[4]  (
	.FCO(rptr_fwft_cmb_cry_4),
	.S(rptr_fwft_cmb[4]),
	.Y(rptr_fwft_RNIP78D1_Y[4]),
	.B(rptr_fwft_cmb_axb_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_3)
);
defparam \genblk10.rptr_fwft_RNIP78D1[4] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIPKRH1[5]  (
	.FCO(rptr_fwft_cmb_cry_5),
	.S(rptr_fwft_cmb[5]),
	.Y(rptr_fwft_RNIPKRH1_Y[5]),
	.B(rptr_fwft_cmb_axb_5),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_4)
);
defparam \genblk10.rptr_fwft_RNIPKRH1[5] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIQ2FM1[6]  (
	.FCO(rptr_fwft_cmb_cry_6),
	.S(rptr_fwft_cmb[6]),
	.Y(rptr_fwft_RNIQ2FM1_Y[6]),
	.B(rptr_fwft_cmb_axb_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_5)
);
defparam \genblk10.rptr_fwft_RNIQ2FM1[6] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNISH2R1[7]  (
	.FCO(rptr_fwft_cmb_cry_7),
	.S(rptr_fwft_cmb[7]),
	.Y(rptr_fwft_RNISH2R1_Y[7]),
	.B(rptr_fwft_cmb_axb_7),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_6)
);
defparam \genblk10.rptr_fwft_RNISH2R1[7] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIV1MV1[8]  (
	.FCO(rptr_fwft_cmb_cry_8),
	.S(rptr_fwft_cmb[8]),
	.Y(rptr_fwft_RNIV1MV1_Y[8]),
	.B(rptr_fwft_cmb_axb_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_7)
);
defparam \genblk10.rptr_fwft_RNIV1MV1[8] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIFC4C2[10]  (
	.FCO(rptr_fwft_RNIFC4C2_FCO[10]),
	.S(rptr_fwft_cmb[10]),
	.Y(rptr_fwft_RNIFC4C2_Y[10]),
	.B(rptr_fwft_cmb_axb_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_9)
);
defparam \genblk10.rptr_fwft_RNIFC4C2[10] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI3J942[9]  (
	.FCO(rptr_fwft_cmb_cry_9),
	.S(rptr_fwft_cmb[9]),
	.Y(rptr_fwft_RNI3J942_Y[9]),
	.B(rptr_fwft_cmb_axb_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_8)
);
defparam \genblk10.rptr_fwft_RNI3J942[9] .INIT=20'h4AA00;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNI3GAU[8]  (
	.FCO(memwaddr_r_cry_cy),
	.S(memwaddr_r_RNI3GAU_S[8]),
	.Y(memwaddr_r_RNI3GAU_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(fifo_MEMWADDR[9]),
	.D(memwaddr_r_0_sqmuxa_1_0_52_a2_i_5),
	.A(memwaddr_r_0_sqmuxa_1_0_52_a2_i_6),
	.FCI(VCC)
);
defparam \genblk10.memwaddr_r_RNI3GAU[8] .INIT=20'h4FFF7;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNI5TLV1[0]  (
	.FCO(memwaddr_r_cry[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_RNI5TLV1_Y[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_RNI3GAU_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_cy)
);
defparam \genblk10.memwaddr_r_RNI5TLV1[0] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNI8B113[1]  (
	.FCO(memwaddr_r_cry[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_RNI8B113_Y[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_RNI3GAU_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[0])
);
defparam \genblk10.memwaddr_r_RNI8B113[1] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNICQC24[2]  (
	.FCO(memwaddr_r_cry[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_RNICQC24_Y[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_RNI3GAU_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[1])
);
defparam \genblk10.memwaddr_r_RNICQC24[2] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNIHAO35[3]  (
	.FCO(memwaddr_r_cry[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_RNIHAO35_Y[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_RNI3GAU_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[2])
);
defparam \genblk10.memwaddr_r_RNIHAO35[3] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNINR356[4]  (
	.FCO(memwaddr_r_cry[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_RNINR356_Y[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_RNI3GAU_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[3])
);
defparam \genblk10.memwaddr_r_RNINR356[4] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNIUDF67[5]  (
	.FCO(memwaddr_r_cry[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_RNIUDF67_Y[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_RNI3GAU_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[4])
);
defparam \genblk10.memwaddr_r_RNIUDF67[5] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNI61R78[6]  (
	.FCO(memwaddr_r_cry[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_RNI61R78_Y[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_RNI3GAU_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[5])
);
defparam \genblk10.memwaddr_r_RNI61R78[6] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNIFL699[7]  (
	.FCO(memwaddr_r_cry[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_RNIFL699_Y[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_RNI3GAU_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[6])
);
defparam \genblk10.memwaddr_r_RNIFL699[7] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNO[9]  (
	.FCO(memwaddr_r_RNO_FCO[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_RNO_Y[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_RNI3GAU_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[8])
);
defparam \genblk10.memwaddr_r_RNO[9] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNIPAIAA[8]  (
	.FCO(memwaddr_r_cry[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_RNIPAIAA_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_RNI3GAU_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[7])
);
defparam \genblk10.memwaddr_r_RNIPAIAA[8] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIHCKT2[8]  (
	.FCO(memraddr_r_cry_cy),
	.S(memraddr_r_RNIHCKT2_S[8]),
	.Y(memraddr_r_RNIHCKT2_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(fifo_MEMRADDR[9]),
	.D(memraddr_r_0_sqmuxa_0_38_a2_i_5),
	.A(memraddr_r_0_sqmuxa_0_38_a2_i_6),
	.FCI(VCC)
);
defparam \genblk10.memraddr_r_RNIHCKT2[8] .INIT=20'h4FFF7;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIS8K46[0]  (
	.FCO(memraddr_r_cry[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_RNIS8K46_Y[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_RNIHCKT2_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_cy)
);
defparam \genblk10.memraddr_r_RNIS8K46[0] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI86KB9[1]  (
	.FCO(memraddr_r_cry[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_RNI86KB9_Y[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_RNIHCKT2_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[0])
);
defparam \genblk10.memraddr_r_RNI86KB9[1] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIL4KIC[2]  (
	.FCO(memraddr_r_cry[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_RNIL4KIC_Y[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_RNIHCKT2_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[1])
);
defparam \genblk10.memraddr_r_RNIL4KIC[2] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI34KPF[3]  (
	.FCO(memraddr_r_cry[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_RNI34KPF_Y[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_RNIHCKT2_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[2])
);
defparam \genblk10.memraddr_r_RNI34KPF[3] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNII4K0J[4]  (
	.FCO(memraddr_r_cry[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_RNII4K0J_Y[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_RNIHCKT2_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[3])
);
defparam \genblk10.memraddr_r_RNII4K0J[4] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI26K7M[5]  (
	.FCO(memraddr_r_cry[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_RNI26K7M_Y[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_RNIHCKT2_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[4])
);
defparam \genblk10.memraddr_r_RNI26K7M[5] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIJ8KEP[6]  (
	.FCO(memraddr_r_cry[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_RNIJ8KEP_Y[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_RNIHCKT2_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[5])
);
defparam \genblk10.memraddr_r_RNIJ8KEP[6] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI5CKLS[7]  (
	.FCO(memraddr_r_cry[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_RNI5CKLS_Y[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_RNIHCKT2_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[6])
);
defparam \genblk10.memraddr_r_RNI5CKLS[7] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNO[9]  (
	.FCO(memraddr_r_RNO_FCO[9]),
	.S(memraddr_r_s[9]),
	.Y(memraddr_r_RNO_Y[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_RNIHCKT2_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[8])
);
defparam \genblk10.memraddr_r_RNO[9] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIOGKSV[8]  (
	.FCO(memraddr_r_cry[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_RNIOGKSV_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_RNIHCKT2_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[7])
);
defparam \genblk10.memraddr_r_RNIOGKSV[8] .INIT=20'h48800;
// @71:395
  ARI1 rdiff_bus_fwft_cry_0 (
	.FCO(rdiff_bus_fwft_cry_0_Z),
	.S(rdiff_bus_fwft_cry_0_S),
	.Y(rdiff_bus_fwft_cry_0_Y),
	.B(wptr_bin_sync2_Z[0]),
	.C(GND),
	.D(GND),
	.A(rdiff_bus_fwft),
	.FCI(GND)
);
defparam rdiff_bus_fwft_cry_0.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_1 (
	.FCO(rdiff_bus_fwft_cry_1_Z),
	.S(rdiff_bus_fwft_Z[1]),
	.Y(rdiff_bus_fwft_cry_1_Y),
	.B(wptr_bin_sync2_Z[1]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[1]),
	.FCI(rdiff_bus_fwft_cry_0_Z)
);
defparam rdiff_bus_fwft_cry_1.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_2 (
	.FCO(rdiff_bus_fwft_cry_2_Z),
	.S(rdiff_bus_fwft_Z[2]),
	.Y(rdiff_bus_fwft_cry_2_Y),
	.B(wptr_bin_sync2_Z[2]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[2]),
	.FCI(rdiff_bus_fwft_cry_1_Z)
);
defparam rdiff_bus_fwft_cry_2.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_3 (
	.FCO(rdiff_bus_fwft_cry_3_Z),
	.S(rdiff_bus_fwft_Z[3]),
	.Y(rdiff_bus_fwft_cry_3_Y),
	.B(wptr_bin_sync2_Z[3]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[3]),
	.FCI(rdiff_bus_fwft_cry_2_Z)
);
defparam rdiff_bus_fwft_cry_3.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_4 (
	.FCO(rdiff_bus_fwft_cry_4_Z),
	.S(rdiff_bus_fwft_Z[4]),
	.Y(rdiff_bus_fwft_cry_4_Y),
	.B(wptr_bin_sync2_Z[4]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[4]),
	.FCI(rdiff_bus_fwft_cry_3_Z)
);
defparam rdiff_bus_fwft_cry_4.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_5 (
	.FCO(rdiff_bus_fwft_cry_5_Z),
	.S(rdiff_bus_fwft_Z[5]),
	.Y(rdiff_bus_fwft_cry_5_Y),
	.B(wptr_bin_sync2_Z[5]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[5]),
	.FCI(rdiff_bus_fwft_cry_4_Z)
);
defparam rdiff_bus_fwft_cry_5.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_6 (
	.FCO(rdiff_bus_fwft_cry_6_Z),
	.S(rdiff_bus_fwft_Z[6]),
	.Y(rdiff_bus_fwft_cry_6_Y),
	.B(wptr_bin_sync2_Z[6]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[6]),
	.FCI(rdiff_bus_fwft_cry_5_Z)
);
defparam rdiff_bus_fwft_cry_6.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_7 (
	.FCO(rdiff_bus_fwft_cry_7_Z),
	.S(rdiff_bus_fwft_Z[7]),
	.Y(rdiff_bus_fwft_cry_7_Y),
	.B(wptr_bin_sync2_Z[7]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[7]),
	.FCI(rdiff_bus_fwft_cry_6_Z)
);
defparam rdiff_bus_fwft_cry_7.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_8 (
	.FCO(rdiff_bus_fwft_cry_8_Z),
	.S(rdiff_bus_fwft_Z[8]),
	.Y(rdiff_bus_fwft_cry_8_Y),
	.B(wptr_bin_sync2_Z[8]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[8]),
	.FCI(rdiff_bus_fwft_cry_7_Z)
);
defparam rdiff_bus_fwft_cry_8.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_s_10 (
	.FCO(rdiff_bus_fwft_s_10_FCO),
	.S(rdiff_bus_fwft_Z[10]),
	.Y(rdiff_bus_fwft_s_10_Y),
	.B(rptr_fwft_cmb[10]),
	.C(wptr_bin_sync2_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(rdiff_bus_fwft_cry_9_Z)
);
defparam rdiff_bus_fwft_s_10.INIT=20'h49900;
// @71:395
  ARI1 rdiff_bus_fwft_cry_9 (
	.FCO(rdiff_bus_fwft_cry_9_Z),
	.S(rdiff_bus_fwft_Z[9]),
	.Y(rdiff_bus_fwft_cry_9_Y),
	.B(wptr_bin_sync2_Z[9]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[9]),
	.FCI(rdiff_bus_fwft_cry_8_Z)
);
defparam rdiff_bus_fwft_cry_9.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_0 (
	.FCO(wdiff_bus_fwft_cry_0_Z),
	.S(wdiff_bus_fwft_cry_0_S),
	.Y(wdiff_bus_fwft_cry_0_Y),
	.B(rptr_bin_sync2_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[0]),
	.FCI(VCC)
);
defparam wdiff_bus_fwft_cry_0.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_1 (
	.FCO(wdiff_bus_fwft_cry_1_Z),
	.S(wdiff_bus_fwft[1]),
	.Y(wdiff_bus_fwft_cry_1_Y),
	.B(rptr_bin_sync2_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[1]),
	.FCI(wdiff_bus_fwft_cry_0_Z)
);
defparam wdiff_bus_fwft_cry_1.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_2 (
	.FCO(wdiff_bus_fwft_cry_2_Z),
	.S(wdiff_bus_fwft[2]),
	.Y(wdiff_bus_fwft_cry_2_Y),
	.B(rptr_bin_sync2_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[2]),
	.FCI(wdiff_bus_fwft_cry_1_Z)
);
defparam wdiff_bus_fwft_cry_2.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_3 (
	.FCO(wdiff_bus_fwft_cry_3_Z),
	.S(wdiff_bus_fwft[3]),
	.Y(wdiff_bus_fwft_cry_3_Y),
	.B(rptr_bin_sync2_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[3]),
	.FCI(wdiff_bus_fwft_cry_2_Z)
);
defparam wdiff_bus_fwft_cry_3.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_4 (
	.FCO(wdiff_bus_fwft_cry_4_Z),
	.S(wdiff_bus_fwft[4]),
	.Y(wdiff_bus_fwft_cry_4_Y),
	.B(rptr_bin_sync2_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[4]),
	.FCI(wdiff_bus_fwft_cry_3_Z)
);
defparam wdiff_bus_fwft_cry_4.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_5 (
	.FCO(wdiff_bus_fwft_cry_5_Z),
	.S(wdiff_bus_fwft[5]),
	.Y(wdiff_bus_fwft_cry_5_Y),
	.B(rptr_bin_sync2_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[5]),
	.FCI(wdiff_bus_fwft_cry_4_Z)
);
defparam wdiff_bus_fwft_cry_5.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_6 (
	.FCO(wdiff_bus_fwft_cry_6_Z),
	.S(wdiff_bus_fwft[6]),
	.Y(wdiff_bus_fwft_cry_6_Y),
	.B(rptr_bin_sync2_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[6]),
	.FCI(wdiff_bus_fwft_cry_5_Z)
);
defparam wdiff_bus_fwft_cry_6.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_7 (
	.FCO(wdiff_bus_fwft_cry_7_Z),
	.S(wdiff_bus_fwft[7]),
	.Y(wdiff_bus_fwft_cry_7_Y),
	.B(rptr_bin_sync2_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[7]),
	.FCI(wdiff_bus_fwft_cry_6_Z)
);
defparam wdiff_bus_fwft_cry_7.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_8 (
	.FCO(wdiff_bus_fwft_cry_8_Z),
	.S(wdiff_bus_fwft[8]),
	.Y(wdiff_bus_fwft_cry_8_Y),
	.B(rptr_bin_sync2_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[8]),
	.FCI(wdiff_bus_fwft_cry_7_Z)
);
defparam wdiff_bus_fwft_cry_8.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_s_10 (
	.FCO(wdiff_bus_fwft_s_10_FCO),
	.S(full_r_3),
	.Y(wdiff_bus_fwft_s_10_Y),
	.B(rptr_bin_sync2_fwft_Z[10]),
	.C(wptr_cmb[10]),
	.D(GND),
	.A(VCC),
	.FCI(wdiff_bus_fwft_cry_9_Z)
);
defparam wdiff_bus_fwft_s_10.INIT=20'h49900;
// @71:396
  ARI1 wdiff_bus_fwft_cry_9 (
	.FCO(wdiff_bus_fwft_cry_9_Z),
	.S(wdiff_bus_fwft[9]),
	.Y(wdiff_bus_fwft_cry_9_Y),
	.B(rptr_bin_sync2_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[9]),
	.FCI(wdiff_bus_fwft_cry_8_Z)
);
defparam wdiff_bus_fwft_cry_9.INIT=20'h5AA55;
// @71:686
  ARI1 \genblk10.rptr_s_365  (
	.FCO(rptr_s_365_FCO),
	.S(rptr_s_365_S),
	.Y(rptr_s_365_Y),
	.B(rdiff_bus),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.rptr_s_365 .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[1]  (
	.FCO(rptr_cry[1]),
	.S(rptr_s[1]),
	.Y(rptr_cry_Y_0[1]),
	.B(rptr[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_s_365_FCO)
);
defparam \genblk10.rptr_cry[1] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[2]  (
	.FCO(rptr_cry[2]),
	.S(rptr_s[2]),
	.Y(rptr_cry_Y_0[2]),
	.B(rptr[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[1])
);
defparam \genblk10.rptr_cry[2] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[3]  (
	.FCO(rptr_cry[3]),
	.S(rptr_s[3]),
	.Y(rptr_cry_Y_0[3]),
	.B(rptr[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[2])
);
defparam \genblk10.rptr_cry[3] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[4]  (
	.FCO(rptr_cry[4]),
	.S(rptr_s[4]),
	.Y(rptr_cry_Y_0[4]),
	.B(rptr[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[3])
);
defparam \genblk10.rptr_cry[4] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[5]  (
	.FCO(rptr_cry[5]),
	.S(rptr_s[5]),
	.Y(rptr_cry_Y_0[5]),
	.B(rptr[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[4])
);
defparam \genblk10.rptr_cry[5] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[6]  (
	.FCO(rptr_cry[6]),
	.S(rptr_s[6]),
	.Y(rptr_cry_Y_0[6]),
	.B(rptr[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[5])
);
defparam \genblk10.rptr_cry[6] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[7]  (
	.FCO(rptr_cry[7]),
	.S(rptr_s[7]),
	.Y(rptr_cry_Y_0[7]),
	.B(rptr[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[6])
);
defparam \genblk10.rptr_cry[7] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[8]  (
	.FCO(rptr_cry[8]),
	.S(rptr_s[8]),
	.Y(rptr_cry_Y_0[8]),
	.B(rptr[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[7])
);
defparam \genblk10.rptr_cry[8] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_s[10]  (
	.FCO(rptr_s_FCO_0[10]),
	.S(rptr_s[10]),
	.Y(rptr_s_Y_0[10]),
	.B(rptr[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[9])
);
defparam \genblk10.rptr_s[10] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[9]  (
	.FCO(rptr_cry[9]),
	.S(rptr_s[9]),
	.Y(rptr_cry_Y_0[9]),
	.B(rptr[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[8])
);
defparam \genblk10.rptr_cry[9] .INIT=20'h4AA00;
// @71:326
  CFG2 emptyi_fwftlto10_4 (
	.A(rdiff_bus_fwft_Z[9]),
	.B(rdiff_bus_fwft_Z[8]),
	.Y(emptyi_fwftlto10_4_Z)
);
defparam emptyi_fwftlto10_4.INIT=4'h8;
// @71:709
  CFG2 \rptr_gray_fwft_3[0]  (
	.A(rptr_fwft_cmb_axb_1),
	.B(rptr_fwft_cmb_axb_0),
	.Y(rptr_gray_fwft_3_Z[0])
);
defparam \rptr_gray_fwft_3[0] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[1]  (
	.A(rptr_fwft_cmb_axb_1),
	.B(rptr_fwft_cmb_axb_2),
	.Y(rptr_gray_fwft_3_Z[1])
);
defparam \rptr_gray_fwft_3[1] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[2]  (
	.A(rptr_fwft_cmb_axb_2),
	.B(rptr_fwft_cmb_axb_3),
	.Y(rptr_gray_fwft_3_Z[2])
);
defparam \rptr_gray_fwft_3[2] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[3]  (
	.A(rptr_fwft_cmb_axb_3),
	.B(rptr_fwft_cmb_axb_4),
	.Y(rptr_gray_fwft_3_Z[3])
);
defparam \rptr_gray_fwft_3[3] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[4]  (
	.A(rptr_fwft_cmb_axb_4),
	.B(rptr_fwft_cmb_axb_5),
	.Y(rptr_gray_fwft_3_Z[4])
);
defparam \rptr_gray_fwft_3[4] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[5]  (
	.A(rptr_fwft_cmb_axb_5),
	.B(rptr_fwft_cmb_axb_6),
	.Y(rptr_gray_fwft_3_Z[5])
);
defparam \rptr_gray_fwft_3[5] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[6]  (
	.A(rptr_fwft_cmb_axb_6),
	.B(rptr_fwft_cmb_axb_7),
	.Y(rptr_gray_fwft_3_Z[6])
);
defparam \rptr_gray_fwft_3[6] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[7]  (
	.A(rptr_fwft_cmb_axb_7),
	.B(rptr_fwft_cmb_axb_8),
	.Y(rptr_gray_fwft_3_Z[7])
);
defparam \rptr_gray_fwft_3[7] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[8]  (
	.A(rptr_fwft_cmb_axb_8),
	.B(rptr_fwft_cmb_axb_9),
	.Y(rptr_gray_fwft_3_Z[8])
);
defparam \rptr_gray_fwft_3[8] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[9]  (
	.A(rptr_fwft_cmb_axb_9),
	.B(rptr_fwft_cmb_axb_10),
	.Y(rptr_gray_fwft_3_Z[9])
);
defparam \rptr_gray_fwft_3[9] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[0]  (
	.A(wptr_cmb_axb_1),
	.B(wptr_cmb_axb_0),
	.Y(wptr_gray_3_Z[0])
);
defparam \wptr_gray_3[0] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[1]  (
	.A(wptr_cmb_axb_1),
	.B(wptr_cmb_axb_2),
	.Y(wptr_gray_3_Z[1])
);
defparam \wptr_gray_3[1] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[2]  (
	.A(wptr_cmb_axb_2),
	.B(wptr_cmb_axb_3),
	.Y(wptr_gray_3_Z[2])
);
defparam \wptr_gray_3[2] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[3]  (
	.A(wptr_cmb_axb_3),
	.B(wptr_cmb_axb_4),
	.Y(wptr_gray_3_Z[3])
);
defparam \wptr_gray_3[3] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[4]  (
	.A(wptr_cmb_axb_4),
	.B(wptr_cmb_axb_5),
	.Y(wptr_gray_3_Z[4])
);
defparam \wptr_gray_3[4] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[5]  (
	.A(wptr_cmb_axb_5),
	.B(wptr_cmb_axb_6),
	.Y(wptr_gray_3_Z[5])
);
defparam \wptr_gray_3[5] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[6]  (
	.A(wptr_cmb_axb_6),
	.B(wptr_cmb_axb_7),
	.Y(wptr_gray_3_Z[6])
);
defparam \wptr_gray_3[6] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[7]  (
	.A(wptr_cmb_axb_7),
	.B(wptr_cmb_axb_8),
	.Y(wptr_gray_3_Z[7])
);
defparam \wptr_gray_3[7] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[8]  (
	.A(wptr_cmb_axb_8),
	.B(wptr_cmb_axb_9),
	.Y(wptr_gray_3_Z[8])
);
defparam \wptr_gray_3[8] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[9]  (
	.A(wptr_cmb_axb_9),
	.B(wptr_cmb_axb_10),
	.Y(wptr_gray_3_Z[9])
);
defparam \wptr_gray_3[9] .INIT=4'h6;
// @71:326
  CFG4 emptyi_fwftlto10_6 (
	.A(rdiff_bus_fwft_Z[2]),
	.B(rdiff_bus_fwft_Z[3]),
	.C(rdiff_bus_fwft_Z[4]),
	.D(rdiff_bus_fwft_Z[5]),
	.Y(emptyi_fwftlto10_6_Z)
);
defparam emptyi_fwftlto10_6.INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0_6  (
	.A(rdiff_bus_Z[5]),
	.B(rdiff_bus_Z[6]),
	.C(rdiff_bus_Z[7]),
	.D(rdiff_bus_Z[8]),
	.Y(empty_r10_0_a2_0_6)
);
defparam \genblk10.empty_r10_0_a2_0_6 .INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0_5  (
	.A(rdiff_bus_Z[1]),
	.B(rdiff_bus_Z[2]),
	.C(rdiff_bus_Z[3]),
	.D(rdiff_bus_Z[4]),
	.Y(empty_r10_0_a2_0_5)
);
defparam \genblk10.empty_r10_0_a2_0_5 .INIT=16'h8000;
// @71:435
  CFG4 almostfulli_assert_i_0_o4_3 (
	.A(wdiff_bus_fwft[4]),
	.B(wdiff_bus_fwft[5]),
	.C(wdiff_bus_fwft[6]),
	.D(wdiff_bus_fwft[7]),
	.Y(almostfulli_assert_i_0_o4_3_Z)
);
defparam almostfulli_assert_i_0_o4_3.INIT=16'h7FFF;
// @75:793
  CFG4 \genblk10.memraddr_r_RNIULE51[4]  (
	.A(fifo_MEMRADDR[7]),
	.B(fifo_MEMRADDR[6]),
	.C(fifo_MEMRADDR[5]),
	.D(fifo_MEMRADDR[4]),
	.Y(memraddr_r_0_sqmuxa_0_38_a2_i_6)
);
defparam \genblk10.memraddr_r_RNIULE51[4] .INIT=16'h7FFF;
// @75:793
  CFG4 \genblk10.memraddr_r_RNIE5E51[0]  (
	.A(fifo_MEMRADDR[3]),
	.B(fifo_MEMRADDR[2]),
	.C(fifo_MEMRADDR[1]),
	.D(fifo_MEMRADDR[0]),
	.Y(memraddr_r_0_sqmuxa_0_38_a2_i_5)
);
defparam \genblk10.memraddr_r_RNIE5E51[0] .INIT=16'h7FFF;
// @75:793
  CFG4 \genblk10.memwaddr_r_RNIIA4C[4]  (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[5]),
	.D(fifo_MEMWADDR[4]),
	.Y(memwaddr_r_0_sqmuxa_1_0_52_a2_i_6)
);
defparam \genblk10.memwaddr_r_RNIIA4C[4] .INIT=16'h7FFF;
// @75:793
  CFG4 \genblk10.memwaddr_r_RNI2Q3C[0]  (
	.A(fifo_MEMWADDR[3]),
	.B(fifo_MEMWADDR[2]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(memwaddr_r_0_sqmuxa_1_0_52_a2_i_5)
);
defparam \genblk10.memwaddr_r_RNI2Q3C[0] .INIT=16'h7FFF;
// @71:530
  CFG4 almostfulli_2_sqmuxa_i_a4 (
	.A(wdiff_bus_fwft[3]),
	.B(full_r_3),
	.C(wdiff_bus_fwft[1]),
	.D(wdiff_bus_fwft[2]),
	.Y(N_961_3)
);
defparam almostfulli_2_sqmuxa_i_a4.INIT=16'h0001;
// @71:326
  CFG4 emptyi_fwftlto10_8 (
	.A(rdiff_bus_fwft_Z[1]),
	.B(rdiff_bus_fwft_cry_0_Y),
	.C(emptyi_fwftlto10_6_Z),
	.D(rdiff_bus_fwft_Z[10]),
	.Y(emptyi_fwftlto10_8_Z)
);
defparam emptyi_fwftlto10_8.INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0  (
	.A(rdiff_bus_Z[9]),
	.B(rdiff_bus_Z[10]),
	.C(empty_r10_0_a2_0_5),
	.D(empty_r10_0_a2_0_6),
	.Y(N_359)
);
defparam \genblk10.empty_r10_0_a2_0 .INIT=16'h8000;
// @71:435
  CFG4 almostfulli_assert_i_0_a4 (
	.A(wdiff_bus_fwft[8]),
	.B(wdiff_bus_fwft[9]),
	.C(almostfulli_assert_i_0_o4_3_Z),
	.D(full_r_3),
	.Y(N_960)
);
defparam almostfulli_assert_i_0_a4.INIT=16'h00F7;
// @71:326
  CFG4 emptyi_fwftlto10 (
	.A(rdiff_bus_fwft_Z[6]),
	.B(rdiff_bus_fwft_Z[7]),
	.C(emptyi_fwftlto10_4_Z),
	.D(emptyi_fwftlto10_8_Z),
	.Y(emptyi_fwft)
);
defparam emptyi_fwftlto10.INIT=16'h8000;
// @71:530
  CFG3 almostfulli_2_sqmuxa_i_0 (
	.A(N_960),
	.B(Diag_0),
	.C(N_961_3),
	.Y(almostfulli_2_sqmuxa_i_0_Z)
);
defparam almostfulli_2_sqmuxa_i_0.INIT=8'hFE;
// @71:730
  CFG3 \genblk10.empty_r10_0_a2  (
	.A(emptyilt10),
	.B(N_359),
	.C(empty_r_RNI0URL_Y),
	.Y(empty_r_1_sqmuxa)
);
defparam \genblk10.empty_r10_0_a2 .INIT=8'h04;
// @71:730
  CFG3 \genblk10.empty_r9_0_a2  (
	.A(emptyilt10),
	.B(N_359),
	.C(empty_r_RNI0URL_Y),
	.Y(empty_r9)
);
defparam \genblk10.empty_r9_0_a2 .INIT=8'h80;
// @71:784
  CFG4 \genblk10.afull_r_RNO  (
	.A(Diag_0),
	.B(wdiff_bus_fwft_cry_0_Y),
	.C(N_961_3),
	.D(N_960),
	.Y(N_954_i)
);
defparam \genblk10.afull_r_RNO .INIT=16'h002A;
// @71:719
  CFG4 \genblk10.empty_r_4_f0  (
	.A(N_359),
	.B(emptyilt10),
	.C(empty_r_1_sqmuxa),
	.D(empty_r9),
	.Y(empty_r_4)
);
defparam \genblk10.empty_r_4_f0 .INIT=16'h0F08;
// @71:458
  COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2 Wr_corefifo_NstagesSync (
	.wptr_bin_sync_0(wptr_bin_sync[10]),
	.wptr_gray(wptr_gray[10:0]),
	.wptr_gray_sync(wptr_gray_sync[9:0]),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1)
);
// @71:501
  COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0 Wr_corefifo_grayToBinConv (
	.wptr_bin_sync(wptr_bin_sync[10:0]),
	.wptr_gray_sync(wptr_gray_sync[9:0])
);
// @71:547
  COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2 Rd_corefifo_NstagesSync_fwft (
	.rptr_gray_sync_fwft(rptr_gray_sync_fwft[9:0]),
	.rptr_bin_sync_fwft_0(rptr_bin_sync_fwft[10]),
	.rptr_gray_fwft(rptr_gray_fwft[10:0]),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst)
);
// @71:562
  COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_0 Rd_grayToBinConv_fwft (
	.rptr_bin_sync_fwft(rptr_bin_sync_fwft[10:0]),
	.rptr_gray_sync_fwft(rptr_gray_sync_fwft[9:0])
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0 (
  state_reg_rep_0,
  fwft_Q,
  int_MEMRD_fwft_1,
  EMPTY1,
  N_199,
  N_198,
  N_197,
  N_196,
  N_195,
  N_211,
  N_210,
  N_209,
  N_208,
  N_207,
  N_206,
  N_205,
  N_204,
  N_203,
  N_202,
  N_201,
  N_200,
  N_223,
  N_222,
  N_221,
  N_220,
  N_219,
  N_218,
  N_217,
  N_216,
  N_215,
  N_214,
  N_213,
  N_212,
  empty_r_RNI0URL_Y,
  fifo_valid_1z,
  middle_valid_1z,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1,
  Diag_Valid_RX
)
;
input state_reg_rep_0 ;
output [31:0] fwft_Q ;
input [17:15] int_MEMRD_fwft_1 ;
input EMPTY1 ;
input N_199 ;
input N_198 ;
input N_197 ;
input N_196 ;
input N_195 ;
input N_211 ;
input N_210 ;
input N_209 ;
input N_208 ;
input N_207 ;
input N_206 ;
input N_205 ;
input N_204 ;
input N_203 ;
input N_202 ;
input N_201 ;
input N_200 ;
input N_223 ;
input N_222 ;
input N_221 ;
input N_220 ;
input N_219 ;
input N_218 ;
input N_217 ;
input N_216 ;
input N_215 ;
input N_214 ;
input N_213 ;
input N_212 ;
input empty_r_RNI0URL_Y ;
output fifo_valid_1z ;
output middle_valid_1z ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
output Diag_Valid_RX ;
wire state_reg_rep_0 ;
wire EMPTY1 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire N_211 ;
wire N_210 ;
wire N_209 ;
wire N_208 ;
wire N_207 ;
wire N_206 ;
wire N_205 ;
wire N_204 ;
wire N_203 ;
wire N_202 ;
wire N_201 ;
wire N_200 ;
wire N_223 ;
wire N_222 ;
wire N_221 ;
wire N_220 ;
wire N_219 ;
wire N_218 ;
wire N_217 ;
wire N_216 ;
wire N_215 ;
wire N_214 ;
wire N_213 ;
wire N_212 ;
wire empty_r_RNI0URL_Y ;
wire fifo_valid_1z ;
wire middle_valid_1z ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire Diag_Valid_RX ;
wire [31:0] middle_dout_Z;
wire [17:15] dout_4_Z;
wire update_dout_Z ;
wire update_dout_i_0 ;
wire GND ;
wire un4_update_dout_Z ;
wire VCC ;
wire dout_valid_Z ;
wire N_100_i ;
wire un4_update_dout_1_0_Z ;
wire un4_fifo_rd_en_0_Z ;
wire N_184 ;
wire N_185 ;
wire N_186 ;
wire N_187 ;
wire N_188 ;
wire N_189 ;
wire N_190 ;
wire N_191 ;
wire N_192 ;
wire N_193 ;
wire N_172 ;
wire N_173 ;
wire N_174 ;
wire N_175 ;
wire N_176 ;
wire N_177 ;
wire N_178 ;
wire N_179 ;
wire N_180 ;
wire N_181 ;
wire N_182 ;
wire N_183 ;
wire N_165 ;
wire N_166 ;
wire N_167 ;
wire N_168 ;
wire N_169 ;
wire N_170 ;
wire N_171 ;
wire N_7 ;
wire N_6 ;
  CFG1 empty_RNO (
	.A(update_dout_Z),
	.Y(update_dout_i_0)
);
defparam empty_RNO.INIT=2'h1;
// @72:206
  SLE empty (
	.Q(Diag_Valid_RX),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(update_dout_i_0),
	.EN(un4_update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE dout_valid (
	.Q(dout_valid_Z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(update_dout_Z),
	.EN(un4_update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE middle_valid (
	.Q(middle_valid_1z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_100_i),
	.EN(un4_update_dout_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE fifo_valid (
	.Q(fifo_valid_1z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(empty_r_RNI0URL_Y),
	.EN(un4_fifo_rd_en_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[11]  (
	.Q(middle_dout_Z[11]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_212),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[10]  (
	.Q(middle_dout_Z[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_213),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[9]  (
	.Q(middle_dout_Z[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_214),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[8]  (
	.Q(middle_dout_Z[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_215),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[7]  (
	.Q(middle_dout_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_216),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[6]  (
	.Q(middle_dout_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_217),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[5]  (
	.Q(middle_dout_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_218),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[4]  (
	.Q(middle_dout_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_219),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[3]  (
	.Q(middle_dout_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_220),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[2]  (
	.Q(middle_dout_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_221),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[1]  (
	.Q(middle_dout_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_222),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[0]  (
	.Q(middle_dout_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_223),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[26]  (
	.Q(middle_dout_Z[26]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_200),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[25]  (
	.Q(middle_dout_Z[25]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_201),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[24]  (
	.Q(middle_dout_Z[24]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_202),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[23]  (
	.Q(middle_dout_Z[23]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_203),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[22]  (
	.Q(middle_dout_Z[22]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_204),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[21]  (
	.Q(middle_dout_Z[21]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_205),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[20]  (
	.Q(middle_dout_Z[20]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_206),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[19]  (
	.Q(middle_dout_Z[19]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_207),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[18]  (
	.Q(middle_dout_Z[18]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_208),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[17]  (
	.Q(middle_dout_Z[17]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[17]),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[16]  (
	.Q(middle_dout_Z[16]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[16]),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[15]  (
	.Q(middle_dout_Z[15]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[15]),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[14]  (
	.Q(middle_dout_Z[14]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_209),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[13]  (
	.Q(middle_dout_Z[13]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_210),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[12]  (
	.Q(middle_dout_Z[12]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_211),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[9]  (
	.Q(fwft_Q[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_184),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[8]  (
	.Q(fwft_Q[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_185),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[7]  (
	.Q(fwft_Q[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_186),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[6]  (
	.Q(fwft_Q[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_187),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[5]  (
	.Q(fwft_Q[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_188),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[4]  (
	.Q(fwft_Q[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_189),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[3]  (
	.Q(fwft_Q[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_190),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[2]  (
	.Q(fwft_Q[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_191),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[1]  (
	.Q(fwft_Q[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_192),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[0]  (
	.Q(fwft_Q[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_193),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[31]  (
	.Q(middle_dout_Z[31]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_195),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[30]  (
	.Q(middle_dout_Z[30]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_196),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[29]  (
	.Q(middle_dout_Z[29]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_197),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[28]  (
	.Q(middle_dout_Z[28]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_198),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[27]  (
	.Q(middle_dout_Z[27]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_199),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[24]  (
	.Q(fwft_Q[24]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_172),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[23]  (
	.Q(fwft_Q[23]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_173),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[22]  (
	.Q(fwft_Q[22]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_174),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[21]  (
	.Q(fwft_Q[21]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_175),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[20]  (
	.Q(fwft_Q[20]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_176),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[19]  (
	.Q(fwft_Q[19]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_177),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[18]  (
	.Q(fwft_Q[18]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_178),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[17]  (
	.Q(fwft_Q[17]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[17]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[16]  (
	.Q(fwft_Q[16]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[16]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[15]  (
	.Q(fwft_Q[15]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[15]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[14]  (
	.Q(fwft_Q[14]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_179),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[13]  (
	.Q(fwft_Q[13]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_180),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[12]  (
	.Q(fwft_Q[12]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_181),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[11]  (
	.Q(fwft_Q[11]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_182),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[10]  (
	.Q(fwft_Q[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_183),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[31]  (
	.Q(fwft_Q[31]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_165),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[30]  (
	.Q(fwft_Q[30]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_166),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[29]  (
	.Q(fwft_Q[29]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_167),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[28]  (
	.Q(fwft_Q[28]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_168),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[27]  (
	.Q(fwft_Q[27]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_169),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[26]  (
	.Q(fwft_Q[26]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_170),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[25]  (
	.Q(fwft_Q[25]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_171),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:120
  CFG2 un4_update_dout (
	.A(update_dout_Z),
	.B(state_reg_rep_0),
	.Y(un4_update_dout_Z)
);
defparam un4_update_dout.INIT=4'hE;
// @72:120
  CFG3 un4_update_dout_1_0 (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(update_dout_Z),
	.Y(un4_update_dout_1_0_Z)
);
defparam un4_update_dout_1_0.INIT=8'hF2;
// @72:188
  CFG4 update_dout (
	.A(middle_valid_1z),
	.B(state_reg_rep_0),
	.C(dout_valid_Z),
	.D(fifo_valid_1z),
	.Y(update_dout_Z)
);
defparam update_dout.INIT=16'hCF8A;
// @72:88
  CFG4 un4_fifo_rd_en_0 (
	.A(EMPTY1),
	.B(fifo_valid_1z),
	.C(middle_valid_1z),
	.D(update_dout_Z),
	.Y(un4_fifo_rd_en_0_Z)
);
defparam un4_fifo_rd_en_0.INIT=16'hFF1D;
// @72:280
  CFG3 fifo_valid_RNIMUNR (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(update_dout_Z),
	.Y(N_100_i)
);
defparam fifo_valid_RNIMUNR.INIT=8'h82;
// @72:281
  CFG3 \dout_4[15]  (
	.A(middle_dout_Z[15]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[15]),
	.Y(dout_4_Z[15])
);
defparam \dout_4[15] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[16]  (
	.A(middle_dout_Z[16]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[16]),
	.Y(dout_4_Z[16])
);
defparam \dout_4[16] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[17]  (
	.A(middle_dout_Z[17]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[17]),
	.Y(dout_4_Z[17])
);
defparam \dout_4[17] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[0]  (
	.A(middle_dout_Z[0]),
	.B(middle_valid_1z),
	.C(N_223),
	.Y(N_193)
);
defparam \dout_4_i_m2[0] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[1]  (
	.A(middle_dout_Z[1]),
	.B(middle_valid_1z),
	.C(N_222),
	.Y(N_192)
);
defparam \dout_4_i_m2[1] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[2]  (
	.A(middle_dout_Z[2]),
	.B(middle_valid_1z),
	.C(N_221),
	.Y(N_191)
);
defparam \dout_4_i_m2[2] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[3]  (
	.A(middle_dout_Z[3]),
	.B(middle_valid_1z),
	.C(N_220),
	.Y(N_190)
);
defparam \dout_4_i_m2[3] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[4]  (
	.A(middle_dout_Z[4]),
	.B(middle_valid_1z),
	.C(N_219),
	.Y(N_189)
);
defparam \dout_4_i_m2[4] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[5]  (
	.A(middle_dout_Z[5]),
	.B(middle_valid_1z),
	.C(N_218),
	.Y(N_188)
);
defparam \dout_4_i_m2[5] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[6]  (
	.A(middle_dout_Z[6]),
	.B(middle_valid_1z),
	.C(N_217),
	.Y(N_187)
);
defparam \dout_4_i_m2[6] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[7]  (
	.A(middle_dout_Z[7]),
	.B(middle_valid_1z),
	.C(N_216),
	.Y(N_186)
);
defparam \dout_4_i_m2[7] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[8]  (
	.A(middle_dout_Z[8]),
	.B(middle_valid_1z),
	.C(N_215),
	.Y(N_185)
);
defparam \dout_4_i_m2[8] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[9]  (
	.A(middle_dout_Z[9]),
	.B(middle_valid_1z),
	.C(N_214),
	.Y(N_184)
);
defparam \dout_4_i_m2[9] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[10]  (
	.A(middle_dout_Z[10]),
	.B(middle_valid_1z),
	.C(N_213),
	.Y(N_183)
);
defparam \dout_4_i_m2[10] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[11]  (
	.A(middle_dout_Z[11]),
	.B(middle_valid_1z),
	.C(N_212),
	.Y(N_182)
);
defparam \dout_4_i_m2[11] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[12]  (
	.A(middle_dout_Z[12]),
	.B(middle_valid_1z),
	.C(N_211),
	.Y(N_181)
);
defparam \dout_4_i_m2[12] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[13]  (
	.A(middle_dout_Z[13]),
	.B(middle_valid_1z),
	.C(N_210),
	.Y(N_180)
);
defparam \dout_4_i_m2[13] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[14]  (
	.A(middle_dout_Z[14]),
	.B(middle_valid_1z),
	.C(N_209),
	.Y(N_179)
);
defparam \dout_4_i_m2[14] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[18]  (
	.A(middle_dout_Z[18]),
	.B(middle_valid_1z),
	.C(N_208),
	.Y(N_178)
);
defparam \dout_4_i_m2[18] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[19]  (
	.A(middle_dout_Z[19]),
	.B(middle_valid_1z),
	.C(N_207),
	.Y(N_177)
);
defparam \dout_4_i_m2[19] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[20]  (
	.A(middle_dout_Z[20]),
	.B(middle_valid_1z),
	.C(N_206),
	.Y(N_176)
);
defparam \dout_4_i_m2[20] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[21]  (
	.A(middle_dout_Z[21]),
	.B(middle_valid_1z),
	.C(N_205),
	.Y(N_175)
);
defparam \dout_4_i_m2[21] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[22]  (
	.A(middle_dout_Z[22]),
	.B(middle_valid_1z),
	.C(N_204),
	.Y(N_174)
);
defparam \dout_4_i_m2[22] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[23]  (
	.A(middle_dout_Z[23]),
	.B(middle_valid_1z),
	.C(N_203),
	.Y(N_173)
);
defparam \dout_4_i_m2[23] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[24]  (
	.A(middle_dout_Z[24]),
	.B(middle_valid_1z),
	.C(N_202),
	.Y(N_172)
);
defparam \dout_4_i_m2[24] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[25]  (
	.A(middle_dout_Z[25]),
	.B(middle_valid_1z),
	.C(N_201),
	.Y(N_171)
);
defparam \dout_4_i_m2[25] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[26]  (
	.A(middle_dout_Z[26]),
	.B(middle_valid_1z),
	.C(N_200),
	.Y(N_170)
);
defparam \dout_4_i_m2[26] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[27]  (
	.A(middle_dout_Z[27]),
	.B(middle_valid_1z),
	.C(N_199),
	.Y(N_169)
);
defparam \dout_4_i_m2[27] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[28]  (
	.A(middle_dout_Z[28]),
	.B(middle_valid_1z),
	.C(N_198),
	.Y(N_168)
);
defparam \dout_4_i_m2[28] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[29]  (
	.A(middle_dout_Z[29]),
	.B(middle_valid_1z),
	.C(N_197),
	.Y(N_167)
);
defparam \dout_4_i_m2[29] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[30]  (
	.A(middle_dout_Z[30]),
	.B(middle_valid_1z),
	.C(N_196),
	.Y(N_166)
);
defparam \dout_4_i_m2[30] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[31]  (
	.A(middle_dout_Z[31]),
	.B(middle_valid_1z),
	.C(N_195),
	.Y(N_165)
);
defparam \dout_4_i_m2[31] .INIT=8'hB8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0 */

module COREFIFO_C0_COREFIFO_C0_0_LSRAM_top (
  Communication_TX_Arbiter_0_TX_Fifo_Data,
  RDATA_int,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  Clock_Reset_0_Main_CLOCK,
  full_r_RNIJ56I_Y,
  empty_r_RNI0URL_Y,
  Clock_Reset_0_UART_CLOCK
)
;
input [39:0] Communication_TX_Arbiter_0_TX_Fifo_Data ;
output [31:0] RDATA_int ;
input [9:0] fifo_MEMWADDR ;
input [9:0] fifo_MEMRADDR ;
input Clock_Reset_0_Main_CLOCK ;
input full_r_RNIJ56I_Y ;
input empty_r_RNI0URL_Y ;
input Clock_Reset_0_UART_CLOCK ;
wire Clock_Reset_0_Main_CLOCK ;
wire full_r_RNIJ56I_Y ;
wire empty_r_RNI0URL_Y ;
wire Clock_Reset_0_UART_CLOCK ;
wire [19:0] COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_B_DOUT;
wire [39:32] R_DATA_1;
wire [19:0] COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_B_DOUT;
wire GND ;
wire VCC ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_SB_CORRECT ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_DB_DETECT ;
wire Z_ACCESS_BUSY_0__0_ ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_SB_CORRECT ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_DB_DETECT ;
wire Z_ACCESS_BUSY_0__1_ ;
// @73:59
  RAM1K20 COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock_Reset_0_UART_CLOCK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT(RDATA_int[19:0]),
	.A_WEN({GND, GND}),
	.A_REN(empty_r_RNI0URL_Y),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNIJ56I_Y, VCC, VCC}),
	.B_CLK(Clock_Reset_0_Main_CLOCK),
	.B_DIN(Communication_TX_Arbiter_0_TX_Fifo_Data[19:0]),
	.B_DOUT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_B_DOUT[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_SB_CORRECT),
	.DB_DETECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0.RAMINDEX="core%1024-1024%40-40%SPEED%0%0%TWO-PORT%ECC_EN-0";
// @73:32
  RAM1K20 COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock_Reset_0_UART_CLOCK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({R_DATA_1[39:32], RDATA_int[31:20]}),
	.A_WEN({GND, GND}),
	.A_REN(empty_r_RNI0URL_Y),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNIJ56I_Y, VCC, VCC}),
	.B_CLK(Clock_Reset_0_Main_CLOCK),
	.B_DIN(Communication_TX_Arbiter_0_TX_Fifo_Data[39:20]),
	.B_DOUT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_B_DOUT[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_SB_CORRECT),
	.DB_DETECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1.RAMINDEX="core%1024-1024%40-40%SPEED%0%1%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_LSRAM_top */

module COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  RDATA_int,
  Communication_TX_Arbiter_0_TX_Fifo_Data,
  Clock_Reset_0_UART_CLOCK,
  empty_r_RNI0URL_Y,
  full_r_RNIJ56I_Y,
  Clock_Reset_0_Main_CLOCK
)
;
input [9:0] fifo_MEMRADDR ;
input [9:0] fifo_MEMWADDR ;
output [31:0] RDATA_int ;
input [39:0] Communication_TX_Arbiter_0_TX_Fifo_Data ;
input Clock_Reset_0_UART_CLOCK ;
input empty_r_RNI0URL_Y ;
input full_r_RNIJ56I_Y ;
input Clock_Reset_0_Main_CLOCK ;
wire Clock_Reset_0_UART_CLOCK ;
wire empty_r_RNI0URL_Y ;
wire full_r_RNIJ56I_Y ;
wire Clock_Reset_0_Main_CLOCK ;
wire GND ;
wire VCC ;
// @74:53
  COREFIFO_C0_COREFIFO_C0_0_LSRAM_top L1_asyncnonpipe (
	.Communication_TX_Arbiter_0_TX_Fifo_Data(Communication_TX_Arbiter_0_TX_Fifo_Data[39:0]),
	.RDATA_int(RDATA_int[31:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.full_r_RNIJ56I_Y(full_r_RNIJ56I_Y),
	.empty_r_RNI0URL_Y(empty_r_RNI0URL_Y),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s */

module COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0 (
  Communication_TX_Arbiter_0_TX_Fifo_Data,
  fwft_Q,
  fwft_Q_r,
  state_reg_rep_0,
  Diag_Valid_RX,
  dff_arst,
  Clock_Reset_0_Main_CLOCK,
  UART_Protocol_0_TX_FIFO_FULL,
  Diag_0,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1
)
;
input [39:0] Communication_TX_Arbiter_0_TX_Fifo_Data ;
output [31:0] fwft_Q ;
output [31:0] fwft_Q_r ;
input state_reg_rep_0 ;
output Diag_Valid_RX ;
input dff_arst ;
input Clock_Reset_0_Main_CLOCK ;
output UART_Protocol_0_TX_FIFO_FULL ;
input Diag_0 ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
wire state_reg_rep_0 ;
wire Diag_Valid_RX ;
wire dff_arst ;
wire Clock_Reset_0_Main_CLOCK ;
wire UART_Protocol_0_TX_FIFO_FULL ;
wire Diag_0 ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire [31:0] RDATA_r_Z;
wire [31:0] RDATA_int;
wire [17:15] int_MEMRD_fwft_1_Z;
wire [9:0] fifo_MEMWADDR;
wire [9:0] fifo_MEMRADDR;
wire RE_d1_Z ;
wire VCC ;
wire GND ;
wire REN_d1_Z ;
wire empty_r_RNI0URL_Y ;
wire re_set_Z ;
wire N_94_i ;
wire N_96_i ;
wire N_223 ;
wire N_222 ;
wire N_221 ;
wire N_220 ;
wire N_219 ;
wire N_218 ;
wire N_217 ;
wire N_216 ;
wire N_215 ;
wire N_214 ;
wire N_213 ;
wire N_212 ;
wire N_211 ;
wire N_210 ;
wire N_209 ;
wire N_208 ;
wire N_207 ;
wire N_206 ;
wire N_205 ;
wire N_204 ;
wire N_203 ;
wire N_202 ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire middle_valid ;
wire fifo_valid ;
wire EMPTY1 ;
wire full_r_RNIJ56I_Y ;
// @75:1110
  SLE RE_d1 (
	.Q(RE_d1_Z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_rep_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(empty_r_RNI0URL_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(REN_d1_Z),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[13]  (
	.Q(RDATA_r_Z[13]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[13]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[12]  (
	.Q(RDATA_r_Z[12]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[12]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[11]  (
	.Q(RDATA_r_Z[11]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[11]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[10]  (
	.Q(RDATA_r_Z[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[10]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[9]  (
	.Q(RDATA_r_Z[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[9]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[8]  (
	.Q(RDATA_r_Z[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[8]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[7]  (
	.Q(RDATA_r_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[7]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[6]  (
	.Q(RDATA_r_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[6]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[5]  (
	.Q(RDATA_r_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[5]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[4]  (
	.Q(RDATA_r_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[4]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[3]  (
	.Q(RDATA_r_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[3]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[2]  (
	.Q(RDATA_r_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[2]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[1]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[0]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[28]  (
	.Q(RDATA_r_Z[28]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[28]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[27]  (
	.Q(RDATA_r_Z[27]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[27]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[26]  (
	.Q(RDATA_r_Z[26]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[26]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[25]  (
	.Q(RDATA_r_Z[25]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[25]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[24]  (
	.Q(RDATA_r_Z[24]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[24]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[23]  (
	.Q(RDATA_r_Z[23]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[23]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[22]  (
	.Q(RDATA_r_Z[22]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[22]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[21]  (
	.Q(RDATA_r_Z[21]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[21]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[20]  (
	.Q(RDATA_r_Z[20]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[20]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[19]  (
	.Q(RDATA_r_Z[19]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[19]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[18]  (
	.Q(RDATA_r_Z[18]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[18]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[17]  (
	.Q(RDATA_r_Z[17]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[17]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[16]  (
	.Q(RDATA_r_Z[16]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[16]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[15]  (
	.Q(RDATA_r_Z[15]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[15]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[14]  (
	.Q(RDATA_r_Z[14]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[14]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[31]  (
	.Q(RDATA_r_Z[31]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[31]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[30]  (
	.Q(RDATA_r_Z[30]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[30]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[29]  (
	.Q(RDATA_r_Z[29]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[29]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[12]  (
	.Q(fwft_Q_r[12]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[12]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[11]  (
	.Q(fwft_Q_r[11]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[11]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[10]  (
	.Q(fwft_Q_r[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[10]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[9]  (
	.Q(fwft_Q_r[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[9]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[8]  (
	.Q(fwft_Q_r[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[8]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[7]  (
	.Q(fwft_Q_r[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[7]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[6]  (
	.Q(fwft_Q_r[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[6]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[5]  (
	.Q(fwft_Q_r[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[5]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[4]  (
	.Q(fwft_Q_r[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[4]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[3]  (
	.Q(fwft_Q_r[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[3]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[2]  (
	.Q(fwft_Q_r[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[2]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[1]  (
	.Q(fwft_Q_r[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[1]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[0]  (
	.Q(fwft_Q_r[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[0]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[27]  (
	.Q(fwft_Q_r[27]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[27]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[26]  (
	.Q(fwft_Q_r[26]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[26]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[25]  (
	.Q(fwft_Q_r[25]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[25]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[24]  (
	.Q(fwft_Q_r[24]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[24]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[23]  (
	.Q(fwft_Q_r[23]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[23]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[22]  (
	.Q(fwft_Q_r[22]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[22]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[21]  (
	.Q(fwft_Q_r[21]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[21]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[20]  (
	.Q(fwft_Q_r[20]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[20]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[19]  (
	.Q(fwft_Q_r[19]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[19]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[18]  (
	.Q(fwft_Q_r[18]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[18]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[17]  (
	.Q(fwft_Q_r[17]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[17]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[16]  (
	.Q(fwft_Q_r[16]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[16]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[15]  (
	.Q(fwft_Q_r[15]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[15]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[14]  (
	.Q(fwft_Q_r[14]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[14]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[13]  (
	.Q(fwft_Q_r[13]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[13]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[31]  (
	.Q(fwft_Q_r[31]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[31]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[30]  (
	.Q(fwft_Q_r[30]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[30]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[29]  (
	.Q(fwft_Q_r[29]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[29]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[28]  (
	.Q(fwft_Q_r[28]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[28]),
	.EN(state_reg_rep_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1139
  CFG4 \int_MEMRD_fwft_1[15]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[15]),
	.C(RDATA_int[15]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[15])
);
defparam \int_MEMRD_fwft_1[15] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[16]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[16]),
	.C(RDATA_int[16]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[16])
);
defparam \int_MEMRD_fwft_1[16] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[17]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[17]),
	.C(RDATA_int[17]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[17])
);
defparam \int_MEMRD_fwft_1[17] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[0]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[0]),
	.C(RDATA_int[0]),
	.D(RE_d1_Z),
	.Y(N_223)
);
defparam \int_MEMRD_fwft_1_i_m2[0] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[1]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[1]),
	.C(RDATA_int[1]),
	.D(RE_d1_Z),
	.Y(N_222)
);
defparam \int_MEMRD_fwft_1_i_m2[1] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[2]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[2]),
	.C(RDATA_int[2]),
	.D(RE_d1_Z),
	.Y(N_221)
);
defparam \int_MEMRD_fwft_1_i_m2[2] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[3]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[3]),
	.C(RDATA_int[3]),
	.D(RE_d1_Z),
	.Y(N_220)
);
defparam \int_MEMRD_fwft_1_i_m2[3] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[4]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[4]),
	.C(RDATA_int[4]),
	.D(RE_d1_Z),
	.Y(N_219)
);
defparam \int_MEMRD_fwft_1_i_m2[4] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[5]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[5]),
	.C(RDATA_int[5]),
	.D(RE_d1_Z),
	.Y(N_218)
);
defparam \int_MEMRD_fwft_1_i_m2[5] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[6]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[6]),
	.C(RDATA_int[6]),
	.D(RE_d1_Z),
	.Y(N_217)
);
defparam \int_MEMRD_fwft_1_i_m2[6] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[7]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[7]),
	.C(RDATA_int[7]),
	.D(RE_d1_Z),
	.Y(N_216)
);
defparam \int_MEMRD_fwft_1_i_m2[7] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[8]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[8]),
	.C(RDATA_int[8]),
	.D(RE_d1_Z),
	.Y(N_215)
);
defparam \int_MEMRD_fwft_1_i_m2[8] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[9]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[9]),
	.C(RDATA_int[9]),
	.D(RE_d1_Z),
	.Y(N_214)
);
defparam \int_MEMRD_fwft_1_i_m2[9] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[10]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[10]),
	.C(RDATA_int[10]),
	.D(RE_d1_Z),
	.Y(N_213)
);
defparam \int_MEMRD_fwft_1_i_m2[10] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[11]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[11]),
	.C(RDATA_int[11]),
	.D(RE_d1_Z),
	.Y(N_212)
);
defparam \int_MEMRD_fwft_1_i_m2[11] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[12]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[12]),
	.C(RDATA_int[12]),
	.D(RE_d1_Z),
	.Y(N_211)
);
defparam \int_MEMRD_fwft_1_i_m2[12] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[13]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[13]),
	.C(RDATA_int[13]),
	.D(RE_d1_Z),
	.Y(N_210)
);
defparam \int_MEMRD_fwft_1_i_m2[13] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[14]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[14]),
	.C(RDATA_int[14]),
	.D(RE_d1_Z),
	.Y(N_209)
);
defparam \int_MEMRD_fwft_1_i_m2[14] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[18]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[18]),
	.C(RDATA_int[18]),
	.D(RE_d1_Z),
	.Y(N_208)
);
defparam \int_MEMRD_fwft_1_i_m2[18] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[19]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[19]),
	.C(RDATA_int[19]),
	.D(RE_d1_Z),
	.Y(N_207)
);
defparam \int_MEMRD_fwft_1_i_m2[19] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[20]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[20]),
	.C(RDATA_int[20]),
	.D(RE_d1_Z),
	.Y(N_206)
);
defparam \int_MEMRD_fwft_1_i_m2[20] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[21]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[21]),
	.C(RDATA_int[21]),
	.D(RE_d1_Z),
	.Y(N_205)
);
defparam \int_MEMRD_fwft_1_i_m2[21] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[22]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[22]),
	.C(RDATA_int[22]),
	.D(RE_d1_Z),
	.Y(N_204)
);
defparam \int_MEMRD_fwft_1_i_m2[22] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[23]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[23]),
	.C(RDATA_int[23]),
	.D(RE_d1_Z),
	.Y(N_203)
);
defparam \int_MEMRD_fwft_1_i_m2[23] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[24]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[24]),
	.C(RDATA_int[24]),
	.D(RE_d1_Z),
	.Y(N_202)
);
defparam \int_MEMRD_fwft_1_i_m2[24] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[25]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[25]),
	.C(RDATA_int[25]),
	.D(RE_d1_Z),
	.Y(N_201)
);
defparam \int_MEMRD_fwft_1_i_m2[25] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[26]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[26]),
	.C(RDATA_int[26]),
	.D(RE_d1_Z),
	.Y(N_200)
);
defparam \int_MEMRD_fwft_1_i_m2[26] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[27]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[27]),
	.C(RDATA_int[27]),
	.D(RE_d1_Z),
	.Y(N_199)
);
defparam \int_MEMRD_fwft_1_i_m2[27] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[28]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[28]),
	.C(RDATA_int[28]),
	.D(RE_d1_Z),
	.Y(N_198)
);
defparam \int_MEMRD_fwft_1_i_m2[28] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[29]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[29]),
	.C(RDATA_int[29]),
	.D(RE_d1_Z),
	.Y(N_197)
);
defparam \int_MEMRD_fwft_1_i_m2[29] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[30]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[30]),
	.C(RDATA_int[30]),
	.D(RE_d1_Z),
	.Y(N_196)
);
defparam \int_MEMRD_fwft_1_i_m2[30] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[31]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[31]),
	.C(RDATA_int[31]),
	.D(RE_d1_Z),
	.Y(N_195)
);
defparam \int_MEMRD_fwft_1_i_m2[31] .INIT=16'hF0D8;
// @75:1055
  CFG2 REN_d1_RNIO5431 (
	.A(empty_r_RNI0URL_Y),
	.B(REN_d1_Z),
	.Y(N_96_i)
);
defparam REN_d1_RNIO5431.INIT=4'h4;
// @75:1040
  CFG2 re_set_RNO (
	.A(empty_r_RNI0URL_Y),
	.B(REN_d1_Z),
	.Y(N_94_i)
);
defparam re_set_RNO.INIT=4'h6;
// @75:793
  COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0 \genblk16.U_corefifo_async  (
	.state_reg_rep_0(state_reg_rep_0),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.Diag_0(Diag_0),
	.middle_valid(middle_valid),
	.fifo_valid(fifo_valid),
	.UART_Protocol_0_TX_FIFO_FULL(UART_Protocol_0_TX_FIFO_FULL),
	.EMPTY1(EMPTY1),
	.full_r_RNIJ56I_Y(full_r_RNIJ56I_Y),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst),
	.empty_r_RNI0URL_Y(empty_r_RNI0URL_Y),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1)
);
// @75:984
  COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0 \genblk17.u_corefifo_fwft  (
	.state_reg_rep_0(state_reg_rep_0),
	.fwft_Q(fwft_Q[31:0]),
	.int_MEMRD_fwft_1(int_MEMRD_fwft_1_Z[17:15]),
	.EMPTY1(EMPTY1),
	.N_199(N_199),
	.N_198(N_198),
	.N_197(N_197),
	.N_196(N_196),
	.N_195(N_195),
	.N_211(N_211),
	.N_210(N_210),
	.N_209(N_209),
	.N_208(N_208),
	.N_207(N_207),
	.N_206(N_206),
	.N_205(N_205),
	.N_204(N_204),
	.N_203(N_203),
	.N_202(N_202),
	.N_201(N_201),
	.N_200(N_200),
	.N_223(N_223),
	.N_222(N_222),
	.N_221(N_221),
	.N_220(N_220),
	.N_219(N_219),
	.N_218(N_218),
	.N_217(N_217),
	.N_216(N_216),
	.N_215(N_215),
	.N_214(N_214),
	.N_213(N_213),
	.N_212(N_212),
	.empty_r_RNI0URL_Y(empty_r_RNI0URL_Y),
	.fifo_valid_1z(fifo_valid),
	.middle_valid_1z(middle_valid),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1),
	.Diag_Valid_RX(Diag_Valid_RX)
);
// @75:1264
  COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s \genblk23.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.RDATA_int(RDATA_int[31:0]),
	.Communication_TX_Arbiter_0_TX_Fifo_Data(Communication_TX_Arbiter_0_TX_Fifo_Data[39:0]),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.empty_r_RNI0URL_Y(empty_r_RNI0URL_Y),
	.full_r_RNIJ56I_Y(full_r_RNIJ56I_Y),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0 */

module COREFIFO_C0_1_0 (
  state_reg_rep_0,
  fwft_Q_r,
  fwft_Q,
  Communication_TX_Arbiter_0_TX_Fifo_Data,
  Chain_arst1,
  Clock_Reset_0_UART_CLOCK,
  Diag_0,
  UART_Protocol_0_TX_FIFO_FULL,
  Clock_Reset_0_Main_CLOCK,
  dff_arst,
  Diag_Valid_RX
)
;
input state_reg_rep_0 ;
output [31:0] fwft_Q_r ;
output [31:0] fwft_Q ;
input [39:0] Communication_TX_Arbiter_0_TX_Fifo_Data ;
input Chain_arst1 ;
input Clock_Reset_0_UART_CLOCK ;
input Diag_0 ;
output UART_Protocol_0_TX_FIFO_FULL ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
output Diag_Valid_RX ;
wire state_reg_rep_0 ;
wire Chain_arst1 ;
wire Clock_Reset_0_UART_CLOCK ;
wire Diag_0 ;
wire UART_Protocol_0_TX_FIFO_FULL ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire Diag_Valid_RX ;
wire GND ;
wire VCC ;
// @76:161
  COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0 COREFIFO_C0_0 (
	.Communication_TX_Arbiter_0_TX_Fifo_Data(Communication_TX_Arbiter_0_TX_Fifo_Data[39:0]),
	.fwft_Q(fwft_Q[31:0]),
	.fwft_Q_r(fwft_Q_r[31:0]),
	.state_reg_rep_0(state_reg_rep_0),
	.Diag_Valid_RX(Diag_Valid_RX),
	.dff_arst(dff_arst),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.UART_Protocol_0_TX_FIFO_FULL(UART_Protocol_0_TX_FIFO_FULL),
	.Diag_0(Diag_0),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_1_0 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3 (
  wptr_gray,
  wptr_gray_sync,
  wptr_bin_sync_0,
  Clock_Reset_0_Main_CLOCK,
  dff_arst
)
;
input [10:0] wptr_gray ;
output [9:0] wptr_gray_sync ;
output wptr_bin_sync_0 ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
wire wptr_bin_sync_0 ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire [10:0] shift_reg_Z;
wire VCC ;
wire GND ;
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[6]  (
	.Q(shift_reg_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[5]  (
	.Q(shift_reg_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[4]  (
	.Q(shift_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[3]  (
	.Q(shift_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[2]  (
	.Q(shift_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[1]  (
	.Q(shift_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[0]  (
	.Q(shift_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][10]  (
	.Q(wptr_bin_sync_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][9]  (
	.Q(wptr_gray_sync[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][8]  (
	.Q(wptr_gray_sync[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][7]  (
	.Q(wptr_gray_sync[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][6]  (
	.Q(wptr_gray_sync[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][5]  (
	.Q(wptr_gray_sync[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][4]  (
	.Q(wptr_gray_sync[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][3]  (
	.Q(wptr_gray_sync[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][2]  (
	.Q(wptr_gray_sync[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][1]  (
	.Q(wptr_gray_sync[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][0]  (
	.Q(wptr_gray_sync[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[10]  (
	.Q(shift_reg_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[9]  (
	.Q(shift_reg_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[8]  (
	.Q(shift_reg_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[7]  (
	.Q(shift_reg_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_1 (
  wptr_bin_sync,
  wptr_gray_sync
)
;
inout [10:0] wptr_bin_sync /* synthesis syn_tristate = 1 */ ;
input [9:0] wptr_gray_sync ;
wire GND ;
wire VCC ;
// @70:74
  CFG4 \bin_out_11_0_a2[1]  (
	.A(wptr_gray_sync[3]),
	.B(wptr_bin_sync[4]),
	.C(wptr_gray_sync[2]),
	.D(wptr_gray_sync[1]),
	.Y(wptr_bin_sync[1])
);
defparam \bin_out_11_0_a2[1] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_10_0_a2[2]  (
	.A(wptr_gray_sync[2]),
	.B(wptr_gray_sync[3]),
	.C(wptr_bin_sync[4]),
	.Y(wptr_bin_sync[2])
);
defparam \bin_out_10_0_a2[2] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_8_0_a2[4]  (
	.A(wptr_gray_sync[6]),
	.B(wptr_bin_sync[7]),
	.C(wptr_gray_sync[4]),
	.D(wptr_gray_sync[5]),
	.Y(wptr_bin_sync[4])
);
defparam \bin_out_8_0_a2[4] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_7_0_a2[5]  (
	.A(wptr_gray_sync[5]),
	.B(wptr_gray_sync[6]),
	.C(wptr_bin_sync[7]),
	.Y(wptr_bin_sync[5])
);
defparam \bin_out_7_0_a2[5] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_5_0_a2[7]  (
	.A(wptr_gray_sync[9]),
	.B(wptr_bin_sync[10]),
	.C(wptr_gray_sync[7]),
	.D(wptr_gray_sync[8]),
	.Y(wptr_bin_sync[7])
);
defparam \bin_out_5_0_a2[7] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_4_i_o2[8]  (
	.A(wptr_gray_sync[8]),
	.B(wptr_gray_sync[9]),
	.C(wptr_bin_sync[10]),
	.Y(wptr_bin_sync[8])
);
defparam \bin_out_4_i_o2[8] .INIT=8'h96;
// @70:74
  CFG2 \bin_out_1_1_i_o2[0]  (
	.A(wptr_bin_sync[10]),
	.B(wptr_gray_sync[9]),
	.Y(wptr_bin_sync[9])
);
defparam \bin_out_1_1_i_o2[0] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_6_0_a2[6]  (
	.A(wptr_bin_sync[7]),
	.B(wptr_gray_sync[6]),
	.Y(wptr_bin_sync[6])
);
defparam \bin_out_6_0_a2[6] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_1_9_0_a2[0]  (
	.A(wptr_bin_sync[4]),
	.B(wptr_gray_sync[3]),
	.Y(wptr_bin_sync[3])
);
defparam \bin_out_1_9_0_a2[0] .INIT=4'h6;
// @70:74
  CFG3 \bin_out_1_0_a2[0]  (
	.A(wptr_gray_sync[1]),
	.B(wptr_bin_sync[2]),
	.C(wptr_gray_sync[0]),
	.Y(wptr_bin_sync[0])
);
defparam \bin_out_1_0_a2[0] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_1 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3 (
  rptr_gray_sync_fwft,
  rptr_bin_sync_fwft_0,
  rptr_gray_fwft,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1
)
;
output [9:0] rptr_gray_sync_fwft ;
output rptr_bin_sync_fwft_0 ;
input [10:0] rptr_gray_fwft ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
wire rptr_bin_sync_fwft_0 ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire [10:0] shift_reg_Z;
wire VCC ;
wire GND ;
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][3]  (
	.Q(rptr_gray_sync_fwft[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][2]  (
	.Q(rptr_gray_sync_fwft[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][1]  (
	.Q(rptr_gray_sync_fwft[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][0]  (
	.Q(rptr_gray_sync_fwft[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[10]  (
	.Q(shift_reg_Z[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[9]  (
	.Q(shift_reg_Z[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[8]  (
	.Q(shift_reg_Z[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[7]  (
	.Q(shift_reg_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[6]  (
	.Q(shift_reg_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[5]  (
	.Q(shift_reg_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[4]  (
	.Q(shift_reg_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[3]  (
	.Q(shift_reg_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[2]  (
	.Q(shift_reg_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[1]  (
	.Q(shift_reg_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[0]  (
	.Q(shift_reg_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][10]  (
	.Q(rptr_bin_sync_fwft_0),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][9]  (
	.Q(rptr_gray_sync_fwft[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][8]  (
	.Q(rptr_gray_sync_fwft[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][7]  (
	.Q(rptr_gray_sync_fwft[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][6]  (
	.Q(rptr_gray_sync_fwft[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][5]  (
	.Q(rptr_gray_sync_fwft[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][4]  (
	.Q(rptr_gray_sync_fwft[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_2 (
  rptr_bin_sync_fwft,
  rptr_gray_sync_fwft
)
;
inout [10:0] rptr_bin_sync_fwft /* synthesis syn_tristate = 1 */ ;
input [9:0] rptr_gray_sync_fwft ;
wire GND ;
wire VCC ;
// @70:74
  CFG4 \bin_out_11_0_a2[1]  (
	.A(rptr_gray_sync_fwft[3]),
	.B(rptr_bin_sync_fwft[4]),
	.C(rptr_gray_sync_fwft[2]),
	.D(rptr_gray_sync_fwft[1]),
	.Y(rptr_bin_sync_fwft[1])
);
defparam \bin_out_11_0_a2[1] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_10_0_a2[2]  (
	.A(rptr_gray_sync_fwft[2]),
	.B(rptr_gray_sync_fwft[3]),
	.C(rptr_bin_sync_fwft[4]),
	.Y(rptr_bin_sync_fwft[2])
);
defparam \bin_out_10_0_a2[2] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_8_0_a2[4]  (
	.A(rptr_gray_sync_fwft[6]),
	.B(rptr_bin_sync_fwft[7]),
	.C(rptr_gray_sync_fwft[4]),
	.D(rptr_gray_sync_fwft[5]),
	.Y(rptr_bin_sync_fwft[4])
);
defparam \bin_out_8_0_a2[4] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_7_0_a2[5]  (
	.A(rptr_gray_sync_fwft[5]),
	.B(rptr_gray_sync_fwft[6]),
	.C(rptr_bin_sync_fwft[7]),
	.Y(rptr_bin_sync_fwft[5])
);
defparam \bin_out_7_0_a2[5] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_5_0_a2[7]  (
	.A(rptr_gray_sync_fwft[9]),
	.B(rptr_bin_sync_fwft[10]),
	.C(rptr_gray_sync_fwft[7]),
	.D(rptr_gray_sync_fwft[8]),
	.Y(rptr_bin_sync_fwft[7])
);
defparam \bin_out_5_0_a2[7] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_4_i_o2[8]  (
	.A(rptr_gray_sync_fwft[8]),
	.B(rptr_gray_sync_fwft[9]),
	.C(rptr_bin_sync_fwft[10]),
	.Y(rptr_bin_sync_fwft[8])
);
defparam \bin_out_4_i_o2[8] .INIT=8'h96;
// @70:74
  CFG2 \bin_out_1_1_i_o2[0]  (
	.A(rptr_bin_sync_fwft[10]),
	.B(rptr_gray_sync_fwft[9]),
	.Y(rptr_bin_sync_fwft[9])
);
defparam \bin_out_1_1_i_o2[0] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_6_0_a2[6]  (
	.A(rptr_bin_sync_fwft[7]),
	.B(rptr_gray_sync_fwft[6]),
	.Y(rptr_bin_sync_fwft[6])
);
defparam \bin_out_6_0_a2[6] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_1_9_0_a2[0]  (
	.A(rptr_bin_sync_fwft[4]),
	.B(rptr_gray_sync_fwft[3]),
	.Y(rptr_bin_sync_fwft[3])
);
defparam \bin_out_1_9_0_a2[0] .INIT=4'h6;
// @70:74
  CFG3 \bin_out_1_0_a2[0]  (
	.A(rptr_gray_sync_fwft[1]),
	.B(rptr_bin_sync_fwft[2]),
	.C(rptr_gray_sync_fwft[0]),
	.Y(rptr_bin_sync_fwft[0])
);
defparam \bin_out_1_0_a2[0] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_2 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1 (
  UART_RX_Protocol_0_Fifo_Write_Data_0,
  state_reg_0,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  memwaddr_r_lcry_cy_Y,
  Controler_0_SRC_1_Fifo_Read_Enable,
  middle_valid,
  fifo_valid,
  full_r_RNIIV34_Y,
  EMPTY1,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1,
  empty_r_RNIMC6S_Y,
  Clock_Reset_0_Main_CLOCK,
  dff_arst,
  COREFIFO_C0_0_0_FULL
)
;
input UART_RX_Protocol_0_Fifo_Write_Data_0 ;
input state_reg_0 ;
output [9:0] fifo_MEMWADDR ;
output [9:0] fifo_MEMRADDR ;
output memwaddr_r_lcry_cy_Y ;
input Controler_0_SRC_1_Fifo_Read_Enable ;
input middle_valid ;
input fifo_valid ;
output full_r_RNIIV34_Y ;
output EMPTY1 ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
output empty_r_RNIMC6S_Y ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
output COREFIFO_C0_0_0_FULL ;
wire UART_RX_Protocol_0_Fifo_Write_Data_0 ;
wire state_reg_0 ;
wire memwaddr_r_lcry_cy_Y ;
wire Controler_0_SRC_1_Fifo_Read_Enable ;
wire middle_valid ;
wire fifo_valid ;
wire full_r_RNIIV34_Y ;
wire EMPTY1 ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire empty_r_RNIMC6S_Y ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire COREFIFO_C0_0_0_FULL ;
wire [9:0] memraddr_r_s;
wire [9:0] memwaddr_r_s;
wire [10:1] rptr_fwft_cmb;
wire [10:0] wptr_cmb;
wire [10:1] rptr_cmb;
wire [10:0] wptr_bin_sync2_Z;
wire [10:0] wptr_bin_sync;
wire [10:0] rptr_bin_sync2_fwft_Z;
wire [10:0] rptr_bin_sync_fwft;
wire [10:0] rptr_gray_fwft;
wire [9:0] rptr_gray_fwft_3_Z;
wire [10:0] wptr_gray;
wire [9:0] wptr_gray_3_Z;
wire [0:0] rptr_RNID6HB1_Y;
wire [1:1] rptr_RNI51SQ1_Y;
wire [2:2] rptr_RNIUS6A2_Y;
wire [3:3] rptr_RNIOPHP2_Y;
wire [4:4] rptr_RNIJNS83_Y;
wire [5:5] rptr_RNIFM7O3_Y;
wire [6:6] rptr_RNICMI74_Y;
wire [7:7] rptr_RNIANTM4_Y;
wire [8:8] rptr_RNI9P865_Y;
wire [10:10] rptr_RNIH3OV5_FCO;
wire [10:10] rptr_RNIH3OV5_Y;
wire [9:9] rptr_RNI9SJL5_Y;
wire [0:0] rptr_fwft_RNICP7H_Y;
wire [1:1] rptr_fwft_RNIQJ4O_Y;
wire [2:2] rptr_fwft_RNI9F1V_Y;
wire [3:3] rptr_fwft_RNIPBU51_Y;
wire [4:4] rptr_fwft_RNIA9RC1_Y;
wire [5:5] rptr_fwft_RNIS7OJ1_Y;
wire [6:6] rptr_fwft_RNIF7LQ1_Y;
wire [7:7] rptr_fwft_RNI38I12_Y;
wire [8:8] rptr_fwft_RNIO9F82_Y;
wire [10:10] rptr_fwft_RNIC92J2_FCO;
wire [10:10] rptr_fwft_RNIC92J2_Y;
wire [9:9] rptr_fwft_RNIECCF2_Y;
wire [0:0] wptr_RNIENQ9_Y;
wire [1:1] wptr_RNIBGHF_Y;
wire [2:2] wptr_RNI9A8L_Y;
wire [3:3] wptr_RNI85VQ_Y;
wire [4:4] wptr_RNI81M01_Y;
wire [5:5] wptr_RNI9UC61_Y;
wire [6:6] wptr_RNIBS3C1_Y;
wire [7:7] wptr_RNIERQH1_Y;
wire [8:8] wptr_RNIIRHN1_Y;
wire [10:10] wptr_RNI47N92_FCO;
wire [10:10] wptr_RNI47N92_Y;
wire [9:9] wptr_RNINS8T1_Y;
wire [0:0] memwaddr_r_RNI56QP4_S;
wire [0:0] memwaddr_r_RNI56QP4_Y;
wire [8:0] memwaddr_r_cry;
wire [0:0] memwaddr_r_RNIRCG2A_Y;
wire [1:1] memwaddr_r_RNIIK6BF_Y;
wire [2:2] memwaddr_r_RNIATSJK_Y;
wire [3:3] memwaddr_r_RNI37JSP_Y;
wire [4:4] memwaddr_r_RNITH95V_Y;
wire [5:5] memwaddr_r_RNIOTVD41_Y;
wire [6:6] memwaddr_r_RNIKAMM91_Y;
wire [7:7] memwaddr_r_RNIHOCVE1_Y;
wire [9:9] memwaddr_r_RNO_FCO_0;
wire [9:9] memwaddr_r_RNO_Y_0;
wire [8:8] memwaddr_r_RNIF738K1_Y;
wire [8:8] memraddr_r_RNI5G3K1_S;
wire [8:8] memraddr_r_RNI5G3K1_Y;
wire [8:0] memraddr_r_cry;
wire [0:0] memraddr_r_RNIMJDD3_Y;
wire [1:1] memraddr_r_RNI8ON65_Y;
wire [2:2] memraddr_r_RNIRT107_Y;
wire [3:3] memraddr_r_RNIF4CP8_Y;
wire [4:4] memraddr_r_RNI4CMIA_Y;
wire [5:5] memraddr_r_RNIQK0CC_Y;
wire [6:6] memraddr_r_RNIHUA5E_Y;
wire [7:7] memraddr_r_RNI99LUF_Y;
wire [9:9] memraddr_r_RNO_FCO_0;
wire [9:9] memraddr_r_RNO_Y_0;
wire [8:8] memraddr_r_RNI2LVNH_Y;
wire [10:1] rdiff_bus_fwft_Z;
wire [10:1] rdiff_bus_Z;
wire [9:0] wptr_gray_sync;
wire [9:0] rptr_gray_sync_fwft;
wire COREFIFO_C0_0_0_FULL_i ;
wire VCC ;
wire GND ;
wire full_r_3 ;
wire empty_r_4 ;
wire empty_r_fwft ;
wire emptyi_fwft ;
wire rptr_fwft_cmb_axb_8 ;
wire empty_r_fwft_RNIVVAA_Y ;
wire rptr_fwft_cmb_axb_7 ;
wire rptr_fwft_cmb_axb_6 ;
wire rptr_fwft_cmb_axb_5 ;
wire rptr_fwft_cmb_axb_4 ;
wire rptr_fwft_cmb_axb_3 ;
wire rptr_fwft_cmb_axb_2 ;
wire rptr_fwft_cmb_axb_1 ;
wire rptr_fwft_cmb_axb_0 ;
wire rdiff_bus_fwft ;
wire wptr_cmb_axb_1 ;
wire wptr_cmb_axb_0 ;
wire rptr_cmb_axb_10 ;
wire rptr_cmb_axb_9 ;
wire rptr_cmb_axb_8 ;
wire rptr_cmb_axb_7 ;
wire rptr_cmb_axb_6 ;
wire rptr_cmb_axb_5 ;
wire rptr_cmb_axb_4 ;
wire rptr_cmb_axb_3 ;
wire rptr_cmb_axb_2 ;
wire rptr_cmb_axb_1 ;
wire rptr_cmb_axb_0 ;
wire rdiff_bus ;
wire rptr_fwft_cmb_axb_10 ;
wire rptr_fwft_cmb_axb_9 ;
wire wptr_cmb_axb_10 ;
wire wptr_cmb_axb_9 ;
wire wptr_cmb_axb_8 ;
wire wptr_cmb_axb_7 ;
wire wptr_cmb_axb_6 ;
wire wptr_cmb_axb_5 ;
wire wptr_cmb_axb_4 ;
wire wptr_cmb_axb_3 ;
wire wptr_cmb_axb_2 ;
wire rptr_cmb_cry_0_cy ;
wire empty_r_RNIMC6S_S ;
wire rptr_cmb_cry_0 ;
wire rptr_cmb_cry_1 ;
wire rptr_cmb_cry_2 ;
wire rptr_cmb_cry_3 ;
wire rptr_cmb_cry_4 ;
wire rptr_cmb_cry_5 ;
wire rptr_cmb_cry_6 ;
wire rptr_cmb_cry_7 ;
wire rptr_cmb_cry_8 ;
wire rptr_cmb_cry_9 ;
wire rptr_fwft_cmb_cry_0_cy ;
wire empty_r_fwft_RNIVVAA_S ;
wire rptr_fwft_cmb_cry_0 ;
wire rptr_fwft_cmb_cry_1 ;
wire rptr_fwft_cmb_cry_2 ;
wire rptr_fwft_cmb_cry_3 ;
wire rptr_fwft_cmb_cry_4 ;
wire rptr_fwft_cmb_cry_5 ;
wire rptr_fwft_cmb_cry_6 ;
wire rptr_fwft_cmb_cry_7 ;
wire rptr_fwft_cmb_cry_8 ;
wire rptr_fwft_cmb_cry_9 ;
wire wptr_cmb_cry_0_cy ;
wire full_r_RNIIV34_S ;
wire wptr_cmb_cry_0 ;
wire wptr_cmb_cry_1 ;
wire wptr_cmb_cry_2 ;
wire wptr_cmb_cry_3 ;
wire wptr_cmb_cry_4 ;
wire wptr_cmb_cry_5 ;
wire wptr_cmb_cry_6 ;
wire wptr_cmb_cry_7 ;
wire wptr_cmb_cry_8 ;
wire wptr_cmb_cry_9 ;
wire memwaddr_r_lcry_cy ;
wire memwaddr_r_lcry_cy_S ;
wire memwaddr_r ;
wire N_139_4 ;
wire N_139_5 ;
wire N_139_6 ;
wire memraddr_r_cry_cy ;
wire memraddr_r_0_sqmuxa_0_48_a2_i_5 ;
wire memraddr_r_0_sqmuxa_0_48_a2_i_6 ;
wire rdiff_bus_fwft_cry_0_Z ;
wire rdiff_bus_fwft_cry_0_S_0 ;
wire rdiff_bus_fwft_cry_0_Y_0 ;
wire rdiff_bus_fwft_cry_1_Z ;
wire rdiff_bus_fwft_cry_1_Y_0 ;
wire rdiff_bus_fwft_cry_2_Z ;
wire rdiff_bus_fwft_cry_2_Y_0 ;
wire rdiff_bus_fwft_cry_3_Z ;
wire rdiff_bus_fwft_cry_3_Y_0 ;
wire rdiff_bus_fwft_cry_4_Z ;
wire rdiff_bus_fwft_cry_4_Y_0 ;
wire rdiff_bus_fwft_cry_5_Z ;
wire rdiff_bus_fwft_cry_5_Y_0 ;
wire rdiff_bus_fwft_cry_6_Z ;
wire rdiff_bus_fwft_cry_6_Y_0 ;
wire rdiff_bus_fwft_cry_7_Z ;
wire rdiff_bus_fwft_cry_7_Y_0 ;
wire rdiff_bus_fwft_cry_8_Z ;
wire rdiff_bus_fwft_cry_8_Y_0 ;
wire rdiff_bus_fwft_s_10_FCO_0 ;
wire rdiff_bus_fwft_s_10_Y_0 ;
wire rdiff_bus_fwft_cry_9_Z ;
wire rdiff_bus_fwft_cry_9_Y_0 ;
wire rdiff_bus_cry_0_Z ;
wire rdiff_bus_cry_0_S ;
wire rdiff_bus_cry_0_Y ;
wire rdiff_bus_cry_1_Z ;
wire rdiff_bus_cry_1_Y ;
wire rdiff_bus_cry_2_Z ;
wire rdiff_bus_cry_2_Y ;
wire rdiff_bus_cry_3_Z ;
wire rdiff_bus_cry_3_Y ;
wire rdiff_bus_cry_4_Z ;
wire rdiff_bus_cry_4_Y ;
wire rdiff_bus_cry_5_Z ;
wire rdiff_bus_cry_5_Y ;
wire rdiff_bus_cry_6_Z ;
wire rdiff_bus_cry_6_Y ;
wire rdiff_bus_cry_7_Z ;
wire rdiff_bus_cry_7_Y ;
wire rdiff_bus_cry_8_Z ;
wire rdiff_bus_cry_8_Y ;
wire rdiff_bus_s_10_FCO ;
wire rdiff_bus_s_10_Y ;
wire rdiff_bus_cry_9_Z ;
wire rdiff_bus_cry_9_Y ;
wire wdiff_bus_fwft_cry_0_Z ;
wire wdiff_bus_fwft_cry_0_S_0 ;
wire wdiff_bus_fwft_cry_0_Y_0 ;
wire wdiff_bus_fwft_cry_1_Z ;
wire wdiff_bus_fwft_cry_1_S ;
wire wdiff_bus_fwft_cry_1_Y_0 ;
wire wdiff_bus_fwft_cry_2_Z ;
wire wdiff_bus_fwft_cry_2_S ;
wire wdiff_bus_fwft_cry_2_Y_0 ;
wire wdiff_bus_fwft_cry_3_Z ;
wire wdiff_bus_fwft_cry_3_S ;
wire wdiff_bus_fwft_cry_3_Y_0 ;
wire wdiff_bus_fwft_cry_4_Z ;
wire wdiff_bus_fwft_cry_4_S ;
wire wdiff_bus_fwft_cry_4_Y_0 ;
wire wdiff_bus_fwft_cry_5_Z ;
wire wdiff_bus_fwft_cry_5_S ;
wire wdiff_bus_fwft_cry_5_Y_0 ;
wire wdiff_bus_fwft_cry_6_Z ;
wire wdiff_bus_fwft_cry_6_S ;
wire wdiff_bus_fwft_cry_6_Y_0 ;
wire wdiff_bus_fwft_cry_7_Z ;
wire wdiff_bus_fwft_cry_7_S ;
wire wdiff_bus_fwft_cry_7_Y_0 ;
wire wdiff_bus_fwft_cry_8_Z ;
wire wdiff_bus_fwft_cry_8_S ;
wire wdiff_bus_fwft_cry_8_Y_0 ;
wire wdiff_bus_fwft_s_10_FCO_0 ;
wire wdiff_bus_fwft_s_10_Y_0 ;
wire wdiff_bus_fwft_cry_9_Z ;
wire wdiff_bus_fwft_cry_9_S ;
wire wdiff_bus_fwft_cry_9_Y_0 ;
wire emptyi_fwftlto10_4_Z ;
wire emptyi_fwftlto10_6_Z ;
wire empty_r10_0_a2_0_6 ;
wire empty_r10_0_a2_0_5 ;
wire emptyi_fwftlto10_8_Z ;
wire N_277 ;
wire empty_r_1_sqmuxa ;
wire empty_r9 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
  CFG1 \genblk10.full_r_RNIBMJ1  (
	.A(COREFIFO_C0_0_0_FULL),
	.Y(COREFIFO_C0_0_0_FULL_i)
);
defparam \genblk10.full_r_RNIBMJ1 .INIT=2'h1;
// @71:840
  SLE \genblk10.memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[9]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[8]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[7]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[6]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[5]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[4]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[3]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[2]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[1]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[0]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[9]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[8]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[7]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[6]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[5]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[4]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[3]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[2]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[1]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[0]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:784
  SLE \genblk10.full_r  (
	.Q(COREFIFO_C0_0_0_FULL),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(full_r_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:717
  SLE \genblk10.empty_r  (
	.Q(EMPTY1),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(empty_r_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:717
  SLE \genblk10.empty_r_fwft  (
	.Q(empty_r_fwft),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(emptyi_fwft),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[8]  (
	.Q(rptr_fwft_cmb_axb_8),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[8]),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[7]  (
	.Q(rptr_fwft_cmb_axb_7),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[7]),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[6]  (
	.Q(rptr_fwft_cmb_axb_6),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[6]),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[5]  (
	.Q(rptr_fwft_cmb_axb_5),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[5]),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[4]  (
	.Q(rptr_fwft_cmb_axb_4),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[4]),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[3]  (
	.Q(rptr_fwft_cmb_axb_3),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[3]),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[2]  (
	.Q(rptr_fwft_cmb_axb_2),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[2]),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[1]  (
	.Q(rptr_fwft_cmb_axb_1),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[1]),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[0]  (
	.Q(rptr_fwft_cmb_axb_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rdiff_bus_fwft),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[1]  (
	.Q(wptr_cmb_axb_1),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[1]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[0]  (
	.Q(wptr_cmb_axb_0),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[0]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[10]  (
	.Q(rptr_cmb_axb_10),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_cmb[10]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[9]  (
	.Q(rptr_cmb_axb_9),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_cmb[9]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[8]  (
	.Q(rptr_cmb_axb_8),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_cmb[8]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[7]  (
	.Q(rptr_cmb_axb_7),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_cmb[7]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[6]  (
	.Q(rptr_cmb_axb_6),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_cmb[6]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[5]  (
	.Q(rptr_cmb_axb_5),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_cmb[5]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[4]  (
	.Q(rptr_cmb_axb_4),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_cmb[4]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[3]  (
	.Q(rptr_cmb_axb_3),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_cmb[3]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[2]  (
	.Q(rptr_cmb_axb_2),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_cmb[2]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[1]  (
	.Q(rptr_cmb_axb_1),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_cmb[1]),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[0]  (
	.Q(rptr_cmb_axb_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rdiff_bus),
	.EN(empty_r_RNIMC6S_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[10]  (
	.Q(rptr_fwft_cmb_axb_10),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[10]),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[9]  (
	.Q(rptr_fwft_cmb_axb_9),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[9]),
	.EN(empty_r_fwft_RNIVVAA_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[5]  (
	.Q(wptr_bin_sync2_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[4]  (
	.Q(wptr_bin_sync2_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[3]  (
	.Q(wptr_bin_sync2_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[2]  (
	.Q(wptr_bin_sync2_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[1]  (
	.Q(wptr_bin_sync2_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[0]  (
	.Q(wptr_bin_sync2_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[10]  (
	.Q(wptr_cmb_axb_10),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[10]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[9]  (
	.Q(wptr_cmb_axb_9),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[9]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[8]  (
	.Q(wptr_cmb_axb_8),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[8]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[7]  (
	.Q(wptr_cmb_axb_7),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[7]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[6]  (
	.Q(wptr_cmb_axb_6),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[6]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[5]  (
	.Q(wptr_cmb_axb_5),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[5]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[4]  (
	.Q(wptr_cmb_axb_4),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[4]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[3]  (
	.Q(wptr_cmb_axb_3),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[3]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[2]  (
	.Q(wptr_cmb_axb_2),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[2]),
	.EN(full_r_RNIIV34_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[9]  (
	.Q(rptr_bin_sync2_fwft_Z[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[8]  (
	.Q(rptr_bin_sync2_fwft_Z[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[7]  (
	.Q(rptr_bin_sync2_fwft_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[6]  (
	.Q(rptr_bin_sync2_fwft_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[5]  (
	.Q(rptr_bin_sync2_fwft_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[4]  (
	.Q(rptr_bin_sync2_fwft_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[3]  (
	.Q(rptr_bin_sync2_fwft_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[2]  (
	.Q(rptr_bin_sync2_fwft_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[1]  (
	.Q(rptr_bin_sync2_fwft_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[0]  (
	.Q(rptr_bin_sync2_fwft_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[10]  (
	.Q(wptr_bin_sync2_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[9]  (
	.Q(wptr_bin_sync2_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[8]  (
	.Q(wptr_bin_sync2_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[7]  (
	.Q(wptr_bin_sync2_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[6]  (
	.Q(wptr_bin_sync2_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[2]  (
	.Q(rptr_gray_fwft[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[1]  (
	.Q(rptr_gray_fwft[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[0]  (
	.Q(rptr_gray_fwft[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[10]  (
	.Q(wptr_gray[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb_axb_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[9]  (
	.Q(wptr_gray[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[8]  (
	.Q(wptr_gray[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[7]  (
	.Q(wptr_gray[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[6]  (
	.Q(wptr_gray[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[5]  (
	.Q(wptr_gray[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[4]  (
	.Q(wptr_gray[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[3]  (
	.Q(wptr_gray[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[2]  (
	.Q(wptr_gray[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[1]  (
	.Q(wptr_gray[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[0]  (
	.Q(wptr_gray[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[10]  (
	.Q(rptr_bin_sync2_fwft_Z[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[10]  (
	.Q(rptr_gray_fwft[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb_axb_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[9]  (
	.Q(rptr_gray_fwft[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[8]  (
	.Q(rptr_gray_fwft[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[7]  (
	.Q(rptr_gray_fwft[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[6]  (
	.Q(rptr_gray_fwft[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[5]  (
	.Q(rptr_gray_fwft[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[4]  (
	.Q(rptr_gray_fwft[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[3]  (
	.Q(rptr_gray_fwft[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1046
  ARI1 \genblk10.empty_r_RNIMC6S  (
	.FCO(rptr_cmb_cry_0_cy),
	.S(empty_r_RNIMC6S_S),
	.Y(empty_r_RNIMC6S_Y),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.empty_r_RNIMC6S .INIT=20'h41500;
// @75:1046
  ARI1 \genblk10.rptr_RNID6HB1[0]  (
	.FCO(rptr_cmb_cry_0),
	.S(rdiff_bus),
	.Y(rptr_RNID6HB1_Y[0]),
	.B(rptr_cmb_axb_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_0_cy)
);
defparam \genblk10.rptr_RNID6HB1[0] .INIT=20'h4AA00;
// @75:1046
  ARI1 \genblk10.rptr_RNI51SQ1[1]  (
	.FCO(rptr_cmb_cry_1),
	.S(rptr_cmb[1]),
	.Y(rptr_RNI51SQ1_Y[1]),
	.B(rptr_cmb_axb_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_0)
);
defparam \genblk10.rptr_RNI51SQ1[1] .INIT=20'h4AA00;
// @75:1046
  ARI1 \genblk10.rptr_RNIUS6A2[2]  (
	.FCO(rptr_cmb_cry_2),
	.S(rptr_cmb[2]),
	.Y(rptr_RNIUS6A2_Y[2]),
	.B(rptr_cmb_axb_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_1)
);
defparam \genblk10.rptr_RNIUS6A2[2] .INIT=20'h4AA00;
// @75:1046
  ARI1 \genblk10.rptr_RNIOPHP2[3]  (
	.FCO(rptr_cmb_cry_3),
	.S(rptr_cmb[3]),
	.Y(rptr_RNIOPHP2_Y[3]),
	.B(rptr_cmb_axb_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_2)
);
defparam \genblk10.rptr_RNIOPHP2[3] .INIT=20'h4AA00;
// @75:1046
  ARI1 \genblk10.rptr_RNIJNS83[4]  (
	.FCO(rptr_cmb_cry_4),
	.S(rptr_cmb[4]),
	.Y(rptr_RNIJNS83_Y[4]),
	.B(rptr_cmb_axb_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_3)
);
defparam \genblk10.rptr_RNIJNS83[4] .INIT=20'h4AA00;
// @75:1046
  ARI1 \genblk10.rptr_RNIFM7O3[5]  (
	.FCO(rptr_cmb_cry_5),
	.S(rptr_cmb[5]),
	.Y(rptr_RNIFM7O3_Y[5]),
	.B(rptr_cmb_axb_5),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_4)
);
defparam \genblk10.rptr_RNIFM7O3[5] .INIT=20'h4AA00;
// @75:1046
  ARI1 \genblk10.rptr_RNICMI74[6]  (
	.FCO(rptr_cmb_cry_6),
	.S(rptr_cmb[6]),
	.Y(rptr_RNICMI74_Y[6]),
	.B(rptr_cmb_axb_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_5)
);
defparam \genblk10.rptr_RNICMI74[6] .INIT=20'h4AA00;
// @75:1046
  ARI1 \genblk10.rptr_RNIANTM4[7]  (
	.FCO(rptr_cmb_cry_7),
	.S(rptr_cmb[7]),
	.Y(rptr_RNIANTM4_Y[7]),
	.B(rptr_cmb_axb_7),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_6)
);
defparam \genblk10.rptr_RNIANTM4[7] .INIT=20'h4AA00;
// @75:1046
  ARI1 \genblk10.rptr_RNI9P865[8]  (
	.FCO(rptr_cmb_cry_8),
	.S(rptr_cmb[8]),
	.Y(rptr_RNI9P865_Y[8]),
	.B(rptr_cmb_axb_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_7)
);
defparam \genblk10.rptr_RNI9P865[8] .INIT=20'h4AA00;
// @75:1046
  ARI1 \genblk10.rptr_RNIH3OV5[10]  (
	.FCO(rptr_RNIH3OV5_FCO[10]),
	.S(rptr_cmb[10]),
	.Y(rptr_RNIH3OV5_Y[10]),
	.B(rptr_cmb_axb_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_9)
);
defparam \genblk10.rptr_RNIH3OV5[10] .INIT=20'h4AA00;
// @75:1046
  ARI1 \genblk10.rptr_RNI9SJL5[9]  (
	.FCO(rptr_cmb_cry_9),
	.S(rptr_cmb[9]),
	.Y(rptr_RNI9SJL5_Y[9]),
	.B(rptr_cmb_axb_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_8)
);
defparam \genblk10.rptr_RNI9SJL5[9] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.empty_r_fwft_RNIVVAA  (
	.FCO(rptr_fwft_cmb_cry_0_cy),
	.S(empty_r_fwft_RNIVVAA_S),
	.Y(empty_r_fwft_RNIVVAA_Y),
	.B(Controler_0_SRC_1_Fifo_Read_Enable),
	.C(empty_r_fwft),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.empty_r_fwft_RNIVVAA .INIT=20'h42200;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNICP7H[0]  (
	.FCO(rptr_fwft_cmb_cry_0),
	.S(rdiff_bus_fwft),
	.Y(rptr_fwft_RNICP7H_Y[0]),
	.B(rptr_fwft_cmb_axb_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_0_cy)
);
defparam \genblk10.rptr_fwft_RNICP7H[0] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIQJ4O[1]  (
	.FCO(rptr_fwft_cmb_cry_1),
	.S(rptr_fwft_cmb[1]),
	.Y(rptr_fwft_RNIQJ4O_Y[1]),
	.B(rptr_fwft_cmb_axb_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_0)
);
defparam \genblk10.rptr_fwft_RNIQJ4O[1] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI9F1V[2]  (
	.FCO(rptr_fwft_cmb_cry_2),
	.S(rptr_fwft_cmb[2]),
	.Y(rptr_fwft_RNI9F1V_Y[2]),
	.B(rptr_fwft_cmb_axb_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_1)
);
defparam \genblk10.rptr_fwft_RNI9F1V[2] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIPBU51[3]  (
	.FCO(rptr_fwft_cmb_cry_3),
	.S(rptr_fwft_cmb[3]),
	.Y(rptr_fwft_RNIPBU51_Y[3]),
	.B(rptr_fwft_cmb_axb_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_2)
);
defparam \genblk10.rptr_fwft_RNIPBU51[3] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIA9RC1[4]  (
	.FCO(rptr_fwft_cmb_cry_4),
	.S(rptr_fwft_cmb[4]),
	.Y(rptr_fwft_RNIA9RC1_Y[4]),
	.B(rptr_fwft_cmb_axb_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_3)
);
defparam \genblk10.rptr_fwft_RNIA9RC1[4] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIS7OJ1[5]  (
	.FCO(rptr_fwft_cmb_cry_5),
	.S(rptr_fwft_cmb[5]),
	.Y(rptr_fwft_RNIS7OJ1_Y[5]),
	.B(rptr_fwft_cmb_axb_5),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_4)
);
defparam \genblk10.rptr_fwft_RNIS7OJ1[5] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIF7LQ1[6]  (
	.FCO(rptr_fwft_cmb_cry_6),
	.S(rptr_fwft_cmb[6]),
	.Y(rptr_fwft_RNIF7LQ1_Y[6]),
	.B(rptr_fwft_cmb_axb_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_5)
);
defparam \genblk10.rptr_fwft_RNIF7LQ1[6] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI38I12[7]  (
	.FCO(rptr_fwft_cmb_cry_7),
	.S(rptr_fwft_cmb[7]),
	.Y(rptr_fwft_RNI38I12_Y[7]),
	.B(rptr_fwft_cmb_axb_7),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_6)
);
defparam \genblk10.rptr_fwft_RNI38I12[7] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIO9F82[8]  (
	.FCO(rptr_fwft_cmb_cry_8),
	.S(rptr_fwft_cmb[8]),
	.Y(rptr_fwft_RNIO9F82_Y[8]),
	.B(rptr_fwft_cmb_axb_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_7)
);
defparam \genblk10.rptr_fwft_RNIO9F82[8] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIC92J2[10]  (
	.FCO(rptr_fwft_RNIC92J2_FCO[10]),
	.S(rptr_fwft_cmb[10]),
	.Y(rptr_fwft_RNIC92J2_Y[10]),
	.B(rptr_fwft_cmb_axb_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_9)
);
defparam \genblk10.rptr_fwft_RNIC92J2[10] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIECCF2[9]  (
	.FCO(rptr_fwft_cmb_cry_9),
	.S(rptr_fwft_cmb[9]),
	.Y(rptr_fwft_RNIECCF2_Y[9]),
	.B(rptr_fwft_cmb_axb_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_8)
);
defparam \genblk10.rptr_fwft_RNIECCF2[9] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.full_r_RNIIV34  (
	.FCO(wptr_cmb_cry_0_cy),
	.S(full_r_RNIIV34_S),
	.Y(full_r_RNIIV34_Y),
	.B(COREFIFO_C0_0_0_FULL),
	.C(memwaddr_r_lcry_cy_Y),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.full_r_RNIIV34 .INIT=20'h44400;
// @71:281
  ARI1 \genblk10.wptr_RNIENQ9[0]  (
	.FCO(wptr_cmb_cry_0),
	.S(wptr_cmb[0]),
	.Y(wptr_RNIENQ9_Y[0]),
	.B(wptr_cmb_axb_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_0_cy)
);
defparam \genblk10.wptr_RNIENQ9[0] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIBGHF[1]  (
	.FCO(wptr_cmb_cry_1),
	.S(wptr_cmb[1]),
	.Y(wptr_RNIBGHF_Y[1]),
	.B(wptr_cmb_axb_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_0)
);
defparam \genblk10.wptr_RNIBGHF[1] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNI9A8L[2]  (
	.FCO(wptr_cmb_cry_2),
	.S(wptr_cmb[2]),
	.Y(wptr_RNI9A8L_Y[2]),
	.B(wptr_cmb_axb_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_1)
);
defparam \genblk10.wptr_RNI9A8L[2] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNI85VQ[3]  (
	.FCO(wptr_cmb_cry_3),
	.S(wptr_cmb[3]),
	.Y(wptr_RNI85VQ_Y[3]),
	.B(wptr_cmb_axb_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_2)
);
defparam \genblk10.wptr_RNI85VQ[3] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNI81M01[4]  (
	.FCO(wptr_cmb_cry_4),
	.S(wptr_cmb[4]),
	.Y(wptr_RNI81M01_Y[4]),
	.B(wptr_cmb_axb_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_3)
);
defparam \genblk10.wptr_RNI81M01[4] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNI9UC61[5]  (
	.FCO(wptr_cmb_cry_5),
	.S(wptr_cmb[5]),
	.Y(wptr_RNI9UC61_Y[5]),
	.B(wptr_cmb_axb_5),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_4)
);
defparam \genblk10.wptr_RNI9UC61[5] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIBS3C1[6]  (
	.FCO(wptr_cmb_cry_6),
	.S(wptr_cmb[6]),
	.Y(wptr_RNIBS3C1_Y[6]),
	.B(wptr_cmb_axb_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_5)
);
defparam \genblk10.wptr_RNIBS3C1[6] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIERQH1[7]  (
	.FCO(wptr_cmb_cry_7),
	.S(wptr_cmb[7]),
	.Y(wptr_RNIERQH1_Y[7]),
	.B(wptr_cmb_axb_7),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_6)
);
defparam \genblk10.wptr_RNIERQH1[7] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIIRHN1[8]  (
	.FCO(wptr_cmb_cry_8),
	.S(wptr_cmb[8]),
	.Y(wptr_RNIIRHN1_Y[8]),
	.B(wptr_cmb_axb_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_7)
);
defparam \genblk10.wptr_RNIIRHN1[8] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNI47N92[10]  (
	.FCO(wptr_RNI47N92_FCO[10]),
	.S(wptr_cmb[10]),
	.Y(wptr_RNI47N92_Y[10]),
	.B(wptr_cmb_axb_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_9)
);
defparam \genblk10.wptr_RNI47N92[10] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNINS8T1[9]  (
	.FCO(wptr_cmb_cry_9),
	.S(wptr_cmb[9]),
	.Y(wptr_RNINS8T1_Y[9]),
	.B(wptr_cmb_axb_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_8)
);
defparam \genblk10.wptr_RNINS8T1[9] .INIT=20'h4AA00;
// @109:181
  ARI1 \genblk10.memwaddr_r_lcry_cy  (
	.FCO(memwaddr_r_lcry_cy),
	.S(memwaddr_r_lcry_cy_S),
	.Y(memwaddr_r_lcry_cy_Y),
	.B(state_reg_0),
	.C(UART_RX_Protocol_0_Fifo_Write_Data_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.memwaddr_r_lcry_cy .INIT=20'h4EE00;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNI56QP4[0]  (
	.FCO(memwaddr_r),
	.S(memwaddr_r_RNI56QP4_S[0]),
	.Y(memwaddr_r_RNI56QP4_Y[0]),
	.B(N_139_4),
	.C(N_139_5),
	.D(N_139_6),
	.A(memwaddr_r_lcry_cy_Y),
	.FCI(memwaddr_r_lcry_cy)
);
defparam \genblk10.memwaddr_r_RNI56QP4[0] .INIT=20'h47FFF;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNIRCG2A[0]  (
	.FCO(memwaddr_r_cry[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_RNIRCG2A_Y[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_RNI56QP4_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r)
);
defparam \genblk10.memwaddr_r_RNIRCG2A[0] .INIT=20'h48800;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNIIK6BF[1]  (
	.FCO(memwaddr_r_cry[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_RNIIK6BF_Y[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_RNI56QP4_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[0])
);
defparam \genblk10.memwaddr_r_RNIIK6BF[1] .INIT=20'h48800;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNIATSJK[2]  (
	.FCO(memwaddr_r_cry[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_RNIATSJK_Y[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_RNI56QP4_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[1])
);
defparam \genblk10.memwaddr_r_RNIATSJK[2] .INIT=20'h48800;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNI37JSP[3]  (
	.FCO(memwaddr_r_cry[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_RNI37JSP_Y[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_RNI56QP4_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[2])
);
defparam \genblk10.memwaddr_r_RNI37JSP[3] .INIT=20'h48800;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNITH95V[4]  (
	.FCO(memwaddr_r_cry[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_RNITH95V_Y[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_RNI56QP4_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[3])
);
defparam \genblk10.memwaddr_r_RNITH95V[4] .INIT=20'h48800;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNIOTVD41[5]  (
	.FCO(memwaddr_r_cry[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_RNIOTVD41_Y[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_RNI56QP4_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[4])
);
defparam \genblk10.memwaddr_r_RNIOTVD41[5] .INIT=20'h48800;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNIKAMM91[6]  (
	.FCO(memwaddr_r_cry[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_RNIKAMM91_Y[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_RNI56QP4_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[5])
);
defparam \genblk10.memwaddr_r_RNIKAMM91[6] .INIT=20'h48800;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNIHOCVE1[7]  (
	.FCO(memwaddr_r_cry[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_RNIHOCVE1_Y[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_RNI56QP4_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[6])
);
defparam \genblk10.memwaddr_r_RNIHOCVE1[7] .INIT=20'h48800;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNO[9]  (
	.FCO(memwaddr_r_RNO_FCO_0[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_RNO_Y_0[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_RNI56QP4_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[8])
);
defparam \genblk10.memwaddr_r_RNO[9] .INIT=20'h48800;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNIF738K1[8]  (
	.FCO(memwaddr_r_cry[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_RNIF738K1_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_RNI56QP4_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[7])
);
defparam \genblk10.memwaddr_r_RNIF738K1[8] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI5G3K1[8]  (
	.FCO(memraddr_r_cry_cy),
	.S(memraddr_r_RNI5G3K1_S[8]),
	.Y(memraddr_r_RNI5G3K1_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(fifo_MEMRADDR[9]),
	.D(memraddr_r_0_sqmuxa_0_48_a2_i_5),
	.A(memraddr_r_0_sqmuxa_0_48_a2_i_6),
	.FCI(VCC)
);
defparam \genblk10.memraddr_r_RNI5G3K1[8] .INIT=20'h4FFF7;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIMJDD3[0]  (
	.FCO(memraddr_r_cry[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_RNIMJDD3_Y[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_RNI5G3K1_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_cy)
);
defparam \genblk10.memraddr_r_RNIMJDD3[0] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI8ON65[1]  (
	.FCO(memraddr_r_cry[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_RNI8ON65_Y[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_RNI5G3K1_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[0])
);
defparam \genblk10.memraddr_r_RNI8ON65[1] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIRT107[2]  (
	.FCO(memraddr_r_cry[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_RNIRT107_Y[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_RNI5G3K1_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[1])
);
defparam \genblk10.memraddr_r_RNIRT107[2] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIF4CP8[3]  (
	.FCO(memraddr_r_cry[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_RNIF4CP8_Y[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_RNI5G3K1_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[2])
);
defparam \genblk10.memraddr_r_RNIF4CP8[3] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI4CMIA[4]  (
	.FCO(memraddr_r_cry[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_RNI4CMIA_Y[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_RNI5G3K1_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[3])
);
defparam \genblk10.memraddr_r_RNI4CMIA[4] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIQK0CC[5]  (
	.FCO(memraddr_r_cry[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_RNIQK0CC_Y[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_RNI5G3K1_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[4])
);
defparam \genblk10.memraddr_r_RNIQK0CC[5] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIHUA5E[6]  (
	.FCO(memraddr_r_cry[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_RNIHUA5E_Y[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_RNI5G3K1_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[5])
);
defparam \genblk10.memraddr_r_RNIHUA5E[6] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI99LUF[7]  (
	.FCO(memraddr_r_cry[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_RNI99LUF_Y[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_RNI5G3K1_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[6])
);
defparam \genblk10.memraddr_r_RNI99LUF[7] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNO[9]  (
	.FCO(memraddr_r_RNO_FCO_0[9]),
	.S(memraddr_r_s[9]),
	.Y(memraddr_r_RNO_Y_0[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_RNI5G3K1_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[8])
);
defparam \genblk10.memraddr_r_RNO[9] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI2LVNH[8]  (
	.FCO(memraddr_r_cry[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_RNI2LVNH_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_RNI5G3K1_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[7])
);
defparam \genblk10.memraddr_r_RNI2LVNH[8] .INIT=20'h48800;
// @71:395
  ARI1 rdiff_bus_fwft_cry_0 (
	.FCO(rdiff_bus_fwft_cry_0_Z),
	.S(rdiff_bus_fwft_cry_0_S_0),
	.Y(rdiff_bus_fwft_cry_0_Y_0),
	.B(wptr_bin_sync2_Z[0]),
	.C(GND),
	.D(GND),
	.A(rdiff_bus_fwft),
	.FCI(GND)
);
defparam rdiff_bus_fwft_cry_0.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_1 (
	.FCO(rdiff_bus_fwft_cry_1_Z),
	.S(rdiff_bus_fwft_Z[1]),
	.Y(rdiff_bus_fwft_cry_1_Y_0),
	.B(wptr_bin_sync2_Z[1]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[1]),
	.FCI(rdiff_bus_fwft_cry_0_Z)
);
defparam rdiff_bus_fwft_cry_1.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_2 (
	.FCO(rdiff_bus_fwft_cry_2_Z),
	.S(rdiff_bus_fwft_Z[2]),
	.Y(rdiff_bus_fwft_cry_2_Y_0),
	.B(wptr_bin_sync2_Z[2]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[2]),
	.FCI(rdiff_bus_fwft_cry_1_Z)
);
defparam rdiff_bus_fwft_cry_2.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_3 (
	.FCO(rdiff_bus_fwft_cry_3_Z),
	.S(rdiff_bus_fwft_Z[3]),
	.Y(rdiff_bus_fwft_cry_3_Y_0),
	.B(wptr_bin_sync2_Z[3]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[3]),
	.FCI(rdiff_bus_fwft_cry_2_Z)
);
defparam rdiff_bus_fwft_cry_3.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_4 (
	.FCO(rdiff_bus_fwft_cry_4_Z),
	.S(rdiff_bus_fwft_Z[4]),
	.Y(rdiff_bus_fwft_cry_4_Y_0),
	.B(wptr_bin_sync2_Z[4]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[4]),
	.FCI(rdiff_bus_fwft_cry_3_Z)
);
defparam rdiff_bus_fwft_cry_4.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_5 (
	.FCO(rdiff_bus_fwft_cry_5_Z),
	.S(rdiff_bus_fwft_Z[5]),
	.Y(rdiff_bus_fwft_cry_5_Y_0),
	.B(wptr_bin_sync2_Z[5]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[5]),
	.FCI(rdiff_bus_fwft_cry_4_Z)
);
defparam rdiff_bus_fwft_cry_5.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_6 (
	.FCO(rdiff_bus_fwft_cry_6_Z),
	.S(rdiff_bus_fwft_Z[6]),
	.Y(rdiff_bus_fwft_cry_6_Y_0),
	.B(wptr_bin_sync2_Z[6]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[6]),
	.FCI(rdiff_bus_fwft_cry_5_Z)
);
defparam rdiff_bus_fwft_cry_6.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_7 (
	.FCO(rdiff_bus_fwft_cry_7_Z),
	.S(rdiff_bus_fwft_Z[7]),
	.Y(rdiff_bus_fwft_cry_7_Y_0),
	.B(wptr_bin_sync2_Z[7]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[7]),
	.FCI(rdiff_bus_fwft_cry_6_Z)
);
defparam rdiff_bus_fwft_cry_7.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_8 (
	.FCO(rdiff_bus_fwft_cry_8_Z),
	.S(rdiff_bus_fwft_Z[8]),
	.Y(rdiff_bus_fwft_cry_8_Y_0),
	.B(wptr_bin_sync2_Z[8]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[8]),
	.FCI(rdiff_bus_fwft_cry_7_Z)
);
defparam rdiff_bus_fwft_cry_8.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_s_10 (
	.FCO(rdiff_bus_fwft_s_10_FCO_0),
	.S(rdiff_bus_fwft_Z[10]),
	.Y(rdiff_bus_fwft_s_10_Y_0),
	.B(rptr_fwft_cmb[10]),
	.C(wptr_bin_sync2_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(rdiff_bus_fwft_cry_9_Z)
);
defparam rdiff_bus_fwft_s_10.INIT=20'h49900;
// @71:395
  ARI1 rdiff_bus_fwft_cry_9 (
	.FCO(rdiff_bus_fwft_cry_9_Z),
	.S(rdiff_bus_fwft_Z[9]),
	.Y(rdiff_bus_fwft_cry_9_Y_0),
	.B(wptr_bin_sync2_Z[9]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[9]),
	.FCI(rdiff_bus_fwft_cry_8_Z)
);
defparam rdiff_bus_fwft_cry_9.INIT=20'h5AA55;
// @71:367
  ARI1 rdiff_bus_cry_0 (
	.FCO(rdiff_bus_cry_0_Z),
	.S(rdiff_bus_cry_0_S),
	.Y(rdiff_bus_cry_0_Y),
	.B(wptr_bin_sync2_Z[0]),
	.C(GND),
	.D(GND),
	.A(rdiff_bus),
	.FCI(GND)
);
defparam rdiff_bus_cry_0.INIT=20'h5AA55;
// @71:367
  ARI1 rdiff_bus_cry_1 (
	.FCO(rdiff_bus_cry_1_Z),
	.S(rdiff_bus_Z[1]),
	.Y(rdiff_bus_cry_1_Y),
	.B(wptr_bin_sync2_Z[1]),
	.C(GND),
	.D(GND),
	.A(rptr_cmb[1]),
	.FCI(rdiff_bus_cry_0_Z)
);
defparam rdiff_bus_cry_1.INIT=20'h5AA55;
// @71:367
  ARI1 rdiff_bus_cry_2 (
	.FCO(rdiff_bus_cry_2_Z),
	.S(rdiff_bus_Z[2]),
	.Y(rdiff_bus_cry_2_Y),
	.B(wptr_bin_sync2_Z[2]),
	.C(GND),
	.D(GND),
	.A(rptr_cmb[2]),
	.FCI(rdiff_bus_cry_1_Z)
);
defparam rdiff_bus_cry_2.INIT=20'h5AA55;
// @71:367
  ARI1 rdiff_bus_cry_3 (
	.FCO(rdiff_bus_cry_3_Z),
	.S(rdiff_bus_Z[3]),
	.Y(rdiff_bus_cry_3_Y),
	.B(wptr_bin_sync2_Z[3]),
	.C(GND),
	.D(GND),
	.A(rptr_cmb[3]),
	.FCI(rdiff_bus_cry_2_Z)
);
defparam rdiff_bus_cry_3.INIT=20'h5AA55;
// @71:367
  ARI1 rdiff_bus_cry_4 (
	.FCO(rdiff_bus_cry_4_Z),
	.S(rdiff_bus_Z[4]),
	.Y(rdiff_bus_cry_4_Y),
	.B(wptr_bin_sync2_Z[4]),
	.C(GND),
	.D(GND),
	.A(rptr_cmb[4]),
	.FCI(rdiff_bus_cry_3_Z)
);
defparam rdiff_bus_cry_4.INIT=20'h5AA55;
// @71:367
  ARI1 rdiff_bus_cry_5 (
	.FCO(rdiff_bus_cry_5_Z),
	.S(rdiff_bus_Z[5]),
	.Y(rdiff_bus_cry_5_Y),
	.B(wptr_bin_sync2_Z[5]),
	.C(GND),
	.D(GND),
	.A(rptr_cmb[5]),
	.FCI(rdiff_bus_cry_4_Z)
);
defparam rdiff_bus_cry_5.INIT=20'h5AA55;
// @71:367
  ARI1 rdiff_bus_cry_6 (
	.FCO(rdiff_bus_cry_6_Z),
	.S(rdiff_bus_Z[6]),
	.Y(rdiff_bus_cry_6_Y),
	.B(wptr_bin_sync2_Z[6]),
	.C(GND),
	.D(GND),
	.A(rptr_cmb[6]),
	.FCI(rdiff_bus_cry_5_Z)
);
defparam rdiff_bus_cry_6.INIT=20'h5AA55;
// @71:367
  ARI1 rdiff_bus_cry_7 (
	.FCO(rdiff_bus_cry_7_Z),
	.S(rdiff_bus_Z[7]),
	.Y(rdiff_bus_cry_7_Y),
	.B(wptr_bin_sync2_Z[7]),
	.C(GND),
	.D(GND),
	.A(rptr_cmb[7]),
	.FCI(rdiff_bus_cry_6_Z)
);
defparam rdiff_bus_cry_7.INIT=20'h5AA55;
// @71:367
  ARI1 rdiff_bus_cry_8 (
	.FCO(rdiff_bus_cry_8_Z),
	.S(rdiff_bus_Z[8]),
	.Y(rdiff_bus_cry_8_Y),
	.B(wptr_bin_sync2_Z[8]),
	.C(GND),
	.D(GND),
	.A(rptr_cmb[8]),
	.FCI(rdiff_bus_cry_7_Z)
);
defparam rdiff_bus_cry_8.INIT=20'h5AA55;
// @71:367
  ARI1 rdiff_bus_s_10 (
	.FCO(rdiff_bus_s_10_FCO),
	.S(rdiff_bus_Z[10]),
	.Y(rdiff_bus_s_10_Y),
	.B(rptr_cmb[10]),
	.C(wptr_bin_sync2_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(rdiff_bus_cry_9_Z)
);
defparam rdiff_bus_s_10.INIT=20'h49900;
// @71:367
  ARI1 rdiff_bus_cry_9 (
	.FCO(rdiff_bus_cry_9_Z),
	.S(rdiff_bus_Z[9]),
	.Y(rdiff_bus_cry_9_Y),
	.B(wptr_bin_sync2_Z[9]),
	.C(GND),
	.D(GND),
	.A(rptr_cmb[9]),
	.FCI(rdiff_bus_cry_8_Z)
);
defparam rdiff_bus_cry_9.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_0 (
	.FCO(wdiff_bus_fwft_cry_0_Z),
	.S(wdiff_bus_fwft_cry_0_S_0),
	.Y(wdiff_bus_fwft_cry_0_Y_0),
	.B(rptr_bin_sync2_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[0]),
	.FCI(VCC)
);
defparam wdiff_bus_fwft_cry_0.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_1 (
	.FCO(wdiff_bus_fwft_cry_1_Z),
	.S(wdiff_bus_fwft_cry_1_S),
	.Y(wdiff_bus_fwft_cry_1_Y_0),
	.B(rptr_bin_sync2_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[1]),
	.FCI(wdiff_bus_fwft_cry_0_Z)
);
defparam wdiff_bus_fwft_cry_1.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_2 (
	.FCO(wdiff_bus_fwft_cry_2_Z),
	.S(wdiff_bus_fwft_cry_2_S),
	.Y(wdiff_bus_fwft_cry_2_Y_0),
	.B(rptr_bin_sync2_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[2]),
	.FCI(wdiff_bus_fwft_cry_1_Z)
);
defparam wdiff_bus_fwft_cry_2.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_3 (
	.FCO(wdiff_bus_fwft_cry_3_Z),
	.S(wdiff_bus_fwft_cry_3_S),
	.Y(wdiff_bus_fwft_cry_3_Y_0),
	.B(rptr_bin_sync2_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[3]),
	.FCI(wdiff_bus_fwft_cry_2_Z)
);
defparam wdiff_bus_fwft_cry_3.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_4 (
	.FCO(wdiff_bus_fwft_cry_4_Z),
	.S(wdiff_bus_fwft_cry_4_S),
	.Y(wdiff_bus_fwft_cry_4_Y_0),
	.B(rptr_bin_sync2_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[4]),
	.FCI(wdiff_bus_fwft_cry_3_Z)
);
defparam wdiff_bus_fwft_cry_4.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_5 (
	.FCO(wdiff_bus_fwft_cry_5_Z),
	.S(wdiff_bus_fwft_cry_5_S),
	.Y(wdiff_bus_fwft_cry_5_Y_0),
	.B(rptr_bin_sync2_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[5]),
	.FCI(wdiff_bus_fwft_cry_4_Z)
);
defparam wdiff_bus_fwft_cry_5.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_6 (
	.FCO(wdiff_bus_fwft_cry_6_Z),
	.S(wdiff_bus_fwft_cry_6_S),
	.Y(wdiff_bus_fwft_cry_6_Y_0),
	.B(rptr_bin_sync2_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[6]),
	.FCI(wdiff_bus_fwft_cry_5_Z)
);
defparam wdiff_bus_fwft_cry_6.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_7 (
	.FCO(wdiff_bus_fwft_cry_7_Z),
	.S(wdiff_bus_fwft_cry_7_S),
	.Y(wdiff_bus_fwft_cry_7_Y_0),
	.B(rptr_bin_sync2_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[7]),
	.FCI(wdiff_bus_fwft_cry_6_Z)
);
defparam wdiff_bus_fwft_cry_7.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_8 (
	.FCO(wdiff_bus_fwft_cry_8_Z),
	.S(wdiff_bus_fwft_cry_8_S),
	.Y(wdiff_bus_fwft_cry_8_Y_0),
	.B(rptr_bin_sync2_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[8]),
	.FCI(wdiff_bus_fwft_cry_7_Z)
);
defparam wdiff_bus_fwft_cry_8.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_s_10 (
	.FCO(wdiff_bus_fwft_s_10_FCO_0),
	.S(full_r_3),
	.Y(wdiff_bus_fwft_s_10_Y_0),
	.B(rptr_bin_sync2_fwft_Z[10]),
	.C(wptr_cmb[10]),
	.D(GND),
	.A(VCC),
	.FCI(wdiff_bus_fwft_cry_9_Z)
);
defparam wdiff_bus_fwft_s_10.INIT=20'h49900;
// @71:396
  ARI1 wdiff_bus_fwft_cry_9 (
	.FCO(wdiff_bus_fwft_cry_9_Z),
	.S(wdiff_bus_fwft_cry_9_S),
	.Y(wdiff_bus_fwft_cry_9_Y_0),
	.B(rptr_bin_sync2_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[9]),
	.FCI(wdiff_bus_fwft_cry_8_Z)
);
defparam wdiff_bus_fwft_cry_9.INIT=20'h5AA55;
// @71:326
  CFG2 emptyi_fwftlto10_4 (
	.A(rdiff_bus_fwft_Z[9]),
	.B(rdiff_bus_fwft_Z[8]),
	.Y(emptyi_fwftlto10_4_Z)
);
defparam emptyi_fwftlto10_4.INIT=4'h8;
// @71:823
  CFG2 \genblk10.memwaddr_r_RNIJIOT[8]  (
	.A(fifo_MEMWADDR[8]),
	.B(fifo_MEMWADDR[9]),
	.Y(N_139_4)
);
defparam \genblk10.memwaddr_r_RNIJIOT[8] .INIT=4'h8;
// @71:709
  CFG2 \rptr_gray_fwft_3[0]  (
	.A(rptr_fwft_cmb_axb_1),
	.B(rptr_fwft_cmb_axb_0),
	.Y(rptr_gray_fwft_3_Z[0])
);
defparam \rptr_gray_fwft_3[0] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[1]  (
	.A(rptr_fwft_cmb_axb_1),
	.B(rptr_fwft_cmb_axb_2),
	.Y(rptr_gray_fwft_3_Z[1])
);
defparam \rptr_gray_fwft_3[1] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[2]  (
	.A(rptr_fwft_cmb_axb_2),
	.B(rptr_fwft_cmb_axb_3),
	.Y(rptr_gray_fwft_3_Z[2])
);
defparam \rptr_gray_fwft_3[2] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[3]  (
	.A(rptr_fwft_cmb_axb_3),
	.B(rptr_fwft_cmb_axb_4),
	.Y(rptr_gray_fwft_3_Z[3])
);
defparam \rptr_gray_fwft_3[3] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[4]  (
	.A(rptr_fwft_cmb_axb_4),
	.B(rptr_fwft_cmb_axb_5),
	.Y(rptr_gray_fwft_3_Z[4])
);
defparam \rptr_gray_fwft_3[4] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[5]  (
	.A(rptr_fwft_cmb_axb_5),
	.B(rptr_fwft_cmb_axb_6),
	.Y(rptr_gray_fwft_3_Z[5])
);
defparam \rptr_gray_fwft_3[5] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[6]  (
	.A(rptr_fwft_cmb_axb_6),
	.B(rptr_fwft_cmb_axb_7),
	.Y(rptr_gray_fwft_3_Z[6])
);
defparam \rptr_gray_fwft_3[6] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[7]  (
	.A(rptr_fwft_cmb_axb_7),
	.B(rptr_fwft_cmb_axb_8),
	.Y(rptr_gray_fwft_3_Z[7])
);
defparam \rptr_gray_fwft_3[7] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[8]  (
	.A(rptr_fwft_cmb_axb_8),
	.B(rptr_fwft_cmb_axb_9),
	.Y(rptr_gray_fwft_3_Z[8])
);
defparam \rptr_gray_fwft_3[8] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[9]  (
	.A(rptr_fwft_cmb_axb_9),
	.B(rptr_fwft_cmb_axb_10),
	.Y(rptr_gray_fwft_3_Z[9])
);
defparam \rptr_gray_fwft_3[9] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[0]  (
	.A(wptr_cmb_axb_1),
	.B(wptr_cmb_axb_0),
	.Y(wptr_gray_3_Z[0])
);
defparam \wptr_gray_3[0] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[1]  (
	.A(wptr_cmb_axb_1),
	.B(wptr_cmb_axb_2),
	.Y(wptr_gray_3_Z[1])
);
defparam \wptr_gray_3[1] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[2]  (
	.A(wptr_cmb_axb_2),
	.B(wptr_cmb_axb_3),
	.Y(wptr_gray_3_Z[2])
);
defparam \wptr_gray_3[2] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[3]  (
	.A(wptr_cmb_axb_3),
	.B(wptr_cmb_axb_4),
	.Y(wptr_gray_3_Z[3])
);
defparam \wptr_gray_3[3] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[4]  (
	.A(wptr_cmb_axb_4),
	.B(wptr_cmb_axb_5),
	.Y(wptr_gray_3_Z[4])
);
defparam \wptr_gray_3[4] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[5]  (
	.A(wptr_cmb_axb_5),
	.B(wptr_cmb_axb_6),
	.Y(wptr_gray_3_Z[5])
);
defparam \wptr_gray_3[5] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[6]  (
	.A(wptr_cmb_axb_6),
	.B(wptr_cmb_axb_7),
	.Y(wptr_gray_3_Z[6])
);
defparam \wptr_gray_3[6] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[7]  (
	.A(wptr_cmb_axb_7),
	.B(wptr_cmb_axb_8),
	.Y(wptr_gray_3_Z[7])
);
defparam \wptr_gray_3[7] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[8]  (
	.A(wptr_cmb_axb_8),
	.B(wptr_cmb_axb_9),
	.Y(wptr_gray_3_Z[8])
);
defparam \wptr_gray_3[8] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[9]  (
	.A(wptr_cmb_axb_9),
	.B(wptr_cmb_axb_10),
	.Y(wptr_gray_3_Z[9])
);
defparam \wptr_gray_3[9] .INIT=4'h6;
// @71:326
  CFG4 emptyi_fwftlto10_6 (
	.A(rdiff_bus_fwft_Z[2]),
	.B(rdiff_bus_fwft_Z[3]),
	.C(rdiff_bus_fwft_Z[4]),
	.D(rdiff_bus_fwft_Z[5]),
	.Y(emptyi_fwftlto10_6_Z)
);
defparam emptyi_fwftlto10_6.INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0_6  (
	.A(rdiff_bus_Z[5]),
	.B(rdiff_bus_Z[6]),
	.C(rdiff_bus_Z[7]),
	.D(rdiff_bus_Z[8]),
	.Y(empty_r10_0_a2_0_6)
);
defparam \genblk10.empty_r10_0_a2_0_6 .INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0_5  (
	.A(rdiff_bus_Z[1]),
	.B(rdiff_bus_Z[2]),
	.C(rdiff_bus_Z[3]),
	.D(rdiff_bus_Z[4]),
	.Y(empty_r10_0_a2_0_5)
);
defparam \genblk10.empty_r10_0_a2_0_5 .INIT=16'h8000;
// @75:793
  CFG4 \genblk10.memraddr_r_RNI64RK[4]  (
	.A(fifo_MEMRADDR[7]),
	.B(fifo_MEMRADDR[6]),
	.C(fifo_MEMRADDR[5]),
	.D(fifo_MEMRADDR[4]),
	.Y(memraddr_r_0_sqmuxa_0_48_a2_i_6)
);
defparam \genblk10.memraddr_r_RNI64RK[4] .INIT=16'h7FFF;
// @75:793
  CFG4 \genblk10.memraddr_r_RNIMJQK[0]  (
	.A(fifo_MEMRADDR[3]),
	.B(fifo_MEMRADDR[2]),
	.C(fifo_MEMRADDR[1]),
	.D(fifo_MEMRADDR[0]),
	.Y(memraddr_r_0_sqmuxa_0_48_a2_i_5)
);
defparam \genblk10.memraddr_r_RNIMJQK[0] .INIT=16'h7FFF;
// @71:823
  CFG4 \genblk10.memwaddr_r_RNIQOGR1[4]  (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[5]),
	.D(fifo_MEMWADDR[4]),
	.Y(N_139_6)
);
defparam \genblk10.memwaddr_r_RNIQOGR1[4] .INIT=16'h8000;
// @71:823
  CFG4 \genblk10.memwaddr_r_RNIA8GR1[0]  (
	.A(fifo_MEMWADDR[3]),
	.B(fifo_MEMWADDR[2]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(N_139_5)
);
defparam \genblk10.memwaddr_r_RNIA8GR1[0] .INIT=16'h8000;
// @71:326
  CFG4 emptyi_fwftlto10_8 (
	.A(rdiff_bus_fwft_Z[1]),
	.B(rdiff_bus_fwft_cry_0_Y_0),
	.C(emptyi_fwftlto10_6_Z),
	.D(rdiff_bus_fwft_Z[10]),
	.Y(emptyi_fwftlto10_8_Z)
);
defparam emptyi_fwftlto10_8.INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0  (
	.A(rdiff_bus_Z[9]),
	.B(rdiff_bus_Z[10]),
	.C(empty_r10_0_a2_0_5),
	.D(empty_r10_0_a2_0_6),
	.Y(N_277)
);
defparam \genblk10.empty_r10_0_a2_0 .INIT=16'h8000;
// @71:326
  CFG4 emptyi_fwftlto10 (
	.A(rdiff_bus_fwft_Z[6]),
	.B(rdiff_bus_fwft_Z[7]),
	.C(emptyi_fwftlto10_4_Z),
	.D(emptyi_fwftlto10_8_Z),
	.Y(emptyi_fwft)
);
defparam emptyi_fwftlto10.INIT=16'h8000;
// @71:730
  CFG3 \genblk10.empty_r10_0_a2  (
	.A(rdiff_bus_cry_0_Y),
	.B(N_277),
	.C(empty_r_RNIMC6S_Y),
	.Y(empty_r_1_sqmuxa)
);
defparam \genblk10.empty_r10_0_a2 .INIT=8'h04;
// @71:730
  CFG3 \genblk10.empty_r9_0_a2  (
	.A(rdiff_bus_cry_0_Y),
	.B(N_277),
	.C(empty_r_RNIMC6S_Y),
	.Y(empty_r9)
);
defparam \genblk10.empty_r9_0_a2 .INIT=8'h80;
// @71:719
  CFG4 \genblk10.empty_r_4_f0  (
	.A(N_277),
	.B(rdiff_bus_cry_0_Y),
	.C(empty_r_1_sqmuxa),
	.D(empty_r9),
	.Y(empty_r_4)
);
defparam \genblk10.empty_r_4_f0 .INIT=16'h0F08;
// @71:458
  COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3 Wr_corefifo_NstagesSync (
	.wptr_gray(wptr_gray[10:0]),
	.wptr_gray_sync(wptr_gray_sync[9:0]),
	.wptr_bin_sync_0(wptr_bin_sync[10]),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst)
);
// @71:501
  COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_1 Wr_corefifo_grayToBinConv (
	.wptr_bin_sync(wptr_bin_sync[10:0]),
	.wptr_gray_sync(wptr_gray_sync[9:0])
);
// @71:547
  COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3 Rd_corefifo_NstagesSync_fwft (
	.rptr_gray_sync_fwft(rptr_gray_sync_fwft[9:0]),
	.rptr_bin_sync_fwft_0(rptr_bin_sync_fwft[10]),
	.rptr_gray_fwft(rptr_gray_fwft[10:0]),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1)
);
// @71:562
  COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_2 Rd_grayToBinConv_fwft (
	.rptr_bin_sync_fwft(rptr_bin_sync_fwft[10:0]),
	.rptr_gray_sync_fwft(rptr_gray_sync_fwft[9:0])
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0 (
  int_MEMRD_fwft_1,
  int_MEMRD_fwft_1_i_m2,
  fwft_Q,
  EMPTY1,
  Controler_0_SRC_1_Fifo_Read_Enable,
  N_151,
  N_156,
  N_155,
  N_154,
  N_153,
  N_152,
  N_161,
  N_160,
  N_159,
  N_158,
  N_157,
  empty_r_RNIMC6S_Y,
  fifo_valid_1z,
  middle_valid_1z,
  Clock_Reset_0_Main_CLOCK,
  dff_arst,
  UART_Protocol_0_RX_FIFO_EMPTY
)
;
input [33:15] int_MEMRD_fwft_1 ;
input [9:0] int_MEMRD_fwft_1_i_m2 ;
output [39:0] fwft_Q ;
input EMPTY1 ;
input Controler_0_SRC_1_Fifo_Read_Enable ;
input N_151 ;
input N_156 ;
input N_155 ;
input N_154 ;
input N_153 ;
input N_152 ;
input N_161 ;
input N_160 ;
input N_159 ;
input N_158 ;
input N_157 ;
input empty_r_RNIMC6S_Y ;
output fifo_valid_1z ;
output middle_valid_1z ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
output UART_Protocol_0_RX_FIFO_EMPTY ;
wire EMPTY1 ;
wire Controler_0_SRC_1_Fifo_Read_Enable ;
wire N_151 ;
wire N_156 ;
wire N_155 ;
wire N_154 ;
wire N_153 ;
wire N_152 ;
wire N_161 ;
wire N_160 ;
wire N_159 ;
wire N_158 ;
wire N_157 ;
wire empty_r_RNIMC6S_Y ;
wire fifo_valid_1z ;
wire middle_valid_1z ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire UART_Protocol_0_RX_FIFO_EMPTY ;
wire [33:15] dout_4_Z;
wire [39:0] middle_dout_Z;
wire N_82_i ;
wire update_dout_i ;
wire GND ;
wire N_979_i ;
wire VCC ;
wire dout_valid_Z ;
wire N_78_i ;
wire un4_update_dout_1_0_0 ;
wire un4_fifo_rd_en_0_0 ;
wire N_146 ;
wire N_147 ;
wire N_148 ;
wire N_149 ;
wire N_135 ;
wire N_136 ;
wire N_137 ;
wire N_138 ;
wire N_139 ;
wire N_140 ;
wire N_141 ;
wire N_142 ;
wire N_143 ;
wire N_144 ;
wire N_145 ;
wire N_129 ;
wire N_130 ;
wire N_131 ;
wire N_132 ;
wire N_133 ;
wire N_134 ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_RNO (
	.A(N_82_i),
	.Y(update_dout_i)
);
defparam empty_RNO.INIT=2'h1;
// @72:206
  SLE empty (
	.Q(UART_Protocol_0_RX_FIFO_EMPTY),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(update_dout_i),
	.EN(N_979_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE dout_valid (
	.Q(dout_valid_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_82_i),
	.EN(N_979_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE middle_valid (
	.Q(middle_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_78_i),
	.EN(un4_update_dout_1_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE fifo_valid (
	.Q(fifo_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(empty_r_RNIMC6S_Y),
	.EN(un4_fifo_rd_en_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[3]  (
	.Q(fwft_Q[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_146),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[2]  (
	.Q(fwft_Q[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_147),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[1]  (
	.Q(fwft_Q[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_148),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[0]  (
	.Q(fwft_Q[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_149),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[18]  (
	.Q(fwft_Q[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[18]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[17]  (
	.Q(fwft_Q[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[17]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[16]  (
	.Q(fwft_Q[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[16]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[15]  (
	.Q(fwft_Q[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[15]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[14]  (
	.Q(fwft_Q[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_135),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[13]  (
	.Q(fwft_Q[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_136),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[12]  (
	.Q(fwft_Q[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_137),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[11]  (
	.Q(fwft_Q[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_138),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[10]  (
	.Q(fwft_Q[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_139),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[9]  (
	.Q(fwft_Q[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_140),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[8]  (
	.Q(fwft_Q[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_141),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[7]  (
	.Q(fwft_Q[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_142),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[6]  (
	.Q(fwft_Q[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_143),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[5]  (
	.Q(fwft_Q[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_144),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[4]  (
	.Q(fwft_Q[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_145),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[33]  (
	.Q(fwft_Q[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[33]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[32]  (
	.Q(fwft_Q[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[32]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[31]  (
	.Q(fwft_Q[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[31]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[30]  (
	.Q(fwft_Q[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[30]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[29]  (
	.Q(fwft_Q[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[29]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[28]  (
	.Q(fwft_Q[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[28]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[27]  (
	.Q(fwft_Q[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[27]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[26]  (
	.Q(fwft_Q[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[26]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[25]  (
	.Q(fwft_Q[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[25]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[24]  (
	.Q(fwft_Q[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[24]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[23]  (
	.Q(fwft_Q[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[23]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[22]  (
	.Q(fwft_Q[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[22]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[21]  (
	.Q(fwft_Q[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[21]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[20]  (
	.Q(fwft_Q[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[20]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[19]  (
	.Q(fwft_Q[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[19]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[8]  (
	.Q(middle_dout_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[8]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[7]  (
	.Q(middle_dout_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[7]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[6]  (
	.Q(middle_dout_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[6]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[5]  (
	.Q(middle_dout_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[5]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[4]  (
	.Q(middle_dout_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[4]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[3]  (
	.Q(middle_dout_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[3]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[2]  (
	.Q(middle_dout_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[2]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[1]  (
	.Q(middle_dout_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[1]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[0]  (
	.Q(middle_dout_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[0]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[39]  (
	.Q(fwft_Q[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_129),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[38]  (
	.Q(fwft_Q[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_130),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[37]  (
	.Q(fwft_Q[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_131),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[36]  (
	.Q(fwft_Q[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_132),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[35]  (
	.Q(fwft_Q[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_133),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[34]  (
	.Q(fwft_Q[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_134),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[23]  (
	.Q(middle_dout_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[23]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[22]  (
	.Q(middle_dout_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[22]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[21]  (
	.Q(middle_dout_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[21]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[20]  (
	.Q(middle_dout_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[20]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[19]  (
	.Q(middle_dout_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[19]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[18]  (
	.Q(middle_dout_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[18]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[17]  (
	.Q(middle_dout_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[17]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[16]  (
	.Q(middle_dout_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[16]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[15]  (
	.Q(middle_dout_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[15]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[14]  (
	.Q(middle_dout_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_157),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[13]  (
	.Q(middle_dout_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_158),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[12]  (
	.Q(middle_dout_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_159),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[11]  (
	.Q(middle_dout_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_160),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[10]  (
	.Q(middle_dout_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_161),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[9]  (
	.Q(middle_dout_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2[9]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[38]  (
	.Q(middle_dout_Z[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_152),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[37]  (
	.Q(middle_dout_Z[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_153),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[36]  (
	.Q(middle_dout_Z[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_154),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[35]  (
	.Q(middle_dout_Z[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_155),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[34]  (
	.Q(middle_dout_Z[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_156),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[33]  (
	.Q(middle_dout_Z[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[33]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[32]  (
	.Q(middle_dout_Z[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[32]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[31]  (
	.Q(middle_dout_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[31]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[30]  (
	.Q(middle_dout_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[30]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[29]  (
	.Q(middle_dout_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[29]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[28]  (
	.Q(middle_dout_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[28]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[27]  (
	.Q(middle_dout_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[27]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[26]  (
	.Q(middle_dout_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[26]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[25]  (
	.Q(middle_dout_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[25]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[24]  (
	.Q(middle_dout_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[24]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[39]  (
	.Q(middle_dout_Z[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_151),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:120
  CFG3 un4_update_dout_1_0 (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(N_82_i),
	.Y(un4_update_dout_1_0_0)
);
defparam un4_update_dout_1_0.INIT=8'hF2;
// @72:206
  CFG2 dout_valid_RNITR0J1 (
	.A(N_82_i),
	.B(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(N_979_i)
);
defparam dout_valid_RNITR0J1.INIT=4'hE;
// @72:88
  CFG4 un4_fifo_rd_en_0 (
	.A(EMPTY1),
	.B(fifo_valid_1z),
	.C(middle_valid_1z),
	.D(N_82_i),
	.Y(un4_fifo_rd_en_0_0)
);
defparam un4_fifo_rd_en_0.INIT=16'hFF1D;
// @72:280
  CFG3 fifo_valid_RNIAU6T1 (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(N_82_i),
	.Y(N_78_i)
);
defparam fifo_valid_RNIAU6T1.INIT=8'h82;
// @72:281
  CFG4 dout_valid_RNIRHM91 (
	.A(middle_valid_1z),
	.B(Controler_0_SRC_1_Fifo_Read_Enable),
	.C(dout_valid_Z),
	.D(fifo_valid_1z),
	.Y(N_82_i)
);
defparam dout_valid_RNIRHM91.INIT=16'hCF8A;
// @72:281
  CFG3 \dout_4_i_m2[37]  (
	.A(middle_dout_Z[37]),
	.B(middle_valid_1z),
	.C(N_153),
	.Y(N_131)
);
defparam \dout_4_i_m2[37] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[39]  (
	.A(middle_dout_Z[39]),
	.B(middle_valid_1z),
	.C(N_151),
	.Y(N_129)
);
defparam \dout_4_i_m2[39] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[38]  (
	.A(middle_dout_Z[38]),
	.B(middle_valid_1z),
	.C(N_152),
	.Y(N_130)
);
defparam \dout_4_i_m2[38] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[36]  (
	.A(middle_dout_Z[36]),
	.B(middle_valid_1z),
	.C(N_154),
	.Y(N_132)
);
defparam \dout_4_i_m2[36] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[35]  (
	.A(middle_dout_Z[35]),
	.B(middle_valid_1z),
	.C(N_155),
	.Y(N_133)
);
defparam \dout_4_i_m2[35] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[34]  (
	.A(middle_dout_Z[34]),
	.B(middle_valid_1z),
	.C(N_156),
	.Y(N_134)
);
defparam \dout_4_i_m2[34] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[14]  (
	.A(middle_dout_Z[14]),
	.B(middle_valid_1z),
	.C(N_157),
	.Y(N_135)
);
defparam \dout_4_i_m2[14] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[13]  (
	.A(middle_dout_Z[13]),
	.B(middle_valid_1z),
	.C(N_158),
	.Y(N_136)
);
defparam \dout_4_i_m2[13] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[12]  (
	.A(middle_dout_Z[12]),
	.B(middle_valid_1z),
	.C(N_159),
	.Y(N_137)
);
defparam \dout_4_i_m2[12] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[11]  (
	.A(middle_dout_Z[11]),
	.B(middle_valid_1z),
	.C(N_160),
	.Y(N_138)
);
defparam \dout_4_i_m2[11] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[10]  (
	.A(middle_dout_Z[10]),
	.B(middle_valid_1z),
	.C(N_161),
	.Y(N_139)
);
defparam \dout_4_i_m2[10] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[9]  (
	.A(middle_dout_Z[9]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[9]),
	.Y(N_140)
);
defparam \dout_4_i_m2[9] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[8]  (
	.A(middle_dout_Z[8]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[8]),
	.Y(N_141)
);
defparam \dout_4_i_m2[8] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[7]  (
	.A(middle_dout_Z[7]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[7]),
	.Y(N_142)
);
defparam \dout_4_i_m2[7] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[6]  (
	.A(middle_dout_Z[6]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[6]),
	.Y(N_143)
);
defparam \dout_4_i_m2[6] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[5]  (
	.A(middle_dout_Z[5]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[5]),
	.Y(N_144)
);
defparam \dout_4_i_m2[5] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[4]  (
	.A(middle_dout_Z[4]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[4]),
	.Y(N_145)
);
defparam \dout_4_i_m2[4] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[3]  (
	.A(middle_dout_Z[3]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[3]),
	.Y(N_146)
);
defparam \dout_4_i_m2[3] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[2]  (
	.A(middle_dout_Z[2]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[2]),
	.Y(N_147)
);
defparam \dout_4_i_m2[2] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[1]  (
	.A(middle_dout_Z[1]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[1]),
	.Y(N_148)
);
defparam \dout_4_i_m2[1] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[0]  (
	.A(middle_dout_Z[0]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2[0]),
	.Y(N_149)
);
defparam \dout_4_i_m2[0] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[29]  (
	.A(middle_dout_Z[29]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[29]),
	.Y(dout_4_Z[29])
);
defparam \dout_4[29] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[28]  (
	.A(middle_dout_Z[28]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[28]),
	.Y(dout_4_Z[28])
);
defparam \dout_4[28] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[20]  (
	.A(middle_dout_Z[20]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[20]),
	.Y(dout_4_Z[20])
);
defparam \dout_4[20] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[19]  (
	.A(middle_dout_Z[19]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[19]),
	.Y(dout_4_Z[19])
);
defparam \dout_4[19] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[30]  (
	.A(middle_dout_Z[30]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[30]),
	.Y(dout_4_Z[30])
);
defparam \dout_4[30] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[27]  (
	.A(middle_dout_Z[27]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[27]),
	.Y(dout_4_Z[27])
);
defparam \dout_4[27] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[21]  (
	.A(middle_dout_Z[21]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[21]),
	.Y(dout_4_Z[21])
);
defparam \dout_4[21] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[18]  (
	.A(middle_dout_Z[18]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[18]),
	.Y(dout_4_Z[18])
);
defparam \dout_4[18] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[31]  (
	.A(middle_dout_Z[31]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[31]),
	.Y(dout_4_Z[31])
);
defparam \dout_4[31] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[26]  (
	.A(middle_dout_Z[26]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[26]),
	.Y(dout_4_Z[26])
);
defparam \dout_4[26] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[22]  (
	.A(middle_dout_Z[22]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[22]),
	.Y(dout_4_Z[22])
);
defparam \dout_4[22] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[17]  (
	.A(middle_dout_Z[17]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[17]),
	.Y(dout_4_Z[17])
);
defparam \dout_4[17] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[33]  (
	.A(middle_dout_Z[33]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[33]),
	.Y(dout_4_Z[33])
);
defparam \dout_4[33] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[32]  (
	.A(middle_dout_Z[32]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[32]),
	.Y(dout_4_Z[32])
);
defparam \dout_4[32] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[25]  (
	.A(middle_dout_Z[25]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[25]),
	.Y(dout_4_Z[25])
);
defparam \dout_4[25] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[24]  (
	.A(middle_dout_Z[24]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[24]),
	.Y(dout_4_Z[24])
);
defparam \dout_4[24] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[23]  (
	.A(middle_dout_Z[23]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[23]),
	.Y(dout_4_Z[23])
);
defparam \dout_4[23] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[16]  (
	.A(middle_dout_Z[16]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[16]),
	.Y(dout_4_Z[16])
);
defparam \dout_4[16] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[15]  (
	.A(middle_dout_Z[15]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[15]),
	.Y(dout_4_Z[15])
);
defparam \dout_4[15] .INIT=8'hB8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0 */

module COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1 (
  UART_RX_Protocol_0_Fifo_Write_Data,
  RDATA_int,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  Clock_Reset_0_UART_CLOCK,
  full_r_RNIIV34_Y,
  empty_r_RNIMC6S_Y,
  Clock_Reset_0_Main_CLOCK
)
;
input [39:0] UART_RX_Protocol_0_Fifo_Write_Data ;
output [39:0] RDATA_int ;
input [9:0] fifo_MEMWADDR ;
input [9:0] fifo_MEMRADDR ;
input Clock_Reset_0_UART_CLOCK ;
input full_r_RNIIV34_Y ;
input empty_r_RNIMC6S_Y ;
input Clock_Reset_0_Main_CLOCK ;
wire Clock_Reset_0_UART_CLOCK ;
wire full_r_RNIIV34_Y ;
wire empty_r_RNIMC6S_Y ;
wire Clock_Reset_0_Main_CLOCK ;
wire [19:0] COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_B_DOUT_0;
wire [19:0] COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_B_DOUT_0;
wire GND ;
wire VCC ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_SB_CORRECT_0 ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__0_ ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_SB_CORRECT_0 ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_DB_DETECT_0 ;
wire Z_ACCESS_BUSY_0__1_ ;
// @73:59
  RAM1K20 COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock_Reset_0_Main_CLOCK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT(RDATA_int[19:0]),
	.A_WEN({GND, GND}),
	.A_REN(empty_r_RNIMC6S_Y),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNIIV34_Y, VCC, VCC}),
	.B_CLK(Clock_Reset_0_UART_CLOCK),
	.B_DIN(UART_RX_Protocol_0_Fifo_Write_Data[19:0]),
	.B_DOUT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_B_DOUT_0[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_SB_CORRECT_0),
	.DB_DETECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0.RAMINDEX="core%1024-1024%40-40%SPEED%0%0%TWO-PORT%ECC_EN-0";
// @73:32
  RAM1K20 COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock_Reset_0_Main_CLOCK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT(RDATA_int[39:20]),
	.A_WEN({GND, GND}),
	.A_REN(empty_r_RNIMC6S_Y),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNIIV34_Y, VCC, VCC}),
	.B_CLK(Clock_Reset_0_UART_CLOCK),
	.B_DIN({UART_RX_Protocol_0_Fifo_Write_Data[39], GND, GND, GND, GND, GND, GND, VCC, UART_RX_Protocol_0_Fifo_Write_Data[31:20]}),
	.B_DOUT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_B_DOUT_0[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_SB_CORRECT_0),
	.DB_DETECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_DB_DETECT_0),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1.RAMINDEX="core%1024-1024%40-40%SPEED%0%1%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1 */

module COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1 (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  RDATA_int,
  UART_RX_Protocol_0_Fifo_Write_Data,
  Clock_Reset_0_Main_CLOCK,
  empty_r_RNIMC6S_Y,
  full_r_RNIIV34_Y,
  Clock_Reset_0_UART_CLOCK
)
;
input [9:0] fifo_MEMRADDR ;
input [9:0] fifo_MEMWADDR ;
output [39:0] RDATA_int ;
input [39:0] UART_RX_Protocol_0_Fifo_Write_Data ;
input Clock_Reset_0_Main_CLOCK ;
input empty_r_RNIMC6S_Y ;
input full_r_RNIIV34_Y ;
input Clock_Reset_0_UART_CLOCK ;
wire Clock_Reset_0_Main_CLOCK ;
wire empty_r_RNIMC6S_Y ;
wire full_r_RNIIV34_Y ;
wire Clock_Reset_0_UART_CLOCK ;
wire N_1522 ;
wire N_1523 ;
wire N_1524 ;
wire N_1525 ;
wire N_1526 ;
wire N_1527 ;
wire N_1528 ;
wire GND ;
wire VCC ;
// @74:53
  COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1 L1_asyncnonpipe (
	.UART_RX_Protocol_0_Fifo_Write_Data({UART_RX_Protocol_0_Fifo_Write_Data[39], N_1528, N_1527, N_1526, N_1525, N_1524, N_1523, N_1522, UART_RX_Protocol_0_Fifo_Write_Data[31:0]}),
	.RDATA_int(RDATA_int[39:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.full_r_RNIIV34_Y(full_r_RNIIV34_Y),
	.empty_r_RNIMC6S_Y(empty_r_RNIMC6S_Y),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1 */

module COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1 (
  UART_RX_Protocol_0_Fifo_Write_Data,
  state_reg_0,
  UART_Protocol_0_RX_Fifo_Data,
  UART_Protocol_0_RX_FIFO_EMPTY,
  COREFIFO_C0_0_0_FULL,
  Chain_arst1,
  Clock_Reset_0_UART_CLOCK,
  memwaddr_r_lcry_cy_Y,
  Controler_0_SRC_1_Fifo_Read_Enable,
  Clock_Reset_0_Main_CLOCK,
  dff_arst
)
;
input [39:0] UART_RX_Protocol_0_Fifo_Write_Data ;
input state_reg_0 ;
output [39:0] UART_Protocol_0_RX_Fifo_Data ;
output UART_Protocol_0_RX_FIFO_EMPTY ;
output COREFIFO_C0_0_0_FULL ;
input Chain_arst1 ;
input Clock_Reset_0_UART_CLOCK ;
output memwaddr_r_lcry_cy_Y ;
input Controler_0_SRC_1_Fifo_Read_Enable ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
wire state_reg_0 ;
wire UART_Protocol_0_RX_FIFO_EMPTY ;
wire COREFIFO_C0_0_0_FULL ;
wire Chain_arst1 ;
wire Clock_Reset_0_UART_CLOCK ;
wire memwaddr_r_lcry_cy_Y ;
wire Controler_0_SRC_1_Fifo_Read_Enable ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire [39:0] RDATA_r_Z;
wire [39:0] RDATA_int;
wire [39:0] fwft_Q_r_Z;
wire [39:0] fwft_Q;
wire [9:0] int_MEMRD_fwft_1_i_m2_Z;
wire [33:15] int_MEMRD_fwft_1_Z;
wire [9:0] fifo_MEMWADDR;
wire [9:0] fifo_MEMRADDR;
wire REN_d1_Z ;
wire VCC ;
wire empty_r_RNIMC6S_Y ;
wire GND ;
wire RE_d1_Z ;
wire re_set_Z ;
wire N_72_i ;
wire N_74_i ;
wire N_153 ;
wire N_151 ;
wire N_152 ;
wire N_154 ;
wire N_155 ;
wire N_156 ;
wire N_157 ;
wire N_158 ;
wire N_159 ;
wire N_160 ;
wire N_161 ;
wire middle_valid ;
wire fifo_valid ;
wire full_r_RNIIV34_Y ;
wire EMPTY1 ;
wire N_1529 ;
wire N_1530 ;
wire N_1531 ;
wire N_1532 ;
wire N_1533 ;
wire N_1534 ;
wire N_1535 ;
// @75:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(empty_r_RNIMC6S_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1110
  SLE RE_d1 (
	.Q(RE_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_SRC_1_Fifo_Read_Enable),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(REN_d1_Z),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[7]  (
	.Q(RDATA_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[7]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[6]  (
	.Q(RDATA_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[6]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[5]  (
	.Q(RDATA_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[5]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[4]  (
	.Q(RDATA_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[4]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[3]  (
	.Q(RDATA_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[3]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[2]  (
	.Q(RDATA_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[2]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[1]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[0]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[22]  (
	.Q(RDATA_r_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[22]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[21]  (
	.Q(RDATA_r_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[21]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[20]  (
	.Q(RDATA_r_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[20]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[19]  (
	.Q(RDATA_r_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[19]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[18]  (
	.Q(RDATA_r_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[18]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[17]  (
	.Q(RDATA_r_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[17]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[16]  (
	.Q(RDATA_r_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[16]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[15]  (
	.Q(RDATA_r_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[15]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[14]  (
	.Q(RDATA_r_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[14]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[13]  (
	.Q(RDATA_r_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[13]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[12]  (
	.Q(RDATA_r_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[12]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[11]  (
	.Q(RDATA_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[11]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[10]  (
	.Q(RDATA_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[10]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[9]  (
	.Q(RDATA_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[9]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[8]  (
	.Q(RDATA_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[8]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[37]  (
	.Q(RDATA_r_Z[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[37]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[36]  (
	.Q(RDATA_r_Z[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[36]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[35]  (
	.Q(RDATA_r_Z[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[35]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[34]  (
	.Q(RDATA_r_Z[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[34]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[33]  (
	.Q(RDATA_r_Z[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[33]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[32]  (
	.Q(RDATA_r_Z[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[32]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[31]  (
	.Q(RDATA_r_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[31]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[30]  (
	.Q(RDATA_r_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[30]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[29]  (
	.Q(RDATA_r_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[29]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[28]  (
	.Q(RDATA_r_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[28]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[27]  (
	.Q(RDATA_r_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[27]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[26]  (
	.Q(RDATA_r_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[26]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[25]  (
	.Q(RDATA_r_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[25]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[24]  (
	.Q(RDATA_r_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[24]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[23]  (
	.Q(RDATA_r_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[23]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[39]  (
	.Q(RDATA_r_Z[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[39]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[38]  (
	.Q(RDATA_r_Z[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[38]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[2]  (
	.Q(fwft_Q_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[2]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[1]  (
	.Q(fwft_Q_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[1]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[0]  (
	.Q(fwft_Q_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[0]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[17]  (
	.Q(fwft_Q_r_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[17]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[16]  (
	.Q(fwft_Q_r_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[16]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[15]  (
	.Q(fwft_Q_r_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[15]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[14]  (
	.Q(fwft_Q_r_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[14]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[13]  (
	.Q(fwft_Q_r_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[13]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[12]  (
	.Q(fwft_Q_r_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[12]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[11]  (
	.Q(fwft_Q_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[11]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[10]  (
	.Q(fwft_Q_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[10]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[9]  (
	.Q(fwft_Q_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[9]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[8]  (
	.Q(fwft_Q_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[8]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[7]  (
	.Q(fwft_Q_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[7]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[6]  (
	.Q(fwft_Q_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[6]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[5]  (
	.Q(fwft_Q_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[5]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[4]  (
	.Q(fwft_Q_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[4]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[3]  (
	.Q(fwft_Q_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[3]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[32]  (
	.Q(fwft_Q_r_Z[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[32]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[31]  (
	.Q(fwft_Q_r_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[31]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[30]  (
	.Q(fwft_Q_r_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[30]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[29]  (
	.Q(fwft_Q_r_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[29]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[28]  (
	.Q(fwft_Q_r_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[28]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[27]  (
	.Q(fwft_Q_r_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[27]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[26]  (
	.Q(fwft_Q_r_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[26]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[25]  (
	.Q(fwft_Q_r_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[25]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[24]  (
	.Q(fwft_Q_r_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[24]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[23]  (
	.Q(fwft_Q_r_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[23]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[22]  (
	.Q(fwft_Q_r_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[22]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[21]  (
	.Q(fwft_Q_r_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[21]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[20]  (
	.Q(fwft_Q_r_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[20]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[19]  (
	.Q(fwft_Q_r_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[19]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[18]  (
	.Q(fwft_Q_r_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[18]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[39]  (
	.Q(fwft_Q_r_Z[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[39]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[38]  (
	.Q(fwft_Q_r_Z[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[38]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[37]  (
	.Q(fwft_Q_r_Z[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[37]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[36]  (
	.Q(fwft_Q_r_Z[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[36]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[35]  (
	.Q(fwft_Q_r_Z[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[35]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[34]  (
	.Q(fwft_Q_r_Z[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[34]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[33]  (
	.Q(fwft_Q_r_Z[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[33]),
	.EN(Controler_0_SRC_1_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:480
  CFG3 \Q[39]  (
	.A(fwft_Q_r_Z[39]),
	.B(fwft_Q[39]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[39])
);
defparam \Q[39] .INIT=8'hCA;
// @75:480
  CFG3 \Q[38]  (
	.A(fwft_Q_r_Z[38]),
	.B(fwft_Q[38]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[38])
);
defparam \Q[38] .INIT=8'hCA;
// @75:480
  CFG3 \Q[37]  (
	.A(fwft_Q_r_Z[37]),
	.B(fwft_Q[37]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[37])
);
defparam \Q[37] .INIT=8'hCA;
// @75:480
  CFG3 \Q[36]  (
	.A(fwft_Q_r_Z[36]),
	.B(fwft_Q[36]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[36])
);
defparam \Q[36] .INIT=8'hCA;
// @75:480
  CFG3 \Q[35]  (
	.A(fwft_Q_r_Z[35]),
	.B(fwft_Q[35]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[35])
);
defparam \Q[35] .INIT=8'hCA;
// @75:480
  CFG3 \Q[34]  (
	.A(fwft_Q_r_Z[34]),
	.B(fwft_Q[34]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[34])
);
defparam \Q[34] .INIT=8'hCA;
// @75:480
  CFG3 \Q[33]  (
	.A(fwft_Q_r_Z[33]),
	.B(fwft_Q[33]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[33])
);
defparam \Q[33] .INIT=8'hCA;
// @75:480
  CFG3 \Q[32]  (
	.A(fwft_Q_r_Z[32]),
	.B(fwft_Q[32]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[32])
);
defparam \Q[32] .INIT=8'hCA;
// @75:480
  CFG3 \Q[31]  (
	.A(fwft_Q_r_Z[31]),
	.B(fwft_Q[31]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[31])
);
defparam \Q[31] .INIT=8'hCA;
// @75:480
  CFG3 \Q[30]  (
	.A(fwft_Q_r_Z[30]),
	.B(fwft_Q[30]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[30])
);
defparam \Q[30] .INIT=8'hCA;
// @75:480
  CFG3 \Q[29]  (
	.A(fwft_Q_r_Z[29]),
	.B(fwft_Q[29]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[29])
);
defparam \Q[29] .INIT=8'hCA;
// @75:480
  CFG3 \Q[28]  (
	.A(fwft_Q_r_Z[28]),
	.B(fwft_Q[28]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[28])
);
defparam \Q[28] .INIT=8'hCA;
// @75:480
  CFG3 \Q[27]  (
	.A(fwft_Q_r_Z[27]),
	.B(fwft_Q[27]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[27])
);
defparam \Q[27] .INIT=8'hCA;
// @75:480
  CFG3 \Q[26]  (
	.A(fwft_Q_r_Z[26]),
	.B(fwft_Q[26]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[26])
);
defparam \Q[26] .INIT=8'hCA;
// @75:480
  CFG3 \Q[25]  (
	.A(fwft_Q_r_Z[25]),
	.B(fwft_Q[25]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[25])
);
defparam \Q[25] .INIT=8'hCA;
// @75:480
  CFG3 \Q[24]  (
	.A(fwft_Q_r_Z[24]),
	.B(fwft_Q[24]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[24])
);
defparam \Q[24] .INIT=8'hCA;
// @75:480
  CFG3 \Q[23]  (
	.A(fwft_Q_r_Z[23]),
	.B(fwft_Q[23]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[23])
);
defparam \Q[23] .INIT=8'hCA;
// @75:480
  CFG3 \Q[22]  (
	.A(fwft_Q_r_Z[22]),
	.B(fwft_Q[22]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[22])
);
defparam \Q[22] .INIT=8'hCA;
// @75:480
  CFG3 \Q[21]  (
	.A(fwft_Q_r_Z[21]),
	.B(fwft_Q[21]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[21])
);
defparam \Q[21] .INIT=8'hCA;
// @75:480
  CFG3 \Q[20]  (
	.A(fwft_Q_r_Z[20]),
	.B(fwft_Q[20]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[20])
);
defparam \Q[20] .INIT=8'hCA;
// @75:480
  CFG3 \Q[19]  (
	.A(fwft_Q_r_Z[19]),
	.B(fwft_Q[19]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[19])
);
defparam \Q[19] .INIT=8'hCA;
// @75:480
  CFG3 \Q[18]  (
	.A(fwft_Q_r_Z[18]),
	.B(fwft_Q[18]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[18])
);
defparam \Q[18] .INIT=8'hCA;
// @75:480
  CFG3 \Q[17]  (
	.A(fwft_Q_r_Z[17]),
	.B(fwft_Q[17]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[17])
);
defparam \Q[17] .INIT=8'hCA;
// @75:480
  CFG3 \Q[16]  (
	.A(fwft_Q_r_Z[16]),
	.B(fwft_Q[16]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[16])
);
defparam \Q[16] .INIT=8'hCA;
// @75:480
  CFG3 \Q[15]  (
	.A(fwft_Q_r_Z[15]),
	.B(fwft_Q[15]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[15])
);
defparam \Q[15] .INIT=8'hCA;
// @75:480
  CFG3 \Q[14]  (
	.A(fwft_Q_r_Z[14]),
	.B(fwft_Q[14]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[14])
);
defparam \Q[14] .INIT=8'hCA;
// @75:480
  CFG3 \Q[13]  (
	.A(fwft_Q_r_Z[13]),
	.B(fwft_Q[13]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[13])
);
defparam \Q[13] .INIT=8'hCA;
// @75:480
  CFG3 \Q[12]  (
	.A(fwft_Q_r_Z[12]),
	.B(fwft_Q[12]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[12])
);
defparam \Q[12] .INIT=8'hCA;
// @75:480
  CFG3 \Q[11]  (
	.A(fwft_Q_r_Z[11]),
	.B(fwft_Q[11]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[11])
);
defparam \Q[11] .INIT=8'hCA;
// @75:480
  CFG3 \Q[10]  (
	.A(fwft_Q_r_Z[10]),
	.B(fwft_Q[10]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[10])
);
defparam \Q[10] .INIT=8'hCA;
// @75:480
  CFG3 \Q[9]  (
	.A(fwft_Q_r_Z[9]),
	.B(fwft_Q[9]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[9])
);
defparam \Q[9] .INIT=8'hCA;
// @75:480
  CFG3 \Q[8]  (
	.A(fwft_Q_r_Z[8]),
	.B(fwft_Q[8]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[8])
);
defparam \Q[8] .INIT=8'hCA;
// @75:480
  CFG3 \Q[7]  (
	.A(fwft_Q_r_Z[7]),
	.B(fwft_Q[7]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[7])
);
defparam \Q[7] .INIT=8'hCA;
// @75:480
  CFG3 \Q[6]  (
	.A(fwft_Q_r_Z[6]),
	.B(fwft_Q[6]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[6])
);
defparam \Q[6] .INIT=8'hCA;
// @75:480
  CFG3 \Q[5]  (
	.A(fwft_Q_r_Z[5]),
	.B(fwft_Q[5]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[5])
);
defparam \Q[5] .INIT=8'hCA;
// @75:480
  CFG3 \Q[4]  (
	.A(fwft_Q_r_Z[4]),
	.B(fwft_Q[4]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[4])
);
defparam \Q[4] .INIT=8'hCA;
// @75:480
  CFG3 \Q[3]  (
	.A(fwft_Q_r_Z[3]),
	.B(fwft_Q[3]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[3])
);
defparam \Q[3] .INIT=8'hCA;
// @75:480
  CFG3 \Q[2]  (
	.A(fwft_Q_r_Z[2]),
	.B(fwft_Q[2]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[2])
);
defparam \Q[2] .INIT=8'hCA;
// @75:480
  CFG3 \Q[1]  (
	.A(fwft_Q_r_Z[1]),
	.B(fwft_Q[1]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[1])
);
defparam \Q[1] .INIT=8'hCA;
// @75:480
  CFG3 \Q[0]  (
	.A(fwft_Q_r_Z[0]),
	.B(fwft_Q[0]),
	.C(Controler_0_SRC_1_Fifo_Read_Enable),
	.Y(UART_Protocol_0_RX_Fifo_Data[0])
);
defparam \Q[0] .INIT=8'hCA;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[37]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[37]),
	.C(RDATA_int[37]),
	.D(RE_d1_Z),
	.Y(N_153)
);
defparam \int_MEMRD_fwft_1_i_m2[37] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[39]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[39]),
	.C(RDATA_int[39]),
	.D(RE_d1_Z),
	.Y(N_151)
);
defparam \int_MEMRD_fwft_1_i_m2[39] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[38]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[38]),
	.C(RDATA_int[38]),
	.D(RE_d1_Z),
	.Y(N_152)
);
defparam \int_MEMRD_fwft_1_i_m2[38] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[36]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[36]),
	.C(RDATA_int[36]),
	.D(RE_d1_Z),
	.Y(N_154)
);
defparam \int_MEMRD_fwft_1_i_m2[36] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[35]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[35]),
	.C(RDATA_int[35]),
	.D(RE_d1_Z),
	.Y(N_155)
);
defparam \int_MEMRD_fwft_1_i_m2[35] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[34]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[34]),
	.C(RDATA_int[34]),
	.D(RE_d1_Z),
	.Y(N_156)
);
defparam \int_MEMRD_fwft_1_i_m2[34] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[14]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[14]),
	.C(RDATA_int[14]),
	.D(RE_d1_Z),
	.Y(N_157)
);
defparam \int_MEMRD_fwft_1_i_m2[14] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[13]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[13]),
	.C(RDATA_int[13]),
	.D(RE_d1_Z),
	.Y(N_158)
);
defparam \int_MEMRD_fwft_1_i_m2[13] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[12]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[12]),
	.C(RDATA_int[12]),
	.D(RE_d1_Z),
	.Y(N_159)
);
defparam \int_MEMRD_fwft_1_i_m2[12] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[11]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[11]),
	.C(RDATA_int[11]),
	.D(RE_d1_Z),
	.Y(N_160)
);
defparam \int_MEMRD_fwft_1_i_m2[11] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[10]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[10]),
	.C(RDATA_int[10]),
	.D(RE_d1_Z),
	.Y(N_161)
);
defparam \int_MEMRD_fwft_1_i_m2[10] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[9]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[9]),
	.C(RDATA_int[9]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[9])
);
defparam \int_MEMRD_fwft_1_i_m2[9] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[8]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[8]),
	.C(RDATA_int[8]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[8])
);
defparam \int_MEMRD_fwft_1_i_m2[8] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[7]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[7]),
	.C(RDATA_int[7]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[7])
);
defparam \int_MEMRD_fwft_1_i_m2[7] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[6]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[6]),
	.C(RDATA_int[6]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[6])
);
defparam \int_MEMRD_fwft_1_i_m2[6] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[5]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[5]),
	.C(RDATA_int[5]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[5])
);
defparam \int_MEMRD_fwft_1_i_m2[5] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[4]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[4]),
	.C(RDATA_int[4]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[4])
);
defparam \int_MEMRD_fwft_1_i_m2[4] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[3]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[3]),
	.C(RDATA_int[3]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[3])
);
defparam \int_MEMRD_fwft_1_i_m2[3] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[2]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[2]),
	.C(RDATA_int[2]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[2])
);
defparam \int_MEMRD_fwft_1_i_m2[2] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[1]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[1]),
	.C(RDATA_int[1]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[1])
);
defparam \int_MEMRD_fwft_1_i_m2[1] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[0]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[0]),
	.C(RDATA_int[0]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_Z[0])
);
defparam \int_MEMRD_fwft_1_i_m2[0] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[29]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[29]),
	.C(RDATA_int[29]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[29])
);
defparam \int_MEMRD_fwft_1[29] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[28]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[28]),
	.C(RDATA_int[28]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[28])
);
defparam \int_MEMRD_fwft_1[28] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[20]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[20]),
	.C(RDATA_int[20]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[20])
);
defparam \int_MEMRD_fwft_1[20] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[19]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[19]),
	.C(RDATA_int[19]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[19])
);
defparam \int_MEMRD_fwft_1[19] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[30]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[30]),
	.C(RDATA_int[30]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[30])
);
defparam \int_MEMRD_fwft_1[30] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[27]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[27]),
	.C(RDATA_int[27]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[27])
);
defparam \int_MEMRD_fwft_1[27] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[21]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[21]),
	.C(RDATA_int[21]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[21])
);
defparam \int_MEMRD_fwft_1[21] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[18]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[18]),
	.C(RDATA_int[18]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[18])
);
defparam \int_MEMRD_fwft_1[18] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[31]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[31]),
	.C(RDATA_int[31]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[31])
);
defparam \int_MEMRD_fwft_1[31] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[26]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[26]),
	.C(RDATA_int[26]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[26])
);
defparam \int_MEMRD_fwft_1[26] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[22]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[22]),
	.C(RDATA_int[22]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[22])
);
defparam \int_MEMRD_fwft_1[22] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[17]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[17]),
	.C(RDATA_int[17]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[17])
);
defparam \int_MEMRD_fwft_1[17] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[33]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[33]),
	.C(RDATA_int[33]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[33])
);
defparam \int_MEMRD_fwft_1[33] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[32]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[32]),
	.C(RDATA_int[32]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[32])
);
defparam \int_MEMRD_fwft_1[32] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[25]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[25]),
	.C(RDATA_int[25]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[25])
);
defparam \int_MEMRD_fwft_1[25] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[24]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[24]),
	.C(RDATA_int[24]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[24])
);
defparam \int_MEMRD_fwft_1[24] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[23]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[23]),
	.C(RDATA_int[23]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[23])
);
defparam \int_MEMRD_fwft_1[23] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[16]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[16]),
	.C(RDATA_int[16]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[16])
);
defparam \int_MEMRD_fwft_1[16] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[15]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[15]),
	.C(RDATA_int[15]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[15])
);
defparam \int_MEMRD_fwft_1[15] .INIT=16'hF0D8;
// @75:1055
  CFG2 REN_d1_RNI04IB1 (
	.A(empty_r_RNIMC6S_Y),
	.B(REN_d1_Z),
	.Y(N_74_i)
);
defparam REN_d1_RNI04IB1.INIT=4'h4;
// @75:1040
  CFG2 re_set_RNO (
	.A(empty_r_RNIMC6S_Y),
	.B(REN_d1_Z),
	.Y(N_72_i)
);
defparam re_set_RNO.INIT=4'h6;
// @75:793
  COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1 \genblk16.U_corefifo_async  (
	.UART_RX_Protocol_0_Fifo_Write_Data_0(UART_RX_Protocol_0_Fifo_Write_Data[39]),
	.state_reg_0(state_reg_0),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.memwaddr_r_lcry_cy_Y(memwaddr_r_lcry_cy_Y),
	.Controler_0_SRC_1_Fifo_Read_Enable(Controler_0_SRC_1_Fifo_Read_Enable),
	.middle_valid(middle_valid),
	.fifo_valid(fifo_valid),
	.full_r_RNIIV34_Y(full_r_RNIIV34_Y),
	.EMPTY1(EMPTY1),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1),
	.empty_r_RNIMC6S_Y(empty_r_RNIMC6S_Y),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst),
	.COREFIFO_C0_0_0_FULL(COREFIFO_C0_0_0_FULL)
);
// @75:984
  COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0 \genblk17.u_corefifo_fwft  (
	.int_MEMRD_fwft_1(int_MEMRD_fwft_1_Z[33:15]),
	.int_MEMRD_fwft_1_i_m2(int_MEMRD_fwft_1_i_m2_Z[9:0]),
	.fwft_Q(fwft_Q[39:0]),
	.EMPTY1(EMPTY1),
	.Controler_0_SRC_1_Fifo_Read_Enable(Controler_0_SRC_1_Fifo_Read_Enable),
	.N_151(N_151),
	.N_156(N_156),
	.N_155(N_155),
	.N_154(N_154),
	.N_153(N_153),
	.N_152(N_152),
	.N_161(N_161),
	.N_160(N_160),
	.N_159(N_159),
	.N_158(N_158),
	.N_157(N_157),
	.empty_r_RNIMC6S_Y(empty_r_RNIMC6S_Y),
	.fifo_valid_1z(fifo_valid),
	.middle_valid_1z(middle_valid),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst),
	.UART_Protocol_0_RX_FIFO_EMPTY(UART_Protocol_0_RX_FIFO_EMPTY)
);
// @75:1264
  COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1 \genblk23.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.RDATA_int(RDATA_int[39:0]),
	.UART_RX_Protocol_0_Fifo_Write_Data({UART_RX_Protocol_0_Fifo_Write_Data[39], N_1535, N_1534, N_1533, N_1532, N_1531, N_1530, N_1529, UART_RX_Protocol_0_Fifo_Write_Data[31:0]}),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.empty_r_RNIMC6S_Y(empty_r_RNIMC6S_Y),
	.full_r_RNIIV34_Y(full_r_RNIIV34_Y),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1 */

module COREFIFO_C0_0 (
  UART_Protocol_0_RX_Fifo_Data,
  state_reg_0,
  UART_RX_Protocol_0_Fifo_Write_Data,
  dff_arst,
  Clock_Reset_0_Main_CLOCK,
  Controler_0_SRC_1_Fifo_Read_Enable,
  memwaddr_r_lcry_cy_Y,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1,
  COREFIFO_C0_0_0_FULL,
  UART_Protocol_0_RX_FIFO_EMPTY
)
;
output [39:0] UART_Protocol_0_RX_Fifo_Data ;
input state_reg_0 ;
input [39:0] UART_RX_Protocol_0_Fifo_Write_Data ;
input dff_arst ;
input Clock_Reset_0_Main_CLOCK ;
input Controler_0_SRC_1_Fifo_Read_Enable ;
output memwaddr_r_lcry_cy_Y ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
output COREFIFO_C0_0_0_FULL ;
output UART_Protocol_0_RX_FIFO_EMPTY ;
wire state_reg_0 ;
wire dff_arst ;
wire Clock_Reset_0_Main_CLOCK ;
wire Controler_0_SRC_1_Fifo_Read_Enable ;
wire memwaddr_r_lcry_cy_Y ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire COREFIFO_C0_0_0_FULL ;
wire UART_Protocol_0_RX_FIFO_EMPTY ;
wire N_1536 ;
wire N_1537 ;
wire N_1538 ;
wire N_1539 ;
wire N_1540 ;
wire N_1541 ;
wire N_1542 ;
wire GND ;
wire VCC ;
// @76:161
  COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1 COREFIFO_C0_0 (
	.UART_RX_Protocol_0_Fifo_Write_Data({UART_RX_Protocol_0_Fifo_Write_Data[39], N_1542, N_1541, N_1540, N_1539, N_1538, N_1537, N_1536, UART_RX_Protocol_0_Fifo_Write_Data[31:0]}),
	.state_reg_0(state_reg_0),
	.UART_Protocol_0_RX_Fifo_Data(UART_Protocol_0_RX_Fifo_Data[39:0]),
	.UART_Protocol_0_RX_FIFO_EMPTY(UART_Protocol_0_RX_FIFO_EMPTY),
	.COREFIFO_C0_0_0_FULL(COREFIFO_C0_0_0_FULL),
	.Chain_arst1(Chain_arst1),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.memwaddr_r_lcry_cy_Y(memwaddr_r_lcry_cy_Y),
	.Controler_0_SRC_1_Fifo_Read_Enable(Controler_0_SRC_1_Fifo_Read_Enable),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_0 */

module COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top (
  xmit_pulse_1z,
  xmit_clock_1z,
  baud_clock,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1
)
;
output xmit_pulse_1z ;
output xmit_clock_1z ;
output baud_clock ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
wire xmit_pulse_1z ;
wire xmit_clock_1z ;
wire baud_clock ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire [12:0] baud_cntr;
wire [12:0] baud_cntr_s;
wire [3:0] xmit_cntr_Z;
wire [3:0] xmit_cntr_3;
wire [11:0] baud_cntr_cry;
wire [0:0] baud_cntr_RNIP9LS_Y;
wire [1:1] baud_cntr_RNIJKAP1_Y;
wire [2:2] baud_cntr_RNI36M52_Y;
wire [3:3] baud_cntr_RNIKO1I2_Y;
wire [4:4] baud_cntr_RNI6CDU2_Y;
wire [5:5] baud_cntr_RNIP0PA3_Y;
wire [6:6] baud_cntr_RNIDM4N3_Y;
wire [7:7] baud_cntr_RNI2DG34_Y;
wire [8:8] baud_cntr_RNIO4SF4_Y;
wire [9:9] baud_cntr_RNIFT7S4_Y;
wire [10:10] baud_cntr_RNIEH245_Y;
wire [12:12] baud_cntr_RNO_FCO;
wire [12:12] baud_cntr_RNO_Y;
wire [11:11] baud_cntr_RNIE6TB5_Y;
wire VCC ;
wire GND ;
wire baud_cntr7_1_RNIBQ9G_Y ;
wire xmit_clock8 ;
wire baud_cntr_cry_cy ;
wire baud_cntr7_1_RNIBQ9G_S ;
wire baud_cntr7_1 ;
wire baud_cntr7_7 ;
wire baud_cntr7_8 ;
wire CO0 ;
// @77:283
  SLE \genblk1.baud_cntr[12]  (
	.Q(baud_cntr[12]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[11]  (
	.Q(baud_cntr[11]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[10]  (
	.Q(baud_cntr[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[9]  (
	.Q(baud_cntr[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[8]  (
	.Q(baud_cntr[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[7]  (
	.Q(baud_cntr[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[6]  (
	.Q(baud_cntr[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[5]  (
	.Q(baud_cntr[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[4]  (
	.Q(baud_cntr[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[3]  (
	.Q(baud_cntr[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[2]  (
	.Q(baud_cntr[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[1]  (
	.Q(baud_cntr[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[0]  (
	.Q(baud_cntr[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_clock_int  (
	.Q(baud_clock),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr7_1_RNIBQ9G_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:310
  SLE \xmit_cntr[3]  (
	.Q(xmit_cntr_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_cntr_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:310
  SLE \xmit_cntr[2]  (
	.Q(xmit_cntr_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_cntr_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:310
  SLE \xmit_cntr[1]  (
	.Q(xmit_cntr_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_cntr_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:310
  SLE \xmit_cntr[0]  (
	.Q(xmit_cntr_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_cntr_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:310
  SLE xmit_clock (
	.Q(xmit_clock_1z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_clock8),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:292
  ARI1 \genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G  (
	.FCO(baud_cntr_cry_cy),
	.S(baud_cntr7_1_RNIBQ9G_S),
	.Y(baud_cntr7_1_RNIBQ9G_Y),
	.B(baud_cntr[11]),
	.C(baud_cntr7_1),
	.D(baud_cntr7_7),
	.A(baud_cntr7_8),
	.FCI(VCC)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G .INIT=20'h44000;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIP9LS[0]  (
	.FCO(baud_cntr_cry[0]),
	.S(baud_cntr_s[0]),
	.Y(baud_cntr_RNIP9LS_Y[0]),
	.B(baud_cntr[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry_cy)
);
defparam \genblk1.baud_cntr_RNIP9LS[0] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIJKAP1[1]  (
	.FCO(baud_cntr_cry[1]),
	.S(baud_cntr_s[1]),
	.Y(baud_cntr_RNIJKAP1_Y[1]),
	.B(baud_cntr7_1_RNIBQ9G_Y),
	.C(baud_cntr[1]),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[0])
);
defparam \genblk1.baud_cntr_RNIJKAP1[1] .INIT=20'h61100;
// @77:292
  ARI1 \genblk1.baud_cntr_RNI36M52[2]  (
	.FCO(baud_cntr_cry[2]),
	.S(baud_cntr_s[2]),
	.Y(baud_cntr_RNI36M52_Y[2]),
	.B(baud_cntr[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[1])
);
defparam \genblk1.baud_cntr_RNI36M52[2] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIKO1I2[3]  (
	.FCO(baud_cntr_cry[3]),
	.S(baud_cntr_s[3]),
	.Y(baud_cntr_RNIKO1I2_Y[3]),
	.B(baud_cntr[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[2])
);
defparam \genblk1.baud_cntr_RNIKO1I2[3] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNI6CDU2[4]  (
	.FCO(baud_cntr_cry[4]),
	.S(baud_cntr_s[4]),
	.Y(baud_cntr_RNI6CDU2_Y[4]),
	.B(baud_cntr[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[3])
);
defparam \genblk1.baud_cntr_RNI6CDU2[4] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIP0PA3[5]  (
	.FCO(baud_cntr_cry[5]),
	.S(baud_cntr_s[5]),
	.Y(baud_cntr_RNIP0PA3_Y[5]),
	.B(baud_cntr[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[4])
);
defparam \genblk1.baud_cntr_RNIP0PA3[5] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIDM4N3[6]  (
	.FCO(baud_cntr_cry[6]),
	.S(baud_cntr_s[6]),
	.Y(baud_cntr_RNIDM4N3_Y[6]),
	.B(baud_cntr[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[5])
);
defparam \genblk1.baud_cntr_RNIDM4N3[6] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNI2DG34[7]  (
	.FCO(baud_cntr_cry[7]),
	.S(baud_cntr_s[7]),
	.Y(baud_cntr_RNI2DG34_Y[7]),
	.B(baud_cntr[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[6])
);
defparam \genblk1.baud_cntr_RNI2DG34[7] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIO4SF4[8]  (
	.FCO(baud_cntr_cry[8]),
	.S(baud_cntr_s[8]),
	.Y(baud_cntr_RNIO4SF4_Y[8]),
	.B(baud_cntr[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[7])
);
defparam \genblk1.baud_cntr_RNIO4SF4[8] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIFT7S4[9]  (
	.FCO(baud_cntr_cry[9]),
	.S(baud_cntr_s[9]),
	.Y(baud_cntr_RNIFT7S4_Y[9]),
	.B(baud_cntr[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[8])
);
defparam \genblk1.baud_cntr_RNIFT7S4[9] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIEH245[10]  (
	.FCO(baud_cntr_cry[10]),
	.S(baud_cntr_s[10]),
	.Y(baud_cntr_RNIEH245_Y[10]),
	.B(baud_cntr[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[9])
);
defparam \genblk1.baud_cntr_RNIEH245[10] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNO[12]  (
	.FCO(baud_cntr_RNO_FCO[12]),
	.S(baud_cntr_s[12]),
	.Y(baud_cntr_RNO_Y[12]),
	.B(baud_cntr[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[11])
);
defparam \genblk1.baud_cntr_RNO[12] .INIT=20'h45500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIE6TB5[11]  (
	.FCO(baud_cntr_cry[11]),
	.S(baud_cntr_s[11]),
	.Y(baud_cntr_RNIE6TB5_Y[11]),
	.B(baud_cntr[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[10])
);
defparam \genblk1.baud_cntr_RNIE6TB5[11] .INIT=20'h65500;
// @77:292
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_1  (
	.A(baud_cntr[10]),
	.B(baud_cntr[9]),
	.C(baud_cntr[1]),
	.D(baud_cntr[0]),
	.Y(baud_cntr7_1)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_1 .INIT=16'h0001;
// @77:319
  CFG2 \make_xmit_clock.xmit_cntr_3_1.CO0  (
	.A(baud_clock),
	.B(xmit_cntr_Z[0]),
	.Y(CO0)
);
defparam \make_xmit_clock.xmit_cntr_3_1.CO0 .INIT=4'h8;
// @77:319
  CFG2 \make_xmit_clock.xmit_cntr_3_1.SUM[0]  (
	.A(baud_clock),
	.B(xmit_cntr_Z[0]),
	.Y(xmit_cntr_3[0])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[0] .INIT=4'h6;
// @77:334
  CFG2 xmit_pulse (
	.A(baud_clock),
	.B(xmit_clock_1z),
	.Y(xmit_pulse_1z)
);
defparam xmit_pulse.INIT=4'h8;
// @77:292
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_8  (
	.A(baud_cntr[12]),
	.B(baud_cntr[8]),
	.C(baud_cntr[7]),
	.D(baud_cntr[6]),
	.Y(baud_cntr7_8)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_8 .INIT=16'h0001;
// @77:292
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_7  (
	.A(baud_cntr[5]),
	.B(baud_cntr[4]),
	.C(baud_cntr[3]),
	.D(baud_cntr[2]),
	.Y(baud_cntr7_7)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_7 .INIT=16'h0001;
// @77:322
  CFG4 \make_xmit_clock.xmit_clock8  (
	.A(xmit_cntr_Z[2]),
	.B(xmit_cntr_Z[3]),
	.C(xmit_cntr_Z[1]),
	.D(xmit_cntr_Z[0]),
	.Y(xmit_clock8)
);
defparam \make_xmit_clock.xmit_clock8 .INIT=16'h8000;
// @77:319
  CFG2 \make_xmit_clock.xmit_cntr_3_1.SUM[1]  (
	.A(CO0),
	.B(xmit_cntr_Z[1]),
	.Y(xmit_cntr_3[1])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[1] .INIT=4'h6;
// @77:319
  CFG3 \make_xmit_clock.xmit_cntr_3_1.SUM[2]  (
	.A(xmit_cntr_Z[2]),
	.B(xmit_cntr_Z[1]),
	.C(CO0),
	.Y(xmit_cntr_3[2])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[2] .INIT=8'h6A;
// @77:319
  CFG4 \make_xmit_clock.xmit_cntr_3_1.SUM[3]  (
	.A(xmit_cntr_Z[3]),
	.B(xmit_cntr_Z[2]),
	.C(xmit_cntr_Z[1]),
	.D(CO0),
	.Y(xmit_cntr_3[3])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[3] .INIT=16'h6AAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top */

module COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top (
  tx_hold_reg,
  xmit_clock,
  baud_clock,
  xmit_pulse,
  TX_0_c,
  INV_0_Y,
  COREUART_C0_0_TXRDY,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1
)
;
input [7:0] tx_hold_reg ;
input xmit_clock ;
input baud_clock ;
input xmit_pulse ;
output TX_0_c ;
input INV_0_Y ;
output COREUART_C0_0_TXRDY ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
wire xmit_clock ;
wire baud_clock ;
wire xmit_pulse ;
wire TX_0_c ;
wire INV_0_Y ;
wire COREUART_C0_0_TXRDY ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire [5:0] xmit_state_Z;
wire [5:0] xmit_state_ns;
wire [7:0] tx_byte_Z;
wire [3:1] xmit_bit_sel_Z;
wire [0:0] xmit_bit_sel_3;
wire VCC ;
wire GND ;
wire N_64_i ;
wire txrdy_int_1_sqmuxa_i_Z ;
wire tx_4_iv_i_a2 ;
wire N_92_i ;
wire N_81_i ;
wire N_78_i ;
wire N_76_i ;
wire N_74_i ;
wire CO0 ;
wire tx_2_u_i_m2_2_1_wmux_3_FCO_0 ;
wire tx_2_u_i_m2_2_1_wmux_3_S_0 ;
wire N_122 ;
wire tx_2_u_i_m2_2_1_0_y1 ;
wire tx_2_u_i_m2_2_1_0_y3 ;
wire tx_2_u_i_m2_2_1_co1_0 ;
wire tx_2_u_i_m2_2_1_wmux_2_S_0 ;
wire tx_2_u_i_m2_2_1_y0_0 ;
wire tx_2_u_i_m2_2_1_co0_0 ;
wire tx_2_u_i_m2_2_1_wmux_1_S_0 ;
wire tx_2_u_i_m2_2_1_0_co1 ;
wire tx_2_u_i_m2_2_1_wmux_0_S_0 ;
wire tx_2_u_i_m2_2_1_0_y0 ;
wire tx_2_u_i_m2_2_1_0_co0 ;
wire tx_2_u_i_m2_2_1_wmux_S_0 ;
wire N_115 ;
wire N_1030 ;
wire N_178 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
// @79:119
  SLE \xmit_state[5]  (
	.Q(xmit_state_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_state_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \xmit_state[3]  (
	.Q(xmit_state_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_64_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \xmit_state[2]  (
	.Q(xmit_state_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \xmit_state[1]  (
	.Q(xmit_state_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \xmit_state[0]  (
	.Q(xmit_state_Z[0]),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:87
  SLE txrdy_int (
	.Q(COREUART_C0_0_TXRDY),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(INV_0_Y),
	.EN(txrdy_int_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:290
  SLE tx (
	.Q(TX_0_c),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_4_iv_i_a2),
	.EN(N_92_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[4]  (
	.Q(tx_byte_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[4]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[3]  (
	.Q(tx_byte_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[3]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[2]  (
	.Q(tx_byte_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[2]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[1]  (
	.Q(tx_byte_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[1]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[0]  (
	.Q(tx_byte_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[0]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:268
  SLE \xmit_bit_sel[3]  (
	.Q(xmit_bit_sel_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_78_i),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:268
  SLE \xmit_bit_sel[2]  (
	.Q(xmit_bit_sel_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_76_i),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:268
  SLE \xmit_bit_sel[1]  (
	.Q(xmit_bit_sel_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_74_i),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:268
  SLE \xmit_bit_sel[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_bit_sel_3[0]),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[7]  (
	.Q(tx_byte_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[7]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[6]  (
	.Q(tx_byte_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[6]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[5]  (
	.Q(tx_byte_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[5]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 \xmit_sel.tx_2_u_i_m2_2_1_wmux_3  (
	.FCO(tx_2_u_i_m2_2_1_wmux_3_FCO_0),
	.S(tx_2_u_i_m2_2_1_wmux_3_S_0),
	.Y(N_122),
	.B(tx_2_u_i_m2_2_1_0_y1),
	.C(xmit_bit_sel_Z[2]),
	.D(VCC),
	.A(tx_2_u_i_m2_2_1_0_y3),
	.FCI(tx_2_u_i_m2_2_1_co1_0)
);
defparam \xmit_sel.tx_2_u_i_m2_2_1_wmux_3 .INIT=20'h0EC2C;
  ARI1 \xmit_sel.tx_2_u_i_m2_2_1_wmux_2  (
	.FCO(tx_2_u_i_m2_2_1_co1_0),
	.S(tx_2_u_i_m2_2_1_wmux_2_S_0),
	.Y(tx_2_u_i_m2_2_1_0_y3),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[6]),
	.D(tx_byte_Z[7]),
	.A(tx_2_u_i_m2_2_1_y0_0),
	.FCI(tx_2_u_i_m2_2_1_co0_0)
);
defparam \xmit_sel.tx_2_u_i_m2_2_1_wmux_2 .INIT=20'h0F588;
  ARI1 \xmit_sel.tx_2_u_i_m2_2_1_wmux_1  (
	.FCO(tx_2_u_i_m2_2_1_co0_0),
	.S(tx_2_u_i_m2_2_1_wmux_1_S_0),
	.Y(tx_2_u_i_m2_2_1_y0_0),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[4]),
	.D(tx_byte_Z[5]),
	.A(CO0),
	.FCI(tx_2_u_i_m2_2_1_0_co1)
);
defparam \xmit_sel.tx_2_u_i_m2_2_1_wmux_1 .INIT=20'h0FA44;
  ARI1 \xmit_sel.tx_2_u_i_m2_2_1_wmux_0  (
	.FCO(tx_2_u_i_m2_2_1_0_co1),
	.S(tx_2_u_i_m2_2_1_wmux_0_S_0),
	.Y(tx_2_u_i_m2_2_1_0_y1),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[2]),
	.D(tx_byte_Z[3]),
	.A(tx_2_u_i_m2_2_1_0_y0),
	.FCI(tx_2_u_i_m2_2_1_0_co0)
);
defparam \xmit_sel.tx_2_u_i_m2_2_1_wmux_0 .INIT=20'h0F588;
  ARI1 \xmit_sel.tx_2_u_i_m2_2_1_0_wmux  (
	.FCO(tx_2_u_i_m2_2_1_0_co0),
	.S(tx_2_u_i_m2_2_1_wmux_S_0),
	.Y(tx_2_u_i_m2_2_1_0_y0),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[0]),
	.D(tx_byte_Z[1]),
	.A(CO0),
	.FCI(VCC)
);
defparam \xmit_sel.tx_2_u_i_m2_2_1_0_wmux .INIT=20'h0FA44;
// @79:119
  CFG3 \xmit_state_RNI92OL[2]  (
	.A(xmit_state_Z[2]),
	.B(baud_clock),
	.C(xmit_clock),
	.Y(N_81_i)
);
defparam \xmit_state_RNI92OL[2] .INIT=8'h80;
// @79:119
  CFG2 \xmit_state_ns_a3_0_a2[1]  (
	.A(COREUART_C0_0_TXRDY),
	.B(xmit_state_Z[0]),
	.Y(xmit_state_ns[1])
);
defparam \xmit_state_ns_a3_0_a2[1] .INIT=4'h4;
// @79:278
  CFG2 \xmit_cnt.xmit_bit_sel_3_a3_0_a2[0]  (
	.A(xmit_state_Z[3]),
	.B(CO0),
	.Y(xmit_bit_sel_3[0])
);
defparam \xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] .INIT=4'h2;
// @79:278
  CFG3 \xmit_cnt.xmit_bit_sel_3_i_0_o2[3]  (
	.A(xmit_bit_sel_Z[1]),
	.B(xmit_bit_sel_Z[2]),
	.C(CO0),
	.Y(N_115)
);
defparam \xmit_cnt.xmit_bit_sel_3_i_0_o2[3] .INIT=8'h7F;
// @79:303
  CFG3 \xmit_sel.tx_4_iv_i_a2  (
	.A(xmit_state_Z[2]),
	.B(xmit_state_Z[3]),
	.C(N_122),
	.Y(tx_4_iv_i_a2)
);
defparam \xmit_sel.tx_4_iv_i_a2 .INIT=8'h51;
// @79:119
  CFG4 \xmit_state_ns_0_a2[5]  (
	.A(xmit_state_Z[3]),
	.B(xmit_bit_sel_Z[3]),
	.C(xmit_pulse),
	.D(N_115),
	.Y(N_1030)
);
defparam \xmit_state_ns_0_a2[5] .INIT=16'h0020;
// @79:119
  CFG4 \xmit_state_ns_0[0]  (
	.A(xmit_state_Z[5]),
	.B(xmit_state_Z[0]),
	.C(COREUART_C0_0_TXRDY),
	.D(xmit_pulse),
	.Y(xmit_state_ns[0])
);
defparam \xmit_state_ns_0[0] .INIT=16'hEAC0;
// @79:119
  CFG3 \xmit_state_ns_0[2]  (
	.A(xmit_state_Z[1]),
	.B(xmit_state_Z[2]),
	.C(xmit_pulse),
	.Y(xmit_state_ns[2])
);
defparam \xmit_state_ns_0[2] .INIT=8'hAE;
// @79:290
  CFG3 tx_RNO (
	.A(xmit_state_Z[0]),
	.B(xmit_pulse),
	.C(xmit_state_Z[1]),
	.Y(N_92_i)
);
defparam tx_RNO.INIT=8'hFE;
// @79:268
  CFG3 \xmit_bit_sel_RNO[1]  (
	.A(xmit_bit_sel_Z[1]),
	.B(CO0),
	.C(xmit_state_Z[3]),
	.Y(N_74_i)
);
defparam \xmit_bit_sel_RNO[1] .INIT=8'h60;
// @79:119
  CFG3 \xmit_state_ns_0[5]  (
	.A(xmit_state_Z[5]),
	.B(xmit_pulse),
	.C(N_1030),
	.Y(xmit_state_ns[5])
);
defparam \xmit_state_ns_0[5] .INIT=8'hF2;
// @79:87
  CFG3 txrdy_int_1_sqmuxa_i (
	.A(xmit_state_Z[2]),
	.B(xmit_pulse),
	.C(INV_0_Y),
	.Y(txrdy_int_1_sqmuxa_i_Z)
);
defparam txrdy_int_1_sqmuxa_i.INIT=8'h8F;
// @79:268
  CFG4 \xmit_bit_sel_RNO[2]  (
	.A(xmit_bit_sel_Z[2]),
	.B(CO0),
	.C(xmit_state_Z[3]),
	.D(xmit_bit_sel_Z[1]),
	.Y(N_76_i)
);
defparam \xmit_bit_sel_RNO[2] .INIT=16'h60A0;
// @79:119
  CFG4 \xmit_state_RNO[3]  (
	.A(xmit_state_Z[2]),
	.B(xmit_state_Z[3]),
	.C(xmit_pulse),
	.D(N_1030),
	.Y(N_64_i)
);
defparam \xmit_state_RNO[3] .INIT=16'h00EC;
// @79:268
  CFG3 \xmit_bit_sel_RNO[3]  (
	.A(xmit_bit_sel_Z[3]),
	.B(xmit_state_Z[3]),
	.C(N_115),
	.Y(N_78_i)
);
defparam \xmit_bit_sel_RNO[3] .INIT=8'h84;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top */

module COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top (
  COREUART_C0_0_DATA_OUT,
  RX_0_c,
  UART_RX_Protocol_0_UART_RX_OE_N,
  receive_full,
  baud_clock,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1,
  stop_strobe_1z
)
;
output [7:0] COREUART_C0_0_DATA_OUT ;
input RX_0_c ;
input UART_RX_Protocol_0_UART_RX_OE_N ;
output receive_full ;
input baud_clock ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
output stop_strobe_1z ;
wire RX_0_c ;
wire UART_RX_Protocol_0_UART_RX_OE_N ;
wire receive_full ;
wire baud_clock ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire stop_strobe_1z ;
wire [0:0] last_bit_Z;
wire [1:0] rx_state_Z;
wire [0:0] rx_state_ns;
wire [1:1] rx_statece_Z;
wire [7:0] rx_shift_Z;
wire [6:0] rx_shift_11;
wire [2:0] samples_Z;
wire [3:1] receive_count_Z;
wire [3:0] rx_bit_cnt_Z;
wire [3:0] rx_bit_cnt_4;
wire [0:0] rx_state_RNIJSB3_Z;
wire [0:0] receive_count_3_i_a2_1;
wire VCC ;
wire stop_strobe_1_sqmuxa ;
wire GND ;
wire receive_full_int_1_sqmuxa_i_Z ;
wire rx_state_0_sqmuxa ;
wire i9_mux_0 ;
wire un1_samples6_1_0_Z ;
wire N_86_i ;
wire rx_byte_1_sqmuxa_Z ;
wire N_94_i ;
wire N_92_i ;
wire N_90_i ;
wire CO0 ;
wire N_88_i ;
wire N_121 ;
wire N_96 ;
wire rx_bit_cnt_0_sqmuxa_0_a4_Z ;
wire N_98 ;
wire receive_full_int_1_sqmuxa_i_1_Z ;
wire rx_state_21_d ;
wire m16_1_1 ;
wire rx_state18 ;
wire m16_1_0 ;
wire i5_mux ;
wire N_23_mux ;
wire rx_state18_NE_0 ;
wire N_24_mux ;
wire rx_bit_cnt_1_sqmuxa ;
wire N_111 ;
wire CO1 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
// @78:286
  SLE stop_strobe (
	.Q(stop_strobe_1z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(stop_strobe_1_sqmuxa),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:501
  SLE receive_full_int (
	.Q(receive_full),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_UART_RX_OE_N),
	.EN(receive_full_int_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:261
  SLE \last_bit[0]  (
	.Q(last_bit_Z[0]),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(GND),
	.EN(rx_state_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_state[0]  (
	.Q(rx_state_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_state_ns[0]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_state[1]  (
	.Q(rx_state_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(i9_mux_0),
	.EN(rx_statece_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[0]  (
	.Q(rx_shift_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[0]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[7]  (
	.Q(rx_shift_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_86_i),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[6]  (
	.Q(rx_shift_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[6]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[5]  (
	.Q(rx_shift_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[5]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[4]  (
	.Q(rx_shift_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[4]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[3]  (
	.Q(rx_shift_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[3]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[2]  (
	.Q(rx_shift_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[2]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[1]  (
	.Q(rx_shift_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[1]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:124
  SLE \samples[2]  (
	.Q(samples_Z[2]),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RX_0_c),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:124
  SLE \samples[1]  (
	.Q(samples_Z[1]),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(samples_Z[2]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:124
  SLE \samples[0]  (
	.Q(samples_Z[0]),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(samples_Z[1]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[7]  (
	.Q(COREUART_C0_0_DATA_OUT[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[7]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[6]  (
	.Q(COREUART_C0_0_DATA_OUT[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[6]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[5]  (
	.Q(COREUART_C0_0_DATA_OUT[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[5]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[4]  (
	.Q(COREUART_C0_0_DATA_OUT[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[4]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[3]  (
	.Q(COREUART_C0_0_DATA_OUT[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[3]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[2]  (
	.Q(COREUART_C0_0_DATA_OUT[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[2]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[1]  (
	.Q(COREUART_C0_0_DATA_OUT[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[1]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[0]  (
	.Q(COREUART_C0_0_DATA_OUT[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[0]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:181
  SLE \receive_count[3]  (
	.Q(receive_count_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_94_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:181
  SLE \receive_count[2]  (
	.Q(receive_count_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_92_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:181
  SLE \receive_count[1]  (
	.Q(receive_count_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_90_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:181
  SLE \receive_count[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_88_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_bit_cnt[3]  (
	.Q(rx_bit_cnt_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_bit_cnt_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_bit_cnt[2]  (
	.Q(rx_bit_cnt_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_bit_cnt_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_bit_cnt[1]  (
	.Q(rx_bit_cnt_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_bit_cnt_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_bit_cnt[0]  (
	.Q(rx_bit_cnt_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_bit_cnt_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:181
  CFG4 \receive_count_RNO[0]  (
	.A(N_121),
	.B(N_96),
	.C(CO0),
	.D(receive_count_Z[3]),
	.Y(N_88_i)
);
defparam \receive_count_RNO[0] .INIT=16'h0103;
// @78:298
  CFG4 un1_samples6_1_0 (
	.A(baud_clock),
	.B(receive_count_Z[3]),
	.C(rx_bit_cnt_0_sqmuxa_0_a4_Z),
	.D(N_98),
	.Y(un1_samples6_1_0_Z)
);
defparam un1_samples6_1_0.INIT=16'hF0F8;
// @78:285
  CFG3 rx_bit_cnt_0_sqmuxa_0_a4 (
	.A(rx_state_Z[0]),
	.B(rx_state_Z[1]),
	.C(baud_clock),
	.Y(rx_bit_cnt_0_sqmuxa_0_a4_Z)
);
defparam rx_bit_cnt_0_sqmuxa_0_a4.INIT=8'h10;
// @78:501
  CFG4 receive_full_int_1_sqmuxa_i (
	.A(receive_full_int_1_sqmuxa_i_1_Z),
	.B(UART_RX_Protocol_0_UART_RX_OE_N),
	.C(rx_bit_cnt_Z[3]),
	.D(rx_state_21_d),
	.Y(receive_full_int_1_sqmuxa_i_Z)
);
defparam receive_full_int_1_sqmuxa_i.INIT=16'hB333;
// @78:501
  CFG4 receive_full_int_1_sqmuxa_i_1 (
	.A(rx_bit_cnt_Z[2]),
	.B(rx_bit_cnt_Z[1]),
	.C(rx_bit_cnt_Z[0]),
	.D(baud_clock),
	.Y(receive_full_int_1_sqmuxa_i_1_Z)
);
defparam receive_full_int_1_sqmuxa_i_1.INIT=16'h0100;
// @78:286
  CFG4 \rx_state_ns_1_0_.m16_1  (
	.A(m16_1_1),
	.B(rx_state18),
	.C(rx_state_Z[0]),
	.D(rx_state_Z[1]),
	.Y(m16_1_0)
);
defparam \rx_state_ns_1_0_.m16_1 .INIT=16'hF03A;
// @78:286
  CFG4 \rx_state_ns_1_0_.m16_1_1  (
	.A(CO0),
	.B(receive_count_Z[3]),
	.C(receive_count_Z[2]),
	.D(receive_count_Z[1]),
	.Y(m16_1_1)
);
defparam \rx_state_ns_1_0_.m16_1_1 .INIT=16'h0004;
// @78:286
  CFG4 \rx_state_ns_1_0_.m16_2  (
	.A(i5_mux),
	.B(rx_state_Z[1]),
	.C(m16_1_0),
	.D(N_23_mux),
	.Y(rx_state_ns[0])
);
defparam \rx_state_ns_1_0_.m16_2 .INIT=16'hBCB0;
// @78:318
  CFG2 \rcv_sm.rx_state18_NE_0  (
	.A(rx_bit_cnt_Z[1]),
	.B(rx_bit_cnt_Z[3]),
	.Y(rx_state18_NE_0)
);
defparam \rcv_sm.rx_state18_NE_0 .INIT=4'hB;
// @78:286
  CFG2 \rx_statece[1]  (
	.A(baud_clock),
	.B(rx_state_Z[0]),
	.Y(rx_statece_Z[1])
);
defparam \rx_statece[1] .INIT=4'h8;
// @81:443
  CFG2 \rx_state_RNIJSB3[0]  (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.Y(rx_state_RNIJSB3_Z[0])
);
defparam \rx_state_RNIJSB3[0] .INIT=4'h1;
// @78:286
  CFG2 rx_state_s1_0_a4 (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.Y(rx_state_21_d)
);
defparam rx_state_s1_0_a4.INIT=4'h4;
// @78:192
  CFG3 \rcv_cnt.receive_count_3_i_a2_1_0[0]  (
	.A(receive_count_Z[1]),
	.B(receive_count_Z[3]),
	.C(receive_count_Z[2]),
	.Y(receive_count_3_i_a2_1[0])
);
defparam \rcv_cnt.receive_count_3_i_a2_1_0[0] .INIT=8'h20;
// @78:286
  CFG4 \rx_state_ns_1_0_.m10  (
	.A(CO0),
	.B(receive_count_Z[3]),
	.C(receive_count_Z[2]),
	.D(receive_count_Z[1]),
	.Y(N_24_mux)
);
defparam \rx_state_ns_1_0_.m10 .INIT=16'h1000;
// @78:192
  CFG3 \rcv_cnt.receive_count_3_i_o2[2]  (
	.A(receive_count_Z[2]),
	.B(receive_count_Z[1]),
	.C(CO0),
	.Y(N_98)
);
defparam \rcv_cnt.receive_count_3_i_o2[2] .INIT=8'h7F;
// @78:386
  CFG2 \receive_shift.rx_shift_11[6]  (
	.A(rx_state_RNIJSB3_Z[0]),
	.B(rx_shift_Z[7]),
	.Y(rx_shift_11[6])
);
defparam \receive_shift.rx_shift_11[6] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[5]  (
	.A(rx_state_RNIJSB3_Z[0]),
	.B(rx_shift_Z[6]),
	.Y(rx_shift_11[5])
);
defparam \receive_shift.rx_shift_11[5] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[4]  (
	.A(rx_state_RNIJSB3_Z[0]),
	.B(rx_shift_Z[5]),
	.Y(rx_shift_11[4])
);
defparam \receive_shift.rx_shift_11[4] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[3]  (
	.A(rx_state_RNIJSB3_Z[0]),
	.B(rx_shift_Z[4]),
	.Y(rx_shift_11[3])
);
defparam \receive_shift.rx_shift_11[3] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[2]  (
	.A(rx_state_RNIJSB3_Z[0]),
	.B(rx_shift_Z[3]),
	.Y(rx_shift_11[2])
);
defparam \receive_shift.rx_shift_11[2] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[1]  (
	.A(rx_state_RNIJSB3_Z[0]),
	.B(rx_shift_Z[2]),
	.Y(rx_shift_11[1])
);
defparam \receive_shift.rx_shift_11[1] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[0]  (
	.A(rx_state_RNIJSB3_Z[0]),
	.B(rx_shift_Z[1]),
	.Y(rx_shift_11[0])
);
defparam \receive_shift.rx_shift_11[0] .INIT=4'h4;
// @78:303
  CFG4 rx_byte_1_sqmuxa (
	.A(rx_state_21_d),
	.B(rx_state18),
	.C(receive_full),
	.D(baud_clock),
	.Y(rx_byte_1_sqmuxa_Z)
);
defparam rx_byte_1_sqmuxa.INIT=16'h0800;
// @78:285
  CFG3 rx_bit_cnt_1_sqmuxa_0_a4 (
	.A(N_98),
	.B(receive_count_Z[3]),
	.C(baud_clock),
	.Y(rx_bit_cnt_1_sqmuxa)
);
defparam rx_bit_cnt_1_sqmuxa_0_a4.INIT=8'h40;
// @78:192
  CFG4 \rcv_cnt.receive_count_3_i_a2[3]  (
	.A(receive_count_Z[1]),
	.B(receive_count_Z[2]),
	.C(rx_state_RNIJSB3_Z[0]),
	.D(CO0),
	.Y(N_121)
);
defparam \rcv_cnt.receive_count_3_i_a2[3] .INIT=16'h0010;
// @78:286
  CFG2 \rx_state_ns_1_0_.m8  (
	.A(N_98),
	.B(receive_count_Z[3]),
	.Y(N_23_mux)
);
defparam \rx_state_ns_1_0_.m8 .INIT=4'h4;
// @78:435
  CFG3 stop_strobe_1_sqmuxa_0_a4 (
	.A(rx_state_Z[0]),
	.B(rx_state_Z[1]),
	.C(N_23_mux),
	.Y(stop_strobe_1_sqmuxa)
);
defparam stop_strobe_1_sqmuxa_0_a4.INIT=8'h40;
// @78:306
  CFG2 rx_state_0_sqmuxa_0_a4 (
	.A(N_121),
	.B(receive_count_Z[3]),
	.Y(rx_state_0_sqmuxa)
);
defparam rx_state_0_sqmuxa_0_a4.INIT=4'h8;
// @78:192
  CFG4 \rcv_cnt.receive_count_3_i_a4[3]  (
	.A(samples_Z[2]),
	.B(samples_Z[0]),
	.C(rx_state_RNIJSB3_Z[0]),
	.D(samples_Z[1]),
	.Y(N_111)
);
defparam \rcv_cnt.receive_count_3_i_a4[3] .INIT=16'hE080;
// @78:286
  CFG4 \rcv_sm.rx_state18_NE_i  (
	.A(rx_bit_cnt_Z[0]),
	.B(rx_state18_NE_0),
	.C(last_bit_Z[0]),
	.D(rx_bit_cnt_Z[2]),
	.Y(rx_state18)
);
defparam \rcv_sm.rx_state18_NE_i .INIT=16'h0021;
// @78:286
  CFG4 \rx_state_ns_1_0_.m14  (
	.A(samples_Z[2]),
	.B(samples_Z[0]),
	.C(N_24_mux),
	.D(samples_Z[1]),
	.Y(i5_mux)
);
defparam \rx_state_ns_1_0_.m14 .INIT=16'h0107;
// @78:192
  CFG4 \rcv_cnt.receive_count_3_i_o4[0]  (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.C(N_111),
	.D(receive_count_3_i_a2_1[0]),
	.Y(N_96)
);
defparam \rcv_cnt.receive_count_3_i_o4[0] .INIT=16'hF8F0;
// @78:396
  CFG3 \un1_rx_bit_cnt_1.CO1  (
	.A(rx_bit_cnt_Z[0]),
	.B(rx_bit_cnt_1_sqmuxa),
	.C(rx_bit_cnt_Z[1]),
	.Y(CO1)
);
defparam \un1_rx_bit_cnt_1.CO1 .INIT=8'h80;
// @78:386
  CFG3 \receive_shift.rx_bit_cnt_4[0]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a4_Z),
	.B(rx_bit_cnt_1_sqmuxa),
	.C(rx_bit_cnt_Z[0]),
	.Y(rx_bit_cnt_4[0])
);
defparam \receive_shift.rx_bit_cnt_4[0] .INIT=8'h14;
// @78:377
  CFG4 \rx_shift_RNO[7]  (
	.A(samples_Z[2]),
	.B(samples_Z[0]),
	.C(rx_state_RNIJSB3_Z[0]),
	.D(samples_Z[1]),
	.Y(N_86_i)
);
defparam \rx_shift_RNO[7] .INIT=16'h0E08;
// @78:286
  CFG3 \rx_state_ns_1_0_.m18  (
	.A(i5_mux),
	.B(rx_state18),
	.C(rx_state_Z[1]),
	.Y(i9_mux_0)
);
defparam \rx_state_ns_1_0_.m18 .INIT=8'hAC;
// @78:386
  CFG4 \receive_shift.rx_bit_cnt_4[1]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a4_Z),
	.B(rx_bit_cnt_1_sqmuxa),
	.C(rx_bit_cnt_Z[1]),
	.D(rx_bit_cnt_Z[0]),
	.Y(rx_bit_cnt_4[1])
);
defparam \receive_shift.rx_bit_cnt_4[1] .INIT=16'h1450;
// @78:181
  CFG4 \receive_count_RNO[3]  (
	.A(N_111),
	.B(N_121),
	.C(receive_count_Z[3]),
	.D(N_98),
	.Y(N_94_i)
);
defparam \receive_count_RNO[3] .INIT=16'h1001;
// @78:386
  CFG3 \receive_shift.rx_bit_cnt_4[2]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a4_Z),
	.B(CO1),
	.C(rx_bit_cnt_Z[2]),
	.Y(rx_bit_cnt_4[2])
);
defparam \receive_shift.rx_bit_cnt_4[2] .INIT=8'h14;
// @78:181
  CFG4 \receive_count_RNO[2]  (
	.A(receive_count_Z[1]),
	.B(receive_count_Z[2]),
	.C(N_96),
	.D(CO0),
	.Y(N_92_i)
);
defparam \receive_count_RNO[2] .INIT=16'h060C;
// @78:181
  CFG3 \receive_count_RNO[1]  (
	.A(N_96),
	.B(receive_count_Z[1]),
	.C(CO0),
	.Y(N_90_i)
);
defparam \receive_count_RNO[1] .INIT=8'h14;
// @78:386
  CFG4 \receive_shift.rx_bit_cnt_4[3]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a4_Z),
	.B(CO1),
	.C(rx_bit_cnt_Z[3]),
	.D(rx_bit_cnt_Z[2]),
	.Y(rx_bit_cnt_4[3])
);
defparam \receive_shift.rx_bit_cnt_4[3] .INIT=16'h1450;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top */

module COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top (
  COREUART_C0_0_DATA_OUT,
  UART_TX_Protocol_0_UART_TX_Data,
  UART_TX_Data_0_iv_i_0,
  UART_RX_Protocol_0_UART_RX_OE_N,
  RX_0_c,
  COREUART_C0_0_TXRDY,
  INV_0_Y,
  TX_0_c,
  INV_0_Y_i,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1,
  UART_RX_Ready
)
;
output [7:0] COREUART_C0_0_DATA_OUT ;
input [7:0] UART_TX_Protocol_0_UART_TX_Data ;
input UART_TX_Data_0_iv_i_0 ;
input UART_RX_Protocol_0_UART_RX_OE_N ;
input RX_0_c ;
output COREUART_C0_0_TXRDY ;
input INV_0_Y ;
output TX_0_c ;
input INV_0_Y_i ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
output UART_RX_Ready ;
wire UART_TX_Data_0_iv_i_0 ;
wire UART_RX_Protocol_0_UART_RX_OE_N ;
wire RX_0_c ;
wire COREUART_C0_0_TXRDY ;
wire INV_0_Y ;
wire TX_0_c ;
wire INV_0_Y_i ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire UART_RX_Ready ;
wire [7:0] tx_hold_reg_Z;
wire VCC ;
wire receive_full ;
wire RXRDY5 ;
wire GND ;
wire stop_strobe ;
wire xmit_pulse ;
wire xmit_clock ;
wire baud_clock ;
// @81:234
  SLE \genblk1.RXRDY  (
	.Q(UART_RX_Ready),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(receive_full),
	.EN(RXRDY5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[7]  (
	.Q(tx_hold_reg_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[7]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[6]  (
	.Q(tx_hold_reg_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[6]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[5]  (
	.Q(tx_hold_reg_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[5]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[4]  (
	.Q(tx_hold_reg_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[4]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[3]  (
	.Q(tx_hold_reg_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[3]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[2]  (
	.Q(tx_hold_reg_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[2]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[1]  (
	.Q(tx_hold_reg_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Data_0_iv_i_0),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[0]  (
	.Q(tx_hold_reg_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[0]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:242
  CFG2 \genblk1.RXRDY5  (
	.A(receive_full),
	.B(stop_strobe),
	.Y(RXRDY5)
);
defparam \genblk1.RXRDY5 .INIT=4'hD;
// @81:413
  COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top make_CLOCK_GEN (
	.xmit_pulse_1z(xmit_pulse),
	.xmit_clock_1z(xmit_clock),
	.baud_clock(baud_clock),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1)
);
// @81:424
  COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top make_TX (
	.tx_hold_reg(tx_hold_reg_Z[7:0]),
	.xmit_clock(xmit_clock),
	.baud_clock(baud_clock),
	.xmit_pulse(xmit_pulse),
	.TX_0_c(TX_0_c),
	.INV_0_Y(INV_0_Y),
	.COREUART_C0_0_TXRDY(COREUART_C0_0_TXRDY),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1)
);
// @81:443
  COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top make_RX (
	.COREUART_C0_0_DATA_OUT(COREUART_C0_0_DATA_OUT[7:0]),
	.RX_0_c(RX_0_c),
	.UART_RX_Protocol_0_UART_RX_OE_N(UART_RX_Protocol_0_UART_RX_OE_N),
	.receive_full(receive_full),
	.baud_clock(baud_clock),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1),
	.stop_strobe_1z(stop_strobe)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top */

module COREUART_C0 (
  UART_TX_Data_0_iv_i_0,
  UART_TX_Protocol_0_UART_TX_Data,
  COREUART_C0_0_DATA_OUT,
  UART_RX_Ready,
  Chain_arst1,
  Clock_Reset_0_UART_CLOCK,
  INV_0_Y_i,
  TX_0_c,
  INV_0_Y,
  COREUART_C0_0_TXRDY,
  RX_0_c,
  UART_RX_Protocol_0_UART_RX_OE_N
)
;
input UART_TX_Data_0_iv_i_0 ;
input [7:0] UART_TX_Protocol_0_UART_TX_Data ;
output [7:0] COREUART_C0_0_DATA_OUT ;
output UART_RX_Ready ;
input Chain_arst1 ;
input Clock_Reset_0_UART_CLOCK ;
input INV_0_Y_i ;
output TX_0_c ;
input INV_0_Y ;
output COREUART_C0_0_TXRDY ;
input RX_0_c ;
input UART_RX_Protocol_0_UART_RX_OE_N ;
wire UART_TX_Data_0_iv_i_0 ;
wire UART_RX_Ready ;
wire Chain_arst1 ;
wire Clock_Reset_0_UART_CLOCK ;
wire INV_0_Y_i ;
wire TX_0_c ;
wire INV_0_Y ;
wire COREUART_C0_0_TXRDY ;
wire RX_0_c ;
wire UART_RX_Protocol_0_UART_RX_OE_N ;
wire N_1550 ;
wire GND ;
wire VCC ;
// @82:136
  COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top COREUART_C0_0 (
	.COREUART_C0_0_DATA_OUT(COREUART_C0_0_DATA_OUT[7:0]),
	.UART_TX_Protocol_0_UART_TX_Data({UART_TX_Protocol_0_UART_TX_Data[7:2], N_1550, UART_TX_Protocol_0_UART_TX_Data[0]}),
	.UART_TX_Data_0_iv_i_0(UART_TX_Data_0_iv_i_0),
	.UART_RX_Protocol_0_UART_RX_OE_N(UART_RX_Protocol_0_UART_RX_OE_N),
	.RX_0_c(RX_0_c),
	.COREUART_C0_0_TXRDY(COREUART_C0_0_TXRDY),
	.INV_0_Y(INV_0_Y),
	.TX_0_c(TX_0_c),
	.INV_0_Y_i(INV_0_Y_i),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1),
	.UART_RX_Ready(UART_RX_Ready)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0 */

module UART_TX_Protocol_Top (
  UART_TX_Data_0_iv_i_0,
  UART_TX_Protocol_0_UART_TX_Data,
  fwft_Q_r,
  fwft_Q,
  state_reg_rep_0,
  state_reg_arst_i_0,
  N_191_i,
  COREUART_C0_0_TXRDY,
  Diag_Valid_RX,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1
)
;
output UART_TX_Data_0_iv_i_0 ;
output [7:0] UART_TX_Protocol_0_UART_TX_Data ;
input [31:0] fwft_Q_r ;
input [31:0] fwft_Q ;
output state_reg_rep_0 ;
output state_reg_arst_i_0 ;
output N_191_i ;
input COREUART_C0_0_TXRDY ;
input Diag_Valid_RX ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
wire UART_TX_Data_0_iv_i_0 ;
wire state_reg_rep_0 ;
wire state_reg_arst_i_0 ;
wire N_191_i ;
wire COREUART_C0_0_TXRDY ;
wire Diag_Valid_RX ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire [12:12] state_reg_data;
wire [4:0] counter_Z;
wire [0:0] counter_i;
wire [11:0] state_reg_ns;
wire [10:0] state_reg_Z;
wire [7:0] Part_TX_Data_Z;
wire [31:0] Fifo_Read_Data_Buffer_Z;
wire [28:8] Fifo_Read_Data_Buffer_5_Z;
wire [7:0] Fifo_Read_Data_Buffer_5;
wire [0:0] state_reg_ns_0_a2_0_4_Z;
wire [0:0] state_reg_ns_0_a2_0_1_Z;
wire [0:0] state_reg_ns_0_a2_0_1_0_Z;
wire [28:8] Fifo_Read_Data_Buffer_5_1_Z;
wire [0:0] state_reg_ns_0_a2_0_5_Z;
wire VCC ;
wire GND ;
wire N_82_i ;
wire N_77_i ;
wire N_74_i ;
wire countere ;
wire N_68_i ;
wire Diag_Valid_TX ;
wire Last_Byte_Z ;
wire Last_Byte_0_sqmuxa_Z ;
wire N_104_i ;
wire N_119 ;
wire N_120 ;
wire N_121 ;
wire counter_n4_Z ;
wire counter_n3_Z ;
wire counter_n2_Z ;
wire counter_n1_Z ;
wire N_103_i ;
wire un9_generate_byte_enablelto4_0 ;
wire counter_c1_Z ;
wire N_90_i ;
wire N_102_i ;
wire N_1009 ;
wire N_120_1 ;
wire N_119_1 ;
wire N_121_1 ;
wire N_101_i ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
  CFG1 \state_reg_RNIOJND[12]  (
	.A(state_reg_data[12]),
	.Y(state_reg_arst_i_0)
);
defparam \state_reg_RNIOJND[12] .INIT=2'h1;
  CFG1 \counter_RNO[0]  (
	.A(counter_Z[0]),
	.Y(counter_i[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @110:58
  SLE \state_reg_rep[11]  (
	.Q(state_reg_rep_0),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[0]  (
	.Q(state_reg_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_82_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[1]  (
	.Q(state_reg_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[2]  (
	.Q(state_reg_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[3]  (
	.Q(state_reg_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_77_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[4]  (
	.Q(state_reg_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[5]  (
	.Q(state_reg_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_74_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[6]  (
	.Q(state_reg_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[7]  (
	.Q(state_reg_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(countere),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[8]  (
	.Q(countere),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[9]  (
	.Q(state_reg_Z[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[10]  (
	.Q(state_reg_Z[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[11]  (
	.Q(Diag_Valid_TX),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[12]  (
	.Q(state_reg_data[12]),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE Last_Byte (
	.Q(Last_Byte_Z),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(VCC),
	.EN(Last_Byte_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Part_TX_Data[5]  (
	.Q(Part_TX_Data_Z[5]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[29]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Part_TX_Data[4]  (
	.Q(Part_TX_Data_Z[4]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[28]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Part_TX_Data[3]  (
	.Q(Part_TX_Data_Z[3]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[27]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Part_TX_Data[2]  (
	.Q(Part_TX_Data_Z[2]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[26]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Part_TX_Data[1]  (
	.Q(Part_TX_Data_Z[1]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[25]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Part_TX_Data[0]  (
	.Q(Part_TX_Data_Z[0]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[24]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[12]  (
	.Q(Fifo_Read_Data_Buffer_Z[12]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[12]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[11]  (
	.Q(Fifo_Read_Data_Buffer_Z[11]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[11]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[10]  (
	.Q(Fifo_Read_Data_Buffer_Z[10]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[10]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[9]  (
	.Q(Fifo_Read_Data_Buffer_Z[9]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[9]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[8]  (
	.Q(Fifo_Read_Data_Buffer_Z[8]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[8]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[7]  (
	.Q(Fifo_Read_Data_Buffer_Z[7]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5[7]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[6]  (
	.Q(Fifo_Read_Data_Buffer_Z[6]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5[6]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[5]  (
	.Q(Fifo_Read_Data_Buffer_Z[5]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5[5]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[4]  (
	.Q(Fifo_Read_Data_Buffer_Z[4]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5[4]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[3]  (
	.Q(Fifo_Read_Data_Buffer_Z[3]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5[3]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[2]  (
	.Q(Fifo_Read_Data_Buffer_Z[2]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5[2]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[1]  (
	.Q(Fifo_Read_Data_Buffer_Z[1]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5[1]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[0]  (
	.Q(Fifo_Read_Data_Buffer_Z[0]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5[0]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Part_TX_Data[7]  (
	.Q(Part_TX_Data_Z[7]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[31]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Part_TX_Data[6]  (
	.Q(Part_TX_Data_Z[6]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[30]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[27]  (
	.Q(Fifo_Read_Data_Buffer_Z[27]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[27]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[26]  (
	.Q(Fifo_Read_Data_Buffer_Z[26]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[26]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[25]  (
	.Q(Fifo_Read_Data_Buffer_Z[25]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[25]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[24]  (
	.Q(Fifo_Read_Data_Buffer_Z[24]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[24]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[23]  (
	.Q(Fifo_Read_Data_Buffer_Z[23]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[23]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[22]  (
	.Q(Fifo_Read_Data_Buffer_Z[22]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[22]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[21]  (
	.Q(Fifo_Read_Data_Buffer_Z[21]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[21]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[20]  (
	.Q(Fifo_Read_Data_Buffer_Z[20]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[20]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[19]  (
	.Q(Fifo_Read_Data_Buffer_Z[19]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[19]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[18]  (
	.Q(Fifo_Read_Data_Buffer_Z[18]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[18]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[17]  (
	.Q(Fifo_Read_Data_Buffer_Z[17]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[17]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[16]  (
	.Q(Fifo_Read_Data_Buffer_Z[16]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[16]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[15]  (
	.Q(Fifo_Read_Data_Buffer_Z[15]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[15]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[14]  (
	.Q(Fifo_Read_Data_Buffer_Z[14]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[14]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[13]  (
	.Q(Fifo_Read_Data_Buffer_Z[13]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[13]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[31]  (
	.Q(Fifo_Read_Data_Buffer_Z[31]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_119),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[30]  (
	.Q(Fifo_Read_Data_Buffer_Z[30]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_120),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[29]  (
	.Q(Fifo_Read_Data_Buffer_Z[29]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_121),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[28]  (
	.Q(Fifo_Read_Data_Buffer_Z[28]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[28]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_i[0]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_n4_Z),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_n3_Z),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_n2_Z),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_n1_Z),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  CFG4 \state_reg_ns_0_a2_0_4[0]  (
	.A(state_reg_Z[2]),
	.B(state_reg_Z[7]),
	.C(N_103_i),
	.D(state_reg_rep_0),
	.Y(state_reg_ns_0_a2_0_4_Z[0])
);
defparam \state_reg_ns_0_a2_0_4[0] .INIT=16'h0010;
// @89:2141
  CFG2 \op_ge.un9_generate_byte_enablelto4_0  (
	.A(counter_Z[2]),
	.B(counter_Z[4]),
	.Y(un9_generate_byte_enablelto4_0)
);
defparam \op_ge.un9_generate_byte_enablelto4_0 .INIT=4'h1;
// @110:58
  CFG2 \state_reg_ns_0_a2_0_1[0]  (
	.A(state_reg_Z[2]),
	.B(state_reg_Z[7]),
	.Y(state_reg_ns_0_a2_0_1_Z[0])
);
defparam \state_reg_ns_0_a2_0_1[0] .INIT=4'h1;
// @110:293
  CFG2 counter_n1 (
	.A(counter_Z[0]),
	.B(counter_Z[1]),
	.Y(counter_n1_Z)
);
defparam counter_n1.INIT=4'h6;
// @110:293
  CFG2 counter_c1 (
	.A(counter_Z[0]),
	.B(counter_Z[1]),
	.Y(counter_c1_Z)
);
defparam counter_c1.INIT=4'h8;
// @110:141
  CFG2 un1_state_reg_1_i_a2_0_a2 (
	.A(state_reg_Z[1]),
	.B(state_reg_Z[0]),
	.Y(N_90_i)
);
defparam un1_state_reg_1_i_a2_0_a2.INIT=4'h1;
// @110:58
  CFG2 \state_reg_ns_a2_0_a2[1]  (
	.A(state_reg_data[12]),
	.B(Diag_Valid_RX),
	.Y(state_reg_ns[1])
);
defparam \state_reg_ns_a2_0_a2[1] .INIT=4'h2;
// @110:141
  CFG2 un1_state_reg_4_i_a2_0_a2 (
	.A(state_reg_Z[5]),
	.B(state_reg_Z[6]),
	.Y(N_102_i)
);
defparam un1_state_reg_4_i_a2_0_a2.INIT=4'h1;
// @110:141
  CFG2 un1_state_reg_3_i_a2_0_a2 (
	.A(state_reg_Z[3]),
	.B(state_reg_Z[4]),
	.Y(N_103_i)
);
defparam un1_state_reg_3_i_a2_0_a2.INIT=4'h1;
// @110:141
  CFG2 \UART_TX_Data_0_iv_0_a2_0[0]  (
	.A(N_102_i),
	.B(Part_TX_Data_Z[4]),
	.Y(N_1009)
);
defparam \UART_TX_Data_0_iv_0_a2_0[0] .INIT=4'h1;
// @110:58
  CFG3 \state_reg_ns_0_a2_0_1_0[0]  (
	.A(state_reg_Z[1]),
	.B(Diag_Valid_RX),
	.C(state_reg_Z[9]),
	.Y(state_reg_ns_0_a2_0_1_0_Z[0])
);
defparam \state_reg_ns_0_a2_0_1_0[0] .INIT=8'h04;
// @110:293
  CFG2 counter_n2 (
	.A(counter_c1_Z),
	.B(counter_Z[2]),
	.Y(counter_n2_Z)
);
defparam counter_n2.INIT=4'h6;
// @110:141
  CFG4 \UART_TX_Data_0_iv_0_o2[1]  (
	.A(Part_TX_Data_Z[5]),
	.B(Part_TX_Data_Z[1]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[5])
);
defparam \UART_TX_Data_0_iv_0_o2[1] .INIT=16'h0CAE;
// @110:58
  CFG3 \state_reg_ns_0[2]  (
	.A(state_reg_Z[10]),
	.B(COREUART_C0_0_TXRDY),
	.C(state_reg_rep_0),
	.Y(state_reg_ns[2])
);
defparam \state_reg_ns_0[2] .INIT=8'hF2;
// @110:58
  CFG3 \state_reg_ns_0[4]  (
	.A(state_reg_Z[2]),
	.B(Last_Byte_Z),
	.C(state_reg_Z[9]),
	.Y(state_reg_ns[4])
);
defparam \state_reg_ns_0[4] .INIT=8'hF2;
// @110:58
  CFG3 \state_reg_ns_0[6]  (
	.A(state_reg_Z[7]),
	.B(state_reg_Z[6]),
	.C(COREUART_C0_0_TXRDY),
	.Y(state_reg_ns[6])
);
defparam \state_reg_ns_0[6] .INIT=8'hAE;
// @110:58
  CFG3 \state_reg_ns_0[8]  (
	.A(state_reg_Z[5]),
	.B(state_reg_Z[4]),
	.C(COREUART_C0_0_TXRDY),
	.Y(state_reg_ns[8])
);
defparam \state_reg_ns_0[8] .INIT=8'hAE;
// @110:58
  CFG4 \state_reg_ns_0[11]  (
	.A(state_reg_Z[2]),
	.B(Last_Byte_Z),
	.C(COREUART_C0_0_TXRDY),
	.D(state_reg_Z[1]),
	.Y(state_reg_ns[11])
);
defparam \state_reg_ns_0[11] .INIT=16'h8F88;
// @110:141
  CFG4 \UART_TX_Data_0_iv_0[2]  (
	.A(Part_TX_Data_Z[6]),
	.B(Part_TX_Data_Z[2]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[2])
);
defparam \UART_TX_Data_0_iv_0[2] .INIT=16'h0357;
// @110:141
  CFG4 \UART_TX_Data_0_iv_0[3]  (
	.A(Part_TX_Data_Z[7]),
	.B(Part_TX_Data_Z[3]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[3])
);
defparam \UART_TX_Data_0_iv_0[3] .INIT=16'h0357;
// @110:141
  CFG4 \UART_TX_Data_0_iv_0[4]  (
	.A(Part_TX_Data_Z[4]),
	.B(Part_TX_Data_Z[0]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[4])
);
defparam \UART_TX_Data_0_iv_0[4] .INIT=16'h0CAE;
// @110:141
  CFG4 \UART_TX_Data_0_iv_0[6]  (
	.A(Part_TX_Data_Z[6]),
	.B(Part_TX_Data_Z[2]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[6])
);
defparam \UART_TX_Data_0_iv_0[6] .INIT=16'h0CAE;
// @110:141
  CFG4 \UART_TX_Data_0_iv_0[7]  (
	.A(Part_TX_Data_Z[7]),
	.B(Part_TX_Data_Z[3]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[7])
);
defparam \UART_TX_Data_0_iv_0[7] .INIT=16'h0CAE;
// @110:58
  CFG2 \state_reg_RNO[0]  (
	.A(COREUART_C0_0_TXRDY),
	.B(state_reg_Z[1]),
	.Y(N_82_i)
);
defparam \state_reg_RNO[0] .INIT=4'h8;
// @110:58
  CFG2 \state_reg_RNO[3]  (
	.A(COREUART_C0_0_TXRDY),
	.B(state_reg_Z[4]),
	.Y(N_77_i)
);
defparam \state_reg_RNO[3] .INIT=4'h8;
// @110:58
  CFG2 \state_reg_RNO[5]  (
	.A(COREUART_C0_0_TXRDY),
	.B(state_reg_Z[6]),
	.Y(N_74_i)
);
defparam \state_reg_RNO[5] .INIT=4'h8;
// @110:58
  CFG2 \state_reg_RNO[9]  (
	.A(COREUART_C0_0_TXRDY),
	.B(state_reg_Z[10]),
	.Y(N_68_i)
);
defparam \state_reg_RNO[9] .INIT=4'h8;
// @110:293
  CFG2 \state_reg_RNI3GPP[10]  (
	.A(countere),
	.B(state_reg_Z[10]),
	.Y(N_104_i)
);
defparam \state_reg_RNI3GPP[10] .INIT=4'hE;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_0_a2[0]  (
	.A(fwft_Q[0]),
	.B(fwft_Q_r[0]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5[0])
);
defparam \Fifo_Read_Data_Buffer_5_0_a2[0] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_0_a2[1]  (
	.A(fwft_Q[1]),
	.B(fwft_Q_r[1]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5[1])
);
defparam \Fifo_Read_Data_Buffer_5_0_a2[1] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_0_a2[2]  (
	.A(fwft_Q[2]),
	.B(fwft_Q_r[2]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5[2])
);
defparam \Fifo_Read_Data_Buffer_5_0_a2[2] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_0_a2[3]  (
	.A(fwft_Q[3]),
	.B(fwft_Q_r[3]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5[3])
);
defparam \Fifo_Read_Data_Buffer_5_0_a2[3] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_0_a2[4]  (
	.A(fwft_Q[4]),
	.B(fwft_Q_r[4]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5[4])
);
defparam \Fifo_Read_Data_Buffer_5_0_a2[4] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_0_a2[5]  (
	.A(fwft_Q[5]),
	.B(fwft_Q_r[5]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5[5])
);
defparam \Fifo_Read_Data_Buffer_5_0_a2[5] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_0_a2[6]  (
	.A(fwft_Q[6]),
	.B(fwft_Q_r[6]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5[6])
);
defparam \Fifo_Read_Data_Buffer_5_0_a2[6] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_0_a2[7]  (
	.A(fwft_Q[7]),
	.B(fwft_Q_r[7]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5[7])
);
defparam \Fifo_Read_Data_Buffer_5_0_a2[7] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[15]  (
	.A(fwft_Q[15]),
	.B(fwft_Q_r[15]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[15])
);
defparam \Fifo_Read_Data_Buffer_5_1[15] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[14]  (
	.A(fwft_Q[14]),
	.B(fwft_Q_r[14]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[14])
);
defparam \Fifo_Read_Data_Buffer_5_1[14] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[28]  (
	.A(fwft_Q[28]),
	.B(fwft_Q_r[28]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[28])
);
defparam \Fifo_Read_Data_Buffer_5_1[28] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[8]  (
	.A(fwft_Q[8]),
	.B(fwft_Q_r[8]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[8])
);
defparam \Fifo_Read_Data_Buffer_5_1[8] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[16]  (
	.A(fwft_Q[16]),
	.B(fwft_Q_r[16]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[16])
);
defparam \Fifo_Read_Data_Buffer_5_1[16] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[17]  (
	.A(fwft_Q[17]),
	.B(fwft_Q_r[17]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[17])
);
defparam \Fifo_Read_Data_Buffer_5_1[17] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[13]  (
	.A(fwft_Q[13]),
	.B(fwft_Q_r[13]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[13])
);
defparam \Fifo_Read_Data_Buffer_5_1[13] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[9]  (
	.A(fwft_Q[9]),
	.B(fwft_Q_r[9]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[9])
);
defparam \Fifo_Read_Data_Buffer_5_1[9] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[27]  (
	.A(fwft_Q[27]),
	.B(fwft_Q_r[27]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[27])
);
defparam \Fifo_Read_Data_Buffer_5_1[27] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[25]  (
	.A(fwft_Q[25]),
	.B(fwft_Q_r[25]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[25])
);
defparam \Fifo_Read_Data_Buffer_5_1[25] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[18]  (
	.A(fwft_Q[18]),
	.B(fwft_Q_r[18]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[18])
);
defparam \Fifo_Read_Data_Buffer_5_1[18] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[20]  (
	.A(fwft_Q[20]),
	.B(fwft_Q_r[20]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[20])
);
defparam \Fifo_Read_Data_Buffer_5_1[20] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[19]  (
	.A(fwft_Q[19]),
	.B(fwft_Q_r[19]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[19])
);
defparam \Fifo_Read_Data_Buffer_5_1[19] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[12]  (
	.A(fwft_Q[12]),
	.B(fwft_Q_r[12]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[12])
);
defparam \Fifo_Read_Data_Buffer_5_1[12] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[26]  (
	.A(fwft_Q[26]),
	.B(fwft_Q_r[26]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[26])
);
defparam \Fifo_Read_Data_Buffer_5_1[26] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[24]  (
	.A(fwft_Q[24]),
	.B(fwft_Q_r[24]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[24])
);
defparam \Fifo_Read_Data_Buffer_5_1[24] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[23]  (
	.A(fwft_Q[23]),
	.B(fwft_Q_r[23]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[23])
);
defparam \Fifo_Read_Data_Buffer_5_1[23] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[11]  (
	.A(fwft_Q[11]),
	.B(fwft_Q_r[11]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[11])
);
defparam \Fifo_Read_Data_Buffer_5_1[11] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[10]  (
	.A(fwft_Q[10]),
	.B(fwft_Q_r[10]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[10])
);
defparam \Fifo_Read_Data_Buffer_5_1[10] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[22]  (
	.A(fwft_Q[22]),
	.B(fwft_Q_r[22]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[22])
);
defparam \Fifo_Read_Data_Buffer_5_1[22] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[21]  (
	.A(fwft_Q[21]),
	.B(fwft_Q_r[21]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[21])
);
defparam \Fifo_Read_Data_Buffer_5_1[21] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_i_m2_1[30]  (
	.A(fwft_Q[30]),
	.B(fwft_Q_r[30]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(N_120_1)
);
defparam \Fifo_Read_Data_Buffer_5_i_m2_1[30] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_i_m2_1[31]  (
	.A(fwft_Q[31]),
	.B(fwft_Q_r[31]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(N_119_1)
);
defparam \Fifo_Read_Data_Buffer_5_i_m2_1[31] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_i_m2_1[29]  (
	.A(fwft_Q[29]),
	.B(fwft_Q_r[29]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(N_121_1)
);
defparam \Fifo_Read_Data_Buffer_5_i_m2_1[29] .INIT=16'h0A0C;
// @110:141
  CFG4 un1_state_reg_6_i_a2_0_a2 (
	.A(state_reg_data[12]),
	.B(state_reg_ns_0_a2_0_1_Z[0]),
	.C(state_reg_rep_0),
	.D(countere),
	.Y(N_101_i)
);
defparam un1_state_reg_6_i_a2_0_a2.INIT=16'h0004;
// @110:141
  CFG4 \UART_TX_Data_0_iv_0[0]  (
	.A(Part_TX_Data_Z[0]),
	.B(N_90_i),
	.C(N_103_i),
	.D(N_1009),
	.Y(UART_TX_Protocol_0_UART_TX_Data[0])
);
defparam \UART_TX_Data_0_iv_0[0] .INIT=16'hFF37;
// @110:293
  CFG3 counter_n3 (
	.A(counter_Z[2]),
	.B(counter_c1_Z),
	.C(counter_Z[3]),
	.Y(counter_n3_Z)
);
defparam counter_n3.INIT=8'h78;
// @83:234
  CFG4 \state_reg_RNI5A7G1[0]  (
	.A(state_reg_Z[9]),
	.B(state_reg_Z[5]),
	.C(state_reg_Z[3]),
	.D(state_reg_Z[0]),
	.Y(N_191_i)
);
defparam \state_reg_RNI5A7G1[0] .INIT=16'hFFFE;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[15]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[15]),
	.B(Fifo_Read_Data_Buffer_Z[7]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[15])
);
defparam \Fifo_Read_Data_Buffer_5[15] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[14]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[14]),
	.B(Fifo_Read_Data_Buffer_Z[6]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[14])
);
defparam \Fifo_Read_Data_Buffer_5[14] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[28]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[28]),
	.B(Fifo_Read_Data_Buffer_Z[20]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[28])
);
defparam \Fifo_Read_Data_Buffer_5[28] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[8]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[8]),
	.B(Fifo_Read_Data_Buffer_Z[0]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[8])
);
defparam \Fifo_Read_Data_Buffer_5[8] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[16]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[16]),
	.B(Fifo_Read_Data_Buffer_Z[8]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[16])
);
defparam \Fifo_Read_Data_Buffer_5[16] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[17]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[17]),
	.B(Fifo_Read_Data_Buffer_Z[9]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[17])
);
defparam \Fifo_Read_Data_Buffer_5[17] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[13]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[13]),
	.B(Fifo_Read_Data_Buffer_Z[5]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[13])
);
defparam \Fifo_Read_Data_Buffer_5[13] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[9]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[9]),
	.B(Fifo_Read_Data_Buffer_Z[1]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[9])
);
defparam \Fifo_Read_Data_Buffer_5[9] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[27]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[27]),
	.B(Fifo_Read_Data_Buffer_Z[19]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[27])
);
defparam \Fifo_Read_Data_Buffer_5[27] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[25]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[25]),
	.B(Fifo_Read_Data_Buffer_Z[17]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[25])
);
defparam \Fifo_Read_Data_Buffer_5[25] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[18]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[18]),
	.B(Fifo_Read_Data_Buffer_Z[10]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[18])
);
defparam \Fifo_Read_Data_Buffer_5[18] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[20]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[20]),
	.B(Fifo_Read_Data_Buffer_Z[12]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[20])
);
defparam \Fifo_Read_Data_Buffer_5[20] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[19]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[19]),
	.B(Fifo_Read_Data_Buffer_Z[11]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[19])
);
defparam \Fifo_Read_Data_Buffer_5[19] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[12]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[12]),
	.B(Fifo_Read_Data_Buffer_Z[4]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[12])
);
defparam \Fifo_Read_Data_Buffer_5[12] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[26]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[26]),
	.B(Fifo_Read_Data_Buffer_Z[18]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[26])
);
defparam \Fifo_Read_Data_Buffer_5[26] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[24]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[24]),
	.B(Fifo_Read_Data_Buffer_Z[16]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[24])
);
defparam \Fifo_Read_Data_Buffer_5[24] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[23]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[23]),
	.B(Fifo_Read_Data_Buffer_Z[15]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[23])
);
defparam \Fifo_Read_Data_Buffer_5[23] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[11]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[11]),
	.B(Fifo_Read_Data_Buffer_Z[3]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[11])
);
defparam \Fifo_Read_Data_Buffer_5[11] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[10]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[10]),
	.B(Fifo_Read_Data_Buffer_Z[2]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[10])
);
defparam \Fifo_Read_Data_Buffer_5[10] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[22]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[22]),
	.B(Fifo_Read_Data_Buffer_Z[14]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[22])
);
defparam \Fifo_Read_Data_Buffer_5[22] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[21]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[21]),
	.B(Fifo_Read_Data_Buffer_Z[13]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[21])
);
defparam \Fifo_Read_Data_Buffer_5[21] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5_i_m2[30]  (
	.A(countere),
	.B(N_120_1),
	.C(Fifo_Read_Data_Buffer_Z[22]),
	.Y(N_120)
);
defparam \Fifo_Read_Data_Buffer_5_i_m2[30] .INIT=8'hEC;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5_i_m2[31]  (
	.A(countere),
	.B(N_119_1),
	.C(Fifo_Read_Data_Buffer_Z[23]),
	.Y(N_119)
);
defparam \Fifo_Read_Data_Buffer_5_i_m2[31] .INIT=8'hEC;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5_i_m2[29]  (
	.A(countere),
	.B(N_121_1),
	.C(Fifo_Read_Data_Buffer_Z[21]),
	.Y(N_121)
);
defparam \Fifo_Read_Data_Buffer_5_i_m2[29] .INIT=8'hEC;
// @110:58
  CFG4 \state_reg_ns_0_a2_0_5[0]  (
	.A(state_reg_ns_0_a2_0_1_0_Z[0]),
	.B(state_reg_Z[10]),
	.C(N_102_i),
	.D(countere),
	.Y(state_reg_ns_0_a2_0_5_Z[0])
);
defparam \state_reg_ns_0_a2_0_5[0] .INIT=16'h0020;
// @110:293
  CFG4 counter_n4 (
	.A(counter_Z[2]),
	.B(counter_c1_Z),
	.C(counter_Z[4]),
	.D(counter_Z[3]),
	.Y(counter_n4_Z)
);
defparam counter_n4.INIT=16'h78F0;
// @89:2141
  CFG4 Last_Byte_0_sqmuxa (
	.A(countere),
	.B(counter_c1_Z),
	.C(counter_Z[3]),
	.D(un9_generate_byte_enablelto4_0),
	.Y(Last_Byte_0_sqmuxa_Z)
);
defparam Last_Byte_0_sqmuxa.INIT=16'hA8AA;
// @81:159
  CFG2 un1_state_reg_6_i_a2_0_a2_RNI44BD (
	.A(UART_TX_Protocol_0_UART_TX_Data[5]),
	.B(N_101_i),
	.Y(UART_TX_Data_0_iv_i_0)
);
defparam un1_state_reg_6_i_a2_0_a2_RNI44BD.INIT=4'h4;
// @110:58
  CFG4 \state_reg_ns_0[0]  (
	.A(state_reg_Z[1]),
	.B(state_reg_Z[0]),
	.C(state_reg_ns_0_a2_0_4_Z[0]),
	.D(state_reg_ns_0_a2_0_5_Z[0]),
	.Y(state_reg_ns[0])
);
defparam \state_reg_ns_0[0] .INIT=16'hF444;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_TX_Protocol_Top */

module UART_RX_Protocol_0 (
  COREUART_C0_0_DATA_OUT,
  UART_RX_Protocol_0_Fifo_Write_Data,
  state_reg_0,
  memwaddr_r_lcry_cy_Y,
  UART_RX_Protocol_0_UART_RX_OE_N,
  COREFIFO_C0_0_0_FULL,
  UART_RX_Ready,
  Chain_arst1,
  Clock_Reset_0_UART_CLOCK,
  N_206_i
)
;
input [7:0] COREUART_C0_0_DATA_OUT ;
output [39:0] UART_RX_Protocol_0_Fifo_Write_Data ;
output state_reg_0 ;
input memwaddr_r_lcry_cy_Y ;
output UART_RX_Protocol_0_UART_RX_OE_N ;
input COREFIFO_C0_0_0_FULL ;
input UART_RX_Ready ;
input Chain_arst1 ;
input Clock_Reset_0_UART_CLOCK ;
output N_206_i ;
wire state_reg_0 ;
wire memwaddr_r_lcry_cy_Y ;
wire UART_RX_Protocol_0_UART_RX_OE_N ;
wire COREFIFO_C0_0_0_FULL ;
wire UART_RX_Ready ;
wire Chain_arst1 ;
wire Clock_Reset_0_UART_CLOCK ;
wire N_206_i ;
wire [31:0] counter_Z;
wire [30:0] counter_s;
wire [31:31] counter_s_Z;
wire [13:2] state_reg_Z;
wire [12:3] state_reg_ns;
wire [13:13] state_reg_ns_Z;
wire [1:0] Detect_state_reg_Z;
wire [0:0] Detect_state_reg_ns;
wire [3:0] First_Nibble_Value_Z;
wire [3:0] Second_Nibble_Value_Z;
wire [3:0] Second_Nibble_Complementary_Z;
wire [3:0] First_Nibble_Complementary_Z;
wire [30:1] counter_cry_Z;
wire [30:1] counter_cry_Y_0;
wire [31:31] counter_s_FCO_0;
wire [31:31] counter_s_Y_0;
wire [1:1] state_reg_ns_i_0_Z;
wire VCC ;
wire GND ;
wire FaultCounter_Elapsed_Z ;
wire faultcounter_elapsed3 ;
wire Other_Detect_Z ;
wire N_1051_i ;
wire STX_Detect_Z ;
wire ETX_Detect_0_sqmuxa ;
wire ETX_Detect_Z ;
wire ETX_Detect_1_sqmuxa ;
wire N_100_i ;
wire N_93_i ;
wire N_89_i ;
wire N_87_i ;
wire N_85_i ;
wire m12_0 ;
wire counter_s_364_FCO ;
wire counter_s_364_S ;
wire counter_s_364_Y ;
wire N_107 ;
wire N_104 ;
wire m11_0_1 ;
wire Diag_Valid_0_i_a2_0 ;
wire m11_0_a2_0_4 ;
wire N_208 ;
wire faultcounter_elapsed3lto15_0 ;
wire UART_RX_Protocol_0_UART_RX_OE_N_2 ;
wire N_103 ;
wire N_137 ;
wire faultcounter_elapsed3lto31_5 ;
wire faultcounter_elapsed3lto31_4 ;
wire Diag_Valid_0_i_a2_4_Z ;
wire faultcounter_elapsed3lto11_3 ;
wire ETX_Detect_2_sqmuxa_i_a2_4_Z ;
wire nibbles_fault3_3_Z ;
wire nibbles_fault3_2_Z ;
wire nibbles_fault3_1_Z ;
wire nibbles_fault3_0_Z ;
wire faultcounter_elapsed3lto5_3 ;
wire N_131 ;
wire Diag_Valid_0_i_a2_7_Z ;
wire faultcounter_elapsed3lto11_4 ;
wire faultcounter_elapsed3lt11 ;
wire ETX_Detect_2_sqmuxa_i_a2_Z ;
wire N_117 ;
wire N_324_tz ;
wire faultcounter_elapsed3lto31_7 ;
wire nibbles_fault3_Z ;
wire faultcounter_elapsed3lt15 ;
wire faultcounter_elapsed3lt18 ;
wire faultcounter_elapsed3lt22 ;
wire N_141 ;
wire N_140 ;
wire N_139 ;
wire N_138 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
  CFG1 \counter_RNO[0]  (
	.A(counter_Z[0]),
	.Y(counter_s[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @109:503
  SLE \counter[31]  (
	.Q(counter_Z[31]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[30]  (
	.Q(counter_Z[30]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[29]  (
	.Q(counter_Z[29]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[28]  (
	.Q(counter_Z[28]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[27]  (
	.Q(counter_Z[27]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[26]  (
	.Q(counter_Z[26]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[25]  (
	.Q(counter_Z[25]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[24]  (
	.Q(counter_Z[24]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[23]  (
	.Q(counter_Z[23]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[22]  (
	.Q(counter_Z[22]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[21]  (
	.Q(counter_Z[21]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[20]  (
	.Q(counter_Z[20]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[19]  (
	.Q(counter_Z[19]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[18]  (
	.Q(counter_Z[18]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[17]  (
	.Q(counter_Z[17]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[16]  (
	.Q(counter_Z[16]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[15]  (
	.Q(counter_Z[15]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[14]  (
	.Q(counter_Z[14]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[13]  (
	.Q(counter_Z[13]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[12]  (
	.Q(counter_Z[12]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[11]  (
	.Q(counter_Z[11]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[10]  (
	.Q(counter_Z[10]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[9]  (
	.Q(counter_Z[9]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[8]  (
	.Q(counter_Z[8]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[7]  (
	.Q(counter_Z[7]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE FaultCounter_Elapsed (
	.Q(FaultCounter_Elapsed_Z),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(faultcounter_elapsed3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:422
  SLE Other_Detect (
	.Q(Other_Detect_Z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_1051_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:422
  SLE STX_Detect (
	.Q(STX_Detect_Z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(ETX_Detect_0_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:422
  SLE ETX_Detect (
	.Q(ETX_Detect_Z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(ETX_Detect_1_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[2]  (
	.Q(state_reg_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_100_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[3]  (
	.Q(state_reg_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[4]  (
	.Q(state_reg_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[5]  (
	.Q(state_reg_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[6]  (
	.Q(state_reg_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[7]  (
	.Q(state_reg_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[8]  (
	.Q(state_reg_Z[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_93_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[9]  (
	.Q(state_reg_Z[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[10]  (
	.Q(state_reg_Z[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[11]  (
	.Q(state_reg_Z[11]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_89_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[12]  (
	.Q(state_reg_Z[12]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_87_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[13]  (
	.Q(state_reg_Z[13]),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_85_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[0]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[39]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[1]  (
	.Q(state_reg_0),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:422
  SLE \Detect_state_reg[1]  (
	.Q(Detect_state_reg_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(m12_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:422
  SLE \Detect_state_reg[0]  (
	.Q(Detect_state_reg_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Detect_state_reg_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[8]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[0]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[7]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(First_Nibble_Value_Z[3]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[6]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(First_Nibble_Value_Z[2]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[5]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(First_Nibble_Value_Z[1]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[4]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(First_Nibble_Value_Z[0]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[3]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Second_Nibble_Value_Z[3]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[2]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Second_Nibble_Value_Z[2]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[1]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Second_Nibble_Value_Z[1]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[0]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Second_Nibble_Value_Z[0]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[23]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[23]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[15]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[22]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[22]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[14]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[21]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[21]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[13]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[20]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[20]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[12]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[19]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[19]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[11]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[18]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[18]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[10]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[17]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[17]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[9]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[16]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[16]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[8]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[15]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[15]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[7]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[14]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[14]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[6]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[13]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[13]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[5]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[12]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[12]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[4]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[11]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[11]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[3]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[10]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[2]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[9]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[1]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \Second_Nibble_Complementary[2]  (
	.Q(Second_Nibble_Complementary_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[2]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \Second_Nibble_Complementary[1]  (
	.Q(Second_Nibble_Complementary_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[1]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \Second_Nibble_Complementary[0]  (
	.Q(Second_Nibble_Complementary_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[0]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \Second_Nibble_Value[3]  (
	.Q(Second_Nibble_Value_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[7]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \Second_Nibble_Value[2]  (
	.Q(Second_Nibble_Value_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[6]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \Second_Nibble_Value[1]  (
	.Q(Second_Nibble_Value_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[5]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \Second_Nibble_Value[0]  (
	.Q(Second_Nibble_Value_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[4]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[31]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[31]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[23]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[30]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[30]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[22]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[29]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[29]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[21]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[28]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[28]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[20]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[27]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[27]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[19]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[26]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[26]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[18]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[25]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[25]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[17]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[24]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[24]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[16]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \First_Nibble_Complementary[3]  (
	.Q(First_Nibble_Complementary_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[3]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \First_Nibble_Complementary[2]  (
	.Q(First_Nibble_Complementary_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[2]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \First_Nibble_Complementary[1]  (
	.Q(First_Nibble_Complementary_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[1]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \First_Nibble_Complementary[0]  (
	.Q(First_Nibble_Complementary_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[0]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \First_Nibble_Value[3]  (
	.Q(First_Nibble_Value_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[7]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \First_Nibble_Value[2]  (
	.Q(First_Nibble_Value_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[6]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \First_Nibble_Value[1]  (
	.Q(First_Nibble_Value_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[5]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \First_Nibble_Value[0]  (
	.Q(First_Nibble_Value_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[4]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \Second_Nibble_Complementary[3]  (
	.Q(Second_Nibble_Complementary_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[3]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  ARI1 counter_s_364 (
	.FCO(counter_s_364_FCO),
	.S(counter_s_364_S),
	.Y(counter_s_364_Y),
	.B(counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam counter_s_364.INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[1]  (
	.FCO(counter_cry_Z[1]),
	.S(counter_s[1]),
	.Y(counter_cry_Y_0[1]),
	.B(counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_s_364_FCO)
);
defparam \counter_cry[1] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[2]  (
	.FCO(counter_cry_Z[2]),
	.S(counter_s[2]),
	.Y(counter_cry_Y_0[2]),
	.B(counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[1])
);
defparam \counter_cry[2] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[3]  (
	.FCO(counter_cry_Z[3]),
	.S(counter_s[3]),
	.Y(counter_cry_Y_0[3]),
	.B(counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[2])
);
defparam \counter_cry[3] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[4]  (
	.FCO(counter_cry_Z[4]),
	.S(counter_s[4]),
	.Y(counter_cry_Y_0[4]),
	.B(counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[3])
);
defparam \counter_cry[4] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[5]  (
	.FCO(counter_cry_Z[5]),
	.S(counter_s[5]),
	.Y(counter_cry_Y_0[5]),
	.B(counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[4])
);
defparam \counter_cry[5] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[6]  (
	.FCO(counter_cry_Z[6]),
	.S(counter_s[6]),
	.Y(counter_cry_Y_0[6]),
	.B(counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[5])
);
defparam \counter_cry[6] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[7]  (
	.FCO(counter_cry_Z[7]),
	.S(counter_s[7]),
	.Y(counter_cry_Y_0[7]),
	.B(counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[6])
);
defparam \counter_cry[7] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[8]  (
	.FCO(counter_cry_Z[8]),
	.S(counter_s[8]),
	.Y(counter_cry_Y_0[8]),
	.B(counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[7])
);
defparam \counter_cry[8] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[9]  (
	.FCO(counter_cry_Z[9]),
	.S(counter_s[9]),
	.Y(counter_cry_Y_0[9]),
	.B(counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[8])
);
defparam \counter_cry[9] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[10]  (
	.FCO(counter_cry_Z[10]),
	.S(counter_s[10]),
	.Y(counter_cry_Y_0[10]),
	.B(counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[9])
);
defparam \counter_cry[10] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[11]  (
	.FCO(counter_cry_Z[11]),
	.S(counter_s[11]),
	.Y(counter_cry_Y_0[11]),
	.B(counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[10])
);
defparam \counter_cry[11] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[12]  (
	.FCO(counter_cry_Z[12]),
	.S(counter_s[12]),
	.Y(counter_cry_Y_0[12]),
	.B(counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[11])
);
defparam \counter_cry[12] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[13]  (
	.FCO(counter_cry_Z[13]),
	.S(counter_s[13]),
	.Y(counter_cry_Y_0[13]),
	.B(counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[12])
);
defparam \counter_cry[13] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[14]  (
	.FCO(counter_cry_Z[14]),
	.S(counter_s[14]),
	.Y(counter_cry_Y_0[14]),
	.B(counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[13])
);
defparam \counter_cry[14] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[15]  (
	.FCO(counter_cry_Z[15]),
	.S(counter_s[15]),
	.Y(counter_cry_Y_0[15]),
	.B(counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[14])
);
defparam \counter_cry[15] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[16]  (
	.FCO(counter_cry_Z[16]),
	.S(counter_s[16]),
	.Y(counter_cry_Y_0[16]),
	.B(counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[15])
);
defparam \counter_cry[16] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[17]  (
	.FCO(counter_cry_Z[17]),
	.S(counter_s[17]),
	.Y(counter_cry_Y_0[17]),
	.B(counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[16])
);
defparam \counter_cry[17] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[18]  (
	.FCO(counter_cry_Z[18]),
	.S(counter_s[18]),
	.Y(counter_cry_Y_0[18]),
	.B(counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[17])
);
defparam \counter_cry[18] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[19]  (
	.FCO(counter_cry_Z[19]),
	.S(counter_s[19]),
	.Y(counter_cry_Y_0[19]),
	.B(counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[18])
);
defparam \counter_cry[19] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[20]  (
	.FCO(counter_cry_Z[20]),
	.S(counter_s[20]),
	.Y(counter_cry_Y_0[20]),
	.B(counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[19])
);
defparam \counter_cry[20] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[21]  (
	.FCO(counter_cry_Z[21]),
	.S(counter_s[21]),
	.Y(counter_cry_Y_0[21]),
	.B(counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[20])
);
defparam \counter_cry[21] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[22]  (
	.FCO(counter_cry_Z[22]),
	.S(counter_s[22]),
	.Y(counter_cry_Y_0[22]),
	.B(counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[21])
);
defparam \counter_cry[22] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[23]  (
	.FCO(counter_cry_Z[23]),
	.S(counter_s[23]),
	.Y(counter_cry_Y_0[23]),
	.B(counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[22])
);
defparam \counter_cry[23] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[24]  (
	.FCO(counter_cry_Z[24]),
	.S(counter_s[24]),
	.Y(counter_cry_Y_0[24]),
	.B(counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[23])
);
defparam \counter_cry[24] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[25]  (
	.FCO(counter_cry_Z[25]),
	.S(counter_s[25]),
	.Y(counter_cry_Y_0[25]),
	.B(counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[24])
);
defparam \counter_cry[25] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[26]  (
	.FCO(counter_cry_Z[26]),
	.S(counter_s[26]),
	.Y(counter_cry_Y_0[26]),
	.B(counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[25])
);
defparam \counter_cry[26] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[27]  (
	.FCO(counter_cry_Z[27]),
	.S(counter_s[27]),
	.Y(counter_cry_Y_0[27]),
	.B(counter_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[26])
);
defparam \counter_cry[27] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[28]  (
	.FCO(counter_cry_Z[28]),
	.S(counter_s[28]),
	.Y(counter_cry_Y_0[28]),
	.B(counter_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[27])
);
defparam \counter_cry[28] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[29]  (
	.FCO(counter_cry_Z[29]),
	.S(counter_s[29]),
	.Y(counter_cry_Y_0[29]),
	.B(counter_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[28])
);
defparam \counter_cry[29] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_s[31]  (
	.FCO(counter_s_FCO_0[31]),
	.S(counter_s_Z[31]),
	.Y(counter_s_Y_0[31]),
	.B(counter_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[30])
);
defparam \counter_s[31] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[30]  (
	.FCO(counter_cry_Z[30]),
	.S(counter_s[30]),
	.Y(counter_cry_Y_0[30]),
	.B(counter_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[29])
);
defparam \counter_cry[30] .INIT=20'h4AA00;
// @109:86
  CFG4 \state_reg_ns_i_o2[2]  (
	.A(Other_Detect_Z),
	.B(ETX_Detect_Z),
	.C(state_reg_Z[11]),
	.D(STX_Detect_Z),
	.Y(N_107)
);
defparam \state_reg_ns_i_o2[2] .INIT=16'hFFEF;
// @109:86
  CFG3 \state_reg_ns_i_o2[1]  (
	.A(Other_Detect_Z),
	.B(STX_Detect_Z),
	.C(ETX_Detect_Z),
	.Y(N_104)
);
defparam \state_reg_ns_i_o2[1] .INIT=8'hFE;
// @109:422
  CFG4 \Detect_state_reg_ns_1_0_.m11_0  (
	.A(Detect_state_reg_Z[1]),
	.B(UART_RX_Ready),
	.C(m11_0_1),
	.D(Detect_state_reg_Z[0]),
	.Y(Detect_state_reg_ns[0])
);
defparam \Detect_state_reg_ns_1_0_.m11_0 .INIT=16'h00E4;
// @109:422
  CFG4 \Detect_state_reg_ns_1_0_.m11_0_1  (
	.A(Diag_Valid_0_i_a2_0),
	.B(state_reg_Z[4]),
	.C(m11_0_a2_0_4),
	.D(N_208),
	.Y(m11_0_1)
);
defparam \Detect_state_reg_ns_1_0_.m11_0_1 .INIT=16'h2000;
// @89:2101
  CFG2 \op_gt.faultcounter_elapsed3lto15_0  (
	.A(counter_Z[14]),
	.B(counter_Z[15]),
	.Y(faultcounter_elapsed3lto15_0)
);
defparam \op_gt.faultcounter_elapsed3lto15_0 .INIT=4'h8;
// @109:422
  CFG2 \Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0  (
	.A(state_reg_Z[7]),
	.B(state_reg_Z[10]),
	.Y(Diag_Valid_0_i_a2_0)
);
defparam \Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 .INIT=4'h1;
// @109:422
  CFG2 \Detect_state_reg_ns_1_0_.m11_0_a2_0_3  (
	.A(state_reg_Z[8]),
	.B(state_reg_Z[11]),
	.Y(N_208)
);
defparam \Detect_state_reg_ns_1_0_.m11_0_a2_0_3 .INIT=4'h1;
// @109:181
  CFG2 Diag_Valid_0_i_a2_5 (
	.A(state_reg_Z[6]),
	.B(state_reg_Z[9]),
	.Y(UART_RX_Protocol_0_UART_RX_OE_N_2)
);
defparam Diag_Valid_0_i_a2_5.INIT=4'h1;
// @109:86
  CFG2 \state_reg_ns_i_o2[0]  (
	.A(ETX_Detect_Z),
	.B(Other_Detect_Z),
	.Y(N_103)
);
defparam \state_reg_ns_i_o2[0] .INIT=4'hE;
// @109:86
  CFG2 \state_reg_ns_a2[3]  (
	.A(FaultCounter_Elapsed_Z),
	.B(STX_Detect_Z),
	.Y(N_137)
);
defparam \state_reg_ns_a2[3] .INIT=4'h1;
// @109:86
  CFG2 \state_reg_ns_a4[8]  (
	.A(FaultCounter_Elapsed_Z),
	.B(state_reg_Z[6]),
	.Y(state_reg_ns[8])
);
defparam \state_reg_ns_a4[8] .INIT=4'h4;
// @109:86
  CFG2 \state_reg_ns_a4[7]  (
	.A(FaultCounter_Elapsed_Z),
	.B(state_reg_Z[7]),
	.Y(state_reg_ns[7])
);
defparam \state_reg_ns_a4[7] .INIT=4'h4;
// @109:86
  CFG2 \state_reg_ns_a4[4]  (
	.A(FaultCounter_Elapsed_Z),
	.B(state_reg_Z[10]),
	.Y(state_reg_ns[4])
);
defparam \state_reg_ns_a4[4] .INIT=4'h4;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto31_5  (
	.A(counter_Z[28]),
	.B(counter_Z[27]),
	.C(counter_Z[26]),
	.D(counter_Z[25]),
	.Y(faultcounter_elapsed3lto31_5)
);
defparam \op_gt.faultcounter_elapsed3lto31_5 .INIT=16'hFFFE;
// @89:2101
  CFG3 \op_gt.faultcounter_elapsed3lto31_4  (
	.A(counter_Z[31]),
	.B(counter_Z[24]),
	.C(counter_Z[23]),
	.Y(faultcounter_elapsed3lto31_4)
);
defparam \op_gt.faultcounter_elapsed3lto31_4 .INIT=8'hFE;
// @109:422
  CFG4 \Detect_state_reg_ns_1_0_.m11_0_a2_0_4  (
	.A(state_reg_Z[5]),
	.B(state_reg_Z[2]),
	.C(state_reg_0),
	.D(state_reg_Z[13]),
	.Y(m11_0_a2_0_4)
);
defparam \Detect_state_reg_ns_1_0_.m11_0_a2_0_4 .INIT=16'h0001;
// @109:181
  CFG3 Diag_Valid_0_i_a2_4 (
	.A(state_reg_Z[4]),
	.B(state_reg_Z[12]),
	.C(state_reg_Z[2]),
	.Y(Diag_Valid_0_i_a2_4_Z)
);
defparam Diag_Valid_0_i_a2_4.INIT=8'h01;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto11_3  (
	.A(counter_Z[11]),
	.B(counter_Z[8]),
	.C(counter_Z[7]),
	.D(counter_Z[6]),
	.Y(faultcounter_elapsed3lto11_3)
);
defparam \op_gt.faultcounter_elapsed3lto11_3 .INIT=16'h8000;
// @109:452
  CFG4 ETX_Detect_2_sqmuxa_i_a2_4 (
	.A(COREUART_C0_0_DATA_OUT[6]),
	.B(COREUART_C0_0_DATA_OUT[5]),
	.C(COREUART_C0_0_DATA_OUT[4]),
	.D(COREUART_C0_0_DATA_OUT[3]),
	.Y(ETX_Detect_2_sqmuxa_i_a2_4_Z)
);
defparam ETX_Detect_2_sqmuxa_i_a2_4.INIT=16'h0001;
// @109:400
  CFG4 nibbles_fault3_3 (
	.A(Second_Nibble_Complementary_Z[3]),
	.B(Second_Nibble_Complementary_Z[2]),
	.C(Second_Nibble_Value_Z[3]),
	.D(Second_Nibble_Value_Z[2]),
	.Y(nibbles_fault3_3_Z)
);
defparam nibbles_fault3_3.INIT=16'h1248;
// @109:400
  CFG4 nibbles_fault3_2 (
	.A(Second_Nibble_Complementary_Z[1]),
	.B(Second_Nibble_Complementary_Z[0]),
	.C(Second_Nibble_Value_Z[1]),
	.D(Second_Nibble_Value_Z[0]),
	.Y(nibbles_fault3_2_Z)
);
defparam nibbles_fault3_2.INIT=16'h1248;
// @109:400
  CFG4 nibbles_fault3_1 (
	.A(First_Nibble_Complementary_Z[3]),
	.B(First_Nibble_Complementary_Z[2]),
	.C(First_Nibble_Value_Z[3]),
	.D(First_Nibble_Value_Z[2]),
	.Y(nibbles_fault3_1_Z)
);
defparam nibbles_fault3_1.INIT=16'h1248;
// @109:400
  CFG4 nibbles_fault3_0 (
	.A(First_Nibble_Complementary_Z[1]),
	.B(First_Nibble_Complementary_Z[0]),
	.C(First_Nibble_Value_Z[1]),
	.D(First_Nibble_Value_Z[0]),
	.Y(nibbles_fault3_0_Z)
);
defparam nibbles_fault3_0.INIT=16'h1248;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto5_3  (
	.A(counter_Z[5]),
	.B(counter_Z[4]),
	.C(counter_Z[1]),
	.D(counter_Z[0]),
	.Y(faultcounter_elapsed3lto5_3)
);
defparam \op_gt.faultcounter_elapsed3lto5_3 .INIT=16'hFFFE;
// @109:86
  CFG4 \state_reg_ns_a4_0[13]  (
	.A(state_reg_Z[8]),
	.B(STX_Detect_Z),
	.C(Other_Detect_Z),
	.D(ETX_Detect_Z),
	.Y(N_131)
);
defparam \state_reg_ns_a4_0[13] .INIT=16'h0200;
// @109:86
  CFG3 \state_reg_ns_a4[12]  (
	.A(FaultCounter_Elapsed_Z),
	.B(state_reg_Z[2]),
	.C(COREFIFO_C0_0_0_FULL),
	.Y(state_reg_ns[12])
);
defparam \state_reg_ns_a4[12] .INIT=8'h04;
// @109:422
  CFG2 \Detect_state_reg_ns_1_0_.m12_0  (
	.A(Detect_state_reg_Z[0]),
	.B(Detect_state_reg_Z[1]),
	.Y(m12_0)
);
defparam \Detect_state_reg_ns_1_0_.m12_0 .INIT=4'h6;
// @109:181
  CFG4 Diag_Valid_0_i_a2_7 (
	.A(UART_RX_Protocol_0_UART_RX_OE_N_2),
	.B(state_reg_Z[3]),
	.C(state_reg_0),
	.D(N_208),
	.Y(Diag_Valid_0_i_a2_7_Z)
);
defparam Diag_Valid_0_i_a2_7.INIT=16'h0200;
// @89:2101
  CFG3 \op_gt.faultcounter_elapsed3lto11_4  (
	.A(counter_Z[9]),
	.B(faultcounter_elapsed3lto11_3),
	.C(counter_Z[10]),
	.Y(faultcounter_elapsed3lto11_4)
);
defparam \op_gt.faultcounter_elapsed3lto11_4 .INIT=8'h80;
// @89:2101
  CFG3 \op_gt.faultcounter_elapsed3lto5  (
	.A(counter_Z[2]),
	.B(faultcounter_elapsed3lto5_3),
	.C(counter_Z[3]),
	.Y(faultcounter_elapsed3lt11)
);
defparam \op_gt.faultcounter_elapsed3lto5 .INIT=8'hFE;
// @109:452
  CFG4 ETX_Detect_2_sqmuxa_i_a2 (
	.A(COREUART_C0_0_DATA_OUT[1]),
	.B(ETX_Detect_2_sqmuxa_i_a2_4_Z),
	.C(COREUART_C0_0_DATA_OUT[7]),
	.D(COREUART_C0_0_DATA_OUT[2]),
	.Y(ETX_Detect_2_sqmuxa_i_a2_Z)
);
defparam ETX_Detect_2_sqmuxa_i_a2.INIT=16'h0008;
// @109:86
  CFG4 \state_reg_ns_i_a4[1]  (
	.A(state_reg_Z[13]),
	.B(STX_Detect_Z),
	.C(Other_Detect_Z),
	.D(ETX_Detect_Z),
	.Y(N_117)
);
defparam \state_reg_ns_i_a4[1] .INIT=16'h0115;
// @109:86
  CFG4 \state_reg_ns_a4[10]  (
	.A(Other_Detect_Z),
	.B(state_reg_Z[11]),
	.C(N_137),
	.D(ETX_Detect_Z),
	.Y(state_reg_ns[10])
);
defparam \state_reg_ns_a4[10] .INIT=16'h4000;
// @109:86
  CFG4 \state_reg_ns_a4[3]  (
	.A(Other_Detect_Z),
	.B(state_reg_Z[11]),
	.C(N_137),
	.D(ETX_Detect_Z),
	.Y(state_reg_ns[3])
);
defparam \state_reg_ns_a4[3] .INIT=16'h0080;
// @109:86
  CFG4 \state_reg_ns_a4[6]  (
	.A(Other_Detect_Z),
	.B(state_reg_Z[8]),
	.C(N_137),
	.D(ETX_Detect_Z),
	.Y(state_reg_ns[6])
);
defparam \state_reg_ns_a4[6] .INIT=16'h0080;
// @109:75
  CFG4 UART_RX_OE_N_0_a4_0_a2 (
	.A(state_reg_Z[12]),
	.B(UART_RX_Protocol_0_UART_RX_OE_N_2),
	.C(UART_RX_Protocol_0_Fifo_Write_Data[39]),
	.D(state_reg_Z[3]),
	.Y(UART_RX_Protocol_0_UART_RX_OE_N)
);
defparam UART_RX_OE_N_0_a4_0_a2.INIT=16'h0004;
  CFG3 \state_reg_RNO_0[13]  (
	.A(state_reg_Z[13]),
	.B(STX_Detect_Z),
	.C(N_208),
	.Y(N_324_tz)
);
defparam \state_reg_RNO_0[13] .INIT=8'hD1;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto31_7  (
	.A(counter_Z[29]),
	.B(counter_Z[30]),
	.C(faultcounter_elapsed3lto31_5),
	.D(faultcounter_elapsed3lto31_4),
	.Y(faultcounter_elapsed3lto31_7)
);
defparam \op_gt.faultcounter_elapsed3lto31_7 .INIT=16'hFFFE;
// @109:86
  CFG2 \state_reg_ns_i_0[1]  (
	.A(N_117),
	.B(FaultCounter_Elapsed_Z),
	.Y(state_reg_ns_i_0_Z[1])
);
defparam \state_reg_ns_i_0[1] .INIT=4'hE;
// @109:400
  CFG4 nibbles_fault3 (
	.A(nibbles_fault3_3_Z),
	.B(nibbles_fault3_2_Z),
	.C(nibbles_fault3_1_Z),
	.D(nibbles_fault3_0_Z),
	.Y(nibbles_fault3_Z)
);
defparam nibbles_fault3.INIT=16'h8000;
// @109:452
  CFG4 ETX_Detect_1_sqmuxa_0_a2 (
	.A(Detect_state_reg_Z[0]),
	.B(ETX_Detect_2_sqmuxa_i_a2_Z),
	.C(COREUART_C0_0_DATA_OUT[0]),
	.D(Detect_state_reg_Z[1]),
	.Y(ETX_Detect_1_sqmuxa)
);
defparam ETX_Detect_1_sqmuxa_0_a2.INIT=16'h0080;
// @109:452
  CFG4 ETX_Detect_0_sqmuxa_0_a2 (
	.A(Detect_state_reg_Z[0]),
	.B(ETX_Detect_2_sqmuxa_i_a2_Z),
	.C(COREUART_C0_0_DATA_OUT[0]),
	.D(Detect_state_reg_Z[1]),
	.Y(ETX_Detect_0_sqmuxa)
);
defparam ETX_Detect_0_sqmuxa_0_a2.INIT=16'h0008;
// @109:86
  CFG4 \state_reg_RNO[2]  (
	.A(state_reg_Z[2]),
	.B(state_reg_Z[3]),
	.C(FaultCounter_Elapsed_Z),
	.D(COREFIFO_C0_0_0_FULL),
	.Y(N_100_i)
);
defparam \state_reg_RNO[2] .INIT=16'h0E0C;
// @109:86
  CFG3 \state_reg_ns_a4[9]  (
	.A(nibbles_fault3_Z),
	.B(state_reg_Z[5]),
	.C(FaultCounter_Elapsed_Z),
	.Y(state_reg_ns[9])
);
defparam \state_reg_ns_a4[9] .INIT=8'h08;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto13  (
	.A(counter_Z[13]),
	.B(counter_Z[12]),
	.C(faultcounter_elapsed3lto11_4),
	.D(faultcounter_elapsed3lt11),
	.Y(faultcounter_elapsed3lt15)
);
defparam \op_gt.faultcounter_elapsed3lto13 .INIT=16'hFEEE;
// @109:422
  CFG3 Other_Detect_RNO (
	.A(Detect_state_reg_Z[1]),
	.B(Detect_state_reg_Z[0]),
	.C(ETX_Detect_2_sqmuxa_i_a2_Z),
	.Y(N_1051_i)
);
defparam Other_Detect_RNO.INIT=8'h04;
// @83:263
  CFG4 Diag_Valid_0_i_a2_4_RNI3IKV (
	.A(Diag_Valid_0_i_a2_4_Z),
	.B(Diag_Valid_0_i_a2_7_Z),
	.C(Diag_Valid_0_i_a2_0),
	.D(state_reg_Z[5]),
	.Y(N_206_i)
);
defparam Diag_Valid_0_i_a2_4_RNI3IKV.INIT=16'hFF7F;
// @109:86
  CFG4 \state_reg_ns[13]  (
	.A(nibbles_fault3_Z),
	.B(N_131),
	.C(state_reg_Z[5]),
	.D(FaultCounter_Elapsed_Z),
	.Y(state_reg_ns_Z[13])
);
defparam \state_reg_ns[13] .INIT=16'hFFDC;
// @109:86
  CFG4 \state_reg_RNO[8]  (
	.A(state_reg_Z[8]),
	.B(state_reg_Z[9]),
	.C(N_104),
	.D(FaultCounter_Elapsed_Z),
	.Y(N_93_i)
);
defparam \state_reg_RNO[8] .INIT=16'h00CE;
// @109:86
  CFG4 \state_reg_RNO[11]  (
	.A(N_107),
	.B(state_reg_Z[4]),
	.C(state_reg_Z[12]),
	.D(FaultCounter_Elapsed_Z),
	.Y(N_89_i)
);
defparam \state_reg_RNO[11] .INIT=16'h00FD;
// @109:86
  CFG4 \state_reg_RNO[12]  (
	.A(state_reg_Z[13]),
	.B(N_104),
	.C(state_reg_ns_i_0_Z[1]),
	.D(N_208),
	.Y(N_87_i)
);
defparam \state_reg_RNO[12] .INIT=16'h080C;
// @109:86
  CFG4 \state_reg_RNO[13]  (
	.A(N_324_tz),
	.B(memwaddr_r_lcry_cy_Y),
	.C(FaultCounter_Elapsed_Z),
	.D(N_103),
	.Y(N_85_i)
);
defparam \state_reg_RNO[13] .INIT=16'h0C0D;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto17  (
	.A(counter_Z[17]),
	.B(counter_Z[16]),
	.C(faultcounter_elapsed3lto15_0),
	.D(faultcounter_elapsed3lt15),
	.Y(faultcounter_elapsed3lt18)
);
defparam \op_gt.faultcounter_elapsed3lto17 .INIT=16'hA888;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto20  (
	.A(counter_Z[18]),
	.B(faultcounter_elapsed3lt18),
	.C(counter_Z[20]),
	.D(counter_Z[19]),
	.Y(faultcounter_elapsed3lt22)
);
defparam \op_gt.faultcounter_elapsed3lto20 .INIT=16'hFEF0;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto31  (
	.A(counter_Z[22]),
	.B(counter_Z[21]),
	.C(faultcounter_elapsed3lto31_7),
	.D(faultcounter_elapsed3lt22),
	.Y(faultcounter_elapsed3)
);
defparam \op_gt.faultcounter_elapsed3lto31 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_RX_Protocol_0 */

module Communication_TX_Arbiter_0 (
  Controler_0_DEST_1_Fifo_Write_Data,
  Communication_TX_Arbiter_0_TX_Fifo_Data,
  Controler_0_DEST_1_Fifo_Write_Enable,
  Diag_0,
  Clock_Reset_0_Main_CLOCK,
  dff_arst
)
;
input [39:0] Controler_0_DEST_1_Fifo_Write_Data ;
output [39:0] Communication_TX_Arbiter_0_TX_Fifo_Data ;
input Controler_0_DEST_1_Fifo_Write_Enable ;
output Diag_0 ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
wire Controler_0_DEST_1_Fifo_Write_Enable ;
wire Diag_0 ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire VCC ;
wire GND ;
wire N_78 ;
wire N_77 ;
wire N_75 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
// @108:185
  SLE \TX_Fifo_Data[6]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[5]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[4]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[3]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[2]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[1]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[0]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE TX_Fifo_WE (
	.Q(Diag_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Enable),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[21]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[20]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[19]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[18]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[17]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[16]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[15]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[14]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[13]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[12]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[11]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[10]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[9]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[8]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[7]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[36]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[36]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[35]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[35]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[34]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[34]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[33]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[33]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[32]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[32]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[31]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[30]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[29]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[28]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[27]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[26]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[25]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[24]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[23]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[22]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[39]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[39]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[38]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[38]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[37]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_DEST_1_Fifo_Write_Data[37]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Communication_TX_Arbiter_0 */

module work_mko_rtl_330000_1_Time_Period_Top (
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1,
  LED_1_c,
  OR2_0_Y
)
;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
output LED_1_c ;
input OR2_0_Y ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire LED_1_c ;
wire OR2_0_Y ;
wire [25:0] counter_Z;
wire [25:1] counter_5;
wire OR2_0_Y_i ;
wire VCC ;
wire N_3_i ;
wire GND ;
wire counter_5_cry_0_0_Y ;
wire counter_5_cry_0 ;
wire counter_5_cry_0_0_S ;
wire counter_5_cry_1 ;
wire counter_5_cry_1_0_Y ;
wire counter_5_cry_2 ;
wire counter_5_cry_2_0_Y ;
wire counter_5_cry_3 ;
wire counter_5_cry_3_0_Y ;
wire counter_5_cry_4_Z ;
wire counter_5_cry_4_Y ;
wire counter_5_axb_4_Z ;
wire counter_5_cry_5 ;
wire counter_5_cry_5_0_Y ;
wire counter_5_cry_6 ;
wire counter_5_cry_6_0_Y ;
wire counter_5_cry_7 ;
wire counter_5_cry_7_0_Y ;
wire counter_5_cry_8_Z ;
wire counter_5_cry_8_Y ;
wire counter_5_cry_9 ;
wire counter_5_cry_9_0_Y ;
wire counter_5_cry_10 ;
wire counter_5_cry_10_0_Y ;
wire counter_5_cry_11_Z ;
wire counter_5_cry_11_Y ;
wire counter_5_cry_12 ;
wire counter_5_cry_12_0_Y ;
wire counter_5_cry_13 ;
wire counter_5_cry_13_0_Y ;
wire counter_5_cry_14 ;
wire counter_5_cry_14_0_Y ;
wire counter_5_cry_15 ;
wire counter_5_cry_15_0_Y ;
wire counter_5_cry_16_Z ;
wire counter_5_cry_16_Y ;
wire counter_5_cry_17 ;
wire counter_5_cry_17_0_Y ;
wire counter_5_cry_18_Z ;
wire counter_5_cry_18_Y ;
wire counter_5_cry_19 ;
wire counter_5_cry_19_0_Y ;
wire counter_5_cry_20 ;
wire counter_5_cry_20_0_Y ;
wire counter_5_cry_21 ;
wire counter_5_cry_21_0_Y ;
wire counter_5_cry_22 ;
wire counter_5_cry_22_0_Y ;
wire counter_5_cry_23 ;
wire counter_5_cry_23_0_Y ;
wire counter_5_s_25_FCO ;
wire counter_5_s_25_Y ;
wire counter_5_cry_24 ;
wire counter_5_cry_24_0_Y ;
wire mko_out2lto25_i_a2_0_a2_17 ;
wire mko_out2lto25_i_a2_0_a2_18 ;
wire mko_out2lto25_i_a2_0_a2_22 ;
wire N_62 ;
wire mko_out2lto25_i_a2_0_a2_1 ;
wire mko_out2lto25_i_a2_0_a2_16 ;
wire mko_out2lto25_i_a2_0_a2_15 ;
wire mko_out2lto25_i_a2_0_a2_14 ;
wire mko_out2lto25_i_a2_0_a2_13 ;
  CFG1 counter_5_s_25_RNO (
	.A(OR2_0_Y),
	.Y(OR2_0_Y_i)
);
defparam counter_5_s_25_RNO.INIT=2'h1;
// @111:33
  SLE MKO_OUT (
	.Q(LED_1_c),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[12]  (
	.Q(counter_Z[12]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[11]  (
	.Q(counter_Z[11]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[10]  (
	.Q(counter_Z[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[9]  (
	.Q(counter_Z[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[8]  (
	.Q(counter_Z[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[7]  (
	.Q(counter_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5_cry_0_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[25]  (
	.Q(counter_Z[25]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[24]  (
	.Q(counter_Z[24]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[23]  (
	.Q(counter_Z[23]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[22]  (
	.Q(counter_Z[22]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[21]  (
	.Q(counter_Z[21]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[20]  (
	.Q(counter_Z[20]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[19]  (
	.Q(counter_Z[19]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[18]  (
	.Q(counter_Z[18]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[17]  (
	.Q(counter_Z[17]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[16]  (
	.Q(counter_Z[16]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[15]  (
	.Q(counter_Z[15]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[14]  (
	.Q(counter_Z[14]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[13]  (
	.Q(counter_Z[13]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:46
  ARI1 counter_5_cry_0_0 (
	.FCO(counter_5_cry_0),
	.S(counter_5_cry_0_0_S),
	.Y(counter_5_cry_0_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[0]),
	.D(GND),
	.A(N_3_i),
	.FCI(GND)
);
defparam counter_5_cry_0_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_1_0 (
	.FCO(counter_5_cry_1),
	.S(counter_5[1]),
	.Y(counter_5_cry_1_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[1]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_0)
);
defparam counter_5_cry_1_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_2_0 (
	.FCO(counter_5_cry_2),
	.S(counter_5[2]),
	.Y(counter_5_cry_2_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[2]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_1)
);
defparam counter_5_cry_2_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_3_0 (
	.FCO(counter_5_cry_3),
	.S(counter_5[3]),
	.Y(counter_5_cry_3_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[3]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_2)
);
defparam counter_5_cry_3_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_4 (
	.FCO(counter_5_cry_4_Z),
	.S(counter_5[4]),
	.Y(counter_5_cry_4_Y),
	.B(N_3_i),
	.C(counter_5_axb_4_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_5_cry_3)
);
defparam counter_5_cry_4.INIT=20'h5CCAA;
// @111:46
  ARI1 counter_5_cry_5_0 (
	.FCO(counter_5_cry_5),
	.S(counter_5[5]),
	.Y(counter_5_cry_5_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[5]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_4_Z)
);
defparam counter_5_cry_5_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_6_0 (
	.FCO(counter_5_cry_6),
	.S(counter_5[6]),
	.Y(counter_5_cry_6_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[6]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_5)
);
defparam counter_5_cry_6_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_7_0 (
	.FCO(counter_5_cry_7),
	.S(counter_5[7]),
	.Y(counter_5_cry_7_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[7]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_6)
);
defparam counter_5_cry_7_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_8 (
	.FCO(counter_5_cry_8_Z),
	.S(counter_5[8]),
	.Y(counter_5_cry_8_Y),
	.B(OR2_0_Y),
	.C(counter_Z[8]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_7)
);
defparam counter_5_cry_8.INIT=20'h511EE;
// @111:46
  ARI1 counter_5_cry_9_0 (
	.FCO(counter_5_cry_9),
	.S(counter_5[9]),
	.Y(counter_5_cry_9_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[9]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_8_Z)
);
defparam counter_5_cry_9_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_10_0 (
	.FCO(counter_5_cry_10),
	.S(counter_5[10]),
	.Y(counter_5_cry_10_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[10]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_9)
);
defparam counter_5_cry_10_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_11 (
	.FCO(counter_5_cry_11_Z),
	.S(counter_5[11]),
	.Y(counter_5_cry_11_Y),
	.B(OR2_0_Y),
	.C(counter_Z[11]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_10)
);
defparam counter_5_cry_11.INIT=20'h511EE;
// @111:46
  ARI1 counter_5_cry_12_0 (
	.FCO(counter_5_cry_12),
	.S(counter_5[12]),
	.Y(counter_5_cry_12_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[12]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_11_Z)
);
defparam counter_5_cry_12_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_13_0 (
	.FCO(counter_5_cry_13),
	.S(counter_5[13]),
	.Y(counter_5_cry_13_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[13]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_12)
);
defparam counter_5_cry_13_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_14_0 (
	.FCO(counter_5_cry_14),
	.S(counter_5[14]),
	.Y(counter_5_cry_14_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[14]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_13)
);
defparam counter_5_cry_14_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_15_0 (
	.FCO(counter_5_cry_15),
	.S(counter_5[15]),
	.Y(counter_5_cry_15_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[15]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_14)
);
defparam counter_5_cry_15_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_16 (
	.FCO(counter_5_cry_16_Z),
	.S(counter_5[16]),
	.Y(counter_5_cry_16_Y),
	.B(OR2_0_Y),
	.C(counter_Z[16]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_15)
);
defparam counter_5_cry_16.INIT=20'h511EE;
// @111:46
  ARI1 counter_5_cry_17_0 (
	.FCO(counter_5_cry_17),
	.S(counter_5[17]),
	.Y(counter_5_cry_17_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[17]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_16_Z)
);
defparam counter_5_cry_17_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_18 (
	.FCO(counter_5_cry_18_Z),
	.S(counter_5[18]),
	.Y(counter_5_cry_18_Y),
	.B(OR2_0_Y),
	.C(counter_Z[18]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_17)
);
defparam counter_5_cry_18.INIT=20'h511EE;
// @111:46
  ARI1 counter_5_cry_19_0 (
	.FCO(counter_5_cry_19),
	.S(counter_5[19]),
	.Y(counter_5_cry_19_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[19]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_18_Z)
);
defparam counter_5_cry_19_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_20_0 (
	.FCO(counter_5_cry_20),
	.S(counter_5[20]),
	.Y(counter_5_cry_20_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[20]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_19)
);
defparam counter_5_cry_20_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_21_0 (
	.FCO(counter_5_cry_21),
	.S(counter_5[21]),
	.Y(counter_5_cry_21_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[21]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_20)
);
defparam counter_5_cry_21_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_22_0 (
	.FCO(counter_5_cry_22),
	.S(counter_5[22]),
	.Y(counter_5_cry_22_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[22]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_21)
);
defparam counter_5_cry_22_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_23_0 (
	.FCO(counter_5_cry_23),
	.S(counter_5[23]),
	.Y(counter_5_cry_23_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[23]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_22)
);
defparam counter_5_cry_23_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_s_25 (
	.FCO(counter_5_s_25_FCO),
	.S(counter_5[25]),
	.Y(counter_5_s_25_Y),
	.B(OR2_0_Y_i),
	.C(N_3_i),
	.D(counter_Z[25]),
	.A(VCC),
	.FCI(counter_5_cry_24)
);
defparam counter_5_s_25.INIT=20'h46C00;
// @111:46
  ARI1 counter_5_cry_24_0 (
	.FCO(counter_5_cry_24),
	.S(counter_5[24]),
	.Y(counter_5_cry_24_0_Y),
	.B(OR2_0_Y),
	.C(counter_Z[24]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_23)
);
defparam counter_5_cry_24_0.INIT=20'h5BB44;
// @111:46
  CFG4 counter_5_axb_4 (
	.A(mko_out2lto25_i_a2_0_a2_17),
	.B(mko_out2lto25_i_a2_0_a2_18),
	.C(mko_out2lto25_i_a2_0_a2_22),
	.D(N_62),
	.Y(counter_5_axb_4_Z)
);
defparam counter_5_axb_4.INIT=16'h7F00;
// @111:39
  CFG2 \counter_3_i_0_a2[4]  (
	.A(OR2_0_Y),
	.B(counter_Z[4]),
	.Y(N_62)
);
defparam \counter_3_i_0_a2[4] .INIT=4'h1;
// @89:2101
  CFG2 \op_gt.mko_out2lto25_i_a2_0_a2_1  (
	.A(counter_Z[11]),
	.B(counter_Z[16]),
	.Y(mko_out2lto25_i_a2_0_a2_1)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_1 .INIT=4'h1;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_18  (
	.A(counter_Z[23]),
	.B(counter_Z[22]),
	.C(counter_Z[21]),
	.D(counter_Z[20]),
	.Y(mko_out2lto25_i_a2_0_a2_18)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_18 .INIT=16'h0001;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_17  (
	.A(counter_Z[19]),
	.B(counter_Z[17]),
	.C(counter_Z[15]),
	.D(counter_Z[14]),
	.Y(mko_out2lto25_i_a2_0_a2_17)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_17 .INIT=16'h0001;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_16  (
	.A(counter_Z[13]),
	.B(counter_Z[12]),
	.C(counter_Z[10]),
	.D(counter_Z[9]),
	.Y(mko_out2lto25_i_a2_0_a2_16)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_16 .INIT=16'h0001;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_15  (
	.A(counter_Z[7]),
	.B(counter_Z[6]),
	.C(counter_Z[5]),
	.D(counter_Z[3]),
	.Y(mko_out2lto25_i_a2_0_a2_15)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_15 .INIT=16'h0001;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_14  (
	.A(counter_Z[25]),
	.B(counter_Z[2]),
	.C(counter_Z[1]),
	.D(counter_Z[0]),
	.Y(mko_out2lto25_i_a2_0_a2_14)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_14 .INIT=16'h0001;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_13  (
	.A(counter_Z[8]),
	.B(mko_out2lto25_i_a2_0_a2_1),
	.C(counter_Z[24]),
	.D(counter_Z[18]),
	.Y(mko_out2lto25_i_a2_0_a2_13)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_13 .INIT=16'h0004;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_22  (
	.A(mko_out2lto25_i_a2_0_a2_16),
	.B(mko_out2lto25_i_a2_0_a2_15),
	.C(mko_out2lto25_i_a2_0_a2_14),
	.D(mko_out2lto25_i_a2_0_a2_13),
	.Y(mko_out2lto25_i_a2_0_a2_22)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_22 .INIT=16'h8000;
// @111:46
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_17_RNI9H0B  (
	.A(mko_out2lto25_i_a2_0_a2_22),
	.B(N_62),
	.C(mko_out2lto25_i_a2_0_a2_18),
	.D(mko_out2lto25_i_a2_0_a2_17),
	.Y(N_3_i)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_17_RNI9H0B .INIT=16'h7FFF;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_mko_rtl_330000_1_Time_Period_Top */

module UART_Protocol_1 (
  Controler_0_DEST_1_Fifo_Write_Data,
  UART_Protocol_0_RX_Fifo_Data,
  LED_1_c,
  Controler_0_DEST_1_Fifo_Write_Enable,
  RX_0_c,
  TX_0_c,
  UART_Protocol_0_RX_FIFO_EMPTY,
  Controler_0_SRC_1_Fifo_Read_Enable,
  dff_arst,
  Clock_Reset_0_Main_CLOCK,
  UART_Protocol_0_TX_FIFO_FULL,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1
)
;
input [39:0] Controler_0_DEST_1_Fifo_Write_Data ;
output [39:0] UART_Protocol_0_RX_Fifo_Data ;
output LED_1_c ;
input Controler_0_DEST_1_Fifo_Write_Enable ;
input RX_0_c ;
output TX_0_c ;
output UART_Protocol_0_RX_FIFO_EMPTY ;
input Controler_0_SRC_1_Fifo_Read_Enable ;
input dff_arst ;
input Clock_Reset_0_Main_CLOCK ;
output UART_Protocol_0_TX_FIFO_FULL ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
wire LED_1_c ;
wire Controler_0_DEST_1_Fifo_Write_Enable ;
wire RX_0_c ;
wire TX_0_c ;
wire UART_Protocol_0_RX_FIFO_EMPTY ;
wire Controler_0_SRC_1_Fifo_Read_Enable ;
wire dff_arst ;
wire Clock_Reset_0_Main_CLOCK ;
wire UART_Protocol_0_TX_FIFO_FULL ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire [12:12] state_reg_arst_i;
wire [11:11] state_reg_rep;
wire [31:0] fwft_Q_r;
wire [31:0] fwft_Q;
wire [39:0] Communication_TX_Arbiter_0_TX_Fifo_Data;
wire [1:1] state_reg;
wire [39:0] UART_RX_Protocol_0_Fifo_Write_Data;
wire [1:1] UART_TX_Data_0_iv_i;
wire [7:0] UART_TX_Protocol_0_UART_TX_Data;
wire [7:0] COREUART_C0_0_DATA_OUT;
wire INV_0_Y ;
wire INV_0_Y_i ;
wire OR2_0_Y ;
wire N_206_i ;
wire N_191_i ;
wire Diag_0 ;
wire Diag_Valid_RX ;
wire N_1543 ;
wire N_1544 ;
wire N_1545 ;
wire N_1546 ;
wire N_1547 ;
wire N_1548 ;
wire N_1549 ;
wire memwaddr_r_lcry_cy_Y ;
wire COREFIFO_C0_0_0_FULL ;
wire N_1551 ;
wire UART_RX_Ready ;
wire COREUART_C0_0_TXRDY ;
wire UART_RX_Protocol_0_UART_RX_OE_N ;
wire N_1552 ;
wire N_1553 ;
wire N_1554 ;
wire N_1555 ;
wire N_1556 ;
wire N_1557 ;
wire N_1558 ;
wire N_1559 ;
wire GND ;
wire VCC ;
  CFG1 INV_0_RNI6PO1 (
	.A(INV_0_Y),
	.Y(INV_0_Y_i)
);
defparam INV_0_RNI6PO1.INIT=2'h1;
// @83:254
  OR2 OR2_0 (
	.Y(OR2_0_Y),
	.A(N_206_i),
	.B(state_reg_arst_i[12])
);
// @83:234
  INV INV_0 (
	.Y(INV_0_Y),
	.A(N_191_i)
);
// @83:174
  COREFIFO_C0_1_0 COREFIFO_C0_inst_0 (
	.state_reg_rep_0(state_reg_rep[11]),
	.fwft_Q_r(fwft_Q_r[31:0]),
	.fwft_Q(fwft_Q[31:0]),
	.Communication_TX_Arbiter_0_TX_Fifo_Data(Communication_TX_Arbiter_0_TX_Fifo_Data[39:0]),
	.Chain_arst1(Chain_arst1),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Diag_0(Diag_0),
	.UART_Protocol_0_TX_FIFO_FULL(UART_Protocol_0_TX_FIFO_FULL),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst),
	.Diag_Valid_RX(Diag_Valid_RX)
);
// @83:192
  COREFIFO_C0_0 COREFIFO_C0_0_0 (
	.UART_Protocol_0_RX_Fifo_Data(UART_Protocol_0_RX_Fifo_Data[39:0]),
	.state_reg_0(state_reg[1]),
	.UART_RX_Protocol_0_Fifo_Write_Data({UART_RX_Protocol_0_Fifo_Write_Data[39], N_1549, N_1548, N_1547, N_1546, N_1545, N_1544, N_1543, UART_RX_Protocol_0_Fifo_Write_Data[31:0]}),
	.dff_arst(dff_arst),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.Controler_0_SRC_1_Fifo_Read_Enable(Controler_0_SRC_1_Fifo_Read_Enable),
	.memwaddr_r_lcry_cy_Y(memwaddr_r_lcry_cy_Y),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1),
	.COREFIFO_C0_0_0_FULL(COREFIFO_C0_0_0_FULL),
	.UART_Protocol_0_RX_FIFO_EMPTY(UART_Protocol_0_RX_FIFO_EMPTY)
);
// @83:210
  COREUART_C0 COREUART_C0_0 (
	.UART_TX_Data_0_iv_i_0(UART_TX_Data_0_iv_i[1]),
	.UART_TX_Protocol_0_UART_TX_Data({UART_TX_Protocol_0_UART_TX_Data[7:2], N_1551, UART_TX_Protocol_0_UART_TX_Data[0]}),
	.COREUART_C0_0_DATA_OUT(COREUART_C0_0_DATA_OUT[7:0]),
	.UART_RX_Ready(UART_RX_Ready),
	.Chain_arst1(Chain_arst1),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.INV_0_Y_i(INV_0_Y_i),
	.TX_0_c(TX_0_c),
	.INV_0_Y(INV_0_Y),
	.COREUART_C0_0_TXRDY(COREUART_C0_0_TXRDY),
	.RX_0_c(RX_0_c),
	.UART_RX_Protocol_0_UART_RX_OE_N(UART_RX_Protocol_0_UART_RX_OE_N)
);
// @83:279
  UART_TX_Protocol_Top UART_TX_Protocol_0 (
	.UART_TX_Data_0_iv_i_0(UART_TX_Data_0_iv_i[1]),
	.UART_TX_Protocol_0_UART_TX_Data({UART_TX_Protocol_0_UART_TX_Data[7:2], N_1552, UART_TX_Protocol_0_UART_TX_Data[0]}),
	.fwft_Q_r(fwft_Q_r[31:0]),
	.fwft_Q(fwft_Q[31:0]),
	.state_reg_rep_0(state_reg_rep[11]),
	.state_reg_arst_i_0(state_reg_arst_i[12]),
	.N_191_i(N_191_i),
	.COREUART_C0_0_TXRDY(COREUART_C0_0_TXRDY),
	.Diag_Valid_RX(Diag_Valid_RX),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1)
);
// @83:263
  UART_RX_Protocol_0 UART_RX_Protocol_0 (
	.COREUART_C0_0_DATA_OUT(COREUART_C0_0_DATA_OUT[7:0]),
	.UART_RX_Protocol_0_Fifo_Write_Data({UART_RX_Protocol_0_Fifo_Write_Data[39], N_1559, N_1558, N_1557, N_1556, N_1555, N_1554, N_1553, UART_RX_Protocol_0_Fifo_Write_Data[31:0]}),
	.state_reg_0(state_reg[1]),
	.memwaddr_r_lcry_cy_Y(memwaddr_r_lcry_cy_Y),
	.UART_RX_Protocol_0_UART_RX_OE_N(UART_RX_Protocol_0_UART_RX_OE_N),
	.COREFIFO_C0_0_0_FULL(COREFIFO_C0_0_0_FULL),
	.UART_RX_Ready(UART_RX_Ready),
	.Chain_arst1(Chain_arst1),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.N_206_i(N_206_i)
);
// @83:155
  Communication_TX_Arbiter_0 Communication_TX_Arbiter_0 (
	.Controler_0_DEST_1_Fifo_Write_Data(Controler_0_DEST_1_Fifo_Write_Data[39:0]),
	.Communication_TX_Arbiter_0_TX_Fifo_Data(Communication_TX_Arbiter_0_TX_Fifo_Data[39:0]),
	.Controler_0_DEST_1_Fifo_Write_Enable(Controler_0_DEST_1_Fifo_Write_Enable),
	.Diag_0(Diag_0),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst)
);
// @83:244
  work_mko_rtl_330000_1_Time_Period_Top mko_0 (
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1),
	.LED_1_c(LED_1_c),
	.OR2_0_Y(OR2_0_Y)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_Protocol_1 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0 (
  wptr_bin_sync_0,
  wptr_gray,
  wptr_gray_sync,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1
)
;
output wptr_bin_sync_0 ;
input [10:0] wptr_gray ;
output [9:0] wptr_gray_sync ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
wire wptr_bin_sync_0 ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire [10:0] shift_reg_Z;
wire VCC ;
wire GND ;
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[5]  (
	.Q(shift_reg_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[4]  (
	.Q(shift_reg_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[3]  (
	.Q(shift_reg_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[2]  (
	.Q(shift_reg_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[1]  (
	.Q(shift_reg_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[0]  (
	.Q(shift_reg_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][9]  (
	.Q(wptr_gray_sync[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][8]  (
	.Q(wptr_gray_sync[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][7]  (
	.Q(wptr_gray_sync[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][6]  (
	.Q(wptr_gray_sync[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][5]  (
	.Q(wptr_gray_sync[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][4]  (
	.Q(wptr_gray_sync[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][3]  (
	.Q(wptr_gray_sync[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][2]  (
	.Q(wptr_gray_sync[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][1]  (
	.Q(wptr_gray_sync[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][0]  (
	.Q(wptr_gray_sync[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[10]  (
	.Q(shift_reg_Z[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[9]  (
	.Q(shift_reg_Z[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[8]  (
	.Q(shift_reg_Z[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[7]  (
	.Q(shift_reg_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[6]  (
	.Q(shift_reg_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][10]  (
	.Q(wptr_bin_sync_0),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_3 (
  wptr_bin_sync,
  wptr_gray_sync
)
;
inout [10:0] wptr_bin_sync /* synthesis syn_tristate = 1 */ ;
input [9:0] wptr_gray_sync ;
wire GND ;
wire VCC ;
// @70:74
  CFG4 \bin_out_11_0_a2[1]  (
	.A(wptr_gray_sync[3]),
	.B(wptr_bin_sync[4]),
	.C(wptr_gray_sync[2]),
	.D(wptr_gray_sync[1]),
	.Y(wptr_bin_sync[1])
);
defparam \bin_out_11_0_a2[1] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_10_0_a2[2]  (
	.A(wptr_gray_sync[2]),
	.B(wptr_gray_sync[3]),
	.C(wptr_bin_sync[4]),
	.Y(wptr_bin_sync[2])
);
defparam \bin_out_10_0_a2[2] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_8_0_a2[4]  (
	.A(wptr_gray_sync[6]),
	.B(wptr_bin_sync[7]),
	.C(wptr_gray_sync[4]),
	.D(wptr_gray_sync[5]),
	.Y(wptr_bin_sync[4])
);
defparam \bin_out_8_0_a2[4] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_7_0_a2[5]  (
	.A(wptr_gray_sync[5]),
	.B(wptr_gray_sync[6]),
	.C(wptr_bin_sync[7]),
	.Y(wptr_bin_sync[5])
);
defparam \bin_out_7_0_a2[5] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_5_0_a2[7]  (
	.A(wptr_gray_sync[9]),
	.B(wptr_bin_sync[10]),
	.C(wptr_gray_sync[7]),
	.D(wptr_gray_sync[8]),
	.Y(wptr_bin_sync[7])
);
defparam \bin_out_5_0_a2[7] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_4_i_o2[8]  (
	.A(wptr_gray_sync[8]),
	.B(wptr_gray_sync[9]),
	.C(wptr_bin_sync[10]),
	.Y(wptr_bin_sync[8])
);
defparam \bin_out_4_i_o2[8] .INIT=8'h96;
// @70:74
  CFG2 \bin_out_1_1_i_o2[0]  (
	.A(wptr_bin_sync[10]),
	.B(wptr_gray_sync[9]),
	.Y(wptr_bin_sync[9])
);
defparam \bin_out_1_1_i_o2[0] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_6_0_a2[6]  (
	.A(wptr_bin_sync[7]),
	.B(wptr_gray_sync[6]),
	.Y(wptr_bin_sync[6])
);
defparam \bin_out_6_0_a2[6] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_1_9_0_a2[0]  (
	.A(wptr_bin_sync[4]),
	.B(wptr_gray_sync[3]),
	.Y(wptr_bin_sync[3])
);
defparam \bin_out_1_9_0_a2[0] .INIT=4'h6;
// @70:74
  CFG3 \bin_out_1_0_a2[0]  (
	.A(wptr_gray_sync[1]),
	.B(wptr_bin_sync[2]),
	.C(wptr_gray_sync[0]),
	.Y(wptr_bin_sync[0])
);
defparam \bin_out_1_0_a2[0] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_3 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0 (
  rptr_gray_sync_fwft,
  rptr_bin_sync_fwft_0,
  rptr_gray_fwft,
  Clock_Reset_0_Main_CLOCK,
  dff_arst
)
;
output [9:0] rptr_gray_sync_fwft ;
output rptr_bin_sync_fwft_0 ;
input [10:0] rptr_gray_fwft ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
wire rptr_bin_sync_fwft_0 ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire [10:0] shift_reg_Z;
wire VCC ;
wire GND ;
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][2]  (
	.Q(rptr_gray_sync_fwft[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][1]  (
	.Q(rptr_gray_sync_fwft[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][0]  (
	.Q(rptr_gray_sync_fwft[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[10]  (
	.Q(shift_reg_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[9]  (
	.Q(shift_reg_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[8]  (
	.Q(shift_reg_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[7]  (
	.Q(shift_reg_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[6]  (
	.Q(shift_reg_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[5]  (
	.Q(shift_reg_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[4]  (
	.Q(shift_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[3]  (
	.Q(shift_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[2]  (
	.Q(shift_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[1]  (
	.Q(shift_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[0]  (
	.Q(shift_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][10]  (
	.Q(rptr_bin_sync_fwft_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][9]  (
	.Q(rptr_gray_sync_fwft[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][8]  (
	.Q(rptr_gray_sync_fwft[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][7]  (
	.Q(rptr_gray_sync_fwft[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][6]  (
	.Q(rptr_gray_sync_fwft[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][5]  (
	.Q(rptr_gray_sync_fwft[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][4]  (
	.Q(rptr_gray_sync_fwft[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][3]  (
	.Q(rptr_gray_sync_fwft[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_4 (
  rptr_bin_sync_fwft,
  rptr_gray_sync_fwft
)
;
inout [10:0] rptr_bin_sync_fwft /* synthesis syn_tristate = 1 */ ;
input [9:0] rptr_gray_sync_fwft ;
wire GND ;
wire VCC ;
// @70:74
  CFG4 \bin_out_11_0_a2[1]  (
	.A(rptr_gray_sync_fwft[3]),
	.B(rptr_bin_sync_fwft[4]),
	.C(rptr_gray_sync_fwft[2]),
	.D(rptr_gray_sync_fwft[1]),
	.Y(rptr_bin_sync_fwft[1])
);
defparam \bin_out_11_0_a2[1] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_10_0_a2[2]  (
	.A(rptr_gray_sync_fwft[2]),
	.B(rptr_gray_sync_fwft[3]),
	.C(rptr_bin_sync_fwft[4]),
	.Y(rptr_bin_sync_fwft[2])
);
defparam \bin_out_10_0_a2[2] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_8_0_a2[4]  (
	.A(rptr_gray_sync_fwft[6]),
	.B(rptr_bin_sync_fwft[7]),
	.C(rptr_gray_sync_fwft[4]),
	.D(rptr_gray_sync_fwft[5]),
	.Y(rptr_bin_sync_fwft[4])
);
defparam \bin_out_8_0_a2[4] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_7_0_a2[5]  (
	.A(rptr_gray_sync_fwft[5]),
	.B(rptr_gray_sync_fwft[6]),
	.C(rptr_bin_sync_fwft[7]),
	.Y(rptr_bin_sync_fwft[5])
);
defparam \bin_out_7_0_a2[5] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_5_0_a2[7]  (
	.A(rptr_gray_sync_fwft[9]),
	.B(rptr_bin_sync_fwft[10]),
	.C(rptr_gray_sync_fwft[7]),
	.D(rptr_gray_sync_fwft[8]),
	.Y(rptr_bin_sync_fwft[7])
);
defparam \bin_out_5_0_a2[7] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_4_i_o2[8]  (
	.A(rptr_gray_sync_fwft[8]),
	.B(rptr_gray_sync_fwft[9]),
	.C(rptr_bin_sync_fwft[10]),
	.Y(rptr_bin_sync_fwft[8])
);
defparam \bin_out_4_i_o2[8] .INIT=8'h96;
// @70:74
  CFG2 \bin_out_1_1_i_o2[0]  (
	.A(rptr_bin_sync_fwft[10]),
	.B(rptr_gray_sync_fwft[9]),
	.Y(rptr_bin_sync_fwft[9])
);
defparam \bin_out_1_1_i_o2[0] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_6_0_a2[6]  (
	.A(rptr_bin_sync_fwft[7]),
	.B(rptr_gray_sync_fwft[6]),
	.Y(rptr_bin_sync_fwft[6])
);
defparam \bin_out_6_0_a2[6] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_1_9_0_a2[0]  (
	.A(rptr_bin_sync_fwft[4]),
	.B(rptr_gray_sync_fwft[3]),
	.Y(rptr_bin_sync_fwft[3])
);
defparam \bin_out_1_9_0_a2[0] .INIT=4'h6;
// @70:74
  CFG3 \bin_out_1_0_a2[0]  (
	.A(rptr_gray_sync_fwft[1]),
	.B(rptr_bin_sync_fwft[2]),
	.C(rptr_gray_sync_fwft[0]),
	.Y(rptr_bin_sync_fwft[0])
);
defparam \bin_out_1_0_a2[0] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_4 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2 (
  state_reg_rep_0_0,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  Diag_0,
  middle_valid,
  fifo_valid,
  Diag_1,
  EMPTY1,
  full_r_RNILMV7_Y,
  Clock_Reset_0_Main_CLOCK,
  dff_arst,
  empty_r_RNI3M3V_Y,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1
)
;
input state_reg_rep_0_0 ;
output [9:0] fifo_MEMWADDR ;
output [9:0] fifo_MEMRADDR ;
input Diag_0 ;
input middle_valid ;
input fifo_valid ;
output Diag_1 ;
output EMPTY1 ;
output full_r_RNILMV7_Y ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
output empty_r_RNI3M3V_Y ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
wire state_reg_rep_0_0 ;
wire Diag_0 ;
wire middle_valid ;
wire fifo_valid ;
wire Diag_1 ;
wire EMPTY1 ;
wire full_r_RNILMV7_Y ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire empty_r_RNI3M3V_Y ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire [10:0] rptr_s;
wire [9:0] memraddr_r_s;
wire [9:0] memwaddr_r_s;
wire [10:1] rptr;
wire [10:0] wptr_cmb;
wire [10:1] rptr_fwft_cmb;
wire [10:0] rptr_bin_sync2_fwft_Z;
wire [10:0] rptr_bin_sync_fwft;
wire [10:0] rptr_gray_fwft;
wire [9:0] rptr_gray_fwft_3_Z;
wire [10:0] wptr_gray;
wire [9:0] wptr_gray_3_Z;
wire [10:0] wptr_bin_sync2_Z;
wire [10:0] wptr_bin_sync;
wire [0:0] wptr_bin_sync2_RNIO49F1_Y;
wire [10:1] rdiff_bus_Z;
wire [1:1] rptr_RNIFLEV1_Y;
wire [2:2] rptr_RNI88KF2_Y;
wire [3:3] rptr_RNI3TPV2_Y;
wire [4:4] rptr_RNI0KVF3_Y;
wire [5:5] rptr_RNIVC504_Y;
wire [6:6] rptr_RNI08BG4_Y;
wire [7:7] rptr_RNI35H05_Y;
wire [8:8] rptr_RNI84NG5_Y;
wire [9:9] rptr_RNIF5T06_Y;
wire [0:0] wptr_RNI03RE_Y;
wire [1:1] wptr_RNICGML_Y;
wire [2:2] wptr_RNIPUHS_Y;
wire [3:3] wptr_RNI7ED31_Y;
wire [4:4] wptr_RNIMU8A1_Y;
wire [5:5] wptr_RNI6G4H1_Y;
wire [6:6] wptr_RNIN20O1_Y;
wire [7:7] wptr_RNI9MRU1_Y;
wire [8:8] wptr_RNISAN52_Y;
wire [10:10] wptr_RNICEQE2_FCO;
wire [10:10] wptr_RNICEQE2_Y;
wire [9:9] wptr_RNIG0JC2_Y;
wire [0:0] rptr_fwft_RNI65BK_Y;
wire [1:1] rptr_fwft_RNI3V8M_Y;
wire [2:2] rptr_fwft_RNI1Q6O_Y;
wire [3:3] rptr_fwft_RNI0M4Q_Y;
wire [4:4] rptr_fwft_RNI0J2S_Y;
wire [5:5] rptr_fwft_RNI1H0U_Y;
wire [6:6] rptr_fwft_RNI3GUV_Y;
wire [7:7] rptr_fwft_RNI6GS11_Y;
wire [8:8] rptr_fwft_RNIAHQ31_Y;
wire [10:10] rptr_fwft_RNISUEL1_FCO;
wire [10:10] rptr_fwft_RNISUEL1_Y;
wire [9:9] rptr_fwft_RNIFJO51_Y;
wire [8:8] memwaddr_r_RNID4UC3_S;
wire [8:8] memwaddr_r_RNID4UC3_Y;
wire [8:0] memwaddr_r_cry;
wire [0:0] memwaddr_r_RNIQNO47_Y;
wire [1:1] memwaddr_r_RNI8CJSA_Y;
wire [2:2] memwaddr_r_RNIN1EKE_Y;
wire [3:3] memwaddr_r_RNI7O8CI_Y;
wire [4:4] memwaddr_r_RNIOF34M_Y;
wire [5:5] memwaddr_r_RNIA8URP_Y;
wire [6:6] memwaddr_r_RNIT1PJT_Y;
wire [7:7] memwaddr_r_RNIHSJB11_Y;
wire [9:9] memwaddr_r_RNO_FCO_1;
wire [9:9] memwaddr_r_RNO_Y_1;
wire [8:8] memwaddr_r_RNI6OE351_Y;
wire [8:8] memraddr_r_RNIR08C_S;
wire [8:8] memraddr_r_RNIR08C_Y;
wire [8:0] memraddr_r_cry;
wire [0:0] memraddr_r_RNIH3NP_Y;
wire [1:1] memraddr_r_RNI87671_Y;
wire [2:2] memraddr_r_RNI0CLK1_Y;
wire [3:3] memraddr_r_RNIPH422_Y;
wire [4:4] memraddr_r_RNIJOJF2_Y;
wire [5:5] memraddr_r_RNIE03T2_Y;
wire [6:6] memraddr_r_RNIA9IA3_Y;
wire [7:7] memraddr_r_RNI7J1O3_Y;
wire [9:9] memraddr_r_RNO_FCO_1;
wire [9:9] memraddr_r_RNO_Y_1;
wire [8:8] memraddr_r_RNI5UG54_Y;
wire [10:1] rdiff_bus_fwft_Z;
wire [9:1] wdiff_bus_fwft;
wire [9:1] rptr_cry;
wire [9:1] rptr_cry_Y;
wire [10:10] rptr_s_FCO;
wire [10:10] rptr_s_Y;
wire [9:0] wptr_gray_sync;
wire [9:0] rptr_gray_sync_fwft;
wire rdiff_bus ;
wire VCC ;
wire GND ;
wire empty_r_fwft ;
wire emptyi_fwft ;
wire full_r ;
wire full_r_3 ;
wire empty_r_4 ;
wire N_4_i ;
wire N_10 ;
wire rptr_fwft_cmb_axb_0 ;
wire rdiff_bus_fwft ;
wire empty_r_fwft_RNIACDI_Y ;
wire wptr_cmb_axb_4 ;
wire wptr_cmb_axb_3 ;
wire wptr_cmb_axb_2 ;
wire wptr_cmb_axb_1 ;
wire wptr_cmb_axb_0 ;
wire rptr_fwft_cmb_axb_10 ;
wire rptr_fwft_cmb_axb_9 ;
wire rptr_fwft_cmb_axb_8 ;
wire rptr_fwft_cmb_axb_7 ;
wire rptr_fwft_cmb_axb_6 ;
wire rptr_fwft_cmb_axb_5 ;
wire rptr_fwft_cmb_axb_4 ;
wire rptr_fwft_cmb_axb_3 ;
wire rptr_fwft_cmb_axb_2 ;
wire rptr_fwft_cmb_axb_1 ;
wire wptr_cmb_axb_10 ;
wire wptr_cmb_axb_9 ;
wire wptr_cmb_axb_8 ;
wire wptr_cmb_axb_7 ;
wire wptr_cmb_axb_6 ;
wire wptr_cmb_axb_5 ;
wire rdiff_bus_cry_0_cy ;
wire empty_r_RNI3M3V_S ;
wire rdiff_bus_cry_0 ;
wire emptyilt10 ;
wire rdiff_bus_cry_1 ;
wire rdiff_bus_cry_2 ;
wire rdiff_bus_cry_3 ;
wire rdiff_bus_cry_4 ;
wire rdiff_bus_cry_5 ;
wire rdiff_bus_cry_6 ;
wire rdiff_bus_cry_7 ;
wire rdiff_bus_cry_8 ;
wire empty_r10_0_a2_0_RNO_FCO ;
wire empty_r10_0_a2_0_RNO_Y ;
wire rdiff_bus_cry_9 ;
wire wptr_cmb_cry_0_cy ;
wire full_r_RNILMV7_S ;
wire wptr_cmb_cry_0 ;
wire wptr_cmb_cry_1 ;
wire wptr_cmb_cry_2 ;
wire wptr_cmb_cry_3 ;
wire wptr_cmb_cry_4 ;
wire wptr_cmb_cry_5 ;
wire wptr_cmb_cry_6 ;
wire wptr_cmb_cry_7 ;
wire wptr_cmb_cry_8 ;
wire wptr_cmb_cry_9 ;
wire rptr_fwft_cmb_cry_0_cy ;
wire empty_r_fwft_RNIACDI_S ;
wire rptr_fwft_cmb_cry_0 ;
wire rptr_fwft_cmb_cry_1 ;
wire rptr_fwft_cmb_cry_2 ;
wire rptr_fwft_cmb_cry_3 ;
wire rptr_fwft_cmb_cry_4 ;
wire rptr_fwft_cmb_cry_5 ;
wire rptr_fwft_cmb_cry_6 ;
wire rptr_fwft_cmb_cry_7 ;
wire rptr_fwft_cmb_cry_8 ;
wire rptr_fwft_cmb_cry_9 ;
wire memwaddr_r_cry_cy ;
wire memwaddr_r_0_sqmuxa_1_0_52_a2_i_5 ;
wire memwaddr_r_0_sqmuxa_1_0_52_a2_i_6 ;
wire memraddr_r_cry_cy ;
wire memraddr_r_0_sqmuxa_0_38_a2_i_5 ;
wire memraddr_r_0_sqmuxa_0_38_a2_i_6 ;
wire rdiff_bus_fwft_cry_0_Z ;
wire rdiff_bus_fwft_cry_0_S_1 ;
wire rdiff_bus_fwft_cry_0_Y_1 ;
wire rdiff_bus_fwft_cry_1_Z ;
wire rdiff_bus_fwft_cry_1_Y_1 ;
wire rdiff_bus_fwft_cry_2_Z ;
wire rdiff_bus_fwft_cry_2_Y_1 ;
wire rdiff_bus_fwft_cry_3_Z ;
wire rdiff_bus_fwft_cry_3_Y_1 ;
wire rdiff_bus_fwft_cry_4_Z ;
wire rdiff_bus_fwft_cry_4_Y_1 ;
wire rdiff_bus_fwft_cry_5_Z ;
wire rdiff_bus_fwft_cry_5_Y_1 ;
wire rdiff_bus_fwft_cry_6_Z ;
wire rdiff_bus_fwft_cry_6_Y_1 ;
wire rdiff_bus_fwft_cry_7_Z ;
wire rdiff_bus_fwft_cry_7_Y_1 ;
wire rdiff_bus_fwft_cry_8_Z ;
wire rdiff_bus_fwft_cry_8_Y_1 ;
wire rdiff_bus_fwft_s_10_FCO_1 ;
wire rdiff_bus_fwft_s_10_Y_1 ;
wire rdiff_bus_fwft_cry_9_Z ;
wire rdiff_bus_fwft_cry_9_Y_1 ;
wire wdiff_bus_fwft_cry_0_Z ;
wire wdiff_bus_fwft_cry_0_S_1 ;
wire wdiff_bus_fwft_cry_0_Y_1 ;
wire wdiff_bus_fwft_cry_1_Z ;
wire wdiff_bus_fwft_cry_1_Y_1 ;
wire wdiff_bus_fwft_cry_2_Z ;
wire wdiff_bus_fwft_cry_2_Y_1 ;
wire wdiff_bus_fwft_cry_3_Z ;
wire wdiff_bus_fwft_cry_3_Y_1 ;
wire wdiff_bus_fwft_cry_4_Z ;
wire wdiff_bus_fwft_cry_4_Y_1 ;
wire wdiff_bus_fwft_cry_5_Z ;
wire wdiff_bus_fwft_cry_5_Y_1 ;
wire wdiff_bus_fwft_cry_6_Z ;
wire wdiff_bus_fwft_cry_6_Y_1 ;
wire wdiff_bus_fwft_cry_7_Z ;
wire wdiff_bus_fwft_cry_7_Y_1 ;
wire wdiff_bus_fwft_cry_8_Z ;
wire wdiff_bus_fwft_cry_8_Y_1 ;
wire wdiff_bus_fwft_s_10_FCO_1 ;
wire wdiff_bus_fwft_s_10_Y_1 ;
wire wdiff_bus_fwft_cry_9_Z ;
wire wdiff_bus_fwft_cry_9_Y_1 ;
wire rptr_s_363_FCO ;
wire rptr_s_363_S ;
wire rptr_s_363_Y ;
wire emptyi_fwftlto10_4_Z ;
wire emptyi_fwftlto10_6_Z ;
wire empty_r10_0_a2_0_6 ;
wire empty_r10_0_a2_0_5 ;
wire almostfulli_assert_i_0_o4_3_Z ;
wire N_14_3 ;
wire emptyi_fwftlto10_8_Z ;
wire N_359 ;
wire N_13 ;
wire empty_r_1_sqmuxa ;
wire empty_r9 ;
wire N_3 ;
wire N_2 ;
  CFG1 \genblk10.rptr_RNO[0]  (
	.A(rdiff_bus),
	.Y(rptr_s[0])
);
defparam \genblk10.rptr_RNO[0] .INIT=2'h1;
// @71:840
  SLE \genblk10.memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[9]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[8]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[7]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[6]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[5]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[4]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[3]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[2]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[1]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memraddr_r_s[0]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[9]),
	.EN(full_r_RNILMV7_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[8]),
	.EN(full_r_RNILMV7_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[7]),
	.EN(full_r_RNILMV7_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[6]),
	.EN(full_r_RNILMV7_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[5]),
	.EN(full_r_RNILMV7_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[4]),
	.EN(full_r_RNILMV7_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[3]),
	.EN(full_r_RNILMV7_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[2]),
	.EN(full_r_RNILMV7_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[1]),
	.EN(full_r_RNILMV7_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memwaddr_r_s[0]),
	.EN(full_r_RNILMV7_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[10]  (
	.Q(rptr[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[10]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[9]  (
	.Q(rptr[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[9]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[8]  (
	.Q(rptr[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[8]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[7]  (
	.Q(rptr[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[7]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[6]  (
	.Q(rptr[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[6]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[5]  (
	.Q(rptr[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[5]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[4]  (
	.Q(rptr[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[4]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[3]  (
	.Q(rptr[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[3]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[2]  (
	.Q(rptr[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[2]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[1]  (
	.Q(rptr[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[1]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[0]  (
	.Q(rdiff_bus),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_s[0]),
	.EN(empty_r_RNI3M3V_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:717
  SLE \genblk10.empty_r_fwft  (
	.Q(empty_r_fwft),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(emptyi_fwft),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:784
  SLE \genblk10.full_r  (
	.Q(full_r),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(full_r_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:717
  SLE \genblk10.empty_r  (
	.Q(EMPTY1),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(empty_r_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:784
  SLE \genblk10.afull_r  (
	.Q(Diag_1),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_4_i),
	.EN(N_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[0]  (
	.Q(rptr_fwft_cmb_axb_0),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rdiff_bus_fwft),
	.EN(empty_r_fwft_RNIACDI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[4]  (
	.Q(wptr_cmb_axb_4),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[4]),
	.EN(full_r_RNILMV7_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[3]  (
	.Q(wptr_cmb_axb_3),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[3]),
	.EN(full_r_RNILMV7_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[2]  (
	.Q(wptr_cmb_axb_2),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[2]),
	.EN(full_r_RNILMV7_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[1]  (
	.Q(wptr_cmb_axb_1),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[1]),
	.EN(full_r_RNILMV7_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[0]  (
	.Q(wptr_cmb_axb_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[0]),
	.EN(full_r_RNILMV7_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[10]  (
	.Q(rptr_fwft_cmb_axb_10),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[10]),
	.EN(empty_r_fwft_RNIACDI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[9]  (
	.Q(rptr_fwft_cmb_axb_9),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[9]),
	.EN(empty_r_fwft_RNIACDI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[8]  (
	.Q(rptr_fwft_cmb_axb_8),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[8]),
	.EN(empty_r_fwft_RNIACDI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[7]  (
	.Q(rptr_fwft_cmb_axb_7),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[7]),
	.EN(empty_r_fwft_RNIACDI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[6]  (
	.Q(rptr_fwft_cmb_axb_6),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[6]),
	.EN(empty_r_fwft_RNIACDI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[5]  (
	.Q(rptr_fwft_cmb_axb_5),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[5]),
	.EN(empty_r_fwft_RNIACDI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[4]  (
	.Q(rptr_fwft_cmb_axb_4),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[4]),
	.EN(empty_r_fwft_RNIACDI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[3]  (
	.Q(rptr_fwft_cmb_axb_3),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[3]),
	.EN(empty_r_fwft_RNIACDI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[2]  (
	.Q(rptr_fwft_cmb_axb_2),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[2]),
	.EN(empty_r_fwft_RNIACDI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[1]  (
	.Q(rptr_fwft_cmb_axb_1),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb[1]),
	.EN(empty_r_fwft_RNIACDI_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[8]  (
	.Q(rptr_bin_sync2_fwft_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[7]  (
	.Q(rptr_bin_sync2_fwft_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[6]  (
	.Q(rptr_bin_sync2_fwft_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[5]  (
	.Q(rptr_bin_sync2_fwft_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[4]  (
	.Q(rptr_bin_sync2_fwft_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[3]  (
	.Q(rptr_bin_sync2_fwft_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[2]  (
	.Q(rptr_bin_sync2_fwft_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[1]  (
	.Q(rptr_bin_sync2_fwft_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[0]  (
	.Q(rptr_bin_sync2_fwft_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[10]  (
	.Q(wptr_cmb_axb_10),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[10]),
	.EN(full_r_RNILMV7_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[9]  (
	.Q(wptr_cmb_axb_9),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[9]),
	.EN(full_r_RNILMV7_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[8]  (
	.Q(wptr_cmb_axb_8),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[8]),
	.EN(full_r_RNILMV7_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[7]  (
	.Q(wptr_cmb_axb_7),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[7]),
	.EN(full_r_RNILMV7_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[6]  (
	.Q(wptr_cmb_axb_6),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[6]),
	.EN(full_r_RNILMV7_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[5]  (
	.Q(wptr_cmb_axb_5),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb[5]),
	.EN(full_r_RNILMV7_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[1]  (
	.Q(rptr_gray_fwft[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[0]  (
	.Q(rptr_gray_fwft[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[10]  (
	.Q(wptr_gray[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_cmb_axb_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[9]  (
	.Q(wptr_gray[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[8]  (
	.Q(wptr_gray[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[7]  (
	.Q(wptr_gray[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[6]  (
	.Q(wptr_gray[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[5]  (
	.Q(wptr_gray[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[4]  (
	.Q(wptr_gray[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[3]  (
	.Q(wptr_gray[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[2]  (
	.Q(wptr_gray[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[1]  (
	.Q(wptr_gray[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[0]  (
	.Q(wptr_gray[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[10]  (
	.Q(rptr_bin_sync2_fwft_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[9]  (
	.Q(rptr_bin_sync2_fwft_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_bin_sync_fwft[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[10]  (
	.Q(rptr_gray_fwft[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_fwft_cmb_axb_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[9]  (
	.Q(rptr_gray_fwft[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[8]  (
	.Q(rptr_gray_fwft[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[7]  (
	.Q(rptr_gray_fwft[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[6]  (
	.Q(rptr_gray_fwft[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[5]  (
	.Q(rptr_gray_fwft[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[4]  (
	.Q(rptr_gray_fwft[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[3]  (
	.Q(rptr_gray_fwft[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[2]  (
	.Q(rptr_gray_fwft[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[6]  (
	.Q(wptr_bin_sync2_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[5]  (
	.Q(wptr_bin_sync2_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[4]  (
	.Q(wptr_bin_sync2_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[3]  (
	.Q(wptr_bin_sync2_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[2]  (
	.Q(wptr_bin_sync2_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[1]  (
	.Q(wptr_bin_sync2_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[0]  (
	.Q(wptr_bin_sync2_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[10]  (
	.Q(wptr_bin_sync2_Z[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[9]  (
	.Q(wptr_bin_sync2_Z[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[8]  (
	.Q(wptr_bin_sync2_Z[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[7]  (
	.Q(wptr_bin_sync2_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_bin_sync[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1046
  ARI1 \genblk10.empty_r_RNI3M3V  (
	.FCO(rdiff_bus_cry_0_cy),
	.S(empty_r_RNI3M3V_S),
	.Y(empty_r_RNI3M3V_Y),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.empty_r_RNI3M3V .INIT=20'h41500;
// @75:1046
  ARI1 \wptr_bin_sync2_RNIO49F1[0]  (
	.FCO(rdiff_bus_cry_0),
	.S(emptyilt10),
	.Y(wptr_bin_sync2_RNIO49F1_Y[0]),
	.B(wptr_bin_sync2_Z[0]),
	.C(GND),
	.D(GND),
	.A(rdiff_bus),
	.FCI(rdiff_bus_cry_0_cy)
);
defparam \wptr_bin_sync2_RNIO49F1[0] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNIFLEV1[1]  (
	.FCO(rdiff_bus_cry_1),
	.S(rdiff_bus_Z[1]),
	.Y(rptr_RNIFLEV1_Y[1]),
	.B(wptr_bin_sync2_Z[1]),
	.C(GND),
	.D(GND),
	.A(rptr[1]),
	.FCI(rdiff_bus_cry_0)
);
defparam \genblk10.rptr_RNIFLEV1[1] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNI88KF2[2]  (
	.FCO(rdiff_bus_cry_2),
	.S(rdiff_bus_Z[2]),
	.Y(rptr_RNI88KF2_Y[2]),
	.B(wptr_bin_sync2_Z[2]),
	.C(GND),
	.D(GND),
	.A(rptr[2]),
	.FCI(rdiff_bus_cry_1)
);
defparam \genblk10.rptr_RNI88KF2[2] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNI3TPV2[3]  (
	.FCO(rdiff_bus_cry_3),
	.S(rdiff_bus_Z[3]),
	.Y(rptr_RNI3TPV2_Y[3]),
	.B(wptr_bin_sync2_Z[3]),
	.C(GND),
	.D(GND),
	.A(rptr[3]),
	.FCI(rdiff_bus_cry_2)
);
defparam \genblk10.rptr_RNI3TPV2[3] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNI0KVF3[4]  (
	.FCO(rdiff_bus_cry_4),
	.S(rdiff_bus_Z[4]),
	.Y(rptr_RNI0KVF3_Y[4]),
	.B(wptr_bin_sync2_Z[4]),
	.C(GND),
	.D(GND),
	.A(rptr[4]),
	.FCI(rdiff_bus_cry_3)
);
defparam \genblk10.rptr_RNI0KVF3[4] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNIVC504[5]  (
	.FCO(rdiff_bus_cry_5),
	.S(rdiff_bus_Z[5]),
	.Y(rptr_RNIVC504_Y[5]),
	.B(wptr_bin_sync2_Z[5]),
	.C(GND),
	.D(GND),
	.A(rptr[5]),
	.FCI(rdiff_bus_cry_4)
);
defparam \genblk10.rptr_RNIVC504[5] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNI08BG4[6]  (
	.FCO(rdiff_bus_cry_6),
	.S(rdiff_bus_Z[6]),
	.Y(rptr_RNI08BG4_Y[6]),
	.B(wptr_bin_sync2_Z[6]),
	.C(GND),
	.D(GND),
	.A(rptr[6]),
	.FCI(rdiff_bus_cry_5)
);
defparam \genblk10.rptr_RNI08BG4[6] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNI35H05[7]  (
	.FCO(rdiff_bus_cry_7),
	.S(rdiff_bus_Z[7]),
	.Y(rptr_RNI35H05_Y[7]),
	.B(wptr_bin_sync2_Z[7]),
	.C(GND),
	.D(GND),
	.A(rptr[7]),
	.FCI(rdiff_bus_cry_6)
);
defparam \genblk10.rptr_RNI35H05[7] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.rptr_RNI84NG5[8]  (
	.FCO(rdiff_bus_cry_8),
	.S(rdiff_bus_Z[8]),
	.Y(rptr_RNI84NG5_Y[8]),
	.B(wptr_bin_sync2_Z[8]),
	.C(GND),
	.D(GND),
	.A(rptr[8]),
	.FCI(rdiff_bus_cry_7)
);
defparam \genblk10.rptr_RNI84NG5[8] .INIT=20'h5AA55;
// @75:1046
  ARI1 \genblk10.empty_r10_0_a2_0_RNO  (
	.FCO(empty_r10_0_a2_0_RNO_FCO),
	.S(rdiff_bus_Z[10]),
	.Y(empty_r10_0_a2_0_RNO_Y),
	.B(rptr[10]),
	.C(wptr_bin_sync2_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(rdiff_bus_cry_9)
);
defparam \genblk10.empty_r10_0_a2_0_RNO .INIT=20'h49900;
// @75:1046
  ARI1 \genblk10.rptr_RNIF5T06[9]  (
	.FCO(rdiff_bus_cry_9),
	.S(rdiff_bus_Z[9]),
	.Y(rptr_RNIF5T06_Y[9]),
	.B(wptr_bin_sync2_Z[9]),
	.C(GND),
	.D(GND),
	.A(rptr[9]),
	.FCI(rdiff_bus_cry_8)
);
defparam \genblk10.rptr_RNIF5T06[9] .INIT=20'h5AA55;
// @71:823
  ARI1 \genblk10.full_r_RNILMV7  (
	.FCO(wptr_cmb_cry_0_cy),
	.S(full_r_RNILMV7_S),
	.Y(full_r_RNILMV7_Y),
	.B(full_r),
	.C(Diag_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.full_r_RNILMV7 .INIT=20'h44400;
// @71:823
  ARI1 \genblk10.wptr_RNI03RE[0]  (
	.FCO(wptr_cmb_cry_0),
	.S(wptr_cmb[0]),
	.Y(wptr_RNI03RE_Y[0]),
	.B(wptr_cmb_axb_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_0_cy)
);
defparam \genblk10.wptr_RNI03RE[0] .INIT=20'h4AA00;
// @71:823
  ARI1 \genblk10.wptr_RNICGML[1]  (
	.FCO(wptr_cmb_cry_1),
	.S(wptr_cmb[1]),
	.Y(wptr_RNICGML_Y[1]),
	.B(wptr_cmb_axb_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_0)
);
defparam \genblk10.wptr_RNICGML[1] .INIT=20'h4AA00;
// @71:823
  ARI1 \genblk10.wptr_RNIPUHS[2]  (
	.FCO(wptr_cmb_cry_2),
	.S(wptr_cmb[2]),
	.Y(wptr_RNIPUHS_Y[2]),
	.B(wptr_cmb_axb_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_1)
);
defparam \genblk10.wptr_RNIPUHS[2] .INIT=20'h4AA00;
// @71:823
  ARI1 \genblk10.wptr_RNI7ED31[3]  (
	.FCO(wptr_cmb_cry_3),
	.S(wptr_cmb[3]),
	.Y(wptr_RNI7ED31_Y[3]),
	.B(wptr_cmb_axb_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_2)
);
defparam \genblk10.wptr_RNI7ED31[3] .INIT=20'h4AA00;
// @71:823
  ARI1 \genblk10.wptr_RNIMU8A1[4]  (
	.FCO(wptr_cmb_cry_4),
	.S(wptr_cmb[4]),
	.Y(wptr_RNIMU8A1_Y[4]),
	.B(wptr_cmb_axb_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_3)
);
defparam \genblk10.wptr_RNIMU8A1[4] .INIT=20'h4AA00;
// @71:823
  ARI1 \genblk10.wptr_RNI6G4H1[5]  (
	.FCO(wptr_cmb_cry_5),
	.S(wptr_cmb[5]),
	.Y(wptr_RNI6G4H1_Y[5]),
	.B(wptr_cmb_axb_5),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_4)
);
defparam \genblk10.wptr_RNI6G4H1[5] .INIT=20'h4AA00;
// @71:823
  ARI1 \genblk10.wptr_RNIN20O1[6]  (
	.FCO(wptr_cmb_cry_6),
	.S(wptr_cmb[6]),
	.Y(wptr_RNIN20O1_Y[6]),
	.B(wptr_cmb_axb_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_5)
);
defparam \genblk10.wptr_RNIN20O1[6] .INIT=20'h4AA00;
// @71:823
  ARI1 \genblk10.wptr_RNI9MRU1[7]  (
	.FCO(wptr_cmb_cry_7),
	.S(wptr_cmb[7]),
	.Y(wptr_RNI9MRU1_Y[7]),
	.B(wptr_cmb_axb_7),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_6)
);
defparam \genblk10.wptr_RNI9MRU1[7] .INIT=20'h4AA00;
// @71:823
  ARI1 \genblk10.wptr_RNISAN52[8]  (
	.FCO(wptr_cmb_cry_8),
	.S(wptr_cmb[8]),
	.Y(wptr_RNISAN52_Y[8]),
	.B(wptr_cmb_axb_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_7)
);
defparam \genblk10.wptr_RNISAN52[8] .INIT=20'h4AA00;
// @71:823
  ARI1 \genblk10.wptr_RNICEQE2[10]  (
	.FCO(wptr_RNICEQE2_FCO[10]),
	.S(wptr_cmb[10]),
	.Y(wptr_RNICEQE2_Y[10]),
	.B(wptr_cmb_axb_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_9)
);
defparam \genblk10.wptr_RNICEQE2[10] .INIT=20'h4AA00;
// @71:823
  ARI1 \genblk10.wptr_RNIG0JC2[9]  (
	.FCO(wptr_cmb_cry_9),
	.S(wptr_cmb[9]),
	.Y(wptr_RNIG0JC2_Y[9]),
	.B(wptr_cmb_axb_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_8)
);
defparam \genblk10.wptr_RNIG0JC2[9] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.empty_r_fwft_RNIACDI  (
	.FCO(rptr_fwft_cmb_cry_0_cy),
	.S(empty_r_fwft_RNIACDI_S),
	.Y(empty_r_fwft_RNIACDI_Y),
	.B(state_reg_rep_0_0),
	.C(empty_r_fwft),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.empty_r_fwft_RNIACDI .INIT=20'h42200;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI65BK[0]  (
	.FCO(rptr_fwft_cmb_cry_0),
	.S(rdiff_bus_fwft),
	.Y(rptr_fwft_RNI65BK_Y[0]),
	.B(rptr_fwft_cmb_axb_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_0_cy)
);
defparam \genblk10.rptr_fwft_RNI65BK[0] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI3V8M[1]  (
	.FCO(rptr_fwft_cmb_cry_1),
	.S(rptr_fwft_cmb[1]),
	.Y(rptr_fwft_RNI3V8M_Y[1]),
	.B(rptr_fwft_cmb_axb_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_0)
);
defparam \genblk10.rptr_fwft_RNI3V8M[1] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI1Q6O[2]  (
	.FCO(rptr_fwft_cmb_cry_2),
	.S(rptr_fwft_cmb[2]),
	.Y(rptr_fwft_RNI1Q6O_Y[2]),
	.B(rptr_fwft_cmb_axb_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_1)
);
defparam \genblk10.rptr_fwft_RNI1Q6O[2] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI0M4Q[3]  (
	.FCO(rptr_fwft_cmb_cry_3),
	.S(rptr_fwft_cmb[3]),
	.Y(rptr_fwft_RNI0M4Q_Y[3]),
	.B(rptr_fwft_cmb_axb_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_2)
);
defparam \genblk10.rptr_fwft_RNI0M4Q[3] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI0J2S[4]  (
	.FCO(rptr_fwft_cmb_cry_4),
	.S(rptr_fwft_cmb[4]),
	.Y(rptr_fwft_RNI0J2S_Y[4]),
	.B(rptr_fwft_cmb_axb_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_3)
);
defparam \genblk10.rptr_fwft_RNI0J2S[4] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI1H0U[5]  (
	.FCO(rptr_fwft_cmb_cry_5),
	.S(rptr_fwft_cmb[5]),
	.Y(rptr_fwft_RNI1H0U_Y[5]),
	.B(rptr_fwft_cmb_axb_5),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_4)
);
defparam \genblk10.rptr_fwft_RNI1H0U[5] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI3GUV[6]  (
	.FCO(rptr_fwft_cmb_cry_6),
	.S(rptr_fwft_cmb[6]),
	.Y(rptr_fwft_RNI3GUV_Y[6]),
	.B(rptr_fwft_cmb_axb_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_5)
);
defparam \genblk10.rptr_fwft_RNI3GUV[6] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI6GS11[7]  (
	.FCO(rptr_fwft_cmb_cry_7),
	.S(rptr_fwft_cmb[7]),
	.Y(rptr_fwft_RNI6GS11_Y[7]),
	.B(rptr_fwft_cmb_axb_7),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_6)
);
defparam \genblk10.rptr_fwft_RNI6GS11[7] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIAHQ31[8]  (
	.FCO(rptr_fwft_cmb_cry_8),
	.S(rptr_fwft_cmb[8]),
	.Y(rptr_fwft_RNIAHQ31_Y[8]),
	.B(rptr_fwft_cmb_axb_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_7)
);
defparam \genblk10.rptr_fwft_RNIAHQ31[8] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNISUEL1[10]  (
	.FCO(rptr_fwft_RNISUEL1_FCO[10]),
	.S(rptr_fwft_cmb[10]),
	.Y(rptr_fwft_RNISUEL1_Y[10]),
	.B(rptr_fwft_cmb_axb_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_9)
);
defparam \genblk10.rptr_fwft_RNISUEL1[10] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIFJO51[9]  (
	.FCO(rptr_fwft_cmb_cry_9),
	.S(rptr_fwft_cmb[9]),
	.Y(rptr_fwft_RNIFJO51_Y[9]),
	.B(rptr_fwft_cmb_axb_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_8)
);
defparam \genblk10.rptr_fwft_RNIFJO51[9] .INIT=20'h4AA00;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNID4UC3[8]  (
	.FCO(memwaddr_r_cry_cy),
	.S(memwaddr_r_RNID4UC3_S[8]),
	.Y(memwaddr_r_RNID4UC3_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(fifo_MEMWADDR[9]),
	.D(memwaddr_r_0_sqmuxa_1_0_52_a2_i_5),
	.A(memwaddr_r_0_sqmuxa_1_0_52_a2_i_6),
	.FCI(VCC)
);
defparam \genblk10.memwaddr_r_RNID4UC3[8] .INIT=20'h4FFF7;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNIQNO47[0]  (
	.FCO(memwaddr_r_cry[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_RNIQNO47_Y[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_RNID4UC3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_cy)
);
defparam \genblk10.memwaddr_r_RNIQNO47[0] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNI8CJSA[1]  (
	.FCO(memwaddr_r_cry[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_RNI8CJSA_Y[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_RNID4UC3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[0])
);
defparam \genblk10.memwaddr_r_RNI8CJSA[1] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNIN1EKE[2]  (
	.FCO(memwaddr_r_cry[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_RNIN1EKE_Y[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_RNID4UC3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[1])
);
defparam \genblk10.memwaddr_r_RNIN1EKE[2] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNI7O8CI[3]  (
	.FCO(memwaddr_r_cry[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_RNI7O8CI_Y[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_RNID4UC3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[2])
);
defparam \genblk10.memwaddr_r_RNI7O8CI[3] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNIOF34M[4]  (
	.FCO(memwaddr_r_cry[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_RNIOF34M_Y[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_RNID4UC3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[3])
);
defparam \genblk10.memwaddr_r_RNIOF34M[4] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNIA8URP[5]  (
	.FCO(memwaddr_r_cry[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_RNIA8URP_Y[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_RNID4UC3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[4])
);
defparam \genblk10.memwaddr_r_RNIA8URP[5] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNIT1PJT[6]  (
	.FCO(memwaddr_r_cry[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_RNIT1PJT_Y[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_RNID4UC3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[5])
);
defparam \genblk10.memwaddr_r_RNIT1PJT[6] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNIHSJB11[7]  (
	.FCO(memwaddr_r_cry[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_RNIHSJB11_Y[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_RNID4UC3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[6])
);
defparam \genblk10.memwaddr_r_RNIHSJB11[7] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNO[9]  (
	.FCO(memwaddr_r_RNO_FCO_1[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_RNO_Y_1[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_RNID4UC3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[8])
);
defparam \genblk10.memwaddr_r_RNO[9] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memwaddr_r_RNI6OE351[8]  (
	.FCO(memwaddr_r_cry[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_RNI6OE351_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_RNID4UC3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[7])
);
defparam \genblk10.memwaddr_r_RNI6OE351[8] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIR08C[8]  (
	.FCO(memraddr_r_cry_cy),
	.S(memraddr_r_RNIR08C_S[8]),
	.Y(memraddr_r_RNIR08C_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(fifo_MEMRADDR[9]),
	.D(memraddr_r_0_sqmuxa_0_38_a2_i_5),
	.A(memraddr_r_0_sqmuxa_0_38_a2_i_6),
	.FCI(VCC)
);
defparam \genblk10.memraddr_r_RNIR08C[8] .INIT=20'h4FFF7;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIH3NP[0]  (
	.FCO(memraddr_r_cry[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_RNIH3NP_Y[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_RNIR08C_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_cy)
);
defparam \genblk10.memraddr_r_RNIH3NP[0] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI87671[1]  (
	.FCO(memraddr_r_cry[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_RNI87671_Y[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_RNIR08C_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[0])
);
defparam \genblk10.memraddr_r_RNI87671[1] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI0CLK1[2]  (
	.FCO(memraddr_r_cry[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_RNI0CLK1_Y[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_RNIR08C_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[1])
);
defparam \genblk10.memraddr_r_RNI0CLK1[2] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIPH422[3]  (
	.FCO(memraddr_r_cry[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_RNIPH422_Y[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_RNIR08C_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[2])
);
defparam \genblk10.memraddr_r_RNIPH422[3] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIJOJF2[4]  (
	.FCO(memraddr_r_cry[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_RNIJOJF2_Y[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_RNIR08C_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[3])
);
defparam \genblk10.memraddr_r_RNIJOJF2[4] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIE03T2[5]  (
	.FCO(memraddr_r_cry[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_RNIE03T2_Y[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_RNIR08C_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[4])
);
defparam \genblk10.memraddr_r_RNIE03T2[5] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIA9IA3[6]  (
	.FCO(memraddr_r_cry[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_RNIA9IA3_Y[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_RNIR08C_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[5])
);
defparam \genblk10.memraddr_r_RNIA9IA3[6] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI7J1O3[7]  (
	.FCO(memraddr_r_cry[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_RNI7J1O3_Y[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_RNIR08C_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[6])
);
defparam \genblk10.memraddr_r_RNI7J1O3[7] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNO[9]  (
	.FCO(memraddr_r_RNO_FCO_1[9]),
	.S(memraddr_r_s[9]),
	.Y(memraddr_r_RNO_Y_1[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_RNIR08C_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[8])
);
defparam \genblk10.memraddr_r_RNO[9] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI5UG54[8]  (
	.FCO(memraddr_r_cry[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_RNI5UG54_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_RNIR08C_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[7])
);
defparam \genblk10.memraddr_r_RNI5UG54[8] .INIT=20'h48800;
// @71:395
  ARI1 rdiff_bus_fwft_cry_0 (
	.FCO(rdiff_bus_fwft_cry_0_Z),
	.S(rdiff_bus_fwft_cry_0_S_1),
	.Y(rdiff_bus_fwft_cry_0_Y_1),
	.B(wptr_bin_sync2_Z[0]),
	.C(GND),
	.D(GND),
	.A(rdiff_bus_fwft),
	.FCI(GND)
);
defparam rdiff_bus_fwft_cry_0.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_1 (
	.FCO(rdiff_bus_fwft_cry_1_Z),
	.S(rdiff_bus_fwft_Z[1]),
	.Y(rdiff_bus_fwft_cry_1_Y_1),
	.B(wptr_bin_sync2_Z[1]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[1]),
	.FCI(rdiff_bus_fwft_cry_0_Z)
);
defparam rdiff_bus_fwft_cry_1.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_2 (
	.FCO(rdiff_bus_fwft_cry_2_Z),
	.S(rdiff_bus_fwft_Z[2]),
	.Y(rdiff_bus_fwft_cry_2_Y_1),
	.B(wptr_bin_sync2_Z[2]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[2]),
	.FCI(rdiff_bus_fwft_cry_1_Z)
);
defparam rdiff_bus_fwft_cry_2.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_3 (
	.FCO(rdiff_bus_fwft_cry_3_Z),
	.S(rdiff_bus_fwft_Z[3]),
	.Y(rdiff_bus_fwft_cry_3_Y_1),
	.B(wptr_bin_sync2_Z[3]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[3]),
	.FCI(rdiff_bus_fwft_cry_2_Z)
);
defparam rdiff_bus_fwft_cry_3.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_4 (
	.FCO(rdiff_bus_fwft_cry_4_Z),
	.S(rdiff_bus_fwft_Z[4]),
	.Y(rdiff_bus_fwft_cry_4_Y_1),
	.B(wptr_bin_sync2_Z[4]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[4]),
	.FCI(rdiff_bus_fwft_cry_3_Z)
);
defparam rdiff_bus_fwft_cry_4.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_5 (
	.FCO(rdiff_bus_fwft_cry_5_Z),
	.S(rdiff_bus_fwft_Z[5]),
	.Y(rdiff_bus_fwft_cry_5_Y_1),
	.B(wptr_bin_sync2_Z[5]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[5]),
	.FCI(rdiff_bus_fwft_cry_4_Z)
);
defparam rdiff_bus_fwft_cry_5.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_6 (
	.FCO(rdiff_bus_fwft_cry_6_Z),
	.S(rdiff_bus_fwft_Z[6]),
	.Y(rdiff_bus_fwft_cry_6_Y_1),
	.B(wptr_bin_sync2_Z[6]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[6]),
	.FCI(rdiff_bus_fwft_cry_5_Z)
);
defparam rdiff_bus_fwft_cry_6.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_7 (
	.FCO(rdiff_bus_fwft_cry_7_Z),
	.S(rdiff_bus_fwft_Z[7]),
	.Y(rdiff_bus_fwft_cry_7_Y_1),
	.B(wptr_bin_sync2_Z[7]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[7]),
	.FCI(rdiff_bus_fwft_cry_6_Z)
);
defparam rdiff_bus_fwft_cry_7.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_8 (
	.FCO(rdiff_bus_fwft_cry_8_Z),
	.S(rdiff_bus_fwft_Z[8]),
	.Y(rdiff_bus_fwft_cry_8_Y_1),
	.B(wptr_bin_sync2_Z[8]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[8]),
	.FCI(rdiff_bus_fwft_cry_7_Z)
);
defparam rdiff_bus_fwft_cry_8.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_s_10 (
	.FCO(rdiff_bus_fwft_s_10_FCO_1),
	.S(rdiff_bus_fwft_Z[10]),
	.Y(rdiff_bus_fwft_s_10_Y_1),
	.B(rptr_fwft_cmb[10]),
	.C(wptr_bin_sync2_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(rdiff_bus_fwft_cry_9_Z)
);
defparam rdiff_bus_fwft_s_10.INIT=20'h49900;
// @71:395
  ARI1 rdiff_bus_fwft_cry_9 (
	.FCO(rdiff_bus_fwft_cry_9_Z),
	.S(rdiff_bus_fwft_Z[9]),
	.Y(rdiff_bus_fwft_cry_9_Y_1),
	.B(wptr_bin_sync2_Z[9]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[9]),
	.FCI(rdiff_bus_fwft_cry_8_Z)
);
defparam rdiff_bus_fwft_cry_9.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_0 (
	.FCO(wdiff_bus_fwft_cry_0_Z),
	.S(wdiff_bus_fwft_cry_0_S_1),
	.Y(wdiff_bus_fwft_cry_0_Y_1),
	.B(rptr_bin_sync2_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[0]),
	.FCI(VCC)
);
defparam wdiff_bus_fwft_cry_0.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_1 (
	.FCO(wdiff_bus_fwft_cry_1_Z),
	.S(wdiff_bus_fwft[1]),
	.Y(wdiff_bus_fwft_cry_1_Y_1),
	.B(rptr_bin_sync2_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[1]),
	.FCI(wdiff_bus_fwft_cry_0_Z)
);
defparam wdiff_bus_fwft_cry_1.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_2 (
	.FCO(wdiff_bus_fwft_cry_2_Z),
	.S(wdiff_bus_fwft[2]),
	.Y(wdiff_bus_fwft_cry_2_Y_1),
	.B(rptr_bin_sync2_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[2]),
	.FCI(wdiff_bus_fwft_cry_1_Z)
);
defparam wdiff_bus_fwft_cry_2.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_3 (
	.FCO(wdiff_bus_fwft_cry_3_Z),
	.S(wdiff_bus_fwft[3]),
	.Y(wdiff_bus_fwft_cry_3_Y_1),
	.B(rptr_bin_sync2_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[3]),
	.FCI(wdiff_bus_fwft_cry_2_Z)
);
defparam wdiff_bus_fwft_cry_3.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_4 (
	.FCO(wdiff_bus_fwft_cry_4_Z),
	.S(wdiff_bus_fwft[4]),
	.Y(wdiff_bus_fwft_cry_4_Y_1),
	.B(rptr_bin_sync2_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[4]),
	.FCI(wdiff_bus_fwft_cry_3_Z)
);
defparam wdiff_bus_fwft_cry_4.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_5 (
	.FCO(wdiff_bus_fwft_cry_5_Z),
	.S(wdiff_bus_fwft[5]),
	.Y(wdiff_bus_fwft_cry_5_Y_1),
	.B(rptr_bin_sync2_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[5]),
	.FCI(wdiff_bus_fwft_cry_4_Z)
);
defparam wdiff_bus_fwft_cry_5.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_6 (
	.FCO(wdiff_bus_fwft_cry_6_Z),
	.S(wdiff_bus_fwft[6]),
	.Y(wdiff_bus_fwft_cry_6_Y_1),
	.B(rptr_bin_sync2_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[6]),
	.FCI(wdiff_bus_fwft_cry_5_Z)
);
defparam wdiff_bus_fwft_cry_6.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_7 (
	.FCO(wdiff_bus_fwft_cry_7_Z),
	.S(wdiff_bus_fwft[7]),
	.Y(wdiff_bus_fwft_cry_7_Y_1),
	.B(rptr_bin_sync2_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[7]),
	.FCI(wdiff_bus_fwft_cry_6_Z)
);
defparam wdiff_bus_fwft_cry_7.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_8 (
	.FCO(wdiff_bus_fwft_cry_8_Z),
	.S(wdiff_bus_fwft[8]),
	.Y(wdiff_bus_fwft_cry_8_Y_1),
	.B(rptr_bin_sync2_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[8]),
	.FCI(wdiff_bus_fwft_cry_7_Z)
);
defparam wdiff_bus_fwft_cry_8.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_s_10 (
	.FCO(wdiff_bus_fwft_s_10_FCO_1),
	.S(full_r_3),
	.Y(wdiff_bus_fwft_s_10_Y_1),
	.B(rptr_bin_sync2_fwft_Z[10]),
	.C(wptr_cmb[10]),
	.D(GND),
	.A(VCC),
	.FCI(wdiff_bus_fwft_cry_9_Z)
);
defparam wdiff_bus_fwft_s_10.INIT=20'h49900;
// @71:396
  ARI1 wdiff_bus_fwft_cry_9 (
	.FCO(wdiff_bus_fwft_cry_9_Z),
	.S(wdiff_bus_fwft[9]),
	.Y(wdiff_bus_fwft_cry_9_Y_1),
	.B(rptr_bin_sync2_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[9]),
	.FCI(wdiff_bus_fwft_cry_8_Z)
);
defparam wdiff_bus_fwft_cry_9.INIT=20'h5AA55;
// @71:686
  ARI1 \genblk10.rptr_s_363  (
	.FCO(rptr_s_363_FCO),
	.S(rptr_s_363_S),
	.Y(rptr_s_363_Y),
	.B(rdiff_bus),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.rptr_s_363 .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[1]  (
	.FCO(rptr_cry[1]),
	.S(rptr_s[1]),
	.Y(rptr_cry_Y[1]),
	.B(rptr[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_s_363_FCO)
);
defparam \genblk10.rptr_cry[1] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[2]  (
	.FCO(rptr_cry[2]),
	.S(rptr_s[2]),
	.Y(rptr_cry_Y[2]),
	.B(rptr[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[1])
);
defparam \genblk10.rptr_cry[2] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[3]  (
	.FCO(rptr_cry[3]),
	.S(rptr_s[3]),
	.Y(rptr_cry_Y[3]),
	.B(rptr[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[2])
);
defparam \genblk10.rptr_cry[3] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[4]  (
	.FCO(rptr_cry[4]),
	.S(rptr_s[4]),
	.Y(rptr_cry_Y[4]),
	.B(rptr[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[3])
);
defparam \genblk10.rptr_cry[4] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[5]  (
	.FCO(rptr_cry[5]),
	.S(rptr_s[5]),
	.Y(rptr_cry_Y[5]),
	.B(rptr[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[4])
);
defparam \genblk10.rptr_cry[5] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[6]  (
	.FCO(rptr_cry[6]),
	.S(rptr_s[6]),
	.Y(rptr_cry_Y[6]),
	.B(rptr[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[5])
);
defparam \genblk10.rptr_cry[6] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[7]  (
	.FCO(rptr_cry[7]),
	.S(rptr_s[7]),
	.Y(rptr_cry_Y[7]),
	.B(rptr[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[6])
);
defparam \genblk10.rptr_cry[7] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[8]  (
	.FCO(rptr_cry[8]),
	.S(rptr_s[8]),
	.Y(rptr_cry_Y[8]),
	.B(rptr[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[7])
);
defparam \genblk10.rptr_cry[8] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_s[10]  (
	.FCO(rptr_s_FCO[10]),
	.S(rptr_s[10]),
	.Y(rptr_s_Y[10]),
	.B(rptr[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[9])
);
defparam \genblk10.rptr_s[10] .INIT=20'h4AA00;
// @71:686
  ARI1 \genblk10.rptr_cry[9]  (
	.FCO(rptr_cry[9]),
	.S(rptr_s[9]),
	.Y(rptr_cry_Y[9]),
	.B(rptr[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cry[8])
);
defparam \genblk10.rptr_cry[9] .INIT=20'h4AA00;
// @71:326
  CFG2 emptyi_fwftlto10_4 (
	.A(rdiff_bus_fwft_Z[9]),
	.B(rdiff_bus_fwft_Z[8]),
	.Y(emptyi_fwftlto10_4_Z)
);
defparam emptyi_fwftlto10_4.INIT=4'h8;
// @71:709
  CFG2 \rptr_gray_fwft_3[0]  (
	.A(rptr_fwft_cmb_axb_1),
	.B(rptr_fwft_cmb_axb_0),
	.Y(rptr_gray_fwft_3_Z[0])
);
defparam \rptr_gray_fwft_3[0] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[1]  (
	.A(rptr_fwft_cmb_axb_1),
	.B(rptr_fwft_cmb_axb_2),
	.Y(rptr_gray_fwft_3_Z[1])
);
defparam \rptr_gray_fwft_3[1] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[2]  (
	.A(rptr_fwft_cmb_axb_2),
	.B(rptr_fwft_cmb_axb_3),
	.Y(rptr_gray_fwft_3_Z[2])
);
defparam \rptr_gray_fwft_3[2] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[3]  (
	.A(rptr_fwft_cmb_axb_3),
	.B(rptr_fwft_cmb_axb_4),
	.Y(rptr_gray_fwft_3_Z[3])
);
defparam \rptr_gray_fwft_3[3] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[4]  (
	.A(rptr_fwft_cmb_axb_4),
	.B(rptr_fwft_cmb_axb_5),
	.Y(rptr_gray_fwft_3_Z[4])
);
defparam \rptr_gray_fwft_3[4] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[5]  (
	.A(rptr_fwft_cmb_axb_5),
	.B(rptr_fwft_cmb_axb_6),
	.Y(rptr_gray_fwft_3_Z[5])
);
defparam \rptr_gray_fwft_3[5] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[6]  (
	.A(rptr_fwft_cmb_axb_6),
	.B(rptr_fwft_cmb_axb_7),
	.Y(rptr_gray_fwft_3_Z[6])
);
defparam \rptr_gray_fwft_3[6] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[7]  (
	.A(rptr_fwft_cmb_axb_7),
	.B(rptr_fwft_cmb_axb_8),
	.Y(rptr_gray_fwft_3_Z[7])
);
defparam \rptr_gray_fwft_3[7] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[8]  (
	.A(rptr_fwft_cmb_axb_8),
	.B(rptr_fwft_cmb_axb_9),
	.Y(rptr_gray_fwft_3_Z[8])
);
defparam \rptr_gray_fwft_3[8] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[9]  (
	.A(rptr_fwft_cmb_axb_9),
	.B(rptr_fwft_cmb_axb_10),
	.Y(rptr_gray_fwft_3_Z[9])
);
defparam \rptr_gray_fwft_3[9] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[0]  (
	.A(wptr_cmb_axb_1),
	.B(wptr_cmb_axb_0),
	.Y(wptr_gray_3_Z[0])
);
defparam \wptr_gray_3[0] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[1]  (
	.A(wptr_cmb_axb_1),
	.B(wptr_cmb_axb_2),
	.Y(wptr_gray_3_Z[1])
);
defparam \wptr_gray_3[1] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[2]  (
	.A(wptr_cmb_axb_2),
	.B(wptr_cmb_axb_3),
	.Y(wptr_gray_3_Z[2])
);
defparam \wptr_gray_3[2] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[3]  (
	.A(wptr_cmb_axb_3),
	.B(wptr_cmb_axb_4),
	.Y(wptr_gray_3_Z[3])
);
defparam \wptr_gray_3[3] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[4]  (
	.A(wptr_cmb_axb_4),
	.B(wptr_cmb_axb_5),
	.Y(wptr_gray_3_Z[4])
);
defparam \wptr_gray_3[4] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[5]  (
	.A(wptr_cmb_axb_5),
	.B(wptr_cmb_axb_6),
	.Y(wptr_gray_3_Z[5])
);
defparam \wptr_gray_3[5] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[6]  (
	.A(wptr_cmb_axb_6),
	.B(wptr_cmb_axb_7),
	.Y(wptr_gray_3_Z[6])
);
defparam \wptr_gray_3[6] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[7]  (
	.A(wptr_cmb_axb_7),
	.B(wptr_cmb_axb_8),
	.Y(wptr_gray_3_Z[7])
);
defparam \wptr_gray_3[7] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[8]  (
	.A(wptr_cmb_axb_8),
	.B(wptr_cmb_axb_9),
	.Y(wptr_gray_3_Z[8])
);
defparam \wptr_gray_3[8] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[9]  (
	.A(wptr_cmb_axb_9),
	.B(wptr_cmb_axb_10),
	.Y(wptr_gray_3_Z[9])
);
defparam \wptr_gray_3[9] .INIT=4'h6;
// @71:326
  CFG4 emptyi_fwftlto10_6 (
	.A(rdiff_bus_fwft_Z[2]),
	.B(rdiff_bus_fwft_Z[3]),
	.C(rdiff_bus_fwft_Z[4]),
	.D(rdiff_bus_fwft_Z[5]),
	.Y(emptyi_fwftlto10_6_Z)
);
defparam emptyi_fwftlto10_6.INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0_6  (
	.A(rdiff_bus_Z[5]),
	.B(rdiff_bus_Z[6]),
	.C(rdiff_bus_Z[7]),
	.D(rdiff_bus_Z[8]),
	.Y(empty_r10_0_a2_0_6)
);
defparam \genblk10.empty_r10_0_a2_0_6 .INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0_5  (
	.A(rdiff_bus_Z[1]),
	.B(rdiff_bus_Z[2]),
	.C(rdiff_bus_Z[3]),
	.D(rdiff_bus_Z[4]),
	.Y(empty_r10_0_a2_0_5)
);
defparam \genblk10.empty_r10_0_a2_0_5 .INIT=16'h8000;
// @71:435
  CFG4 almostfulli_assert_i_0_o4_3 (
	.A(wdiff_bus_fwft[4]),
	.B(wdiff_bus_fwft[5]),
	.C(wdiff_bus_fwft[6]),
	.D(wdiff_bus_fwft[7]),
	.Y(almostfulli_assert_i_0_o4_3_Z)
);
defparam almostfulli_assert_i_0_o4_3.INIT=16'h7FFF;
// @75:793
  CFG4 \genblk10.memwaddr_r_RNIMIIB1[4]  (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[5]),
	.D(fifo_MEMWADDR[4]),
	.Y(memwaddr_r_0_sqmuxa_1_0_52_a2_i_6)
);
defparam \genblk10.memwaddr_r_RNIMIIB1[4] .INIT=16'h7FFF;
// @75:793
  CFG4 \genblk10.memwaddr_r_RNI62IB1[0]  (
	.A(fifo_MEMWADDR[3]),
	.B(fifo_MEMWADDR[2]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(memwaddr_r_0_sqmuxa_1_0_52_a2_i_5)
);
defparam \genblk10.memwaddr_r_RNI62IB1[0] .INIT=16'h7FFF;
// @75:793
  CFG4 \genblk10.memraddr_r_RNI2US4[4]  (
	.A(fifo_MEMRADDR[7]),
	.B(fifo_MEMRADDR[6]),
	.C(fifo_MEMRADDR[5]),
	.D(fifo_MEMRADDR[4]),
	.Y(memraddr_r_0_sqmuxa_0_38_a2_i_6)
);
defparam \genblk10.memraddr_r_RNI2US4[4] .INIT=16'h7FFF;
// @75:793
  CFG4 \genblk10.memraddr_r_RNIIDS4[0]  (
	.A(fifo_MEMRADDR[3]),
	.B(fifo_MEMRADDR[2]),
	.C(fifo_MEMRADDR[1]),
	.D(fifo_MEMRADDR[0]),
	.Y(memraddr_r_0_sqmuxa_0_38_a2_i_5)
);
defparam \genblk10.memraddr_r_RNIIDS4[0] .INIT=16'h7FFF;
// @71:530
  CFG4 almostfulli_2_sqmuxa_i_a4 (
	.A(wdiff_bus_fwft[3]),
	.B(full_r_3),
	.C(wdiff_bus_fwft[1]),
	.D(wdiff_bus_fwft[2]),
	.Y(N_14_3)
);
defparam almostfulli_2_sqmuxa_i_a4.INIT=16'h0001;
// @71:326
  CFG4 emptyi_fwftlto10_8 (
	.A(rdiff_bus_fwft_Z[1]),
	.B(rdiff_bus_fwft_cry_0_Y_1),
	.C(emptyi_fwftlto10_6_Z),
	.D(rdiff_bus_fwft_Z[10]),
	.Y(emptyi_fwftlto10_8_Z)
);
defparam emptyi_fwftlto10_8.INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0  (
	.A(rdiff_bus_Z[9]),
	.B(rdiff_bus_Z[10]),
	.C(empty_r10_0_a2_0_5),
	.D(empty_r10_0_a2_0_6),
	.Y(N_359)
);
defparam \genblk10.empty_r10_0_a2_0 .INIT=16'h8000;
// @71:435
  CFG4 almostfulli_assert_i_0_a4 (
	.A(wdiff_bus_fwft[8]),
	.B(wdiff_bus_fwft[9]),
	.C(almostfulli_assert_i_0_o4_3_Z),
	.D(full_r_3),
	.Y(N_13)
);
defparam almostfulli_assert_i_0_a4.INIT=16'h00F7;
// @71:326
  CFG4 emptyi_fwftlto10 (
	.A(rdiff_bus_fwft_Z[6]),
	.B(rdiff_bus_fwft_Z[7]),
	.C(emptyi_fwftlto10_4_Z),
	.D(emptyi_fwftlto10_8_Z),
	.Y(emptyi_fwft)
);
defparam emptyi_fwftlto10.INIT=16'h8000;
// @71:530
  CFG3 almostfulli_2_sqmuxa_i_0 (
	.A(N_13),
	.B(Diag_0),
	.C(N_14_3),
	.Y(N_10)
);
defparam almostfulli_2_sqmuxa_i_0.INIT=8'hFE;
// @71:730
  CFG3 \genblk10.empty_r10_0_a2  (
	.A(emptyilt10),
	.B(N_359),
	.C(empty_r_RNI3M3V_Y),
	.Y(empty_r_1_sqmuxa)
);
defparam \genblk10.empty_r10_0_a2 .INIT=8'h04;
// @71:730
  CFG3 \genblk10.empty_r9_0_a2  (
	.A(emptyilt10),
	.B(N_359),
	.C(empty_r_RNI3M3V_Y),
	.Y(empty_r9)
);
defparam \genblk10.empty_r9_0_a2 .INIT=8'h80;
// @71:784
  CFG4 \genblk10.afull_r_RNO  (
	.A(Diag_0),
	.B(wdiff_bus_fwft_cry_0_Y_1),
	.C(N_14_3),
	.D(N_13),
	.Y(N_4_i)
);
defparam \genblk10.afull_r_RNO .INIT=16'h002A;
// @71:719
  CFG4 \genblk10.empty_r_4_f0  (
	.A(N_359),
	.B(emptyilt10),
	.C(empty_r_1_sqmuxa),
	.D(empty_r9),
	.Y(empty_r_4)
);
defparam \genblk10.empty_r_4_f0 .INIT=16'h0F08;
// @71:458
  COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0 Wr_corefifo_NstagesSync (
	.wptr_bin_sync_0(wptr_bin_sync[10]),
	.wptr_gray(wptr_gray[10:0]),
	.wptr_gray_sync(wptr_gray_sync[9:0]),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1)
);
// @71:501
  COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_3 Wr_corefifo_grayToBinConv (
	.wptr_bin_sync(wptr_bin_sync[10:0]),
	.wptr_gray_sync(wptr_gray_sync[9:0])
);
// @71:547
  COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0 Rd_corefifo_NstagesSync_fwft (
	.rptr_gray_sync_fwft(rptr_gray_sync_fwft[9:0]),
	.rptr_bin_sync_fwft_0(rptr_bin_sync_fwft[10]),
	.rptr_gray_fwft(rptr_gray_fwft[10:0]),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst)
);
// @71:562
  COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_4 Rd_grayToBinConv_fwft (
	.rptr_bin_sync_fwft(rptr_bin_sync_fwft[10:0]),
	.rptr_gray_sync_fwft(rptr_gray_sync_fwft[9:0])
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0_0 (
  state_reg_rep_0_0,
  fwft_Q,
  int_MEMRD_fwft_1,
  EMPTY1,
  N_199,
  N_198,
  N_197,
  N_196,
  N_195,
  N_211,
  N_210,
  N_209,
  N_208,
  N_207,
  N_206,
  N_205,
  N_204,
  N_203,
  N_202,
  N_201,
  N_200,
  N_223,
  N_222,
  N_221,
  N_220,
  N_219,
  N_218,
  N_217,
  N_216,
  N_215,
  N_214,
  N_213,
  N_212,
  empty_r_RNI3M3V_Y,
  fifo_valid_1z,
  middle_valid_1z,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1,
  Diag_Valid_RX
)
;
input state_reg_rep_0_0 ;
output [31:0] fwft_Q ;
input [17:15] int_MEMRD_fwft_1 ;
input EMPTY1 ;
input N_199 ;
input N_198 ;
input N_197 ;
input N_196 ;
input N_195 ;
input N_211 ;
input N_210 ;
input N_209 ;
input N_208 ;
input N_207 ;
input N_206 ;
input N_205 ;
input N_204 ;
input N_203 ;
input N_202 ;
input N_201 ;
input N_200 ;
input N_223 ;
input N_222 ;
input N_221 ;
input N_220 ;
input N_219 ;
input N_218 ;
input N_217 ;
input N_216 ;
input N_215 ;
input N_214 ;
input N_213 ;
input N_212 ;
input empty_r_RNI3M3V_Y ;
output fifo_valid_1z ;
output middle_valid_1z ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
output Diag_Valid_RX ;
wire state_reg_rep_0_0 ;
wire EMPTY1 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire N_211 ;
wire N_210 ;
wire N_209 ;
wire N_208 ;
wire N_207 ;
wire N_206 ;
wire N_205 ;
wire N_204 ;
wire N_203 ;
wire N_202 ;
wire N_201 ;
wire N_200 ;
wire N_223 ;
wire N_222 ;
wire N_221 ;
wire N_220 ;
wire N_219 ;
wire N_218 ;
wire N_217 ;
wire N_216 ;
wire N_215 ;
wire N_214 ;
wire N_213 ;
wire N_212 ;
wire empty_r_RNI3M3V_Y ;
wire fifo_valid_1z ;
wire middle_valid_1z ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire Diag_Valid_RX ;
wire [31:0] middle_dout_Z;
wire [17:15] dout_4_Z;
wire update_dout_Z ;
wire update_dout_i_0 ;
wire GND ;
wire un4_update_dout_0 ;
wire VCC ;
wire dout_valid_Z ;
wire N_100_i ;
wire un4_update_dout_1_0_1 ;
wire un4_fifo_rd_en_0_1 ;
wire N_184 ;
wire N_185 ;
wire N_186 ;
wire N_187 ;
wire N_188 ;
wire N_189 ;
wire N_190 ;
wire N_191 ;
wire N_192 ;
wire N_193 ;
wire N_172 ;
wire N_173 ;
wire N_174 ;
wire N_175 ;
wire N_176 ;
wire N_177 ;
wire N_178 ;
wire N_179 ;
wire N_180 ;
wire N_181 ;
wire N_182 ;
wire N_183 ;
wire N_165 ;
wire N_166 ;
wire N_167 ;
wire N_168 ;
wire N_169 ;
wire N_170 ;
wire N_171 ;
wire N_7 ;
wire N_6 ;
  CFG1 empty_RNO (
	.A(update_dout_Z),
	.Y(update_dout_i_0)
);
defparam empty_RNO.INIT=2'h1;
// @72:206
  SLE empty (
	.Q(Diag_Valid_RX),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(update_dout_i_0),
	.EN(un4_update_dout_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE dout_valid (
	.Q(dout_valid_Z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(update_dout_Z),
	.EN(un4_update_dout_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE middle_valid (
	.Q(middle_valid_1z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_100_i),
	.EN(un4_update_dout_1_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE fifo_valid (
	.Q(fifo_valid_1z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(empty_r_RNI3M3V_Y),
	.EN(un4_fifo_rd_en_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[11]  (
	.Q(middle_dout_Z[11]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_212),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[10]  (
	.Q(middle_dout_Z[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_213),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[9]  (
	.Q(middle_dout_Z[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_214),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[8]  (
	.Q(middle_dout_Z[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_215),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[7]  (
	.Q(middle_dout_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_216),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[6]  (
	.Q(middle_dout_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_217),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[5]  (
	.Q(middle_dout_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_218),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[4]  (
	.Q(middle_dout_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_219),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[3]  (
	.Q(middle_dout_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_220),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[2]  (
	.Q(middle_dout_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_221),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[1]  (
	.Q(middle_dout_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_222),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[0]  (
	.Q(middle_dout_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_223),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[26]  (
	.Q(middle_dout_Z[26]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_200),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[25]  (
	.Q(middle_dout_Z[25]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_201),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[24]  (
	.Q(middle_dout_Z[24]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_202),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[23]  (
	.Q(middle_dout_Z[23]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_203),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[22]  (
	.Q(middle_dout_Z[22]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_204),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[21]  (
	.Q(middle_dout_Z[21]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_205),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[20]  (
	.Q(middle_dout_Z[20]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_206),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[19]  (
	.Q(middle_dout_Z[19]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_207),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[18]  (
	.Q(middle_dout_Z[18]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_208),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[17]  (
	.Q(middle_dout_Z[17]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[17]),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[16]  (
	.Q(middle_dout_Z[16]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[16]),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[15]  (
	.Q(middle_dout_Z[15]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(int_MEMRD_fwft_1[15]),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[14]  (
	.Q(middle_dout_Z[14]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_209),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[13]  (
	.Q(middle_dout_Z[13]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_210),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[12]  (
	.Q(middle_dout_Z[12]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_211),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[9]  (
	.Q(fwft_Q[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_184),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[8]  (
	.Q(fwft_Q[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_185),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[7]  (
	.Q(fwft_Q[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_186),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[6]  (
	.Q(fwft_Q[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_187),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[5]  (
	.Q(fwft_Q[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_188),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[4]  (
	.Q(fwft_Q[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_189),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[3]  (
	.Q(fwft_Q[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_190),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[2]  (
	.Q(fwft_Q[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_191),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[1]  (
	.Q(fwft_Q[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_192),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[0]  (
	.Q(fwft_Q[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_193),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[31]  (
	.Q(middle_dout_Z[31]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_195),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[30]  (
	.Q(middle_dout_Z[30]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_196),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[29]  (
	.Q(middle_dout_Z[29]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_197),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[28]  (
	.Q(middle_dout_Z[28]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_198),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[27]  (
	.Q(middle_dout_Z[27]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_199),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[24]  (
	.Q(fwft_Q[24]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_172),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[23]  (
	.Q(fwft_Q[23]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_173),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[22]  (
	.Q(fwft_Q[22]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_174),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[21]  (
	.Q(fwft_Q[21]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_175),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[20]  (
	.Q(fwft_Q[20]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_176),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[19]  (
	.Q(fwft_Q[19]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_177),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[18]  (
	.Q(fwft_Q[18]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_178),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[17]  (
	.Q(fwft_Q[17]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[17]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[16]  (
	.Q(fwft_Q[16]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[16]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[15]  (
	.Q(fwft_Q[15]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(dout_4_Z[15]),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[14]  (
	.Q(fwft_Q[14]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_179),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[13]  (
	.Q(fwft_Q[13]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_180),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[12]  (
	.Q(fwft_Q[12]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_181),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[11]  (
	.Q(fwft_Q[11]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_182),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[10]  (
	.Q(fwft_Q[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_183),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[31]  (
	.Q(fwft_Q[31]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_165),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[30]  (
	.Q(fwft_Q[30]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_166),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[29]  (
	.Q(fwft_Q[29]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_167),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[28]  (
	.Q(fwft_Q[28]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_168),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[27]  (
	.Q(fwft_Q[27]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_169),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[26]  (
	.Q(fwft_Q[26]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_170),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[25]  (
	.Q(fwft_Q[25]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_171),
	.EN(update_dout_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:120
  CFG2 un4_update_dout (
	.A(update_dout_Z),
	.B(state_reg_rep_0_0),
	.Y(un4_update_dout_0)
);
defparam un4_update_dout.INIT=4'hE;
// @72:120
  CFG3 un4_update_dout_1_0 (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(update_dout_Z),
	.Y(un4_update_dout_1_0_1)
);
defparam un4_update_dout_1_0.INIT=8'hF2;
// @72:188
  CFG4 update_dout (
	.A(middle_valid_1z),
	.B(state_reg_rep_0_0),
	.C(dout_valid_Z),
	.D(fifo_valid_1z),
	.Y(update_dout_Z)
);
defparam update_dout.INIT=16'hCF8A;
// @72:88
  CFG4 un4_fifo_rd_en_0 (
	.A(EMPTY1),
	.B(fifo_valid_1z),
	.C(middle_valid_1z),
	.D(update_dout_Z),
	.Y(un4_fifo_rd_en_0_1)
);
defparam un4_fifo_rd_en_0.INIT=16'hFF1D;
// @72:280
  CFG3 fifo_valid_RNIPGCV (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(update_dout_Z),
	.Y(N_100_i)
);
defparam fifo_valid_RNIPGCV.INIT=8'h82;
// @72:281
  CFG3 \dout_4[15]  (
	.A(middle_dout_Z[15]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[15]),
	.Y(dout_4_Z[15])
);
defparam \dout_4[15] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[16]  (
	.A(middle_dout_Z[16]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[16]),
	.Y(dout_4_Z[16])
);
defparam \dout_4[16] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[17]  (
	.A(middle_dout_Z[17]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[17]),
	.Y(dout_4_Z[17])
);
defparam \dout_4[17] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[0]  (
	.A(middle_dout_Z[0]),
	.B(middle_valid_1z),
	.C(N_223),
	.Y(N_193)
);
defparam \dout_4_i_m2[0] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[1]  (
	.A(middle_dout_Z[1]),
	.B(middle_valid_1z),
	.C(N_222),
	.Y(N_192)
);
defparam \dout_4_i_m2[1] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[2]  (
	.A(middle_dout_Z[2]),
	.B(middle_valid_1z),
	.C(N_221),
	.Y(N_191)
);
defparam \dout_4_i_m2[2] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[3]  (
	.A(middle_dout_Z[3]),
	.B(middle_valid_1z),
	.C(N_220),
	.Y(N_190)
);
defparam \dout_4_i_m2[3] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[4]  (
	.A(middle_dout_Z[4]),
	.B(middle_valid_1z),
	.C(N_219),
	.Y(N_189)
);
defparam \dout_4_i_m2[4] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[5]  (
	.A(middle_dout_Z[5]),
	.B(middle_valid_1z),
	.C(N_218),
	.Y(N_188)
);
defparam \dout_4_i_m2[5] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[6]  (
	.A(middle_dout_Z[6]),
	.B(middle_valid_1z),
	.C(N_217),
	.Y(N_187)
);
defparam \dout_4_i_m2[6] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[7]  (
	.A(middle_dout_Z[7]),
	.B(middle_valid_1z),
	.C(N_216),
	.Y(N_186)
);
defparam \dout_4_i_m2[7] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[8]  (
	.A(middle_dout_Z[8]),
	.B(middle_valid_1z),
	.C(N_215),
	.Y(N_185)
);
defparam \dout_4_i_m2[8] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[9]  (
	.A(middle_dout_Z[9]),
	.B(middle_valid_1z),
	.C(N_214),
	.Y(N_184)
);
defparam \dout_4_i_m2[9] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[10]  (
	.A(middle_dout_Z[10]),
	.B(middle_valid_1z),
	.C(N_213),
	.Y(N_183)
);
defparam \dout_4_i_m2[10] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[11]  (
	.A(middle_dout_Z[11]),
	.B(middle_valid_1z),
	.C(N_212),
	.Y(N_182)
);
defparam \dout_4_i_m2[11] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[12]  (
	.A(middle_dout_Z[12]),
	.B(middle_valid_1z),
	.C(N_211),
	.Y(N_181)
);
defparam \dout_4_i_m2[12] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[13]  (
	.A(middle_dout_Z[13]),
	.B(middle_valid_1z),
	.C(N_210),
	.Y(N_180)
);
defparam \dout_4_i_m2[13] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[14]  (
	.A(middle_dout_Z[14]),
	.B(middle_valid_1z),
	.C(N_209),
	.Y(N_179)
);
defparam \dout_4_i_m2[14] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[18]  (
	.A(middle_dout_Z[18]),
	.B(middle_valid_1z),
	.C(N_208),
	.Y(N_178)
);
defparam \dout_4_i_m2[18] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[19]  (
	.A(middle_dout_Z[19]),
	.B(middle_valid_1z),
	.C(N_207),
	.Y(N_177)
);
defparam \dout_4_i_m2[19] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[20]  (
	.A(middle_dout_Z[20]),
	.B(middle_valid_1z),
	.C(N_206),
	.Y(N_176)
);
defparam \dout_4_i_m2[20] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[21]  (
	.A(middle_dout_Z[21]),
	.B(middle_valid_1z),
	.C(N_205),
	.Y(N_175)
);
defparam \dout_4_i_m2[21] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[22]  (
	.A(middle_dout_Z[22]),
	.B(middle_valid_1z),
	.C(N_204),
	.Y(N_174)
);
defparam \dout_4_i_m2[22] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[23]  (
	.A(middle_dout_Z[23]),
	.B(middle_valid_1z),
	.C(N_203),
	.Y(N_173)
);
defparam \dout_4_i_m2[23] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[24]  (
	.A(middle_dout_Z[24]),
	.B(middle_valid_1z),
	.C(N_202),
	.Y(N_172)
);
defparam \dout_4_i_m2[24] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[25]  (
	.A(middle_dout_Z[25]),
	.B(middle_valid_1z),
	.C(N_201),
	.Y(N_171)
);
defparam \dout_4_i_m2[25] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[26]  (
	.A(middle_dout_Z[26]),
	.B(middle_valid_1z),
	.C(N_200),
	.Y(N_170)
);
defparam \dout_4_i_m2[26] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[27]  (
	.A(middle_dout_Z[27]),
	.B(middle_valid_1z),
	.C(N_199),
	.Y(N_169)
);
defparam \dout_4_i_m2[27] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[28]  (
	.A(middle_dout_Z[28]),
	.B(middle_valid_1z),
	.C(N_198),
	.Y(N_168)
);
defparam \dout_4_i_m2[28] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[29]  (
	.A(middle_dout_Z[29]),
	.B(middle_valid_1z),
	.C(N_197),
	.Y(N_167)
);
defparam \dout_4_i_m2[29] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[30]  (
	.A(middle_dout_Z[30]),
	.B(middle_valid_1z),
	.C(N_196),
	.Y(N_166)
);
defparam \dout_4_i_m2[30] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[31]  (
	.A(middle_dout_Z[31]),
	.B(middle_valid_1z),
	.C(N_195),
	.Y(N_165)
);
defparam \dout_4_i_m2[31] .INIT=8'hB8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0_0 */

module COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_0 (
  Communication_TX_Arbiter_0_TX_Fifo_Data,
  RDATA_int,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  Clock_Reset_0_Main_CLOCK,
  full_r_RNILMV7_Y,
  empty_r_RNI3M3V_Y,
  Clock_Reset_0_UART_CLOCK
)
;
input [39:0] Communication_TX_Arbiter_0_TX_Fifo_Data ;
output [31:0] RDATA_int ;
input [9:0] fifo_MEMWADDR ;
input [9:0] fifo_MEMRADDR ;
input Clock_Reset_0_Main_CLOCK ;
input full_r_RNILMV7_Y ;
input empty_r_RNI3M3V_Y ;
input Clock_Reset_0_UART_CLOCK ;
wire Clock_Reset_0_Main_CLOCK ;
wire full_r_RNILMV7_Y ;
wire empty_r_RNI3M3V_Y ;
wire Clock_Reset_0_UART_CLOCK ;
wire [19:0] COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_B_DOUT_1;
wire [39:32] R_DATA_1;
wire [19:0] COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_B_DOUT_1;
wire GND ;
wire VCC ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_SB_CORRECT_1 ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__0_ ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_SB_CORRECT_1 ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_DB_DETECT_1 ;
wire Z_ACCESS_BUSY_0__1_ ;
// @73:59
  RAM1K20 COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock_Reset_0_UART_CLOCK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT(RDATA_int[19:0]),
	.A_WEN({GND, GND}),
	.A_REN(empty_r_RNI3M3V_Y),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNILMV7_Y, VCC, VCC}),
	.B_CLK(Clock_Reset_0_Main_CLOCK),
	.B_DIN(Communication_TX_Arbiter_0_TX_Fifo_Data[19:0]),
	.B_DOUT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_B_DOUT_1[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_SB_CORRECT_1),
	.DB_DETECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0.RAMINDEX="core%1024-1024%40-40%SPEED%0%0%TWO-PORT%ECC_EN-0";
// @73:32
  RAM1K20 COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock_Reset_0_UART_CLOCK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({R_DATA_1[39:32], RDATA_int[31:20]}),
	.A_WEN({GND, GND}),
	.A_REN(empty_r_RNI3M3V_Y),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNILMV7_Y, VCC, VCC}),
	.B_CLK(Clock_Reset_0_Main_CLOCK),
	.B_DIN(Communication_TX_Arbiter_0_TX_Fifo_Data[39:20]),
	.B_DOUT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_B_DOUT_1[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_SB_CORRECT_1),
	.DB_DETECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_DB_DETECT_1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1.RAMINDEX="core%1024-1024%40-40%SPEED%0%1%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_0 */

module COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1 (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  RDATA_int,
  Communication_TX_Arbiter_0_TX_Fifo_Data,
  Clock_Reset_0_UART_CLOCK,
  empty_r_RNI3M3V_Y,
  full_r_RNILMV7_Y,
  Clock_Reset_0_Main_CLOCK
)
;
input [9:0] fifo_MEMRADDR ;
input [9:0] fifo_MEMWADDR ;
output [31:0] RDATA_int ;
input [39:0] Communication_TX_Arbiter_0_TX_Fifo_Data ;
input Clock_Reset_0_UART_CLOCK ;
input empty_r_RNI3M3V_Y ;
input full_r_RNILMV7_Y ;
input Clock_Reset_0_Main_CLOCK ;
wire Clock_Reset_0_UART_CLOCK ;
wire empty_r_RNI3M3V_Y ;
wire full_r_RNILMV7_Y ;
wire Clock_Reset_0_Main_CLOCK ;
wire GND ;
wire VCC ;
// @74:53
  COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_0 L1_asyncnonpipe (
	.Communication_TX_Arbiter_0_TX_Fifo_Data(Communication_TX_Arbiter_0_TX_Fifo_Data[39:0]),
	.RDATA_int(RDATA_int[31:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.full_r_RNILMV7_Y(full_r_RNILMV7_Y),
	.empty_r_RNI3M3V_Y(empty_r_RNI3M3V_Y),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1 */

module COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0 (
  Communication_TX_Arbiter_0_TX_Fifo_Data,
  fwft_Q,
  fwft_Q_r,
  state_reg_rep_0_0,
  Diag_Valid_RX,
  dff_arst,
  Clock_Reset_0_Main_CLOCK,
  Diag_1,
  Diag_0,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1
)
;
input [39:0] Communication_TX_Arbiter_0_TX_Fifo_Data ;
output [31:0] fwft_Q ;
output [31:0] fwft_Q_r ;
input state_reg_rep_0_0 ;
output Diag_Valid_RX ;
input dff_arst ;
input Clock_Reset_0_Main_CLOCK ;
output Diag_1 ;
input Diag_0 ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
wire state_reg_rep_0_0 ;
wire Diag_Valid_RX ;
wire dff_arst ;
wire Clock_Reset_0_Main_CLOCK ;
wire Diag_1 ;
wire Diag_0 ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire [31:0] RDATA_r_Z;
wire [31:0] RDATA_int;
wire [17:15] int_MEMRD_fwft_1_Z;
wire [9:0] fifo_MEMWADDR;
wire [9:0] fifo_MEMRADDR;
wire RE_d1_Z ;
wire VCC ;
wire GND ;
wire REN_d1_Z ;
wire empty_r_RNI3M3V_Y ;
wire re_set_Z ;
wire N_94_i ;
wire N_96_i ;
wire N_223 ;
wire N_222 ;
wire N_221 ;
wire N_220 ;
wire N_219 ;
wire N_218 ;
wire N_217 ;
wire N_216 ;
wire N_215 ;
wire N_214 ;
wire N_213 ;
wire N_212 ;
wire N_211 ;
wire N_210 ;
wire N_209 ;
wire N_208 ;
wire N_207 ;
wire N_206 ;
wire N_205 ;
wire N_204 ;
wire N_203 ;
wire N_202 ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire middle_valid ;
wire fifo_valid ;
wire EMPTY1 ;
wire full_r_RNILMV7_Y ;
// @75:1110
  SLE RE_d1 (
	.Q(RE_d1_Z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_rep_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(empty_r_RNI3M3V_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(REN_d1_Z),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[13]  (
	.Q(RDATA_r_Z[13]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[13]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[12]  (
	.Q(RDATA_r_Z[12]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[12]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[11]  (
	.Q(RDATA_r_Z[11]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[11]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[10]  (
	.Q(RDATA_r_Z[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[10]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[9]  (
	.Q(RDATA_r_Z[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[9]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[8]  (
	.Q(RDATA_r_Z[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[8]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[7]  (
	.Q(RDATA_r_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[7]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[6]  (
	.Q(RDATA_r_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[6]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[5]  (
	.Q(RDATA_r_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[5]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[4]  (
	.Q(RDATA_r_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[4]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[3]  (
	.Q(RDATA_r_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[3]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[2]  (
	.Q(RDATA_r_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[2]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[1]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[0]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[28]  (
	.Q(RDATA_r_Z[28]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[28]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[27]  (
	.Q(RDATA_r_Z[27]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[27]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[26]  (
	.Q(RDATA_r_Z[26]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[26]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[25]  (
	.Q(RDATA_r_Z[25]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[25]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[24]  (
	.Q(RDATA_r_Z[24]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[24]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[23]  (
	.Q(RDATA_r_Z[23]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[23]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[22]  (
	.Q(RDATA_r_Z[22]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[22]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[21]  (
	.Q(RDATA_r_Z[21]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[21]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[20]  (
	.Q(RDATA_r_Z[20]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[20]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[19]  (
	.Q(RDATA_r_Z[19]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[19]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[18]  (
	.Q(RDATA_r_Z[18]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[18]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[17]  (
	.Q(RDATA_r_Z[17]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[17]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[16]  (
	.Q(RDATA_r_Z[16]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[16]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[15]  (
	.Q(RDATA_r_Z[15]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[15]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[14]  (
	.Q(RDATA_r_Z[14]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[14]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[31]  (
	.Q(RDATA_r_Z[31]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[31]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[30]  (
	.Q(RDATA_r_Z[30]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[30]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[29]  (
	.Q(RDATA_r_Z[29]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RDATA_int[29]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[12]  (
	.Q(fwft_Q_r[12]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[12]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[11]  (
	.Q(fwft_Q_r[11]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[11]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[10]  (
	.Q(fwft_Q_r[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[10]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[9]  (
	.Q(fwft_Q_r[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[9]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[8]  (
	.Q(fwft_Q_r[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[8]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[7]  (
	.Q(fwft_Q_r[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[7]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[6]  (
	.Q(fwft_Q_r[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[6]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[5]  (
	.Q(fwft_Q_r[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[5]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[4]  (
	.Q(fwft_Q_r[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[4]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[3]  (
	.Q(fwft_Q_r[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[3]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[2]  (
	.Q(fwft_Q_r[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[2]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[1]  (
	.Q(fwft_Q_r[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[1]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[0]  (
	.Q(fwft_Q_r[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[0]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[27]  (
	.Q(fwft_Q_r[27]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[27]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[26]  (
	.Q(fwft_Q_r[26]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[26]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[25]  (
	.Q(fwft_Q_r[25]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[25]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[24]  (
	.Q(fwft_Q_r[24]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[24]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[23]  (
	.Q(fwft_Q_r[23]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[23]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[22]  (
	.Q(fwft_Q_r[22]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[22]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[21]  (
	.Q(fwft_Q_r[21]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[21]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[20]  (
	.Q(fwft_Q_r[20]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[20]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[19]  (
	.Q(fwft_Q_r[19]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[19]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[18]  (
	.Q(fwft_Q_r[18]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[18]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[17]  (
	.Q(fwft_Q_r[17]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[17]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[16]  (
	.Q(fwft_Q_r[16]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[16]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[15]  (
	.Q(fwft_Q_r[15]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[15]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[14]  (
	.Q(fwft_Q_r[14]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[14]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[13]  (
	.Q(fwft_Q_r[13]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[13]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[31]  (
	.Q(fwft_Q_r[31]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[31]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[30]  (
	.Q(fwft_Q_r[30]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[30]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[29]  (
	.Q(fwft_Q_r[29]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[29]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r_Z[28]  (
	.Q(fwft_Q_r[28]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(fwft_Q[28]),
	.EN(state_reg_rep_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1139
  CFG4 \int_MEMRD_fwft_1[15]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[15]),
	.C(RDATA_int[15]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[15])
);
defparam \int_MEMRD_fwft_1[15] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[16]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[16]),
	.C(RDATA_int[16]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[16])
);
defparam \int_MEMRD_fwft_1[16] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[17]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[17]),
	.C(RDATA_int[17]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[17])
);
defparam \int_MEMRD_fwft_1[17] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[0]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[0]),
	.C(RDATA_int[0]),
	.D(RE_d1_Z),
	.Y(N_223)
);
defparam \int_MEMRD_fwft_1_i_m2[0] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[1]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[1]),
	.C(RDATA_int[1]),
	.D(RE_d1_Z),
	.Y(N_222)
);
defparam \int_MEMRD_fwft_1_i_m2[1] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[2]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[2]),
	.C(RDATA_int[2]),
	.D(RE_d1_Z),
	.Y(N_221)
);
defparam \int_MEMRD_fwft_1_i_m2[2] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[3]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[3]),
	.C(RDATA_int[3]),
	.D(RE_d1_Z),
	.Y(N_220)
);
defparam \int_MEMRD_fwft_1_i_m2[3] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[4]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[4]),
	.C(RDATA_int[4]),
	.D(RE_d1_Z),
	.Y(N_219)
);
defparam \int_MEMRD_fwft_1_i_m2[4] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[5]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[5]),
	.C(RDATA_int[5]),
	.D(RE_d1_Z),
	.Y(N_218)
);
defparam \int_MEMRD_fwft_1_i_m2[5] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[6]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[6]),
	.C(RDATA_int[6]),
	.D(RE_d1_Z),
	.Y(N_217)
);
defparam \int_MEMRD_fwft_1_i_m2[6] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[7]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[7]),
	.C(RDATA_int[7]),
	.D(RE_d1_Z),
	.Y(N_216)
);
defparam \int_MEMRD_fwft_1_i_m2[7] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[8]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[8]),
	.C(RDATA_int[8]),
	.D(RE_d1_Z),
	.Y(N_215)
);
defparam \int_MEMRD_fwft_1_i_m2[8] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[9]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[9]),
	.C(RDATA_int[9]),
	.D(RE_d1_Z),
	.Y(N_214)
);
defparam \int_MEMRD_fwft_1_i_m2[9] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[10]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[10]),
	.C(RDATA_int[10]),
	.D(RE_d1_Z),
	.Y(N_213)
);
defparam \int_MEMRD_fwft_1_i_m2[10] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[11]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[11]),
	.C(RDATA_int[11]),
	.D(RE_d1_Z),
	.Y(N_212)
);
defparam \int_MEMRD_fwft_1_i_m2[11] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[12]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[12]),
	.C(RDATA_int[12]),
	.D(RE_d1_Z),
	.Y(N_211)
);
defparam \int_MEMRD_fwft_1_i_m2[12] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[13]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[13]),
	.C(RDATA_int[13]),
	.D(RE_d1_Z),
	.Y(N_210)
);
defparam \int_MEMRD_fwft_1_i_m2[13] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[14]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[14]),
	.C(RDATA_int[14]),
	.D(RE_d1_Z),
	.Y(N_209)
);
defparam \int_MEMRD_fwft_1_i_m2[14] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[18]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[18]),
	.C(RDATA_int[18]),
	.D(RE_d1_Z),
	.Y(N_208)
);
defparam \int_MEMRD_fwft_1_i_m2[18] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[19]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[19]),
	.C(RDATA_int[19]),
	.D(RE_d1_Z),
	.Y(N_207)
);
defparam \int_MEMRD_fwft_1_i_m2[19] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[20]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[20]),
	.C(RDATA_int[20]),
	.D(RE_d1_Z),
	.Y(N_206)
);
defparam \int_MEMRD_fwft_1_i_m2[20] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[21]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[21]),
	.C(RDATA_int[21]),
	.D(RE_d1_Z),
	.Y(N_205)
);
defparam \int_MEMRD_fwft_1_i_m2[21] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[22]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[22]),
	.C(RDATA_int[22]),
	.D(RE_d1_Z),
	.Y(N_204)
);
defparam \int_MEMRD_fwft_1_i_m2[22] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[23]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[23]),
	.C(RDATA_int[23]),
	.D(RE_d1_Z),
	.Y(N_203)
);
defparam \int_MEMRD_fwft_1_i_m2[23] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[24]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[24]),
	.C(RDATA_int[24]),
	.D(RE_d1_Z),
	.Y(N_202)
);
defparam \int_MEMRD_fwft_1_i_m2[24] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[25]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[25]),
	.C(RDATA_int[25]),
	.D(RE_d1_Z),
	.Y(N_201)
);
defparam \int_MEMRD_fwft_1_i_m2[25] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[26]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[26]),
	.C(RDATA_int[26]),
	.D(RE_d1_Z),
	.Y(N_200)
);
defparam \int_MEMRD_fwft_1_i_m2[26] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[27]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[27]),
	.C(RDATA_int[27]),
	.D(RE_d1_Z),
	.Y(N_199)
);
defparam \int_MEMRD_fwft_1_i_m2[27] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[28]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[28]),
	.C(RDATA_int[28]),
	.D(RE_d1_Z),
	.Y(N_198)
);
defparam \int_MEMRD_fwft_1_i_m2[28] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[29]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[29]),
	.C(RDATA_int[29]),
	.D(RE_d1_Z),
	.Y(N_197)
);
defparam \int_MEMRD_fwft_1_i_m2[29] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[30]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[30]),
	.C(RDATA_int[30]),
	.D(RE_d1_Z),
	.Y(N_196)
);
defparam \int_MEMRD_fwft_1_i_m2[30] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[31]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[31]),
	.C(RDATA_int[31]),
	.D(RE_d1_Z),
	.Y(N_195)
);
defparam \int_MEMRD_fwft_1_i_m2[31] .INIT=16'hF0D8;
// @75:1055
  CFG2 REN_d1_RNIS5PC1 (
	.A(empty_r_RNI3M3V_Y),
	.B(REN_d1_Z),
	.Y(N_96_i)
);
defparam REN_d1_RNIS5PC1.INIT=4'h4;
// @75:1040
  CFG2 re_set_RNO (
	.A(empty_r_RNI3M3V_Y),
	.B(REN_d1_Z),
	.Y(N_94_i)
);
defparam re_set_RNO.INIT=4'h6;
// @75:793
  COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2 \genblk16.U_corefifo_async  (
	.state_reg_rep_0_0(state_reg_rep_0_0),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.Diag_0(Diag_0),
	.middle_valid(middle_valid),
	.fifo_valid(fifo_valid),
	.Diag_1(Diag_1),
	.EMPTY1(EMPTY1),
	.full_r_RNILMV7_Y(full_r_RNILMV7_Y),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst),
	.empty_r_RNI3M3V_Y(empty_r_RNI3M3V_Y),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1)
);
// @75:984
  COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0_0 \genblk17.u_corefifo_fwft  (
	.state_reg_rep_0_0(state_reg_rep_0_0),
	.fwft_Q(fwft_Q[31:0]),
	.int_MEMRD_fwft_1(int_MEMRD_fwft_1_Z[17:15]),
	.EMPTY1(EMPTY1),
	.N_199(N_199),
	.N_198(N_198),
	.N_197(N_197),
	.N_196(N_196),
	.N_195(N_195),
	.N_211(N_211),
	.N_210(N_210),
	.N_209(N_209),
	.N_208(N_208),
	.N_207(N_207),
	.N_206(N_206),
	.N_205(N_205),
	.N_204(N_204),
	.N_203(N_203),
	.N_202(N_202),
	.N_201(N_201),
	.N_200(N_200),
	.N_223(N_223),
	.N_222(N_222),
	.N_221(N_221),
	.N_220(N_220),
	.N_219(N_219),
	.N_218(N_218),
	.N_217(N_217),
	.N_216(N_216),
	.N_215(N_215),
	.N_214(N_214),
	.N_213(N_213),
	.N_212(N_212),
	.empty_r_RNI3M3V_Y(empty_r_RNI3M3V_Y),
	.fifo_valid_1z(fifo_valid),
	.middle_valid_1z(middle_valid),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1),
	.Diag_Valid_RX(Diag_Valid_RX)
);
// @75:1264
  COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1 \genblk23.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.RDATA_int(RDATA_int[31:0]),
	.Communication_TX_Arbiter_0_TX_Fifo_Data(Communication_TX_Arbiter_0_TX_Fifo_Data[39:0]),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.empty_r_RNI3M3V_Y(empty_r_RNI3M3V_Y),
	.full_r_RNILMV7_Y(full_r_RNILMV7_Y),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0 */

module COREFIFO_C0_1_2 (
  state_reg_rep_0_0,
  fwft_Q_r,
  fwft_Q,
  Communication_TX_Arbiter_0_TX_Fifo_Data,
  Chain_arst1,
  Clock_Reset_0_UART_CLOCK,
  Diag_0,
  Diag_1,
  Clock_Reset_0_Main_CLOCK,
  dff_arst,
  Diag_Valid_RX
)
;
input state_reg_rep_0_0 ;
output [31:0] fwft_Q_r ;
output [31:0] fwft_Q ;
input [39:0] Communication_TX_Arbiter_0_TX_Fifo_Data ;
input Chain_arst1 ;
input Clock_Reset_0_UART_CLOCK ;
input Diag_0 ;
output Diag_1 ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
output Diag_Valid_RX ;
wire state_reg_rep_0_0 ;
wire Chain_arst1 ;
wire Clock_Reset_0_UART_CLOCK ;
wire Diag_0 ;
wire Diag_1 ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire Diag_Valid_RX ;
wire GND ;
wire VCC ;
// @76:161
  COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0 COREFIFO_C0_0 (
	.Communication_TX_Arbiter_0_TX_Fifo_Data(Communication_TX_Arbiter_0_TX_Fifo_Data[39:0]),
	.fwft_Q(fwft_Q[31:0]),
	.fwft_Q_r(fwft_Q_r[31:0]),
	.state_reg_rep_0_0(state_reg_rep_0_0),
	.Diag_Valid_RX(Diag_Valid_RX),
	.dff_arst(dff_arst),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.Diag_1(Diag_1),
	.Diag_0(Diag_0),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_1_2 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4 (
  wptr_gray,
  wptr_gray_sync,
  wptr_bin_sync_0,
  Clock_Reset_0_Main_CLOCK,
  dff_arst
)
;
input [10:0] wptr_gray ;
output [9:0] wptr_gray_sync ;
output wptr_bin_sync_0 ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
wire wptr_bin_sync_0 ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire [10:0] shift_reg_Z;
wire VCC ;
wire GND ;
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[6]  (
	.Q(shift_reg_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[5]  (
	.Q(shift_reg_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[4]  (
	.Q(shift_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[3]  (
	.Q(shift_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[2]  (
	.Q(shift_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[1]  (
	.Q(shift_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[0]  (
	.Q(shift_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][10]  (
	.Q(wptr_bin_sync_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][9]  (
	.Q(wptr_gray_sync[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][8]  (
	.Q(wptr_gray_sync[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][7]  (
	.Q(wptr_gray_sync[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][6]  (
	.Q(wptr_gray_sync[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][5]  (
	.Q(wptr_gray_sync[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][4]  (
	.Q(wptr_gray_sync[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][3]  (
	.Q(wptr_gray_sync[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][2]  (
	.Q(wptr_gray_sync[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][1]  (
	.Q(wptr_gray_sync[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][0]  (
	.Q(wptr_gray_sync[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(shift_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[10]  (
	.Q(shift_reg_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[9]  (
	.Q(shift_reg_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[8]  (
	.Q(shift_reg_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[7]  (
	.Q(shift_reg_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_gray[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_5 (
  wptr_bin_sync,
  wptr_gray_sync
)
;
inout [10:0] wptr_bin_sync /* synthesis syn_tristate = 1 */ ;
input [9:0] wptr_gray_sync ;
wire GND ;
wire VCC ;
// @70:74
  CFG4 \bin_out_11_0_a2[1]  (
	.A(wptr_gray_sync[3]),
	.B(wptr_bin_sync[4]),
	.C(wptr_gray_sync[2]),
	.D(wptr_gray_sync[1]),
	.Y(wptr_bin_sync[1])
);
defparam \bin_out_11_0_a2[1] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_10_0_a2[2]  (
	.A(wptr_gray_sync[2]),
	.B(wptr_gray_sync[3]),
	.C(wptr_bin_sync[4]),
	.Y(wptr_bin_sync[2])
);
defparam \bin_out_10_0_a2[2] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_8_0_a2[4]  (
	.A(wptr_gray_sync[6]),
	.B(wptr_bin_sync[7]),
	.C(wptr_gray_sync[4]),
	.D(wptr_gray_sync[5]),
	.Y(wptr_bin_sync[4])
);
defparam \bin_out_8_0_a2[4] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_7_0_a2[5]  (
	.A(wptr_gray_sync[5]),
	.B(wptr_gray_sync[6]),
	.C(wptr_bin_sync[7]),
	.Y(wptr_bin_sync[5])
);
defparam \bin_out_7_0_a2[5] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_5_0_a2[7]  (
	.A(wptr_gray_sync[9]),
	.B(wptr_bin_sync[10]),
	.C(wptr_gray_sync[7]),
	.D(wptr_gray_sync[8]),
	.Y(wptr_bin_sync[7])
);
defparam \bin_out_5_0_a2[7] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_4_i_o2[8]  (
	.A(wptr_gray_sync[8]),
	.B(wptr_gray_sync[9]),
	.C(wptr_bin_sync[10]),
	.Y(wptr_bin_sync[8])
);
defparam \bin_out_4_i_o2[8] .INIT=8'h96;
// @70:74
  CFG2 \bin_out_1_1_i_o2[0]  (
	.A(wptr_bin_sync[10]),
	.B(wptr_gray_sync[9]),
	.Y(wptr_bin_sync[9])
);
defparam \bin_out_1_1_i_o2[0] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_6_0_a2[6]  (
	.A(wptr_bin_sync[7]),
	.B(wptr_gray_sync[6]),
	.Y(wptr_bin_sync[6])
);
defparam \bin_out_6_0_a2[6] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_1_9_0_a2[0]  (
	.A(wptr_bin_sync[4]),
	.B(wptr_gray_sync[3]),
	.Y(wptr_bin_sync[3])
);
defparam \bin_out_1_9_0_a2[0] .INIT=4'h6;
// @70:74
  CFG3 \bin_out_1_0_a2[0]  (
	.A(wptr_gray_sync[1]),
	.B(wptr_bin_sync[2]),
	.C(wptr_gray_sync[0]),
	.Y(wptr_bin_sync[0])
);
defparam \bin_out_1_0_a2[0] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_5 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4 (
  rptr_gray_sync_fwft,
  rptr_bin_sync_fwft_0,
  rptr_gray_fwft,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1
)
;
output [9:0] rptr_gray_sync_fwft ;
output rptr_bin_sync_fwft_0 ;
input [10:0] rptr_gray_fwft ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
wire rptr_bin_sync_fwft_0 ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire [10:0] shift_reg_Z;
wire VCC ;
wire GND ;
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][3]  (
	.Q(rptr_gray_sync_fwft[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][2]  (
	.Q(rptr_gray_sync_fwft[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][1]  (
	.Q(rptr_gray_sync_fwft[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][0]  (
	.Q(rptr_gray_sync_fwft[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[10]  (
	.Q(shift_reg_Z[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[9]  (
	.Q(shift_reg_Z[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[8]  (
	.Q(shift_reg_Z[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[7]  (
	.Q(shift_reg_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[6]  (
	.Q(shift_reg_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[5]  (
	.Q(shift_reg_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[4]  (
	.Q(shift_reg_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[3]  (
	.Q(shift_reg_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[2]  (
	.Q(shift_reg_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[1]  (
	.Q(shift_reg_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:57
(* cdc_synchronizer=1 *)  SLE \shift_reg[0]  (
	.Q(shift_reg_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_gray_fwft[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][10]  (
	.Q(rptr_bin_sync_fwft_0),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][9]  (
	.Q(rptr_gray_sync_fwft[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][8]  (
	.Q(rptr_gray_sync_fwft[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][7]  (
	.Q(rptr_gray_sync_fwft[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][6]  (
	.Q(rptr_gray_sync_fwft[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][5]  (
	.Q(rptr_gray_sync_fwft[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @69:71
(* cdc_synchronizer=1 *)  SLE \shift_mem_reg[1][4]  (
	.Q(rptr_gray_sync_fwft[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(shift_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_6 (
  rptr_bin_sync_fwft,
  rptr_gray_sync_fwft
)
;
inout [10:0] rptr_bin_sync_fwft /* synthesis syn_tristate = 1 */ ;
input [9:0] rptr_gray_sync_fwft ;
wire GND ;
wire VCC ;
// @70:74
  CFG4 \bin_out_11_0_a2[1]  (
	.A(rptr_gray_sync_fwft[3]),
	.B(rptr_bin_sync_fwft[4]),
	.C(rptr_gray_sync_fwft[2]),
	.D(rptr_gray_sync_fwft[1]),
	.Y(rptr_bin_sync_fwft[1])
);
defparam \bin_out_11_0_a2[1] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_10_0_a2[2]  (
	.A(rptr_gray_sync_fwft[2]),
	.B(rptr_gray_sync_fwft[3]),
	.C(rptr_bin_sync_fwft[4]),
	.Y(rptr_bin_sync_fwft[2])
);
defparam \bin_out_10_0_a2[2] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_8_0_a2[4]  (
	.A(rptr_gray_sync_fwft[6]),
	.B(rptr_bin_sync_fwft[7]),
	.C(rptr_gray_sync_fwft[4]),
	.D(rptr_gray_sync_fwft[5]),
	.Y(rptr_bin_sync_fwft[4])
);
defparam \bin_out_8_0_a2[4] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_7_0_a2[5]  (
	.A(rptr_gray_sync_fwft[5]),
	.B(rptr_gray_sync_fwft[6]),
	.C(rptr_bin_sync_fwft[7]),
	.Y(rptr_bin_sync_fwft[5])
);
defparam \bin_out_7_0_a2[5] .INIT=8'h96;
// @70:74
  CFG4 \bin_out_5_0_a2[7]  (
	.A(rptr_gray_sync_fwft[9]),
	.B(rptr_bin_sync_fwft[10]),
	.C(rptr_gray_sync_fwft[7]),
	.D(rptr_gray_sync_fwft[8]),
	.Y(rptr_bin_sync_fwft[7])
);
defparam \bin_out_5_0_a2[7] .INIT=16'h6996;
// @70:74
  CFG3 \bin_out_4_i_o2[8]  (
	.A(rptr_gray_sync_fwft[8]),
	.B(rptr_gray_sync_fwft[9]),
	.C(rptr_bin_sync_fwft[10]),
	.Y(rptr_bin_sync_fwft[8])
);
defparam \bin_out_4_i_o2[8] .INIT=8'h96;
// @70:74
  CFG2 \bin_out_1_1_i_o2[0]  (
	.A(rptr_bin_sync_fwft[10]),
	.B(rptr_gray_sync_fwft[9]),
	.Y(rptr_bin_sync_fwft[9])
);
defparam \bin_out_1_1_i_o2[0] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_6_0_a2[6]  (
	.A(rptr_bin_sync_fwft[7]),
	.B(rptr_gray_sync_fwft[6]),
	.Y(rptr_bin_sync_fwft[6])
);
defparam \bin_out_6_0_a2[6] .INIT=4'h6;
// @70:74
  CFG2 \bin_out_1_9_0_a2[0]  (
	.A(rptr_bin_sync_fwft[4]),
	.B(rptr_gray_sync_fwft[3]),
	.Y(rptr_bin_sync_fwft[3])
);
defparam \bin_out_1_9_0_a2[0] .INIT=4'h6;
// @70:74
  CFG3 \bin_out_1_0_a2[0]  (
	.A(rptr_gray_sync_fwft[1]),
	.B(rptr_bin_sync_fwft[2]),
	.C(rptr_gray_sync_fwft[0]),
	.Y(rptr_bin_sync_fwft[0])
);
defparam \bin_out_1_0_a2[0] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_6 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0 (
  UART_RX_Protocol_0_Fifo_Write_Data_0,
  state_reg_0,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  Controler_0_SRC_2_Fifo_Read_Enable,
  middle_valid,
  fifo_valid,
  memwaddr_r_lcry_cy_Y_0,
  full_r_RNIL74B_Y,
  EMPTY1,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1,
  empty_r_RNIPRN01_Y,
  Clock_Reset_0_Main_CLOCK,
  dff_arst,
  COREFIFO_C0_0_0_FULL
)
;
input UART_RX_Protocol_0_Fifo_Write_Data_0 ;
input state_reg_0 ;
output [9:0] fifo_MEMWADDR ;
output [9:0] fifo_MEMRADDR ;
input Controler_0_SRC_2_Fifo_Read_Enable ;
input middle_valid ;
input fifo_valid ;
output memwaddr_r_lcry_cy_Y_0 ;
output full_r_RNIL74B_Y ;
output EMPTY1 ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
output empty_r_RNIPRN01_Y ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
output COREFIFO_C0_0_0_FULL ;
wire UART_RX_Protocol_0_Fifo_Write_Data_0 ;
wire state_reg_0 ;
wire Controler_0_SRC_2_Fifo_Read_Enable ;
wire middle_valid ;
wire fifo_valid ;
wire memwaddr_r_lcry_cy_Y_0 ;
wire full_r_RNIL74B_Y ;
wire EMPTY1 ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire empty_r_RNIPRN01_Y ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire COREFIFO_C0_0_0_FULL ;
wire [9:0] memraddr_r_s;
wire [9:0] memwaddr_r_s;
wire [10:1] rptr_fwft_cmb;
wire [10:0] wptr_cmb;
wire [10:1] rptr_cmb;
wire [10:0] wptr_bin_sync2_Z;
wire [10:0] wptr_bin_sync;
wire [10:0] rptr_bin_sync2_fwft_Z;
wire [10:0] rptr_bin_sync_fwft;
wire [10:0] rptr_gray_fwft;
wire [9:0] rptr_gray_fwft_3_Z;
wire [10:0] wptr_gray;
wire [9:0] wptr_gray_3_Z;
wire [0:0] wptr_RNII81N_Y;
wire [1:1] wptr_RNIGAU21_Y;
wire [2:2] wptr_RNIFDRE1_Y;
wire [3:3] wptr_RNIFHOQ1_Y;
wire [4:4] wptr_RNIGML62_Y;
wire [5:5] wptr_RNIISII2_Y;
wire [6:6] wptr_RNIL3GU2_Y;
wire [7:7] wptr_RNIPBDA3_Y;
wire [8:8] wptr_RNIUKAM3_Y;
wire [10:10] wptr_RNIIJ5B4_FCO;
wire [10:10] wptr_RNIIJ5B4_Y;
wire [9:9] wptr_RNI4V724_Y;
wire [0:0] rptr_RNIHU861_Y;
wire [1:1] rptr_RNIA2QB1_Y;
wire [2:2] rptr_RNI47BH1_Y;
wire [3:3] rptr_RNIVCSM1_Y;
wire [4:4] rptr_RNIRJDS1_Y;
wire [5:5] rptr_RNIORU12_Y;
wire [6:6] rptr_RNIM4G72_Y;
wire [7:7] rptr_RNILE1D2_Y;
wire [8:8] rptr_RNILPII2_Y;
wire [10:10] rptr_RNIVMNU2_FCO;
wire [10:10] rptr_RNIVMNU2_Y;
wire [9:9] rptr_RNIM54O2_Y;
wire [0:0] rptr_fwft_RNIF6BH_Y;
wire [1:1] rptr_fwft_RNIUE5I_Y;
wire [2:2] rptr_fwft_RNIEOVI_Y;
wire [3:3] rptr_fwft_RNIV2QJ_Y;
wire [4:4] rptr_fwft_RNIHEKK_Y;
wire [5:5] rptr_fwft_RNI4REL_Y;
wire [6:6] rptr_fwft_RNIO89M_Y;
wire [7:7] rptr_fwft_RNIDN3N_Y;
wire [8:8] rptr_fwft_RNI37UN_Y;
wire [10:10] rptr_fwft_RNIP3Q31_FCO;
wire [10:10] rptr_fwft_RNIP3Q31_Y;
wire [9:9] rptr_fwft_RNIQNOO_Y;
wire [0:0] memwaddr_r_RNIJSG12_S;
wire [0:0] memwaddr_r_RNIJSG12_Y;
wire [8:0] memwaddr_r_cry;
wire [0:0] memwaddr_r_RNIO8994_Y;
wire [1:1] memwaddr_r_RNIUL1H6_Y;
wire [2:2] memwaddr_r_RNI54QO8_Y;
wire [3:3] memwaddr_r_RNIDJI0B_Y;
wire [4:4] memwaddr_r_RNIM3B8D_Y;
wire [5:5] memwaddr_r_RNI0L3GF_Y;
wire [6:6] memwaddr_r_RNIB7SNH_Y;
wire [7:7] memwaddr_r_RNINQKVJ_Y;
wire [9:9] memwaddr_r_RNO_FCO_2;
wire [9:9] memwaddr_r_RNO_Y_2;
wire [8:8] memwaddr_r_RNI4FD7M_Y;
wire [8:8] memraddr_r_RNIF6MT3_S;
wire [8:8] memraddr_r_RNIF6MT3_Y;
wire [8:0] memraddr_r_cry;
wire [0:0] memraddr_r_RNIBFU78_Y;
wire [1:1] memraddr_r_RNI8P6IC_Y;
wire [2:2] memraddr_r_RNI64FSG_Y;
wire [3:3] memraddr_r_RNI5GN6L_Y;
wire [4:4] memraddr_r_RNI5TVGP_Y;
wire [5:5] memraddr_r_RNI6B8RT_Y;
wire [6:6] memraddr_r_RNI8QG521_Y;
wire [7:7] memraddr_r_RNIBAPF61_Y;
wire [9:9] memraddr_r_RNO_FCO_2;
wire [9:9] memraddr_r_RNO_Y_2;
wire [8:8] memraddr_r_RNIFR1QA1_Y;
wire [10:1] rdiff_bus_Z;
wire [10:1] rdiff_bus_fwft_Z;
wire [9:0] wptr_gray_sync;
wire [9:0] rptr_gray_sync_fwft;
wire COREFIFO_C0_0_0_FULL_i ;
wire VCC ;
wire GND ;
wire full_r_3 ;
wire empty_r_4 ;
wire empty_r_fwft ;
wire emptyi_fwft ;
wire rptr_fwft_cmb_axb_8 ;
wire empty_r_fwft_RNI1VGG_Y ;
wire rptr_fwft_cmb_axb_7 ;
wire rptr_fwft_cmb_axb_6 ;
wire rptr_fwft_cmb_axb_5 ;
wire rptr_fwft_cmb_axb_4 ;
wire rptr_fwft_cmb_axb_3 ;
wire rptr_fwft_cmb_axb_2 ;
wire rptr_fwft_cmb_axb_1 ;
wire rptr_fwft_cmb_axb_0 ;
wire rdiff_bus_fwft ;
wire wptr_cmb_axb_1 ;
wire wptr_cmb_axb_0 ;
wire rptr_cmb_axb_10 ;
wire rptr_cmb_axb_9 ;
wire rptr_cmb_axb_8 ;
wire rptr_cmb_axb_7 ;
wire rptr_cmb_axb_6 ;
wire rptr_cmb_axb_5 ;
wire rptr_cmb_axb_4 ;
wire rptr_cmb_axb_3 ;
wire rptr_cmb_axb_2 ;
wire rptr_cmb_axb_1 ;
wire rptr_cmb_axb_0 ;
wire rdiff_bus ;
wire rptr_fwft_cmb_axb_10 ;
wire rptr_fwft_cmb_axb_9 ;
wire wptr_cmb_axb_10 ;
wire wptr_cmb_axb_9 ;
wire wptr_cmb_axb_8 ;
wire wptr_cmb_axb_7 ;
wire wptr_cmb_axb_6 ;
wire wptr_cmb_axb_5 ;
wire wptr_cmb_axb_4 ;
wire wptr_cmb_axb_3 ;
wire wptr_cmb_axb_2 ;
wire wptr_cmb_cry_0_cy ;
wire full_r_RNIL74B_S ;
wire wptr_cmb_cry_0 ;
wire wptr_cmb_cry_1 ;
wire wptr_cmb_cry_2 ;
wire wptr_cmb_cry_3 ;
wire wptr_cmb_cry_4 ;
wire wptr_cmb_cry_5 ;
wire wptr_cmb_cry_6 ;
wire wptr_cmb_cry_7 ;
wire wptr_cmb_cry_8 ;
wire wptr_cmb_cry_9 ;
wire rptr_cmb_cry_0_cy ;
wire empty_r_RNIPRN01_S ;
wire rptr_cmb_cry_0 ;
wire rptr_cmb_cry_1 ;
wire rptr_cmb_cry_2 ;
wire rptr_cmb_cry_3 ;
wire rptr_cmb_cry_4 ;
wire rptr_cmb_cry_5 ;
wire rptr_cmb_cry_6 ;
wire rptr_cmb_cry_7 ;
wire rptr_cmb_cry_8 ;
wire rptr_cmb_cry_9 ;
wire rptr_fwft_cmb_cry_0_cy ;
wire empty_r_fwft_RNI1VGG_S ;
wire rptr_fwft_cmb_cry_0 ;
wire rptr_fwft_cmb_cry_1 ;
wire rptr_fwft_cmb_cry_2 ;
wire rptr_fwft_cmb_cry_3 ;
wire rptr_fwft_cmb_cry_4 ;
wire rptr_fwft_cmb_cry_5 ;
wire rptr_fwft_cmb_cry_6 ;
wire rptr_fwft_cmb_cry_7 ;
wire rptr_fwft_cmb_cry_8 ;
wire rptr_fwft_cmb_cry_9 ;
wire memwaddr_r_lcry_cy ;
wire memwaddr_r_lcry_cy_S_0 ;
wire memwaddr_r ;
wire N_139_4 ;
wire N_139_5 ;
wire N_139_6 ;
wire memraddr_r_cry_cy ;
wire memraddr_r_0_sqmuxa_0_48_a2_i_5 ;
wire memraddr_r_0_sqmuxa_0_48_a2_i_6 ;
wire rdiff_bus_cry_0_Z ;
wire rdiff_bus_cry_0_S_0 ;
wire rdiff_bus_cry_0_Y_0 ;
wire rdiff_bus_cry_1_Z ;
wire rdiff_bus_cry_1_Y_0 ;
wire rdiff_bus_cry_2_Z ;
wire rdiff_bus_cry_2_Y_0 ;
wire rdiff_bus_cry_3_Z ;
wire rdiff_bus_cry_3_Y_0 ;
wire rdiff_bus_cry_4_Z ;
wire rdiff_bus_cry_4_Y_0 ;
wire rdiff_bus_cry_5_Z ;
wire rdiff_bus_cry_5_Y_0 ;
wire rdiff_bus_cry_6_Z ;
wire rdiff_bus_cry_6_Y_0 ;
wire rdiff_bus_cry_7_Z ;
wire rdiff_bus_cry_7_Y_0 ;
wire rdiff_bus_cry_8_Z ;
wire rdiff_bus_cry_8_Y_0 ;
wire rdiff_bus_s_10_FCO_0 ;
wire rdiff_bus_s_10_Y_0 ;
wire rdiff_bus_cry_9_Z ;
wire rdiff_bus_cry_9_Y_0 ;
wire wdiff_bus_fwft_cry_0_Z ;
wire wdiff_bus_fwft_cry_0_S_2 ;
wire wdiff_bus_fwft_cry_0_Y_2 ;
wire wdiff_bus_fwft_cry_1_Z ;
wire wdiff_bus_fwft_cry_1_S_0 ;
wire wdiff_bus_fwft_cry_1_Y_2 ;
wire wdiff_bus_fwft_cry_2_Z ;
wire wdiff_bus_fwft_cry_2_S_0 ;
wire wdiff_bus_fwft_cry_2_Y_2 ;
wire wdiff_bus_fwft_cry_3_Z ;
wire wdiff_bus_fwft_cry_3_S_0 ;
wire wdiff_bus_fwft_cry_3_Y_2 ;
wire wdiff_bus_fwft_cry_4_Z ;
wire wdiff_bus_fwft_cry_4_S_0 ;
wire wdiff_bus_fwft_cry_4_Y_2 ;
wire wdiff_bus_fwft_cry_5_Z ;
wire wdiff_bus_fwft_cry_5_S_0 ;
wire wdiff_bus_fwft_cry_5_Y_2 ;
wire wdiff_bus_fwft_cry_6_Z ;
wire wdiff_bus_fwft_cry_6_S_0 ;
wire wdiff_bus_fwft_cry_6_Y_2 ;
wire wdiff_bus_fwft_cry_7_Z ;
wire wdiff_bus_fwft_cry_7_S_0 ;
wire wdiff_bus_fwft_cry_7_Y_2 ;
wire wdiff_bus_fwft_cry_8_Z ;
wire wdiff_bus_fwft_cry_8_S_0 ;
wire wdiff_bus_fwft_cry_8_Y_2 ;
wire wdiff_bus_fwft_s_10_FCO_2 ;
wire wdiff_bus_fwft_s_10_Y_2 ;
wire wdiff_bus_fwft_cry_9_Z ;
wire wdiff_bus_fwft_cry_9_S_0 ;
wire wdiff_bus_fwft_cry_9_Y_2 ;
wire rdiff_bus_fwft_cry_0_Z ;
wire rdiff_bus_fwft_cry_0_S_2 ;
wire rdiff_bus_fwft_cry_0_Y_2 ;
wire rdiff_bus_fwft_cry_1_Z ;
wire rdiff_bus_fwft_cry_1_Y_2 ;
wire rdiff_bus_fwft_cry_2_Z ;
wire rdiff_bus_fwft_cry_2_Y_2 ;
wire rdiff_bus_fwft_cry_3_Z ;
wire rdiff_bus_fwft_cry_3_Y_2 ;
wire rdiff_bus_fwft_cry_4_Z ;
wire rdiff_bus_fwft_cry_4_Y_2 ;
wire rdiff_bus_fwft_cry_5_Z ;
wire rdiff_bus_fwft_cry_5_Y_2 ;
wire rdiff_bus_fwft_cry_6_Z ;
wire rdiff_bus_fwft_cry_6_Y_2 ;
wire rdiff_bus_fwft_cry_7_Z ;
wire rdiff_bus_fwft_cry_7_Y_2 ;
wire rdiff_bus_fwft_cry_8_Z ;
wire rdiff_bus_fwft_cry_8_Y_2 ;
wire rdiff_bus_fwft_s_10_FCO_2 ;
wire rdiff_bus_fwft_s_10_Y_2 ;
wire rdiff_bus_fwft_cry_9_Z ;
wire rdiff_bus_fwft_cry_9_Y_2 ;
wire emptyi_fwftlto10_4_Z ;
wire emptyi_fwftlto10_6_Z ;
wire empty_r10_0_a2_0_6 ;
wire empty_r10_0_a2_0_5 ;
wire emptyi_fwftlto10_8_Z ;
wire N_277 ;
wire empty_r_1_sqmuxa ;
wire empty_r9 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
  CFG1 \genblk10.full_r_RNICUH9  (
	.A(COREFIFO_C0_0_0_FULL),
	.Y(COREFIFO_C0_0_0_FULL_i)
);
defparam \genblk10.full_r_RNICUH9 .INIT=2'h1;
// @71:840
  SLE \genblk10.memraddr_r[9]  (
	.Q(fifo_MEMRADDR[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[9]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[8]  (
	.Q(fifo_MEMRADDR[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[8]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[7]  (
	.Q(fifo_MEMRADDR[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[7]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[6]  (
	.Q(fifo_MEMRADDR[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[6]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[5]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[4]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[3]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[2]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[1]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:840
  SLE \genblk10.memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(memraddr_r_s[0]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[9]  (
	.Q(fifo_MEMWADDR[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[9]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[8]  (
	.Q(fifo_MEMWADDR[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[8]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[7]  (
	.Q(fifo_MEMWADDR[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[7]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[6]  (
	.Q(fifo_MEMWADDR[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[6]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[5]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[4]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[3]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[2]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[1]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:823
  SLE \genblk10.memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(memwaddr_r_s[0]),
	.EN(COREFIFO_C0_0_0_FULL_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:784
  SLE \genblk10.full_r  (
	.Q(COREFIFO_C0_0_0_FULL),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(full_r_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:717
  SLE \genblk10.empty_r  (
	.Q(EMPTY1),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(empty_r_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:717
  SLE \genblk10.empty_r_fwft  (
	.Q(empty_r_fwft),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(emptyi_fwft),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[8]  (
	.Q(rptr_fwft_cmb_axb_8),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[8]),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[7]  (
	.Q(rptr_fwft_cmb_axb_7),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[7]),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[6]  (
	.Q(rptr_fwft_cmb_axb_6),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[6]),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[5]  (
	.Q(rptr_fwft_cmb_axb_5),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[5]),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[4]  (
	.Q(rptr_fwft_cmb_axb_4),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[4]),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[3]  (
	.Q(rptr_fwft_cmb_axb_3),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[3]),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[2]  (
	.Q(rptr_fwft_cmb_axb_2),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[2]),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[1]  (
	.Q(rptr_fwft_cmb_axb_1),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[1]),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[0]  (
	.Q(rptr_fwft_cmb_axb_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rdiff_bus_fwft),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[1]  (
	.Q(wptr_cmb_axb_1),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[1]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[0]  (
	.Q(wptr_cmb_axb_0),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[0]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[10]  (
	.Q(rptr_cmb_axb_10),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_cmb[10]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[9]  (
	.Q(rptr_cmb_axb_9),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_cmb[9]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[8]  (
	.Q(rptr_cmb_axb_8),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_cmb[8]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[7]  (
	.Q(rptr_cmb_axb_7),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_cmb[7]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[6]  (
	.Q(rptr_cmb_axb_6),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_cmb[6]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[5]  (
	.Q(rptr_cmb_axb_5),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_cmb[5]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[4]  (
	.Q(rptr_cmb_axb_4),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_cmb[4]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[3]  (
	.Q(rptr_cmb_axb_3),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_cmb[3]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[2]  (
	.Q(rptr_cmb_axb_2),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_cmb[2]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[1]  (
	.Q(rptr_cmb_axb_1),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_cmb[1]),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:686
  SLE \genblk10.rptr[0]  (
	.Q(rptr_cmb_axb_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rdiff_bus),
	.EN(empty_r_RNIPRN01_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[10]  (
	.Q(rptr_fwft_cmb_axb_10),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[10]),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
  SLE \genblk10.rptr_fwft[9]  (
	.Q(rptr_fwft_cmb_axb_9),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb[9]),
	.EN(empty_r_fwft_RNI1VGG_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[5]  (
	.Q(wptr_bin_sync2_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[4]  (
	.Q(wptr_bin_sync2_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[3]  (
	.Q(wptr_bin_sync2_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[2]  (
	.Q(wptr_bin_sync2_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[1]  (
	.Q(wptr_bin_sync2_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[0]  (
	.Q(wptr_bin_sync2_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[10]  (
	.Q(wptr_cmb_axb_10),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[10]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[9]  (
	.Q(wptr_cmb_axb_9),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[9]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[8]  (
	.Q(wptr_cmb_axb_8),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[8]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[7]  (
	.Q(wptr_cmb_axb_7),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[7]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[6]  (
	.Q(wptr_cmb_axb_6),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[6]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[5]  (
	.Q(wptr_cmb_axb_5),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[5]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[4]  (
	.Q(wptr_cmb_axb_4),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[4]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[3]  (
	.Q(wptr_cmb_axb_3),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[3]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
  SLE \genblk10.wptr[2]  (
	.Q(wptr_cmb_axb_2),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb[2]),
	.EN(full_r_RNIL74B_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[9]  (
	.Q(rptr_bin_sync2_fwft_Z[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[8]  (
	.Q(rptr_bin_sync2_fwft_Z[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[7]  (
	.Q(rptr_bin_sync2_fwft_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[6]  (
	.Q(rptr_bin_sync2_fwft_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[5]  (
	.Q(rptr_bin_sync2_fwft_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[4]  (
	.Q(rptr_bin_sync2_fwft_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[3]  (
	.Q(rptr_bin_sync2_fwft_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[2]  (
	.Q(rptr_bin_sync2_fwft_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[1]  (
	.Q(rptr_bin_sync2_fwft_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[0]  (
	.Q(rptr_bin_sync2_fwft_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[10]  (
	.Q(wptr_bin_sync2_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[9]  (
	.Q(wptr_bin_sync2_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[8]  (
	.Q(wptr_bin_sync2_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[7]  (
	.Q(wptr_bin_sync2_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:513
  SLE \wptr_bin_sync2[6]  (
	.Q(wptr_bin_sync2_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(wptr_bin_sync[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[2]  (
	.Q(rptr_gray_fwft[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[1]  (
	.Q(rptr_gray_fwft[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[0]  (
	.Q(rptr_gray_fwft[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[10]  (
	.Q(wptr_gray[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_cmb_axb_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[9]  (
	.Q(wptr_gray[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[8]  (
	.Q(wptr_gray[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[7]  (
	.Q(wptr_gray[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[6]  (
	.Q(wptr_gray[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[5]  (
	.Q(wptr_gray[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[4]  (
	.Q(wptr_gray[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[3]  (
	.Q(wptr_gray[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[2]  (
	.Q(wptr_gray[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[1]  (
	.Q(wptr_gray[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:668
(* cdc_synchronizer=1 *)  SLE \genblk10.wptr_gray[0]  (
	.Q(wptr_gray[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(wptr_gray_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:572
  SLE \rptr_bin_sync2_fwft[10]  (
	.Q(rptr_bin_sync2_fwft_Z[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rptr_bin_sync_fwft[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[10]  (
	.Q(rptr_gray_fwft[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_fwft_cmb_axb_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[9]  (
	.Q(rptr_gray_fwft[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[8]  (
	.Q(rptr_gray_fwft[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[7]  (
	.Q(rptr_gray_fwft[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[6]  (
	.Q(rptr_gray_fwft[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[5]  (
	.Q(rptr_gray_fwft[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[4]  (
	.Q(rptr_gray_fwft[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:701
(* cdc_synchronizer=1 *)  SLE \genblk10.rptr_gray_fwft[3]  (
	.Q(rptr_gray_fwft[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(rptr_gray_fwft_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:281
  ARI1 \genblk10.full_r_RNIL74B  (
	.FCO(wptr_cmb_cry_0_cy),
	.S(full_r_RNIL74B_S),
	.Y(full_r_RNIL74B_Y),
	.B(COREFIFO_C0_0_0_FULL),
	.C(memwaddr_r_lcry_cy_Y_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.full_r_RNIL74B .INIT=20'h44400;
// @71:281
  ARI1 \genblk10.wptr_RNII81N[0]  (
	.FCO(wptr_cmb_cry_0),
	.S(wptr_cmb[0]),
	.Y(wptr_RNII81N_Y[0]),
	.B(wptr_cmb_axb_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_0_cy)
);
defparam \genblk10.wptr_RNII81N[0] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIGAU21[1]  (
	.FCO(wptr_cmb_cry_1),
	.S(wptr_cmb[1]),
	.Y(wptr_RNIGAU21_Y[1]),
	.B(wptr_cmb_axb_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_0)
);
defparam \genblk10.wptr_RNIGAU21[1] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIFDRE1[2]  (
	.FCO(wptr_cmb_cry_2),
	.S(wptr_cmb[2]),
	.Y(wptr_RNIFDRE1_Y[2]),
	.B(wptr_cmb_axb_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_1)
);
defparam \genblk10.wptr_RNIFDRE1[2] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIFHOQ1[3]  (
	.FCO(wptr_cmb_cry_3),
	.S(wptr_cmb[3]),
	.Y(wptr_RNIFHOQ1_Y[3]),
	.B(wptr_cmb_axb_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_2)
);
defparam \genblk10.wptr_RNIFHOQ1[3] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIGML62[4]  (
	.FCO(wptr_cmb_cry_4),
	.S(wptr_cmb[4]),
	.Y(wptr_RNIGML62_Y[4]),
	.B(wptr_cmb_axb_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_3)
);
defparam \genblk10.wptr_RNIGML62[4] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIISII2[5]  (
	.FCO(wptr_cmb_cry_5),
	.S(wptr_cmb[5]),
	.Y(wptr_RNIISII2_Y[5]),
	.B(wptr_cmb_axb_5),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_4)
);
defparam \genblk10.wptr_RNIISII2[5] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIL3GU2[6]  (
	.FCO(wptr_cmb_cry_6),
	.S(wptr_cmb[6]),
	.Y(wptr_RNIL3GU2_Y[6]),
	.B(wptr_cmb_axb_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_5)
);
defparam \genblk10.wptr_RNIL3GU2[6] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIPBDA3[7]  (
	.FCO(wptr_cmb_cry_7),
	.S(wptr_cmb[7]),
	.Y(wptr_RNIPBDA3_Y[7]),
	.B(wptr_cmb_axb_7),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_6)
);
defparam \genblk10.wptr_RNIPBDA3[7] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIUKAM3[8]  (
	.FCO(wptr_cmb_cry_8),
	.S(wptr_cmb[8]),
	.Y(wptr_RNIUKAM3_Y[8]),
	.B(wptr_cmb_axb_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_7)
);
defparam \genblk10.wptr_RNIUKAM3[8] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNIIJ5B4[10]  (
	.FCO(wptr_RNIIJ5B4_FCO[10]),
	.S(wptr_cmb[10]),
	.Y(wptr_RNIIJ5B4_Y[10]),
	.B(wptr_cmb_axb_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_9)
);
defparam \genblk10.wptr_RNIIJ5B4[10] .INIT=20'h4AA00;
// @71:281
  ARI1 \genblk10.wptr_RNI4V724[9]  (
	.FCO(wptr_cmb_cry_9),
	.S(wptr_cmb[9]),
	.Y(wptr_RNI4V724_Y[9]),
	.B(wptr_cmb_axb_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wptr_cmb_cry_8)
);
defparam \genblk10.wptr_RNI4V724[9] .INIT=20'h4AA00;
// @75:1046
  ARI1 \genblk10.empty_r_RNIPRN01  (
	.FCO(rptr_cmb_cry_0_cy),
	.S(empty_r_RNIPRN01_S),
	.Y(empty_r_RNIPRN01_Y),
	.B(EMPTY1),
	.C(fifo_valid),
	.D(middle_valid),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.empty_r_RNIPRN01 .INIT=20'h41500;
// @75:1046
  ARI1 \genblk10.rptr_RNIHU861[0]  (
	.FCO(rptr_cmb_cry_0),
	.S(rdiff_bus),
	.Y(rptr_RNIHU861_Y[0]),
	.B(rptr_cmb_axb_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_0_cy)
);
defparam \genblk10.rptr_RNIHU861[0] .INIT=20'h4AA00;
// @75:1046
  ARI1 \genblk10.rptr_RNIA2QB1[1]  (
	.FCO(rptr_cmb_cry_1),
	.S(rptr_cmb[1]),
	.Y(rptr_RNIA2QB1_Y[1]),
	.B(rptr_cmb_axb_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_0)
);
defparam \genblk10.rptr_RNIA2QB1[1] .INIT=20'h4AA00;
// @75:1046
  ARI1 \genblk10.rptr_RNI47BH1[2]  (
	.FCO(rptr_cmb_cry_2),
	.S(rptr_cmb[2]),
	.Y(rptr_RNI47BH1_Y[2]),
	.B(rptr_cmb_axb_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_1)
);
defparam \genblk10.rptr_RNI47BH1[2] .INIT=20'h4AA00;
// @75:1046
  ARI1 \genblk10.rptr_RNIVCSM1[3]  (
	.FCO(rptr_cmb_cry_3),
	.S(rptr_cmb[3]),
	.Y(rptr_RNIVCSM1_Y[3]),
	.B(rptr_cmb_axb_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_2)
);
defparam \genblk10.rptr_RNIVCSM1[3] .INIT=20'h4AA00;
// @75:1046
  ARI1 \genblk10.rptr_RNIRJDS1[4]  (
	.FCO(rptr_cmb_cry_4),
	.S(rptr_cmb[4]),
	.Y(rptr_RNIRJDS1_Y[4]),
	.B(rptr_cmb_axb_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_3)
);
defparam \genblk10.rptr_RNIRJDS1[4] .INIT=20'h4AA00;
// @75:1046
  ARI1 \genblk10.rptr_RNIORU12[5]  (
	.FCO(rptr_cmb_cry_5),
	.S(rptr_cmb[5]),
	.Y(rptr_RNIORU12_Y[5]),
	.B(rptr_cmb_axb_5),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_4)
);
defparam \genblk10.rptr_RNIORU12[5] .INIT=20'h4AA00;
// @75:1046
  ARI1 \genblk10.rptr_RNIM4G72[6]  (
	.FCO(rptr_cmb_cry_6),
	.S(rptr_cmb[6]),
	.Y(rptr_RNIM4G72_Y[6]),
	.B(rptr_cmb_axb_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_5)
);
defparam \genblk10.rptr_RNIM4G72[6] .INIT=20'h4AA00;
// @75:1046
  ARI1 \genblk10.rptr_RNILE1D2[7]  (
	.FCO(rptr_cmb_cry_7),
	.S(rptr_cmb[7]),
	.Y(rptr_RNILE1D2_Y[7]),
	.B(rptr_cmb_axb_7),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_6)
);
defparam \genblk10.rptr_RNILE1D2[7] .INIT=20'h4AA00;
// @75:1046
  ARI1 \genblk10.rptr_RNILPII2[8]  (
	.FCO(rptr_cmb_cry_8),
	.S(rptr_cmb[8]),
	.Y(rptr_RNILPII2_Y[8]),
	.B(rptr_cmb_axb_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_7)
);
defparam \genblk10.rptr_RNILPII2[8] .INIT=20'h4AA00;
// @75:1046
  ARI1 \genblk10.rptr_RNIVMNU2[10]  (
	.FCO(rptr_RNIVMNU2_FCO[10]),
	.S(rptr_cmb[10]),
	.Y(rptr_RNIVMNU2_Y[10]),
	.B(rptr_cmb_axb_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_9)
);
defparam \genblk10.rptr_RNIVMNU2[10] .INIT=20'h4AA00;
// @75:1046
  ARI1 \genblk10.rptr_RNIM54O2[9]  (
	.FCO(rptr_cmb_cry_9),
	.S(rptr_cmb[9]),
	.Y(rptr_RNIM54O2_Y[9]),
	.B(rptr_cmb_axb_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_cmb_cry_8)
);
defparam \genblk10.rptr_RNIM54O2[9] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.empty_r_fwft_RNI1VGG  (
	.FCO(rptr_fwft_cmb_cry_0_cy),
	.S(empty_r_fwft_RNI1VGG_S),
	.Y(empty_r_fwft_RNI1VGG_Y),
	.B(Controler_0_SRC_2_Fifo_Read_Enable),
	.C(empty_r_fwft),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.empty_r_fwft_RNI1VGG .INIT=20'h42200;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIF6BH[0]  (
	.FCO(rptr_fwft_cmb_cry_0),
	.S(rdiff_bus_fwft),
	.Y(rptr_fwft_RNIF6BH_Y[0]),
	.B(rptr_fwft_cmb_axb_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_0_cy)
);
defparam \genblk10.rptr_fwft_RNIF6BH[0] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIUE5I[1]  (
	.FCO(rptr_fwft_cmb_cry_1),
	.S(rptr_fwft_cmb[1]),
	.Y(rptr_fwft_RNIUE5I_Y[1]),
	.B(rptr_fwft_cmb_axb_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_0)
);
defparam \genblk10.rptr_fwft_RNIUE5I[1] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIEOVI[2]  (
	.FCO(rptr_fwft_cmb_cry_2),
	.S(rptr_fwft_cmb[2]),
	.Y(rptr_fwft_RNIEOVI_Y[2]),
	.B(rptr_fwft_cmb_axb_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_1)
);
defparam \genblk10.rptr_fwft_RNIEOVI[2] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIV2QJ[3]  (
	.FCO(rptr_fwft_cmb_cry_3),
	.S(rptr_fwft_cmb[3]),
	.Y(rptr_fwft_RNIV2QJ_Y[3]),
	.B(rptr_fwft_cmb_axb_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_2)
);
defparam \genblk10.rptr_fwft_RNIV2QJ[3] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIHEKK[4]  (
	.FCO(rptr_fwft_cmb_cry_4),
	.S(rptr_fwft_cmb[4]),
	.Y(rptr_fwft_RNIHEKK_Y[4]),
	.B(rptr_fwft_cmb_axb_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_3)
);
defparam \genblk10.rptr_fwft_RNIHEKK[4] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI4REL[5]  (
	.FCO(rptr_fwft_cmb_cry_5),
	.S(rptr_fwft_cmb[5]),
	.Y(rptr_fwft_RNI4REL_Y[5]),
	.B(rptr_fwft_cmb_axb_5),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_4)
);
defparam \genblk10.rptr_fwft_RNI4REL[5] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIO89M[6]  (
	.FCO(rptr_fwft_cmb_cry_6),
	.S(rptr_fwft_cmb[6]),
	.Y(rptr_fwft_RNIO89M_Y[6]),
	.B(rptr_fwft_cmb_axb_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_5)
);
defparam \genblk10.rptr_fwft_RNIO89M[6] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIDN3N[7]  (
	.FCO(rptr_fwft_cmb_cry_7),
	.S(rptr_fwft_cmb[7]),
	.Y(rptr_fwft_RNIDN3N_Y[7]),
	.B(rptr_fwft_cmb_axb_7),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_6)
);
defparam \genblk10.rptr_fwft_RNIDN3N[7] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNI37UN[8]  (
	.FCO(rptr_fwft_cmb_cry_8),
	.S(rptr_fwft_cmb[8]),
	.Y(rptr_fwft_RNI37UN_Y[8]),
	.B(rptr_fwft_cmb_axb_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_7)
);
defparam \genblk10.rptr_fwft_RNI37UN[8] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIP3Q31[10]  (
	.FCO(rptr_fwft_RNIP3Q31_FCO[10]),
	.S(rptr_fwft_cmb[10]),
	.Y(rptr_fwft_RNIP3Q31_Y[10]),
	.B(rptr_fwft_cmb_axb_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_9)
);
defparam \genblk10.rptr_fwft_RNIP3Q31[10] .INIT=20'h4AA00;
// @71:663
  ARI1 \genblk10.rptr_fwft_RNIQNOO[9]  (
	.FCO(rptr_fwft_cmb_cry_9),
	.S(rptr_fwft_cmb[9]),
	.Y(rptr_fwft_RNIQNOO_Y[9]),
	.B(rptr_fwft_cmb_axb_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rptr_fwft_cmb_cry_8)
);
defparam \genblk10.rptr_fwft_RNIQNOO[9] .INIT=20'h4AA00;
// @109:181
  ARI1 \genblk10.memwaddr_r_lcry_cy  (
	.FCO(memwaddr_r_lcry_cy),
	.S(memwaddr_r_lcry_cy_S_0),
	.Y(memwaddr_r_lcry_cy_Y_0),
	.B(state_reg_0),
	.C(UART_RX_Protocol_0_Fifo_Write_Data_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk10.memwaddr_r_lcry_cy .INIT=20'h4EE00;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNIJSG12[0]  (
	.FCO(memwaddr_r),
	.S(memwaddr_r_RNIJSG12_S[0]),
	.Y(memwaddr_r_RNIJSG12_Y[0]),
	.B(N_139_4),
	.C(N_139_5),
	.D(N_139_6),
	.A(memwaddr_r_lcry_cy_Y_0),
	.FCI(memwaddr_r_lcry_cy)
);
defparam \genblk10.memwaddr_r_RNIJSG12[0] .INIT=20'h47FFF;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNIO8994[0]  (
	.FCO(memwaddr_r_cry[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_RNIO8994_Y[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_RNIJSG12_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r)
);
defparam \genblk10.memwaddr_r_RNIO8994[0] .INIT=20'h48800;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNIUL1H6[1]  (
	.FCO(memwaddr_r_cry[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_RNIUL1H6_Y[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_RNIJSG12_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[0])
);
defparam \genblk10.memwaddr_r_RNIUL1H6[1] .INIT=20'h48800;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNI54QO8[2]  (
	.FCO(memwaddr_r_cry[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_RNI54QO8_Y[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_RNIJSG12_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[1])
);
defparam \genblk10.memwaddr_r_RNI54QO8[2] .INIT=20'h48800;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNIDJI0B[3]  (
	.FCO(memwaddr_r_cry[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_RNIDJI0B_Y[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_RNIJSG12_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[2])
);
defparam \genblk10.memwaddr_r_RNIDJI0B[3] .INIT=20'h48800;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNIM3B8D[4]  (
	.FCO(memwaddr_r_cry[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_RNIM3B8D_Y[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_RNIJSG12_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[3])
);
defparam \genblk10.memwaddr_r_RNIM3B8D[4] .INIT=20'h48800;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNI0L3GF[5]  (
	.FCO(memwaddr_r_cry[5]),
	.S(memwaddr_r_s[5]),
	.Y(memwaddr_r_RNI0L3GF_Y[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_RNIJSG12_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[4])
);
defparam \genblk10.memwaddr_r_RNI0L3GF[5] .INIT=20'h48800;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNIB7SNH[6]  (
	.FCO(memwaddr_r_cry[6]),
	.S(memwaddr_r_s[6]),
	.Y(memwaddr_r_RNIB7SNH_Y[6]),
	.B(fifo_MEMWADDR[6]),
	.C(memwaddr_r_RNIJSG12_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[5])
);
defparam \genblk10.memwaddr_r_RNIB7SNH[6] .INIT=20'h48800;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNINQKVJ[7]  (
	.FCO(memwaddr_r_cry[7]),
	.S(memwaddr_r_s[7]),
	.Y(memwaddr_r_RNINQKVJ_Y[7]),
	.B(fifo_MEMWADDR[7]),
	.C(memwaddr_r_RNIJSG12_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[6])
);
defparam \genblk10.memwaddr_r_RNINQKVJ[7] .INIT=20'h48800;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNO[9]  (
	.FCO(memwaddr_r_RNO_FCO_2[9]),
	.S(memwaddr_r_s[9]),
	.Y(memwaddr_r_RNO_Y_2[9]),
	.B(fifo_MEMWADDR[9]),
	.C(memwaddr_r_RNIJSG12_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[8])
);
defparam \genblk10.memwaddr_r_RNO[9] .INIT=20'h48800;
// @109:181
  ARI1 \genblk10.memwaddr_r_RNI4FD7M[8]  (
	.FCO(memwaddr_r_cry[8]),
	.S(memwaddr_r_s[8]),
	.Y(memwaddr_r_RNI4FD7M_Y[8]),
	.B(fifo_MEMWADDR[8]),
	.C(memwaddr_r_RNIJSG12_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry[7])
);
defparam \genblk10.memwaddr_r_RNI4FD7M[8] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIF6MT3[8]  (
	.FCO(memraddr_r_cry_cy),
	.S(memraddr_r_RNIF6MT3_S[8]),
	.Y(memraddr_r_RNIF6MT3_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(fifo_MEMRADDR[9]),
	.D(memraddr_r_0_sqmuxa_0_48_a2_i_5),
	.A(memraddr_r_0_sqmuxa_0_48_a2_i_6),
	.FCI(VCC)
);
defparam \genblk10.memraddr_r_RNIF6MT3[8] .INIT=20'h4FFF7;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIBFU78[0]  (
	.FCO(memraddr_r_cry[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_RNIBFU78_Y[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_RNIF6MT3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_cy)
);
defparam \genblk10.memraddr_r_RNIBFU78[0] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI8P6IC[1]  (
	.FCO(memraddr_r_cry[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_RNI8P6IC_Y[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_RNIF6MT3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[0])
);
defparam \genblk10.memraddr_r_RNI8P6IC[1] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI64FSG[2]  (
	.FCO(memraddr_r_cry[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_RNI64FSG_Y[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_RNIF6MT3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[1])
);
defparam \genblk10.memraddr_r_RNI64FSG[2] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI5GN6L[3]  (
	.FCO(memraddr_r_cry[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_RNI5GN6L_Y[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_RNIF6MT3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[2])
);
defparam \genblk10.memraddr_r_RNI5GN6L[3] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI5TVGP[4]  (
	.FCO(memraddr_r_cry[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_RNI5TVGP_Y[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_RNIF6MT3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[3])
);
defparam \genblk10.memraddr_r_RNI5TVGP[4] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI6B8RT[5]  (
	.FCO(memraddr_r_cry[5]),
	.S(memraddr_r_s[5]),
	.Y(memraddr_r_RNI6B8RT_Y[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_RNIF6MT3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[4])
);
defparam \genblk10.memraddr_r_RNI6B8RT[5] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNI8QG521[6]  (
	.FCO(memraddr_r_cry[6]),
	.S(memraddr_r_s[6]),
	.Y(memraddr_r_RNI8QG521_Y[6]),
	.B(fifo_MEMRADDR[6]),
	.C(memraddr_r_RNIF6MT3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[5])
);
defparam \genblk10.memraddr_r_RNI8QG521[6] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIBAPF61[7]  (
	.FCO(memraddr_r_cry[7]),
	.S(memraddr_r_s[7]),
	.Y(memraddr_r_RNIBAPF61_Y[7]),
	.B(fifo_MEMRADDR[7]),
	.C(memraddr_r_RNIF6MT3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[6])
);
defparam \genblk10.memraddr_r_RNIBAPF61[7] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNO[9]  (
	.FCO(memraddr_r_RNO_FCO_2[9]),
	.S(memraddr_r_s[9]),
	.Y(memraddr_r_RNO_Y_2[9]),
	.B(fifo_MEMRADDR[9]),
	.C(memraddr_r_RNIF6MT3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[8])
);
defparam \genblk10.memraddr_r_RNO[9] .INIT=20'h48800;
// @75:793
  ARI1 \genblk10.memraddr_r_RNIFR1QA1[8]  (
	.FCO(memraddr_r_cry[8]),
	.S(memraddr_r_s[8]),
	.Y(memraddr_r_RNIFR1QA1_Y[8]),
	.B(fifo_MEMRADDR[8]),
	.C(memraddr_r_RNIF6MT3_Y[8]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry[7])
);
defparam \genblk10.memraddr_r_RNIFR1QA1[8] .INIT=20'h48800;
// @71:367
  ARI1 rdiff_bus_cry_0 (
	.FCO(rdiff_bus_cry_0_Z),
	.S(rdiff_bus_cry_0_S_0),
	.Y(rdiff_bus_cry_0_Y_0),
	.B(wptr_bin_sync2_Z[0]),
	.C(GND),
	.D(GND),
	.A(rdiff_bus),
	.FCI(GND)
);
defparam rdiff_bus_cry_0.INIT=20'h5AA55;
// @71:367
  ARI1 rdiff_bus_cry_1 (
	.FCO(rdiff_bus_cry_1_Z),
	.S(rdiff_bus_Z[1]),
	.Y(rdiff_bus_cry_1_Y_0),
	.B(wptr_bin_sync2_Z[1]),
	.C(GND),
	.D(GND),
	.A(rptr_cmb[1]),
	.FCI(rdiff_bus_cry_0_Z)
);
defparam rdiff_bus_cry_1.INIT=20'h5AA55;
// @71:367
  ARI1 rdiff_bus_cry_2 (
	.FCO(rdiff_bus_cry_2_Z),
	.S(rdiff_bus_Z[2]),
	.Y(rdiff_bus_cry_2_Y_0),
	.B(wptr_bin_sync2_Z[2]),
	.C(GND),
	.D(GND),
	.A(rptr_cmb[2]),
	.FCI(rdiff_bus_cry_1_Z)
);
defparam rdiff_bus_cry_2.INIT=20'h5AA55;
// @71:367
  ARI1 rdiff_bus_cry_3 (
	.FCO(rdiff_bus_cry_3_Z),
	.S(rdiff_bus_Z[3]),
	.Y(rdiff_bus_cry_3_Y_0),
	.B(wptr_bin_sync2_Z[3]),
	.C(GND),
	.D(GND),
	.A(rptr_cmb[3]),
	.FCI(rdiff_bus_cry_2_Z)
);
defparam rdiff_bus_cry_3.INIT=20'h5AA55;
// @71:367
  ARI1 rdiff_bus_cry_4 (
	.FCO(rdiff_bus_cry_4_Z),
	.S(rdiff_bus_Z[4]),
	.Y(rdiff_bus_cry_4_Y_0),
	.B(wptr_bin_sync2_Z[4]),
	.C(GND),
	.D(GND),
	.A(rptr_cmb[4]),
	.FCI(rdiff_bus_cry_3_Z)
);
defparam rdiff_bus_cry_4.INIT=20'h5AA55;
// @71:367
  ARI1 rdiff_bus_cry_5 (
	.FCO(rdiff_bus_cry_5_Z),
	.S(rdiff_bus_Z[5]),
	.Y(rdiff_bus_cry_5_Y_0),
	.B(wptr_bin_sync2_Z[5]),
	.C(GND),
	.D(GND),
	.A(rptr_cmb[5]),
	.FCI(rdiff_bus_cry_4_Z)
);
defparam rdiff_bus_cry_5.INIT=20'h5AA55;
// @71:367
  ARI1 rdiff_bus_cry_6 (
	.FCO(rdiff_bus_cry_6_Z),
	.S(rdiff_bus_Z[6]),
	.Y(rdiff_bus_cry_6_Y_0),
	.B(wptr_bin_sync2_Z[6]),
	.C(GND),
	.D(GND),
	.A(rptr_cmb[6]),
	.FCI(rdiff_bus_cry_5_Z)
);
defparam rdiff_bus_cry_6.INIT=20'h5AA55;
// @71:367
  ARI1 rdiff_bus_cry_7 (
	.FCO(rdiff_bus_cry_7_Z),
	.S(rdiff_bus_Z[7]),
	.Y(rdiff_bus_cry_7_Y_0),
	.B(wptr_bin_sync2_Z[7]),
	.C(GND),
	.D(GND),
	.A(rptr_cmb[7]),
	.FCI(rdiff_bus_cry_6_Z)
);
defparam rdiff_bus_cry_7.INIT=20'h5AA55;
// @71:367
  ARI1 rdiff_bus_cry_8 (
	.FCO(rdiff_bus_cry_8_Z),
	.S(rdiff_bus_Z[8]),
	.Y(rdiff_bus_cry_8_Y_0),
	.B(wptr_bin_sync2_Z[8]),
	.C(GND),
	.D(GND),
	.A(rptr_cmb[8]),
	.FCI(rdiff_bus_cry_7_Z)
);
defparam rdiff_bus_cry_8.INIT=20'h5AA55;
// @71:367
  ARI1 rdiff_bus_s_10 (
	.FCO(rdiff_bus_s_10_FCO_0),
	.S(rdiff_bus_Z[10]),
	.Y(rdiff_bus_s_10_Y_0),
	.B(rptr_cmb[10]),
	.C(wptr_bin_sync2_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(rdiff_bus_cry_9_Z)
);
defparam rdiff_bus_s_10.INIT=20'h49900;
// @71:367
  ARI1 rdiff_bus_cry_9 (
	.FCO(rdiff_bus_cry_9_Z),
	.S(rdiff_bus_Z[9]),
	.Y(rdiff_bus_cry_9_Y_0),
	.B(wptr_bin_sync2_Z[9]),
	.C(GND),
	.D(GND),
	.A(rptr_cmb[9]),
	.FCI(rdiff_bus_cry_8_Z)
);
defparam rdiff_bus_cry_9.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_0 (
	.FCO(wdiff_bus_fwft_cry_0_Z),
	.S(wdiff_bus_fwft_cry_0_S_2),
	.Y(wdiff_bus_fwft_cry_0_Y_2),
	.B(rptr_bin_sync2_fwft_Z[0]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[0]),
	.FCI(VCC)
);
defparam wdiff_bus_fwft_cry_0.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_1 (
	.FCO(wdiff_bus_fwft_cry_1_Z),
	.S(wdiff_bus_fwft_cry_1_S_0),
	.Y(wdiff_bus_fwft_cry_1_Y_2),
	.B(rptr_bin_sync2_fwft_Z[1]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[1]),
	.FCI(wdiff_bus_fwft_cry_0_Z)
);
defparam wdiff_bus_fwft_cry_1.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_2 (
	.FCO(wdiff_bus_fwft_cry_2_Z),
	.S(wdiff_bus_fwft_cry_2_S_0),
	.Y(wdiff_bus_fwft_cry_2_Y_2),
	.B(rptr_bin_sync2_fwft_Z[2]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[2]),
	.FCI(wdiff_bus_fwft_cry_1_Z)
);
defparam wdiff_bus_fwft_cry_2.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_3 (
	.FCO(wdiff_bus_fwft_cry_3_Z),
	.S(wdiff_bus_fwft_cry_3_S_0),
	.Y(wdiff_bus_fwft_cry_3_Y_2),
	.B(rptr_bin_sync2_fwft_Z[3]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[3]),
	.FCI(wdiff_bus_fwft_cry_2_Z)
);
defparam wdiff_bus_fwft_cry_3.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_4 (
	.FCO(wdiff_bus_fwft_cry_4_Z),
	.S(wdiff_bus_fwft_cry_4_S_0),
	.Y(wdiff_bus_fwft_cry_4_Y_2),
	.B(rptr_bin_sync2_fwft_Z[4]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[4]),
	.FCI(wdiff_bus_fwft_cry_3_Z)
);
defparam wdiff_bus_fwft_cry_4.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_5 (
	.FCO(wdiff_bus_fwft_cry_5_Z),
	.S(wdiff_bus_fwft_cry_5_S_0),
	.Y(wdiff_bus_fwft_cry_5_Y_2),
	.B(rptr_bin_sync2_fwft_Z[5]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[5]),
	.FCI(wdiff_bus_fwft_cry_4_Z)
);
defparam wdiff_bus_fwft_cry_5.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_6 (
	.FCO(wdiff_bus_fwft_cry_6_Z),
	.S(wdiff_bus_fwft_cry_6_S_0),
	.Y(wdiff_bus_fwft_cry_6_Y_2),
	.B(rptr_bin_sync2_fwft_Z[6]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[6]),
	.FCI(wdiff_bus_fwft_cry_5_Z)
);
defparam wdiff_bus_fwft_cry_6.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_7 (
	.FCO(wdiff_bus_fwft_cry_7_Z),
	.S(wdiff_bus_fwft_cry_7_S_0),
	.Y(wdiff_bus_fwft_cry_7_Y_2),
	.B(rptr_bin_sync2_fwft_Z[7]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[7]),
	.FCI(wdiff_bus_fwft_cry_6_Z)
);
defparam wdiff_bus_fwft_cry_7.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_cry_8 (
	.FCO(wdiff_bus_fwft_cry_8_Z),
	.S(wdiff_bus_fwft_cry_8_S_0),
	.Y(wdiff_bus_fwft_cry_8_Y_2),
	.B(rptr_bin_sync2_fwft_Z[8]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[8]),
	.FCI(wdiff_bus_fwft_cry_7_Z)
);
defparam wdiff_bus_fwft_cry_8.INIT=20'h5AA55;
// @71:396
  ARI1 wdiff_bus_fwft_s_10 (
	.FCO(wdiff_bus_fwft_s_10_FCO_2),
	.S(full_r_3),
	.Y(wdiff_bus_fwft_s_10_Y_2),
	.B(rptr_bin_sync2_fwft_Z[10]),
	.C(wptr_cmb[10]),
	.D(GND),
	.A(VCC),
	.FCI(wdiff_bus_fwft_cry_9_Z)
);
defparam wdiff_bus_fwft_s_10.INIT=20'h49900;
// @71:396
  ARI1 wdiff_bus_fwft_cry_9 (
	.FCO(wdiff_bus_fwft_cry_9_Z),
	.S(wdiff_bus_fwft_cry_9_S_0),
	.Y(wdiff_bus_fwft_cry_9_Y_2),
	.B(rptr_bin_sync2_fwft_Z[9]),
	.C(GND),
	.D(GND),
	.A(wptr_cmb[9]),
	.FCI(wdiff_bus_fwft_cry_8_Z)
);
defparam wdiff_bus_fwft_cry_9.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_0 (
	.FCO(rdiff_bus_fwft_cry_0_Z),
	.S(rdiff_bus_fwft_cry_0_S_2),
	.Y(rdiff_bus_fwft_cry_0_Y_2),
	.B(wptr_bin_sync2_Z[0]),
	.C(GND),
	.D(GND),
	.A(rdiff_bus_fwft),
	.FCI(GND)
);
defparam rdiff_bus_fwft_cry_0.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_1 (
	.FCO(rdiff_bus_fwft_cry_1_Z),
	.S(rdiff_bus_fwft_Z[1]),
	.Y(rdiff_bus_fwft_cry_1_Y_2),
	.B(wptr_bin_sync2_Z[1]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[1]),
	.FCI(rdiff_bus_fwft_cry_0_Z)
);
defparam rdiff_bus_fwft_cry_1.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_2 (
	.FCO(rdiff_bus_fwft_cry_2_Z),
	.S(rdiff_bus_fwft_Z[2]),
	.Y(rdiff_bus_fwft_cry_2_Y_2),
	.B(wptr_bin_sync2_Z[2]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[2]),
	.FCI(rdiff_bus_fwft_cry_1_Z)
);
defparam rdiff_bus_fwft_cry_2.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_3 (
	.FCO(rdiff_bus_fwft_cry_3_Z),
	.S(rdiff_bus_fwft_Z[3]),
	.Y(rdiff_bus_fwft_cry_3_Y_2),
	.B(wptr_bin_sync2_Z[3]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[3]),
	.FCI(rdiff_bus_fwft_cry_2_Z)
);
defparam rdiff_bus_fwft_cry_3.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_4 (
	.FCO(rdiff_bus_fwft_cry_4_Z),
	.S(rdiff_bus_fwft_Z[4]),
	.Y(rdiff_bus_fwft_cry_4_Y_2),
	.B(wptr_bin_sync2_Z[4]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[4]),
	.FCI(rdiff_bus_fwft_cry_3_Z)
);
defparam rdiff_bus_fwft_cry_4.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_5 (
	.FCO(rdiff_bus_fwft_cry_5_Z),
	.S(rdiff_bus_fwft_Z[5]),
	.Y(rdiff_bus_fwft_cry_5_Y_2),
	.B(wptr_bin_sync2_Z[5]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[5]),
	.FCI(rdiff_bus_fwft_cry_4_Z)
);
defparam rdiff_bus_fwft_cry_5.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_6 (
	.FCO(rdiff_bus_fwft_cry_6_Z),
	.S(rdiff_bus_fwft_Z[6]),
	.Y(rdiff_bus_fwft_cry_6_Y_2),
	.B(wptr_bin_sync2_Z[6]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[6]),
	.FCI(rdiff_bus_fwft_cry_5_Z)
);
defparam rdiff_bus_fwft_cry_6.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_7 (
	.FCO(rdiff_bus_fwft_cry_7_Z),
	.S(rdiff_bus_fwft_Z[7]),
	.Y(rdiff_bus_fwft_cry_7_Y_2),
	.B(wptr_bin_sync2_Z[7]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[7]),
	.FCI(rdiff_bus_fwft_cry_6_Z)
);
defparam rdiff_bus_fwft_cry_7.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_cry_8 (
	.FCO(rdiff_bus_fwft_cry_8_Z),
	.S(rdiff_bus_fwft_Z[8]),
	.Y(rdiff_bus_fwft_cry_8_Y_2),
	.B(wptr_bin_sync2_Z[8]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[8]),
	.FCI(rdiff_bus_fwft_cry_7_Z)
);
defparam rdiff_bus_fwft_cry_8.INIT=20'h5AA55;
// @71:395
  ARI1 rdiff_bus_fwft_s_10 (
	.FCO(rdiff_bus_fwft_s_10_FCO_2),
	.S(rdiff_bus_fwft_Z[10]),
	.Y(rdiff_bus_fwft_s_10_Y_2),
	.B(rptr_fwft_cmb[10]),
	.C(wptr_bin_sync2_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(rdiff_bus_fwft_cry_9_Z)
);
defparam rdiff_bus_fwft_s_10.INIT=20'h49900;
// @71:395
  ARI1 rdiff_bus_fwft_cry_9 (
	.FCO(rdiff_bus_fwft_cry_9_Z),
	.S(rdiff_bus_fwft_Z[9]),
	.Y(rdiff_bus_fwft_cry_9_Y_2),
	.B(wptr_bin_sync2_Z[9]),
	.C(GND),
	.D(GND),
	.A(rptr_fwft_cmb[9]),
	.FCI(rdiff_bus_fwft_cry_8_Z)
);
defparam rdiff_bus_fwft_cry_9.INIT=20'h5AA55;
// @71:326
  CFG2 emptyi_fwftlto10_4 (
	.A(rdiff_bus_fwft_Z[9]),
	.B(rdiff_bus_fwft_Z[8]),
	.Y(emptyi_fwftlto10_4_Z)
);
defparam emptyi_fwftlto10_4.INIT=4'h8;
// @71:823
  CFG2 \genblk10.memwaddr_r_RNILGFC[8]  (
	.A(fifo_MEMWADDR[8]),
	.B(fifo_MEMWADDR[9]),
	.Y(N_139_4)
);
defparam \genblk10.memwaddr_r_RNILGFC[8] .INIT=4'h8;
// @71:709
  CFG2 \rptr_gray_fwft_3[0]  (
	.A(rptr_fwft_cmb_axb_1),
	.B(rptr_fwft_cmb_axb_0),
	.Y(rptr_gray_fwft_3_Z[0])
);
defparam \rptr_gray_fwft_3[0] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[1]  (
	.A(rptr_fwft_cmb_axb_1),
	.B(rptr_fwft_cmb_axb_2),
	.Y(rptr_gray_fwft_3_Z[1])
);
defparam \rptr_gray_fwft_3[1] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[2]  (
	.A(rptr_fwft_cmb_axb_2),
	.B(rptr_fwft_cmb_axb_3),
	.Y(rptr_gray_fwft_3_Z[2])
);
defparam \rptr_gray_fwft_3[2] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[3]  (
	.A(rptr_fwft_cmb_axb_3),
	.B(rptr_fwft_cmb_axb_4),
	.Y(rptr_gray_fwft_3_Z[3])
);
defparam \rptr_gray_fwft_3[3] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[4]  (
	.A(rptr_fwft_cmb_axb_4),
	.B(rptr_fwft_cmb_axb_5),
	.Y(rptr_gray_fwft_3_Z[4])
);
defparam \rptr_gray_fwft_3[4] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[5]  (
	.A(rptr_fwft_cmb_axb_5),
	.B(rptr_fwft_cmb_axb_6),
	.Y(rptr_gray_fwft_3_Z[5])
);
defparam \rptr_gray_fwft_3[5] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[6]  (
	.A(rptr_fwft_cmb_axb_6),
	.B(rptr_fwft_cmb_axb_7),
	.Y(rptr_gray_fwft_3_Z[6])
);
defparam \rptr_gray_fwft_3[6] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[7]  (
	.A(rptr_fwft_cmb_axb_7),
	.B(rptr_fwft_cmb_axb_8),
	.Y(rptr_gray_fwft_3_Z[7])
);
defparam \rptr_gray_fwft_3[7] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[8]  (
	.A(rptr_fwft_cmb_axb_8),
	.B(rptr_fwft_cmb_axb_9),
	.Y(rptr_gray_fwft_3_Z[8])
);
defparam \rptr_gray_fwft_3[8] .INIT=4'h6;
// @71:709
  CFG2 \rptr_gray_fwft_3[9]  (
	.A(rptr_fwft_cmb_axb_9),
	.B(rptr_fwft_cmb_axb_10),
	.Y(rptr_gray_fwft_3_Z[9])
);
defparam \rptr_gray_fwft_3[9] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[0]  (
	.A(wptr_cmb_axb_1),
	.B(wptr_cmb_axb_0),
	.Y(wptr_gray_3_Z[0])
);
defparam \wptr_gray_3[0] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[1]  (
	.A(wptr_cmb_axb_1),
	.B(wptr_cmb_axb_2),
	.Y(wptr_gray_3_Z[1])
);
defparam \wptr_gray_3[1] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[2]  (
	.A(wptr_cmb_axb_2),
	.B(wptr_cmb_axb_3),
	.Y(wptr_gray_3_Z[2])
);
defparam \wptr_gray_3[2] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[3]  (
	.A(wptr_cmb_axb_3),
	.B(wptr_cmb_axb_4),
	.Y(wptr_gray_3_Z[3])
);
defparam \wptr_gray_3[3] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[4]  (
	.A(wptr_cmb_axb_4),
	.B(wptr_cmb_axb_5),
	.Y(wptr_gray_3_Z[4])
);
defparam \wptr_gray_3[4] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[5]  (
	.A(wptr_cmb_axb_5),
	.B(wptr_cmb_axb_6),
	.Y(wptr_gray_3_Z[5])
);
defparam \wptr_gray_3[5] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[6]  (
	.A(wptr_cmb_axb_6),
	.B(wptr_cmb_axb_7),
	.Y(wptr_gray_3_Z[6])
);
defparam \wptr_gray_3[6] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[7]  (
	.A(wptr_cmb_axb_7),
	.B(wptr_cmb_axb_8),
	.Y(wptr_gray_3_Z[7])
);
defparam \wptr_gray_3[7] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[8]  (
	.A(wptr_cmb_axb_8),
	.B(wptr_cmb_axb_9),
	.Y(wptr_gray_3_Z[8])
);
defparam \wptr_gray_3[8] .INIT=4'h6;
// @71:676
  CFG2 \wptr_gray_3[9]  (
	.A(wptr_cmb_axb_9),
	.B(wptr_cmb_axb_10),
	.Y(wptr_gray_3_Z[9])
);
defparam \wptr_gray_3[9] .INIT=4'h6;
// @71:326
  CFG4 emptyi_fwftlto10_6 (
	.A(rdiff_bus_fwft_Z[2]),
	.B(rdiff_bus_fwft_Z[3]),
	.C(rdiff_bus_fwft_Z[4]),
	.D(rdiff_bus_fwft_Z[5]),
	.Y(emptyi_fwftlto10_6_Z)
);
defparam emptyi_fwftlto10_6.INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0_6  (
	.A(rdiff_bus_Z[5]),
	.B(rdiff_bus_Z[6]),
	.C(rdiff_bus_Z[7]),
	.D(rdiff_bus_Z[8]),
	.Y(empty_r10_0_a2_0_6)
);
defparam \genblk10.empty_r10_0_a2_0_6 .INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0_5  (
	.A(rdiff_bus_Z[1]),
	.B(rdiff_bus_Z[2]),
	.C(rdiff_bus_Z[3]),
	.D(rdiff_bus_Z[4]),
	.Y(empty_r10_0_a2_0_5)
);
defparam \genblk10.empty_r10_0_a2_0_5 .INIT=16'h8000;
// @75:793
  CFG4 \genblk10.memraddr_r_RNIA09I1[4]  (
	.A(fifo_MEMRADDR[7]),
	.B(fifo_MEMRADDR[6]),
	.C(fifo_MEMRADDR[5]),
	.D(fifo_MEMRADDR[4]),
	.Y(memraddr_r_0_sqmuxa_0_48_a2_i_6)
);
defparam \genblk10.memraddr_r_RNIA09I1[4] .INIT=16'h7FFF;
// @75:793
  CFG4 \genblk10.memraddr_r_RNIQF8I1[0]  (
	.A(fifo_MEMRADDR[3]),
	.B(fifo_MEMRADDR[2]),
	.C(fifo_MEMRADDR[1]),
	.D(fifo_MEMRADDR[0]),
	.Y(memraddr_r_0_sqmuxa_0_48_a2_i_5)
);
defparam \genblk10.memraddr_r_RNIQF8I1[0] .INIT=16'h7FFF;
// @71:823
  CFG4 \genblk10.memwaddr_r_RNIUKUO[4]  (
	.A(fifo_MEMWADDR[7]),
	.B(fifo_MEMWADDR[6]),
	.C(fifo_MEMWADDR[5]),
	.D(fifo_MEMWADDR[4]),
	.Y(N_139_6)
);
defparam \genblk10.memwaddr_r_RNIUKUO[4] .INIT=16'h8000;
// @71:823
  CFG4 \genblk10.memwaddr_r_RNIE4UO[0]  (
	.A(fifo_MEMWADDR[3]),
	.B(fifo_MEMWADDR[2]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(N_139_5)
);
defparam \genblk10.memwaddr_r_RNIE4UO[0] .INIT=16'h8000;
// @71:326
  CFG4 emptyi_fwftlto10_8 (
	.A(rdiff_bus_fwft_Z[1]),
	.B(rdiff_bus_fwft_cry_0_Y_2),
	.C(emptyi_fwftlto10_6_Z),
	.D(rdiff_bus_fwft_Z[10]),
	.Y(emptyi_fwftlto10_8_Z)
);
defparam emptyi_fwftlto10_8.INIT=16'h8000;
// @71:730
  CFG4 \genblk10.empty_r10_0_a2_0  (
	.A(rdiff_bus_Z[9]),
	.B(rdiff_bus_Z[10]),
	.C(empty_r10_0_a2_0_5),
	.D(empty_r10_0_a2_0_6),
	.Y(N_277)
);
defparam \genblk10.empty_r10_0_a2_0 .INIT=16'h8000;
// @71:326
  CFG4 emptyi_fwftlto10 (
	.A(rdiff_bus_fwft_Z[6]),
	.B(rdiff_bus_fwft_Z[7]),
	.C(emptyi_fwftlto10_4_Z),
	.D(emptyi_fwftlto10_8_Z),
	.Y(emptyi_fwft)
);
defparam emptyi_fwftlto10.INIT=16'h8000;
// @71:730
  CFG3 \genblk10.empty_r10_0_a2  (
	.A(rdiff_bus_cry_0_Y_0),
	.B(N_277),
	.C(empty_r_RNIPRN01_Y),
	.Y(empty_r_1_sqmuxa)
);
defparam \genblk10.empty_r10_0_a2 .INIT=8'h04;
// @71:730
  CFG3 \genblk10.empty_r9_0_a2  (
	.A(rdiff_bus_cry_0_Y_0),
	.B(N_277),
	.C(empty_r_RNIPRN01_Y),
	.Y(empty_r9)
);
defparam \genblk10.empty_r9_0_a2 .INIT=8'h80;
// @71:719
  CFG4 \genblk10.empty_r_4_f0  (
	.A(N_277),
	.B(rdiff_bus_cry_0_Y_0),
	.C(empty_r_1_sqmuxa),
	.D(empty_r9),
	.Y(empty_r_4)
);
defparam \genblk10.empty_r_4_f0 .INIT=16'h0F08;
// @71:458
  COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4 Wr_corefifo_NstagesSync (
	.wptr_gray(wptr_gray[10:0]),
	.wptr_gray_sync(wptr_gray_sync[9:0]),
	.wptr_bin_sync_0(wptr_bin_sync[10]),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst)
);
// @71:501
  COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_5 Wr_corefifo_grayToBinConv (
	.wptr_bin_sync(wptr_bin_sync[10:0]),
	.wptr_gray_sync(wptr_gray_sync[9:0])
);
// @71:547
  COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4 Rd_corefifo_NstagesSync_fwft (
	.rptr_gray_sync_fwft(rptr_gray_sync_fwft[9:0]),
	.rptr_bin_sync_fwft_0(rptr_bin_sync_fwft[10]),
	.rptr_gray_fwft(rptr_gray_fwft[10:0]),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1)
);
// @71:562
  COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_6 Rd_grayToBinConv_fwft (
	.rptr_bin_sync_fwft(rptr_bin_sync_fwft[10:0]),
	.rptr_gray_sync_fwft(rptr_gray_sync_fwft[9:0])
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0 */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1 (
  int_MEMRD_fwft_1,
  int_MEMRD_fwft_1_i_m2_0,
  fwft_Q,
  EMPTY1,
  Controler_0_SRC_2_Fifo_Read_Enable,
  N_151,
  N_156,
  N_155,
  N_154,
  N_153,
  N_152,
  N_161,
  N_160,
  N_159,
  N_158,
  N_157,
  empty_r_RNIPRN01_Y,
  fifo_valid_1z,
  middle_valid_1z,
  Clock_Reset_0_Main_CLOCK,
  dff_arst,
  UART_Protocol_1_RX_FIFO_EMPTY
)
;
input [33:15] int_MEMRD_fwft_1 ;
input [9:0] int_MEMRD_fwft_1_i_m2_0 ;
output [39:0] fwft_Q ;
input EMPTY1 ;
input Controler_0_SRC_2_Fifo_Read_Enable ;
input N_151 ;
input N_156 ;
input N_155 ;
input N_154 ;
input N_153 ;
input N_152 ;
input N_161 ;
input N_160 ;
input N_159 ;
input N_158 ;
input N_157 ;
input empty_r_RNIPRN01_Y ;
output fifo_valid_1z ;
output middle_valid_1z ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
output UART_Protocol_1_RX_FIFO_EMPTY ;
wire EMPTY1 ;
wire Controler_0_SRC_2_Fifo_Read_Enable ;
wire N_151 ;
wire N_156 ;
wire N_155 ;
wire N_154 ;
wire N_153 ;
wire N_152 ;
wire N_161 ;
wire N_160 ;
wire N_159 ;
wire N_158 ;
wire N_157 ;
wire empty_r_RNIPRN01_Y ;
wire fifo_valid_1z ;
wire middle_valid_1z ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire UART_Protocol_1_RX_FIFO_EMPTY ;
wire [33:15] dout_4_Z;
wire [39:0] middle_dout_Z;
wire N_82_i ;
wire update_dout_i ;
wire GND ;
wire N_936_i ;
wire VCC ;
wire dout_valid_Z ;
wire N_78_i ;
wire un4_update_dout_1_0_2 ;
wire un4_fifo_rd_en_0_2 ;
wire N_146 ;
wire N_147 ;
wire N_148 ;
wire N_149 ;
wire N_135 ;
wire N_136 ;
wire N_137 ;
wire N_138 ;
wire N_139 ;
wire N_140 ;
wire N_141 ;
wire N_142 ;
wire N_143 ;
wire N_144 ;
wire N_145 ;
wire N_129 ;
wire N_130 ;
wire N_131 ;
wire N_132 ;
wire N_133 ;
wire N_134 ;
wire N_3 ;
wire N_2 ;
  CFG1 empty_RNO (
	.A(N_82_i),
	.Y(update_dout_i)
);
defparam empty_RNO.INIT=2'h1;
// @72:206
  SLE empty (
	.Q(UART_Protocol_1_RX_FIFO_EMPTY),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(update_dout_i),
	.EN(N_936_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE dout_valid (
	.Q(dout_valid_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_82_i),
	.EN(N_936_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE middle_valid (
	.Q(middle_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_78_i),
	.EN(un4_update_dout_1_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE fifo_valid (
	.Q(fifo_valid_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(empty_r_RNIPRN01_Y),
	.EN(un4_fifo_rd_en_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[3]  (
	.Q(fwft_Q[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_146),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[2]  (
	.Q(fwft_Q[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_147),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[1]  (
	.Q(fwft_Q[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_148),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[0]  (
	.Q(fwft_Q[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_149),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[18]  (
	.Q(fwft_Q[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[18]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[17]  (
	.Q(fwft_Q[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[17]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[16]  (
	.Q(fwft_Q[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[16]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[15]  (
	.Q(fwft_Q[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[15]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[14]  (
	.Q(fwft_Q[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_135),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[13]  (
	.Q(fwft_Q[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_136),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[12]  (
	.Q(fwft_Q[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_137),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[11]  (
	.Q(fwft_Q[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_138),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[10]  (
	.Q(fwft_Q[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_139),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[9]  (
	.Q(fwft_Q[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_140),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[8]  (
	.Q(fwft_Q[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_141),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[7]  (
	.Q(fwft_Q[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_142),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[6]  (
	.Q(fwft_Q[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_143),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[5]  (
	.Q(fwft_Q[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_144),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[4]  (
	.Q(fwft_Q[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_145),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[33]  (
	.Q(fwft_Q[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[33]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[32]  (
	.Q(fwft_Q[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[32]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[31]  (
	.Q(fwft_Q[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[31]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[30]  (
	.Q(fwft_Q[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[30]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[29]  (
	.Q(fwft_Q[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[29]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[28]  (
	.Q(fwft_Q[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[28]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[27]  (
	.Q(fwft_Q[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[27]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[26]  (
	.Q(fwft_Q[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[26]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[25]  (
	.Q(fwft_Q[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[25]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[24]  (
	.Q(fwft_Q[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[24]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[23]  (
	.Q(fwft_Q[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[23]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[22]  (
	.Q(fwft_Q[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[22]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[21]  (
	.Q(fwft_Q[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[21]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[20]  (
	.Q(fwft_Q[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[20]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[19]  (
	.Q(fwft_Q[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dout_4_Z[19]),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[8]  (
	.Q(middle_dout_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[8]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[7]  (
	.Q(middle_dout_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[7]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[6]  (
	.Q(middle_dout_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[6]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[5]  (
	.Q(middle_dout_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[5]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[4]  (
	.Q(middle_dout_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[4]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[3]  (
	.Q(middle_dout_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[3]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[2]  (
	.Q(middle_dout_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[2]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[1]  (
	.Q(middle_dout_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[1]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[0]  (
	.Q(middle_dout_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[0]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[39]  (
	.Q(fwft_Q[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_129),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[38]  (
	.Q(fwft_Q[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_130),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[37]  (
	.Q(fwft_Q[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_131),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[36]  (
	.Q(fwft_Q[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_132),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[35]  (
	.Q(fwft_Q[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_133),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \dout[34]  (
	.Q(fwft_Q[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_134),
	.EN(N_82_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[23]  (
	.Q(middle_dout_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[23]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[22]  (
	.Q(middle_dout_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[22]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[21]  (
	.Q(middle_dout_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[21]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[20]  (
	.Q(middle_dout_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[20]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[19]  (
	.Q(middle_dout_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[19]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[18]  (
	.Q(middle_dout_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[18]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[17]  (
	.Q(middle_dout_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[17]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[16]  (
	.Q(middle_dout_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[16]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[15]  (
	.Q(middle_dout_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[15]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[14]  (
	.Q(middle_dout_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_157),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[13]  (
	.Q(middle_dout_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_158),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[12]  (
	.Q(middle_dout_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_159),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[11]  (
	.Q(middle_dout_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_160),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[10]  (
	.Q(middle_dout_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_161),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[9]  (
	.Q(middle_dout_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1_i_m2_0[9]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[38]  (
	.Q(middle_dout_Z[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_152),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[37]  (
	.Q(middle_dout_Z[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_153),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[36]  (
	.Q(middle_dout_Z[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_154),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[35]  (
	.Q(middle_dout_Z[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_155),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[34]  (
	.Q(middle_dout_Z[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_156),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[33]  (
	.Q(middle_dout_Z[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[33]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[32]  (
	.Q(middle_dout_Z[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[32]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[31]  (
	.Q(middle_dout_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[31]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[30]  (
	.Q(middle_dout_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[30]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[29]  (
	.Q(middle_dout_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[29]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[28]  (
	.Q(middle_dout_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[28]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[27]  (
	.Q(middle_dout_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[27]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[26]  (
	.Q(middle_dout_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[26]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[25]  (
	.Q(middle_dout_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[25]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[24]  (
	.Q(middle_dout_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(int_MEMRD_fwft_1[24]),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:280
  SLE \middle_dout[39]  (
	.Q(middle_dout_Z[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(N_151),
	.EN(N_78_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:120
  CFG3 un4_update_dout_1_0 (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(N_82_i),
	.Y(un4_update_dout_1_0_2)
);
defparam un4_update_dout_1_0.INIT=8'hF2;
// @72:206
  CFG2 dout_valid_RNI260D1 (
	.A(N_82_i),
	.B(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(N_936_i)
);
defparam dout_valid_RNI260D1.INIT=4'hE;
// @72:88
  CFG4 un4_fifo_rd_en_0 (
	.A(EMPTY1),
	.B(fifo_valid_1z),
	.C(middle_valid_1z),
	.D(N_82_i),
	.Y(un4_fifo_rd_en_0_2)
);
defparam un4_fifo_rd_en_0.INIT=16'hFF1D;
// @72:280
  CFG3 fifo_valid_RNIGT8P1 (
	.A(fifo_valid_1z),
	.B(middle_valid_1z),
	.C(N_82_i),
	.Y(N_78_i)
);
defparam fifo_valid_RNIGT8P1.INIT=8'h82;
// @72:281
  CFG4 dout_valid_RNIVAD71 (
	.A(middle_valid_1z),
	.B(Controler_0_SRC_2_Fifo_Read_Enable),
	.C(dout_valid_Z),
	.D(fifo_valid_1z),
	.Y(N_82_i)
);
defparam dout_valid_RNIVAD71.INIT=16'hCF8A;
// @72:281
  CFG3 \dout_4_i_m2[37]  (
	.A(middle_dout_Z[37]),
	.B(middle_valid_1z),
	.C(N_153),
	.Y(N_131)
);
defparam \dout_4_i_m2[37] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[39]  (
	.A(middle_dout_Z[39]),
	.B(middle_valid_1z),
	.C(N_151),
	.Y(N_129)
);
defparam \dout_4_i_m2[39] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[38]  (
	.A(middle_dout_Z[38]),
	.B(middle_valid_1z),
	.C(N_152),
	.Y(N_130)
);
defparam \dout_4_i_m2[38] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[36]  (
	.A(middle_dout_Z[36]),
	.B(middle_valid_1z),
	.C(N_154),
	.Y(N_132)
);
defparam \dout_4_i_m2[36] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[35]  (
	.A(middle_dout_Z[35]),
	.B(middle_valid_1z),
	.C(N_155),
	.Y(N_133)
);
defparam \dout_4_i_m2[35] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[34]  (
	.A(middle_dout_Z[34]),
	.B(middle_valid_1z),
	.C(N_156),
	.Y(N_134)
);
defparam \dout_4_i_m2[34] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[14]  (
	.A(middle_dout_Z[14]),
	.B(middle_valid_1z),
	.C(N_157),
	.Y(N_135)
);
defparam \dout_4_i_m2[14] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[13]  (
	.A(middle_dout_Z[13]),
	.B(middle_valid_1z),
	.C(N_158),
	.Y(N_136)
);
defparam \dout_4_i_m2[13] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[12]  (
	.A(middle_dout_Z[12]),
	.B(middle_valid_1z),
	.C(N_159),
	.Y(N_137)
);
defparam \dout_4_i_m2[12] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[11]  (
	.A(middle_dout_Z[11]),
	.B(middle_valid_1z),
	.C(N_160),
	.Y(N_138)
);
defparam \dout_4_i_m2[11] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[10]  (
	.A(middle_dout_Z[10]),
	.B(middle_valid_1z),
	.C(N_161),
	.Y(N_139)
);
defparam \dout_4_i_m2[10] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[9]  (
	.A(middle_dout_Z[9]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[9]),
	.Y(N_140)
);
defparam \dout_4_i_m2[9] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[8]  (
	.A(middle_dout_Z[8]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[8]),
	.Y(N_141)
);
defparam \dout_4_i_m2[8] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[7]  (
	.A(middle_dout_Z[7]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[7]),
	.Y(N_142)
);
defparam \dout_4_i_m2[7] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[6]  (
	.A(middle_dout_Z[6]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[6]),
	.Y(N_143)
);
defparam \dout_4_i_m2[6] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[5]  (
	.A(middle_dout_Z[5]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[5]),
	.Y(N_144)
);
defparam \dout_4_i_m2[5] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[4]  (
	.A(middle_dout_Z[4]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[4]),
	.Y(N_145)
);
defparam \dout_4_i_m2[4] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[3]  (
	.A(middle_dout_Z[3]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[3]),
	.Y(N_146)
);
defparam \dout_4_i_m2[3] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[2]  (
	.A(middle_dout_Z[2]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[2]),
	.Y(N_147)
);
defparam \dout_4_i_m2[2] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[1]  (
	.A(middle_dout_Z[1]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[1]),
	.Y(N_148)
);
defparam \dout_4_i_m2[1] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4_i_m2[0]  (
	.A(middle_dout_Z[0]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1_i_m2_0[0]),
	.Y(N_149)
);
defparam \dout_4_i_m2[0] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[29]  (
	.A(middle_dout_Z[29]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[29]),
	.Y(dout_4_Z[29])
);
defparam \dout_4[29] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[28]  (
	.A(middle_dout_Z[28]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[28]),
	.Y(dout_4_Z[28])
);
defparam \dout_4[28] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[20]  (
	.A(middle_dout_Z[20]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[20]),
	.Y(dout_4_Z[20])
);
defparam \dout_4[20] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[19]  (
	.A(middle_dout_Z[19]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[19]),
	.Y(dout_4_Z[19])
);
defparam \dout_4[19] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[30]  (
	.A(middle_dout_Z[30]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[30]),
	.Y(dout_4_Z[30])
);
defparam \dout_4[30] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[27]  (
	.A(middle_dout_Z[27]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[27]),
	.Y(dout_4_Z[27])
);
defparam \dout_4[27] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[21]  (
	.A(middle_dout_Z[21]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[21]),
	.Y(dout_4_Z[21])
);
defparam \dout_4[21] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[18]  (
	.A(middle_dout_Z[18]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[18]),
	.Y(dout_4_Z[18])
);
defparam \dout_4[18] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[31]  (
	.A(middle_dout_Z[31]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[31]),
	.Y(dout_4_Z[31])
);
defparam \dout_4[31] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[26]  (
	.A(middle_dout_Z[26]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[26]),
	.Y(dout_4_Z[26])
);
defparam \dout_4[26] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[22]  (
	.A(middle_dout_Z[22]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[22]),
	.Y(dout_4_Z[22])
);
defparam \dout_4[22] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[17]  (
	.A(middle_dout_Z[17]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[17]),
	.Y(dout_4_Z[17])
);
defparam \dout_4[17] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[33]  (
	.A(middle_dout_Z[33]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[33]),
	.Y(dout_4_Z[33])
);
defparam \dout_4[33] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[32]  (
	.A(middle_dout_Z[32]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[32]),
	.Y(dout_4_Z[32])
);
defparam \dout_4[32] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[25]  (
	.A(middle_dout_Z[25]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[25]),
	.Y(dout_4_Z[25])
);
defparam \dout_4[25] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[24]  (
	.A(middle_dout_Z[24]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[24]),
	.Y(dout_4_Z[24])
);
defparam \dout_4[24] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[23]  (
	.A(middle_dout_Z[23]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[23]),
	.Y(dout_4_Z[23])
);
defparam \dout_4[23] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[16]  (
	.A(middle_dout_Z[16]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[16]),
	.Y(dout_4_Z[16])
);
defparam \dout_4[16] .INIT=8'hB8;
// @72:281
  CFG3 \dout_4[15]  (
	.A(middle_dout_Z[15]),
	.B(middle_valid_1z),
	.C(int_MEMRD_fwft_1[15]),
	.Y(dout_4_Z[15])
);
defparam \dout_4[15] .INIT=8'hB8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1 */

module COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2 (
  UART_RX_Protocol_0_Fifo_Write_Data,
  RDATA_int,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  Clock_Reset_0_UART_CLOCK,
  full_r_RNIL74B_Y,
  empty_r_RNIPRN01_Y,
  Clock_Reset_0_Main_CLOCK
)
;
input [39:0] UART_RX_Protocol_0_Fifo_Write_Data ;
output [39:0] RDATA_int ;
input [9:0] fifo_MEMWADDR ;
input [9:0] fifo_MEMRADDR ;
input Clock_Reset_0_UART_CLOCK ;
input full_r_RNIL74B_Y ;
input empty_r_RNIPRN01_Y ;
input Clock_Reset_0_Main_CLOCK ;
wire Clock_Reset_0_UART_CLOCK ;
wire full_r_RNIL74B_Y ;
wire empty_r_RNIPRN01_Y ;
wire Clock_Reset_0_Main_CLOCK ;
wire [19:0] COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_B_DOUT_2;
wire [19:0] COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_B_DOUT_2;
wire GND ;
wire VCC ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_SB_CORRECT_2 ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__0_ ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_SB_CORRECT_2 ;
wire COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_DB_DETECT_2 ;
wire Z_ACCESS_BUSY_0__1_ ;
// @73:59
  RAM1K20 COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock_Reset_0_Main_CLOCK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT(RDATA_int[19:0]),
	.A_WEN({GND, GND}),
	.A_REN(empty_r_RNIPRN01_Y),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNIL74B_Y, VCC, VCC}),
	.B_CLK(Clock_Reset_0_UART_CLOCK),
	.B_DIN(UART_RX_Protocol_0_Fifo_Write_Data[19:0]),
	.B_DOUT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_B_DOUT_2[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_SB_CORRECT_2),
	.DB_DETECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0.RAMINDEX="core%1024-1024%40-40%SPEED%0%0%TWO-PORT%ECC_EN-0";
// @73:32
  RAM1K20 COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 (
	.A_ADDR({fifo_MEMRADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(Clock_Reset_0_Main_CLOCK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT(RDATA_int[39:20]),
	.A_WEN({GND, GND}),
	.A_REN(empty_r_RNIPRN01_Y),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({fifo_MEMWADDR[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({full_r_RNIL74B_Y, VCC, VCC}),
	.B_CLK(Clock_Reset_0_UART_CLOCK),
	.B_DIN({UART_RX_Protocol_0_Fifo_Write_Data[39], GND, GND, GND, GND, GND, VCC, GND, UART_RX_Protocol_0_Fifo_Write_Data[31:20]}),
	.B_DOUT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_B_DOUT_2[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_SB_CORRECT_2),
	.DB_DETECT(COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1_DB_DETECT_2),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__1_)
);
defparam COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1.RAMINDEX="core%1024-1024%40-40%SPEED%0%1%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2 */

module COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0 (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  RDATA_int,
  UART_RX_Protocol_0_Fifo_Write_Data,
  Clock_Reset_0_Main_CLOCK,
  empty_r_RNIPRN01_Y,
  full_r_RNIL74B_Y,
  Clock_Reset_0_UART_CLOCK
)
;
input [9:0] fifo_MEMRADDR ;
input [9:0] fifo_MEMWADDR ;
output [39:0] RDATA_int ;
input [39:0] UART_RX_Protocol_0_Fifo_Write_Data ;
input Clock_Reset_0_Main_CLOCK ;
input empty_r_RNIPRN01_Y ;
input full_r_RNIL74B_Y ;
input Clock_Reset_0_UART_CLOCK ;
wire Clock_Reset_0_Main_CLOCK ;
wire empty_r_RNIPRN01_Y ;
wire full_r_RNIL74B_Y ;
wire Clock_Reset_0_UART_CLOCK ;
wire N_1560 ;
wire N_1561 ;
wire N_1562 ;
wire N_1563 ;
wire N_1564 ;
wire N_1565 ;
wire N_1566 ;
wire GND ;
wire VCC ;
// @74:53
  COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2 L1_asyncnonpipe (
	.UART_RX_Protocol_0_Fifo_Write_Data({UART_RX_Protocol_0_Fifo_Write_Data[39], N_1566, N_1565, N_1564, N_1563, N_1562, N_1561, N_1560, UART_RX_Protocol_0_Fifo_Write_Data[31:0]}),
	.RDATA_int(RDATA_int[39:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.full_r_RNIL74B_Y(full_r_RNIL74B_Y),
	.empty_r_RNIPRN01_Y(empty_r_RNIPRN01_Y),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0 */

module COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2 (
  UART_RX_Protocol_0_Fifo_Write_Data,
  state_reg_0,
  UART_Protocol_1_RX_Fifo_Data,
  UART_Protocol_1_RX_FIFO_EMPTY,
  COREFIFO_C0_0_0_FULL,
  Chain_arst1,
  Clock_Reset_0_UART_CLOCK,
  memwaddr_r_lcry_cy_Y_0,
  Controler_0_SRC_2_Fifo_Read_Enable,
  Clock_Reset_0_Main_CLOCK,
  dff_arst
)
;
input [39:0] UART_RX_Protocol_0_Fifo_Write_Data ;
input state_reg_0 ;
output [39:0] UART_Protocol_1_RX_Fifo_Data ;
output UART_Protocol_1_RX_FIFO_EMPTY ;
output COREFIFO_C0_0_0_FULL ;
input Chain_arst1 ;
input Clock_Reset_0_UART_CLOCK ;
output memwaddr_r_lcry_cy_Y_0 ;
input Controler_0_SRC_2_Fifo_Read_Enable ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
wire state_reg_0 ;
wire UART_Protocol_1_RX_FIFO_EMPTY ;
wire COREFIFO_C0_0_0_FULL ;
wire Chain_arst1 ;
wire Clock_Reset_0_UART_CLOCK ;
wire memwaddr_r_lcry_cy_Y_0 ;
wire Controler_0_SRC_2_Fifo_Read_Enable ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire [39:0] RDATA_r_Z;
wire [39:0] RDATA_int;
wire [39:0] fwft_Q_r_Z;
wire [39:0] fwft_Q;
wire [9:0] int_MEMRD_fwft_1_i_m2_0;
wire [33:15] int_MEMRD_fwft_1_Z;
wire [9:0] fifo_MEMWADDR;
wire [9:0] fifo_MEMRADDR;
wire REN_d1_Z ;
wire VCC ;
wire empty_r_RNIPRN01_Y ;
wire GND ;
wire RE_d1_Z ;
wire re_set_Z ;
wire N_72_i ;
wire N_74_i ;
wire N_153 ;
wire N_151 ;
wire N_152 ;
wire N_154 ;
wire N_155 ;
wire N_156 ;
wire N_157 ;
wire N_158 ;
wire N_159 ;
wire N_160 ;
wire N_161 ;
wire middle_valid ;
wire fifo_valid ;
wire full_r_RNIL74B_Y ;
wire EMPTY1 ;
wire N_1567 ;
wire N_1568 ;
wire N_1569 ;
wire N_1570 ;
wire N_1571 ;
wire N_1572 ;
wire N_1573 ;
// @75:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(empty_r_RNIPRN01_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1110
  SLE RE_d1 (
	.Q(RE_d1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(Controler_0_SRC_2_Fifo_Read_Enable),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(REN_d1_Z),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[7]  (
	.Q(RDATA_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[7]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[6]  (
	.Q(RDATA_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[6]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[5]  (
	.Q(RDATA_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[5]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[4]  (
	.Q(RDATA_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[4]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[3]  (
	.Q(RDATA_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[3]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[2]  (
	.Q(RDATA_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[2]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[1]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[0]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[22]  (
	.Q(RDATA_r_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[22]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[21]  (
	.Q(RDATA_r_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[21]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[20]  (
	.Q(RDATA_r_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[20]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[19]  (
	.Q(RDATA_r_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[19]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[18]  (
	.Q(RDATA_r_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[18]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[17]  (
	.Q(RDATA_r_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[17]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[16]  (
	.Q(RDATA_r_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[16]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[15]  (
	.Q(RDATA_r_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[15]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[14]  (
	.Q(RDATA_r_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[14]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[13]  (
	.Q(RDATA_r_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[13]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[12]  (
	.Q(RDATA_r_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[12]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[11]  (
	.Q(RDATA_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[11]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[10]  (
	.Q(RDATA_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[10]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[9]  (
	.Q(RDATA_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[9]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[8]  (
	.Q(RDATA_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[8]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[37]  (
	.Q(RDATA_r_Z[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[37]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[36]  (
	.Q(RDATA_r_Z[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[36]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[35]  (
	.Q(RDATA_r_Z[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[35]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[34]  (
	.Q(RDATA_r_Z[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[34]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[33]  (
	.Q(RDATA_r_Z[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[33]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[32]  (
	.Q(RDATA_r_Z[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[32]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[31]  (
	.Q(RDATA_r_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[31]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[30]  (
	.Q(RDATA_r_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[30]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[29]  (
	.Q(RDATA_r_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[29]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[28]  (
	.Q(RDATA_r_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[28]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[27]  (
	.Q(RDATA_r_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[27]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[26]  (
	.Q(RDATA_r_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[26]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[25]  (
	.Q(RDATA_r_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[25]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[24]  (
	.Q(RDATA_r_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[24]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[23]  (
	.Q(RDATA_r_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[23]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[39]  (
	.Q(RDATA_r_Z[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[39]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1055
  SLE \RDATA_r[38]  (
	.Q(RDATA_r_Z[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(RDATA_int[38]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[2]  (
	.Q(fwft_Q_r_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[2]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[1]  (
	.Q(fwft_Q_r_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[1]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[0]  (
	.Q(fwft_Q_r_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[0]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[17]  (
	.Q(fwft_Q_r_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[17]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[16]  (
	.Q(fwft_Q_r_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[16]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[15]  (
	.Q(fwft_Q_r_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[15]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[14]  (
	.Q(fwft_Q_r_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[14]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[13]  (
	.Q(fwft_Q_r_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[13]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[12]  (
	.Q(fwft_Q_r_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[12]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[11]  (
	.Q(fwft_Q_r_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[11]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[10]  (
	.Q(fwft_Q_r_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[10]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[9]  (
	.Q(fwft_Q_r_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[9]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[8]  (
	.Q(fwft_Q_r_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[8]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[7]  (
	.Q(fwft_Q_r_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[7]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[6]  (
	.Q(fwft_Q_r_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[6]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[5]  (
	.Q(fwft_Q_r_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[5]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[4]  (
	.Q(fwft_Q_r_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[4]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[3]  (
	.Q(fwft_Q_r_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[3]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[32]  (
	.Q(fwft_Q_r_Z[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[32]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[31]  (
	.Q(fwft_Q_r_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[31]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[30]  (
	.Q(fwft_Q_r_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[30]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[29]  (
	.Q(fwft_Q_r_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[29]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[28]  (
	.Q(fwft_Q_r_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[28]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[27]  (
	.Q(fwft_Q_r_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[27]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[26]  (
	.Q(fwft_Q_r_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[26]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[25]  (
	.Q(fwft_Q_r_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[25]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[24]  (
	.Q(fwft_Q_r_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[24]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[23]  (
	.Q(fwft_Q_r_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[23]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[22]  (
	.Q(fwft_Q_r_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[22]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[21]  (
	.Q(fwft_Q_r_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[21]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[20]  (
	.Q(fwft_Q_r_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[20]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[19]  (
	.Q(fwft_Q_r_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[19]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[18]  (
	.Q(fwft_Q_r_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[18]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[39]  (
	.Q(fwft_Q_r_Z[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[39]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[38]  (
	.Q(fwft_Q_r_Z[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[38]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[37]  (
	.Q(fwft_Q_r_Z[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[37]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[36]  (
	.Q(fwft_Q_r_Z[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[36]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[35]  (
	.Q(fwft_Q_r_Z[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[35]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[34]  (
	.Q(fwft_Q_r_Z[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[34]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:1068
  SLE \fwft_Q_r[33]  (
	.Q(fwft_Q_r_Z[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(fwft_Q[33]),
	.EN(Controler_0_SRC_2_Fifo_Read_Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:480
  CFG3 \Q[39]  (
	.A(fwft_Q_r_Z[39]),
	.B(fwft_Q[39]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[39])
);
defparam \Q[39] .INIT=8'hCA;
// @75:480
  CFG3 \Q[38]  (
	.A(fwft_Q_r_Z[38]),
	.B(fwft_Q[38]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[38])
);
defparam \Q[38] .INIT=8'hCA;
// @75:480
  CFG3 \Q[37]  (
	.A(fwft_Q_r_Z[37]),
	.B(fwft_Q[37]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[37])
);
defparam \Q[37] .INIT=8'hCA;
// @75:480
  CFG3 \Q[36]  (
	.A(fwft_Q_r_Z[36]),
	.B(fwft_Q[36]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[36])
);
defparam \Q[36] .INIT=8'hCA;
// @75:480
  CFG3 \Q[35]  (
	.A(fwft_Q_r_Z[35]),
	.B(fwft_Q[35]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[35])
);
defparam \Q[35] .INIT=8'hCA;
// @75:480
  CFG3 \Q[34]  (
	.A(fwft_Q_r_Z[34]),
	.B(fwft_Q[34]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[34])
);
defparam \Q[34] .INIT=8'hCA;
// @75:480
  CFG3 \Q[33]  (
	.A(fwft_Q_r_Z[33]),
	.B(fwft_Q[33]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[33])
);
defparam \Q[33] .INIT=8'hCA;
// @75:480
  CFG3 \Q[32]  (
	.A(fwft_Q_r_Z[32]),
	.B(fwft_Q[32]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[32])
);
defparam \Q[32] .INIT=8'hCA;
// @75:480
  CFG3 \Q[31]  (
	.A(fwft_Q_r_Z[31]),
	.B(fwft_Q[31]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[31])
);
defparam \Q[31] .INIT=8'hCA;
// @75:480
  CFG3 \Q[30]  (
	.A(fwft_Q_r_Z[30]),
	.B(fwft_Q[30]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[30])
);
defparam \Q[30] .INIT=8'hCA;
// @75:480
  CFG3 \Q[29]  (
	.A(fwft_Q_r_Z[29]),
	.B(fwft_Q[29]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[29])
);
defparam \Q[29] .INIT=8'hCA;
// @75:480
  CFG3 \Q[28]  (
	.A(fwft_Q_r_Z[28]),
	.B(fwft_Q[28]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[28])
);
defparam \Q[28] .INIT=8'hCA;
// @75:480
  CFG3 \Q[27]  (
	.A(fwft_Q_r_Z[27]),
	.B(fwft_Q[27]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[27])
);
defparam \Q[27] .INIT=8'hCA;
// @75:480
  CFG3 \Q[26]  (
	.A(fwft_Q_r_Z[26]),
	.B(fwft_Q[26]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[26])
);
defparam \Q[26] .INIT=8'hCA;
// @75:480
  CFG3 \Q[25]  (
	.A(fwft_Q_r_Z[25]),
	.B(fwft_Q[25]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[25])
);
defparam \Q[25] .INIT=8'hCA;
// @75:480
  CFG3 \Q[24]  (
	.A(fwft_Q_r_Z[24]),
	.B(fwft_Q[24]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[24])
);
defparam \Q[24] .INIT=8'hCA;
// @75:480
  CFG3 \Q[23]  (
	.A(fwft_Q_r_Z[23]),
	.B(fwft_Q[23]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[23])
);
defparam \Q[23] .INIT=8'hCA;
// @75:480
  CFG3 \Q[22]  (
	.A(fwft_Q_r_Z[22]),
	.B(fwft_Q[22]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[22])
);
defparam \Q[22] .INIT=8'hCA;
// @75:480
  CFG3 \Q[21]  (
	.A(fwft_Q_r_Z[21]),
	.B(fwft_Q[21]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[21])
);
defparam \Q[21] .INIT=8'hCA;
// @75:480
  CFG3 \Q[20]  (
	.A(fwft_Q_r_Z[20]),
	.B(fwft_Q[20]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[20])
);
defparam \Q[20] .INIT=8'hCA;
// @75:480
  CFG3 \Q[19]  (
	.A(fwft_Q_r_Z[19]),
	.B(fwft_Q[19]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[19])
);
defparam \Q[19] .INIT=8'hCA;
// @75:480
  CFG3 \Q[18]  (
	.A(fwft_Q_r_Z[18]),
	.B(fwft_Q[18]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[18])
);
defparam \Q[18] .INIT=8'hCA;
// @75:480
  CFG3 \Q[17]  (
	.A(fwft_Q_r_Z[17]),
	.B(fwft_Q[17]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[17])
);
defparam \Q[17] .INIT=8'hCA;
// @75:480
  CFG3 \Q[16]  (
	.A(fwft_Q_r_Z[16]),
	.B(fwft_Q[16]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[16])
);
defparam \Q[16] .INIT=8'hCA;
// @75:480
  CFG3 \Q[15]  (
	.A(fwft_Q_r_Z[15]),
	.B(fwft_Q[15]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[15])
);
defparam \Q[15] .INIT=8'hCA;
// @75:480
  CFG3 \Q[14]  (
	.A(fwft_Q_r_Z[14]),
	.B(fwft_Q[14]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[14])
);
defparam \Q[14] .INIT=8'hCA;
// @75:480
  CFG3 \Q[13]  (
	.A(fwft_Q_r_Z[13]),
	.B(fwft_Q[13]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[13])
);
defparam \Q[13] .INIT=8'hCA;
// @75:480
  CFG3 \Q[12]  (
	.A(fwft_Q_r_Z[12]),
	.B(fwft_Q[12]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[12])
);
defparam \Q[12] .INIT=8'hCA;
// @75:480
  CFG3 \Q[11]  (
	.A(fwft_Q_r_Z[11]),
	.B(fwft_Q[11]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[11])
);
defparam \Q[11] .INIT=8'hCA;
// @75:480
  CFG3 \Q[10]  (
	.A(fwft_Q_r_Z[10]),
	.B(fwft_Q[10]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[10])
);
defparam \Q[10] .INIT=8'hCA;
// @75:480
  CFG3 \Q[9]  (
	.A(fwft_Q_r_Z[9]),
	.B(fwft_Q[9]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[9])
);
defparam \Q[9] .INIT=8'hCA;
// @75:480
  CFG3 \Q[8]  (
	.A(fwft_Q_r_Z[8]),
	.B(fwft_Q[8]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[8])
);
defparam \Q[8] .INIT=8'hCA;
// @75:480
  CFG3 \Q[7]  (
	.A(fwft_Q_r_Z[7]),
	.B(fwft_Q[7]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[7])
);
defparam \Q[7] .INIT=8'hCA;
// @75:480
  CFG3 \Q[6]  (
	.A(fwft_Q_r_Z[6]),
	.B(fwft_Q[6]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[6])
);
defparam \Q[6] .INIT=8'hCA;
// @75:480
  CFG3 \Q[5]  (
	.A(fwft_Q_r_Z[5]),
	.B(fwft_Q[5]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[5])
);
defparam \Q[5] .INIT=8'hCA;
// @75:480
  CFG3 \Q[4]  (
	.A(fwft_Q_r_Z[4]),
	.B(fwft_Q[4]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[4])
);
defparam \Q[4] .INIT=8'hCA;
// @75:480
  CFG3 \Q[3]  (
	.A(fwft_Q_r_Z[3]),
	.B(fwft_Q[3]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[3])
);
defparam \Q[3] .INIT=8'hCA;
// @75:480
  CFG3 \Q[2]  (
	.A(fwft_Q_r_Z[2]),
	.B(fwft_Q[2]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[2])
);
defparam \Q[2] .INIT=8'hCA;
// @75:480
  CFG3 \Q[1]  (
	.A(fwft_Q_r_Z[1]),
	.B(fwft_Q[1]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[1])
);
defparam \Q[1] .INIT=8'hCA;
// @75:480
  CFG3 \Q[0]  (
	.A(fwft_Q_r_Z[0]),
	.B(fwft_Q[0]),
	.C(Controler_0_SRC_2_Fifo_Read_Enable),
	.Y(UART_Protocol_1_RX_Fifo_Data[0])
);
defparam \Q[0] .INIT=8'hCA;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[37]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[37]),
	.C(RDATA_int[37]),
	.D(RE_d1_Z),
	.Y(N_153)
);
defparam \int_MEMRD_fwft_1_i_m2[37] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[39]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[39]),
	.C(RDATA_int[39]),
	.D(RE_d1_Z),
	.Y(N_151)
);
defparam \int_MEMRD_fwft_1_i_m2[39] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[38]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[38]),
	.C(RDATA_int[38]),
	.D(RE_d1_Z),
	.Y(N_152)
);
defparam \int_MEMRD_fwft_1_i_m2[38] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[36]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[36]),
	.C(RDATA_int[36]),
	.D(RE_d1_Z),
	.Y(N_154)
);
defparam \int_MEMRD_fwft_1_i_m2[36] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[35]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[35]),
	.C(RDATA_int[35]),
	.D(RE_d1_Z),
	.Y(N_155)
);
defparam \int_MEMRD_fwft_1_i_m2[35] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[34]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[34]),
	.C(RDATA_int[34]),
	.D(RE_d1_Z),
	.Y(N_156)
);
defparam \int_MEMRD_fwft_1_i_m2[34] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[14]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[14]),
	.C(RDATA_int[14]),
	.D(RE_d1_Z),
	.Y(N_157)
);
defparam \int_MEMRD_fwft_1_i_m2[14] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[13]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[13]),
	.C(RDATA_int[13]),
	.D(RE_d1_Z),
	.Y(N_158)
);
defparam \int_MEMRD_fwft_1_i_m2[13] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[12]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[12]),
	.C(RDATA_int[12]),
	.D(RE_d1_Z),
	.Y(N_159)
);
defparam \int_MEMRD_fwft_1_i_m2[12] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[11]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[11]),
	.C(RDATA_int[11]),
	.D(RE_d1_Z),
	.Y(N_160)
);
defparam \int_MEMRD_fwft_1_i_m2[11] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[10]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[10]),
	.C(RDATA_int[10]),
	.D(RE_d1_Z),
	.Y(N_161)
);
defparam \int_MEMRD_fwft_1_i_m2[10] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[9]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[9]),
	.C(RDATA_int[9]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[9])
);
defparam \int_MEMRD_fwft_1_i_m2[9] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[8]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[8]),
	.C(RDATA_int[8]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[8])
);
defparam \int_MEMRD_fwft_1_i_m2[8] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[7]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[7]),
	.C(RDATA_int[7]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[7])
);
defparam \int_MEMRD_fwft_1_i_m2[7] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[6]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[6]),
	.C(RDATA_int[6]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[6])
);
defparam \int_MEMRD_fwft_1_i_m2[6] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[5]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[5]),
	.C(RDATA_int[5]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[5])
);
defparam \int_MEMRD_fwft_1_i_m2[5] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[4]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[4]),
	.C(RDATA_int[4]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[4])
);
defparam \int_MEMRD_fwft_1_i_m2[4] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[3]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[3]),
	.C(RDATA_int[3]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[3])
);
defparam \int_MEMRD_fwft_1_i_m2[3] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[2]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[2]),
	.C(RDATA_int[2]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[2])
);
defparam \int_MEMRD_fwft_1_i_m2[2] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[1]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[1]),
	.C(RDATA_int[1]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[1])
);
defparam \int_MEMRD_fwft_1_i_m2[1] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1_i_m2[0]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[0]),
	.C(RDATA_int[0]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_i_m2_0[0])
);
defparam \int_MEMRD_fwft_1_i_m2[0] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[29]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[29]),
	.C(RDATA_int[29]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[29])
);
defparam \int_MEMRD_fwft_1[29] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[28]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[28]),
	.C(RDATA_int[28]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[28])
);
defparam \int_MEMRD_fwft_1[28] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[20]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[20]),
	.C(RDATA_int[20]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[20])
);
defparam \int_MEMRD_fwft_1[20] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[19]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[19]),
	.C(RDATA_int[19]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[19])
);
defparam \int_MEMRD_fwft_1[19] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[30]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[30]),
	.C(RDATA_int[30]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[30])
);
defparam \int_MEMRD_fwft_1[30] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[27]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[27]),
	.C(RDATA_int[27]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[27])
);
defparam \int_MEMRD_fwft_1[27] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[21]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[21]),
	.C(RDATA_int[21]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[21])
);
defparam \int_MEMRD_fwft_1[21] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[18]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[18]),
	.C(RDATA_int[18]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[18])
);
defparam \int_MEMRD_fwft_1[18] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[31]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[31]),
	.C(RDATA_int[31]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[31])
);
defparam \int_MEMRD_fwft_1[31] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[26]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[26]),
	.C(RDATA_int[26]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[26])
);
defparam \int_MEMRD_fwft_1[26] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[22]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[22]),
	.C(RDATA_int[22]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[22])
);
defparam \int_MEMRD_fwft_1[22] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[17]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[17]),
	.C(RDATA_int[17]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[17])
);
defparam \int_MEMRD_fwft_1[17] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[33]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[33]),
	.C(RDATA_int[33]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[33])
);
defparam \int_MEMRD_fwft_1[33] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[32]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[32]),
	.C(RDATA_int[32]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[32])
);
defparam \int_MEMRD_fwft_1[32] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[25]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[25]),
	.C(RDATA_int[25]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[25])
);
defparam \int_MEMRD_fwft_1[25] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[24]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[24]),
	.C(RDATA_int[24]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[24])
);
defparam \int_MEMRD_fwft_1[24] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[23]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[23]),
	.C(RDATA_int[23]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[23])
);
defparam \int_MEMRD_fwft_1[23] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[16]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[16]),
	.C(RDATA_int[16]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[16])
);
defparam \int_MEMRD_fwft_1[16] .INIT=16'hF0D8;
// @75:1139
  CFG4 \int_MEMRD_fwft_1[15]  (
	.A(re_set_Z),
	.B(RDATA_r_Z[15]),
	.C(RDATA_int[15]),
	.D(RE_d1_Z),
	.Y(int_MEMRD_fwft_1_Z[15])
);
defparam \int_MEMRD_fwft_1[15] .INIT=16'hF0D8;
// @75:1055
  CFG2 REN_d1_RNI4OUE1 (
	.A(empty_r_RNIPRN01_Y),
	.B(REN_d1_Z),
	.Y(N_74_i)
);
defparam REN_d1_RNI4OUE1.INIT=4'h4;
// @75:1040
  CFG2 re_set_RNO (
	.A(empty_r_RNIPRN01_Y),
	.B(REN_d1_Z),
	.Y(N_72_i)
);
defparam re_set_RNO.INIT=4'h6;
// @75:793
  COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0 \genblk16.U_corefifo_async  (
	.UART_RX_Protocol_0_Fifo_Write_Data_0(UART_RX_Protocol_0_Fifo_Write_Data[39]),
	.state_reg_0(state_reg_0),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.Controler_0_SRC_2_Fifo_Read_Enable(Controler_0_SRC_2_Fifo_Read_Enable),
	.middle_valid(middle_valid),
	.fifo_valid(fifo_valid),
	.memwaddr_r_lcry_cy_Y_0(memwaddr_r_lcry_cy_Y_0),
	.full_r_RNIL74B_Y(full_r_RNIL74B_Y),
	.EMPTY1(EMPTY1),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1),
	.empty_r_RNIPRN01_Y(empty_r_RNIPRN01_Y),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst),
	.COREFIFO_C0_0_0_FULL(COREFIFO_C0_0_0_FULL)
);
// @75:984
  COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1 \genblk17.u_corefifo_fwft  (
	.int_MEMRD_fwft_1(int_MEMRD_fwft_1_Z[33:15]),
	.int_MEMRD_fwft_1_i_m2_0(int_MEMRD_fwft_1_i_m2_0[9:0]),
	.fwft_Q(fwft_Q[39:0]),
	.EMPTY1(EMPTY1),
	.Controler_0_SRC_2_Fifo_Read_Enable(Controler_0_SRC_2_Fifo_Read_Enable),
	.N_151(N_151),
	.N_156(N_156),
	.N_155(N_155),
	.N_154(N_154),
	.N_153(N_153),
	.N_152(N_152),
	.N_161(N_161),
	.N_160(N_160),
	.N_159(N_159),
	.N_158(N_158),
	.N_157(N_157),
	.empty_r_RNIPRN01_Y(empty_r_RNIPRN01_Y),
	.fifo_valid_1z(fifo_valid),
	.middle_valid_1z(middle_valid),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst),
	.UART_Protocol_1_RX_FIFO_EMPTY(UART_Protocol_1_RX_FIFO_EMPTY)
);
// @75:1264
  COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0 \genblk23.UI_ram_wrapper_1  (
	.fifo_MEMRADDR(fifo_MEMRADDR[9:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[9:0]),
	.RDATA_int(RDATA_int[39:0]),
	.UART_RX_Protocol_0_Fifo_Write_Data({UART_RX_Protocol_0_Fifo_Write_Data[39], N_1573, N_1572, N_1571, N_1570, N_1569, N_1568, N_1567, UART_RX_Protocol_0_Fifo_Write_Data[31:0]}),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.empty_r_RNIPRN01_Y(empty_r_RNIPRN01_Y),
	.full_r_RNIL74B_Y(full_r_RNIL74B_Y),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2 */

module COREFIFO_C0_1_1 (
  UART_Protocol_1_RX_Fifo_Data,
  state_reg_0,
  UART_RX_Protocol_0_Fifo_Write_Data,
  dff_arst,
  Clock_Reset_0_Main_CLOCK,
  Controler_0_SRC_2_Fifo_Read_Enable,
  memwaddr_r_lcry_cy_Y_0,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1,
  COREFIFO_C0_0_0_FULL,
  UART_Protocol_1_RX_FIFO_EMPTY
)
;
output [39:0] UART_Protocol_1_RX_Fifo_Data ;
input state_reg_0 ;
input [39:0] UART_RX_Protocol_0_Fifo_Write_Data ;
input dff_arst ;
input Clock_Reset_0_Main_CLOCK ;
input Controler_0_SRC_2_Fifo_Read_Enable ;
output memwaddr_r_lcry_cy_Y_0 ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
output COREFIFO_C0_0_0_FULL ;
output UART_Protocol_1_RX_FIFO_EMPTY ;
wire state_reg_0 ;
wire dff_arst ;
wire Clock_Reset_0_Main_CLOCK ;
wire Controler_0_SRC_2_Fifo_Read_Enable ;
wire memwaddr_r_lcry_cy_Y_0 ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire COREFIFO_C0_0_0_FULL ;
wire UART_Protocol_1_RX_FIFO_EMPTY ;
wire N_1574 ;
wire N_1575 ;
wire N_1576 ;
wire N_1577 ;
wire N_1578 ;
wire N_1579 ;
wire N_1580 ;
wire GND ;
wire VCC ;
// @76:161
  COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2 COREFIFO_C0_0 (
	.UART_RX_Protocol_0_Fifo_Write_Data({UART_RX_Protocol_0_Fifo_Write_Data[39], N_1580, N_1579, N_1578, N_1577, N_1576, N_1575, N_1574, UART_RX_Protocol_0_Fifo_Write_Data[31:0]}),
	.state_reg_0(state_reg_0),
	.UART_Protocol_1_RX_Fifo_Data(UART_Protocol_1_RX_Fifo_Data[39:0]),
	.UART_Protocol_1_RX_FIFO_EMPTY(UART_Protocol_1_RX_FIFO_EMPTY),
	.COREFIFO_C0_0_0_FULL(COREFIFO_C0_0_0_FULL),
	.Chain_arst1(Chain_arst1),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.memwaddr_r_lcry_cy_Y_0(memwaddr_r_lcry_cy_Y_0),
	.Controler_0_SRC_2_Fifo_Read_Enable(Controler_0_SRC_2_Fifo_Read_Enable),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_1_1 */

module COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top_0 (
  xmit_pulse_1z,
  xmit_clock_1z,
  baud_clock,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1
)
;
output xmit_pulse_1z ;
output xmit_clock_1z ;
output baud_clock ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
wire xmit_pulse_1z ;
wire xmit_clock_1z ;
wire baud_clock ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire [12:0] baud_cntr;
wire [12:0] baud_cntr_s;
wire [3:0] xmit_cntr_Z;
wire [3:0] xmit_cntr_3;
wire [11:0] baud_cntr_cry;
wire [0:0] baud_cntr_RNIUNRI1_Y;
wire [1:1] baud_cntr_RNITGN53_Y;
wire [2:2] baud_cntr_RNIE25H3_Y;
wire [3:3] baud_cntr_RNI0LIS3_Y;
wire [4:4] baud_cntr_RNIJ8084_Y;
wire [5:5] baud_cntr_RNI7TDJ4_Y;
wire [6:6] baud_cntr_RNISIRU4_Y;
wire [7:7] baud_cntr_RNII99A5_Y;
wire [8:8] baud_cntr_RNI91NL5_Y;
wire [9:9] baud_cntr_RNI1Q416_Y;
wire [10:10] baud_cntr_RNI1F1A6_Y;
wire [12:12] baud_cntr_RNO_FCO_0;
wire [12:12] baud_cntr_RNO_Y_0;
wire [11:11] baud_cntr_RNI25UI6_Y;
wire VCC ;
wire GND ;
wire baud_cntr7_1_RNIF8E71_Y ;
wire xmit_clock8 ;
wire baud_cntr_cry_cy ;
wire baud_cntr7_1_RNIF8E71_S ;
wire baud_cntr7_1 ;
wire baud_cntr7_7 ;
wire baud_cntr7_8 ;
wire CO0 ;
// @77:283
  SLE \genblk1.baud_cntr[12]  (
	.Q(baud_cntr[12]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[11]  (
	.Q(baud_cntr[11]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[10]  (
	.Q(baud_cntr[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[9]  (
	.Q(baud_cntr[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[8]  (
	.Q(baud_cntr[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[7]  (
	.Q(baud_cntr[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[6]  (
	.Q(baud_cntr[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[5]  (
	.Q(baud_cntr[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[4]  (
	.Q(baud_cntr[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[3]  (
	.Q(baud_cntr[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[2]  (
	.Q(baud_cntr[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[1]  (
	.Q(baud_cntr[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_cntr[0]  (
	.Q(baud_cntr[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:283
  SLE \genblk1.baud_clock_int  (
	.Q(baud_clock),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(baud_cntr7_1_RNIF8E71_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:310
  SLE \xmit_cntr[3]  (
	.Q(xmit_cntr_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_cntr_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:310
  SLE \xmit_cntr[2]  (
	.Q(xmit_cntr_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_cntr_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:310
  SLE \xmit_cntr[1]  (
	.Q(xmit_cntr_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_cntr_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:310
  SLE \xmit_cntr[0]  (
	.Q(xmit_cntr_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_cntr_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:310
  SLE xmit_clock (
	.Q(xmit_clock_1z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_clock8),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @77:292
  ARI1 \genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71  (
	.FCO(baud_cntr_cry_cy),
	.S(baud_cntr7_1_RNIF8E71_S),
	.Y(baud_cntr7_1_RNIF8E71_Y),
	.B(baud_cntr[11]),
	.C(baud_cntr7_1),
	.D(baud_cntr7_7),
	.A(baud_cntr7_8),
	.FCI(VCC)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71 .INIT=20'h44000;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIUNRI1[0]  (
	.FCO(baud_cntr_cry[0]),
	.S(baud_cntr_s[0]),
	.Y(baud_cntr_RNIUNRI1_Y[0]),
	.B(baud_cntr[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry_cy)
);
defparam \genblk1.baud_cntr_RNIUNRI1[0] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNITGN53[1]  (
	.FCO(baud_cntr_cry[1]),
	.S(baud_cntr_s[1]),
	.Y(baud_cntr_RNITGN53_Y[1]),
	.B(baud_cntr7_1_RNIF8E71_Y),
	.C(baud_cntr[1]),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[0])
);
defparam \genblk1.baud_cntr_RNITGN53[1] .INIT=20'h61100;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIE25H3[2]  (
	.FCO(baud_cntr_cry[2]),
	.S(baud_cntr_s[2]),
	.Y(baud_cntr_RNIE25H3_Y[2]),
	.B(baud_cntr[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[1])
);
defparam \genblk1.baud_cntr_RNIE25H3[2] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNI0LIS3[3]  (
	.FCO(baud_cntr_cry[3]),
	.S(baud_cntr_s[3]),
	.Y(baud_cntr_RNI0LIS3_Y[3]),
	.B(baud_cntr[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[2])
);
defparam \genblk1.baud_cntr_RNI0LIS3[3] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNIJ8084[4]  (
	.FCO(baud_cntr_cry[4]),
	.S(baud_cntr_s[4]),
	.Y(baud_cntr_RNIJ8084_Y[4]),
	.B(baud_cntr[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[3])
);
defparam \genblk1.baud_cntr_RNIJ8084[4] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNI7TDJ4[5]  (
	.FCO(baud_cntr_cry[5]),
	.S(baud_cntr_s[5]),
	.Y(baud_cntr_RNI7TDJ4_Y[5]),
	.B(baud_cntr[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[4])
);
defparam \genblk1.baud_cntr_RNI7TDJ4[5] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNISIRU4[6]  (
	.FCO(baud_cntr_cry[6]),
	.S(baud_cntr_s[6]),
	.Y(baud_cntr_RNISIRU4_Y[6]),
	.B(baud_cntr[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[5])
);
defparam \genblk1.baud_cntr_RNISIRU4[6] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNII99A5[7]  (
	.FCO(baud_cntr_cry[7]),
	.S(baud_cntr_s[7]),
	.Y(baud_cntr_RNII99A5_Y[7]),
	.B(baud_cntr[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[6])
);
defparam \genblk1.baud_cntr_RNII99A5[7] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNI91NL5[8]  (
	.FCO(baud_cntr_cry[8]),
	.S(baud_cntr_s[8]),
	.Y(baud_cntr_RNI91NL5_Y[8]),
	.B(baud_cntr[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[7])
);
defparam \genblk1.baud_cntr_RNI91NL5[8] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNI1Q416[9]  (
	.FCO(baud_cntr_cry[9]),
	.S(baud_cntr_s[9]),
	.Y(baud_cntr_RNI1Q416_Y[9]),
	.B(baud_cntr[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[8])
);
defparam \genblk1.baud_cntr_RNI1Q416[9] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNI1F1A6[10]  (
	.FCO(baud_cntr_cry[10]),
	.S(baud_cntr_s[10]),
	.Y(baud_cntr_RNI1F1A6_Y[10]),
	.B(baud_cntr[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[9])
);
defparam \genblk1.baud_cntr_RNI1F1A6[10] .INIT=20'h65500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNO[12]  (
	.FCO(baud_cntr_RNO_FCO_0[12]),
	.S(baud_cntr_s[12]),
	.Y(baud_cntr_RNO_Y_0[12]),
	.B(baud_cntr[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[11])
);
defparam \genblk1.baud_cntr_RNO[12] .INIT=20'h45500;
// @77:292
  ARI1 \genblk1.baud_cntr_RNI25UI6[11]  (
	.FCO(baud_cntr_cry[11]),
	.S(baud_cntr_s[11]),
	.Y(baud_cntr_RNI25UI6_Y[11]),
	.B(baud_cntr[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(baud_cntr_cry[10])
);
defparam \genblk1.baud_cntr_RNI25UI6[11] .INIT=20'h65500;
// @77:292
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_1  (
	.A(baud_cntr[10]),
	.B(baud_cntr[9]),
	.C(baud_cntr[1]),
	.D(baud_cntr[0]),
	.Y(baud_cntr7_1)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_1 .INIT=16'h0001;
// @77:319
  CFG2 \make_xmit_clock.xmit_cntr_3_1.CO0  (
	.A(baud_clock),
	.B(xmit_cntr_Z[0]),
	.Y(CO0)
);
defparam \make_xmit_clock.xmit_cntr_3_1.CO0 .INIT=4'h8;
// @77:319
  CFG2 \make_xmit_clock.xmit_cntr_3_1.SUM[0]  (
	.A(baud_clock),
	.B(xmit_cntr_Z[0]),
	.Y(xmit_cntr_3[0])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[0] .INIT=4'h6;
// @77:334
  CFG2 xmit_pulse (
	.A(baud_clock),
	.B(xmit_clock_1z),
	.Y(xmit_pulse_1z)
);
defparam xmit_pulse.INIT=4'h8;
// @77:292
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_8  (
	.A(baud_cntr[12]),
	.B(baud_cntr[8]),
	.C(baud_cntr[7]),
	.D(baud_cntr[6]),
	.Y(baud_cntr7_8)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_8 .INIT=16'h0001;
// @77:292
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_7  (
	.A(baud_cntr[5]),
	.B(baud_cntr[4]),
	.C(baud_cntr[3]),
	.D(baud_cntr[2]),
	.Y(baud_cntr7_7)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_7 .INIT=16'h0001;
// @77:322
  CFG4 \make_xmit_clock.xmit_clock8  (
	.A(xmit_cntr_Z[2]),
	.B(xmit_cntr_Z[3]),
	.C(xmit_cntr_Z[1]),
	.D(xmit_cntr_Z[0]),
	.Y(xmit_clock8)
);
defparam \make_xmit_clock.xmit_clock8 .INIT=16'h8000;
// @77:319
  CFG2 \make_xmit_clock.xmit_cntr_3_1.SUM[1]  (
	.A(CO0),
	.B(xmit_cntr_Z[1]),
	.Y(xmit_cntr_3[1])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[1] .INIT=4'h6;
// @77:319
  CFG3 \make_xmit_clock.xmit_cntr_3_1.SUM[2]  (
	.A(xmit_cntr_Z[2]),
	.B(xmit_cntr_Z[1]),
	.C(CO0),
	.Y(xmit_cntr_3[2])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[2] .INIT=8'h6A;
// @77:319
  CFG4 \make_xmit_clock.xmit_cntr_3_1.SUM[3]  (
	.A(xmit_cntr_Z[3]),
	.B(xmit_cntr_Z[2]),
	.C(xmit_cntr_Z[1]),
	.D(CO0),
	.Y(xmit_cntr_3[3])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[3] .INIT=16'h6AAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top_0 */

module COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top_0 (
  tx_hold_reg,
  xmit_clock,
  baud_clock,
  xmit_pulse,
  TX_1_c,
  INV_0_Y,
  COREUART_C0_0_TXRDY,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1
)
;
input [7:0] tx_hold_reg ;
input xmit_clock ;
input baud_clock ;
input xmit_pulse ;
output TX_1_c ;
input INV_0_Y ;
output COREUART_C0_0_TXRDY ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
wire xmit_clock ;
wire baud_clock ;
wire xmit_pulse ;
wire TX_1_c ;
wire INV_0_Y ;
wire COREUART_C0_0_TXRDY ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire [5:0] xmit_state_Z;
wire [5:0] xmit_state_ns;
wire [7:0] tx_byte_Z;
wire [3:1] xmit_bit_sel_Z;
wire [0:0] xmit_bit_sel_3;
wire VCC ;
wire GND ;
wire N_64_i ;
wire txrdy_int_1_sqmuxa_i_Z ;
wire tx_4_iv_i_a2_0 ;
wire N_92_i ;
wire N_81_i ;
wire N_78_i ;
wire N_76_i ;
wire N_74_i ;
wire CO0 ;
wire tx_2_u_i_m2_2_1_wmux_3_FCO ;
wire tx_2_u_i_m2_2_1_wmux_3_S ;
wire N_122 ;
wire tx_2_u_i_m2_2_1_0_y1 ;
wire tx_2_u_i_m2_2_1_0_y3 ;
wire tx_2_u_i_m2_2_1_co1_0 ;
wire tx_2_u_i_m2_2_1_wmux_2_S ;
wire tx_2_u_i_m2_2_1_y0_0 ;
wire tx_2_u_i_m2_2_1_co0_0 ;
wire tx_2_u_i_m2_2_1_wmux_1_S ;
wire tx_2_u_i_m2_2_1_0_co1 ;
wire tx_2_u_i_m2_2_1_wmux_0_S ;
wire tx_2_u_i_m2_2_1_0_y0 ;
wire tx_2_u_i_m2_2_1_0_co0 ;
wire tx_2_u_i_m2_2_1_0_wmux_S ;
wire N_115 ;
wire N_987 ;
wire N_178 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
// @79:119
  SLE \xmit_state[5]  (
	.Q(xmit_state_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_state_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \xmit_state[3]  (
	.Q(xmit_state_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_64_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \xmit_state[2]  (
	.Q(xmit_state_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \xmit_state[1]  (
	.Q(xmit_state_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \xmit_state[0]  (
	.Q(xmit_state_Z[0]),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:87
  SLE txrdy_int (
	.Q(COREUART_C0_0_TXRDY),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(INV_0_Y),
	.EN(txrdy_int_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:290
  SLE tx (
	.Q(TX_1_c),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_4_iv_i_a2_0),
	.EN(N_92_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[4]  (
	.Q(tx_byte_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[4]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[3]  (
	.Q(tx_byte_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[3]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[2]  (
	.Q(tx_byte_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[2]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[1]  (
	.Q(tx_byte_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[1]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[0]  (
	.Q(tx_byte_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[0]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:268
  SLE \xmit_bit_sel[3]  (
	.Q(xmit_bit_sel_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_78_i),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:268
  SLE \xmit_bit_sel[2]  (
	.Q(xmit_bit_sel_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_76_i),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:268
  SLE \xmit_bit_sel[1]  (
	.Q(xmit_bit_sel_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_74_i),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:268
  SLE \xmit_bit_sel[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(xmit_bit_sel_3[0]),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[7]  (
	.Q(tx_byte_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[7]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[6]  (
	.Q(tx_byte_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[6]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:119
  SLE \tx_byte[5]  (
	.Q(tx_byte_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(tx_hold_reg[5]),
	.EN(N_81_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 \xmit_sel.tx_2_u_i_m2_2_1_wmux_3  (
	.FCO(tx_2_u_i_m2_2_1_wmux_3_FCO),
	.S(tx_2_u_i_m2_2_1_wmux_3_S),
	.Y(N_122),
	.B(tx_2_u_i_m2_2_1_0_y1),
	.C(xmit_bit_sel_Z[2]),
	.D(VCC),
	.A(tx_2_u_i_m2_2_1_0_y3),
	.FCI(tx_2_u_i_m2_2_1_co1_0)
);
defparam \xmit_sel.tx_2_u_i_m2_2_1_wmux_3 .INIT=20'h0EC2C;
  ARI1 \xmit_sel.tx_2_u_i_m2_2_1_wmux_2  (
	.FCO(tx_2_u_i_m2_2_1_co1_0),
	.S(tx_2_u_i_m2_2_1_wmux_2_S),
	.Y(tx_2_u_i_m2_2_1_0_y3),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[6]),
	.D(tx_byte_Z[7]),
	.A(tx_2_u_i_m2_2_1_y0_0),
	.FCI(tx_2_u_i_m2_2_1_co0_0)
);
defparam \xmit_sel.tx_2_u_i_m2_2_1_wmux_2 .INIT=20'h0F588;
  ARI1 \xmit_sel.tx_2_u_i_m2_2_1_wmux_1  (
	.FCO(tx_2_u_i_m2_2_1_co0_0),
	.S(tx_2_u_i_m2_2_1_wmux_1_S),
	.Y(tx_2_u_i_m2_2_1_y0_0),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[4]),
	.D(tx_byte_Z[5]),
	.A(CO0),
	.FCI(tx_2_u_i_m2_2_1_0_co1)
);
defparam \xmit_sel.tx_2_u_i_m2_2_1_wmux_1 .INIT=20'h0FA44;
  ARI1 \xmit_sel.tx_2_u_i_m2_2_1_wmux_0  (
	.FCO(tx_2_u_i_m2_2_1_0_co1),
	.S(tx_2_u_i_m2_2_1_wmux_0_S),
	.Y(tx_2_u_i_m2_2_1_0_y1),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[2]),
	.D(tx_byte_Z[3]),
	.A(tx_2_u_i_m2_2_1_0_y0),
	.FCI(tx_2_u_i_m2_2_1_0_co0)
);
defparam \xmit_sel.tx_2_u_i_m2_2_1_wmux_0 .INIT=20'h0F588;
  ARI1 \xmit_sel.tx_2_u_i_m2_2_1_0_wmux  (
	.FCO(tx_2_u_i_m2_2_1_0_co0),
	.S(tx_2_u_i_m2_2_1_0_wmux_S),
	.Y(tx_2_u_i_m2_2_1_0_y0),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[0]),
	.D(tx_byte_Z[1]),
	.A(CO0),
	.FCI(VCC)
);
defparam \xmit_sel.tx_2_u_i_m2_2_1_0_wmux .INIT=20'h0FA44;
// @79:119
  CFG3 \xmit_state_RNICCUF[2]  (
	.A(xmit_state_Z[2]),
	.B(baud_clock),
	.C(xmit_clock),
	.Y(N_81_i)
);
defparam \xmit_state_RNICCUF[2] .INIT=8'h80;
// @79:119
  CFG2 \xmit_state_ns_a3_0_a2[1]  (
	.A(COREUART_C0_0_TXRDY),
	.B(xmit_state_Z[0]),
	.Y(xmit_state_ns[1])
);
defparam \xmit_state_ns_a3_0_a2[1] .INIT=4'h4;
// @79:278
  CFG2 \xmit_cnt.xmit_bit_sel_3_a3_0_a2[0]  (
	.A(xmit_state_Z[3]),
	.B(CO0),
	.Y(xmit_bit_sel_3[0])
);
defparam \xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] .INIT=4'h2;
// @79:278
  CFG3 \xmit_cnt.xmit_bit_sel_3_i_0_o2[3]  (
	.A(xmit_bit_sel_Z[1]),
	.B(xmit_bit_sel_Z[2]),
	.C(CO0),
	.Y(N_115)
);
defparam \xmit_cnt.xmit_bit_sel_3_i_0_o2[3] .INIT=8'h7F;
// @79:303
  CFG3 \xmit_sel.tx_4_iv_i_a2  (
	.A(xmit_state_Z[2]),
	.B(xmit_state_Z[3]),
	.C(N_122),
	.Y(tx_4_iv_i_a2_0)
);
defparam \xmit_sel.tx_4_iv_i_a2 .INIT=8'h51;
// @79:119
  CFG4 \xmit_state_ns_0_a2[5]  (
	.A(xmit_state_Z[3]),
	.B(xmit_bit_sel_Z[3]),
	.C(xmit_pulse),
	.D(N_115),
	.Y(N_987)
);
defparam \xmit_state_ns_0_a2[5] .INIT=16'h0020;
// @79:119
  CFG4 \xmit_state_ns_0[0]  (
	.A(xmit_state_Z[5]),
	.B(xmit_state_Z[0]),
	.C(COREUART_C0_0_TXRDY),
	.D(xmit_pulse),
	.Y(xmit_state_ns[0])
);
defparam \xmit_state_ns_0[0] .INIT=16'hEAC0;
// @79:119
  CFG3 \xmit_state_ns_0[2]  (
	.A(xmit_state_Z[1]),
	.B(xmit_state_Z[2]),
	.C(xmit_pulse),
	.Y(xmit_state_ns[2])
);
defparam \xmit_state_ns_0[2] .INIT=8'hAE;
// @79:290
  CFG3 tx_RNO (
	.A(xmit_state_Z[0]),
	.B(xmit_pulse),
	.C(xmit_state_Z[1]),
	.Y(N_92_i)
);
defparam tx_RNO.INIT=8'hFE;
// @79:268
  CFG3 \xmit_bit_sel_RNO[1]  (
	.A(xmit_bit_sel_Z[1]),
	.B(CO0),
	.C(xmit_state_Z[3]),
	.Y(N_74_i)
);
defparam \xmit_bit_sel_RNO[1] .INIT=8'h60;
// @79:119
  CFG3 \xmit_state_ns_0[5]  (
	.A(xmit_state_Z[5]),
	.B(xmit_pulse),
	.C(N_987),
	.Y(xmit_state_ns[5])
);
defparam \xmit_state_ns_0[5] .INIT=8'hF2;
// @79:87
  CFG3 txrdy_int_1_sqmuxa_i (
	.A(xmit_state_Z[2]),
	.B(xmit_pulse),
	.C(INV_0_Y),
	.Y(txrdy_int_1_sqmuxa_i_Z)
);
defparam txrdy_int_1_sqmuxa_i.INIT=8'h8F;
// @79:268
  CFG4 \xmit_bit_sel_RNO[2]  (
	.A(xmit_bit_sel_Z[2]),
	.B(CO0),
	.C(xmit_state_Z[3]),
	.D(xmit_bit_sel_Z[1]),
	.Y(N_76_i)
);
defparam \xmit_bit_sel_RNO[2] .INIT=16'h60A0;
// @79:119
  CFG4 \xmit_state_RNO[3]  (
	.A(xmit_state_Z[2]),
	.B(xmit_state_Z[3]),
	.C(xmit_pulse),
	.D(N_987),
	.Y(N_64_i)
);
defparam \xmit_state_RNO[3] .INIT=16'h00EC;
// @79:268
  CFG3 \xmit_bit_sel_RNO[3]  (
	.A(xmit_bit_sel_Z[3]),
	.B(xmit_state_Z[3]),
	.C(N_115),
	.Y(N_78_i)
);
defparam \xmit_bit_sel_RNO[3] .INIT=8'h84;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top_0 */

module COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top_0 (
  COREUART_C0_0_DATA_OUT,
  RX_1_c,
  UART_RX_Protocol_0_UART_RX_OE_N,
  receive_full,
  baud_clock,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1,
  stop_strobe_1z
)
;
output [7:0] COREUART_C0_0_DATA_OUT ;
input RX_1_c ;
input UART_RX_Protocol_0_UART_RX_OE_N ;
output receive_full ;
input baud_clock ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
output stop_strobe_1z ;
wire RX_1_c ;
wire UART_RX_Protocol_0_UART_RX_OE_N ;
wire receive_full ;
wire baud_clock ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire stop_strobe_1z ;
wire [0:0] last_bit_Z;
wire [1:0] rx_state_Z;
wire [0:0] rx_state_ns;
wire [1:1] rx_statece_0;
wire [7:0] rx_shift_Z;
wire [6:0] rx_shift_11;
wire [2:0] samples_Z;
wire [3:1] receive_count_Z;
wire [3:0] rx_bit_cnt_Z;
wire [3:0] rx_bit_cnt_4;
wire [0:0] rx_state_RNILSU9_Z;
wire [0:0] receive_count_3_i_a2_1;
wire VCC ;
wire stop_strobe_1_sqmuxa ;
wire GND ;
wire receive_full_int_1_sqmuxa_i_Z ;
wire rx_state_0_sqmuxa ;
wire i9_mux_0 ;
wire un1_samples6_1_0_0 ;
wire N_86_i ;
wire rx_byte_1_sqmuxa_Z ;
wire N_94_i ;
wire N_92_i ;
wire N_90_i ;
wire CO0 ;
wire N_88_i ;
wire N_121 ;
wire N_96 ;
wire rx_bit_cnt_0_sqmuxa_0_a4_0 ;
wire N_98 ;
wire receive_full_int_1_sqmuxa_i_1_Z ;
wire rx_state_21_d ;
wire m16_1_1 ;
wire rx_state18 ;
wire m16_1 ;
wire i5_mux ;
wire N_23_mux ;
wire rx_state18_NE_0 ;
wire N_24_mux ;
wire rx_bit_cnt_1_sqmuxa ;
wire N_111 ;
wire CO1 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
// @78:286
  SLE stop_strobe (
	.Q(stop_strobe_1z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(stop_strobe_1_sqmuxa),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:501
  SLE receive_full_int (
	.Q(receive_full),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_UART_RX_OE_N),
	.EN(receive_full_int_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:261
  SLE \last_bit[0]  (
	.Q(last_bit_Z[0]),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(GND),
	.EN(rx_state_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_state[0]  (
	.Q(rx_state_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_state_ns[0]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_state[1]  (
	.Q(rx_state_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(i9_mux_0),
	.EN(rx_statece_0[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[0]  (
	.Q(rx_shift_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[0]),
	.EN(un1_samples6_1_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[7]  (
	.Q(rx_shift_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_86_i),
	.EN(un1_samples6_1_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[6]  (
	.Q(rx_shift_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[6]),
	.EN(un1_samples6_1_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[5]  (
	.Q(rx_shift_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[5]),
	.EN(un1_samples6_1_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[4]  (
	.Q(rx_shift_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[4]),
	.EN(un1_samples6_1_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[3]  (
	.Q(rx_shift_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[3]),
	.EN(un1_samples6_1_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[2]  (
	.Q(rx_shift_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[2]),
	.EN(un1_samples6_1_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_shift[1]  (
	.Q(rx_shift_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_11[1]),
	.EN(un1_samples6_1_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:124
  SLE \samples[2]  (
	.Q(samples_Z[2]),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(RX_1_c),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:124
  SLE \samples[1]  (
	.Q(samples_Z[1]),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(samples_Z[2]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:124
  SLE \samples[0]  (
	.Q(samples_Z[0]),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(samples_Z[1]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[7]  (
	.Q(COREUART_C0_0_DATA_OUT[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[7]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[6]  (
	.Q(COREUART_C0_0_DATA_OUT[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[6]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[5]  (
	.Q(COREUART_C0_0_DATA_OUT[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[5]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[4]  (
	.Q(COREUART_C0_0_DATA_OUT[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[4]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[3]  (
	.Q(COREUART_C0_0_DATA_OUT[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[3]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[2]  (
	.Q(COREUART_C0_0_DATA_OUT[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[2]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[1]  (
	.Q(COREUART_C0_0_DATA_OUT[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[1]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:286
  SLE \rx_byte[0]  (
	.Q(COREUART_C0_0_DATA_OUT[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_shift_Z[0]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:181
  SLE \receive_count[3]  (
	.Q(receive_count_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_94_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:181
  SLE \receive_count[2]  (
	.Q(receive_count_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_92_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:181
  SLE \receive_count[1]  (
	.Q(receive_count_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_90_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:181
  SLE \receive_count[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_88_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_bit_cnt[3]  (
	.Q(rx_bit_cnt_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_bit_cnt_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_bit_cnt[2]  (
	.Q(rx_bit_cnt_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_bit_cnt_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_bit_cnt[1]  (
	.Q(rx_bit_cnt_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_bit_cnt_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:377
  SLE \rx_bit_cnt[0]  (
	.Q(rx_bit_cnt_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(rx_bit_cnt_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:181
  CFG4 \receive_count_RNO[0]  (
	.A(N_121),
	.B(N_96),
	.C(CO0),
	.D(receive_count_Z[3]),
	.Y(N_88_i)
);
defparam \receive_count_RNO[0] .INIT=16'h0103;
// @78:298
  CFG4 un1_samples6_1_0 (
	.A(baud_clock),
	.B(receive_count_Z[3]),
	.C(rx_bit_cnt_0_sqmuxa_0_a4_0),
	.D(N_98),
	.Y(un1_samples6_1_0_0)
);
defparam un1_samples6_1_0.INIT=16'hF0F8;
// @78:285
  CFG3 rx_bit_cnt_0_sqmuxa_0_a4 (
	.A(rx_state_Z[0]),
	.B(rx_state_Z[1]),
	.C(baud_clock),
	.Y(rx_bit_cnt_0_sqmuxa_0_a4_0)
);
defparam rx_bit_cnt_0_sqmuxa_0_a4.INIT=8'h10;
// @78:501
  CFG4 receive_full_int_1_sqmuxa_i (
	.A(receive_full_int_1_sqmuxa_i_1_Z),
	.B(UART_RX_Protocol_0_UART_RX_OE_N),
	.C(rx_bit_cnt_Z[3]),
	.D(rx_state_21_d),
	.Y(receive_full_int_1_sqmuxa_i_Z)
);
defparam receive_full_int_1_sqmuxa_i.INIT=16'hB333;
// @78:501
  CFG4 receive_full_int_1_sqmuxa_i_1 (
	.A(rx_bit_cnt_Z[2]),
	.B(rx_bit_cnt_Z[1]),
	.C(rx_bit_cnt_Z[0]),
	.D(baud_clock),
	.Y(receive_full_int_1_sqmuxa_i_1_Z)
);
defparam receive_full_int_1_sqmuxa_i_1.INIT=16'h0100;
// @78:286
  CFG4 \rx_state_ns_1_0_.m16_1  (
	.A(m16_1_1),
	.B(rx_state18),
	.C(rx_state_Z[0]),
	.D(rx_state_Z[1]),
	.Y(m16_1)
);
defparam \rx_state_ns_1_0_.m16_1 .INIT=16'hF03A;
// @78:286
  CFG4 \rx_state_ns_1_0_.m16_1_1  (
	.A(CO0),
	.B(receive_count_Z[3]),
	.C(receive_count_Z[2]),
	.D(receive_count_Z[1]),
	.Y(m16_1_1)
);
defparam \rx_state_ns_1_0_.m16_1_1 .INIT=16'h0004;
// @78:286
  CFG4 \rx_state_ns_1_0_.m16_2  (
	.A(i5_mux),
	.B(rx_state_Z[1]),
	.C(m16_1),
	.D(N_23_mux),
	.Y(rx_state_ns[0])
);
defparam \rx_state_ns_1_0_.m16_2 .INIT=16'hBCB0;
// @78:318
  CFG2 \rcv_sm.rx_state18_NE_0  (
	.A(rx_bit_cnt_Z[1]),
	.B(rx_bit_cnt_Z[3]),
	.Y(rx_state18_NE_0)
);
defparam \rcv_sm.rx_state18_NE_0 .INIT=4'hB;
// @78:286
  CFG2 \rx_statece[1]  (
	.A(baud_clock),
	.B(rx_state_Z[0]),
	.Y(rx_statece_0[1])
);
defparam \rx_statece[1] .INIT=4'h8;
// @81:443
  CFG2 \rx_state_RNILSU9[0]  (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.Y(rx_state_RNILSU9_Z[0])
);
defparam \rx_state_RNILSU9[0] .INIT=4'h1;
// @78:286
  CFG2 rx_state_s1_0_a4 (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.Y(rx_state_21_d)
);
defparam rx_state_s1_0_a4.INIT=4'h4;
// @78:192
  CFG3 \rcv_cnt.receive_count_3_i_a2_1_0[0]  (
	.A(receive_count_Z[1]),
	.B(receive_count_Z[3]),
	.C(receive_count_Z[2]),
	.Y(receive_count_3_i_a2_1[0])
);
defparam \rcv_cnt.receive_count_3_i_a2_1_0[0] .INIT=8'h20;
// @78:286
  CFG4 \rx_state_ns_1_0_.m10  (
	.A(CO0),
	.B(receive_count_Z[3]),
	.C(receive_count_Z[2]),
	.D(receive_count_Z[1]),
	.Y(N_24_mux)
);
defparam \rx_state_ns_1_0_.m10 .INIT=16'h1000;
// @78:192
  CFG3 \rcv_cnt.receive_count_3_i_o2[2]  (
	.A(receive_count_Z[2]),
	.B(receive_count_Z[1]),
	.C(CO0),
	.Y(N_98)
);
defparam \rcv_cnt.receive_count_3_i_o2[2] .INIT=8'h7F;
// @78:386
  CFG2 \receive_shift.rx_shift_11[6]  (
	.A(rx_state_RNILSU9_Z[0]),
	.B(rx_shift_Z[7]),
	.Y(rx_shift_11[6])
);
defparam \receive_shift.rx_shift_11[6] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[5]  (
	.A(rx_state_RNILSU9_Z[0]),
	.B(rx_shift_Z[6]),
	.Y(rx_shift_11[5])
);
defparam \receive_shift.rx_shift_11[5] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[4]  (
	.A(rx_state_RNILSU9_Z[0]),
	.B(rx_shift_Z[5]),
	.Y(rx_shift_11[4])
);
defparam \receive_shift.rx_shift_11[4] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[3]  (
	.A(rx_state_RNILSU9_Z[0]),
	.B(rx_shift_Z[4]),
	.Y(rx_shift_11[3])
);
defparam \receive_shift.rx_shift_11[3] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[2]  (
	.A(rx_state_RNILSU9_Z[0]),
	.B(rx_shift_Z[3]),
	.Y(rx_shift_11[2])
);
defparam \receive_shift.rx_shift_11[2] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[1]  (
	.A(rx_state_RNILSU9_Z[0]),
	.B(rx_shift_Z[2]),
	.Y(rx_shift_11[1])
);
defparam \receive_shift.rx_shift_11[1] .INIT=4'h4;
// @78:386
  CFG2 \receive_shift.rx_shift_11[0]  (
	.A(rx_state_RNILSU9_Z[0]),
	.B(rx_shift_Z[1]),
	.Y(rx_shift_11[0])
);
defparam \receive_shift.rx_shift_11[0] .INIT=4'h4;
// @78:303
  CFG4 rx_byte_1_sqmuxa (
	.A(rx_state_21_d),
	.B(rx_state18),
	.C(receive_full),
	.D(baud_clock),
	.Y(rx_byte_1_sqmuxa_Z)
);
defparam rx_byte_1_sqmuxa.INIT=16'h0800;
// @78:285
  CFG3 rx_bit_cnt_1_sqmuxa_0_a4 (
	.A(N_98),
	.B(receive_count_Z[3]),
	.C(baud_clock),
	.Y(rx_bit_cnt_1_sqmuxa)
);
defparam rx_bit_cnt_1_sqmuxa_0_a4.INIT=8'h40;
// @78:192
  CFG4 \rcv_cnt.receive_count_3_i_a2[3]  (
	.A(receive_count_Z[1]),
	.B(receive_count_Z[2]),
	.C(rx_state_RNILSU9_Z[0]),
	.D(CO0),
	.Y(N_121)
);
defparam \rcv_cnt.receive_count_3_i_a2[3] .INIT=16'h0010;
// @78:286
  CFG2 \rx_state_ns_1_0_.m8  (
	.A(N_98),
	.B(receive_count_Z[3]),
	.Y(N_23_mux)
);
defparam \rx_state_ns_1_0_.m8 .INIT=4'h4;
// @78:435
  CFG3 stop_strobe_1_sqmuxa_0_a4 (
	.A(rx_state_Z[0]),
	.B(rx_state_Z[1]),
	.C(N_23_mux),
	.Y(stop_strobe_1_sqmuxa)
);
defparam stop_strobe_1_sqmuxa_0_a4.INIT=8'h40;
// @78:306
  CFG2 rx_state_0_sqmuxa_0_a4 (
	.A(N_121),
	.B(receive_count_Z[3]),
	.Y(rx_state_0_sqmuxa)
);
defparam rx_state_0_sqmuxa_0_a4.INIT=4'h8;
// @78:192
  CFG4 \rcv_cnt.receive_count_3_i_a4[3]  (
	.A(samples_Z[2]),
	.B(samples_Z[0]),
	.C(rx_state_RNILSU9_Z[0]),
	.D(samples_Z[1]),
	.Y(N_111)
);
defparam \rcv_cnt.receive_count_3_i_a4[3] .INIT=16'hE080;
// @78:286
  CFG4 \rcv_sm.rx_state18_NE_i  (
	.A(rx_bit_cnt_Z[0]),
	.B(rx_state18_NE_0),
	.C(last_bit_Z[0]),
	.D(rx_bit_cnt_Z[2]),
	.Y(rx_state18)
);
defparam \rcv_sm.rx_state18_NE_i .INIT=16'h0021;
// @78:286
  CFG4 \rx_state_ns_1_0_.m14  (
	.A(samples_Z[2]),
	.B(samples_Z[0]),
	.C(N_24_mux),
	.D(samples_Z[1]),
	.Y(i5_mux)
);
defparam \rx_state_ns_1_0_.m14 .INIT=16'h0107;
// @78:192
  CFG4 \rcv_cnt.receive_count_3_i_o4[0]  (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.C(N_111),
	.D(receive_count_3_i_a2_1[0]),
	.Y(N_96)
);
defparam \rcv_cnt.receive_count_3_i_o4[0] .INIT=16'hF8F0;
// @78:386
  CFG3 \receive_shift.rx_bit_cnt_4[0]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a4_0),
	.B(rx_bit_cnt_1_sqmuxa),
	.C(rx_bit_cnt_Z[0]),
	.Y(rx_bit_cnt_4[0])
);
defparam \receive_shift.rx_bit_cnt_4[0] .INIT=8'h14;
// @78:396
  CFG3 \un1_rx_bit_cnt_1.CO1  (
	.A(rx_bit_cnt_Z[0]),
	.B(rx_bit_cnt_1_sqmuxa),
	.C(rx_bit_cnt_Z[1]),
	.Y(CO1)
);
defparam \un1_rx_bit_cnt_1.CO1 .INIT=8'h80;
// @78:377
  CFG4 \rx_shift_RNO[7]  (
	.A(samples_Z[2]),
	.B(samples_Z[0]),
	.C(rx_state_RNILSU9_Z[0]),
	.D(samples_Z[1]),
	.Y(N_86_i)
);
defparam \rx_shift_RNO[7] .INIT=16'h0E08;
// @78:286
  CFG3 \rx_state_ns_1_0_.m18  (
	.A(i5_mux),
	.B(rx_state18),
	.C(rx_state_Z[1]),
	.Y(i9_mux_0)
);
defparam \rx_state_ns_1_0_.m18 .INIT=8'hAC;
// @78:386
  CFG4 \receive_shift.rx_bit_cnt_4[1]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a4_0),
	.B(rx_bit_cnt_1_sqmuxa),
	.C(rx_bit_cnt_Z[1]),
	.D(rx_bit_cnt_Z[0]),
	.Y(rx_bit_cnt_4[1])
);
defparam \receive_shift.rx_bit_cnt_4[1] .INIT=16'h1450;
// @78:181
  CFG4 \receive_count_RNO[3]  (
	.A(N_111),
	.B(N_121),
	.C(receive_count_Z[3]),
	.D(N_98),
	.Y(N_94_i)
);
defparam \receive_count_RNO[3] .INIT=16'h1001;
// @78:386
  CFG3 \receive_shift.rx_bit_cnt_4[2]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a4_0),
	.B(CO1),
	.C(rx_bit_cnt_Z[2]),
	.Y(rx_bit_cnt_4[2])
);
defparam \receive_shift.rx_bit_cnt_4[2] .INIT=8'h14;
// @78:181
  CFG4 \receive_count_RNO[2]  (
	.A(receive_count_Z[1]),
	.B(receive_count_Z[2]),
	.C(N_96),
	.D(CO0),
	.Y(N_92_i)
);
defparam \receive_count_RNO[2] .INIT=16'h060C;
// @78:181
  CFG3 \receive_count_RNO[1]  (
	.A(N_96),
	.B(receive_count_Z[1]),
	.C(CO0),
	.Y(N_90_i)
);
defparam \receive_count_RNO[1] .INIT=8'h14;
// @78:386
  CFG4 \receive_shift.rx_bit_cnt_4[3]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a4_0),
	.B(CO1),
	.C(rx_bit_cnt_Z[3]),
	.D(rx_bit_cnt_Z[2]),
	.Y(rx_bit_cnt_4[3])
);
defparam \receive_shift.rx_bit_cnt_4[3] .INIT=16'h1450;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top_0 */

module COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0 (
  COREUART_C0_0_DATA_OUT,
  UART_TX_Protocol_0_UART_TX_Data,
  UART_TX_Data_0_iv_i_0,
  UART_RX_Protocol_0_UART_RX_OE_N,
  RX_1_c,
  COREUART_C0_0_TXRDY,
  INV_0_Y,
  TX_1_c,
  INV_0_Y_i,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1,
  UART_RX_Ready
)
;
output [7:0] COREUART_C0_0_DATA_OUT ;
input [7:0] UART_TX_Protocol_0_UART_TX_Data ;
input UART_TX_Data_0_iv_i_0 ;
input UART_RX_Protocol_0_UART_RX_OE_N ;
input RX_1_c ;
output COREUART_C0_0_TXRDY ;
input INV_0_Y ;
output TX_1_c ;
input INV_0_Y_i ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
output UART_RX_Ready ;
wire UART_TX_Data_0_iv_i_0 ;
wire UART_RX_Protocol_0_UART_RX_OE_N ;
wire RX_1_c ;
wire COREUART_C0_0_TXRDY ;
wire INV_0_Y ;
wire TX_1_c ;
wire INV_0_Y_i ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire UART_RX_Ready ;
wire [7:0] tx_hold_reg_Z;
wire VCC ;
wire receive_full ;
wire RXRDY5 ;
wire GND ;
wire stop_strobe ;
wire xmit_pulse ;
wire xmit_clock ;
wire baud_clock ;
// @81:234
  SLE \genblk1.RXRDY  (
	.Q(UART_RX_Ready),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(receive_full),
	.EN(RXRDY5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[7]  (
	.Q(tx_hold_reg_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[7]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[6]  (
	.Q(tx_hold_reg_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[6]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[5]  (
	.Q(tx_hold_reg_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[5]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[4]  (
	.Q(tx_hold_reg_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[4]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[3]  (
	.Q(tx_hold_reg_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[3]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[2]  (
	.Q(tx_hold_reg_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[2]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[1]  (
	.Q(tx_hold_reg_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Data_0_iv_i_0),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:159
  SLE \tx_hold_reg[0]  (
	.Q(tx_hold_reg_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_TX_Protocol_0_UART_TX_Data[0]),
	.EN(INV_0_Y_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @81:242
  CFG2 \genblk1.RXRDY5  (
	.A(receive_full),
	.B(stop_strobe),
	.Y(RXRDY5)
);
defparam \genblk1.RXRDY5 .INIT=4'hD;
// @81:413
  COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top_0 make_CLOCK_GEN (
	.xmit_pulse_1z(xmit_pulse),
	.xmit_clock_1z(xmit_clock),
	.baud_clock(baud_clock),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1)
);
// @81:424
  COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top_0 make_TX (
	.tx_hold_reg(tx_hold_reg_Z[7:0]),
	.xmit_clock(xmit_clock),
	.baud_clock(baud_clock),
	.xmit_pulse(xmit_pulse),
	.TX_1_c(TX_1_c),
	.INV_0_Y(INV_0_Y),
	.COREUART_C0_0_TXRDY(COREUART_C0_0_TXRDY),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1)
);
// @81:443
  COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top_0 make_RX (
	.COREUART_C0_0_DATA_OUT(COREUART_C0_0_DATA_OUT[7:0]),
	.RX_1_c(RX_1_c),
	.UART_RX_Protocol_0_UART_RX_OE_N(UART_RX_Protocol_0_UART_RX_OE_N),
	.receive_full(receive_full),
	.baud_clock(baud_clock),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1),
	.stop_strobe_1z(stop_strobe)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0 */

module COREUART_C0_0 (
  UART_TX_Data_0_iv_i_0,
  UART_TX_Protocol_0_UART_TX_Data,
  COREUART_C0_0_DATA_OUT,
  UART_RX_Ready,
  Chain_arst1,
  Clock_Reset_0_UART_CLOCK,
  INV_0_Y_i,
  TX_1_c,
  INV_0_Y,
  COREUART_C0_0_TXRDY,
  RX_1_c,
  UART_RX_Protocol_0_UART_RX_OE_N
)
;
input UART_TX_Data_0_iv_i_0 ;
input [7:0] UART_TX_Protocol_0_UART_TX_Data ;
output [7:0] COREUART_C0_0_DATA_OUT ;
output UART_RX_Ready ;
input Chain_arst1 ;
input Clock_Reset_0_UART_CLOCK ;
input INV_0_Y_i ;
output TX_1_c ;
input INV_0_Y ;
output COREUART_C0_0_TXRDY ;
input RX_1_c ;
input UART_RX_Protocol_0_UART_RX_OE_N ;
wire UART_TX_Data_0_iv_i_0 ;
wire UART_RX_Ready ;
wire Chain_arst1 ;
wire Clock_Reset_0_UART_CLOCK ;
wire INV_0_Y_i ;
wire TX_1_c ;
wire INV_0_Y ;
wire COREUART_C0_0_TXRDY ;
wire RX_1_c ;
wire UART_RX_Protocol_0_UART_RX_OE_N ;
wire N_1588 ;
wire GND ;
wire VCC ;
// @82:136
  COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0 COREUART_C0_0 (
	.COREUART_C0_0_DATA_OUT(COREUART_C0_0_DATA_OUT[7:0]),
	.UART_TX_Protocol_0_UART_TX_Data({UART_TX_Protocol_0_UART_TX_Data[7:2], N_1588, UART_TX_Protocol_0_UART_TX_Data[0]}),
	.UART_TX_Data_0_iv_i_0(UART_TX_Data_0_iv_i_0),
	.UART_RX_Protocol_0_UART_RX_OE_N(UART_RX_Protocol_0_UART_RX_OE_N),
	.RX_1_c(RX_1_c),
	.COREUART_C0_0_TXRDY(COREUART_C0_0_TXRDY),
	.INV_0_Y(INV_0_Y),
	.TX_1_c(TX_1_c),
	.INV_0_Y_i(INV_0_Y_i),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1),
	.UART_RX_Ready(UART_RX_Ready)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_0 */

module UART_TX_Protocol_Top_0 (
  UART_TX_Data_0_iv_i_0,
  UART_TX_Protocol_0_UART_TX_Data,
  fwft_Q_r,
  fwft_Q,
  state_reg_rep_0_0,
  state_reg_arst_i_0,
  N_191_i,
  COREUART_C0_0_TXRDY,
  Diag_Valid_RX,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1
)
;
output UART_TX_Data_0_iv_i_0 ;
output [7:0] UART_TX_Protocol_0_UART_TX_Data ;
input [31:0] fwft_Q_r ;
input [31:0] fwft_Q ;
output state_reg_rep_0_0 ;
output state_reg_arst_i_0 ;
output N_191_i ;
input COREUART_C0_0_TXRDY ;
input Diag_Valid_RX ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
wire UART_TX_Data_0_iv_i_0 ;
wire state_reg_rep_0_0 ;
wire state_reg_arst_i_0 ;
wire N_191_i ;
wire COREUART_C0_0_TXRDY ;
wire Diag_Valid_RX ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire [12:12] state_reg_data;
wire [4:0] counter_Z;
wire [0:0] counter_i;
wire [11:0] state_reg_ns;
wire [10:0] state_reg_Z;
wire [7:0] Part_TX_Data_Z;
wire [31:0] Fifo_Read_Data_Buffer_Z;
wire [28:8] Fifo_Read_Data_Buffer_5_Z;
wire [7:0] Fifo_Read_Data_Buffer_5;
wire [0:0] state_reg_ns_0_a2_0_4_Z;
wire [0:0] state_reg_ns_0_a2_0_1_Z;
wire [0:0] state_reg_ns_0_a2_0_1_0_Z;
wire [28:8] Fifo_Read_Data_Buffer_5_1_Z;
wire [0:0] state_reg_ns_0_a2_0_5_Z;
wire VCC ;
wire GND ;
wire N_82_i ;
wire N_77_i ;
wire N_74_i ;
wire countere ;
wire N_68_i ;
wire Diag_Valid_TX ;
wire Last_Byte_Z ;
wire Last_Byte_0_sqmuxa_Z ;
wire N_104_i ;
wire N_119 ;
wire N_120 ;
wire N_121 ;
wire counter_n4_Z ;
wire counter_n3_Z ;
wire counter_n2_Z ;
wire counter_n1_Z ;
wire N_103_i ;
wire un9_generate_byte_enablelto4_0 ;
wire counter_c1_Z ;
wire N_90_i ;
wire N_102_i ;
wire N_966 ;
wire N_121_1 ;
wire N_120_1 ;
wire N_119_1 ;
wire N_101_i ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
  CFG1 \state_reg_RNIPK8E[12]  (
	.A(state_reg_data[12]),
	.Y(state_reg_arst_i_0)
);
defparam \state_reg_RNIPK8E[12] .INIT=2'h1;
  CFG1 \counter_RNO[0]  (
	.A(counter_Z[0]),
	.Y(counter_i[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @110:58
  SLE \state_reg_rep[11]  (
	.Q(state_reg_rep_0_0),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[0]  (
	.Q(state_reg_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_82_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[1]  (
	.Q(state_reg_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[2]  (
	.Q(state_reg_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[3]  (
	.Q(state_reg_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_77_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[4]  (
	.Q(state_reg_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[5]  (
	.Q(state_reg_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_74_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[6]  (
	.Q(state_reg_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[7]  (
	.Q(state_reg_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(countere),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[8]  (
	.Q(countere),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[9]  (
	.Q(state_reg_Z[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[10]  (
	.Q(state_reg_Z[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[11]  (
	.Q(Diag_Valid_TX),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  SLE \state_reg[12]  (
	.Q(state_reg_data[12]),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE Last_Byte (
	.Q(Last_Byte_Z),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(VCC),
	.EN(Last_Byte_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Part_TX_Data[5]  (
	.Q(Part_TX_Data_Z[5]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[29]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Part_TX_Data[4]  (
	.Q(Part_TX_Data_Z[4]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[28]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Part_TX_Data[3]  (
	.Q(Part_TX_Data_Z[3]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[27]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Part_TX_Data[2]  (
	.Q(Part_TX_Data_Z[2]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[26]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Part_TX_Data[1]  (
	.Q(Part_TX_Data_Z[1]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[25]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Part_TX_Data[0]  (
	.Q(Part_TX_Data_Z[0]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[24]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[12]  (
	.Q(Fifo_Read_Data_Buffer_Z[12]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[12]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[11]  (
	.Q(Fifo_Read_Data_Buffer_Z[11]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[11]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[10]  (
	.Q(Fifo_Read_Data_Buffer_Z[10]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[10]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[9]  (
	.Q(Fifo_Read_Data_Buffer_Z[9]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[9]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[8]  (
	.Q(Fifo_Read_Data_Buffer_Z[8]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[8]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[7]  (
	.Q(Fifo_Read_Data_Buffer_Z[7]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5[7]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[6]  (
	.Q(Fifo_Read_Data_Buffer_Z[6]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5[6]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[5]  (
	.Q(Fifo_Read_Data_Buffer_Z[5]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5[5]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[4]  (
	.Q(Fifo_Read_Data_Buffer_Z[4]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5[4]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[3]  (
	.Q(Fifo_Read_Data_Buffer_Z[3]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5[3]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[2]  (
	.Q(Fifo_Read_Data_Buffer_Z[2]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5[2]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[1]  (
	.Q(Fifo_Read_Data_Buffer_Z[1]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5[1]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[0]  (
	.Q(Fifo_Read_Data_Buffer_Z[0]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5[0]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Part_TX_Data[7]  (
	.Q(Part_TX_Data_Z[7]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[31]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Part_TX_Data[6]  (
	.Q(Part_TX_Data_Z[6]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_Z[30]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[27]  (
	.Q(Fifo_Read_Data_Buffer_Z[27]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[27]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[26]  (
	.Q(Fifo_Read_Data_Buffer_Z[26]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[26]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[25]  (
	.Q(Fifo_Read_Data_Buffer_Z[25]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[25]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[24]  (
	.Q(Fifo_Read_Data_Buffer_Z[24]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[24]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[23]  (
	.Q(Fifo_Read_Data_Buffer_Z[23]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[23]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[22]  (
	.Q(Fifo_Read_Data_Buffer_Z[22]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[22]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[21]  (
	.Q(Fifo_Read_Data_Buffer_Z[21]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[21]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[20]  (
	.Q(Fifo_Read_Data_Buffer_Z[20]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[20]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[19]  (
	.Q(Fifo_Read_Data_Buffer_Z[19]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[19]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[18]  (
	.Q(Fifo_Read_Data_Buffer_Z[18]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[18]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[17]  (
	.Q(Fifo_Read_Data_Buffer_Z[17]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[17]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[16]  (
	.Q(Fifo_Read_Data_Buffer_Z[16]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[16]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[15]  (
	.Q(Fifo_Read_Data_Buffer_Z[15]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[15]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[14]  (
	.Q(Fifo_Read_Data_Buffer_Z[14]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[14]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[13]  (
	.Q(Fifo_Read_Data_Buffer_Z[13]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[13]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[31]  (
	.Q(Fifo_Read_Data_Buffer_Z[31]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_119),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[30]  (
	.Q(Fifo_Read_Data_Buffer_Z[30]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_120),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[29]  (
	.Q(Fifo_Read_Data_Buffer_Z[29]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_121),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \Fifo_Read_Data_Buffer[28]  (
	.Q(Fifo_Read_Data_Buffer_Z[28]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Fifo_Read_Data_Buffer_5_Z[28]),
	.EN(N_104_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_i[0]),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_n4_Z),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_n3_Z),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_n2_Z),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:293
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(state_reg_arst_i_0),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_n1_Z),
	.EN(countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @110:58
  CFG4 \state_reg_ns_0_a2_0_4[0]  (
	.A(state_reg_Z[2]),
	.B(state_reg_Z[7]),
	.C(N_103_i),
	.D(state_reg_rep_0_0),
	.Y(state_reg_ns_0_a2_0_4_Z[0])
);
defparam \state_reg_ns_0_a2_0_4[0] .INIT=16'h0010;
// @89:2141
  CFG2 \op_ge.un9_generate_byte_enablelto4_0  (
	.A(counter_Z[2]),
	.B(counter_Z[4]),
	.Y(un9_generate_byte_enablelto4_0)
);
defparam \op_ge.un9_generate_byte_enablelto4_0 .INIT=4'h1;
// @110:58
  CFG2 \state_reg_ns_0_a2_0_1[0]  (
	.A(state_reg_Z[2]),
	.B(state_reg_Z[7]),
	.Y(state_reg_ns_0_a2_0_1_Z[0])
);
defparam \state_reg_ns_0_a2_0_1[0] .INIT=4'h1;
// @110:293
  CFG2 counter_n1 (
	.A(counter_Z[0]),
	.B(counter_Z[1]),
	.Y(counter_n1_Z)
);
defparam counter_n1.INIT=4'h6;
// @110:293
  CFG2 counter_c1 (
	.A(counter_Z[0]),
	.B(counter_Z[1]),
	.Y(counter_c1_Z)
);
defparam counter_c1.INIT=4'h8;
// @110:141
  CFG2 un1_state_reg_1_i_a2_0_a2 (
	.A(state_reg_Z[1]),
	.B(state_reg_Z[0]),
	.Y(N_90_i)
);
defparam un1_state_reg_1_i_a2_0_a2.INIT=4'h1;
// @110:58
  CFG2 \state_reg_ns_a2_0_a2[1]  (
	.A(state_reg_data[12]),
	.B(Diag_Valid_RX),
	.Y(state_reg_ns[1])
);
defparam \state_reg_ns_a2_0_a2[1] .INIT=4'h2;
// @110:141
  CFG2 un1_state_reg_4_i_a2_0_a2 (
	.A(state_reg_Z[5]),
	.B(state_reg_Z[6]),
	.Y(N_102_i)
);
defparam un1_state_reg_4_i_a2_0_a2.INIT=4'h1;
// @110:141
  CFG2 un1_state_reg_3_i_a2_0_a2 (
	.A(state_reg_Z[3]),
	.B(state_reg_Z[4]),
	.Y(N_103_i)
);
defparam un1_state_reg_3_i_a2_0_a2.INIT=4'h1;
// @110:141
  CFG2 \UART_TX_Data_0_iv_0_a2_0[0]  (
	.A(N_102_i),
	.B(Part_TX_Data_Z[4]),
	.Y(N_966)
);
defparam \UART_TX_Data_0_iv_0_a2_0[0] .INIT=4'h1;
// @110:58
  CFG3 \state_reg_ns_0_a2_0_1_0[0]  (
	.A(state_reg_Z[1]),
	.B(Diag_Valid_RX),
	.C(state_reg_Z[9]),
	.Y(state_reg_ns_0_a2_0_1_0_Z[0])
);
defparam \state_reg_ns_0_a2_0_1_0[0] .INIT=8'h04;
// @110:293
  CFG2 counter_n2 (
	.A(counter_c1_Z),
	.B(counter_Z[2]),
	.Y(counter_n2_Z)
);
defparam counter_n2.INIT=4'h6;
// @110:141
  CFG4 \UART_TX_Data_0_iv_0_o2[1]  (
	.A(Part_TX_Data_Z[5]),
	.B(Part_TX_Data_Z[1]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[5])
);
defparam \UART_TX_Data_0_iv_0_o2[1] .INIT=16'h0CAE;
// @110:58
  CFG3 \state_reg_ns_0[2]  (
	.A(state_reg_Z[10]),
	.B(COREUART_C0_0_TXRDY),
	.C(state_reg_rep_0_0),
	.Y(state_reg_ns[2])
);
defparam \state_reg_ns_0[2] .INIT=8'hF2;
// @110:58
  CFG3 \state_reg_ns_0[4]  (
	.A(state_reg_Z[2]),
	.B(Last_Byte_Z),
	.C(state_reg_Z[9]),
	.Y(state_reg_ns[4])
);
defparam \state_reg_ns_0[4] .INIT=8'hF2;
// @110:58
  CFG3 \state_reg_ns_0[6]  (
	.A(state_reg_Z[7]),
	.B(state_reg_Z[6]),
	.C(COREUART_C0_0_TXRDY),
	.Y(state_reg_ns[6])
);
defparam \state_reg_ns_0[6] .INIT=8'hAE;
// @110:58
  CFG3 \state_reg_ns_0[8]  (
	.A(state_reg_Z[5]),
	.B(state_reg_Z[4]),
	.C(COREUART_C0_0_TXRDY),
	.Y(state_reg_ns[8])
);
defparam \state_reg_ns_0[8] .INIT=8'hAE;
// @110:58
  CFG4 \state_reg_ns_0[11]  (
	.A(state_reg_Z[2]),
	.B(Last_Byte_Z),
	.C(COREUART_C0_0_TXRDY),
	.D(state_reg_Z[1]),
	.Y(state_reg_ns[11])
);
defparam \state_reg_ns_0[11] .INIT=16'h8F88;
// @110:141
  CFG4 \UART_TX_Data_0_iv_0[2]  (
	.A(Part_TX_Data_Z[6]),
	.B(Part_TX_Data_Z[2]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[2])
);
defparam \UART_TX_Data_0_iv_0[2] .INIT=16'h0357;
// @110:141
  CFG4 \UART_TX_Data_0_iv_0[3]  (
	.A(Part_TX_Data_Z[7]),
	.B(Part_TX_Data_Z[3]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[3])
);
defparam \UART_TX_Data_0_iv_0[3] .INIT=16'h0357;
// @110:141
  CFG4 \UART_TX_Data_0_iv_0[4]  (
	.A(Part_TX_Data_Z[4]),
	.B(Part_TX_Data_Z[0]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[4])
);
defparam \UART_TX_Data_0_iv_0[4] .INIT=16'h0CAE;
// @110:141
  CFG4 \UART_TX_Data_0_iv_0[6]  (
	.A(Part_TX_Data_Z[6]),
	.B(Part_TX_Data_Z[2]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[6])
);
defparam \UART_TX_Data_0_iv_0[6] .INIT=16'h0CAE;
// @110:141
  CFG4 \UART_TX_Data_0_iv_0[7]  (
	.A(Part_TX_Data_Z[7]),
	.B(Part_TX_Data_Z[3]),
	.C(N_103_i),
	.D(N_102_i),
	.Y(UART_TX_Protocol_0_UART_TX_Data[7])
);
defparam \UART_TX_Data_0_iv_0[7] .INIT=16'h0CAE;
// @110:58
  CFG2 \state_reg_RNO[0]  (
	.A(COREUART_C0_0_TXRDY),
	.B(state_reg_Z[1]),
	.Y(N_82_i)
);
defparam \state_reg_RNO[0] .INIT=4'h8;
// @110:58
  CFG2 \state_reg_RNO[3]  (
	.A(COREUART_C0_0_TXRDY),
	.B(state_reg_Z[4]),
	.Y(N_77_i)
);
defparam \state_reg_RNO[3] .INIT=4'h8;
// @110:58
  CFG2 \state_reg_RNO[5]  (
	.A(COREUART_C0_0_TXRDY),
	.B(state_reg_Z[6]),
	.Y(N_74_i)
);
defparam \state_reg_RNO[5] .INIT=4'h8;
// @110:58
  CFG2 \state_reg_RNO[9]  (
	.A(COREUART_C0_0_TXRDY),
	.B(state_reg_Z[10]),
	.Y(N_68_i)
);
defparam \state_reg_RNO[9] .INIT=4'h8;
// @110:293
  CFG2 \state_reg_RNI5HRP[10]  (
	.A(countere),
	.B(state_reg_Z[10]),
	.Y(N_104_i)
);
defparam \state_reg_RNI5HRP[10] .INIT=4'hE;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_0_a2[0]  (
	.A(fwft_Q[0]),
	.B(fwft_Q_r[0]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5[0])
);
defparam \Fifo_Read_Data_Buffer_5_0_a2[0] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_0_a2[1]  (
	.A(fwft_Q[1]),
	.B(fwft_Q_r[1]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5[1])
);
defparam \Fifo_Read_Data_Buffer_5_0_a2[1] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_0_a2[2]  (
	.A(fwft_Q[2]),
	.B(fwft_Q_r[2]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5[2])
);
defparam \Fifo_Read_Data_Buffer_5_0_a2[2] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_0_a2[3]  (
	.A(fwft_Q[3]),
	.B(fwft_Q_r[3]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5[3])
);
defparam \Fifo_Read_Data_Buffer_5_0_a2[3] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_0_a2[4]  (
	.A(fwft_Q[4]),
	.B(fwft_Q_r[4]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5[4])
);
defparam \Fifo_Read_Data_Buffer_5_0_a2[4] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_0_a2[5]  (
	.A(fwft_Q[5]),
	.B(fwft_Q_r[5]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5[5])
);
defparam \Fifo_Read_Data_Buffer_5_0_a2[5] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_0_a2[6]  (
	.A(fwft_Q[6]),
	.B(fwft_Q_r[6]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5[6])
);
defparam \Fifo_Read_Data_Buffer_5_0_a2[6] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_0_a2[7]  (
	.A(fwft_Q[7]),
	.B(fwft_Q_r[7]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5[7])
);
defparam \Fifo_Read_Data_Buffer_5_0_a2[7] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[28]  (
	.A(fwft_Q[28]),
	.B(fwft_Q_r[28]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[28])
);
defparam \Fifo_Read_Data_Buffer_5_1[28] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[27]  (
	.A(fwft_Q[27]),
	.B(fwft_Q_r[27]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[27])
);
defparam \Fifo_Read_Data_Buffer_5_1[27] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[10]  (
	.A(fwft_Q[10]),
	.B(fwft_Q_r[10]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[10])
);
defparam \Fifo_Read_Data_Buffer_5_1[10] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[13]  (
	.A(fwft_Q[13]),
	.B(fwft_Q_r[13]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[13])
);
defparam \Fifo_Read_Data_Buffer_5_1[13] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[9]  (
	.A(fwft_Q[9]),
	.B(fwft_Q_r[9]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[9])
);
defparam \Fifo_Read_Data_Buffer_5_1[9] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_i_m2_1[29]  (
	.A(fwft_Q[29]),
	.B(fwft_Q_r[29]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(N_121_1)
);
defparam \Fifo_Read_Data_Buffer_5_i_m2_1[29] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_i_m2_1[30]  (
	.A(fwft_Q[30]),
	.B(fwft_Q_r[30]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(N_120_1)
);
defparam \Fifo_Read_Data_Buffer_5_i_m2_1[30] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_i_m2_1[31]  (
	.A(fwft_Q[31]),
	.B(fwft_Q_r[31]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(N_119_1)
);
defparam \Fifo_Read_Data_Buffer_5_i_m2_1[31] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[12]  (
	.A(fwft_Q[12]),
	.B(fwft_Q_r[12]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[12])
);
defparam \Fifo_Read_Data_Buffer_5_1[12] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[21]  (
	.A(fwft_Q[21]),
	.B(fwft_Q_r[21]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[21])
);
defparam \Fifo_Read_Data_Buffer_5_1[21] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[11]  (
	.A(fwft_Q[11]),
	.B(fwft_Q_r[11]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[11])
);
defparam \Fifo_Read_Data_Buffer_5_1[11] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[15]  (
	.A(fwft_Q[15]),
	.B(fwft_Q_r[15]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[15])
);
defparam \Fifo_Read_Data_Buffer_5_1[15] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[8]  (
	.A(fwft_Q[8]),
	.B(fwft_Q_r[8]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[8])
);
defparam \Fifo_Read_Data_Buffer_5_1[8] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[14]  (
	.A(fwft_Q[14]),
	.B(fwft_Q_r[14]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[14])
);
defparam \Fifo_Read_Data_Buffer_5_1[14] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[25]  (
	.A(fwft_Q[25]),
	.B(fwft_Q_r[25]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[25])
);
defparam \Fifo_Read_Data_Buffer_5_1[25] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[24]  (
	.A(fwft_Q[24]),
	.B(fwft_Q_r[24]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[24])
);
defparam \Fifo_Read_Data_Buffer_5_1[24] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[16]  (
	.A(fwft_Q[16]),
	.B(fwft_Q_r[16]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[16])
);
defparam \Fifo_Read_Data_Buffer_5_1[16] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[19]  (
	.A(fwft_Q[19]),
	.B(fwft_Q_r[19]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[19])
);
defparam \Fifo_Read_Data_Buffer_5_1[19] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[18]  (
	.A(fwft_Q[18]),
	.B(fwft_Q_r[18]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[18])
);
defparam \Fifo_Read_Data_Buffer_5_1[18] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[17]  (
	.A(fwft_Q[17]),
	.B(fwft_Q_r[17]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[17])
);
defparam \Fifo_Read_Data_Buffer_5_1[17] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[23]  (
	.A(fwft_Q[23]),
	.B(fwft_Q_r[23]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[23])
);
defparam \Fifo_Read_Data_Buffer_5_1[23] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[22]  (
	.A(fwft_Q[22]),
	.B(fwft_Q_r[22]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[22])
);
defparam \Fifo_Read_Data_Buffer_5_1[22] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[26]  (
	.A(fwft_Q[26]),
	.B(fwft_Q_r[26]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[26])
);
defparam \Fifo_Read_Data_Buffer_5_1[26] .INIT=16'h0A0C;
// @110:305
  CFG4 \Fifo_Read_Data_Buffer_5_1[20]  (
	.A(fwft_Q[20]),
	.B(fwft_Q_r[20]),
	.C(countere),
	.D(Diag_Valid_TX),
	.Y(Fifo_Read_Data_Buffer_5_1_Z[20])
);
defparam \Fifo_Read_Data_Buffer_5_1[20] .INIT=16'h0A0C;
// @110:141
  CFG4 un1_state_reg_6_i_a2_0_a2 (
	.A(state_reg_data[12]),
	.B(state_reg_ns_0_a2_0_1_Z[0]),
	.C(state_reg_rep_0_0),
	.D(countere),
	.Y(N_101_i)
);
defparam un1_state_reg_6_i_a2_0_a2.INIT=16'h0004;
// @110:141
  CFG4 \UART_TX_Data_0_iv_0[0]  (
	.A(Part_TX_Data_Z[0]),
	.B(N_90_i),
	.C(N_103_i),
	.D(N_966),
	.Y(UART_TX_Protocol_0_UART_TX_Data[0])
);
defparam \UART_TX_Data_0_iv_0[0] .INIT=16'hFF37;
// @110:293
  CFG3 counter_n3 (
	.A(counter_Z[2]),
	.B(counter_c1_Z),
	.C(counter_Z[3]),
	.Y(counter_n3_Z)
);
defparam counter_n3.INIT=8'h78;
// @83:234
  CFG4 \state_reg_RNI9ABE1[0]  (
	.A(state_reg_Z[9]),
	.B(state_reg_Z[5]),
	.C(state_reg_Z[3]),
	.D(state_reg_Z[0]),
	.Y(N_191_i)
);
defparam \state_reg_RNI9ABE1[0] .INIT=16'hFFFE;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[28]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[28]),
	.B(Fifo_Read_Data_Buffer_Z[20]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[28])
);
defparam \Fifo_Read_Data_Buffer_5[28] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[27]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[27]),
	.B(Fifo_Read_Data_Buffer_Z[19]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[27])
);
defparam \Fifo_Read_Data_Buffer_5[27] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[10]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[10]),
	.B(Fifo_Read_Data_Buffer_Z[2]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[10])
);
defparam \Fifo_Read_Data_Buffer_5[10] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[13]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[13]),
	.B(Fifo_Read_Data_Buffer_Z[5]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[13])
);
defparam \Fifo_Read_Data_Buffer_5[13] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[9]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[9]),
	.B(Fifo_Read_Data_Buffer_Z[1]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[9])
);
defparam \Fifo_Read_Data_Buffer_5[9] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5_i_m2[29]  (
	.A(countere),
	.B(N_121_1),
	.C(Fifo_Read_Data_Buffer_Z[21]),
	.Y(N_121)
);
defparam \Fifo_Read_Data_Buffer_5_i_m2[29] .INIT=8'hEC;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5_i_m2[30]  (
	.A(countere),
	.B(N_120_1),
	.C(Fifo_Read_Data_Buffer_Z[22]),
	.Y(N_120)
);
defparam \Fifo_Read_Data_Buffer_5_i_m2[30] .INIT=8'hEC;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5_i_m2[31]  (
	.A(countere),
	.B(N_119_1),
	.C(Fifo_Read_Data_Buffer_Z[23]),
	.Y(N_119)
);
defparam \Fifo_Read_Data_Buffer_5_i_m2[31] .INIT=8'hEC;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[12]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[12]),
	.B(Fifo_Read_Data_Buffer_Z[4]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[12])
);
defparam \Fifo_Read_Data_Buffer_5[12] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[21]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[21]),
	.B(Fifo_Read_Data_Buffer_Z[13]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[21])
);
defparam \Fifo_Read_Data_Buffer_5[21] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[11]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[11]),
	.B(Fifo_Read_Data_Buffer_Z[3]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[11])
);
defparam \Fifo_Read_Data_Buffer_5[11] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[15]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[15]),
	.B(Fifo_Read_Data_Buffer_Z[7]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[15])
);
defparam \Fifo_Read_Data_Buffer_5[15] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[8]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[8]),
	.B(Fifo_Read_Data_Buffer_Z[0]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[8])
);
defparam \Fifo_Read_Data_Buffer_5[8] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[14]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[14]),
	.B(Fifo_Read_Data_Buffer_Z[6]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[14])
);
defparam \Fifo_Read_Data_Buffer_5[14] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[25]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[25]),
	.B(Fifo_Read_Data_Buffer_Z[17]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[25])
);
defparam \Fifo_Read_Data_Buffer_5[25] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[24]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[24]),
	.B(Fifo_Read_Data_Buffer_Z[16]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[24])
);
defparam \Fifo_Read_Data_Buffer_5[24] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[16]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[16]),
	.B(Fifo_Read_Data_Buffer_Z[8]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[16])
);
defparam \Fifo_Read_Data_Buffer_5[16] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[19]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[19]),
	.B(Fifo_Read_Data_Buffer_Z[11]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[19])
);
defparam \Fifo_Read_Data_Buffer_5[19] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[18]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[18]),
	.B(Fifo_Read_Data_Buffer_Z[10]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[18])
);
defparam \Fifo_Read_Data_Buffer_5[18] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[17]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[17]),
	.B(Fifo_Read_Data_Buffer_Z[9]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[17])
);
defparam \Fifo_Read_Data_Buffer_5[17] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[23]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[23]),
	.B(Fifo_Read_Data_Buffer_Z[15]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[23])
);
defparam \Fifo_Read_Data_Buffer_5[23] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[22]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[22]),
	.B(Fifo_Read_Data_Buffer_Z[14]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[22])
);
defparam \Fifo_Read_Data_Buffer_5[22] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[26]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[26]),
	.B(Fifo_Read_Data_Buffer_Z[18]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[26])
);
defparam \Fifo_Read_Data_Buffer_5[26] .INIT=8'hEA;
// @110:305
  CFG3 \Fifo_Read_Data_Buffer_5[20]  (
	.A(Fifo_Read_Data_Buffer_5_1_Z[20]),
	.B(Fifo_Read_Data_Buffer_Z[12]),
	.C(countere),
	.Y(Fifo_Read_Data_Buffer_5_Z[20])
);
defparam \Fifo_Read_Data_Buffer_5[20] .INIT=8'hEA;
// @110:58
  CFG4 \state_reg_ns_0_a2_0_5[0]  (
	.A(state_reg_ns_0_a2_0_1_0_Z[0]),
	.B(state_reg_Z[10]),
	.C(N_102_i),
	.D(countere),
	.Y(state_reg_ns_0_a2_0_5_Z[0])
);
defparam \state_reg_ns_0_a2_0_5[0] .INIT=16'h0020;
// @110:293
  CFG4 counter_n4 (
	.A(counter_Z[2]),
	.B(counter_c1_Z),
	.C(counter_Z[4]),
	.D(counter_Z[3]),
	.Y(counter_n4_Z)
);
defparam counter_n4.INIT=16'h78F0;
// @89:2141
  CFG4 Last_Byte_0_sqmuxa (
	.A(countere),
	.B(counter_c1_Z),
	.C(counter_Z[3]),
	.D(un9_generate_byte_enablelto4_0),
	.Y(Last_Byte_0_sqmuxa_Z)
);
defparam Last_Byte_0_sqmuxa.INIT=16'hA8AA;
// @81:159
  CFG2 un1_state_reg_6_i_a2_0_a2_RNI6U9N (
	.A(UART_TX_Protocol_0_UART_TX_Data[5]),
	.B(N_101_i),
	.Y(UART_TX_Data_0_iv_i_0)
);
defparam un1_state_reg_6_i_a2_0_a2_RNI6U9N.INIT=4'h4;
// @110:58
  CFG4 \state_reg_ns_0[0]  (
	.A(state_reg_Z[1]),
	.B(state_reg_Z[0]),
	.C(state_reg_ns_0_a2_0_4_Z[0]),
	.D(state_reg_ns_0_a2_0_5_Z[0]),
	.Y(state_reg_ns[0])
);
defparam \state_reg_ns_0[0] .INIT=16'hF444;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_TX_Protocol_Top_0 */

module UART_RX_Protocol_1 (
  COREUART_C0_0_DATA_OUT,
  UART_RX_Protocol_0_Fifo_Write_Data,
  state_reg_0,
  memwaddr_r_lcry_cy_Y_0,
  UART_RX_Protocol_0_UART_RX_OE_N,
  COREFIFO_C0_0_0_FULL,
  UART_RX_Ready,
  Chain_arst1,
  Clock_Reset_0_UART_CLOCK,
  N_206_i
)
;
input [7:0] COREUART_C0_0_DATA_OUT ;
output [39:0] UART_RX_Protocol_0_Fifo_Write_Data ;
output state_reg_0 ;
input memwaddr_r_lcry_cy_Y_0 ;
output UART_RX_Protocol_0_UART_RX_OE_N ;
input COREFIFO_C0_0_0_FULL ;
input UART_RX_Ready ;
input Chain_arst1 ;
input Clock_Reset_0_UART_CLOCK ;
output N_206_i ;
wire state_reg_0 ;
wire memwaddr_r_lcry_cy_Y_0 ;
wire UART_RX_Protocol_0_UART_RX_OE_N ;
wire COREFIFO_C0_0_0_FULL ;
wire UART_RX_Ready ;
wire Chain_arst1 ;
wire Clock_Reset_0_UART_CLOCK ;
wire N_206_i ;
wire [31:0] counter_Z;
wire [30:0] counter_s;
wire [31:31] counter_s_Z;
wire [13:2] state_reg_Z;
wire [12:3] state_reg_ns;
wire [13:13] state_reg_ns_Z;
wire [1:0] Detect_state_reg_Z;
wire [0:0] Detect_state_reg_ns;
wire [3:0] First_Nibble_Value_Z;
wire [3:0] Second_Nibble_Value_Z;
wire [3:0] Second_Nibble_Complementary_Z;
wire [3:0] First_Nibble_Complementary_Z;
wire [30:1] counter_cry_Z;
wire [30:1] counter_cry_Y;
wire [31:31] counter_s_FCO;
wire [31:31] counter_s_Y;
wire [1:1] state_reg_ns_i_0_Z;
wire VCC ;
wire GND ;
wire FaultCounter_Elapsed_Z ;
wire faultcounter_elapsed3 ;
wire Other_Detect_Z ;
wire N_5_i ;
wire STX_Detect_Z ;
wire ETX_Detect_0_sqmuxa ;
wire ETX_Detect_Z ;
wire ETX_Detect_1_sqmuxa ;
wire N_100_i ;
wire N_93_i ;
wire N_89_i ;
wire N_87_i ;
wire N_85_i ;
wire m12_0_0 ;
wire counter_s_362_FCO ;
wire counter_s_362_S ;
wire counter_s_362_Y ;
wire N_107 ;
wire N_104 ;
wire m11_0_1 ;
wire Diag_Valid_0_i_a2_0_Z ;
wire m11_0_a2_0_4 ;
wire N_208 ;
wire faultcounter_elapsed3lto15_0 ;
wire UART_RX_Protocol_0_UART_RX_OE_N_2 ;
wire N_103 ;
wire N_137 ;
wire faultcounter_elapsed3lto31_5 ;
wire faultcounter_elapsed3lto31_4 ;
wire Diag_Valid_0_i_a2_4_Z ;
wire faultcounter_elapsed3lto11_3 ;
wire ETX_Detect_2_sqmuxa_i_a2_4_Z ;
wire nibbles_fault3_3_Z ;
wire nibbles_fault3_2_Z ;
wire nibbles_fault3_1_Z ;
wire nibbles_fault3_0_Z ;
wire faultcounter_elapsed3lto5_3 ;
wire N_131 ;
wire Diag_Valid_0_i_a2_7_Z ;
wire faultcounter_elapsed3lto11_4 ;
wire faultcounter_elapsed3lt11 ;
wire N_19 ;
wire N_117 ;
wire N_326_tz ;
wire faultcounter_elapsed3lto31_7 ;
wire nibbles_fault3_Z ;
wire faultcounter_elapsed3lt15 ;
wire faultcounter_elapsed3lt18 ;
wire faultcounter_elapsed3lt22 ;
wire N_141 ;
wire N_140 ;
wire N_139 ;
wire N_138 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
  CFG1 \counter_RNO[0]  (
	.A(counter_Z[0]),
	.Y(counter_s[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @109:503
  SLE \counter[31]  (
	.Q(counter_Z[31]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[30]  (
	.Q(counter_Z[30]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[29]  (
	.Q(counter_Z[29]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[28]  (
	.Q(counter_Z[28]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[27]  (
	.Q(counter_Z[27]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[26]  (
	.Q(counter_Z[26]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[25]  (
	.Q(counter_Z[25]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[24]  (
	.Q(counter_Z[24]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[23]  (
	.Q(counter_Z[23]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[22]  (
	.Q(counter_Z[22]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[21]  (
	.Q(counter_Z[21]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[20]  (
	.Q(counter_Z[20]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[19]  (
	.Q(counter_Z[19]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[18]  (
	.Q(counter_Z[18]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[17]  (
	.Q(counter_Z[17]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[16]  (
	.Q(counter_Z[16]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[15]  (
	.Q(counter_Z[15]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[14]  (
	.Q(counter_Z[14]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[13]  (
	.Q(counter_Z[13]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[12]  (
	.Q(counter_Z[12]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[11]  (
	.Q(counter_Z[11]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[10]  (
	.Q(counter_Z[10]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[9]  (
	.Q(counter_Z[9]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[8]  (
	.Q(counter_Z[8]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[7]  (
	.Q(counter_Z[7]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  SLE FaultCounter_Elapsed (
	.Q(FaultCounter_Elapsed_Z),
	.ADn(VCC),
	.ALn(N_206_i),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(faultcounter_elapsed3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:422
  SLE Other_Detect (
	.Q(Other_Detect_Z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_5_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:422
  SLE STX_Detect (
	.Q(STX_Detect_Z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(ETX_Detect_0_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:422
  SLE ETX_Detect (
	.Q(ETX_Detect_Z),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(ETX_Detect_1_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[2]  (
	.Q(state_reg_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_100_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[3]  (
	.Q(state_reg_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[4]  (
	.Q(state_reg_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[5]  (
	.Q(state_reg_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[6]  (
	.Q(state_reg_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[7]  (
	.Q(state_reg_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[8]  (
	.Q(state_reg_Z[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_93_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[9]  (
	.Q(state_reg_Z[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[10]  (
	.Q(state_reg_Z[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[11]  (
	.Q(state_reg_Z[11]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_89_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[12]  (
	.Q(state_reg_Z[12]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_87_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[13]  (
	.Q(state_reg_Z[13]),
	.ADn(GND),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_85_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[0]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[39]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:86
  SLE \state_reg[1]  (
	.Q(state_reg_0),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(state_reg_ns[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:422
  SLE \Detect_state_reg[1]  (
	.Q(Detect_state_reg_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(m12_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:422
  SLE \Detect_state_reg[0]  (
	.Q(Detect_state_reg_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Detect_state_reg_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[8]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[0]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[7]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(First_Nibble_Value_Z[3]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[6]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(First_Nibble_Value_Z[2]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[5]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(First_Nibble_Value_Z[1]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[4]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(First_Nibble_Value_Z[0]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[3]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Second_Nibble_Value_Z[3]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[2]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Second_Nibble_Value_Z[2]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[1]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Second_Nibble_Value_Z[1]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[0]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Second_Nibble_Value_Z[0]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[23]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[23]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[15]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[22]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[22]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[14]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[21]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[21]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[13]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[20]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[20]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[12]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[19]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[19]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[11]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[18]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[18]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[10]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[17]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[17]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[9]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[16]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[16]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[8]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[15]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[15]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[7]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[14]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[14]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[6]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[13]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[13]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[5]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[12]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[12]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[4]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[11]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[11]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[3]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[10]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[2]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[9]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[1]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \Second_Nibble_Complementary[2]  (
	.Q(Second_Nibble_Complementary_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[2]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \Second_Nibble_Complementary[1]  (
	.Q(Second_Nibble_Complementary_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[1]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \Second_Nibble_Complementary[0]  (
	.Q(Second_Nibble_Complementary_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[0]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \Second_Nibble_Value[3]  (
	.Q(Second_Nibble_Value_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[7]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \Second_Nibble_Value[2]  (
	.Q(Second_Nibble_Value_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[6]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \Second_Nibble_Value[1]  (
	.Q(Second_Nibble_Value_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[5]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \Second_Nibble_Value[0]  (
	.Q(Second_Nibble_Value_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[4]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[31]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[31]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[23]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[30]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[30]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[22]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[29]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[29]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[21]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[28]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[28]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[20]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[27]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[27]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[19]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[26]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[26]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[18]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[25]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[25]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[17]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:349
  SLE \Decode_data[24]  (
	.Q(UART_RX_Protocol_0_Fifo_Write_Data[24]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(UART_RX_Protocol_0_Fifo_Write_Data[16]),
	.EN(state_reg_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \First_Nibble_Complementary[3]  (
	.Q(First_Nibble_Complementary_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[3]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \First_Nibble_Complementary[2]  (
	.Q(First_Nibble_Complementary_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[2]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \First_Nibble_Complementary[1]  (
	.Q(First_Nibble_Complementary_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[1]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \First_Nibble_Complementary[0]  (
	.Q(First_Nibble_Complementary_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[0]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \First_Nibble_Value[3]  (
	.Q(First_Nibble_Value_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[7]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \First_Nibble_Value[2]  (
	.Q(First_Nibble_Value_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[6]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \First_Nibble_Value[1]  (
	.Q(First_Nibble_Value_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[5]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \First_Nibble_Value[0]  (
	.Q(First_Nibble_Value_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[4]),
	.EN(state_reg_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:369
  SLE \Second_Nibble_Complementary[3]  (
	.Q(Second_Nibble_Complementary_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(COREUART_C0_0_DATA_OUT[3]),
	.EN(state_reg_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @109:503
  ARI1 counter_s_362 (
	.FCO(counter_s_362_FCO),
	.S(counter_s_362_S),
	.Y(counter_s_362_Y),
	.B(counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam counter_s_362.INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[1]  (
	.FCO(counter_cry_Z[1]),
	.S(counter_s[1]),
	.Y(counter_cry_Y[1]),
	.B(counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_s_362_FCO)
);
defparam \counter_cry[1] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[2]  (
	.FCO(counter_cry_Z[2]),
	.S(counter_s[2]),
	.Y(counter_cry_Y[2]),
	.B(counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[1])
);
defparam \counter_cry[2] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[3]  (
	.FCO(counter_cry_Z[3]),
	.S(counter_s[3]),
	.Y(counter_cry_Y[3]),
	.B(counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[2])
);
defparam \counter_cry[3] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[4]  (
	.FCO(counter_cry_Z[4]),
	.S(counter_s[4]),
	.Y(counter_cry_Y[4]),
	.B(counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[3])
);
defparam \counter_cry[4] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[5]  (
	.FCO(counter_cry_Z[5]),
	.S(counter_s[5]),
	.Y(counter_cry_Y[5]),
	.B(counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[4])
);
defparam \counter_cry[5] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[6]  (
	.FCO(counter_cry_Z[6]),
	.S(counter_s[6]),
	.Y(counter_cry_Y[6]),
	.B(counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[5])
);
defparam \counter_cry[6] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[7]  (
	.FCO(counter_cry_Z[7]),
	.S(counter_s[7]),
	.Y(counter_cry_Y[7]),
	.B(counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[6])
);
defparam \counter_cry[7] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[8]  (
	.FCO(counter_cry_Z[8]),
	.S(counter_s[8]),
	.Y(counter_cry_Y[8]),
	.B(counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[7])
);
defparam \counter_cry[8] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[9]  (
	.FCO(counter_cry_Z[9]),
	.S(counter_s[9]),
	.Y(counter_cry_Y[9]),
	.B(counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[8])
);
defparam \counter_cry[9] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[10]  (
	.FCO(counter_cry_Z[10]),
	.S(counter_s[10]),
	.Y(counter_cry_Y[10]),
	.B(counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[9])
);
defparam \counter_cry[10] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[11]  (
	.FCO(counter_cry_Z[11]),
	.S(counter_s[11]),
	.Y(counter_cry_Y[11]),
	.B(counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[10])
);
defparam \counter_cry[11] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[12]  (
	.FCO(counter_cry_Z[12]),
	.S(counter_s[12]),
	.Y(counter_cry_Y[12]),
	.B(counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[11])
);
defparam \counter_cry[12] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[13]  (
	.FCO(counter_cry_Z[13]),
	.S(counter_s[13]),
	.Y(counter_cry_Y[13]),
	.B(counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[12])
);
defparam \counter_cry[13] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[14]  (
	.FCO(counter_cry_Z[14]),
	.S(counter_s[14]),
	.Y(counter_cry_Y[14]),
	.B(counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[13])
);
defparam \counter_cry[14] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[15]  (
	.FCO(counter_cry_Z[15]),
	.S(counter_s[15]),
	.Y(counter_cry_Y[15]),
	.B(counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[14])
);
defparam \counter_cry[15] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[16]  (
	.FCO(counter_cry_Z[16]),
	.S(counter_s[16]),
	.Y(counter_cry_Y[16]),
	.B(counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[15])
);
defparam \counter_cry[16] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[17]  (
	.FCO(counter_cry_Z[17]),
	.S(counter_s[17]),
	.Y(counter_cry_Y[17]),
	.B(counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[16])
);
defparam \counter_cry[17] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[18]  (
	.FCO(counter_cry_Z[18]),
	.S(counter_s[18]),
	.Y(counter_cry_Y[18]),
	.B(counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[17])
);
defparam \counter_cry[18] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[19]  (
	.FCO(counter_cry_Z[19]),
	.S(counter_s[19]),
	.Y(counter_cry_Y[19]),
	.B(counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[18])
);
defparam \counter_cry[19] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[20]  (
	.FCO(counter_cry_Z[20]),
	.S(counter_s[20]),
	.Y(counter_cry_Y[20]),
	.B(counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[19])
);
defparam \counter_cry[20] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[21]  (
	.FCO(counter_cry_Z[21]),
	.S(counter_s[21]),
	.Y(counter_cry_Y[21]),
	.B(counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[20])
);
defparam \counter_cry[21] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[22]  (
	.FCO(counter_cry_Z[22]),
	.S(counter_s[22]),
	.Y(counter_cry_Y[22]),
	.B(counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[21])
);
defparam \counter_cry[22] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[23]  (
	.FCO(counter_cry_Z[23]),
	.S(counter_s[23]),
	.Y(counter_cry_Y[23]),
	.B(counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[22])
);
defparam \counter_cry[23] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[24]  (
	.FCO(counter_cry_Z[24]),
	.S(counter_s[24]),
	.Y(counter_cry_Y[24]),
	.B(counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[23])
);
defparam \counter_cry[24] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[25]  (
	.FCO(counter_cry_Z[25]),
	.S(counter_s[25]),
	.Y(counter_cry_Y[25]),
	.B(counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[24])
);
defparam \counter_cry[25] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[26]  (
	.FCO(counter_cry_Z[26]),
	.S(counter_s[26]),
	.Y(counter_cry_Y[26]),
	.B(counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[25])
);
defparam \counter_cry[26] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[27]  (
	.FCO(counter_cry_Z[27]),
	.S(counter_s[27]),
	.Y(counter_cry_Y[27]),
	.B(counter_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[26])
);
defparam \counter_cry[27] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[28]  (
	.FCO(counter_cry_Z[28]),
	.S(counter_s[28]),
	.Y(counter_cry_Y[28]),
	.B(counter_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[27])
);
defparam \counter_cry[28] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[29]  (
	.FCO(counter_cry_Z[29]),
	.S(counter_s[29]),
	.Y(counter_cry_Y[29]),
	.B(counter_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[28])
);
defparam \counter_cry[29] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_s[31]  (
	.FCO(counter_s_FCO[31]),
	.S(counter_s_Z[31]),
	.Y(counter_s_Y[31]),
	.B(counter_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[30])
);
defparam \counter_s[31] .INIT=20'h4AA00;
// @109:503
  ARI1 \counter_cry[30]  (
	.FCO(counter_cry_Z[30]),
	.S(counter_s[30]),
	.Y(counter_cry_Y[30]),
	.B(counter_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[29])
);
defparam \counter_cry[30] .INIT=20'h4AA00;
// @109:86
  CFG4 \state_reg_ns_i_o2[2]  (
	.A(Other_Detect_Z),
	.B(ETX_Detect_Z),
	.C(state_reg_Z[11]),
	.D(STX_Detect_Z),
	.Y(N_107)
);
defparam \state_reg_ns_i_o2[2] .INIT=16'hFFEF;
// @109:86
  CFG3 \state_reg_ns_i_o2[1]  (
	.A(Other_Detect_Z),
	.B(STX_Detect_Z),
	.C(ETX_Detect_Z),
	.Y(N_104)
);
defparam \state_reg_ns_i_o2[1] .INIT=8'hFE;
// @109:422
  CFG4 \Detect_state_reg_ns_1_0_.m11_0  (
	.A(Detect_state_reg_Z[1]),
	.B(UART_RX_Ready),
	.C(m11_0_1),
	.D(Detect_state_reg_Z[0]),
	.Y(Detect_state_reg_ns[0])
);
defparam \Detect_state_reg_ns_1_0_.m11_0 .INIT=16'h00E4;
// @109:422
  CFG4 \Detect_state_reg_ns_1_0_.m11_0_1  (
	.A(Diag_Valid_0_i_a2_0_Z),
	.B(state_reg_Z[4]),
	.C(m11_0_a2_0_4),
	.D(N_208),
	.Y(m11_0_1)
);
defparam \Detect_state_reg_ns_1_0_.m11_0_1 .INIT=16'h2000;
// @89:2101
  CFG2 \op_gt.faultcounter_elapsed3lto15_0  (
	.A(counter_Z[14]),
	.B(counter_Z[15]),
	.Y(faultcounter_elapsed3lto15_0)
);
defparam \op_gt.faultcounter_elapsed3lto15_0 .INIT=4'h8;
// @109:181
  CFG2 Diag_Valid_0_i_a2_0 (
	.A(state_reg_Z[7]),
	.B(state_reg_Z[10]),
	.Y(Diag_Valid_0_i_a2_0_Z)
);
defparam Diag_Valid_0_i_a2_0.INIT=4'h1;
// @109:422
  CFG2 \Detect_state_reg_ns_1_0_.m11_0_a2_0_3  (
	.A(state_reg_Z[8]),
	.B(state_reg_Z[11]),
	.Y(N_208)
);
defparam \Detect_state_reg_ns_1_0_.m11_0_a2_0_3 .INIT=4'h1;
// @109:181
  CFG2 Diag_Valid_0_i_a2_5 (
	.A(state_reg_Z[6]),
	.B(state_reg_Z[9]),
	.Y(UART_RX_Protocol_0_UART_RX_OE_N_2)
);
defparam Diag_Valid_0_i_a2_5.INIT=4'h1;
// @109:86
  CFG2 \state_reg_ns_i_o2[0]  (
	.A(ETX_Detect_Z),
	.B(Other_Detect_Z),
	.Y(N_103)
);
defparam \state_reg_ns_i_o2[0] .INIT=4'hE;
// @109:86
  CFG2 \state_reg_ns_a2[3]  (
	.A(FaultCounter_Elapsed_Z),
	.B(STX_Detect_Z),
	.Y(N_137)
);
defparam \state_reg_ns_a2[3] .INIT=4'h1;
// @109:86
  CFG2 \state_reg_ns_a4[8]  (
	.A(FaultCounter_Elapsed_Z),
	.B(state_reg_Z[6]),
	.Y(state_reg_ns[8])
);
defparam \state_reg_ns_a4[8] .INIT=4'h4;
// @109:86
  CFG2 \state_reg_ns_a4[7]  (
	.A(FaultCounter_Elapsed_Z),
	.B(state_reg_Z[7]),
	.Y(state_reg_ns[7])
);
defparam \state_reg_ns_a4[7] .INIT=4'h4;
// @109:86
  CFG2 \state_reg_ns_a4[4]  (
	.A(FaultCounter_Elapsed_Z),
	.B(state_reg_Z[10]),
	.Y(state_reg_ns[4])
);
defparam \state_reg_ns_a4[4] .INIT=4'h4;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto31_5  (
	.A(counter_Z[28]),
	.B(counter_Z[27]),
	.C(counter_Z[26]),
	.D(counter_Z[25]),
	.Y(faultcounter_elapsed3lto31_5)
);
defparam \op_gt.faultcounter_elapsed3lto31_5 .INIT=16'hFFFE;
// @89:2101
  CFG3 \op_gt.faultcounter_elapsed3lto31_4  (
	.A(counter_Z[31]),
	.B(counter_Z[24]),
	.C(counter_Z[23]),
	.Y(faultcounter_elapsed3lto31_4)
);
defparam \op_gt.faultcounter_elapsed3lto31_4 .INIT=8'hFE;
// @109:181
  CFG3 Diag_Valid_0_i_a2_4 (
	.A(state_reg_Z[4]),
	.B(state_reg_Z[12]),
	.C(state_reg_Z[2]),
	.Y(Diag_Valid_0_i_a2_4_Z)
);
defparam Diag_Valid_0_i_a2_4.INIT=8'h01;
// @109:422
  CFG4 \Detect_state_reg_ns_1_0_.m11_0_a2_0_4  (
	.A(state_reg_Z[5]),
	.B(state_reg_Z[2]),
	.C(state_reg_0),
	.D(state_reg_Z[13]),
	.Y(m11_0_a2_0_4)
);
defparam \Detect_state_reg_ns_1_0_.m11_0_a2_0_4 .INIT=16'h0001;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto11_3  (
	.A(counter_Z[11]),
	.B(counter_Z[8]),
	.C(counter_Z[7]),
	.D(counter_Z[6]),
	.Y(faultcounter_elapsed3lto11_3)
);
defparam \op_gt.faultcounter_elapsed3lto11_3 .INIT=16'h8000;
// @109:452
  CFG4 ETX_Detect_2_sqmuxa_i_a2_4 (
	.A(COREUART_C0_0_DATA_OUT[6]),
	.B(COREUART_C0_0_DATA_OUT[5]),
	.C(COREUART_C0_0_DATA_OUT[4]),
	.D(COREUART_C0_0_DATA_OUT[3]),
	.Y(ETX_Detect_2_sqmuxa_i_a2_4_Z)
);
defparam ETX_Detect_2_sqmuxa_i_a2_4.INIT=16'h0001;
// @109:400
  CFG4 nibbles_fault3_3 (
	.A(Second_Nibble_Complementary_Z[3]),
	.B(Second_Nibble_Complementary_Z[2]),
	.C(Second_Nibble_Value_Z[3]),
	.D(Second_Nibble_Value_Z[2]),
	.Y(nibbles_fault3_3_Z)
);
defparam nibbles_fault3_3.INIT=16'h1248;
// @109:400
  CFG4 nibbles_fault3_2 (
	.A(Second_Nibble_Complementary_Z[1]),
	.B(Second_Nibble_Complementary_Z[0]),
	.C(Second_Nibble_Value_Z[1]),
	.D(Second_Nibble_Value_Z[0]),
	.Y(nibbles_fault3_2_Z)
);
defparam nibbles_fault3_2.INIT=16'h1248;
// @109:400
  CFG4 nibbles_fault3_1 (
	.A(First_Nibble_Complementary_Z[3]),
	.B(First_Nibble_Complementary_Z[2]),
	.C(First_Nibble_Value_Z[3]),
	.D(First_Nibble_Value_Z[2]),
	.Y(nibbles_fault3_1_Z)
);
defparam nibbles_fault3_1.INIT=16'h1248;
// @109:400
  CFG4 nibbles_fault3_0 (
	.A(First_Nibble_Complementary_Z[1]),
	.B(First_Nibble_Complementary_Z[0]),
	.C(First_Nibble_Value_Z[1]),
	.D(First_Nibble_Value_Z[0]),
	.Y(nibbles_fault3_0_Z)
);
defparam nibbles_fault3_0.INIT=16'h1248;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto5_3  (
	.A(counter_Z[5]),
	.B(counter_Z[4]),
	.C(counter_Z[1]),
	.D(counter_Z[0]),
	.Y(faultcounter_elapsed3lto5_3)
);
defparam \op_gt.faultcounter_elapsed3lto5_3 .INIT=16'hFFFE;
// @109:86
  CFG4 \state_reg_ns_a4_0[13]  (
	.A(state_reg_Z[8]),
	.B(STX_Detect_Z),
	.C(Other_Detect_Z),
	.D(ETX_Detect_Z),
	.Y(N_131)
);
defparam \state_reg_ns_a4_0[13] .INIT=16'h0200;
// @109:86
  CFG3 \state_reg_ns_a4[12]  (
	.A(FaultCounter_Elapsed_Z),
	.B(state_reg_Z[2]),
	.C(COREFIFO_C0_0_0_FULL),
	.Y(state_reg_ns[12])
);
defparam \state_reg_ns_a4[12] .INIT=8'h04;
// @109:422
  CFG2 \Detect_state_reg_ns_1_0_.m12_0  (
	.A(Detect_state_reg_Z[0]),
	.B(Detect_state_reg_Z[1]),
	.Y(m12_0_0)
);
defparam \Detect_state_reg_ns_1_0_.m12_0 .INIT=4'h6;
// @109:181
  CFG4 Diag_Valid_0_i_a2_7 (
	.A(UART_RX_Protocol_0_UART_RX_OE_N_2),
	.B(state_reg_Z[3]),
	.C(state_reg_0),
	.D(N_208),
	.Y(Diag_Valid_0_i_a2_7_Z)
);
defparam Diag_Valid_0_i_a2_7.INIT=16'h0200;
// @89:2101
  CFG3 \op_gt.faultcounter_elapsed3lto11_4  (
	.A(counter_Z[9]),
	.B(faultcounter_elapsed3lto11_3),
	.C(counter_Z[10]),
	.Y(faultcounter_elapsed3lto11_4)
);
defparam \op_gt.faultcounter_elapsed3lto11_4 .INIT=8'h80;
// @89:2101
  CFG3 \op_gt.faultcounter_elapsed3lto5  (
	.A(counter_Z[2]),
	.B(faultcounter_elapsed3lto5_3),
	.C(counter_Z[3]),
	.Y(faultcounter_elapsed3lt11)
);
defparam \op_gt.faultcounter_elapsed3lto5 .INIT=8'hFE;
// @109:452
  CFG4 ETX_Detect_2_sqmuxa_i_a2 (
	.A(COREUART_C0_0_DATA_OUT[1]),
	.B(ETX_Detect_2_sqmuxa_i_a2_4_Z),
	.C(COREUART_C0_0_DATA_OUT[7]),
	.D(COREUART_C0_0_DATA_OUT[2]),
	.Y(N_19)
);
defparam ETX_Detect_2_sqmuxa_i_a2.INIT=16'h0008;
// @109:86
  CFG4 \state_reg_ns_i_a4[1]  (
	.A(state_reg_Z[13]),
	.B(STX_Detect_Z),
	.C(Other_Detect_Z),
	.D(ETX_Detect_Z),
	.Y(N_117)
);
defparam \state_reg_ns_i_a4[1] .INIT=16'h0115;
// @109:86
  CFG4 \state_reg_ns_a4[10]  (
	.A(Other_Detect_Z),
	.B(state_reg_Z[11]),
	.C(N_137),
	.D(ETX_Detect_Z),
	.Y(state_reg_ns[10])
);
defparam \state_reg_ns_a4[10] .INIT=16'h4000;
// @109:86
  CFG4 \state_reg_ns_a4[3]  (
	.A(Other_Detect_Z),
	.B(state_reg_Z[11]),
	.C(N_137),
	.D(ETX_Detect_Z),
	.Y(state_reg_ns[3])
);
defparam \state_reg_ns_a4[3] .INIT=16'h0080;
// @109:86
  CFG4 \state_reg_ns_a4[6]  (
	.A(Other_Detect_Z),
	.B(state_reg_Z[8]),
	.C(N_137),
	.D(ETX_Detect_Z),
	.Y(state_reg_ns[6])
);
defparam \state_reg_ns_a4[6] .INIT=16'h0080;
// @109:75
  CFG4 UART_RX_OE_N_0_a4_0_a2 (
	.A(state_reg_Z[12]),
	.B(UART_RX_Protocol_0_UART_RX_OE_N_2),
	.C(UART_RX_Protocol_0_Fifo_Write_Data[39]),
	.D(state_reg_Z[3]),
	.Y(UART_RX_Protocol_0_UART_RX_OE_N)
);
defparam UART_RX_OE_N_0_a4_0_a2.INIT=16'h0004;
  CFG3 \state_reg_RNO_0[13]  (
	.A(state_reg_Z[13]),
	.B(STX_Detect_Z),
	.C(N_208),
	.Y(N_326_tz)
);
defparam \state_reg_RNO_0[13] .INIT=8'hD1;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto31_7  (
	.A(counter_Z[29]),
	.B(counter_Z[30]),
	.C(faultcounter_elapsed3lto31_5),
	.D(faultcounter_elapsed3lto31_4),
	.Y(faultcounter_elapsed3lto31_7)
);
defparam \op_gt.faultcounter_elapsed3lto31_7 .INIT=16'hFFFE;
// @109:86
  CFG2 \state_reg_ns_i_0[1]  (
	.A(N_117),
	.B(FaultCounter_Elapsed_Z),
	.Y(state_reg_ns_i_0_Z[1])
);
defparam \state_reg_ns_i_0[1] .INIT=4'hE;
// @109:400
  CFG4 nibbles_fault3 (
	.A(nibbles_fault3_3_Z),
	.B(nibbles_fault3_2_Z),
	.C(nibbles_fault3_1_Z),
	.D(nibbles_fault3_0_Z),
	.Y(nibbles_fault3_Z)
);
defparam nibbles_fault3.INIT=16'h8000;
// @109:452
  CFG4 ETX_Detect_1_sqmuxa_0_a2 (
	.A(Detect_state_reg_Z[0]),
	.B(N_19),
	.C(COREUART_C0_0_DATA_OUT[0]),
	.D(Detect_state_reg_Z[1]),
	.Y(ETX_Detect_1_sqmuxa)
);
defparam ETX_Detect_1_sqmuxa_0_a2.INIT=16'h0080;
// @109:452
  CFG4 ETX_Detect_0_sqmuxa_0_a2 (
	.A(Detect_state_reg_Z[0]),
	.B(N_19),
	.C(COREUART_C0_0_DATA_OUT[0]),
	.D(Detect_state_reg_Z[1]),
	.Y(ETX_Detect_0_sqmuxa)
);
defparam ETX_Detect_0_sqmuxa_0_a2.INIT=16'h0008;
// @109:86
  CFG4 \state_reg_RNO[2]  (
	.A(state_reg_Z[2]),
	.B(state_reg_Z[3]),
	.C(FaultCounter_Elapsed_Z),
	.D(COREFIFO_C0_0_0_FULL),
	.Y(N_100_i)
);
defparam \state_reg_RNO[2] .INIT=16'h0E0C;
// @109:86
  CFG3 \state_reg_ns_a4[9]  (
	.A(nibbles_fault3_Z),
	.B(state_reg_Z[5]),
	.C(FaultCounter_Elapsed_Z),
	.Y(state_reg_ns[9])
);
defparam \state_reg_ns_a4[9] .INIT=8'h08;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto13  (
	.A(counter_Z[13]),
	.B(counter_Z[12]),
	.C(faultcounter_elapsed3lto11_4),
	.D(faultcounter_elapsed3lt11),
	.Y(faultcounter_elapsed3lt15)
);
defparam \op_gt.faultcounter_elapsed3lto13 .INIT=16'hFEEE;
// @109:422
  CFG3 Other_Detect_RNO (
	.A(Detect_state_reg_Z[1]),
	.B(Detect_state_reg_Z[0]),
	.C(N_19),
	.Y(N_5_i)
);
defparam Other_Detect_RNO.INIT=8'h04;
// @83:263
  CFG4 Diag_Valid_0_i_a2_4_RNI2UVC (
	.A(Diag_Valid_0_i_a2_4_Z),
	.B(Diag_Valid_0_i_a2_7_Z),
	.C(Diag_Valid_0_i_a2_0_Z),
	.D(state_reg_Z[5]),
	.Y(N_206_i)
);
defparam Diag_Valid_0_i_a2_4_RNI2UVC.INIT=16'hFF7F;
// @109:86
  CFG4 \state_reg_ns[13]  (
	.A(nibbles_fault3_Z),
	.B(N_131),
	.C(state_reg_Z[5]),
	.D(FaultCounter_Elapsed_Z),
	.Y(state_reg_ns_Z[13])
);
defparam \state_reg_ns[13] .INIT=16'hFFDC;
// @109:86
  CFG4 \state_reg_RNO[8]  (
	.A(state_reg_Z[8]),
	.B(state_reg_Z[9]),
	.C(N_104),
	.D(FaultCounter_Elapsed_Z),
	.Y(N_93_i)
);
defparam \state_reg_RNO[8] .INIT=16'h00CE;
// @109:86
  CFG4 \state_reg_RNO[11]  (
	.A(N_107),
	.B(state_reg_Z[4]),
	.C(state_reg_Z[12]),
	.D(FaultCounter_Elapsed_Z),
	.Y(N_89_i)
);
defparam \state_reg_RNO[11] .INIT=16'h00FD;
// @109:86
  CFG4 \state_reg_RNO[12]  (
	.A(state_reg_Z[13]),
	.B(N_104),
	.C(state_reg_ns_i_0_Z[1]),
	.D(N_208),
	.Y(N_87_i)
);
defparam \state_reg_RNO[12] .INIT=16'h080C;
// @109:86
  CFG4 \state_reg_RNO[13]  (
	.A(N_326_tz),
	.B(memwaddr_r_lcry_cy_Y_0),
	.C(FaultCounter_Elapsed_Z),
	.D(N_103),
	.Y(N_85_i)
);
defparam \state_reg_RNO[13] .INIT=16'h0C0D;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto17  (
	.A(counter_Z[17]),
	.B(counter_Z[16]),
	.C(faultcounter_elapsed3lto15_0),
	.D(faultcounter_elapsed3lt15),
	.Y(faultcounter_elapsed3lt18)
);
defparam \op_gt.faultcounter_elapsed3lto17 .INIT=16'hA888;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto20  (
	.A(counter_Z[18]),
	.B(faultcounter_elapsed3lt18),
	.C(counter_Z[20]),
	.D(counter_Z[19]),
	.Y(faultcounter_elapsed3lt22)
);
defparam \op_gt.faultcounter_elapsed3lto20 .INIT=16'hFEF0;
// @89:2101
  CFG4 \op_gt.faultcounter_elapsed3lto31  (
	.A(counter_Z[22]),
	.B(counter_Z[21]),
	.C(faultcounter_elapsed3lto31_7),
	.D(faultcounter_elapsed3lt22),
	.Y(faultcounter_elapsed3)
);
defparam \op_gt.faultcounter_elapsed3lto31 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_RX_Protocol_1 */

module Communication_TX_Arbiter_1 (
  Controler_0_DEST_1_Fifo_Write_Data,
  Data_Block_0_Communication_Data_Frame,
  Communication_TX_Arbiter_0_TX_Fifo_Data,
  DBGport_2_c,
  UART_Protocol_1_TX_FIFO_FULL,
  DBGport_3_c,
  Diag_1,
  Controler_0_DEST_2_Fifo_Write_Enable,
  DBGport_0_c,
  Diag_0,
  DBGport_4_net_0,
  Clock_Reset_0_Main_CLOCK,
  dff_arst
)
;
input [39:0] Controler_0_DEST_1_Fifo_Write_Data ;
input [30:0] Data_Block_0_Communication_Data_Frame ;
output [39:0] Communication_TX_Arbiter_0_TX_Fifo_Data ;
input DBGport_2_c ;
output UART_Protocol_1_TX_FIFO_FULL ;
output DBGport_3_c ;
input Diag_1 ;
input Controler_0_DEST_2_Fifo_Write_Enable ;
input DBGport_0_c ;
output Diag_0 ;
output DBGport_4_net_0 ;
input Clock_Reset_0_Main_CLOCK ;
input dff_arst ;
wire DBGport_2_c ;
wire UART_Protocol_1_TX_FIFO_FULL ;
wire DBGport_3_c ;
wire Diag_1 ;
wire Controler_0_DEST_2_Fifo_Write_Enable ;
wire DBGport_0_c ;
wire Diag_0 ;
wire DBGport_4_net_0 ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire [4:0] state_reg_Z;
wire [4:0] state_reg_ns_Z;
wire [3:1] state_reg_ns;
wire [39:0] TX_Fifo_Data_F_Z;
wire [0:0] state_reg_ns_a3_0_1_Z;
wire VCC ;
wire GND ;
wire TX_Fifo_WE_F_Z ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @108:70
  SLE \state_reg[0]  (
	.Q(state_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(state_reg_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:70
  SLE \state_reg[1]  (
	.Q(DBGport_4_net_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(state_reg_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:70
  SLE \state_reg[2]  (
	.Q(state_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(state_reg_ns_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:70
  SLE \state_reg[3]  (
	.Q(state_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(state_reg_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:70
  SLE \state_reg[4]  (
	.Q(state_reg_Z[4]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(state_reg_ns_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE TX_Fifo_WE (
	.Q(Diag_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_WE_F_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[9]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[8]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[7]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[6]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[5]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[4]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[3]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[2]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[1]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[0]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[24]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[23]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[22]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[21]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[20]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[19]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[18]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[17]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[16]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[15]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[14]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[13]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[12]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[11]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[10]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[39]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[39]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[39]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[38]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[38]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[38]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[37]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[37]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[37]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[36]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[36]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[36]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[35]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[35]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[35]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[34]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[34]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[34]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[33]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[33]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[33]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[32]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[32]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[32]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[31]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[30]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[29]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[28]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[27]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[26]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:185
  SLE \TX_Fifo_Data[25]  (
	.Q(Communication_TX_Arbiter_0_TX_Fifo_Data[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(TX_Fifo_Data_F_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @108:70
  CFG3 \state_reg_ns_a3_0_1[0]  (
	.A(state_reg_Z[2]),
	.B(DBGport_0_c),
	.C(state_reg_Z[3]),
	.Y(state_reg_ns_a3_0_1_Z[0])
);
defparam \state_reg_ns_a3_0_1[0] .INIT=8'h01;
// @108:70
  CFG3 \state_reg_ns_a3[1]  (
	.A(Controler_0_DEST_2_Fifo_Write_Enable),
	.B(state_reg_Z[4]),
	.C(DBGport_0_c),
	.Y(state_reg_ns[1])
);
defparam \state_reg_ns_a3[1] .INIT=8'h40;
// @108:70
  CFG3 \state_reg_ns_a3[3]  (
	.A(Controler_0_DEST_2_Fifo_Write_Enable),
	.B(state_reg_Z[2]),
	.C(Diag_1),
	.Y(state_reg_ns[3])
);
defparam \state_reg_ns_a3[3] .INIT=8'h04;
// @108:126
  CFG3 Communication_Data_Full_0 (
	.A(Diag_1),
	.B(state_reg_Z[0]),
	.C(DBGport_4_net_0),
	.Y(DBGport_3_c)
);
defparam Communication_Data_Full_0.INIT=8'hAB;
// @108:126
  CFG3 Control_Fifo_Full_0 (
	.A(Diag_1),
	.B(state_reg_Z[4]),
	.C(state_reg_Z[3]),
	.Y(UART_Protocol_1_TX_FIFO_FULL)
);
defparam Control_Fifo_Full_0.INIT=8'hAB;
// @108:70
  CFG3 \state_reg_ns[4]  (
	.A(DBGport_4_net_0),
	.B(DBGport_0_c),
	.C(state_reg_Z[0]),
	.Y(state_reg_ns_Z[4])
);
defparam \state_reg_ns[4] .INIT=8'hEA;
// @108:126
  CFG3 \TX_Fifo_Data_F[39]  (
	.A(state_reg_Z[0]),
	.B(DBGport_4_net_0),
	.C(Controler_0_DEST_1_Fifo_Write_Data[39]),
	.Y(TX_Fifo_Data_F_Z[39])
);
defparam \TX_Fifo_Data_F[39] .INIT=8'h10;
// @108:126
  CFG3 \TX_Fifo_Data_F[38]  (
	.A(state_reg_Z[0]),
	.B(DBGport_4_net_0),
	.C(Controler_0_DEST_1_Fifo_Write_Data[38]),
	.Y(TX_Fifo_Data_F_Z[38])
);
defparam \TX_Fifo_Data_F[38] .INIT=8'h10;
// @108:126
  CFG3 \TX_Fifo_Data_F[37]  (
	.A(state_reg_Z[0]),
	.B(DBGport_4_net_0),
	.C(Controler_0_DEST_1_Fifo_Write_Data[37]),
	.Y(TX_Fifo_Data_F_Z[37])
);
defparam \TX_Fifo_Data_F[37] .INIT=8'h10;
// @108:126
  CFG3 \TX_Fifo_Data_F[36]  (
	.A(state_reg_Z[0]),
	.B(DBGport_4_net_0),
	.C(Controler_0_DEST_1_Fifo_Write_Data[36]),
	.Y(TX_Fifo_Data_F_Z[36])
);
defparam \TX_Fifo_Data_F[36] .INIT=8'h10;
// @108:126
  CFG3 \TX_Fifo_Data_F[35]  (
	.A(state_reg_Z[0]),
	.B(DBGport_4_net_0),
	.C(Controler_0_DEST_1_Fifo_Write_Data[35]),
	.Y(TX_Fifo_Data_F_Z[35])
);
defparam \TX_Fifo_Data_F[35] .INIT=8'h10;
// @108:126
  CFG3 \TX_Fifo_Data_F[34]  (
	.A(state_reg_Z[0]),
	.B(DBGport_4_net_0),
	.C(Controler_0_DEST_1_Fifo_Write_Data[34]),
	.Y(TX_Fifo_Data_F_Z[34])
);
defparam \TX_Fifo_Data_F[34] .INIT=8'h10;
// @108:126
  CFG3 \TX_Fifo_Data_F[33]  (
	.A(state_reg_Z[0]),
	.B(DBGport_4_net_0),
	.C(Controler_0_DEST_1_Fifo_Write_Data[33]),
	.Y(TX_Fifo_Data_F_Z[33])
);
defparam \TX_Fifo_Data_F[33] .INIT=8'h10;
// @108:126
  CFG3 \TX_Fifo_Data_F[32]  (
	.A(state_reg_Z[0]),
	.B(DBGport_4_net_0),
	.C(Controler_0_DEST_1_Fifo_Write_Data[32]),
	.Y(TX_Fifo_Data_F_Z[32])
);
defparam \TX_Fifo_Data_F[32] .INIT=8'h10;
// @108:126
  CFG4 \TX_Fifo_Data_F[31]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[30]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[31]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[31])
);
defparam \TX_Fifo_Data_F[31] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[30]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[30]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[30]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[30])
);
defparam \TX_Fifo_Data_F[30] .INIT=16'hCCD8;
// @108:126
  CFG4 TX_Fifo_WE_F (
	.A(DBGport_2_c),
	.B(Controler_0_DEST_2_Fifo_Write_Enable),
	.C(state_reg_Z[0]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_WE_F_Z)
);
defparam TX_Fifo_WE_F.INIT=16'hAAAC;
// @108:126
  CFG4 \TX_Fifo_Data_F[29]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[29]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[29]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[29])
);
defparam \TX_Fifo_Data_F[29] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[28]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[28]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[28]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[28])
);
defparam \TX_Fifo_Data_F[28] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[27]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[27]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[27]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[27])
);
defparam \TX_Fifo_Data_F[27] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[26]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[26]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[26]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[26])
);
defparam \TX_Fifo_Data_F[26] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[25]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[25]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[25]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[25])
);
defparam \TX_Fifo_Data_F[25] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[24]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[24]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[24]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[24])
);
defparam \TX_Fifo_Data_F[24] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[23]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[23]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[23]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[23])
);
defparam \TX_Fifo_Data_F[23] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[22]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[22]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[22]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[22])
);
defparam \TX_Fifo_Data_F[22] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[21]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[21]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[21]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[21])
);
defparam \TX_Fifo_Data_F[21] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[20]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[20]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[20]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[20])
);
defparam \TX_Fifo_Data_F[20] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[19]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[19]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[19]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[19])
);
defparam \TX_Fifo_Data_F[19] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[18]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[18]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[18]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[18])
);
defparam \TX_Fifo_Data_F[18] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[17]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[17]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[17]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[17])
);
defparam \TX_Fifo_Data_F[17] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[16]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[16]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[16]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[16])
);
defparam \TX_Fifo_Data_F[16] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[15]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[15]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[15]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[15])
);
defparam \TX_Fifo_Data_F[15] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[14]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[14]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[14]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[14])
);
defparam \TX_Fifo_Data_F[14] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[13]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[13]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[13]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[13])
);
defparam \TX_Fifo_Data_F[13] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[12]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[12]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[12]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[12])
);
defparam \TX_Fifo_Data_F[12] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[11]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[11]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[11]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[11])
);
defparam \TX_Fifo_Data_F[11] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[10]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[10]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[10]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[10])
);
defparam \TX_Fifo_Data_F[10] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[9]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[9]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[9]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[9])
);
defparam \TX_Fifo_Data_F[9] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[8]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[8]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[8]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[8])
);
defparam \TX_Fifo_Data_F[8] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[7]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[7]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[7]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[7])
);
defparam \TX_Fifo_Data_F[7] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[6]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[6]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[6]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[6])
);
defparam \TX_Fifo_Data_F[6] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[5]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[5]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[5]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[5])
);
defparam \TX_Fifo_Data_F[5] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[4]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[4]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[4]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[4])
);
defparam \TX_Fifo_Data_F[4] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[3]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[3]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[3]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[3])
);
defparam \TX_Fifo_Data_F[3] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[2]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[2]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[2]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[2])
);
defparam \TX_Fifo_Data_F[2] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[1]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[1]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[1]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[1])
);
defparam \TX_Fifo_Data_F[1] .INIT=16'hCCD8;
// @108:126
  CFG4 \TX_Fifo_Data_F[0]  (
	.A(state_reg_Z[0]),
	.B(Data_Block_0_Communication_Data_Frame[0]),
	.C(Controler_0_DEST_1_Fifo_Write_Data[0]),
	.D(DBGport_4_net_0),
	.Y(TX_Fifo_Data_F_Z[0])
);
defparam \TX_Fifo_Data_F[0] .INIT=16'hCCD8;
// @108:70
  CFG4 \state_reg_ns[2]  (
	.A(Controler_0_DEST_2_Fifo_Write_Enable),
	.B(state_reg_Z[3]),
	.C(state_reg_Z[2]),
	.D(Diag_1),
	.Y(state_reg_ns_Z[2])
);
defparam \state_reg_ns[2] .INIT=16'h5444;
// @108:70
  CFG4 \state_reg_ns[0]  (
	.A(Controler_0_DEST_2_Fifo_Write_Enable),
	.B(state_reg_Z[0]),
	.C(DBGport_4_net_0),
	.D(state_reg_ns_a3_0_1_Z[0]),
	.Y(state_reg_ns_Z[0])
);
defparam \state_reg_ns[0] .INIT=16'h0F02;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Communication_TX_Arbiter_1 */

module work_mko_rtl_330000_1_Time_Period_Top_0 (
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1,
  LED_2_c,
  OR2_0_Y
)
;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
output LED_2_c ;
input OR2_0_Y ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire LED_2_c ;
wire OR2_0_Y ;
wire [25:0] counter_Z;
wire [25:1] counter_5;
wire OR2_0_Y_i ;
wire VCC ;
wire N_3_i ;
wire GND ;
wire counter_5_cry_0_0_Y_0 ;
wire counter_5_cry_0 ;
wire counter_5_cry_0_0_S_0 ;
wire counter_5_cry_1 ;
wire counter_5_cry_1_0_Y_0 ;
wire counter_5_cry_2 ;
wire counter_5_cry_2_0_Y_0 ;
wire counter_5_cry_3 ;
wire counter_5_cry_3_0_Y_0 ;
wire counter_5_cry_4_Z ;
wire counter_5_cry_4_Y_0 ;
wire counter_5_axb_4_Z ;
wire counter_5_cry_5 ;
wire counter_5_cry_5_0_Y_0 ;
wire counter_5_cry_6 ;
wire counter_5_cry_6_0_Y_0 ;
wire counter_5_cry_7 ;
wire counter_5_cry_7_0_Y_0 ;
wire counter_5_cry_8_Z ;
wire counter_5_cry_8_Y_0 ;
wire counter_5_cry_9 ;
wire counter_5_cry_9_0_Y_0 ;
wire counter_5_cry_10 ;
wire counter_5_cry_10_0_Y_0 ;
wire counter_5_cry_11_Z ;
wire counter_5_cry_11_Y_0 ;
wire counter_5_cry_12 ;
wire counter_5_cry_12_0_Y_0 ;
wire counter_5_cry_13 ;
wire counter_5_cry_13_0_Y_0 ;
wire counter_5_cry_14 ;
wire counter_5_cry_14_0_Y_0 ;
wire counter_5_cry_15 ;
wire counter_5_cry_15_0_Y_0 ;
wire counter_5_cry_16_Z ;
wire counter_5_cry_16_Y_0 ;
wire counter_5_cry_17 ;
wire counter_5_cry_17_0_Y_0 ;
wire counter_5_cry_18_Z ;
wire counter_5_cry_18_Y_0 ;
wire counter_5_cry_19 ;
wire counter_5_cry_19_0_Y_0 ;
wire counter_5_cry_20 ;
wire counter_5_cry_20_0_Y_0 ;
wire counter_5_cry_21 ;
wire counter_5_cry_21_0_Y_0 ;
wire counter_5_cry_22 ;
wire counter_5_cry_22_0_Y_0 ;
wire counter_5_cry_23 ;
wire counter_5_cry_23_0_Y_0 ;
wire counter_5_s_25_FCO_0 ;
wire counter_5_s_25_Y_0 ;
wire counter_5_cry_24 ;
wire counter_5_cry_24_0_Y_0 ;
wire mko_out2lto25_i_a2_0_a2_17 ;
wire mko_out2lto25_i_a2_0_a2_18 ;
wire mko_out2lto25_i_a2_0_a2_22 ;
wire N_62 ;
wire mko_out2lto25_i_a2_0_a2_1 ;
wire mko_out2lto25_i_a2_0_a2_16 ;
wire mko_out2lto25_i_a2_0_a2_15 ;
wire mko_out2lto25_i_a2_0_a2_14 ;
wire mko_out2lto25_i_a2_0_a2_13 ;
  CFG1 counter_5_s_25_RNO (
	.A(OR2_0_Y),
	.Y(OR2_0_Y_i)
);
defparam counter_5_s_25_RNO.INIT=2'h1;
// @111:33
  SLE MKO_OUT (
	.Q(LED_2_c),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(N_3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[12]  (
	.Q(counter_Z[12]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[11]  (
	.Q(counter_Z[11]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[10]  (
	.Q(counter_Z[10]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[9]  (
	.Q(counter_Z[9]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[8]  (
	.Q(counter_Z[8]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[7]  (
	.Q(counter_Z[7]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5_cry_0_0_Y_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[25]  (
	.Q(counter_Z[25]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[24]  (
	.Q(counter_Z[24]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[23]  (
	.Q(counter_Z[23]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[22]  (
	.Q(counter_Z[22]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[21]  (
	.Q(counter_Z[21]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[20]  (
	.Q(counter_Z[20]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[19]  (
	.Q(counter_Z[19]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[18]  (
	.Q(counter_Z[18]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[17]  (
	.Q(counter_Z[17]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[16]  (
	.Q(counter_Z[16]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[15]  (
	.Q(counter_Z[15]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[14]  (
	.Q(counter_Z[14]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:33
  SLE \counter[13]  (
	.Q(counter_Z[13]),
	.ADn(VCC),
	.ALn(Chain_arst1),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(counter_5[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @111:46
  ARI1 counter_5_cry_0_0 (
	.FCO(counter_5_cry_0),
	.S(counter_5_cry_0_0_S_0),
	.Y(counter_5_cry_0_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[0]),
	.D(GND),
	.A(N_3_i),
	.FCI(GND)
);
defparam counter_5_cry_0_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_1_0 (
	.FCO(counter_5_cry_1),
	.S(counter_5[1]),
	.Y(counter_5_cry_1_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[1]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_0)
);
defparam counter_5_cry_1_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_2_0 (
	.FCO(counter_5_cry_2),
	.S(counter_5[2]),
	.Y(counter_5_cry_2_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[2]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_1)
);
defparam counter_5_cry_2_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_3_0 (
	.FCO(counter_5_cry_3),
	.S(counter_5[3]),
	.Y(counter_5_cry_3_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[3]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_2)
);
defparam counter_5_cry_3_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_4 (
	.FCO(counter_5_cry_4_Z),
	.S(counter_5[4]),
	.Y(counter_5_cry_4_Y_0),
	.B(N_3_i),
	.C(counter_5_axb_4_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_5_cry_3)
);
defparam counter_5_cry_4.INIT=20'h5CCAA;
// @111:46
  ARI1 counter_5_cry_5_0 (
	.FCO(counter_5_cry_5),
	.S(counter_5[5]),
	.Y(counter_5_cry_5_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[5]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_4_Z)
);
defparam counter_5_cry_5_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_6_0 (
	.FCO(counter_5_cry_6),
	.S(counter_5[6]),
	.Y(counter_5_cry_6_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[6]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_5)
);
defparam counter_5_cry_6_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_7_0 (
	.FCO(counter_5_cry_7),
	.S(counter_5[7]),
	.Y(counter_5_cry_7_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[7]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_6)
);
defparam counter_5_cry_7_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_8 (
	.FCO(counter_5_cry_8_Z),
	.S(counter_5[8]),
	.Y(counter_5_cry_8_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[8]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_7)
);
defparam counter_5_cry_8.INIT=20'h511EE;
// @111:46
  ARI1 counter_5_cry_9_0 (
	.FCO(counter_5_cry_9),
	.S(counter_5[9]),
	.Y(counter_5_cry_9_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[9]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_8_Z)
);
defparam counter_5_cry_9_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_10_0 (
	.FCO(counter_5_cry_10),
	.S(counter_5[10]),
	.Y(counter_5_cry_10_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[10]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_9)
);
defparam counter_5_cry_10_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_11 (
	.FCO(counter_5_cry_11_Z),
	.S(counter_5[11]),
	.Y(counter_5_cry_11_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[11]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_10)
);
defparam counter_5_cry_11.INIT=20'h511EE;
// @111:46
  ARI1 counter_5_cry_12_0 (
	.FCO(counter_5_cry_12),
	.S(counter_5[12]),
	.Y(counter_5_cry_12_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[12]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_11_Z)
);
defparam counter_5_cry_12_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_13_0 (
	.FCO(counter_5_cry_13),
	.S(counter_5[13]),
	.Y(counter_5_cry_13_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[13]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_12)
);
defparam counter_5_cry_13_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_14_0 (
	.FCO(counter_5_cry_14),
	.S(counter_5[14]),
	.Y(counter_5_cry_14_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[14]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_13)
);
defparam counter_5_cry_14_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_15_0 (
	.FCO(counter_5_cry_15),
	.S(counter_5[15]),
	.Y(counter_5_cry_15_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[15]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_14)
);
defparam counter_5_cry_15_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_16 (
	.FCO(counter_5_cry_16_Z),
	.S(counter_5[16]),
	.Y(counter_5_cry_16_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[16]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_15)
);
defparam counter_5_cry_16.INIT=20'h511EE;
// @111:46
  ARI1 counter_5_cry_17_0 (
	.FCO(counter_5_cry_17),
	.S(counter_5[17]),
	.Y(counter_5_cry_17_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[17]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_16_Z)
);
defparam counter_5_cry_17_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_18 (
	.FCO(counter_5_cry_18_Z),
	.S(counter_5[18]),
	.Y(counter_5_cry_18_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[18]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_17)
);
defparam counter_5_cry_18.INIT=20'h511EE;
// @111:46
  ARI1 counter_5_cry_19_0 (
	.FCO(counter_5_cry_19),
	.S(counter_5[19]),
	.Y(counter_5_cry_19_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[19]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_18_Z)
);
defparam counter_5_cry_19_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_20_0 (
	.FCO(counter_5_cry_20),
	.S(counter_5[20]),
	.Y(counter_5_cry_20_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[20]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_19)
);
defparam counter_5_cry_20_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_21_0 (
	.FCO(counter_5_cry_21),
	.S(counter_5[21]),
	.Y(counter_5_cry_21_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[21]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_20)
);
defparam counter_5_cry_21_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_22_0 (
	.FCO(counter_5_cry_22),
	.S(counter_5[22]),
	.Y(counter_5_cry_22_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[22]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_21)
);
defparam counter_5_cry_22_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_cry_23_0 (
	.FCO(counter_5_cry_23),
	.S(counter_5[23]),
	.Y(counter_5_cry_23_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[23]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_22)
);
defparam counter_5_cry_23_0.INIT=20'h5BB44;
// @111:46
  ARI1 counter_5_s_25 (
	.FCO(counter_5_s_25_FCO_0),
	.S(counter_5[25]),
	.Y(counter_5_s_25_Y_0),
	.B(OR2_0_Y_i),
	.C(N_3_i),
	.D(counter_Z[25]),
	.A(VCC),
	.FCI(counter_5_cry_24)
);
defparam counter_5_s_25.INIT=20'h46C00;
// @111:46
  ARI1 counter_5_cry_24_0 (
	.FCO(counter_5_cry_24),
	.S(counter_5[24]),
	.Y(counter_5_cry_24_0_Y_0),
	.B(OR2_0_Y),
	.C(counter_Z[24]),
	.D(GND),
	.A(N_3_i),
	.FCI(counter_5_cry_23)
);
defparam counter_5_cry_24_0.INIT=20'h5BB44;
// @111:46
  CFG4 counter_5_axb_4 (
	.A(mko_out2lto25_i_a2_0_a2_17),
	.B(mko_out2lto25_i_a2_0_a2_18),
	.C(mko_out2lto25_i_a2_0_a2_22),
	.D(N_62),
	.Y(counter_5_axb_4_Z)
);
defparam counter_5_axb_4.INIT=16'h7F00;
// @111:39
  CFG2 \counter_3_i_0_a2[4]  (
	.A(OR2_0_Y),
	.B(counter_Z[4]),
	.Y(N_62)
);
defparam \counter_3_i_0_a2[4] .INIT=4'h1;
// @89:2101
  CFG2 \op_gt.mko_out2lto25_i_a2_0_a2_1  (
	.A(counter_Z[11]),
	.B(counter_Z[16]),
	.Y(mko_out2lto25_i_a2_0_a2_1)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_1 .INIT=4'h1;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_18  (
	.A(counter_Z[23]),
	.B(counter_Z[22]),
	.C(counter_Z[21]),
	.D(counter_Z[20]),
	.Y(mko_out2lto25_i_a2_0_a2_18)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_18 .INIT=16'h0001;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_17  (
	.A(counter_Z[19]),
	.B(counter_Z[17]),
	.C(counter_Z[15]),
	.D(counter_Z[14]),
	.Y(mko_out2lto25_i_a2_0_a2_17)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_17 .INIT=16'h0001;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_16  (
	.A(counter_Z[13]),
	.B(counter_Z[12]),
	.C(counter_Z[10]),
	.D(counter_Z[9]),
	.Y(mko_out2lto25_i_a2_0_a2_16)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_16 .INIT=16'h0001;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_15  (
	.A(counter_Z[7]),
	.B(counter_Z[6]),
	.C(counter_Z[5]),
	.D(counter_Z[3]),
	.Y(mko_out2lto25_i_a2_0_a2_15)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_15 .INIT=16'h0001;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_14  (
	.A(counter_Z[25]),
	.B(counter_Z[2]),
	.C(counter_Z[1]),
	.D(counter_Z[0]),
	.Y(mko_out2lto25_i_a2_0_a2_14)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_14 .INIT=16'h0001;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_13  (
	.A(counter_Z[8]),
	.B(mko_out2lto25_i_a2_0_a2_1),
	.C(counter_Z[24]),
	.D(counter_Z[18]),
	.Y(mko_out2lto25_i_a2_0_a2_13)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_13 .INIT=16'h0004;
// @89:2101
  CFG4 \op_gt.mko_out2lto25_i_a2_0_a2_22  (
	.A(mko_out2lto25_i_a2_0_a2_16),
	.B(mko_out2lto25_i_a2_0_a2_15),
	.C(mko_out2lto25_i_a2_0_a2_14),
	.D(mko_out2lto25_i_a2_0_a2_13),
	.Y(mko_out2lto25_i_a2_0_a2_22)
);
defparam \op_gt.mko_out2lto25_i_a2_0_a2_22 .INIT=16'h8000;
// @111:46
  CFG4 \counter_3_i_0_a2_RNID0PB1[4]  (
	.A(mko_out2lto25_i_a2_0_a2_22),
	.B(N_62),
	.C(mko_out2lto25_i_a2_0_a2_18),
	.D(mko_out2lto25_i_a2_0_a2_17),
	.Y(N_3_i)
);
defparam \counter_3_i_0_a2_RNID0PB1[4] .INIT=16'h7FFF;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_mko_rtl_330000_1_Time_Period_Top_0 */

module UART_Protocol_0 (
  Data_Block_0_Communication_Data_Frame,
  Controler_0_DEST_1_Fifo_Write_Data,
  UART_Protocol_1_RX_Fifo_Data,
  LED_2_c,
  DBGport_4_net_0,
  DBGport_0_c,
  Controler_0_DEST_2_Fifo_Write_Enable,
  DBGport_3_c,
  UART_Protocol_1_TX_FIFO_FULL,
  DBGport_2_c,
  RX_1_c,
  TX_1_c,
  UART_Protocol_1_RX_FIFO_EMPTY,
  Controler_0_SRC_2_Fifo_Read_Enable,
  dff_arst,
  Clock_Reset_0_Main_CLOCK,
  Clock_Reset_0_UART_CLOCK,
  Chain_arst1
)
;
input [30:0] Data_Block_0_Communication_Data_Frame ;
input [39:0] Controler_0_DEST_1_Fifo_Write_Data ;
output [39:0] UART_Protocol_1_RX_Fifo_Data ;
output LED_2_c ;
output DBGport_4_net_0 ;
input DBGport_0_c ;
input Controler_0_DEST_2_Fifo_Write_Enable ;
output DBGport_3_c ;
output UART_Protocol_1_TX_FIFO_FULL ;
input DBGport_2_c ;
input RX_1_c ;
output TX_1_c ;
output UART_Protocol_1_RX_FIFO_EMPTY ;
input Controler_0_SRC_2_Fifo_Read_Enable ;
input dff_arst ;
input Clock_Reset_0_Main_CLOCK ;
input Clock_Reset_0_UART_CLOCK ;
input Chain_arst1 ;
wire LED_2_c ;
wire DBGport_4_net_0 ;
wire DBGport_0_c ;
wire Controler_0_DEST_2_Fifo_Write_Enable ;
wire DBGport_3_c ;
wire UART_Protocol_1_TX_FIFO_FULL ;
wire DBGport_2_c ;
wire RX_1_c ;
wire TX_1_c ;
wire UART_Protocol_1_RX_FIFO_EMPTY ;
wire Controler_0_SRC_2_Fifo_Read_Enable ;
wire dff_arst ;
wire Clock_Reset_0_Main_CLOCK ;
wire Clock_Reset_0_UART_CLOCK ;
wire Chain_arst1 ;
wire [12:12] state_reg_arst_i;
wire [11:11] state_reg_rep_0;
wire [31:0] fwft_Q_r;
wire [31:0] fwft_Q;
wire [39:0] Communication_TX_Arbiter_0_TX_Fifo_Data;
wire [1:1] state_reg;
wire [39:0] UART_RX_Protocol_0_Fifo_Write_Data;
wire [1:1] UART_TX_Data_0_iv_i;
wire [7:0] UART_TX_Protocol_0_UART_TX_Data;
wire [7:0] COREUART_C0_0_DATA_OUT;
wire INV_0_Y ;
wire INV_0_Y_i ;
wire OR2_0_Y ;
wire N_206_i ;
wire N_191_i ;
wire Diag_0 ;
wire Diag_1 ;
wire Diag_Valid_RX ;
wire N_1581 ;
wire N_1582 ;
wire N_1583 ;
wire N_1584 ;
wire N_1585 ;
wire N_1586 ;
wire N_1587 ;
wire memwaddr_r_lcry_cy_Y_0 ;
wire COREFIFO_C0_0_0_FULL ;
wire N_1589 ;
wire UART_RX_Ready ;
wire COREUART_C0_0_TXRDY ;
wire UART_RX_Protocol_0_UART_RX_OE_N ;
wire N_1590 ;
wire N_1591 ;
wire N_1592 ;
wire N_1593 ;
wire N_1594 ;
wire N_1595 ;
wire N_1596 ;
wire N_1597 ;
wire GND ;
wire VCC ;
  CFG1 INV_0_RNI7V76 (
	.A(INV_0_Y),
	.Y(INV_0_Y_i)
);
defparam INV_0_RNI7V76.INIT=2'h1;
// @83:254
  OR2 OR2_0 (
	.Y(OR2_0_Y),
	.A(N_206_i),
	.B(state_reg_arst_i[12])
);
// @83:234
  INV INV_0 (
	.Y(INV_0_Y),
	.A(N_191_i)
);
// @83:174
  COREFIFO_C0_1_2 COREFIFO_C0_inst_0 (
	.state_reg_rep_0_0(state_reg_rep_0[11]),
	.fwft_Q_r(fwft_Q_r[31:0]),
	.fwft_Q(fwft_Q[31:0]),
	.Communication_TX_Arbiter_0_TX_Fifo_Data(Communication_TX_Arbiter_0_TX_Fifo_Data[39:0]),
	.Chain_arst1(Chain_arst1),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Diag_0(Diag_0),
	.Diag_1(Diag_1),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst),
	.Diag_Valid_RX(Diag_Valid_RX)
);
// @83:192
  COREFIFO_C0_1_1 COREFIFO_C0_0_0 (
	.UART_Protocol_1_RX_Fifo_Data(UART_Protocol_1_RX_Fifo_Data[39:0]),
	.state_reg_0(state_reg[1]),
	.UART_RX_Protocol_0_Fifo_Write_Data({UART_RX_Protocol_0_Fifo_Write_Data[39], N_1587, N_1586, N_1585, N_1584, N_1583, N_1582, N_1581, UART_RX_Protocol_0_Fifo_Write_Data[31:0]}),
	.dff_arst(dff_arst),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.Controler_0_SRC_2_Fifo_Read_Enable(Controler_0_SRC_2_Fifo_Read_Enable),
	.memwaddr_r_lcry_cy_Y_0(memwaddr_r_lcry_cy_Y_0),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1),
	.COREFIFO_C0_0_0_FULL(COREFIFO_C0_0_0_FULL),
	.UART_Protocol_1_RX_FIFO_EMPTY(UART_Protocol_1_RX_FIFO_EMPTY)
);
// @83:210
  COREUART_C0_0 COREUART_C0_0 (
	.UART_TX_Data_0_iv_i_0(UART_TX_Data_0_iv_i[1]),
	.UART_TX_Protocol_0_UART_TX_Data({UART_TX_Protocol_0_UART_TX_Data[7:2], N_1589, UART_TX_Protocol_0_UART_TX_Data[0]}),
	.COREUART_C0_0_DATA_OUT(COREUART_C0_0_DATA_OUT[7:0]),
	.UART_RX_Ready(UART_RX_Ready),
	.Chain_arst1(Chain_arst1),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.INV_0_Y_i(INV_0_Y_i),
	.TX_1_c(TX_1_c),
	.INV_0_Y(INV_0_Y),
	.COREUART_C0_0_TXRDY(COREUART_C0_0_TXRDY),
	.RX_1_c(RX_1_c),
	.UART_RX_Protocol_0_UART_RX_OE_N(UART_RX_Protocol_0_UART_RX_OE_N)
);
// @83:279
  UART_TX_Protocol_Top_0 UART_TX_Protocol_0 (
	.UART_TX_Data_0_iv_i_0(UART_TX_Data_0_iv_i[1]),
	.UART_TX_Protocol_0_UART_TX_Data({UART_TX_Protocol_0_UART_TX_Data[7:2], N_1590, UART_TX_Protocol_0_UART_TX_Data[0]}),
	.fwft_Q_r(fwft_Q_r[31:0]),
	.fwft_Q(fwft_Q[31:0]),
	.state_reg_rep_0_0(state_reg_rep_0[11]),
	.state_reg_arst_i_0(state_reg_arst_i[12]),
	.N_191_i(N_191_i),
	.COREUART_C0_0_TXRDY(COREUART_C0_0_TXRDY),
	.Diag_Valid_RX(Diag_Valid_RX),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1)
);
// @83:263
  UART_RX_Protocol_1 UART_RX_Protocol_0 (
	.COREUART_C0_0_DATA_OUT(COREUART_C0_0_DATA_OUT[7:0]),
	.UART_RX_Protocol_0_Fifo_Write_Data({UART_RX_Protocol_0_Fifo_Write_Data[39], N_1597, N_1596, N_1595, N_1594, N_1593, N_1592, N_1591, UART_RX_Protocol_0_Fifo_Write_Data[31:0]}),
	.state_reg_0(state_reg[1]),
	.memwaddr_r_lcry_cy_Y_0(memwaddr_r_lcry_cy_Y_0),
	.UART_RX_Protocol_0_UART_RX_OE_N(UART_RX_Protocol_0_UART_RX_OE_N),
	.COREFIFO_C0_0_0_FULL(COREFIFO_C0_0_0_FULL),
	.UART_RX_Ready(UART_RX_Ready),
	.Chain_arst1(Chain_arst1),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.N_206_i(N_206_i)
);
// @83:155
  Communication_TX_Arbiter_1 Communication_TX_Arbiter_0 (
	.Controler_0_DEST_1_Fifo_Write_Data(Controler_0_DEST_1_Fifo_Write_Data[39:0]),
	.Data_Block_0_Communication_Data_Frame(Data_Block_0_Communication_Data_Frame[30:0]),
	.Communication_TX_Arbiter_0_TX_Fifo_Data(Communication_TX_Arbiter_0_TX_Fifo_Data[39:0]),
	.DBGport_2_c(DBGport_2_c),
	.UART_Protocol_1_TX_FIFO_FULL(UART_Protocol_1_TX_FIFO_FULL),
	.DBGport_3_c(DBGport_3_c),
	.Diag_1(Diag_1),
	.Controler_0_DEST_2_Fifo_Write_Enable(Controler_0_DEST_2_Fifo_Write_Enable),
	.DBGport_0_c(DBGport_0_c),
	.Diag_0(Diag_0),
	.DBGport_4_net_0(DBGport_4_net_0),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff_arst(dff_arst)
);
// @83:244
  work_mko_rtl_330000_1_Time_Period_Top_0 mko_0 (
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1),
	.LED_2_c(LED_2_c),
	.OR2_0_Y(OR2_0_Y)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_Protocol_0 */

module CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF (
  dff_arst,
  PF_CCC_C0_0_PLL_LOCK_0,
  PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE,
  DBGport_2_net_0,
  dff,
  Clock_Reset_0_Main_CLOCK
)
;
output dff_arst ;
input PF_CCC_C0_0_PLL_LOCK_0 ;
input PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
input DBGport_2_net_0 ;
output dff ;
input Clock_Reset_0_Main_CLOCK ;
wire dff_arst ;
wire PF_CCC_C0_0_PLL_LOCK_0 ;
wire PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire DBGport_2_net_0 ;
wire dff ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff_15_rep_Z ;
wire VCC ;
wire un1_INTERNAL_RST_i ;
wire dff_14_Z ;
wire GND ;
wire dff_4_Z ;
wire dff_3_Z ;
wire dff_2_Z ;
wire dff_1_Z ;
wire dff_0_Z ;
wire dff_13_Z ;
wire dff_12_Z ;
wire dff_11_Z ;
wire dff_10_Z ;
wire dff_9_Z ;
wire dff_8_Z ;
wire dff_7_Z ;
wire dff_6_Z ;
wire dff_5_Z ;
// @6:58
  SLE dff_15_rep (
	.Q(dff_15_rep_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_14_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_4 (
	.Q(dff_4_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_3 (
	.Q(dff_3_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_2 (
	.Q(dff_2_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_1 (
	.Q(dff_1_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_0 (
	.Q(dff_0_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_15 (
	.Q(dff),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_14_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_14 (
	.Q(dff_14_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_13_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_13 (
	.Q(dff_13_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_12_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_12 (
	.Q(dff_12_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_11_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_11 (
	.Q(dff_11_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_10_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_10 (
	.Q(dff_10_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_9_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_9 (
	.Q(dff_9_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_8_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_8 (
	.Q(dff_8_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_7_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_7 (
	.Q(dff_7_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_6_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_6 (
	.Q(dff_6_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_5_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:58
  SLE dff_5 (
	.Q(dff_5_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(Clock_Reset_0_Main_CLOCK),
	.D(dff_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:53
  CFG3 un1_D (
	.A(DBGport_2_net_0),
	.B(PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE),
	.C(PF_CCC_C0_0_PLL_LOCK_0),
	.Y(un1_INTERNAL_RST_i)
);
defparam un1_D.INIT=8'h80;
// @7:81
  CLKINT dff_15_rep_RNI6H8 (
	.Y(dff_arst),
	.A(dff_15_rep_Z)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF */

module CORERESET_PF_C0 (
  Clock_Reset_0_Main_CLOCK,
  dff,
  DBGport_2_net_0,
  PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE,
  PF_CCC_C0_0_PLL_LOCK_0,
  dff_arst
)
;
input Clock_Reset_0_Main_CLOCK ;
output dff ;
input DBGport_2_net_0 ;
input PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
input PF_CCC_C0_0_PLL_LOCK_0 ;
output dff_arst ;
wire Clock_Reset_0_Main_CLOCK ;
wire dff ;
wire DBGport_2_net_0 ;
wire PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire PF_CCC_C0_0_PLL_LOCK_0 ;
wire dff_arst ;
wire GND ;
wire VCC ;
// @7:81
  CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF CORERESET_PF_C0_0 (
	.dff_arst(dff_arst),
	.PF_CCC_C0_0_PLL_LOCK_0(PF_CCC_C0_0_PLL_LOCK_0),
	.PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE(PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE),
	.DBGport_2_net_0(DBGport_2_net_0),
	.dff(dff),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORERESET_PF_C0 */

module PF_CCC_C0_PF_CCC_C0_0_PF_CCC (
  PF_OSC_C0_0_RCOSC_160MHZ_GL,
  PF_CCC_C0_0_PLL_LOCK_0,
  CORERESET_PF_C0_0_PLL_POWERDOWN_B,
  Clock_Reset_0_Main_CLOCK,
  Clock_Reset_0_UART_CLOCK
)
;
input PF_OSC_C0_0_RCOSC_160MHZ_GL ;
output PF_CCC_C0_0_PLL_LOCK_0 ;
input CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
output Clock_Reset_0_Main_CLOCK ;
output Clock_Reset_0_UART_CLOCK ;
wire PF_OSC_C0_0_RCOSC_160MHZ_GL ;
wire PF_CCC_C0_0_PLL_LOCK_0 ;
wire CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
wire Clock_Reset_0_Main_CLOCK ;
wire Clock_Reset_0_UART_CLOCK ;
wire [7:0] SSCG_WAVE_TABLE_ADDR;
wire [32:0] DRI_RDATA;
wire pll_inst_0_clkint_4 ;
wire pll_inst_0_clkint_0 ;
wire VCC ;
wire GND ;
wire DELAY_LINE_OUT_OF_RANGE ;
wire OUT2 ;
wire OUT3 ;
wire DRI_INTERRUPT ;
// @8:69
  CLKINT clkint_4 (
	.Y(Clock_Reset_0_UART_CLOCK),
	.A(pll_inst_0_clkint_4)
);
// @8:20
  CLKINT clkint_0 (
	.Y(Clock_Reset_0_Main_CLOCK),
	.A(pll_inst_0_clkint_0)
);
//@9:328
// @8:41
  PLL pll_inst_0 (
	.POWERDOWN_N(CORERESET_PF_C0_0_PLL_POWERDOWN_B),
	.OUT0_EN(VCC),
	.OUT1_EN(VCC),
	.OUT2_EN(GND),
	.OUT3_EN(GND),
	.REF_CLK_SEL(GND),
	.BYPASS_EN_N(VCC),
	.LOAD_PHASE_N(VCC),
	.SSCG_WAVE_TABLE({GND, GND, GND, GND, GND, GND, GND, GND}),
	.PHASE_DIRECTION(GND),
	.PHASE_ROTATE(GND),
	.PHASE_OUT0_SEL(GND),
	.PHASE_OUT1_SEL(GND),
	.PHASE_OUT2_SEL(GND),
	.PHASE_OUT3_SEL(GND),
	.DELAY_LINE_MOVE(GND),
	.DELAY_LINE_DIRECTION(GND),
	.DELAY_LINE_WIDE(GND),
	.DELAY_LINE_LOAD(VCC),
	.LOCK(PF_CCC_C0_0_PLL_LOCK_0),
	.SSCG_WAVE_TABLE_ADDR(SSCG_WAVE_TABLE_ADDR[7:0]),
	.DELAY_LINE_OUT_OF_RANGE(DELAY_LINE_OUT_OF_RANGE),
	.REFCLK_SYNC_EN(GND),
	.REF_CLK_0(PF_OSC_C0_0_RCOSC_160MHZ_GL),
	.REF_CLK_1(GND),
	.FB_CLK(GND),
	.OUT0(pll_inst_0_clkint_0),
	.OUT1(pll_inst_0_clkint_4),
	.OUT2(OUT2),
	.OUT3(OUT3),
	.DRI_CLK(GND),
	.DRI_CTRL({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRI_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRI_ARST_N(VCC),
	.DRI_RDATA(DRI_RDATA[32:0]),
	.DRI_INTERRUPT(DRI_INTERRUPT)
);
defparam pll_inst_0.VCOFREQUENCY=2640;
defparam pll_inst_0.DELAY_LINE_SIMULATION_MODE="";
defparam pll_inst_0.DATA_RATE=0.0;
defparam pll_inst_0.FORMAL_NAME="";
defparam pll_inst_0.INTERFACE_NAME="";
defparam pll_inst_0.INTERFACE_LEVEL=3'h0;
defparam pll_inst_0.SOFTRESET=1'b0;
defparam pll_inst_0.SOFT_POWERDOWN_N=1'b1;
defparam pll_inst_0.RFDIV_EN=1'b1;
defparam pll_inst_0.OUT0_DIV_EN=1'b1;
defparam pll_inst_0.OUT1_DIV_EN=1'b1;
defparam pll_inst_0.OUT2_DIV_EN=1'b0;
defparam pll_inst_0.OUT3_DIV_EN=1'b0;
defparam pll_inst_0.SOFT_REF_CLK_SEL=1'b0;
defparam pll_inst_0.RESET_ON_LOCK=1'b1;
defparam pll_inst_0.BYPASS_CLK_SEL=4'h0;
defparam pll_inst_0.BYPASS_GO_EN_N=1'b1;
defparam pll_inst_0.BYPASS_PLL=4'h0;
defparam pll_inst_0.BYPASS_OUT_DIVIDER=4'h0;
defparam pll_inst_0.FF_REQUIRES_LOCK=1'b0;
defparam pll_inst_0.FSE_N=1'b0;
defparam pll_inst_0.FB_CLK_SEL_0=2'h0;
defparam pll_inst_0.FB_CLK_SEL_1=1'b0;
defparam pll_inst_0.RFDIV=6'h02;
defparam pll_inst_0.FRAC_EN=1'b0;
defparam pll_inst_0.FRAC_DAC_EN=1'b0;
defparam pll_inst_0.DIV0_RST_DELAY=3'h0;
defparam pll_inst_0.DIV0_VAL=7'h42;
defparam pll_inst_0.DIV1_RST_DELAY=3'h0;
defparam pll_inst_0.DIV1_VAL=7'h78;
defparam pll_inst_0.DIV2_RST_DELAY=3'h0;
defparam pll_inst_0.DIV2_VAL=7'h01;
defparam pll_inst_0.DIV3_RST_DELAY=3'h0;
defparam pll_inst_0.DIV3_VAL=7'h01;
defparam pll_inst_0.DIV3_CLK_SEL=1'b0;
defparam pll_inst_0.BW_INT_CTRL=2'h0;
defparam pll_inst_0.BW_PROP_CTRL=2'h1;
defparam pll_inst_0.IREF_EN=1'b1;
defparam pll_inst_0.IREF_TOGGLE=1'b0;
defparam pll_inst_0.LOCK_CNT=4'h8;
defparam pll_inst_0.DESKEW_CAL_CNT=3'h6;
defparam pll_inst_0.DESKEW_CAL_EN=1'b1;
defparam pll_inst_0.DESKEW_CAL_BYPASS=1'b0;
defparam pll_inst_0.SYNC_REF_DIV_EN=1'b0;
defparam pll_inst_0.SYNC_REF_DIV_EN_2=1'b0;
defparam pll_inst_0.OUT0_PHASE_SEL=3'h0;
defparam pll_inst_0.OUT1_PHASE_SEL=3'h0;
defparam pll_inst_0.OUT2_PHASE_SEL=3'h0;
defparam pll_inst_0.OUT3_PHASE_SEL=3'h0;
defparam pll_inst_0.SOFT_LOAD_PHASE_N=1'b1;
defparam pll_inst_0.SSM_DIV_VAL=6'h01;
defparam pll_inst_0.FB_FRAC_VAL=24'h000000;
defparam pll_inst_0.SSM_SPREAD_MODE=1'b0;
defparam pll_inst_0.SSM_MODULATION=5'h05;
defparam pll_inst_0.FB_INT_VAL=12'h021;
defparam pll_inst_0.SSM_EN_N=1'b1;
defparam pll_inst_0.SSM_EXT_WAVE_EN=2'h0;
defparam pll_inst_0.SSM_EXT_WAVE_MAX_ADDR=8'h00;
defparam pll_inst_0.SSM_RANDOM_EN=1'b0;
defparam pll_inst_0.SSM_RANDOM_PATTERN_SEL=2'h0;
defparam pll_inst_0.CDMUX0_SEL=2'h0;
defparam pll_inst_0.CDMUX1_SEL=1'b1;
defparam pll_inst_0.CDMUX2_SEL=1'b0;
defparam pll_inst_0.CDELAY0_SEL=8'h00;
defparam pll_inst_0.CDELAY0_EN=1'b0;
defparam pll_inst_0.DRI_EN=1'b1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_CCC_C0_PF_CCC_C0_0_PF_CCC */

module PF_CCC_C0 (
  Clock_Reset_0_UART_CLOCK,
  Clock_Reset_0_Main_CLOCK,
  CORERESET_PF_C0_0_PLL_POWERDOWN_B,
  PF_CCC_C0_0_PLL_LOCK_0,
  PF_OSC_C0_0_RCOSC_160MHZ_GL
)
;
output Clock_Reset_0_UART_CLOCK ;
output Clock_Reset_0_Main_CLOCK ;
input CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
output PF_CCC_C0_0_PLL_LOCK_0 ;
input PF_OSC_C0_0_RCOSC_160MHZ_GL ;
wire Clock_Reset_0_UART_CLOCK ;
wire Clock_Reset_0_Main_CLOCK ;
wire CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
wire PF_CCC_C0_0_PLL_LOCK_0 ;
wire PF_OSC_C0_0_RCOSC_160MHZ_GL ;
wire GND ;
wire VCC ;
// @9:328
  PF_CCC_C0_PF_CCC_C0_0_PF_CCC PF_CCC_C0_0 (
	.PF_OSC_C0_0_RCOSC_160MHZ_GL(PF_OSC_C0_0_RCOSC_160MHZ_GL),
	.PF_CCC_C0_0_PLL_LOCK_0(PF_CCC_C0_0_PLL_LOCK_0),
	.CORERESET_PF_C0_0_PLL_POWERDOWN_B(CORERESET_PF_C0_0_PLL_POWERDOWN_B),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_CCC_C0 */

module PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR (
  PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE,
  CORERESET_PF_C0_0_PLL_POWERDOWN_B
)
;
output PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
output CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
wire PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
wire [10:7] RFU;
wire GPIO_ACTIVE ;
wire HSIO_ACTIVE ;
wire PCIE_INIT_DONE ;
wire XCVR_INIT_DONE ;
wire USRAM_INIT_FROM_SNVM_DONE ;
wire USRAM_INIT_FROM_UPROM_DONE ;
wire USRAM_INIT_FROM_SPI_DONE ;
wire SRAM_INIT_FROM_SNVM_DONE ;
wire SRAM_INIT_FROM_UPROM_DONE ;
wire SRAM_INIT_FROM_SPI_DONE ;
wire AUTOCALIB_DONE ;
wire SRAM_INIT_DONE ;
wire USRAM_INIT_DONE ;
wire GND ;
wire VCC ;
// @10:38
  INIT I_INIT (
	.FABRIC_POR_N(CORERESET_PF_C0_0_PLL_POWERDOWN_B),
	.GPIO_ACTIVE(GPIO_ACTIVE),
	.HSIO_ACTIVE(HSIO_ACTIVE),
	.PCIE_INIT_DONE(PCIE_INIT_DONE),
	.RFU({AUTOCALIB_DONE, RFU[10:7], SRAM_INIT_FROM_SPI_DONE, SRAM_INIT_FROM_UPROM_DONE, SRAM_INIT_FROM_SNVM_DONE, USRAM_INIT_FROM_SPI_DONE, USRAM_INIT_FROM_UPROM_DONE, USRAM_INIT_FROM_SNVM_DONE, XCVR_INIT_DONE}),
	.SRAM_INIT_DONE(SRAM_INIT_DONE),
	.UIC_INIT_DONE(PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE),
	.USRAM_INIT_DONE(USRAM_INIT_DONE)
);
defparam I_INIT.FABRIC_POR_N_SIMULATION_DELAY=1000;
defparam I_INIT.PCIE_INIT_DONE_SIMULATION_DELAY=4000;
defparam I_INIT.SRAM_INIT_DONE_SIMULATION_DELAY=6000;
defparam I_INIT.UIC_INIT_DONE_SIMULATION_DELAY=7000;
defparam I_INIT.USRAM_INIT_DONE_SIMULATION_DELAY=5000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR */

module PF_INIT_MONITOR_C0 (
  CORERESET_PF_C0_0_PLL_POWERDOWN_B,
  PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE
)
;
output CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
output PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
wire PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire GND ;
wire VCC ;
// @11:186
  PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR PF_INIT_MONITOR_C0_0 (
	.PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE(PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE),
	.CORERESET_PF_C0_0_PLL_POWERDOWN_B(CORERESET_PF_C0_0_PLL_POWERDOWN_B)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_INIT_MONITOR_C0 */

module PF_OSC_C0_PF_OSC_C0_0_PF_OSC (
  PF_OSC_C0_0_RCOSC_160MHZ_GL
)
;
output PF_OSC_C0_0_RCOSC_160MHZ_GL ;
wire PF_OSC_C0_0_RCOSC_160MHZ_GL ;
wire I_OSC_160_CLK_c ;
wire VCC ;
wire GND ;
// @12:16
  CLKINT I_OSC_160_INT (
	.Y(PF_OSC_C0_0_RCOSC_160MHZ_GL),
	.A(I_OSC_160_CLK_c)
);
// @12:13
  OSC_RC160MHZ I_OSC_160 (
	.OSC_160MHZ_ON(VCC),
	.CLK(I_OSC_160_CLK_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_OSC_C0_PF_OSC_C0_0_PF_OSC */

module PF_OSC_C0 (
  PF_OSC_C0_0_RCOSC_160MHZ_GL
)
;
output PF_OSC_C0_0_RCOSC_160MHZ_GL ;
wire PF_OSC_C0_0_RCOSC_160MHZ_GL ;
wire GND ;
wire VCC ;
// @13:50
  PF_OSC_C0_PF_OSC_C0_0_PF_OSC PF_OSC_C0_0 (
	.PF_OSC_C0_0_RCOSC_160MHZ_GL(PF_OSC_C0_0_RCOSC_160MHZ_GL)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_OSC_C0 */

module Synchronizer (
  Chain_arst1,
  Clock_Reset_0_UART_CLOCK,
  dff_arst
)
;
output Chain_arst1 ;
input Clock_Reset_0_UART_CLOCK ;
input dff_arst ;
wire Chain_arst1 ;
wire Clock_Reset_0_UART_CLOCK ;
wire dff_arst ;
wire [1:0] Chain_Z;
wire VCC ;
wire GND ;
// @94:28
  SLE \Chain[1]  (
	.Q(Chain_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(Chain_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @94:28
  SLE \Chain[0]  (
	.Q(Chain_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(Clock_Reset_0_UART_CLOCK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:124
  CLKINT \Chain_RNI23CB[1]  (
	.Y(Chain_arst1),
	.A(Chain_Z[1])
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Synchronizer */

module Clock_Reset (
  Chain_arst1,
  Clock_Reset_0_UART_CLOCK,
  dff_arst,
  DBGport_2_net_0,
  dff,
  Clock_Reset_0_Main_CLOCK
)
;
output Chain_arst1 ;
output Clock_Reset_0_UART_CLOCK ;
output dff_arst ;
input DBGport_2_net_0 ;
output dff ;
output Clock_Reset_0_Main_CLOCK ;
wire Chain_arst1 ;
wire Clock_Reset_0_UART_CLOCK ;
wire dff_arst ;
wire DBGport_2_net_0 ;
wire dff ;
wire Clock_Reset_0_Main_CLOCK ;
wire PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire PF_CCC_C0_0_PLL_LOCK_0 ;
wire CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
wire PF_OSC_C0_0_RCOSC_160MHZ_GL ;
wire GND ;
wire VCC ;
// @14:72
  CORERESET_PF_C0 CORERESET_PF_C0_0 (
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.dff(dff),
	.DBGport_2_net_0(DBGport_2_net_0),
	.PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE(PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE),
	.PF_CCC_C0_0_PLL_LOCK_0(PF_CCC_C0_0_PLL_LOCK_0),
	.dff_arst(dff_arst)
);
// @14:89
  PF_CCC_C0 PF_CCC_C0_0 (
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.CORERESET_PF_C0_0_PLL_POWERDOWN_B(CORERESET_PF_C0_0_PLL_POWERDOWN_B),
	.PF_CCC_C0_0_PLL_LOCK_0(PF_CCC_C0_0_PLL_LOCK_0),
	.PF_OSC_C0_0_RCOSC_160MHZ_GL(PF_OSC_C0_0_RCOSC_160MHZ_GL)
);
// @14:100
  PF_INIT_MONITOR_C0 PF_INIT_MONITOR_C0_0 (
	.CORERESET_PF_C0_0_PLL_POWERDOWN_B(CORERESET_PF_C0_0_PLL_POWERDOWN_B),
	.PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE(PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE)
);
// @14:118
  PF_OSC_C0 PF_OSC_C0_0 (
	.PF_OSC_C0_0_RCOSC_160MHZ_GL(PF_OSC_C0_0_RCOSC_160MHZ_GL)
);
// @14:124
  Synchronizer Synchronizer_0 (
	.Chain_arst1(Chain_arst1),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Clock_Reset */

module Top (
  RX_0,
  RX_1,
  DBGport_0,
  DBGport_1,
  DBGport_2,
  DBGport_3,
  DBGport_4,
  DBGport_5,
  DBGport_6,
  DBGport_7,
  LED_1,
  LED_2,
  LED_3,
  LED_4,
  TX_0,
  TX_1,
  ADC_sdio
)
;
input RX_0 ;
input RX_1 ;
output DBGport_0 ;
output DBGport_1 ;
output DBGport_2 ;
output DBGport_3 ;
output DBGport_4 ;
output DBGport_5 ;
output DBGport_6 ;
output DBGport_7 ;
output LED_1 ;
output LED_2 ;
output LED_3 ;
output LED_4 ;
output TX_0 ;
output TX_1 ;
inout ADC_sdio /* synthesis syn_tristate = 1 */ ;
wire RX_0 ;
wire RX_1 ;
wire DBGport_0 ;
wire DBGport_1 ;
wire DBGport_2 ;
wire DBGport_3 ;
wire DBGport_4 ;
wire DBGport_5 ;
wire DBGport_6 ;
wire DBGport_7 ;
wire LED_1 ;
wire LED_2 ;
wire LED_3 ;
wire LED_4 ;
wire TX_0 ;
wire TX_1 ;
wire ADC_sdio ;
wire [39:0] UART_Protocol_0_RX_Fifo_Data;
wire [39:0] UART_Protocol_1_RX_Fifo_Data;
wire [15:0] Data_Block_0_C_read_data_frame;
wire [39:0] Controler_0_DEST_1_Fifo_Write_Data;
wire [7:0] Controler_0_TRG_addr;
wire [15:0] Controler_0_TRG_data;
wire [30:0] Data_Block_0_Communication_Data_Frame;
wire [31:31] Communication_Data_Frame;
wire [39:0] DEST_2_Fifo_Write_Data;
wire GND ;
wire ADC_sclk ;
wire ADC_ss_n ;
wire DBGport_2_net_0 ;
wire Clock_Reset_0_Main_CLOCK ;
wire Clock_Reset_0_UART_CLOCK ;
wire UART_Protocol_0_TX_FIFO_FULL ;
wire UART_Protocol_1_TX_FIFO_FULL ;
wire UART_Protocol_0_RX_FIFO_EMPTY ;
wire UART_Protocol_1_RX_FIFO_EMPTY ;
wire Data_Block_0_C_busy ;
wire Controler_0_DEST_1_Fifo_Write_Enable ;
wire Controler_0_DEST_2_Fifo_Write_Enable ;
wire Controler_0_SRC_1_Fifo_Read_Enable ;
wire Controler_0_SRC_2_Fifo_Read_Enable ;
wire Controler_0_TRG_enable_cmd ;
wire Controler_0_TRG_write_read ;
wire DBGport_4_net_0 ;
wire sdio_1 ;
wire Diag_0 ;
wire Diag_1 ;
wire Diag_2 ;
wire Diag_3 ;
wire dff_arst ;
wire Chain_arst1 ;
wire Clock_Reset_0_CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff ;
wire RX_0_c ;
wire RX_1_c ;
wire ADC_sdio_in ;
wire DBGport_0_c ;
wire DBGport_2_c ;
wire DBGport_3_c ;
wire LED_1_c ;
wire LED_2_c ;
wire TX_0_c ;
wire TX_1_c ;
wire sdio_cl ;
wire VCC ;
// @84:35
  INBUF RX_0_ibuf (
	.Y(RX_0_c),
	.PAD(RX_0)
);
// @84:36
  INBUF RX_1_ibuf (
	.Y(RX_1_c),
	.PAD(RX_1)
);
// @84:57
  BIBUF ADC_sdio_iobuf (
	.Y(ADC_sdio_in),
	.PAD(ADC_sdio),
	.D(sdio_1),
	.E(sdio_cl)
);
// @84:40
  OUTBUF DBGport_0_obuf (
	.PAD(DBGport_0),
	.D(DBGport_0_c)
);
// @84:41
  OUTBUF DBGport_1_obuf (
	.PAD(DBGport_1),
	.D(TX_1_c)
);
// @84:42
  OUTBUF DBGport_2_obuf (
	.PAD(DBGport_2),
	.D(DBGport_2_c)
);
// @84:43
  OUTBUF DBGport_3_obuf (
	.PAD(DBGport_3),
	.D(DBGport_3_c)
);
// @84:44
  OUTBUF DBGport_4_obuf (
	.PAD(DBGport_4),
	.D(GND)
);
// @84:45
  OUTBUF DBGport_5_obuf (
	.PAD(DBGport_5),
	.D(GND)
);
// @84:46
  OUTBUF DBGport_6_obuf (
	.PAD(DBGport_6),
	.D(GND)
);
// @84:47
  OUTBUF DBGport_7_obuf (
	.PAD(DBGport_7),
	.D(GND)
);
// @84:48
  OUTBUF LED_1_obuf (
	.PAD(LED_1),
	.D(LED_1_c)
);
// @84:49
  OUTBUF LED_2_obuf (
	.PAD(LED_2),
	.D(LED_2_c)
);
// @84:50
  OUTBUF LED_3_obuf (
	.PAD(LED_3),
	.D(GND)
);
// @84:51
  OUTBUF LED_4_obuf (
	.PAD(LED_4),
	.D(GND)
);
// @84:52
  OUTBUF TX_0_obuf (
	.PAD(TX_0),
	.D(TX_0_c)
);
// @84:53
  OUTBUF TX_1_obuf (
	.PAD(TX_1),
	.D(TX_1_c)
);
  Controler Controler_0 (
	.Clock(Clock_Reset_0_Main_CLOCK),
	.DEST_1_Fifo_Full(UART_Protocol_0_TX_FIFO_FULL),
	.DEST_2_Fifo_Full(UART_Protocol_1_TX_FIFO_FULL),
	.Reset_N(Clock_Reset_0_CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff),
	.SRC_1_Fifo_Empty(UART_Protocol_0_RX_FIFO_EMPTY),
	.SRC_1_Fifo_Read_Data(UART_Protocol_0_RX_Fifo_Data[39:0]),
	.SRC_2_Fifo_Empty(UART_Protocol_1_RX_FIFO_EMPTY),
	.SRC_2_Fifo_Read_Data(UART_Protocol_1_RX_Fifo_Data[39:0]),
	.TRG_busy(Data_Block_0_C_busy),
	.TRG_rx_data(Data_Block_0_C_read_data_frame[15:0]),
	.ADC_sclk(ADC_sclk),
	.ADC_ss_n(ADC_ss_n),
	.DEST_1_Fifo_Write_Data(Controler_0_DEST_1_Fifo_Write_Data[39:0]),
	.DEST_1_Fifo_Write_Enable(Controler_0_DEST_1_Fifo_Write_Enable),
	.DEST_2_Fifo_Write_Data(DEST_2_Fifo_Write_Data[39:0]),
	.DEST_2_Fifo_Write_Enable(Controler_0_DEST_2_Fifo_Write_Enable),
	.SRC_1_Fifo_Read_Enable(Controler_0_SRC_1_Fifo_Read_Enable),
	.SRC_2_Fifo_Read_Enable(Controler_0_SRC_2_Fifo_Read_Enable),
	.SYS_Main_Reset_N(DBGport_2_net_0),
	.TRG_addr(Controler_0_TRG_addr[7:0]),
	.TRG_data(Controler_0_TRG_data[15:0]),
	.TRG_enable_cmd(Controler_0_TRG_enable_cmd),
	.TRG_write_read(Controler_0_TRG_write_read),
	.ADC_sdio(ADC_sdio_in),
	.sdio_1(sdio_1),
	.sdio_cl(sdio_cl),
	.dff_arst(dff_arst)
);
// @84:204
  Data_Block Data_Block_0 (
	.C_addr_frame(Controler_0_TRG_addr[7:0]),
	.C_enable_cmd(Controler_0_TRG_enable_cmd),
	.C_write_data_frame(Controler_0_TRG_data[15:0]),
	.C_write_read(Controler_0_TRG_write_read),
	.Clock(Clock_Reset_0_Main_CLOCK),
	.Communication_DATA_Ack(DBGport_4_net_0),
	.Communication_Data_Full(DBGport_3_c),
	.Reset_N(Clock_Reset_0_CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff),
	.C_busy(Data_Block_0_C_busy),
	.C_read_data_frame(Data_Block_0_C_read_data_frame[15:0]),
	.Communication_Data_Enable(DBGport_2_c),
	.Communication_Data_Frame({Communication_Data_Frame[31], Data_Block_0_Communication_Data_Frame[30:0]}),
	.Communication_Data_Req(DBGport_0_c),
	.Diag_0(Diag_0),
	.Diag_1(Diag_1),
	.Diag_2(Diag_2),
	.Diag_3(Diag_3),
	.dff_arst(dff_arst)
);
// @84:227
  UART_Protocol_1 UART_Protocol_0 (
	.Controler_0_DEST_1_Fifo_Write_Data(Controler_0_DEST_1_Fifo_Write_Data[39:0]),
	.UART_Protocol_0_RX_Fifo_Data(UART_Protocol_0_RX_Fifo_Data[39:0]),
	.LED_1_c(LED_1_c),
	.Controler_0_DEST_1_Fifo_Write_Enable(Controler_0_DEST_1_Fifo_Write_Enable),
	.RX_0_c(RX_0_c),
	.TX_0_c(TX_0_c),
	.UART_Protocol_0_RX_FIFO_EMPTY(UART_Protocol_0_RX_FIFO_EMPTY),
	.Controler_0_SRC_1_Fifo_Read_Enable(Controler_0_SRC_1_Fifo_Read_Enable),
	.dff_arst(dff_arst),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.UART_Protocol_0_TX_FIFO_FULL(UART_Protocol_0_TX_FIFO_FULL),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1)
);
// @84:255
  UART_Protocol_0 UART_Protocol_1 (
	.Data_Block_0_Communication_Data_Frame(Data_Block_0_Communication_Data_Frame[30:0]),
	.Controler_0_DEST_1_Fifo_Write_Data(Controler_0_DEST_1_Fifo_Write_Data[39:0]),
	.UART_Protocol_1_RX_Fifo_Data(UART_Protocol_1_RX_Fifo_Data[39:0]),
	.LED_2_c(LED_2_c),
	.DBGport_4_net_0(DBGport_4_net_0),
	.DBGport_0_c(DBGport_0_c),
	.Controler_0_DEST_2_Fifo_Write_Enable(Controler_0_DEST_2_Fifo_Write_Enable),
	.DBGport_3_c(DBGport_3_c),
	.UART_Protocol_1_TX_FIFO_FULL(UART_Protocol_1_TX_FIFO_FULL),
	.DBGport_2_c(DBGport_2_c),
	.RX_1_c(RX_1_c),
	.TX_1_c(TX_1_c),
	.UART_Protocol_1_RX_FIFO_EMPTY(UART_Protocol_1_RX_FIFO_EMPTY),
	.Controler_0_SRC_2_Fifo_Read_Enable(Controler_0_SRC_2_Fifo_Read_Enable),
	.dff_arst(dff_arst),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.Chain_arst1(Chain_arst1)
);
  Clock_Reset Clock_Reset_0 (
	.Chain_arst1(Chain_arst1),
	.Clock_Reset_0_UART_CLOCK(Clock_Reset_0_UART_CLOCK),
	.dff_arst(dff_arst),
	.DBGport_2_net_0(DBGport_2_net_0),
	.dff(Clock_Reset_0_CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff),
	.Clock_Reset_0_Main_CLOCK(Clock_Reset_0_Main_CLOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Top */

