Analysis & Synthesis Status : Successful - Fri Apr 21 00:59:39 2017
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : course-project
Top-level Entity Name : DATA_MEM
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 16
    Dedicated logic registers : 16
Total registers : 16
Total pins : 37
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
