{
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 39.5136,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 440.294,
	"finish__design__instance__count__class:timing_repair_buffer": 11,
	"finish__design__instance__area__class:timing_repair_buffer": 434.65,
	"finish__design__instance__count__class:inverter": 11,
	"finish__design__instance__area__class:inverter": 191.923,
	"finish__design__instance__count__class:sequential_cell": 6,
	"finish__design__instance__area__class:sequential_cell": 620.928,
	"finish__design__instance__count__class:multi_input_combinational_cell": 44,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2111.16,
	"finish__design__instance__count": 77,
	"finish__design__instance__area": 3838.46,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.33763,
	"finish__clock__skew__setup": 0.00179048,
	"finish__clock__skew__hold": 0.00179048,
	"finish__timing__drv__max_slew_limit": 0.835947,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.937376,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00838853,
	"finish__power__switching__total": 0.00366363,
	"finish__power__leakage__total": 3.10351e-07,
	"finish__power__total": 0.0120525,
	"finish__design__io": 11,
	"finish__design__die__area": 513458,
	"finish__design__core__area": 503798,
	"finish__design__instance__count": 854,
	"finish__design__instance__area": 8224.47,
	"finish__design__instance__count__stdcell": 854,
	"finish__design__instance__area__stdcell": 8224.47,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0163249,
	"finish__design__instance__utilization__stdcell": 0.0163249,
	"finish__design__rows": 140,
	"finish__design__rows:GF018hv5v_green_sc9": 140,
	"finish__design__sites": 178500,
	"finish__design__sites:GF018hv5v_green_sc9": 178500,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}