// Seed: 1585940860
module module_0;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_2
  );
  wire id_4;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    output tri1 id_4,
    input tri id_5
);
  initial disable id_7;
  assign id_4 = {1'b0};
  module_0 modCall_1 ();
endmodule
program module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  module_2 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
  logic [7:0] id_3 = id_1, id_4;
  id_5(
      -1'b0, -1
  );
  always id_3 -= -1'h0;
  wire id_6, id_7, id_8;
  parameter id_9 = 1;
endmodule
