{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 22:43:00 2016 " "Info: Processing started: Thu Nov 24 22:43:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ballgame -c ballgame --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ballgame -c ballgame --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "music_paly:u5\|avconf:avc\|LUT_DATA\[1\] " "Warning: Node \"music_paly:u5\|avconf:avc\|LUT_DATA\[1\]\" is a latch" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "music_paly:u5\|avconf:avc\|LUT_DATA\[12\] " "Warning: Node \"music_paly:u5\|avconf:avc\|LUT_DATA\[12\]\" is a latch" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "music_paly:u5\|avconf:avc\|LUT_DATA\[10\] " "Warning: Node \"music_paly:u5\|avconf:avc\|LUT_DATA\[10\]\" is a latch" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "music_paly:u5\|avconf:avc\|LUT_DATA\[3\] " "Warning: Node \"music_paly:u5\|avconf:avc\|LUT_DATA\[3\]\" is a latch" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "music_paly:u5\|avconf:avc\|LUT_DATA\[7\] " "Warning: Node \"music_paly:u5\|avconf:avc\|LUT_DATA\[7\]\" is a latch" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "music_paly:u5\|avconf:avc\|LUT_DATA\[2\] " "Warning: Node \"music_paly:u5\|avconf:avc\|LUT_DATA\[2\]\" is a latch" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "music_paly:u5\|avconf:avc\|LUT_DATA\[8\] " "Warning: Node \"music_paly:u5\|avconf:avc\|LUT_DATA\[8\]\" is a latch" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "music_paly:u5\|avconf:avc\|LUT_DATA\[9\] " "Warning: Node \"music_paly:u5\|avconf:avc\|LUT_DATA\[9\]\" is a latch" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "music_paly:u5\|avconf:avc\|LUT_DATA\[6\] " "Warning: Node \"music_paly:u5\|avconf:avc\|LUT_DATA\[6\]\" is a latch" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "music_paly:u5\|avconf:avc\|LUT_DATA\[14\] " "Warning: Node \"music_paly:u5\|avconf:avc\|LUT_DATA\[14\]\" is a latch" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "music_paly:u5\|avconf:avc\|LUT_DATA\[15\] " "Warning: Node \"music_paly:u5\|avconf:avc\|LUT_DATA\[15\]\" is a latch" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "music_paly:u5\|avconf:avc\|LUT_DATA\[13\] " "Warning: Node \"music_paly:u5\|avconf:avc\|LUT_DATA\[13\]\" is a latch" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "music_paly:u5\|avconf:avc\|LUT_DATA\[11\] " "Warning: Node \"music_paly:u5\|avconf:avc\|LUT_DATA\[11\]\" is a latch" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "music_paly:u5\|avconf:avc\|LUT_DATA\[4\] " "Warning: Node \"music_paly:u5\|avconf:avc\|LUT_DATA\[4\]\" is a latch" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "music_paly:u5\|avconf:avc\|LUT_DATA\[0\] " "Warning: Node \"music_paly:u5\|avconf:avc\|LUT_DATA\[0\]\" is a latch" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "music_paly:u5\|avconf:avc\|LUT_DATA\[5\] " "Warning: Node \"music_paly:u5\|avconf:avc\|LUT_DATA\[5\]\" is a latch" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "30 " "Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|music:music\|clk_4hz " "Info: Detected ripple clock \"music_paly:u5\|music:music\|clk_4hz\" as buffer" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 22 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|music:music\|clk_4hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|music:music\|clk_6m " "Info: Detected ripple clock \"music_paly:u5\|music:music\|clk_6m\" as buffer" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 8 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|music:music\|clk_6m" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|music:music\|divider\[12\] " "Info: Detected ripple clock \"music_paly:u5\|music:music\|divider\[12\]\" as buffer" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 66 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|music:music\|divider\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|music:music\|divider\[13\] " "Info: Detected ripple clock \"music_paly:u5\|music:music\|divider\[13\]\" as buffer" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 66 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|music:music\|divider\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|music:music\|divider\[10\] " "Info: Detected ripple clock \"music_paly:u5\|music:music\|divider\[10\]\" as buffer" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 66 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|music:music\|divider\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|music:music\|divider\[11\] " "Info: Detected ripple clock \"music_paly:u5\|music:music\|divider\[11\]\" as buffer" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 66 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|music:music\|divider\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|music:music\|divider\[8\] " "Info: Detected ripple clock \"music_paly:u5\|music:music\|divider\[8\]\" as buffer" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 66 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|music:music\|divider\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|music:music\|divider\[9\] " "Info: Detected ripple clock \"music_paly:u5\|music:music\|divider\[9\]\" as buffer" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 66 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|music:music\|divider\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|music:music\|divider\[0\] " "Info: Detected ripple clock \"music_paly:u5\|music:music\|divider\[0\]\" as buffer" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 66 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|music:music\|divider\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|music:music\|divider\[1\] " "Info: Detected ripple clock \"music_paly:u5\|music:music\|divider\[1\]\" as buffer" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 66 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|music:music\|divider\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|music:music\|divider\[2\] " "Info: Detected ripple clock \"music_paly:u5\|music:music\|divider\[2\]\" as buffer" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 66 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|music:music\|divider\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|music:music\|divider\[3\] " "Info: Detected ripple clock \"music_paly:u5\|music:music\|divider\[3\]\" as buffer" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 66 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|music:music\|divider\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|music:music\|divider\[5\] " "Info: Detected ripple clock \"music_paly:u5\|music:music\|divider\[5\]\" as buffer" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 66 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|music:music\|divider\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|music:music\|divider\[7\] " "Info: Detected ripple clock \"music_paly:u5\|music:music\|divider\[7\]\" as buffer" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 66 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|music:music\|divider\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|music:music\|divider\[6\] " "Info: Detected ripple clock \"music_paly:u5\|music:music\|divider\[6\]\" as buffer" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 66 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|music:music\|divider\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|music:music\|divider\[4\] " "Info: Detected ripple clock \"music_paly:u5\|music:music\|divider\[4\]\" as buffer" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 66 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|music:music\|divider\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "music_paly:u5\|music:music\|Equal0~3 " "Info: Detected gated clock \"music_paly:u5\|music:music\|Equal0~3\" as buffer" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 37 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|music:music\|Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "music_paly:u5\|music:music\|Equal0~2 " "Info: Detected gated clock \"music_paly:u5\|music:music\|Equal0~2\" as buffer" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 37 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|music:music\|Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "music_paly:u5\|music:music\|Equal0~0 " "Info: Detected gated clock \"music_paly:u5\|music:music\|Equal0~0\" as buffer" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 37 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|music:music\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "music_paly:u5\|music:music\|Equal0~1 " "Info: Detected gated clock \"music_paly:u5\|music:music\|Equal0~1\" as buffer" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 37 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|music:music\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboard:u1\|clk_in " "Info: Detected ripple clock \"keyboard:u1\|clk_in\" as buffer" {  } { { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 31 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyboard:u1\|clk_in" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sysclk " "Info: Detected ripple clock \"sysclk\" as buffer" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 36 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sysclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "music_paly:u5\|avconf:avc\|Mux2~0 " "Info: Detected gated clock \"music_paly:u5\|avconf:avc\|Mux2~0\" as buffer" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|avconf:avc\|Mux2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "music_paly:u5\|avconf:avc\|Mux2~1 " "Info: Detected gated clock \"music_paly:u5\|avconf:avc\|Mux2~1\" as buffer" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|avconf:avc\|Mux2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|avconf:avc\|LUT_INDEX\[1\] " "Info: Detected ripple clock \"music_paly:u5\|avconf:avc\|LUT_INDEX\[1\]\" as buffer" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|avconf:avc\|LUT_INDEX\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|avconf:avc\|LUT_INDEX\[2\] " "Info: Detected ripple clock \"music_paly:u5\|avconf:avc\|LUT_INDEX\[2\]\" as buffer" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|avconf:avc\|LUT_INDEX\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|avconf:avc\|LUT_INDEX\[3\] " "Info: Detected ripple clock \"music_paly:u5\|avconf:avc\|LUT_INDEX\[3\]\" as buffer" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|avconf:avc\|LUT_INDEX\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|avconf:avc\|LUT_INDEX\[4\] " "Info: Detected ripple clock \"music_paly:u5\|avconf:avc\|LUT_INDEX\[4\]\" as buffer" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|avconf:avc\|LUT_INDEX\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|avconf:avc\|LUT_INDEX\[5\] " "Info: Detected ripple clock \"music_paly:u5\|avconf:avc\|LUT_INDEX\[5\]\" as buffer" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|avconf:avc\|LUT_INDEX\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "music_paly:u5\|avconf:avc\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"music_paly:u5\|avconf:avc\|mI2C_CTRL_CLK\" as buffer" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 16 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "music_paly:u5\|avconf:avc\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "music_paly:u5\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 " "Info: No valid register-to-register data paths exist for clock \"music_paly:u5\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register keyboard:u1\|master\[7\] register keyboard:u1\|data\[5\] 5.008 ns " "Info: Slack time is 5.008 ns for clock \"CLOCK_50\" between source register \"keyboard:u1\|master\[7\]\" and destination register \"keyboard:u1\|data\[5\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "100.16 MHz 9.984 ns " "Info: Fmax is 100.16 MHz (period= 9.984 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.782 ns + Largest register register " "Info: + Largest register to register requirement is 9.782 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.000 ns " "Info: - Launch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns + Largest " "Info: + Largest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.526 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 7.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.949 ns) + CELL(0.787 ns) 3.735 ns sysclk 2 REG LCFF_X27_Y34_N3 4 " "Info: 2: + IC(1.949 ns) + CELL(0.787 ns) = 3.735 ns; Loc. = LCFF_X27_Y34_N3; Fanout = 4; REG Node = 'sysclk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.736 ns" { CLOCK_50 sysclk } "NODE_NAME" } } { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.787 ns) 5.218 ns keyboard:u1\|clk_in 3 REG LCFF_X31_Y34_N17 1 " "Info: 3: + IC(0.696 ns) + CELL(0.787 ns) = 5.218 ns; Loc. = LCFF_X31_Y34_N17; Fanout = 1; REG Node = 'keyboard:u1\|clk_in'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.483 ns" { sysclk keyboard:u1|clk_in } "NODE_NAME" } } { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.000 ns) 5.980 ns keyboard:u1\|clk_in~clkctrl 4 COMB CLKCTRL_G10 31 " "Info: 4: + IC(0.762 ns) + CELL(0.000 ns) = 5.980 ns; Loc. = CLKCTRL_G10; Fanout = 31; COMB Node = 'keyboard:u1\|clk_in~clkctrl'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.762 ns" { keyboard:u1|clk_in keyboard:u1|clk_in~clkctrl } "NODE_NAME" } } { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 7.526 ns keyboard:u1\|data\[5\] 5 REG LCFF_X36_Y19_N7 2 " "Info: 5: + IC(1.009 ns) + CELL(0.537 ns) = 7.526 ns; Loc. = LCFF_X36_Y19_N7; Fanout = 2; REG Node = 'keyboard:u1\|data\[5\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.546 ns" { keyboard:u1|clk_in~clkctrl keyboard:u1|data[5] } "NODE_NAME" } } { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 41.32 % ) " "Info: Total cell delay = 3.110 ns ( 41.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.416 ns ( 58.68 % ) " "Info: Total interconnect delay = 4.416 ns ( 58.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.526 ns" { CLOCK_50 sysclk keyboard:u1|clk_in keyboard:u1|clk_in~clkctrl keyboard:u1|data[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.526 ns" { CLOCK_50 {} CLOCK_50~combout {} sysclk {} keyboard:u1|clk_in {} keyboard:u1|clk_in~clkctrl {} keyboard:u1|data[5] {} } { 0.000ns 0.000ns 1.949ns 0.696ns 0.762ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.530 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 7.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.949 ns) + CELL(0.787 ns) 3.735 ns sysclk 2 REG LCFF_X27_Y34_N3 4 " "Info: 2: + IC(1.949 ns) + CELL(0.787 ns) = 3.735 ns; Loc. = LCFF_X27_Y34_N3; Fanout = 4; REG Node = 'sysclk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.736 ns" { CLOCK_50 sysclk } "NODE_NAME" } } { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.787 ns) 5.218 ns keyboard:u1\|clk_in 3 REG LCFF_X31_Y34_N17 1 " "Info: 3: + IC(0.696 ns) + CELL(0.787 ns) = 5.218 ns; Loc. = LCFF_X31_Y34_N17; Fanout = 1; REG Node = 'keyboard:u1\|clk_in'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.483 ns" { sysclk keyboard:u1|clk_in } "NODE_NAME" } } { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.000 ns) 5.980 ns keyboard:u1\|clk_in~clkctrl 4 COMB CLKCTRL_G10 31 " "Info: 4: + IC(0.762 ns) + CELL(0.000 ns) = 5.980 ns; Loc. = CLKCTRL_G10; Fanout = 31; COMB Node = 'keyboard:u1\|clk_in~clkctrl'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.762 ns" { keyboard:u1|clk_in keyboard:u1|clk_in~clkctrl } "NODE_NAME" } } { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 7.530 ns keyboard:u1\|master\[7\] 5 REG LCFF_X37_Y19_N31 3 " "Info: 5: + IC(1.013 ns) + CELL(0.537 ns) = 7.530 ns; Loc. = LCFF_X37_Y19_N31; Fanout = 3; REG Node = 'keyboard:u1\|master\[7\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.550 ns" { keyboard:u1|clk_in~clkctrl keyboard:u1|master[7] } "NODE_NAME" } } { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 41.30 % ) " "Info: Total cell delay = 3.110 ns ( 41.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.420 ns ( 58.70 % ) " "Info: Total interconnect delay = 4.420 ns ( 58.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.530 ns" { CLOCK_50 sysclk keyboard:u1|clk_in keyboard:u1|clk_in~clkctrl keyboard:u1|master[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.530 ns" { CLOCK_50 {} CLOCK_50~combout {} sysclk {} keyboard:u1|clk_in {} keyboard:u1|clk_in~clkctrl {} keyboard:u1|master[7] {} } { 0.000ns 0.000ns 1.949ns 0.696ns 0.762ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.526 ns" { CLOCK_50 sysclk keyboard:u1|clk_in keyboard:u1|clk_in~clkctrl keyboard:u1|data[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.526 ns" { CLOCK_50 {} CLOCK_50~combout {} sysclk {} keyboard:u1|clk_in {} keyboard:u1|clk_in~clkctrl {} keyboard:u1|data[5] {} } { 0.000ns 0.000ns 1.949ns 0.696ns 0.762ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.530 ns" { CLOCK_50 sysclk keyboard:u1|clk_in keyboard:u1|clk_in~clkctrl keyboard:u1|master[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.530 ns" { CLOCK_50 {} CLOCK_50~combout {} sysclk {} keyboard:u1|clk_in {} keyboard:u1|clk_in~clkctrl {} keyboard:u1|master[7] {} } { 0.000ns 0.000ns 1.949ns 0.696ns 0.762ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 54 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 94 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.526 ns" { CLOCK_50 sysclk keyboard:u1|clk_in keyboard:u1|clk_in~clkctrl keyboard:u1|data[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.526 ns" { CLOCK_50 {} CLOCK_50~combout {} sysclk {} keyboard:u1|clk_in {} keyboard:u1|clk_in~clkctrl {} keyboard:u1|data[5] {} } { 0.000ns 0.000ns 1.949ns 0.696ns 0.762ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.530 ns" { CLOCK_50 sysclk keyboard:u1|clk_in keyboard:u1|clk_in~clkctrl keyboard:u1|master[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.530 ns" { CLOCK_50 {} CLOCK_50~combout {} sysclk {} keyboard:u1|clk_in {} keyboard:u1|clk_in~clkctrl {} keyboard:u1|master[7] {} } { 0.000ns 0.000ns 1.949ns 0.696ns 0.762ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.774 ns - Longest register register " "Info: - Longest register to register delay is 4.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keyboard:u1\|master\[7\] 1 REG LCFF_X37_Y19_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y19_N31; Fanout = 3; REG Node = 'keyboard:u1\|master\[7\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:u1|master[7] } "NODE_NAME" } } { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.406 ns) 1.164 ns keyboard:u1\|Equal0~0 2 COMB LCCOMB_X36_Y19_N30 1 " "Info: 2: + IC(0.758 ns) + CELL(0.406 ns) = 1.164 ns; Loc. = LCCOMB_X36_Y19_N30; Fanout = 1; COMB Node = 'keyboard:u1\|Equal0~0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.164 ns" { keyboard:u1|master[7] keyboard:u1|Equal0~0 } "NODE_NAME" } } { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.420 ns) 1.841 ns keyboard:u1\|Equal0~1 3 COMB LCCOMB_X36_Y19_N14 2 " "Info: 3: + IC(0.257 ns) + CELL(0.420 ns) = 1.841 ns; Loc. = LCCOMB_X36_Y19_N14; Fanout = 2; COMB Node = 'keyboard:u1\|Equal0~1'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.677 ns" { keyboard:u1|Equal0~0 keyboard:u1|Equal0~1 } "NODE_NAME" } } { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.438 ns) 2.702 ns keyboard:u1\|Equal3~0 4 COMB LCCOMB_X36_Y19_N8 3 " "Info: 4: + IC(0.423 ns) + CELL(0.438 ns) = 2.702 ns; Loc. = LCCOMB_X36_Y19_N8; Fanout = 3; COMB Node = 'keyboard:u1\|Equal3~0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.861 ns" { keyboard:u1|Equal0~1 keyboard:u1|Equal3~0 } "NODE_NAME" } } { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.275 ns) 3.876 ns keyboard:u1\|data\[7\]~16 5 COMB LCCOMB_X36_Y19_N2 8 " "Info: 5: + IC(0.899 ns) + CELL(0.275 ns) = 3.876 ns; Loc. = LCCOMB_X36_Y19_N2; Fanout = 8; COMB Node = 'keyboard:u1\|data\[7\]~16'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.174 ns" { keyboard:u1|Equal3~0 keyboard:u1|data[7]~16 } "NODE_NAME" } } { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.660 ns) 4.774 ns keyboard:u1\|data\[5\] 6 REG LCFF_X36_Y19_N7 2 " "Info: 6: + IC(0.238 ns) + CELL(0.660 ns) = 4.774 ns; Loc. = LCFF_X36_Y19_N7; Fanout = 2; REG Node = 'keyboard:u1\|data\[5\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.898 ns" { keyboard:u1|data[7]~16 keyboard:u1|data[5] } "NODE_NAME" } } { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.199 ns ( 46.06 % ) " "Info: Total cell delay = 2.199 ns ( 46.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.575 ns ( 53.94 % ) " "Info: Total interconnect delay = 2.575 ns ( 53.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.774 ns" { keyboard:u1|master[7] keyboard:u1|Equal0~0 keyboard:u1|Equal0~1 keyboard:u1|Equal3~0 keyboard:u1|data[7]~16 keyboard:u1|data[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.774 ns" { keyboard:u1|master[7] {} keyboard:u1|Equal0~0 {} keyboard:u1|Equal0~1 {} keyboard:u1|Equal3~0 {} keyboard:u1|data[7]~16 {} keyboard:u1|data[5] {} } { 0.000ns 0.758ns 0.257ns 0.423ns 0.899ns 0.238ns } { 0.000ns 0.406ns 0.420ns 0.438ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.526 ns" { CLOCK_50 sysclk keyboard:u1|clk_in keyboard:u1|clk_in~clkctrl keyboard:u1|data[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.526 ns" { CLOCK_50 {} CLOCK_50~combout {} sysclk {} keyboard:u1|clk_in {} keyboard:u1|clk_in~clkctrl {} keyboard:u1|data[5] {} } { 0.000ns 0.000ns 1.949ns 0.696ns 0.762ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.530 ns" { CLOCK_50 sysclk keyboard:u1|clk_in keyboard:u1|clk_in~clkctrl keyboard:u1|master[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.530 ns" { CLOCK_50 {} CLOCK_50~combout {} sysclk {} keyboard:u1|clk_in {} keyboard:u1|clk_in~clkctrl {} keyboard:u1|master[7] {} } { 0.000ns 0.000ns 1.949ns 0.696ns 0.762ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.774 ns" { keyboard:u1|master[7] keyboard:u1|Equal0~0 keyboard:u1|Equal0~1 keyboard:u1|Equal3~0 keyboard:u1|data[7]~16 keyboard:u1|data[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.774 ns" { keyboard:u1|master[7] {} keyboard:u1|Equal0~0 {} keyboard:u1|Equal0~1 {} keyboard:u1|Equal3~0 {} keyboard:u1|data[7]~16 {} keyboard:u1|data[5] {} } { 0.000ns 0.758ns 0.257ns 0.423ns 0.899ns 0.238ns } { 0.000ns 0.406ns 0.420ns 0.438ns 0.275ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register music_paly:u5\|avconf:avc\|LUT_INDEX\[5\] register music_paly:u5\|avconf:avc\|mI2C_DATA\[22\] -1.144 ns " "Info: Minimum slack time is -1.144 ns for clock \"CLOCK_50\" between source register \"music_paly:u5\|avconf:avc\|LUT_INDEX\[5\]\" and destination register \"music_paly:u5\|avconf:avc\|mI2C_DATA\[22\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.046 ns + Shortest register register " "Info: + Shortest register to register delay is 1.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns music_paly:u5\|avconf:avc\|LUT_INDEX\[5\] 1 REG LCFF_X47_Y21_N19 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y21_N19; Fanout = 42; REG Node = 'music_paly:u5\|avconf:avc\|LUT_INDEX\[5\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music_paly:u5|avconf:avc|LUT_INDEX[5] } "NODE_NAME" } } { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.149 ns) 0.962 ns music_paly:u5\|avconf:avc\|LessThan2~1 2 COMB LCCOMB_X44_Y21_N22 1 " "Info: 2: + IC(0.813 ns) + CELL(0.149 ns) = 0.962 ns; Loc. = LCCOMB_X44_Y21_N22; Fanout = 1; COMB Node = 'music_paly:u5\|avconf:avc\|LessThan2~1'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.962 ns" { music_paly:u5|avconf:avc|LUT_INDEX[5] music_paly:u5|avconf:avc|LessThan2~1 } "NODE_NAME" } } { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.046 ns music_paly:u5\|avconf:avc\|mI2C_DATA\[22\] 3 REG LCFF_X44_Y21_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.046 ns; Loc. = LCFF_X44_Y21_N23; Fanout = 1; REG Node = 'music_paly:u5\|avconf:avc\|mI2C_DATA\[22\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { music_paly:u5|avconf:avc|LessThan2~1 music_paly:u5|avconf:avc|mI2C_DATA[22] } "NODE_NAME" } } { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 22.28 % ) " "Info: Total cell delay = 0.233 ns ( 22.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.813 ns ( 77.72 % ) " "Info: Total interconnect delay = 0.813 ns ( 77.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.046 ns" { music_paly:u5|avconf:avc|LUT_INDEX[5] music_paly:u5|avconf:avc|LessThan2~1 music_paly:u5|avconf:avc|mI2C_DATA[22] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "1.046 ns" { music_paly:u5|avconf:avc|LUT_INDEX[5] {} music_paly:u5|avconf:avc|LessThan2~1 {} music_paly:u5|avconf:avc|mI2C_DATA[22] {} } { 0.000ns 0.813ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.190 ns - Smallest register register " "Info: - Smallest register to register requirement is 2.190 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.174 ns + Smallest " "Info: + Smallest clock skew is 2.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.912 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.787 ns) 3.397 ns music_paly:u5\|avconf:avc\|mI2C_CTRL_CLK 2 REG LCFF_X46_Y19_N3 8 " "Info: 2: + IC(1.611 ns) + CELL(0.787 ns) = 3.397 ns; Loc. = LCFF_X46_Y19_N3; Fanout = 8; REG Node = 'music_paly:u5\|avconf:avc\|mI2C_CTRL_CLK'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.398 ns" { CLOCK_50 music_paly:u5|avconf:avc|mI2C_CTRL_CLK } "NODE_NAME" } } { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.968 ns) + CELL(0.000 ns) 5.365 ns music_paly:u5\|avconf:avc\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G6 51 " "Info: 3: + IC(1.968 ns) + CELL(0.000 ns) = 5.365 ns; Loc. = CLKCTRL_G6; Fanout = 51; COMB Node = 'music_paly:u5\|avconf:avc\|mI2C_CTRL_CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.968 ns" { music_paly:u5|avconf:avc|mI2C_CTRL_CLK music_paly:u5|avconf:avc|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 6.912 ns music_paly:u5\|avconf:avc\|mI2C_DATA\[22\] 4 REG LCFF_X44_Y21_N23 1 " "Info: 4: + IC(1.010 ns) + CELL(0.537 ns) = 6.912 ns; Loc. = LCFF_X44_Y21_N23; Fanout = 1; REG Node = 'music_paly:u5\|avconf:avc\|mI2C_DATA\[22\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.547 ns" { music_paly:u5|avconf:avc|mI2C_CTRL_CLK~clkctrl music_paly:u5|avconf:avc|mI2C_DATA[22] } "NODE_NAME" } } { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.61 % ) " "Info: Total cell delay = 2.323 ns ( 33.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.589 ns ( 66.39 % ) " "Info: Total interconnect delay = 4.589 ns ( 66.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.912 ns" { CLOCK_50 music_paly:u5|avconf:avc|mI2C_CTRL_CLK music_paly:u5|avconf:avc|mI2C_CTRL_CLK~clkctrl music_paly:u5|avconf:avc|mI2C_DATA[22] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.912 ns" { CLOCK_50 {} CLOCK_50~combout {} music_paly:u5|avconf:avc|mI2C_CTRL_CLK {} music_paly:u5|avconf:avc|mI2C_CTRL_CLK~clkctrl {} music_paly:u5|avconf:avc|mI2C_DATA[22] {} } { 0.000ns 0.000ns 1.611ns 1.968ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.738 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 4.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.787 ns) 3.397 ns music_paly:u5\|avconf:avc\|mI2C_CTRL_CLK 2 REG LCFF_X46_Y19_N3 8 " "Info: 2: + IC(1.611 ns) + CELL(0.787 ns) = 3.397 ns; Loc. = LCFF_X46_Y19_N3; Fanout = 8; REG Node = 'music_paly:u5\|avconf:avc\|mI2C_CTRL_CLK'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.398 ns" { CLOCK_50 music_paly:u5|avconf:avc|mI2C_CTRL_CLK } "NODE_NAME" } } { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.537 ns) 4.738 ns music_paly:u5\|avconf:avc\|LUT_INDEX\[5\] 3 REG LCFF_X47_Y21_N19 42 " "Info: 3: + IC(0.804 ns) + CELL(0.537 ns) = 4.738 ns; Loc. = LCFF_X47_Y21_N19; Fanout = 42; REG Node = 'music_paly:u5\|avconf:avc\|LUT_INDEX\[5\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.341 ns" { music_paly:u5|avconf:avc|mI2C_CTRL_CLK music_paly:u5|avconf:avc|LUT_INDEX[5] } "NODE_NAME" } } { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 49.03 % ) " "Info: Total cell delay = 2.323 ns ( 49.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.415 ns ( 50.97 % ) " "Info: Total interconnect delay = 2.415 ns ( 50.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.738 ns" { CLOCK_50 music_paly:u5|avconf:avc|mI2C_CTRL_CLK music_paly:u5|avconf:avc|LUT_INDEX[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.738 ns" { CLOCK_50 {} CLOCK_50~combout {} music_paly:u5|avconf:avc|mI2C_CTRL_CLK {} music_paly:u5|avconf:avc|LUT_INDEX[5] {} } { 0.000ns 0.000ns 1.611ns 0.804ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.912 ns" { CLOCK_50 music_paly:u5|avconf:avc|mI2C_CTRL_CLK music_paly:u5|avconf:avc|mI2C_CTRL_CLK~clkctrl music_paly:u5|avconf:avc|mI2C_DATA[22] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.912 ns" { CLOCK_50 {} CLOCK_50~combout {} music_paly:u5|avconf:avc|mI2C_CTRL_CLK {} music_paly:u5|avconf:avc|mI2C_CTRL_CLK~clkctrl {} music_paly:u5|avconf:avc|mI2C_DATA[22] {} } { 0.000ns 0.000ns 1.611ns 1.968ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.738 ns" { CLOCK_50 music_paly:u5|avconf:avc|mI2C_CTRL_CLK music_paly:u5|avconf:avc|LUT_INDEX[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.738 ns" { CLOCK_50 {} CLOCK_50~combout {} music_paly:u5|avconf:avc|mI2C_CTRL_CLK {} music_paly:u5|avconf:avc|LUT_INDEX[5] {} } { 0.000ns 0.000ns 1.611ns 0.804ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.912 ns" { CLOCK_50 music_paly:u5|avconf:avc|mI2C_CTRL_CLK music_paly:u5|avconf:avc|mI2C_CTRL_CLK~clkctrl music_paly:u5|avconf:avc|mI2C_DATA[22] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.912 ns" { CLOCK_50 {} CLOCK_50~combout {} music_paly:u5|avconf:avc|mI2C_CTRL_CLK {} music_paly:u5|avconf:avc|mI2C_CTRL_CLK~clkctrl {} music_paly:u5|avconf:avc|mI2C_DATA[22] {} } { 0.000ns 0.000ns 1.611ns 1.968ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.738 ns" { CLOCK_50 music_paly:u5|avconf:avc|mI2C_CTRL_CLK music_paly:u5|avconf:avc|LUT_INDEX[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.738 ns" { CLOCK_50 {} CLOCK_50~combout {} music_paly:u5|avconf:avc|mI2C_CTRL_CLK {} music_paly:u5|avconf:avc|LUT_INDEX[5] {} } { 0.000ns 0.000ns 1.611ns 0.804ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.046 ns" { music_paly:u5|avconf:avc|LUT_INDEX[5] music_paly:u5|avconf:avc|LessThan2~1 music_paly:u5|avconf:avc|mI2C_DATA[22] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "1.046 ns" { music_paly:u5|avconf:avc|LUT_INDEX[5] {} music_paly:u5|avconf:avc|LessThan2~1 {} music_paly:u5|avconf:avc|mI2C_DATA[22] {} } { 0.000ns 0.813ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.912 ns" { CLOCK_50 music_paly:u5|avconf:avc|mI2C_CTRL_CLK music_paly:u5|avconf:avc|mI2C_CTRL_CLK~clkctrl music_paly:u5|avconf:avc|mI2C_DATA[22] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.912 ns" { CLOCK_50 {} CLOCK_50~combout {} music_paly:u5|avconf:avc|mI2C_CTRL_CLK {} music_paly:u5|avconf:avc|mI2C_CTRL_CLK~clkctrl {} music_paly:u5|avconf:avc|mI2C_DATA[22] {} } { 0.000ns 0.000ns 1.611ns 1.968ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.738 ns" { CLOCK_50 music_paly:u5|avconf:avc|mI2C_CTRL_CLK music_paly:u5|avconf:avc|LUT_INDEX[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.738 ns" { CLOCK_50 {} CLOCK_50~combout {} music_paly:u5|avconf:avc|mI2C_CTRL_CLK {} music_paly:u5|avconf:avc|LUT_INDEX[5] {} } { 0.000ns 0.000ns 1.611ns 0.804ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "CLOCK_50 12 " "Warning: Can't achieve minimum setup and hold requirement CLOCK_50 along 12 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges\|cur_test_clk AUD_ADCLRCK CLOCK_50 5.168 ns register " "Info: tsu for register \"music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges\|cur_test_clk\" (data pin = \"AUD_ADCLRCK\", clock pin = \"CLOCK_50\") is 5.168 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.872 ns + Longest pin register " "Info: + Longest pin to register delay is 7.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUD_ADCLRCK 1 PIN PIN_C5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_C5; Fanout = 1; PIN Node = 'AUD_ADCLRCK'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_ADCLRCK~0 2 COMB IOC_X1_Y36_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X1_Y36_N3; Fanout = 1; COMB Node = 'AUD_ADCLRCK~0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.860 ns" { AUD_ADCLRCK AUD_ADCLRCK~0 } "NODE_NAME" } } { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.646 ns) + CELL(0.366 ns) 7.872 ns music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges\|cur_test_clk 3 REG LCFF_X51_Y22_N1 6 " "Info: 3: + IC(6.646 ns) + CELL(0.366 ns) = 7.872 ns; Loc. = LCFF_X51_Y22_N1; Fanout = 6; REG Node = 'music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges\|cur_test_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.012 ns" { AUD_ADCLRCK~0 music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk } "NODE_NAME" } } { "Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Altera_UP_Clock_Edge.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.226 ns ( 15.57 % ) " "Info: Total cell delay = 1.226 ns ( 15.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.646 ns ( 84.43 % ) " "Info: Total interconnect delay = 6.646 ns ( 84.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.872 ns" { AUD_ADCLRCK AUD_ADCLRCK~0 music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.872 ns" { AUD_ADCLRCK {} AUD_ADCLRCK~0 {} music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk {} } { 0.000ns 0.000ns 6.646ns } { 0.000ns 0.860ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Altera_UP_Clock_Edge.v" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.668 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 578 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 578; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges\|cur_test_clk 3 REG LCFF_X51_Y22_N1 6 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X51_Y22_N1; Fanout = 6; REG Node = 'music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges\|cur_test_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.551 ns" { CLOCK_50~clkctrl music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk } "NODE_NAME" } } { "Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Altera_UP_Clock_Edge.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.872 ns" { AUD_ADCLRCK AUD_ADCLRCK~0 music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.872 ns" { AUD_ADCLRCK {} AUD_ADCLRCK~0 {} music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk {} } { 0.000ns 0.000ns 6.646ns } { 0.000ns 0.860ns 0.366ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 I2C_SCLK music_paly:u5\|avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[1\] 15.857 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"I2C_SCLK\" through register \"music_paly:u5\|avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[1\]\" is 15.857 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.916 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.787 ns) 3.397 ns music_paly:u5\|avconf:avc\|mI2C_CTRL_CLK 2 REG LCFF_X46_Y19_N3 8 " "Info: 2: + IC(1.611 ns) + CELL(0.787 ns) = 3.397 ns; Loc. = LCFF_X46_Y19_N3; Fanout = 8; REG Node = 'music_paly:u5\|avconf:avc\|mI2C_CTRL_CLK'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.398 ns" { CLOCK_50 music_paly:u5|avconf:avc|mI2C_CTRL_CLK } "NODE_NAME" } } { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.968 ns) + CELL(0.000 ns) 5.365 ns music_paly:u5\|avconf:avc\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G6 51 " "Info: 3: + IC(1.968 ns) + CELL(0.000 ns) = 5.365 ns; Loc. = CLKCTRL_G6; Fanout = 51; COMB Node = 'music_paly:u5\|avconf:avc\|mI2C_CTRL_CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.968 ns" { music_paly:u5|avconf:avc|mI2C_CTRL_CLK music_paly:u5|avconf:avc|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 6.916 ns music_paly:u5\|avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[1\] 4 REG LCFF_X45_Y19_N11 17 " "Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 6.916 ns; Loc. = LCFF_X45_Y19_N11; Fanout = 17; REG Node = 'music_paly:u5\|avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[1\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.551 ns" { music_paly:u5|avconf:avc|mI2C_CTRL_CLK~clkctrl music_paly:u5|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] } "NODE_NAME" } } { "Audio_Controller/avconf/I2C_Controller.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/I2C_Controller.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.59 % ) " "Info: Total cell delay = 2.323 ns ( 33.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.593 ns ( 66.41 % ) " "Info: Total interconnect delay = 4.593 ns ( 66.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.916 ns" { CLOCK_50 music_paly:u5|avconf:avc|mI2C_CTRL_CLK music_paly:u5|avconf:avc|mI2C_CTRL_CLK~clkctrl music_paly:u5|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.916 ns" { CLOCK_50 {} CLOCK_50~combout {} music_paly:u5|avconf:avc|mI2C_CTRL_CLK {} music_paly:u5|avconf:avc|mI2C_CTRL_CLK~clkctrl {} music_paly:u5|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] {} } { 0.000ns 0.000ns 1.611ns 1.968ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Audio_Controller/avconf/I2C_Controller.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/I2C_Controller.v" 87 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.691 ns + Longest register pin " "Info: + Longest register to pin delay is 8.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns music_paly:u5\|avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[1\] 1 REG LCFF_X45_Y19_N11 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y19_N11; Fanout = 17; REG Node = 'music_paly:u5\|avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[1\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music_paly:u5|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] } "NODE_NAME" } } { "Audio_Controller/avconf/I2C_Controller.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/I2C_Controller.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.420 ns) 1.191 ns music_paly:u5\|avconf:avc\|I2C_Controller:u0\|I2C_SCLK~0 2 COMB LCCOMB_X46_Y19_N28 1 " "Info: 2: + IC(0.771 ns) + CELL(0.420 ns) = 1.191 ns; Loc. = LCCOMB_X46_Y19_N28; Fanout = 1; COMB Node = 'music_paly:u5\|avconf:avc\|I2C_Controller:u0\|I2C_SCLK~0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.191 ns" { music_paly:u5|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] music_paly:u5|avconf:avc|I2C_Controller:u0|I2C_SCLK~0 } "NODE_NAME" } } { "Audio_Controller/avconf/I2C_Controller.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 1.584 ns music_paly:u5\|avconf:avc\|I2C_Controller:u0\|I2C_SCLK~1 3 COMB LCCOMB_X46_Y19_N12 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 1.584 ns; Loc. = LCCOMB_X46_Y19_N12; Fanout = 1; COMB Node = 'music_paly:u5\|avconf:avc\|I2C_Controller:u0\|I2C_SCLK~1'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { music_paly:u5|avconf:avc|I2C_Controller:u0|I2C_SCLK~0 music_paly:u5|avconf:avc|I2C_Controller:u0|I2C_SCLK~1 } "NODE_NAME" } } { "Audio_Controller/avconf/I2C_Controller.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 2.282 ns music_paly:u5\|avconf:avc\|I2C_Controller:u0\|I2C_SCLK~2 4 COMB LCCOMB_X46_Y19_N20 1 " "Info: 4: + IC(0.260 ns) + CELL(0.438 ns) = 2.282 ns; Loc. = LCCOMB_X46_Y19_N20; Fanout = 1; COMB Node = 'music_paly:u5\|avconf:avc\|I2C_Controller:u0\|I2C_SCLK~2'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.698 ns" { music_paly:u5|avconf:avc|I2C_Controller:u0|I2C_SCLK~1 music_paly:u5|avconf:avc|I2C_Controller:u0|I2C_SCLK~2 } "NODE_NAME" } } { "Audio_Controller/avconf/I2C_Controller.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.601 ns) + CELL(2.808 ns) 8.691 ns I2C_SCLK 5 PIN PIN_A6 0 " "Info: 5: + IC(3.601 ns) + CELL(2.808 ns) = 8.691 ns; Loc. = PIN_A6; Fanout = 0; PIN Node = 'I2C_SCLK'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.409 ns" { music_paly:u5|avconf:avc|I2C_Controller:u0|I2C_SCLK~2 I2C_SCLK } "NODE_NAME" } } { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.816 ns ( 43.91 % ) " "Info: Total cell delay = 3.816 ns ( 43.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.875 ns ( 56.09 % ) " "Info: Total interconnect delay = 4.875 ns ( 56.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.691 ns" { music_paly:u5|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] music_paly:u5|avconf:avc|I2C_Controller:u0|I2C_SCLK~0 music_paly:u5|avconf:avc|I2C_Controller:u0|I2C_SCLK~1 music_paly:u5|avconf:avc|I2C_Controller:u0|I2C_SCLK~2 I2C_SCLK } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.691 ns" { music_paly:u5|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] {} music_paly:u5|avconf:avc|I2C_Controller:u0|I2C_SCLK~0 {} music_paly:u5|avconf:avc|I2C_Controller:u0|I2C_SCLK~1 {} music_paly:u5|avconf:avc|I2C_Controller:u0|I2C_SCLK~2 {} I2C_SCLK {} } { 0.000ns 0.771ns 0.243ns 0.260ns 3.601ns } { 0.000ns 0.420ns 0.150ns 0.438ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.916 ns" { CLOCK_50 music_paly:u5|avconf:avc|mI2C_CTRL_CLK music_paly:u5|avconf:avc|mI2C_CTRL_CLK~clkctrl music_paly:u5|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.916 ns" { CLOCK_50 {} CLOCK_50~combout {} music_paly:u5|avconf:avc|mI2C_CTRL_CLK {} music_paly:u5|avconf:avc|mI2C_CTRL_CLK~clkctrl {} music_paly:u5|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] {} } { 0.000ns 0.000ns 1.611ns 1.968ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.691 ns" { music_paly:u5|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] music_paly:u5|avconf:avc|I2C_Controller:u0|I2C_SCLK~0 music_paly:u5|avconf:avc|I2C_Controller:u0|I2C_SCLK~1 music_paly:u5|avconf:avc|I2C_Controller:u0|I2C_SCLK~2 I2C_SCLK } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.691 ns" { music_paly:u5|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] {} music_paly:u5|avconf:avc|I2C_Controller:u0|I2C_SCLK~0 {} music_paly:u5|avconf:avc|I2C_Controller:u0|I2C_SCLK~1 {} music_paly:u5|avconf:avc|I2C_Controller:u0|I2C_SCLK~2 {} I2C_SCLK {} } { 0.000ns 0.771ns 0.243ns 0.260ns 3.601ns } { 0.000ns 0.420ns 0.150ns 0.438ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "keyboard:u1\|master\[9\] PS2_DAT CLOCK_50 0.525 ns register " "Info: th for register \"keyboard:u1\|master\[9\]\" (data pin = \"PS2_DAT\", clock pin = \"CLOCK_50\") is 0.525 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.530 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 7.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.949 ns) + CELL(0.787 ns) 3.735 ns sysclk 2 REG LCFF_X27_Y34_N3 4 " "Info: 2: + IC(1.949 ns) + CELL(0.787 ns) = 3.735 ns; Loc. = LCFF_X27_Y34_N3; Fanout = 4; REG Node = 'sysclk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.736 ns" { CLOCK_50 sysclk } "NODE_NAME" } } { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.787 ns) 5.218 ns keyboard:u1\|clk_in 3 REG LCFF_X31_Y34_N17 1 " "Info: 3: + IC(0.696 ns) + CELL(0.787 ns) = 5.218 ns; Loc. = LCFF_X31_Y34_N17; Fanout = 1; REG Node = 'keyboard:u1\|clk_in'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.483 ns" { sysclk keyboard:u1|clk_in } "NODE_NAME" } } { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.000 ns) 5.980 ns keyboard:u1\|clk_in~clkctrl 4 COMB CLKCTRL_G10 31 " "Info: 4: + IC(0.762 ns) + CELL(0.000 ns) = 5.980 ns; Loc. = CLKCTRL_G10; Fanout = 31; COMB Node = 'keyboard:u1\|clk_in~clkctrl'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.762 ns" { keyboard:u1|clk_in keyboard:u1|clk_in~clkctrl } "NODE_NAME" } } { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 7.530 ns keyboard:u1\|master\[9\] 5 REG LCFF_X37_Y19_N23 2 " "Info: 5: + IC(1.013 ns) + CELL(0.537 ns) = 7.530 ns; Loc. = LCFF_X37_Y19_N23; Fanout = 2; REG Node = 'keyboard:u1\|master\[9\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.550 ns" { keyboard:u1|clk_in~clkctrl keyboard:u1|master[9] } "NODE_NAME" } } { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 41.30 % ) " "Info: Total cell delay = 3.110 ns ( 41.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.420 ns ( 58.70 % ) " "Info: Total interconnect delay = 4.420 ns ( 58.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.530 ns" { CLOCK_50 sysclk keyboard:u1|clk_in keyboard:u1|clk_in~clkctrl keyboard:u1|master[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.530 ns" { CLOCK_50 {} CLOCK_50~combout {} sysclk {} keyboard:u1|clk_in {} keyboard:u1|clk_in~clkctrl {} keyboard:u1|master[9] {} } { 0.000ns 0.000ns 1.949ns 0.696ns 0.762ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 54 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.271 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns PS2_DAT 1 PIN PIN_C24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C24; Fanout = 1; PIN Node = 'PS2_DAT'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.023 ns) + CELL(0.366 ns) 7.271 ns keyboard:u1\|master\[9\] 2 REG LCFF_X37_Y19_N23 2 " "Info: 2: + IC(6.023 ns) + CELL(0.366 ns) = 7.271 ns; Loc. = LCFF_X37_Y19_N23; Fanout = 2; REG Node = 'keyboard:u1\|master\[9\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.389 ns" { PS2_DAT keyboard:u1|master[9] } "NODE_NAME" } } { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.248 ns ( 17.16 % ) " "Info: Total cell delay = 1.248 ns ( 17.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.023 ns ( 82.84 % ) " "Info: Total interconnect delay = 6.023 ns ( 82.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.271 ns" { PS2_DAT keyboard:u1|master[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.271 ns" { PS2_DAT {} PS2_DAT~combout {} keyboard:u1|master[9] {} } { 0.000ns 0.000ns 6.023ns } { 0.000ns 0.882ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.530 ns" { CLOCK_50 sysclk keyboard:u1|clk_in keyboard:u1|clk_in~clkctrl keyboard:u1|master[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.530 ns" { CLOCK_50 {} CLOCK_50~combout {} sysclk {} keyboard:u1|clk_in {} keyboard:u1|clk_in~clkctrl {} keyboard:u1|master[9] {} } { 0.000ns 0.000ns 1.949ns 0.696ns 0.762ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.271 ns" { PS2_DAT keyboard:u1|master[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.271 ns" { PS2_DAT {} PS2_DAT~combout {} keyboard:u1|master[9] {} } { 0.000ns 0.000ns 6.023ns } { 0.000ns 0.882ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 21 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 22:43:01 2016 " "Info: Processing ended: Thu Nov 24 22:43:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
