<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1931" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1931{left:69px;bottom:68px;letter-spacing:0.12px;word-spacing:-0.09px;}
#t2_1931{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1931{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1931{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1931{left:70px;bottom:1083px;letter-spacing:0.19px;word-spacing:0.01px;}
#t6_1931{left:356px;bottom:930px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1931{left:559px;bottom:938px;}
#t8_1931{left:70px;bottom:842px;letter-spacing:0.13px;}
#t9_1931{left:70px;bottom:817px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_1931{left:70px;bottom:800px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#tb_1931{left:70px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_1931{left:70px;bottom:759px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#td_1931{left:70px;bottom:742px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_1931{left:70px;bottom:718px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#tf_1931{left:70px;bottom:701px;letter-spacing:-0.16px;word-spacing:-1.48px;}
#tg_1931{left:789px;bottom:708px;}
#th_1931{left:803px;bottom:701px;letter-spacing:-0.15px;word-spacing:-1.42px;}
#ti_1931{left:70px;bottom:684px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tj_1931{left:70px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_1931{left:70px;bottom:645px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_1931{left:70px;bottom:452px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#tm_1931{left:70px;bottom:435px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tn_1931{left:70px;bottom:411px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_1931{left:70px;bottom:394px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tp_1931{left:70px;bottom:377px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#tq_1931{left:70px;bottom:351px;}
#tr_1931{left:96px;bottom:354px;letter-spacing:-0.16px;word-spacing:-1.37px;}
#ts_1931{left:96px;bottom:338px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tt_1931{left:96px;bottom:321px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tu_1931{left:70px;bottom:294px;}
#tv_1931{left:96px;bottom:298px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#tw_1931{left:70px;bottom:271px;}
#tx_1931{left:96px;bottom:275px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ty_1931{left:96px;bottom:258px;letter-spacing:-0.14px;}
#tz_1931{left:70px;bottom:235px;letter-spacing:-0.15px;word-spacing:-1.32px;}
#t10_1931{left:70px;bottom:218px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t11_1931{left:70px;bottom:195px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t12_1931{left:70px;bottom:179px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t13_1931{left:70px;bottom:162px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_1931{left:75px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t15_1931{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#t16_1931{left:295px;bottom:1065px;letter-spacing:-0.11px;}
#t17_1931{left:295px;bottom:1050px;letter-spacing:-0.18px;}
#t18_1931{left:333px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t19_1931{left:333px;bottom:1050px;letter-spacing:-0.14px;}
#t1a_1931{left:333px;bottom:1034px;letter-spacing:-0.14px;}
#t1b_1931{left:406px;bottom:1065px;letter-spacing:-0.12px;}
#t1c_1931{left:406px;bottom:1050px;letter-spacing:-0.12px;}
#t1d_1931{left:406px;bottom:1034px;letter-spacing:-0.12px;}
#t1e_1931{left:477px;bottom:1065px;letter-spacing:-0.12px;}
#t1f_1931{left:75px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1g_1931{left:75px;bottom:990px;letter-spacing:-0.13px;}
#t1h_1931{left:295px;bottom:1011px;}
#t1i_1931{left:333px;bottom:1011px;letter-spacing:-0.18px;}
#t1j_1931{left:406px;bottom:1011px;letter-spacing:-0.15px;}
#t1k_1931{left:477px;bottom:1011px;letter-spacing:-0.12px;}
#t1l_1931{left:477px;bottom:995px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_1931{left:87px;bottom:909px;letter-spacing:-0.13px;}
#t1n_1931{left:172px;bottom:909px;letter-spacing:-0.14px;}
#t1o_1931{left:283px;bottom:909px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t1p_1931{left:435px;bottom:909px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1q_1931{left:587px;bottom:909px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1r_1931{left:743px;bottom:909px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1s_1931{left:101px;bottom:885px;}
#t1t_1931{left:178px;bottom:885px;letter-spacing:-0.12px;}
#t1u_1931{left:274px;bottom:885px;letter-spacing:-0.12px;}
#t1v_1931{left:456px;bottom:885px;letter-spacing:-0.13px;}
#t1w_1931{left:609px;bottom:885px;letter-spacing:-0.18px;}
#t1x_1931{left:764px;bottom:885px;letter-spacing:-0.13px;}
#t1y_1931{left:70px;bottom:116px;letter-spacing:-0.15px;}
#t1z_1931{left:92px;bottom:116px;letter-spacing:-0.16px;word-spacing:0.04px;}
#t20_1931{left:289px;bottom:603px;letter-spacing:0.12px;word-spacing:0.01px;}
#t21_1931{left:375px;bottom:603px;letter-spacing:0.13px;word-spacing:-0.05px;}
#t22_1931{left:78px;bottom:580px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t23_1931{left:181px;bottom:580px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t24_1931{left:290px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t25_1931{left:418px;bottom:580px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t26_1931{left:556px;bottom:580px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t27_1931{left:78px;bottom:556px;letter-spacing:-0.1px;}
#t28_1931{left:181px;bottom:556px;letter-spacing:-0.1px;}
#t29_1931{left:290px;bottom:556px;letter-spacing:-0.14px;}
#t2a_1931{left:418px;bottom:556px;letter-spacing:-0.12px;}
#t2b_1931{left:556px;bottom:556px;letter-spacing:-0.12px;word-spacing:-0.56px;}
#t2c_1931{left:556px;bottom:539px;letter-spacing:-0.12px;}
#t2d_1931{left:78px;bottom:515px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2e_1931{left:181px;bottom:515px;letter-spacing:-0.11px;}
#t2f_1931{left:290px;bottom:515px;letter-spacing:-0.11px;}
#t2g_1931{left:418px;bottom:515px;letter-spacing:-0.12px;}
#t2h_1931{left:556px;bottom:515px;letter-spacing:-0.12px;}
#t2i_1931{left:78px;bottom:490px;letter-spacing:-0.11px;}
#t2j_1931{left:181px;bottom:490px;letter-spacing:-0.13px;}
#t2k_1931{left:290px;bottom:490px;letter-spacing:-0.15px;}
#t2l_1931{left:418px;bottom:490px;letter-spacing:-0.13px;}
#t2m_1931{left:556px;bottom:490px;letter-spacing:-0.12px;}

.s1_1931{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1931{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1931{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1931{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1931{font-size:12px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_1931{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_1931{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_1931{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s9_1931{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_1931{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1931" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1931Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1931" style="-webkit-user-select: none;"><object width="935" height="1210" data="1931/1931.svg" type="image/svg+xml" id="pdf1931" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1931" class="t s1_1931">TPAUSE—Timed PAUSE </span>
<span id="t2_1931" class="t s2_1931">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1931" class="t s1_1931">Vol. 2B </span><span id="t4_1931" class="t s1_1931">4-711 </span>
<span id="t5_1931" class="t s3_1931">TPAUSE—Timed PAUSE </span>
<span id="t6_1931" class="t s4_1931">Instruction Operand Encoding </span>
<span id="t7_1931" class="t s5_1931">1 </span>
<span id="t8_1931" class="t s4_1931">Description </span>
<span id="t9_1931" class="t s6_1931">TPAUSE instructs the processor to enter an implementation-dependent optimized state. There are two such opti- </span>
<span id="ta_1931" class="t s6_1931">mized states to choose from: light-weight power/performance optimized state, and improved power/performance </span>
<span id="tb_1931" class="t s6_1931">optimized state. The selection between the two is governed by the explicit input register bit[0] source operand. </span>
<span id="tc_1931" class="t s6_1931">TPAUSE is available when CPUID.7.0:ECX.WAITPKG[bit 5] is enumerated as 1. TPAUSE may be executed at any </span>
<span id="td_1931" class="t s6_1931">privilege level. This instruction’s operation is the same in non-64-bit modes and in 64-bit mode. </span>
<span id="te_1931" class="t s6_1931">Unlike PAUSE, the TPAUSE instruction will not cause an abort when used inside a transactional region, described in </span>
<span id="tf_1931" class="t s6_1931">the chapter Chapter 16, “Programming with Intel® Transactional Synchronization Extensions,” of the Intel </span>
<span id="tg_1931" class="t s7_1931">® </span>
<span id="th_1931" class="t s6_1931">64 and </span>
<span id="ti_1931" class="t s6_1931">IA-32 Architectures Software Developer’s Manual, Volume 1. </span>
<span id="tj_1931" class="t s6_1931">The input register contains information such as the preferred optimized state the processor should enter as </span>
<span id="tk_1931" class="t s6_1931">described in the following table. Bits other than bit 0 are reserved and will result in #GP if non-zero. </span>
<span id="tl_1931" class="t s6_1931">The instruction execution wakes up when the time-stamp counter reaches or exceeds the implicit EDX:EAX 64-bit </span>
<span id="tm_1931" class="t s6_1931">input value. </span>
<span id="tn_1931" class="t s6_1931">Prior to executing the TPAUSE instruction, an operating system may specify the maximum delay it allows the </span>
<span id="to_1931" class="t s6_1931">processor to suspend its operation. It can do so by writing TSC-quanta value to the following 32-bit MSR </span>
<span id="tp_1931" class="t s6_1931">(IA32_UMWAIT_CONTROL at MSR index E1H): </span>
<span id="tq_1931" class="t s8_1931">• </span><span id="tr_1931" class="t s6_1931">IA32_UMWAIT_CONTROL[31:2] — Determines the maximum time in TSC-quanta that the processor can reside </span>
<span id="ts_1931" class="t s6_1931">in either C0.1 or C0.2. A zero value indicates no maximum time. The maximum time value is a 32-bit value </span>
<span id="tt_1931" class="t s6_1931">where the upper 30 bits come from this field and the lower two bits are zero. </span>
<span id="tu_1931" class="t s8_1931">• </span><span id="tv_1931" class="t s6_1931">IA32_UMWAIT_CONTROL[1] — Reserved. </span>
<span id="tw_1931" class="t s8_1931">• </span><span id="tx_1931" class="t s6_1931">IA32_UMWAIT_CONTROL[0] — C0.2 is not allowed by the OS. Value of “1” means all C0.2 requests revert to </span>
<span id="ty_1931" class="t s6_1931">C0.1. </span>
<span id="tz_1931" class="t s6_1931">If the processor that executed a TPAUSE instruction wakes due to the expiration of the operating system time-limit, </span>
<span id="t10_1931" class="t s6_1931">the instructions sets RFLAGS.CF; otherwise, that flag is cleared. </span>
<span id="t11_1931" class="t s6_1931">The following additional events cause the processor to exit the implementation-dependent optimized state: a store </span>
<span id="t12_1931" class="t s6_1931">to the read-set range within the transactional region, an NMI or SMI, a debug exception, a machine check excep- </span>
<span id="t13_1931" class="t s6_1931">tion, the BINIT# signal, the INIT# signal, and the RESET# signal. </span>
<span id="t14_1931" class="t s9_1931">Opcode / </span>
<span id="t15_1931" class="t s9_1931">Instruction </span>
<span id="t16_1931" class="t s9_1931">Op/ </span>
<span id="t17_1931" class="t s9_1931">En </span>
<span id="t18_1931" class="t s9_1931">64/32 bit </span>
<span id="t19_1931" class="t s9_1931">Mode </span>
<span id="t1a_1931" class="t s9_1931">Support </span>
<span id="t1b_1931" class="t s9_1931">CPUID </span>
<span id="t1c_1931" class="t s9_1931">Feature </span>
<span id="t1d_1931" class="t s9_1931">Flag </span>
<span id="t1e_1931" class="t s9_1931">Description </span>
<span id="t1f_1931" class="t sa_1931">66 0F AE /6 </span>
<span id="t1g_1931" class="t sa_1931">TPAUSE r32, &lt;edx&gt;, &lt;eax&gt; </span>
<span id="t1h_1931" class="t sa_1931">A </span><span id="t1i_1931" class="t sa_1931">V/V </span><span id="t1j_1931" class="t sa_1931">WAITPKG </span><span id="t1k_1931" class="t sa_1931">Directs the processor to enter an implementation-dependent </span>
<span id="t1l_1931" class="t sa_1931">optimized state until the TSC reaches the value in EDX:EAX. </span>
<span id="t1m_1931" class="t s9_1931">Op/En </span><span id="t1n_1931" class="t s9_1931">Tuple </span><span id="t1o_1931" class="t s9_1931">Operand 1 </span><span id="t1p_1931" class="t s9_1931">Operand 2 </span><span id="t1q_1931" class="t s9_1931">Operand 3 </span><span id="t1r_1931" class="t s9_1931">Operand 4 </span>
<span id="t1s_1931" class="t sa_1931">A </span><span id="t1t_1931" class="t sa_1931">N/A </span><span id="t1u_1931" class="t sa_1931">ModRM:r/m (r) </span><span id="t1v_1931" class="t sa_1931">N/A </span><span id="t1w_1931" class="t sa_1931">N/A </span><span id="t1x_1931" class="t sa_1931">N/A </span>
<span id="t1y_1931" class="t s6_1931">1. </span><span id="t1z_1931" class="t s6_1931">The Mod field of the ModR/M byte must have value 11B. </span>
<span id="t20_1931" class="t s4_1931">Table 4-20. </span><span id="t21_1931" class="t s4_1931">TPAUSE Input Register Bit Definitions </span>
<span id="t22_1931" class="t s9_1931">Bit Value </span><span id="t23_1931" class="t s9_1931">State Name </span><span id="t24_1931" class="t s9_1931">Wakeup Time </span><span id="t25_1931" class="t s9_1931">Power Savings </span><span id="t26_1931" class="t s9_1931">Other Benefits </span>
<span id="t27_1931" class="t sa_1931">bit[0] = 0 </span><span id="t28_1931" class="t sa_1931">C0.2 </span><span id="t29_1931" class="t sa_1931">Slower </span><span id="t2a_1931" class="t sa_1931">Larger </span><span id="t2b_1931" class="t sa_1931">Improves performance of the other SMT thread(s) </span>
<span id="t2c_1931" class="t sa_1931">on the same core. </span>
<span id="t2d_1931" class="t sa_1931">bit[0] = 1 </span><span id="t2e_1931" class="t sa_1931">C0.1 </span><span id="t2f_1931" class="t sa_1931">Faster </span><span id="t2g_1931" class="t sa_1931">Smaller </span><span id="t2h_1931" class="t sa_1931">N/A </span>
<span id="t2i_1931" class="t sa_1931">bits[31:1] </span><span id="t2j_1931" class="t sa_1931">N/A </span><span id="t2k_1931" class="t sa_1931">N/A </span><span id="t2l_1931" class="t sa_1931">N/A </span><span id="t2m_1931" class="t sa_1931">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
