// Seed: 3834708462
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_13 = 1;
  always id_13 = 1'h0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    input supply0 id_2
);
  assign id_1 = 1;
  assign id_1 = id_2;
  or primCall (id_1, id_2, id_4, id_6, id_5);
  wire id_4, id_5, id_6;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_5,
      id_5,
      id_4,
      id_6,
      id_6,
      id_4,
      id_4
  );
endmodule
