Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr 14 16:47:47 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_design_timing_summary_routed.rpt -pb top_level_design_timing_summary_routed.pb -rpx top_level_design_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_design
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.843        0.000                      0                   30        0.139        0.000                      0                   30        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
your_instance_name/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_25mhz_clk_wiz_0            {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
your_instance_name/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25mhz_clk_wiz_0                 36.843        0.000                      0                   30        0.139        0.000                      0                   30       19.500        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  your_instance_name/inst/clk_in1
  To Clock:  your_instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         your_instance_name/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { your_instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.843ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/v_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.704ns (24.951%)  route 2.118ns (75.049%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.843ns = ( 37.157 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -2.314    vga_ctrl_inst/CLK
    SLICE_X0Y142         FDRE                                         r  vga_ctrl_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  vga_ctrl_inst/h_count_reg[0]/Q
                         net (fo=6, routed)           0.818    -1.040    vga_ctrl_inst/h_count[0]
    SLICE_X0Y142         LUT5 (Prop_lut5_I2_O)        0.124    -0.916 f  vga_ctrl_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.610    -0.306    vga_ctrl_inst/h_count[9]_i_2_n_0
    SLICE_X1Y141         LUT6 (Prop_lut6_I5_O)        0.124    -0.182 r  vga_ctrl_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.689     0.508    vga_ctrl_inst/v_count_1
    SLICE_X3Y143         FDRE                                         r  vga_ctrl_inst/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    41.162    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    37.157    vga_ctrl_inst/CLK
    SLICE_X3Y143         FDRE                                         r  vga_ctrl_inst/v_count_reg[5]/C
                         clock pessimism              0.505    37.662    
                         clock uncertainty           -0.106    37.556    
    SLICE_X3Y143         FDRE (Setup_fdre_C_CE)      -0.205    37.351    vga_ctrl_inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.351    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                 36.843    

Slack (MET) :             36.843ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/v_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.704ns (24.951%)  route 2.118ns (75.049%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.843ns = ( 37.157 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -2.314    vga_ctrl_inst/CLK
    SLICE_X0Y142         FDRE                                         r  vga_ctrl_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  vga_ctrl_inst/h_count_reg[0]/Q
                         net (fo=6, routed)           0.818    -1.040    vga_ctrl_inst/h_count[0]
    SLICE_X0Y142         LUT5 (Prop_lut5_I2_O)        0.124    -0.916 f  vga_ctrl_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.610    -0.306    vga_ctrl_inst/h_count[9]_i_2_n_0
    SLICE_X1Y141         LUT6 (Prop_lut6_I5_O)        0.124    -0.182 r  vga_ctrl_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.689     0.508    vga_ctrl_inst/v_count_1
    SLICE_X3Y143         FDRE                                         r  vga_ctrl_inst/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    41.162    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    37.157    vga_ctrl_inst/CLK
    SLICE_X3Y143         FDRE                                         r  vga_ctrl_inst/v_count_reg[9]/C
                         clock pessimism              0.505    37.662    
                         clock uncertainty           -0.106    37.556    
    SLICE_X3Y143         FDRE (Setup_fdre_C_CE)      -0.205    37.351    vga_ctrl_inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         37.351    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                 36.843    

Slack (MET) :             36.851ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/v_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.704ns (25.185%)  route 2.091ns (74.815%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 37.155 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -2.314    vga_ctrl_inst/CLK
    SLICE_X0Y142         FDRE                                         r  vga_ctrl_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  vga_ctrl_inst/h_count_reg[0]/Q
                         net (fo=6, routed)           0.818    -1.040    vga_ctrl_inst/h_count[0]
    SLICE_X0Y142         LUT5 (Prop_lut5_I2_O)        0.124    -0.916 f  vga_ctrl_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.610    -0.306    vga_ctrl_inst/h_count[9]_i_2_n_0
    SLICE_X1Y141         LUT6 (Prop_lut6_I5_O)        0.124    -0.182 r  vga_ctrl_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.663     0.481    vga_ctrl_inst/v_count_1
    SLICE_X4Y144         FDRE                                         r  vga_ctrl_inst/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    41.162    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          1.587    37.155    vga_ctrl_inst/CLK
    SLICE_X4Y144         FDRE                                         r  vga_ctrl_inst/v_count_reg[4]/C
                         clock pessimism              0.489    37.644    
                         clock uncertainty           -0.106    37.538    
    SLICE_X4Y144         FDRE (Setup_fdre_C_CE)      -0.205    37.333    vga_ctrl_inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.333    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 36.851    

Slack (MET) :             36.908ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/v_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.704ns (25.534%)  route 2.053ns (74.466%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.843ns = ( 37.157 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -2.314    vga_ctrl_inst/CLK
    SLICE_X0Y142         FDRE                                         r  vga_ctrl_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  vga_ctrl_inst/h_count_reg[0]/Q
                         net (fo=6, routed)           0.818    -1.040    vga_ctrl_inst/h_count[0]
    SLICE_X0Y142         LUT5 (Prop_lut5_I2_O)        0.124    -0.916 f  vga_ctrl_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.610    -0.306    vga_ctrl_inst/h_count[9]_i_2_n_0
    SLICE_X1Y141         LUT6 (Prop_lut6_I5_O)        0.124    -0.182 r  vga_ctrl_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.625     0.443    vga_ctrl_inst/v_count_1
    SLICE_X3Y144         FDRE                                         r  vga_ctrl_inst/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    41.162    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    37.157    vga_ctrl_inst/CLK
    SLICE_X3Y144         FDRE                                         r  vga_ctrl_inst/v_count_reg[0]/C
                         clock pessimism              0.505    37.662    
                         clock uncertainty           -0.106    37.556    
    SLICE_X3Y144         FDRE (Setup_fdre_C_CE)      -0.205    37.351    vga_ctrl_inst/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.351    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                 36.908    

Slack (MET) :             36.908ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/v_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.704ns (25.534%)  route 2.053ns (74.466%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.843ns = ( 37.157 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -2.314    vga_ctrl_inst/CLK
    SLICE_X0Y142         FDRE                                         r  vga_ctrl_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  vga_ctrl_inst/h_count_reg[0]/Q
                         net (fo=6, routed)           0.818    -1.040    vga_ctrl_inst/h_count[0]
    SLICE_X0Y142         LUT5 (Prop_lut5_I2_O)        0.124    -0.916 f  vga_ctrl_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.610    -0.306    vga_ctrl_inst/h_count[9]_i_2_n_0
    SLICE_X1Y141         LUT6 (Prop_lut6_I5_O)        0.124    -0.182 r  vga_ctrl_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.625     0.443    vga_ctrl_inst/v_count_1
    SLICE_X3Y144         FDRE                                         r  vga_ctrl_inst/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    41.162    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    37.157    vga_ctrl_inst/CLK
    SLICE_X3Y144         FDRE                                         r  vga_ctrl_inst/v_count_reg[2]/C
                         clock pessimism              0.505    37.662    
                         clock uncertainty           -0.106    37.556    
    SLICE_X3Y144         FDRE (Setup_fdre_C_CE)      -0.205    37.351    vga_ctrl_inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.351    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                 36.908    

Slack (MET) :             36.908ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/v_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.704ns (25.534%)  route 2.053ns (74.466%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.843ns = ( 37.157 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -2.314    vga_ctrl_inst/CLK
    SLICE_X0Y142         FDRE                                         r  vga_ctrl_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  vga_ctrl_inst/h_count_reg[0]/Q
                         net (fo=6, routed)           0.818    -1.040    vga_ctrl_inst/h_count[0]
    SLICE_X0Y142         LUT5 (Prop_lut5_I2_O)        0.124    -0.916 f  vga_ctrl_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.610    -0.306    vga_ctrl_inst/h_count[9]_i_2_n_0
    SLICE_X1Y141         LUT6 (Prop_lut6_I5_O)        0.124    -0.182 r  vga_ctrl_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.625     0.443    vga_ctrl_inst/v_count_1
    SLICE_X3Y144         FDRE                                         r  vga_ctrl_inst/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    41.162    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    37.157    vga_ctrl_inst/CLK
    SLICE_X3Y144         FDRE                                         r  vga_ctrl_inst/v_count_reg[3]/C
                         clock pessimism              0.505    37.662    
                         clock uncertainty           -0.106    37.556    
    SLICE_X3Y144         FDRE (Setup_fdre_C_CE)      -0.205    37.351    vga_ctrl_inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.351    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                 36.908    

Slack (MET) :             37.068ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/v_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.704ns (26.745%)  route 1.928ns (73.255%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.843ns = ( 37.157 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -2.314    vga_ctrl_inst/CLK
    SLICE_X0Y142         FDRE                                         r  vga_ctrl_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  vga_ctrl_inst/h_count_reg[0]/Q
                         net (fo=6, routed)           0.818    -1.040    vga_ctrl_inst/h_count[0]
    SLICE_X0Y142         LUT5 (Prop_lut5_I2_O)        0.124    -0.916 f  vga_ctrl_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.610    -0.306    vga_ctrl_inst/h_count[9]_i_2_n_0
    SLICE_X1Y141         LUT6 (Prop_lut6_I5_O)        0.124    -0.182 r  vga_ctrl_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.500     0.318    vga_ctrl_inst/v_count_1
    SLICE_X2Y143         FDRE                                         r  vga_ctrl_inst/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    41.162    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    37.157    vga_ctrl_inst/CLK
    SLICE_X2Y143         FDRE                                         r  vga_ctrl_inst/v_count_reg[1]/C
                         clock pessimism              0.505    37.662    
                         clock uncertainty           -0.106    37.556    
    SLICE_X2Y143         FDRE (Setup_fdre_C_CE)      -0.169    37.387    vga_ctrl_inst/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.387    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                 37.068    

Slack (MET) :             37.068ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/v_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.704ns (26.745%)  route 1.928ns (73.255%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.843ns = ( 37.157 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -2.314    vga_ctrl_inst/CLK
    SLICE_X0Y142         FDRE                                         r  vga_ctrl_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  vga_ctrl_inst/h_count_reg[0]/Q
                         net (fo=6, routed)           0.818    -1.040    vga_ctrl_inst/h_count[0]
    SLICE_X0Y142         LUT5 (Prop_lut5_I2_O)        0.124    -0.916 f  vga_ctrl_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.610    -0.306    vga_ctrl_inst/h_count[9]_i_2_n_0
    SLICE_X1Y141         LUT6 (Prop_lut6_I5_O)        0.124    -0.182 r  vga_ctrl_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.500     0.318    vga_ctrl_inst/v_count_1
    SLICE_X2Y143         FDRE                                         r  vga_ctrl_inst/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    41.162    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    37.157    vga_ctrl_inst/CLK
    SLICE_X2Y143         FDRE                                         r  vga_ctrl_inst/v_count_reg[6]/C
                         clock pessimism              0.505    37.662    
                         clock uncertainty           -0.106    37.556    
    SLICE_X2Y143         FDRE (Setup_fdre_C_CE)      -0.169    37.387    vga_ctrl_inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.387    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                 37.068    

Slack (MET) :             37.068ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/v_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.704ns (26.745%)  route 1.928ns (73.255%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.843ns = ( 37.157 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -2.314    vga_ctrl_inst/CLK
    SLICE_X0Y142         FDRE                                         r  vga_ctrl_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  vga_ctrl_inst/h_count_reg[0]/Q
                         net (fo=6, routed)           0.818    -1.040    vga_ctrl_inst/h_count[0]
    SLICE_X0Y142         LUT5 (Prop_lut5_I2_O)        0.124    -0.916 f  vga_ctrl_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.610    -0.306    vga_ctrl_inst/h_count[9]_i_2_n_0
    SLICE_X1Y141         LUT6 (Prop_lut6_I5_O)        0.124    -0.182 r  vga_ctrl_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.500     0.318    vga_ctrl_inst/v_count_1
    SLICE_X2Y143         FDRE                                         r  vga_ctrl_inst/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    41.162    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    37.157    vga_ctrl_inst/CLK
    SLICE_X2Y143         FDRE                                         r  vga_ctrl_inst/v_count_reg[7]/C
                         clock pessimism              0.505    37.662    
                         clock uncertainty           -0.106    37.556    
    SLICE_X2Y143         FDRE (Setup_fdre_C_CE)      -0.169    37.387    vga_ctrl_inst/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.387    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                 37.068    

Slack (MET) :             37.068ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.704ns (26.745%)  route 1.928ns (73.255%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.843ns = ( 37.157 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -2.314    vga_ctrl_inst/CLK
    SLICE_X0Y142         FDRE                                         r  vga_ctrl_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  vga_ctrl_inst/h_count_reg[0]/Q
                         net (fo=6, routed)           0.818    -1.040    vga_ctrl_inst/h_count[0]
    SLICE_X0Y142         LUT5 (Prop_lut5_I2_O)        0.124    -0.916 f  vga_ctrl_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.610    -0.306    vga_ctrl_inst/h_count[9]_i_2_n_0
    SLICE_X1Y141         LUT6 (Prop_lut6_I5_O)        0.124    -0.182 r  vga_ctrl_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.500     0.318    vga_ctrl_inst/v_count_1
    SLICE_X2Y143         FDRE                                         r  vga_ctrl_inst/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    41.162    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    37.157    vga_ctrl_inst/CLK
    SLICE_X2Y143         FDRE                                         r  vga_ctrl_inst/v_count_reg[8]/C
                         clock pessimism              0.505    37.662    
                         clock uncertainty           -0.106    37.556    
    SLICE_X2Y143         FDRE (Setup_fdre_C_CE)      -0.169    37.387    vga_ctrl_inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.387    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                 37.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.816    vga_ctrl_inst/CLK
    SLICE_X3Y143         FDRE                                         r  vga_ctrl_inst/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  vga_ctrl_inst/v_count_reg[5]/Q
                         net (fo=8, routed)           0.087    -0.588    vga_ctrl_inst/v_count[5]
    SLICE_X2Y143         LUT6 (Prop_lut6_I3_O)        0.045    -0.543 r  vga_ctrl_inst/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.543    vga_ctrl_inst/v_count[8]_i_1_n_0
    SLICE_X2Y143         FDRE                                         r  vga_ctrl_inst/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -1.240    vga_ctrl_inst/CLK
    SLICE_X2Y143         FDRE                                         r  vga_ctrl_inst/v_count_reg[8]/C
                         clock pessimism              0.437    -0.803    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.121    -0.682    vga_ctrl_inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.495%)  route 0.143ns (43.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.817    vga_ctrl_inst/CLK
    SLICE_X0Y141         FDRE                                         r  vga_ctrl_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  vga_ctrl_inst/h_count_reg[6]/Q
                         net (fo=7, routed)           0.143    -0.533    vga_ctrl_inst/h_count[6]
    SLICE_X1Y141         LUT6 (Prop_lut6_I5_O)        0.045    -0.488 r  vga_ctrl_inst/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.488    vga_ctrl_inst/h_count_0[9]
    SLICE_X1Y141         FDRE                                         r  vga_ctrl_inst/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -1.241    vga_ctrl_inst/CLK
    SLICE_X1Y141         FDRE                                         r  vga_ctrl_inst/h_count_reg[9]/C
                         clock pessimism              0.437    -0.804    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.092    -0.712    vga_ctrl_inst/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.667%)  route 0.142ns (43.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.817    vga_ctrl_inst/CLK
    SLICE_X0Y141         FDRE                                         r  vga_ctrl_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  vga_ctrl_inst/h_count_reg[6]/Q
                         net (fo=7, routed)           0.142    -0.534    vga_ctrl_inst/h_count[6]
    SLICE_X1Y141         LUT6 (Prop_lut6_I3_O)        0.045    -0.489 r  vga_ctrl_inst/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.489    vga_ctrl_inst/h_count_0[8]
    SLICE_X1Y141         FDRE                                         r  vga_ctrl_inst/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -1.241    vga_ctrl_inst/CLK
    SLICE_X1Y141         FDRE                                         r  vga_ctrl_inst/h_count_reg[8]/C
                         clock pessimism              0.437    -0.804    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.091    -0.713    vga_ctrl_inst/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.189ns (50.108%)  route 0.188ns (49.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.816    vga_ctrl_inst/CLK
    SLICE_X3Y144         FDRE                                         r  vga_ctrl_inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  vga_ctrl_inst/v_count_reg[3]/Q
                         net (fo=8, routed)           0.188    -0.487    vga_ctrl_inst/v_count[3]
    SLICE_X4Y144         LUT5 (Prop_lut5_I1_O)        0.048    -0.439 r  vga_ctrl_inst/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.439    vga_ctrl_inst/v_count[4]_i_1_n_0
    SLICE_X4Y144         FDRE                                         r  vga_ctrl_inst/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          0.867    -1.243    vga_ctrl_inst/CLK
    SLICE_X4Y144         FDRE                                         r  vga_ctrl_inst/v_count_reg[4]/C
                         clock pessimism              0.463    -0.780    
    SLICE_X4Y144         FDRE (Hold_fdre_C_D)         0.105    -0.675    vga_ctrl_inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.557%)  route 0.155ns (45.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.817    vga_ctrl_inst/CLK
    SLICE_X1Y141         FDRE                                         r  vga_ctrl_inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.676 f  vga_ctrl_inst/h_count_reg[8]/Q
                         net (fo=5, routed)           0.155    -0.521    vga_ctrl_inst/h_count[8]
    SLICE_X1Y141         LUT6 (Prop_lut6_I1_O)        0.045    -0.476 r  vga_ctrl_inst/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.476    vga_ctrl_inst/h_count_0[5]
    SLICE_X1Y141         FDRE                                         r  vga_ctrl_inst/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -1.241    vga_ctrl_inst/CLK
    SLICE_X1Y141         FDRE                                         r  vga_ctrl_inst/h_count_reg[5]/C
                         clock pessimism              0.424    -0.817    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.092    -0.725    vga_ctrl_inst/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.468%)  route 0.183ns (49.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.816    vga_ctrl_inst/CLK
    SLICE_X3Y144         FDRE                                         r  vga_ctrl_inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  vga_ctrl_inst/v_count_reg[3]/Q
                         net (fo=8, routed)           0.183    -0.492    vga_ctrl_inst/v_count[3]
    SLICE_X3Y143         LUT6 (Prop_lut6_I3_O)        0.045    -0.447 r  vga_ctrl_inst/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.447    vga_ctrl_inst/v_count[5]_i_1_n_0
    SLICE_X3Y143         FDRE                                         r  vga_ctrl_inst/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -1.240    vga_ctrl_inst/CLK
    SLICE_X3Y143         FDRE                                         r  vga_ctrl_inst/v_count_reg[5]/C
                         clock pessimism              0.440    -0.800    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.092    -0.708    vga_ctrl_inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.816    vga_ctrl_inst/CLK
    SLICE_X3Y143         FDRE                                         r  vga_ctrl_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  vga_ctrl_inst/v_count_reg[9]/Q
                         net (fo=3, routed)           0.168    -0.506    vga_ctrl_inst/v_count[9]
    SLICE_X3Y143         LUT6 (Prop_lut6_I4_O)        0.045    -0.461 r  vga_ctrl_inst/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.461    vga_ctrl_inst/v_count[9]_i_2_n_0
    SLICE_X3Y143         FDRE                                         r  vga_ctrl_inst/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -1.240    vga_ctrl_inst/CLK
    SLICE_X3Y143         FDRE                                         r  vga_ctrl_inst/v_count_reg[9]/C
                         clock pessimism              0.424    -0.816    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.091    -0.725    vga_ctrl_inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/v_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.816    vga_ctrl_inst/CLK
    SLICE_X3Y144         FDRE                                         r  vga_ctrl_inst/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  vga_ctrl_inst/v_count_reg[0]/Q
                         net (fo=8, routed)           0.191    -0.483    vga_ctrl_inst/v_count[0]
    SLICE_X3Y144         LUT5 (Prop_lut5_I4_O)        0.042    -0.441 r  vga_ctrl_inst/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.441    vga_ctrl_inst/v_count[2]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  vga_ctrl_inst/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -1.240    vga_ctrl_inst/CLK
    SLICE_X3Y144         FDRE                                         r  vga_ctrl_inst/v_count_reg[2]/C
                         clock pessimism              0.424    -0.816    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.107    -0.709    vga_ctrl_inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.745%)  route 0.193ns (51.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.816    vga_ctrl_inst/CLK
    SLICE_X3Y144         FDRE                                         r  vga_ctrl_inst/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  vga_ctrl_inst/v_count_reg[0]/Q
                         net (fo=8, routed)           0.193    -0.481    vga_ctrl_inst/v_count[0]
    SLICE_X3Y144         LUT5 (Prop_lut5_I4_O)        0.043    -0.438 r  vga_ctrl_inst/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.438    vga_ctrl_inst/v_count[3]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  vga_ctrl_inst/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -1.240    vga_ctrl_inst/CLK
    SLICE_X3Y144         FDRE                                         r  vga_ctrl_inst/v_count_reg[3]/C
                         clock pessimism              0.424    -0.816    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.104    -0.712    vga_ctrl_inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/v_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.816    vga_ctrl_inst/CLK
    SLICE_X3Y144         FDRE                                         r  vga_ctrl_inst/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.675 f  vga_ctrl_inst/v_count_reg[0]/Q
                         net (fo=8, routed)           0.191    -0.483    vga_ctrl_inst/v_count[0]
    SLICE_X3Y144         LUT5 (Prop_lut5_I3_O)        0.045    -0.438 r  vga_ctrl_inst/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.438    vga_ctrl_inst/v_count[0]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  vga_ctrl_inst/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    your_instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    your_instance_name/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -1.240    vga_ctrl_inst/CLK
    SLICE_X3Y144         FDRE                                         r  vga_ctrl_inst/v_count_reg[0]/C
                         clock pessimism              0.424    -0.816    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.091    -0.725    vga_ctrl_inst/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   your_instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y142     vga_ctrl_inst/h_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y142     vga_ctrl_inst/h_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y142     vga_ctrl_inst/h_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y142     vga_ctrl_inst/h_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y142     vga_ctrl_inst/h_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y141     vga_ctrl_inst/h_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y141     vga_ctrl_inst/h_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y141     vga_ctrl_inst/h_count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y144     vga_ctrl_inst/v_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y142     vga_ctrl_inst/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y142     vga_ctrl_inst/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y142     vga_ctrl_inst/h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y142     vga_ctrl_inst/h_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y142     vga_ctrl_inst/h_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y142     vga_ctrl_inst/h_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y142     vga_ctrl_inst/h_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y142     vga_ctrl_inst/h_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y142     vga_ctrl_inst/h_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y144     vga_ctrl_inst/v_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y143     vga_ctrl_inst/v_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y144     vga_ctrl_inst/v_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y144     vga_ctrl_inst/v_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y143     vga_ctrl_inst/v_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y143     vga_ctrl_inst/v_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y143     vga_ctrl_inst/v_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y143     vga_ctrl_inst/v_count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y143     vga_ctrl_inst/v_count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y142     vga_ctrl_inst/h_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



