
LoRaRX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000757c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  0800774c  0800774c  0000874c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007924  08007924  00009068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007924  08007924  00008924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800792c  0800792c  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800792c  0800792c  0000892c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007930  08007930  00008930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08007934  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000538  20000068  0800799c  00009068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005a0  0800799c  000095a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012958  00000000  00000000  00009098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a4b  00000000  00000000  0001b9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001100  00000000  00000000  0001e440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d44  00000000  00000000  0001f540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025b88  00000000  00000000  00020284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000139a5  00000000  00000000  00045e0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd2ee  00000000  00000000  000597b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00136a9f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005190  00000000  00000000  00136ae4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  0013bc74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007734 	.word	0x08007734

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08007734 	.word	0x08007734

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_d2uiz>:
 8000b5c:	004a      	lsls	r2, r1, #1
 8000b5e:	d211      	bcs.n	8000b84 <__aeabi_d2uiz+0x28>
 8000b60:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b64:	d211      	bcs.n	8000b8a <__aeabi_d2uiz+0x2e>
 8000b66:	d50d      	bpl.n	8000b84 <__aeabi_d2uiz+0x28>
 8000b68:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b70:	d40e      	bmi.n	8000b90 <__aeabi_d2uiz+0x34>
 8000b72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	4770      	bx	lr
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8e:	d102      	bne.n	8000b96 <__aeabi_d2uiz+0x3a>
 8000b90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b94:	4770      	bx	lr
 8000b96:	f04f 0000 	mov.w	r0, #0
 8000b9a:	4770      	bx	lr

08000b9c <__aeabi_uldivmod>:
 8000b9c:	b953      	cbnz	r3, 8000bb4 <__aeabi_uldivmod+0x18>
 8000b9e:	b94a      	cbnz	r2, 8000bb4 <__aeabi_uldivmod+0x18>
 8000ba0:	2900      	cmp	r1, #0
 8000ba2:	bf08      	it	eq
 8000ba4:	2800      	cmpeq	r0, #0
 8000ba6:	bf1c      	itt	ne
 8000ba8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bac:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bb0:	f000 b988 	b.w	8000ec4 <__aeabi_idiv0>
 8000bb4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bbc:	f000 f806 	bl	8000bcc <__udivmoddi4>
 8000bc0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc8:	b004      	add	sp, #16
 8000bca:	4770      	bx	lr

08000bcc <__udivmoddi4>:
 8000bcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd0:	9d08      	ldr	r5, [sp, #32]
 8000bd2:	468e      	mov	lr, r1
 8000bd4:	4604      	mov	r4, r0
 8000bd6:	4688      	mov	r8, r1
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d14a      	bne.n	8000c72 <__udivmoddi4+0xa6>
 8000bdc:	428a      	cmp	r2, r1
 8000bde:	4617      	mov	r7, r2
 8000be0:	d962      	bls.n	8000ca8 <__udivmoddi4+0xdc>
 8000be2:	fab2 f682 	clz	r6, r2
 8000be6:	b14e      	cbz	r6, 8000bfc <__udivmoddi4+0x30>
 8000be8:	f1c6 0320 	rsb	r3, r6, #32
 8000bec:	fa01 f806 	lsl.w	r8, r1, r6
 8000bf0:	fa20 f303 	lsr.w	r3, r0, r3
 8000bf4:	40b7      	lsls	r7, r6
 8000bf6:	ea43 0808 	orr.w	r8, r3, r8
 8000bfa:	40b4      	lsls	r4, r6
 8000bfc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c00:	fa1f fc87 	uxth.w	ip, r7
 8000c04:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c08:	0c23      	lsrs	r3, r4, #16
 8000c0a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c12:	fb01 f20c 	mul.w	r2, r1, ip
 8000c16:	429a      	cmp	r2, r3
 8000c18:	d909      	bls.n	8000c2e <__udivmoddi4+0x62>
 8000c1a:	18fb      	adds	r3, r7, r3
 8000c1c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c20:	f080 80ea 	bcs.w	8000df8 <__udivmoddi4+0x22c>
 8000c24:	429a      	cmp	r2, r3
 8000c26:	f240 80e7 	bls.w	8000df8 <__udivmoddi4+0x22c>
 8000c2a:	3902      	subs	r1, #2
 8000c2c:	443b      	add	r3, r7
 8000c2e:	1a9a      	subs	r2, r3, r2
 8000c30:	b2a3      	uxth	r3, r4
 8000c32:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c36:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c3e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c42:	459c      	cmp	ip, r3
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0x8e>
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c4c:	f080 80d6 	bcs.w	8000dfc <__udivmoddi4+0x230>
 8000c50:	459c      	cmp	ip, r3
 8000c52:	f240 80d3 	bls.w	8000dfc <__udivmoddi4+0x230>
 8000c56:	443b      	add	r3, r7
 8000c58:	3802      	subs	r0, #2
 8000c5a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c5e:	eba3 030c 	sub.w	r3, r3, ip
 8000c62:	2100      	movs	r1, #0
 8000c64:	b11d      	cbz	r5, 8000c6e <__udivmoddi4+0xa2>
 8000c66:	40f3      	lsrs	r3, r6
 8000c68:	2200      	movs	r2, #0
 8000c6a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c72:	428b      	cmp	r3, r1
 8000c74:	d905      	bls.n	8000c82 <__udivmoddi4+0xb6>
 8000c76:	b10d      	cbz	r5, 8000c7c <__udivmoddi4+0xb0>
 8000c78:	e9c5 0100 	strd	r0, r1, [r5]
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	4608      	mov	r0, r1
 8000c80:	e7f5      	b.n	8000c6e <__udivmoddi4+0xa2>
 8000c82:	fab3 f183 	clz	r1, r3
 8000c86:	2900      	cmp	r1, #0
 8000c88:	d146      	bne.n	8000d18 <__udivmoddi4+0x14c>
 8000c8a:	4573      	cmp	r3, lr
 8000c8c:	d302      	bcc.n	8000c94 <__udivmoddi4+0xc8>
 8000c8e:	4282      	cmp	r2, r0
 8000c90:	f200 8105 	bhi.w	8000e9e <__udivmoddi4+0x2d2>
 8000c94:	1a84      	subs	r4, r0, r2
 8000c96:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c9a:	2001      	movs	r0, #1
 8000c9c:	4690      	mov	r8, r2
 8000c9e:	2d00      	cmp	r5, #0
 8000ca0:	d0e5      	beq.n	8000c6e <__udivmoddi4+0xa2>
 8000ca2:	e9c5 4800 	strd	r4, r8, [r5]
 8000ca6:	e7e2      	b.n	8000c6e <__udivmoddi4+0xa2>
 8000ca8:	2a00      	cmp	r2, #0
 8000caa:	f000 8090 	beq.w	8000dce <__udivmoddi4+0x202>
 8000cae:	fab2 f682 	clz	r6, r2
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	f040 80a4 	bne.w	8000e00 <__udivmoddi4+0x234>
 8000cb8:	1a8a      	subs	r2, r1, r2
 8000cba:	0c03      	lsrs	r3, r0, #16
 8000cbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cc0:	b280      	uxth	r0, r0
 8000cc2:	b2bc      	uxth	r4, r7
 8000cc4:	2101      	movs	r1, #1
 8000cc6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cca:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cd2:	fb04 f20c 	mul.w	r2, r4, ip
 8000cd6:	429a      	cmp	r2, r3
 8000cd8:	d907      	bls.n	8000cea <__udivmoddi4+0x11e>
 8000cda:	18fb      	adds	r3, r7, r3
 8000cdc:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000ce0:	d202      	bcs.n	8000ce8 <__udivmoddi4+0x11c>
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	f200 80e0 	bhi.w	8000ea8 <__udivmoddi4+0x2dc>
 8000ce8:	46c4      	mov	ip, r8
 8000cea:	1a9b      	subs	r3, r3, r2
 8000cec:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cf0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cf4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cf8:	fb02 f404 	mul.w	r4, r2, r4
 8000cfc:	429c      	cmp	r4, r3
 8000cfe:	d907      	bls.n	8000d10 <__udivmoddi4+0x144>
 8000d00:	18fb      	adds	r3, r7, r3
 8000d02:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d06:	d202      	bcs.n	8000d0e <__udivmoddi4+0x142>
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	f200 80ca 	bhi.w	8000ea2 <__udivmoddi4+0x2d6>
 8000d0e:	4602      	mov	r2, r0
 8000d10:	1b1b      	subs	r3, r3, r4
 8000d12:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d16:	e7a5      	b.n	8000c64 <__udivmoddi4+0x98>
 8000d18:	f1c1 0620 	rsb	r6, r1, #32
 8000d1c:	408b      	lsls	r3, r1
 8000d1e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d22:	431f      	orrs	r7, r3
 8000d24:	fa0e f401 	lsl.w	r4, lr, r1
 8000d28:	fa20 f306 	lsr.w	r3, r0, r6
 8000d2c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d30:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d34:	4323      	orrs	r3, r4
 8000d36:	fa00 f801 	lsl.w	r8, r0, r1
 8000d3a:	fa1f fc87 	uxth.w	ip, r7
 8000d3e:	fbbe f0f9 	udiv	r0, lr, r9
 8000d42:	0c1c      	lsrs	r4, r3, #16
 8000d44:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d48:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d4c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d50:	45a6      	cmp	lr, r4
 8000d52:	fa02 f201 	lsl.w	r2, r2, r1
 8000d56:	d909      	bls.n	8000d6c <__udivmoddi4+0x1a0>
 8000d58:	193c      	adds	r4, r7, r4
 8000d5a:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d5e:	f080 809c 	bcs.w	8000e9a <__udivmoddi4+0x2ce>
 8000d62:	45a6      	cmp	lr, r4
 8000d64:	f240 8099 	bls.w	8000e9a <__udivmoddi4+0x2ce>
 8000d68:	3802      	subs	r0, #2
 8000d6a:	443c      	add	r4, r7
 8000d6c:	eba4 040e 	sub.w	r4, r4, lr
 8000d70:	fa1f fe83 	uxth.w	lr, r3
 8000d74:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d78:	fb09 4413 	mls	r4, r9, r3, r4
 8000d7c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d80:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d84:	45a4      	cmp	ip, r4
 8000d86:	d908      	bls.n	8000d9a <__udivmoddi4+0x1ce>
 8000d88:	193c      	adds	r4, r7, r4
 8000d8a:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000d8e:	f080 8082 	bcs.w	8000e96 <__udivmoddi4+0x2ca>
 8000d92:	45a4      	cmp	ip, r4
 8000d94:	d97f      	bls.n	8000e96 <__udivmoddi4+0x2ca>
 8000d96:	3b02      	subs	r3, #2
 8000d98:	443c      	add	r4, r7
 8000d9a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d9e:	eba4 040c 	sub.w	r4, r4, ip
 8000da2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000da6:	4564      	cmp	r4, ip
 8000da8:	4673      	mov	r3, lr
 8000daa:	46e1      	mov	r9, ip
 8000dac:	d362      	bcc.n	8000e74 <__udivmoddi4+0x2a8>
 8000dae:	d05f      	beq.n	8000e70 <__udivmoddi4+0x2a4>
 8000db0:	b15d      	cbz	r5, 8000dca <__udivmoddi4+0x1fe>
 8000db2:	ebb8 0203 	subs.w	r2, r8, r3
 8000db6:	eb64 0409 	sbc.w	r4, r4, r9
 8000dba:	fa04 f606 	lsl.w	r6, r4, r6
 8000dbe:	fa22 f301 	lsr.w	r3, r2, r1
 8000dc2:	431e      	orrs	r6, r3
 8000dc4:	40cc      	lsrs	r4, r1
 8000dc6:	e9c5 6400 	strd	r6, r4, [r5]
 8000dca:	2100      	movs	r1, #0
 8000dcc:	e74f      	b.n	8000c6e <__udivmoddi4+0xa2>
 8000dce:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dd2:	0c01      	lsrs	r1, r0, #16
 8000dd4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000dd8:	b280      	uxth	r0, r0
 8000dda:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dde:	463b      	mov	r3, r7
 8000de0:	4638      	mov	r0, r7
 8000de2:	463c      	mov	r4, r7
 8000de4:	46b8      	mov	r8, r7
 8000de6:	46be      	mov	lr, r7
 8000de8:	2620      	movs	r6, #32
 8000dea:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dee:	eba2 0208 	sub.w	r2, r2, r8
 8000df2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000df6:	e766      	b.n	8000cc6 <__udivmoddi4+0xfa>
 8000df8:	4601      	mov	r1, r0
 8000dfa:	e718      	b.n	8000c2e <__udivmoddi4+0x62>
 8000dfc:	4610      	mov	r0, r2
 8000dfe:	e72c      	b.n	8000c5a <__udivmoddi4+0x8e>
 8000e00:	f1c6 0220 	rsb	r2, r6, #32
 8000e04:	fa2e f302 	lsr.w	r3, lr, r2
 8000e08:	40b7      	lsls	r7, r6
 8000e0a:	40b1      	lsls	r1, r6
 8000e0c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e10:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e14:	430a      	orrs	r2, r1
 8000e16:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e20:	0c11      	lsrs	r1, r2, #16
 8000e22:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e26:	fb08 f904 	mul.w	r9, r8, r4
 8000e2a:	40b0      	lsls	r0, r6
 8000e2c:	4589      	cmp	r9, r1
 8000e2e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e32:	b280      	uxth	r0, r0
 8000e34:	d93e      	bls.n	8000eb4 <__udivmoddi4+0x2e8>
 8000e36:	1879      	adds	r1, r7, r1
 8000e38:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e3c:	d201      	bcs.n	8000e42 <__udivmoddi4+0x276>
 8000e3e:	4589      	cmp	r9, r1
 8000e40:	d81f      	bhi.n	8000e82 <__udivmoddi4+0x2b6>
 8000e42:	eba1 0109 	sub.w	r1, r1, r9
 8000e46:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e4a:	fb09 f804 	mul.w	r8, r9, r4
 8000e4e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e52:	b292      	uxth	r2, r2
 8000e54:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e58:	4542      	cmp	r2, r8
 8000e5a:	d229      	bcs.n	8000eb0 <__udivmoddi4+0x2e4>
 8000e5c:	18ba      	adds	r2, r7, r2
 8000e5e:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e62:	d2c4      	bcs.n	8000dee <__udivmoddi4+0x222>
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d2c2      	bcs.n	8000dee <__udivmoddi4+0x222>
 8000e68:	f1a9 0102 	sub.w	r1, r9, #2
 8000e6c:	443a      	add	r2, r7
 8000e6e:	e7be      	b.n	8000dee <__udivmoddi4+0x222>
 8000e70:	45f0      	cmp	r8, lr
 8000e72:	d29d      	bcs.n	8000db0 <__udivmoddi4+0x1e4>
 8000e74:	ebbe 0302 	subs.w	r3, lr, r2
 8000e78:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e7c:	3801      	subs	r0, #1
 8000e7e:	46e1      	mov	r9, ip
 8000e80:	e796      	b.n	8000db0 <__udivmoddi4+0x1e4>
 8000e82:	eba7 0909 	sub.w	r9, r7, r9
 8000e86:	4449      	add	r1, r9
 8000e88:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e8c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e90:	fb09 f804 	mul.w	r8, r9, r4
 8000e94:	e7db      	b.n	8000e4e <__udivmoddi4+0x282>
 8000e96:	4673      	mov	r3, lr
 8000e98:	e77f      	b.n	8000d9a <__udivmoddi4+0x1ce>
 8000e9a:	4650      	mov	r0, sl
 8000e9c:	e766      	b.n	8000d6c <__udivmoddi4+0x1a0>
 8000e9e:	4608      	mov	r0, r1
 8000ea0:	e6fd      	b.n	8000c9e <__udivmoddi4+0xd2>
 8000ea2:	443b      	add	r3, r7
 8000ea4:	3a02      	subs	r2, #2
 8000ea6:	e733      	b.n	8000d10 <__udivmoddi4+0x144>
 8000ea8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eac:	443b      	add	r3, r7
 8000eae:	e71c      	b.n	8000cea <__udivmoddi4+0x11e>
 8000eb0:	4649      	mov	r1, r9
 8000eb2:	e79c      	b.n	8000dee <__udivmoddi4+0x222>
 8000eb4:	eba1 0109 	sub.w	r1, r1, r9
 8000eb8:	46c4      	mov	ip, r8
 8000eba:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ebe:	fb09 f804 	mul.w	r8, r9, r4
 8000ec2:	e7c4      	b.n	8000e4e <__udivmoddi4+0x282>

08000ec4 <__aeabi_idiv0>:
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop

08000ec8 <SX1272Init>:
/*
 * Radio driver functions implementation
 */

void SX1272Init( RadioEvents_t *events )
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
    uint8_t i;

    RadioEvents = events;
 8000ed0:	4a22      	ldr	r2, [pc, #136]	@ (8000f5c <SX1272Init+0x94>)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6013      	str	r3, [r2, #0]

    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, SX1272OnTimeoutIrq );
 8000ed6:	4922      	ldr	r1, [pc, #136]	@ (8000f60 <SX1272Init+0x98>)
 8000ed8:	4822      	ldr	r0, [pc, #136]	@ (8000f64 <SX1272Init+0x9c>)
 8000eda:	f001 fe03 	bl	8002ae4 <TimerInit>
    TimerInit( &RxTimeoutTimer, SX1272OnTimeoutIrq );
 8000ede:	4920      	ldr	r1, [pc, #128]	@ (8000f60 <SX1272Init+0x98>)
 8000ee0:	4821      	ldr	r0, [pc, #132]	@ (8000f68 <SX1272Init+0xa0>)
 8000ee2:	f001 fdff 	bl	8002ae4 <TimerInit>
    TimerInit( &RxTimeoutSyncWord, SX1272OnTimeoutIrq );
 8000ee6:	491e      	ldr	r1, [pc, #120]	@ (8000f60 <SX1272Init+0x98>)
 8000ee8:	4820      	ldr	r0, [pc, #128]	@ (8000f6c <SX1272Init+0xa4>)
 8000eea:	f001 fdfb 	bl	8002ae4 <TimerInit>

    SX1272Reset( );
 8000eee:	f001 fc05 	bl	80026fc <SX1272Reset>

    SX1272SetOpMode( RF_OPMODE_SLEEP );
 8000ef2:	2000      	movs	r0, #0
 8000ef4:	f001 f8c1 	bl	800207a <SX1272SetOpMode>

    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8000ef8:	2300      	movs	r3, #0
 8000efa:	73fb      	strb	r3, [r7, #15]
 8000efc:	e020      	b.n	8000f40 <SX1272Init+0x78>
    {
        SX1272SetModem( RadioRegsInit[i].Modem );
 8000efe:	7bfa      	ldrb	r2, [r7, #15]
 8000f00:	491b      	ldr	r1, [pc, #108]	@ (8000f70 <SX1272Init+0xa8>)
 8000f02:	4613      	mov	r3, r2
 8000f04:	005b      	lsls	r3, r3, #1
 8000f06:	4413      	add	r3, r2
 8000f08:	440b      	add	r3, r1
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f001 f8dd 	bl	80020cc <SX1272SetModem>
        SX1272Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8000f12:	7bfa      	ldrb	r2, [r7, #15]
 8000f14:	4916      	ldr	r1, [pc, #88]	@ (8000f70 <SX1272Init+0xa8>)
 8000f16:	4613      	mov	r3, r2
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	4413      	add	r3, r2
 8000f1c:	440b      	add	r3, r1
 8000f1e:	3301      	adds	r3, #1
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	4618      	mov	r0, r3
 8000f24:	7bfa      	ldrb	r2, [r7, #15]
 8000f26:	4912      	ldr	r1, [pc, #72]	@ (8000f70 <SX1272Init+0xa8>)
 8000f28:	4613      	mov	r3, r2
 8000f2a:	005b      	lsls	r3, r3, #1
 8000f2c:	4413      	add	r3, r2
 8000f2e:	440b      	add	r3, r1
 8000f30:	3302      	adds	r3, #2
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	4619      	mov	r1, r3
 8000f36:	f001 f91d 	bl	8002174 <SX1272Write>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8000f3a:	7bfb      	ldrb	r3, [r7, #15]
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	73fb      	strb	r3, [r7, #15]
 8000f40:	7bfb      	ldrb	r3, [r7, #15]
 8000f42:	2b10      	cmp	r3, #16
 8000f44:	d9db      	bls.n	8000efe <SX1272Init+0x36>
    }

    SX1272SetModem( MODEM_FSK );
 8000f46:	2000      	movs	r0, #0
 8000f48:	f001 f8c0 	bl	80020cc <SX1272SetModem>

    SX1272.Settings.State = RF_IDLE;
 8000f4c:	4b09      	ldr	r3, [pc, #36]	@ (8000f74 <SX1272Init+0xac>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	701a      	strb	r2, [r3, #0]
}
 8000f52:	bf00      	nop
 8000f54:	3710      	adds	r7, #16
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20000084 	.word	0x20000084
 8000f60:	08002361 	.word	0x08002361
 8000f64:	200001ec 	.word	0x200001ec
 8000f68:	20000204 	.word	0x20000204
 8000f6c:	2000021c 	.word	0x2000021c
 8000f70:	08007788 	.word	0x08007788
 8000f74:	20000188 	.word	0x20000188

08000f78 <SX1272GetStatus>:

RadioState_t SX1272GetStatus( void )
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
    return SX1272.Settings.State;
 8000f7c:	4b03      	ldr	r3, [pc, #12]	@ (8000f8c <SX1272GetStatus+0x14>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	20000188 	.word	0x20000188

08000f90 <SX1272SetChannel>:

void SX1272SetChannel( uint32_t freq )
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
    SX1272.Settings.Channel = freq;
 8000f98:	4a17      	ldr	r2, [pc, #92]	@ (8000ff8 <SX1272SetChannel+0x68>)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6053      	str	r3, [r2, #4]
    freq = ( uint32_t )( ( double )freq / ( double )FREQ_STEP );
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	f7ff fac8 	bl	8000534 <__aeabi_ui2d>
 8000fa4:	a312      	add	r3, pc, #72	@ (adr r3, 8000ff0 <SX1272SetChannel+0x60>)
 8000fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000faa:	f7ff fc67 	bl	800087c <__aeabi_ddiv>
 8000fae:	4602      	mov	r2, r0
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	4610      	mov	r0, r2
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	f7ff fdd1 	bl	8000b5c <__aeabi_d2uiz>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	607b      	str	r3, [r7, #4]
    SX1272Write( REG_FRFMSB, ( uint8_t )( ( freq >> 16 ) & 0xFF ) );
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	0c1b      	lsrs	r3, r3, #16
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	2006      	movs	r0, #6
 8000fc8:	f001 f8d4 	bl	8002174 <SX1272Write>
    SX1272Write( REG_FRFMID, ( uint8_t )( ( freq >> 8 ) & 0xFF ) );
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	0a1b      	lsrs	r3, r3, #8
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	2007      	movs	r0, #7
 8000fd6:	f001 f8cd 	bl	8002174 <SX1272Write>
    SX1272Write( REG_FRFLSB, ( uint8_t )( freq & 0xFF ) );
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	4619      	mov	r1, r3
 8000fe0:	2008      	movs	r0, #8
 8000fe2:	f001 f8c7 	bl	8002174 <SX1272Write>
}
 8000fe6:	bf00      	nop
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	00000000 	.word	0x00000000
 8000ff4:	404e8480 	.word	0x404e8480
 8000ff8:	20000188 	.word	0x20000188

08000ffc <SX1272Random>:
    SX1272SetSleep( );
    return status;
}

uint32_t SX1272Random( void )
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
    uint8_t i;
    uint32_t rnd = 0;
 8001002:	2300      	movs	r3, #0
 8001004:	603b      	str	r3, [r7, #0]

    /*
     * Radio setup for random number generation
     */
    // Set LoRa modem ON
    SX1272SetModem( MODEM_LORA );
 8001006:	2001      	movs	r0, #1
 8001008:	f001 f860 	bl	80020cc <SX1272SetModem>

    // Disable LoRa modem interrupts
    SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 800100c:	21ff      	movs	r1, #255	@ 0xff
 800100e:	2011      	movs	r0, #17
 8001010:	f001 f8b0 	bl	8002174 <SX1272Write>
                  RFLR_IRQFLAGS_CADDONE |
                  RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                  RFLR_IRQFLAGS_CADDETECTED );

    // Set radio in continuous reception
    SX1272SetOpMode( RF_OPMODE_RECEIVER );
 8001014:	2005      	movs	r0, #5
 8001016:	f001 f830 	bl	800207a <SX1272SetOpMode>

    for( i = 0; i < 32; i++ )
 800101a:	2300      	movs	r3, #0
 800101c:	71fb      	strb	r3, [r7, #7]
 800101e:	e011      	b.n	8001044 <SX1272Random+0x48>
    {
        HAL_Delay( 1 );
 8001020:	2001      	movs	r0, #1
 8001022:	f002 fb47 	bl	80036b4 <HAL_Delay>
        // Unfiltered RSSI value reading. Only takes the LSB value
        rnd |= ( ( uint32_t )SX1272Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 8001026:	202c      	movs	r0, #44	@ 0x2c
 8001028:	f001 f8b6 	bl	8002198 <SX1272Read>
 800102c:	4603      	mov	r3, r0
 800102e:	f003 0201 	and.w	r2, r3, #1
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	683a      	ldr	r2, [r7, #0]
 800103a:	4313      	orrs	r3, r2
 800103c:	603b      	str	r3, [r7, #0]
    for( i = 0; i < 32; i++ )
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	3301      	adds	r3, #1
 8001042:	71fb      	strb	r3, [r7, #7]
 8001044:	79fb      	ldrb	r3, [r7, #7]
 8001046:	2b1f      	cmp	r3, #31
 8001048:	d9ea      	bls.n	8001020 <SX1272Random+0x24>
    }

    SX1272SetSleep( );
 800104a:	f000 fe0d 	bl	8001c68 <SX1272SetSleep>

    return rnd;
 800104e:	683b      	ldr	r3, [r7, #0]
}
 8001050:	4618      	mov	r0, r3
 8001052:	3708      	adds	r7, #8
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}

08001058 <GetFskBandwidthRegValue>:
 *
 * \param [IN] bandwidth Bandwidth value in Hz
 * \retval regValue Bandwidth register value.
 */
static uint8_t GetFskBandwidthRegValue( uint32_t bandwidth )
{
 8001058:	b480      	push	{r7}
 800105a:	b085      	sub	sp, #20
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8001060:	2300      	movs	r3, #0
 8001062:	73fb      	strb	r3, [r7, #15]
 8001064:	e017      	b.n	8001096 <GetFskBandwidthRegValue+0x3e>
    {
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 8001066:	7bfb      	ldrb	r3, [r7, #15]
 8001068:	4a10      	ldr	r2, [pc, #64]	@ (80010ac <GetFskBandwidthRegValue+0x54>)
 800106a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800106e:	687a      	ldr	r2, [r7, #4]
 8001070:	429a      	cmp	r2, r3
 8001072:	d30d      	bcc.n	8001090 <GetFskBandwidthRegValue+0x38>
 8001074:	7bfb      	ldrb	r3, [r7, #15]
 8001076:	3301      	adds	r3, #1
 8001078:	4a0c      	ldr	r2, [pc, #48]	@ (80010ac <GetFskBandwidthRegValue+0x54>)
 800107a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800107e:	687a      	ldr	r2, [r7, #4]
 8001080:	429a      	cmp	r2, r3
 8001082:	d205      	bcs.n	8001090 <GetFskBandwidthRegValue+0x38>
        {
            return FskBandwidths[i].RegValue;
 8001084:	7bfb      	ldrb	r3, [r7, #15]
 8001086:	4a09      	ldr	r2, [pc, #36]	@ (80010ac <GetFskBandwidthRegValue+0x54>)
 8001088:	00db      	lsls	r3, r3, #3
 800108a:	4413      	add	r3, r2
 800108c:	791b      	ldrb	r3, [r3, #4]
 800108e:	e007      	b.n	80010a0 <GetFskBandwidthRegValue+0x48>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8001090:	7bfb      	ldrb	r3, [r7, #15]
 8001092:	3301      	adds	r3, #1
 8001094:	73fb      	strb	r3, [r7, #15]
 8001096:	7bfb      	ldrb	r3, [r7, #15]
 8001098:	2b14      	cmp	r3, #20
 800109a:	d9e4      	bls.n	8001066 <GetFskBandwidthRegValue+0xe>
        }
    }
    // ERROR: Value not found
    while( 1 );
 800109c:	bf00      	nop
 800109e:	e7fd      	b.n	800109c <GetFskBandwidthRegValue+0x44>
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3714      	adds	r7, #20
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr
 80010ac:	080077bc 	.word	0x080077bc

080010b0 <SX1272SetRxConfig>:
                         uint32_t bandwidthAfc, uint16_t preambleLen,
                         uint16_t symbTimeout, bool fixLen,
                         uint8_t payloadLen,
                         bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                         bool iqInverted, bool rxContinuous )
{
 80010b0:	b5b0      	push	{r4, r5, r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	60b9      	str	r1, [r7, #8]
 80010b8:	607a      	str	r2, [r7, #4]
 80010ba:	461a      	mov	r2, r3
 80010bc:	4603      	mov	r3, r0
 80010be:	73fb      	strb	r3, [r7, #15]
 80010c0:	4613      	mov	r3, r2
 80010c2:	73bb      	strb	r3, [r7, #14]
    SX1272SetModem( modem );
 80010c4:	7bfb      	ldrb	r3, [r7, #15]
 80010c6:	4618      	mov	r0, r3
 80010c8:	f001 f800 	bl	80020cc <SX1272SetModem>

    switch( modem )
 80010cc:	7bfb      	ldrb	r3, [r7, #15]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d003      	beq.n	80010da <SX1272SetRxConfig+0x2a>
 80010d2:	2b01      	cmp	r3, #1
 80010d4:	f000 80cb 	beq.w	800126e <SX1272SetRxConfig+0x1be>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
    }
}
 80010d8:	e1c7      	b.n	800146a <SX1272SetRxConfig+0x3ba>
            SX1272.Settings.Fsk.Bandwidth = bandwidth;
 80010da:	4a8f      	ldr	r2, [pc, #572]	@ (8001318 <SX1272SetRxConfig+0x268>)
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	6113      	str	r3, [r2, #16]
            SX1272.Settings.Fsk.Datarate = datarate;
 80010e0:	4a8d      	ldr	r2, [pc, #564]	@ (8001318 <SX1272SetRxConfig+0x268>)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6193      	str	r3, [r2, #24]
            SX1272.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 80010e6:	4a8c      	ldr	r2, [pc, #560]	@ (8001318 <SX1272SetRxConfig+0x268>)
 80010e8:	6a3b      	ldr	r3, [r7, #32]
 80010ea:	6153      	str	r3, [r2, #20]
            SX1272.Settings.Fsk.FixLen = fixLen;
 80010ec:	4a8a      	ldr	r2, [pc, #552]	@ (8001318 <SX1272SetRxConfig+0x268>)
 80010ee:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80010f2:	7793      	strb	r3, [r2, #30]
            SX1272.Settings.Fsk.PayloadLen = payloadLen;
 80010f4:	4a88      	ldr	r2, [pc, #544]	@ (8001318 <SX1272SetRxConfig+0x268>)
 80010f6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80010fa:	77d3      	strb	r3, [r2, #31]
            SX1272.Settings.Fsk.CrcOn = crcOn;
 80010fc:	4a86      	ldr	r2, [pc, #536]	@ (8001318 <SX1272SetRxConfig+0x268>)
 80010fe:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001102:	f882 3020 	strb.w	r3, [r2, #32]
            SX1272.Settings.Fsk.IqInverted = iqInverted;
 8001106:	4a84      	ldr	r2, [pc, #528]	@ (8001318 <SX1272SetRxConfig+0x268>)
 8001108:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800110c:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
            SX1272.Settings.Fsk.RxContinuous = rxContinuous;
 8001110:	4a81      	ldr	r2, [pc, #516]	@ (8001318 <SX1272SetRxConfig+0x268>)
 8001112:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001116:	f882 3022 	strb.w	r3, [r2, #34]	@ 0x22
            SX1272.Settings.Fsk.PreambleLen = preambleLen;
 800111a:	4a7f      	ldr	r2, [pc, #508]	@ (8001318 <SX1272SetRxConfig+0x268>)
 800111c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800111e:	8393      	strh	r3, [r2, #28]
            SX1272.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 8001120:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001122:	4618      	mov	r0, r3
 8001124:	f7ff fa16 	bl	8000554 <__aeabi_i2d>
 8001128:	4604      	mov	r4, r0
 800112a:	460d      	mov	r5, r1
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f7ff fa01 	bl	8000534 <__aeabi_ui2d>
 8001132:	4602      	mov	r2, r0
 8001134:	460b      	mov	r3, r1
 8001136:	f04f 0000 	mov.w	r0, #0
 800113a:	4978      	ldr	r1, [pc, #480]	@ (800131c <SX1272SetRxConfig+0x26c>)
 800113c:	f7ff fb9e 	bl	800087c <__aeabi_ddiv>
 8001140:	4602      	mov	r2, r0
 8001142:	460b      	mov	r3, r1
 8001144:	4610      	mov	r0, r2
 8001146:	4619      	mov	r1, r3
 8001148:	f04f 0200 	mov.w	r2, #0
 800114c:	4b74      	ldr	r3, [pc, #464]	@ (8001320 <SX1272SetRxConfig+0x270>)
 800114e:	f7ff fa6b 	bl	8000628 <__aeabi_dmul>
 8001152:	4602      	mov	r2, r0
 8001154:	460b      	mov	r3, r1
 8001156:	4620      	mov	r0, r4
 8001158:	4629      	mov	r1, r5
 800115a:	f7ff fa65 	bl	8000628 <__aeabi_dmul>
 800115e:	4602      	mov	r2, r0
 8001160:	460b      	mov	r3, r1
 8001162:	4610      	mov	r0, r2
 8001164:	4619      	mov	r1, r3
 8001166:	f04f 0200 	mov.w	r2, #0
 800116a:	4b6e      	ldr	r3, [pc, #440]	@ (8001324 <SX1272SetRxConfig+0x274>)
 800116c:	f7ff fa5c 	bl	8000628 <__aeabi_dmul>
 8001170:	4602      	mov	r2, r0
 8001172:	460b      	mov	r3, r1
 8001174:	4610      	mov	r0, r2
 8001176:	4619      	mov	r1, r3
 8001178:	f7ff fcf0 	bl	8000b5c <__aeabi_d2uiz>
 800117c:	4603      	mov	r3, r0
 800117e:	4a66      	ldr	r2, [pc, #408]	@ (8001318 <SX1272SetRxConfig+0x268>)
 8001180:	6293      	str	r3, [r2, #40]	@ 0x28
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8001182:	6878      	ldr	r0, [r7, #4]
 8001184:	f7ff f9d6 	bl	8000534 <__aeabi_ui2d>
 8001188:	4602      	mov	r2, r0
 800118a:	460b      	mov	r3, r1
 800118c:	a160      	add	r1, pc, #384	@ (adr r1, 8001310 <SX1272SetRxConfig+0x260>)
 800118e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001192:	f7ff fb73 	bl	800087c <__aeabi_ddiv>
 8001196:	4602      	mov	r2, r0
 8001198:	460b      	mov	r3, r1
 800119a:	4610      	mov	r0, r2
 800119c:	4619      	mov	r1, r3
 800119e:	f7ff fcdd 	bl	8000b5c <__aeabi_d2uiz>
 80011a2:	4603      	mov	r3, r0
 80011a4:	b29b      	uxth	r3, r3
 80011a6:	607b      	str	r3, [r7, #4]
            SX1272Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	0a1b      	lsrs	r3, r3, #8
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	4619      	mov	r1, r3
 80011b0:	2002      	movs	r0, #2
 80011b2:	f000 ffdf 	bl	8002174 <SX1272Write>
            SX1272Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	4619      	mov	r1, r3
 80011bc:	2003      	movs	r0, #3
 80011be:	f000 ffd9 	bl	8002174 <SX1272Write>
            SX1272Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 80011c2:	68b8      	ldr	r0, [r7, #8]
 80011c4:	f7ff ff48 	bl	8001058 <GetFskBandwidthRegValue>
 80011c8:	4603      	mov	r3, r0
 80011ca:	4619      	mov	r1, r3
 80011cc:	2012      	movs	r0, #18
 80011ce:	f000 ffd1 	bl	8002174 <SX1272Write>
            SX1272Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 80011d2:	6a38      	ldr	r0, [r7, #32]
 80011d4:	f7ff ff40 	bl	8001058 <GetFskBandwidthRegValue>
 80011d8:	4603      	mov	r3, r0
 80011da:	4619      	mov	r1, r3
 80011dc:	2013      	movs	r0, #19
 80011de:	f000 ffc9 	bl	8002174 <SX1272Write>
            SX1272Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 80011e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80011e4:	0a1b      	lsrs	r3, r3, #8
 80011e6:	b29b      	uxth	r3, r3
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	4619      	mov	r1, r3
 80011ec:	2025      	movs	r0, #37	@ 0x25
 80011ee:	f000 ffc1 	bl	8002174 <SX1272Write>
            SX1272Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 80011f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	4619      	mov	r1, r3
 80011f8:	2026      	movs	r0, #38	@ 0x26
 80011fa:	f000 ffbb 	bl	8002174 <SX1272Write>
            if( fixLen == 1 )
 80011fe:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001202:	2b00      	cmp	r3, #0
 8001204:	d006      	beq.n	8001214 <SX1272SetRxConfig+0x164>
                SX1272Write( REG_PAYLOADLENGTH, payloadLen );
 8001206:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800120a:	4619      	mov	r1, r3
 800120c:	2032      	movs	r0, #50	@ 0x32
 800120e:	f000 ffb1 	bl	8002174 <SX1272Write>
 8001212:	e003      	b.n	800121c <SX1272SetRxConfig+0x16c>
                SX1272Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 8001214:	21ff      	movs	r1, #255	@ 0xff
 8001216:	2032      	movs	r0, #50	@ 0x32
 8001218:	f000 ffac 	bl	8002174 <SX1272Write>
                         ( SX1272Read( REG_PACKETCONFIG1 ) &
 800121c:	2030      	movs	r0, #48	@ 0x30
 800121e:	f000 ffbb 	bl	8002198 <SX1272Read>
 8001222:	4603      	mov	r3, r0
 8001224:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_CRC_MASK &
 8001226:	f003 036f 	and.w	r3, r3, #111	@ 0x6f
 800122a:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 800122c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001230:	2a00      	cmp	r2, #0
 8001232:	d001      	beq.n	8001238 <SX1272SetRxConfig+0x188>
 8001234:	2200      	movs	r2, #0
 8001236:	e001      	b.n	800123c <SX1272SetRxConfig+0x18c>
 8001238:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 800123c:	4313      	orrs	r3, r2
 800123e:	b25a      	sxtb	r2, r3
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8001240:	f997 3034 	ldrsb.w	r3, [r7, #52]	@ 0x34
 8001244:	011b      	lsls	r3, r3, #4
 8001246:	b25b      	sxtb	r3, r3
 8001248:	4313      	orrs	r3, r2
 800124a:	b25b      	sxtb	r3, r3
            SX1272Write( REG_PACKETCONFIG1,
 800124c:	b2db      	uxtb	r3, r3
 800124e:	4619      	mov	r1, r3
 8001250:	2030      	movs	r0, #48	@ 0x30
 8001252:	f000 ff8f 	bl	8002174 <SX1272Write>
            SX1272Write( REG_PACKETCONFIG2, ( SX1272Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8001256:	2031      	movs	r0, #49	@ 0x31
 8001258:	f000 ff9e 	bl	8002198 <SX1272Read>
 800125c:	4603      	mov	r3, r0
 800125e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001262:	b2db      	uxtb	r3, r3
 8001264:	4619      	mov	r1, r3
 8001266:	2031      	movs	r0, #49	@ 0x31
 8001268:	f000 ff84 	bl	8002174 <SX1272Write>
        break;
 800126c:	e0fd      	b.n	800146a <SX1272SetRxConfig+0x3ba>
            SX1272.Settings.LoRa.Bandwidth = bandwidth;
 800126e:	4a2a      	ldr	r2, [pc, #168]	@ (8001318 <SX1272SetRxConfig+0x268>)
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	6413      	str	r3, [r2, #64]	@ 0x40
            SX1272.Settings.LoRa.Datarate = datarate;
 8001274:	4a28      	ldr	r2, [pc, #160]	@ (8001318 <SX1272SetRxConfig+0x268>)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6453      	str	r3, [r2, #68]	@ 0x44
            SX1272.Settings.LoRa.Coderate = coderate;
 800127a:	4a27      	ldr	r2, [pc, #156]	@ (8001318 <SX1272SetRxConfig+0x268>)
 800127c:	7bbb      	ldrb	r3, [r7, #14]
 800127e:	f882 3049 	strb.w	r3, [r2, #73]	@ 0x49
            SX1272.Settings.LoRa.PreambleLen = preambleLen;
 8001282:	4a25      	ldr	r2, [pc, #148]	@ (8001318 <SX1272SetRxConfig+0x268>)
 8001284:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001286:	f8a2 304a 	strh.w	r3, [r2, #74]	@ 0x4a
            SX1272.Settings.LoRa.FixLen = fixLen;
 800128a:	4a23      	ldr	r2, [pc, #140]	@ (8001318 <SX1272SetRxConfig+0x268>)
 800128c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001290:	f882 304c 	strb.w	r3, [r2, #76]	@ 0x4c
            SX1272.Settings.LoRa.PayloadLen = payloadLen;
 8001294:	4a20      	ldr	r2, [pc, #128]	@ (8001318 <SX1272SetRxConfig+0x268>)
 8001296:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800129a:	f882 304d 	strb.w	r3, [r2, #77]	@ 0x4d
            SX1272.Settings.LoRa.CrcOn = crcOn;
 800129e:	4a1e      	ldr	r2, [pc, #120]	@ (8001318 <SX1272SetRxConfig+0x268>)
 80012a0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80012a4:	f882 304e 	strb.w	r3, [r2, #78]	@ 0x4e
            SX1272.Settings.LoRa.FreqHopOn = freqHopOn;
 80012a8:	4a1b      	ldr	r2, [pc, #108]	@ (8001318 <SX1272SetRxConfig+0x268>)
 80012aa:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80012ae:	f882 304f 	strb.w	r3, [r2, #79]	@ 0x4f
            SX1272.Settings.LoRa.HopPeriod = hopPeriod;
 80012b2:	4a19      	ldr	r2, [pc, #100]	@ (8001318 <SX1272SetRxConfig+0x268>)
 80012b4:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80012b8:	f882 3050 	strb.w	r3, [r2, #80]	@ 0x50
            SX1272.Settings.LoRa.IqInverted = iqInverted;
 80012bc:	4a16      	ldr	r2, [pc, #88]	@ (8001318 <SX1272SetRxConfig+0x268>)
 80012be:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80012c2:	f882 3051 	strb.w	r3, [r2, #81]	@ 0x51
            SX1272.Settings.LoRa.RxContinuous = rxContinuous;
 80012c6:	4a14      	ldr	r2, [pc, #80]	@ (8001318 <SX1272SetRxConfig+0x268>)
 80012c8:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80012cc:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( datarate > 12 )
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2b0c      	cmp	r3, #12
 80012d4:	d902      	bls.n	80012dc <SX1272SetRxConfig+0x22c>
                datarate = 12;
 80012d6:	230c      	movs	r3, #12
 80012d8:	607b      	str	r3, [r7, #4]
 80012da:	e004      	b.n	80012e6 <SX1272SetRxConfig+0x236>
            else if( datarate < 6 )
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2b05      	cmp	r3, #5
 80012e0:	d801      	bhi.n	80012e6 <SX1272SetRxConfig+0x236>
                datarate = 6;
 80012e2:	2306      	movs	r3, #6
 80012e4:	607b      	str	r3, [r7, #4]
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d105      	bne.n	80012f8 <SX1272SetRxConfig+0x248>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2b0b      	cmp	r3, #11
 80012f0:	d008      	beq.n	8001304 <SX1272SetRxConfig+0x254>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2b0c      	cmp	r3, #12
 80012f6:	d005      	beq.n	8001304 <SX1272SetRxConfig+0x254>
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	2b01      	cmp	r3, #1
 80012fc:	d114      	bne.n	8001328 <SX1272SetRxConfig+0x278>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2b0c      	cmp	r3, #12
 8001302:	d111      	bne.n	8001328 <SX1272SetRxConfig+0x278>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x01;
 8001304:	4b04      	ldr	r3, [pc, #16]	@ (8001318 <SX1272SetRxConfig+0x268>)
 8001306:	2201      	movs	r2, #1
 8001308:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
 800130c:	e010      	b.n	8001330 <SX1272SetRxConfig+0x280>
 800130e:	bf00      	nop
 8001310:	00000000 	.word	0x00000000
 8001314:	417e8480 	.word	0x417e8480
 8001318:	20000188 	.word	0x20000188
 800131c:	3ff00000 	.word	0x3ff00000
 8001320:	40200000 	.word	0x40200000
 8001324:	408f4000 	.word	0x408f4000
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x00;
 8001328:	4b52      	ldr	r3, [pc, #328]	@ (8001474 <SX1272SetRxConfig+0x3c4>)
 800132a:	2200      	movs	r2, #0
 800132c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
                         ( SX1272Read( REG_LR_MODEMCONFIG1 ) &
 8001330:	201d      	movs	r0, #29
 8001332:	f000 ff31 	bl	8002198 <SX1272Read>
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	b2db      	uxtb	r3, r3
 800133a:	019b      	lsls	r3, r3, #6
 800133c:	b2da      	uxtb	r2, r3
 800133e:	7bbb      	ldrb	r3, [r7, #14]
 8001340:	00db      	lsls	r3, r3, #3
 8001342:	b2db      	uxtb	r3, r3
 8001344:	4313      	orrs	r3, r2
 8001346:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8001348:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800134c:	009b      	lsls	r3, r3, #2
 800134e:	b2db      	uxtb	r3, r3
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 8001350:	4313      	orrs	r3, r2
 8001352:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8001354:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	b2db      	uxtb	r3, r3
 800135c:	4313      	orrs	r3, r2
 800135e:	b2db      	uxtb	r3, r3
                           SX1272.Settings.LoRa.LowDatarateOptimize );
 8001360:	4a44      	ldr	r2, [pc, #272]	@ (8001474 <SX1272SetRxConfig+0x3c4>)
 8001362:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8001366:	4313      	orrs	r3, r2
 8001368:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG1,
 800136a:	4619      	mov	r1, r3
 800136c:	201d      	movs	r0, #29
 800136e:	f000 ff01 	bl	8002174 <SX1272Write>
                         ( SX1272Read( REG_LR_MODEMCONFIG2 ) &
 8001372:	201e      	movs	r0, #30
 8001374:	f000 ff10 	bl	8002198 <SX1272Read>
 8001378:	4603      	mov	r3, r0
                           RFLR_MODEMCONFIG2_SF_MASK &
 800137a:	f003 030c 	and.w	r3, r3, #12
 800137e:	b2da      	uxtb	r2, r3
                           ( datarate << 4 ) |
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	b2db      	uxtb	r3, r3
 8001384:	011b      	lsls	r3, r3, #4
 8001386:	b2db      	uxtb	r3, r3
                           RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) |
 8001388:	4313      	orrs	r3, r2
 800138a:	b2da      	uxtb	r2, r3
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 800138c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800138e:	0a1b      	lsrs	r3, r3, #8
 8001390:	b29b      	uxth	r3, r3
 8001392:	b2db      	uxtb	r3, r3
 8001394:	f003 0303 	and.w	r3, r3, #3
 8001398:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG2,
 800139a:	4313      	orrs	r3, r2
 800139c:	b2db      	uxtb	r3, r3
 800139e:	4619      	mov	r1, r3
 80013a0:	201e      	movs	r0, #30
 80013a2:	f000 fee7 	bl	8002174 <SX1272Write>
            SX1272Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 80013a6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	4619      	mov	r1, r3
 80013ac:	201f      	movs	r0, #31
 80013ae:	f000 fee1 	bl	8002174 <SX1272Write>
            SX1272Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 80013b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013b4:	0a1b      	lsrs	r3, r3, #8
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	4619      	mov	r1, r3
 80013bc:	2020      	movs	r0, #32
 80013be:	f000 fed9 	bl	8002174 <SX1272Write>
            SX1272Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 80013c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	4619      	mov	r1, r3
 80013c8:	2021      	movs	r0, #33	@ 0x21
 80013ca:	f000 fed3 	bl	8002174 <SX1272Write>
            if( fixLen == 1 )
 80013ce:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d005      	beq.n	80013e2 <SX1272SetRxConfig+0x332>
                SX1272Write( REG_LR_PAYLOADLENGTH, payloadLen );
 80013d6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80013da:	4619      	mov	r1, r3
 80013dc:	2022      	movs	r0, #34	@ 0x22
 80013de:	f000 fec9 	bl	8002174 <SX1272Write>
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 80013e2:	4b24      	ldr	r3, [pc, #144]	@ (8001474 <SX1272SetRxConfig+0x3c4>)
 80013e4:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d011      	beq.n	8001410 <SX1272SetRxConfig+0x360>
                SX1272Write( REG_LR_PLLHOP, ( SX1272Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 80013ec:	204b      	movs	r0, #75	@ 0x4b
 80013ee:	f000 fed3 	bl	8002198 <SX1272Read>
 80013f2:	4603      	mov	r3, r0
 80013f4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	4619      	mov	r1, r3
 80013fc:	204b      	movs	r0, #75	@ 0x4b
 80013fe:	f000 feb9 	bl	8002174 <SX1272Write>
                SX1272Write( REG_LR_HOPPERIOD, SX1272.Settings.LoRa.HopPeriod );
 8001402:	4b1c      	ldr	r3, [pc, #112]	@ (8001474 <SX1272SetRxConfig+0x3c4>)
 8001404:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001408:	4619      	mov	r1, r3
 800140a:	2024      	movs	r0, #36	@ 0x24
 800140c:	f000 feb2 	bl	8002174 <SX1272Write>
            if( datarate == 6 )
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2b06      	cmp	r3, #6
 8001414:	d114      	bne.n	8001440 <SX1272SetRxConfig+0x390>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8001416:	2031      	movs	r0, #49	@ 0x31
 8001418:	f000 febe 	bl	8002198 <SX1272Read>
 800141c:	4603      	mov	r3, r0
 800141e:	b25b      	sxtb	r3, r3
 8001420:	f023 0307 	bic.w	r3, r3, #7
 8001424:	b25b      	sxtb	r3, r3
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8001426:	f043 0305 	orr.w	r3, r3, #5
 800142a:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 800142c:	b2db      	uxtb	r3, r3
 800142e:	4619      	mov	r1, r3
 8001430:	2031      	movs	r0, #49	@ 0x31
 8001432:	f000 fe9f 	bl	8002174 <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8001436:	210c      	movs	r1, #12
 8001438:	2037      	movs	r0, #55	@ 0x37
 800143a:	f000 fe9b 	bl	8002174 <SX1272Write>
        break;
 800143e:	e013      	b.n	8001468 <SX1272SetRxConfig+0x3b8>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8001440:	2031      	movs	r0, #49	@ 0x31
 8001442:	f000 fea9 	bl	8002198 <SX1272Read>
 8001446:	4603      	mov	r3, r0
 8001448:	b25b      	sxtb	r3, r3
 800144a:	f023 0307 	bic.w	r3, r3, #7
 800144e:	b25b      	sxtb	r3, r3
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8001450:	f043 0303 	orr.w	r3, r3, #3
 8001454:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 8001456:	b2db      	uxtb	r3, r3
 8001458:	4619      	mov	r1, r3
 800145a:	2031      	movs	r0, #49	@ 0x31
 800145c:	f000 fe8a 	bl	8002174 <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8001460:	210a      	movs	r1, #10
 8001462:	2037      	movs	r0, #55	@ 0x37
 8001464:	f000 fe86 	bl	8002174 <SX1272Write>
        break;
 8001468:	bf00      	nop
}
 800146a:	bf00      	nop
 800146c:	3710      	adds	r7, #16
 800146e:	46bd      	mov	sp, r7
 8001470:	bdb0      	pop	{r4, r5, r7, pc}
 8001472:	bf00      	nop
 8001474:	20000188 	.word	0x20000188

08001478 <SX1272SetTxConfig>:
void SX1272SetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                        uint32_t bandwidth, uint32_t datarate,
                        uint8_t coderate, uint16_t preambleLen,
                        bool fixLen, bool crcOn, bool freqHopOn,
                        uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
 800147e:	60ba      	str	r2, [r7, #8]
 8001480:	607b      	str	r3, [r7, #4]
 8001482:	4603      	mov	r3, r0
 8001484:	73fb      	strb	r3, [r7, #15]
 8001486:	460b      	mov	r3, r1
 8001488:	73bb      	strb	r3, [r7, #14]
    SX1272SetModem( modem );
 800148a:	7bfb      	ldrb	r3, [r7, #15]
 800148c:	4618      	mov	r0, r3
 800148e:	f000 fe1d 	bl	80020cc <SX1272SetModem>

    SX1272SetRfTxPower( power );
 8001492:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001496:	4618      	mov	r0, r3
 8001498:	f001 f964 	bl	8002764 <SX1272SetRfTxPower>

    switch( modem )
 800149c:	7bfb      	ldrb	r3, [r7, #15]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d003      	beq.n	80014aa <SX1272SetTxConfig+0x32>
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	f000 8096 	beq.w	80015d4 <SX1272SetTxConfig+0x15c>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
    }
}
 80014a8:	e175      	b.n	8001796 <SX1272SetTxConfig+0x31e>
            SX1272.Settings.Fsk.Power = power;
 80014aa:	4aaf      	ldr	r2, [pc, #700]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 80014ac:	7bbb      	ldrb	r3, [r7, #14]
 80014ae:	7213      	strb	r3, [r2, #8]
            SX1272.Settings.Fsk.Fdev = fdev;
 80014b0:	4aad      	ldr	r2, [pc, #692]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	60d3      	str	r3, [r2, #12]
            SX1272.Settings.Fsk.Bandwidth = bandwidth;
 80014b6:	4aac      	ldr	r2, [pc, #688]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6113      	str	r3, [r2, #16]
            SX1272.Settings.Fsk.Datarate = datarate;
 80014bc:	4aaa      	ldr	r2, [pc, #680]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 80014be:	69bb      	ldr	r3, [r7, #24]
 80014c0:	6193      	str	r3, [r2, #24]
            SX1272.Settings.Fsk.PreambleLen = preambleLen;
 80014c2:	4aa9      	ldr	r2, [pc, #676]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 80014c4:	8c3b      	ldrh	r3, [r7, #32]
 80014c6:	8393      	strh	r3, [r2, #28]
            SX1272.Settings.Fsk.FixLen = fixLen;
 80014c8:	4aa7      	ldr	r2, [pc, #668]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 80014ca:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80014ce:	7793      	strb	r3, [r2, #30]
            SX1272.Settings.Fsk.CrcOn = crcOn;
 80014d0:	4aa5      	ldr	r2, [pc, #660]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 80014d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80014d6:	f882 3020 	strb.w	r3, [r2, #32]
            SX1272.Settings.Fsk.IqInverted = iqInverted;
 80014da:	4aa3      	ldr	r2, [pc, #652]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 80014dc:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80014e0:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
            SX1272.Settings.Fsk.TxTimeout = timeout;
 80014e4:	4aa0      	ldr	r2, [pc, #640]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 80014e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014e8:	6253      	str	r3, [r2, #36]	@ 0x24
            fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
 80014ea:	68b8      	ldr	r0, [r7, #8]
 80014ec:	f7ff f822 	bl	8000534 <__aeabi_ui2d>
 80014f0:	a399      	add	r3, pc, #612	@ (adr r3, 8001758 <SX1272SetTxConfig+0x2e0>)
 80014f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f6:	f7ff f9c1 	bl	800087c <__aeabi_ddiv>
 80014fa:	4602      	mov	r2, r0
 80014fc:	460b      	mov	r3, r1
 80014fe:	4610      	mov	r0, r2
 8001500:	4619      	mov	r1, r3
 8001502:	f7ff fb2b 	bl	8000b5c <__aeabi_d2uiz>
 8001506:	4603      	mov	r3, r0
 8001508:	b29b      	uxth	r3, r3
 800150a:	60bb      	str	r3, [r7, #8]
            SX1272Write( REG_FDEVMSB, ( uint8_t )( fdev >> 8 ) );
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	0a1b      	lsrs	r3, r3, #8
 8001510:	b2db      	uxtb	r3, r3
 8001512:	4619      	mov	r1, r3
 8001514:	2004      	movs	r0, #4
 8001516:	f000 fe2d 	bl	8002174 <SX1272Write>
            SX1272Write( REG_FDEVLSB, ( uint8_t )( fdev & 0xFF ) );
 800151a:	68bb      	ldr	r3, [r7, #8]
 800151c:	b2db      	uxtb	r3, r3
 800151e:	4619      	mov	r1, r3
 8001520:	2005      	movs	r0, #5
 8001522:	f000 fe27 	bl	8002174 <SX1272Write>
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8001526:	69b8      	ldr	r0, [r7, #24]
 8001528:	f7ff f804 	bl	8000534 <__aeabi_ui2d>
 800152c:	4602      	mov	r2, r0
 800152e:	460b      	mov	r3, r1
 8001530:	a18b      	add	r1, pc, #556	@ (adr r1, 8001760 <SX1272SetTxConfig+0x2e8>)
 8001532:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001536:	f7ff f9a1 	bl	800087c <__aeabi_ddiv>
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	4610      	mov	r0, r2
 8001540:	4619      	mov	r1, r3
 8001542:	f7ff fb0b 	bl	8000b5c <__aeabi_d2uiz>
 8001546:	4603      	mov	r3, r0
 8001548:	b29b      	uxth	r3, r3
 800154a:	61bb      	str	r3, [r7, #24]
            SX1272Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 800154c:	69bb      	ldr	r3, [r7, #24]
 800154e:	0a1b      	lsrs	r3, r3, #8
 8001550:	b2db      	uxtb	r3, r3
 8001552:	4619      	mov	r1, r3
 8001554:	2002      	movs	r0, #2
 8001556:	f000 fe0d 	bl	8002174 <SX1272Write>
            SX1272Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 800155a:	69bb      	ldr	r3, [r7, #24]
 800155c:	b2db      	uxtb	r3, r3
 800155e:	4619      	mov	r1, r3
 8001560:	2003      	movs	r0, #3
 8001562:	f000 fe07 	bl	8002174 <SX1272Write>
            SX1272Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8001566:	8c3b      	ldrh	r3, [r7, #32]
 8001568:	0a1b      	lsrs	r3, r3, #8
 800156a:	b29b      	uxth	r3, r3
 800156c:	b2db      	uxtb	r3, r3
 800156e:	4619      	mov	r1, r3
 8001570:	2025      	movs	r0, #37	@ 0x25
 8001572:	f000 fdff 	bl	8002174 <SX1272Write>
            SX1272Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 8001576:	8c3b      	ldrh	r3, [r7, #32]
 8001578:	b2db      	uxtb	r3, r3
 800157a:	4619      	mov	r1, r3
 800157c:	2026      	movs	r0, #38	@ 0x26
 800157e:	f000 fdf9 	bl	8002174 <SX1272Write>
                         ( SX1272Read( REG_PACKETCONFIG1 ) &
 8001582:	2030      	movs	r0, #48	@ 0x30
 8001584:	f000 fe08 	bl	8002198 <SX1272Read>
 8001588:	4603      	mov	r3, r0
 800158a:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_CRC_MASK &
 800158c:	f003 036f 	and.w	r3, r3, #111	@ 0x6f
 8001590:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8001592:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001596:	2a00      	cmp	r2, #0
 8001598:	d001      	beq.n	800159e <SX1272SetTxConfig+0x126>
 800159a:	2200      	movs	r2, #0
 800159c:	e001      	b.n	80015a2 <SX1272SetTxConfig+0x12a>
 800159e:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 80015a2:	4313      	orrs	r3, r2
 80015a4:	b25a      	sxtb	r2, r3
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 80015a6:	f997 3028 	ldrsb.w	r3, [r7, #40]	@ 0x28
 80015aa:	011b      	lsls	r3, r3, #4
 80015ac:	b25b      	sxtb	r3, r3
 80015ae:	4313      	orrs	r3, r2
 80015b0:	b25b      	sxtb	r3, r3
            SX1272Write( REG_PACKETCONFIG1,
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	4619      	mov	r1, r3
 80015b6:	2030      	movs	r0, #48	@ 0x30
 80015b8:	f000 fddc 	bl	8002174 <SX1272Write>
            SX1272Write( REG_PACKETCONFIG2, ( SX1272Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 80015bc:	2031      	movs	r0, #49	@ 0x31
 80015be:	f000 fdeb 	bl	8002198 <SX1272Read>
 80015c2:	4603      	mov	r3, r0
 80015c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	4619      	mov	r1, r3
 80015cc:	2031      	movs	r0, #49	@ 0x31
 80015ce:	f000 fdd1 	bl	8002174 <SX1272Write>
        break;
 80015d2:	e0e0      	b.n	8001796 <SX1272SetTxConfig+0x31e>
            SX1272.Settings.LoRa.Power = power;
 80015d4:	4a64      	ldr	r2, [pc, #400]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 80015d6:	7bbb      	ldrb	r3, [r7, #14]
 80015d8:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
            SX1272.Settings.LoRa.Bandwidth = bandwidth;
 80015dc:	4a62      	ldr	r2, [pc, #392]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6413      	str	r3, [r2, #64]	@ 0x40
            SX1272.Settings.LoRa.Datarate = datarate;
 80015e2:	4a61      	ldr	r2, [pc, #388]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 80015e4:	69bb      	ldr	r3, [r7, #24]
 80015e6:	6453      	str	r3, [r2, #68]	@ 0x44
            SX1272.Settings.LoRa.Coderate = coderate;
 80015e8:	4a5f      	ldr	r2, [pc, #380]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 80015ea:	7f3b      	ldrb	r3, [r7, #28]
 80015ec:	f882 3049 	strb.w	r3, [r2, #73]	@ 0x49
            SX1272.Settings.LoRa.PreambleLen = preambleLen;
 80015f0:	4a5d      	ldr	r2, [pc, #372]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 80015f2:	8c3b      	ldrh	r3, [r7, #32]
 80015f4:	f8a2 304a 	strh.w	r3, [r2, #74]	@ 0x4a
            SX1272.Settings.LoRa.FixLen = fixLen;
 80015f8:	4a5b      	ldr	r2, [pc, #364]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 80015fa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80015fe:	f882 304c 	strb.w	r3, [r2, #76]	@ 0x4c
            SX1272.Settings.LoRa.FreqHopOn = freqHopOn;
 8001602:	4a59      	ldr	r2, [pc, #356]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 8001604:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001608:	f882 304f 	strb.w	r3, [r2, #79]	@ 0x4f
            SX1272.Settings.LoRa.HopPeriod = hopPeriod;
 800160c:	4a56      	ldr	r2, [pc, #344]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 800160e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001612:	f882 3050 	strb.w	r3, [r2, #80]	@ 0x50
            SX1272.Settings.LoRa.CrcOn = crcOn;
 8001616:	4a54      	ldr	r2, [pc, #336]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 8001618:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800161c:	f882 304e 	strb.w	r3, [r2, #78]	@ 0x4e
            SX1272.Settings.LoRa.IqInverted = iqInverted;
 8001620:	4a51      	ldr	r2, [pc, #324]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 8001622:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001626:	f882 3051 	strb.w	r3, [r2, #81]	@ 0x51
            SX1272.Settings.LoRa.TxTimeout = timeout;
 800162a:	4a4f      	ldr	r2, [pc, #316]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 800162c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800162e:	6553      	str	r3, [r2, #84]	@ 0x54
            if( datarate > 12 )
 8001630:	69bb      	ldr	r3, [r7, #24]
 8001632:	2b0c      	cmp	r3, #12
 8001634:	d902      	bls.n	800163c <SX1272SetTxConfig+0x1c4>
                datarate = 12;
 8001636:	230c      	movs	r3, #12
 8001638:	61bb      	str	r3, [r7, #24]
 800163a:	e004      	b.n	8001646 <SX1272SetTxConfig+0x1ce>
            else if( datarate < 6 )
 800163c:	69bb      	ldr	r3, [r7, #24]
 800163e:	2b05      	cmp	r3, #5
 8001640:	d801      	bhi.n	8001646 <SX1272SetTxConfig+0x1ce>
                datarate = 6;
 8001642:	2306      	movs	r3, #6
 8001644:	61bb      	str	r3, [r7, #24]
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d105      	bne.n	8001658 <SX1272SetTxConfig+0x1e0>
 800164c:	69bb      	ldr	r3, [r7, #24]
 800164e:	2b0b      	cmp	r3, #11
 8001650:	d008      	beq.n	8001664 <SX1272SetTxConfig+0x1ec>
 8001652:	69bb      	ldr	r3, [r7, #24]
 8001654:	2b0c      	cmp	r3, #12
 8001656:	d005      	beq.n	8001664 <SX1272SetTxConfig+0x1ec>
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2b01      	cmp	r3, #1
 800165c:	d107      	bne.n	800166e <SX1272SetTxConfig+0x1f6>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800165e:	69bb      	ldr	r3, [r7, #24]
 8001660:	2b0c      	cmp	r3, #12
 8001662:	d104      	bne.n	800166e <SX1272SetTxConfig+0x1f6>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x01;
 8001664:	4b40      	ldr	r3, [pc, #256]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 8001666:	2201      	movs	r2, #1
 8001668:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
 800166c:	e003      	b.n	8001676 <SX1272SetTxConfig+0x1fe>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x00;
 800166e:	4b3e      	ldr	r3, [pc, #248]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 8001670:	2200      	movs	r2, #0
 8001672:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 8001676:	4b3c      	ldr	r3, [pc, #240]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 8001678:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 800167c:	2b00      	cmp	r3, #0
 800167e:	d011      	beq.n	80016a4 <SX1272SetTxConfig+0x22c>
                SX1272Write( REG_LR_PLLHOP, ( SX1272Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8001680:	204b      	movs	r0, #75	@ 0x4b
 8001682:	f000 fd89 	bl	8002198 <SX1272Read>
 8001686:	4603      	mov	r3, r0
 8001688:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800168c:	b2db      	uxtb	r3, r3
 800168e:	4619      	mov	r1, r3
 8001690:	204b      	movs	r0, #75	@ 0x4b
 8001692:	f000 fd6f 	bl	8002174 <SX1272Write>
                SX1272Write( REG_LR_HOPPERIOD, SX1272.Settings.LoRa.HopPeriod );
 8001696:	4b34      	ldr	r3, [pc, #208]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 8001698:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800169c:	4619      	mov	r1, r3
 800169e:	2024      	movs	r0, #36	@ 0x24
 80016a0:	f000 fd68 	bl	8002174 <SX1272Write>
                         ( SX1272Read( REG_LR_MODEMCONFIG1 ) &
 80016a4:	201d      	movs	r0, #29
 80016a6:	f000 fd77 	bl	8002198 <SX1272Read>
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	019b      	lsls	r3, r3, #6
 80016b0:	b2da      	uxtb	r2, r3
 80016b2:	7f3b      	ldrb	r3, [r7, #28]
 80016b4:	00db      	lsls	r3, r3, #3
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	4313      	orrs	r3, r2
 80016ba:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 80016bc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	b2db      	uxtb	r3, r3
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 80016c4:	4313      	orrs	r3, r2
 80016c6:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 80016c8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80016cc:	005b      	lsls	r3, r3, #1
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	4313      	orrs	r3, r2
 80016d2:	b2db      	uxtb	r3, r3
                           SX1272.Settings.LoRa.LowDatarateOptimize );
 80016d4:	4a24      	ldr	r2, [pc, #144]	@ (8001768 <SX1272SetTxConfig+0x2f0>)
 80016d6:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 80016da:	4313      	orrs	r3, r2
 80016dc:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG1,
 80016de:	4619      	mov	r1, r3
 80016e0:	201d      	movs	r0, #29
 80016e2:	f000 fd47 	bl	8002174 <SX1272Write>
                        ( SX1272Read( REG_LR_MODEMCONFIG2 ) &
 80016e6:	201e      	movs	r0, #30
 80016e8:	f000 fd56 	bl	8002198 <SX1272Read>
 80016ec:	4603      	mov	r3, r0
 80016ee:	f003 030f 	and.w	r3, r3, #15
 80016f2:	b2da      	uxtb	r2, r3
                          ( datarate << 4 ) );
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	011b      	lsls	r3, r3, #4
 80016fa:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG2,
 80016fc:	4313      	orrs	r3, r2
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	4619      	mov	r1, r3
 8001702:	201e      	movs	r0, #30
 8001704:	f000 fd36 	bl	8002174 <SX1272Write>
            SX1272Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8001708:	8c3b      	ldrh	r3, [r7, #32]
 800170a:	0a1b      	lsrs	r3, r3, #8
 800170c:	b29b      	uxth	r3, r3
 800170e:	b2db      	uxtb	r3, r3
 8001710:	4619      	mov	r1, r3
 8001712:	2020      	movs	r0, #32
 8001714:	f000 fd2e 	bl	8002174 <SX1272Write>
            SX1272Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 8001718:	8c3b      	ldrh	r3, [r7, #32]
 800171a:	b2db      	uxtb	r3, r3
 800171c:	4619      	mov	r1, r3
 800171e:	2021      	movs	r0, #33	@ 0x21
 8001720:	f000 fd28 	bl	8002174 <SX1272Write>
            if( datarate == 6 )
 8001724:	69bb      	ldr	r3, [r7, #24]
 8001726:	2b06      	cmp	r3, #6
 8001728:	d120      	bne.n	800176c <SX1272SetTxConfig+0x2f4>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 800172a:	2031      	movs	r0, #49	@ 0x31
 800172c:	f000 fd34 	bl	8002198 <SX1272Read>
 8001730:	4603      	mov	r3, r0
 8001732:	b25b      	sxtb	r3, r3
 8001734:	f023 0307 	bic.w	r3, r3, #7
 8001738:	b25b      	sxtb	r3, r3
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 800173a:	f043 0305 	orr.w	r3, r3, #5
 800173e:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 8001740:	b2db      	uxtb	r3, r3
 8001742:	4619      	mov	r1, r3
 8001744:	2031      	movs	r0, #49	@ 0x31
 8001746:	f000 fd15 	bl	8002174 <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 800174a:	210c      	movs	r1, #12
 800174c:	2037      	movs	r0, #55	@ 0x37
 800174e:	f000 fd11 	bl	8002174 <SX1272Write>
        break;
 8001752:	e01f      	b.n	8001794 <SX1272SetTxConfig+0x31c>
 8001754:	f3af 8000 	nop.w
 8001758:	00000000 	.word	0x00000000
 800175c:	404e8480 	.word	0x404e8480
 8001760:	00000000 	.word	0x00000000
 8001764:	417e8480 	.word	0x417e8480
 8001768:	20000188 	.word	0x20000188
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 800176c:	2031      	movs	r0, #49	@ 0x31
 800176e:	f000 fd13 	bl	8002198 <SX1272Read>
 8001772:	4603      	mov	r3, r0
 8001774:	b25b      	sxtb	r3, r3
 8001776:	f023 0307 	bic.w	r3, r3, #7
 800177a:	b25b      	sxtb	r3, r3
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 800177c:	f043 0303 	orr.w	r3, r3, #3
 8001780:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 8001782:	b2db      	uxtb	r3, r3
 8001784:	4619      	mov	r1, r3
 8001786:	2031      	movs	r0, #49	@ 0x31
 8001788:	f000 fcf4 	bl	8002174 <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 800178c:	210a      	movs	r1, #10
 800178e:	2037      	movs	r0, #55	@ 0x37
 8001790:	f000 fcf0 	bl	8002174 <SX1272Write>
        break;
 8001794:	bf00      	nop
}
 8001796:	bf00      	nop
 8001798:	3710      	adds	r7, #16
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop

080017a0 <SX1272GetTimeOnAir>:

uint32_t SX1272GetTimeOnAir( RadioModems_t modem, uint8_t pktLen )
{
 80017a0:	b5b0      	push	{r4, r5, r7, lr}
 80017a2:	b094      	sub	sp, #80	@ 0x50
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	4603      	mov	r3, r0
 80017a8:	460a      	mov	r2, r1
 80017aa:	71fb      	strb	r3, [r7, #7]
 80017ac:	4613      	mov	r3, r2
 80017ae:	71bb      	strb	r3, [r7, #6]
    uint32_t airTime = 0;
 80017b0:	2300      	movs	r3, #0
 80017b2:	64fb      	str	r3, [r7, #76]	@ 0x4c

    switch( modem )
 80017b4:	79fb      	ldrb	r3, [r7, #7]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d003      	beq.n	80017c2 <SX1272GetTimeOnAir+0x22>
 80017ba:	2b01      	cmp	r3, #1
 80017bc:	f000 808f 	beq.w	80018de <SX1272GetTimeOnAir+0x13e>
 80017c0:	e198      	b.n	8001af4 <SX1272GetTimeOnAir+0x354>
    {
    case MODEM_FSK:
        {
            airTime = round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 80017c2:	4ba5      	ldr	r3, [pc, #660]	@ (8001a58 <SX1272GetTimeOnAir+0x2b8>)
 80017c4:	8b9b      	ldrh	r3, [r3, #28]
 80017c6:	461c      	mov	r4, r3
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80017c8:	2027      	movs	r0, #39	@ 0x27
 80017ca:	f000 fce5 	bl	8002198 <SX1272Read>
 80017ce:	4603      	mov	r3, r0
 80017d0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80017d4:	3301      	adds	r3, #1
            airTime = round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 80017d6:	4423      	add	r3, r4
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80017d8:	4618      	mov	r0, r3
 80017da:	f7fe febb 	bl	8000554 <__aeabi_i2d>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
                                     ( ( SX1272.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 80017e2:	499d      	ldr	r1, [pc, #628]	@ (8001a58 <SX1272GetTimeOnAir+0x2b8>)
 80017e4:	7f89      	ldrb	r1, [r1, #30]
 80017e6:	2900      	cmp	r1, #0
 80017e8:	d004      	beq.n	80017f4 <SX1272GetTimeOnAir+0x54>
 80017ea:	f04f 0000 	mov.w	r0, #0
 80017ee:	f04f 0100 	mov.w	r1, #0
 80017f2:	e002      	b.n	80017fa <SX1272GetTimeOnAir+0x5a>
 80017f4:	f04f 0000 	mov.w	r0, #0
 80017f8:	4998      	ldr	r1, [pc, #608]	@ (8001a5c <SX1272GetTimeOnAir+0x2bc>)
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80017fa:	f7fe fd5f 	bl	80002bc <__adddf3>
 80017fe:	4602      	mov	r2, r0
 8001800:	460b      	mov	r3, r1
 8001802:	4614      	mov	r4, r2
 8001804:	461d      	mov	r5, r3
                                     ( ( ( SX1272Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 8001806:	2030      	movs	r0, #48	@ 0x30
 8001808:	f000 fcc6 	bl	8002198 <SX1272Read>
 800180c:	4603      	mov	r3, r0
 800180e:	f023 03f9 	bic.w	r3, r3, #249	@ 0xf9
 8001812:	2b00      	cmp	r3, #0
 8001814:	d003      	beq.n	800181e <SX1272GetTimeOnAir+0x7e>
 8001816:	f04f 0000 	mov.w	r0, #0
 800181a:	4990      	ldr	r1, [pc, #576]	@ (8001a5c <SX1272GetTimeOnAir+0x2bc>)
 800181c:	e003      	b.n	8001826 <SX1272GetTimeOnAir+0x86>
 800181e:	f04f 0000 	mov.w	r0, #0
 8001822:	f04f 0100 	mov.w	r1, #0
                                     ( ( SX1272.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 8001826:	4622      	mov	r2, r4
 8001828:	462b      	mov	r3, r5
 800182a:	f7fe fd47 	bl	80002bc <__adddf3>
 800182e:	4602      	mov	r2, r0
 8001830:	460b      	mov	r3, r1
 8001832:	4614      	mov	r4, r2
 8001834:	461d      	mov	r5, r3
                                     ( ( ( SX1272Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 8001836:	79bb      	ldrb	r3, [r7, #6]
 8001838:	4618      	mov	r0, r3
 800183a:	f7fe fe8b 	bl	8000554 <__aeabi_i2d>
 800183e:	4602      	mov	r2, r0
 8001840:	460b      	mov	r3, r1
 8001842:	4620      	mov	r0, r4
 8001844:	4629      	mov	r1, r5
 8001846:	f7fe fd39 	bl	80002bc <__adddf3>
 800184a:	4602      	mov	r2, r0
 800184c:	460b      	mov	r3, r1
 800184e:	4614      	mov	r4, r2
 8001850:	461d      	mov	r5, r3
                                     pktLen +
                                     ( ( SX1272.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8001852:	4b81      	ldr	r3, [pc, #516]	@ (8001a58 <SX1272GetTimeOnAir+0x2b8>)
 8001854:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d004      	beq.n	8001866 <SX1272GetTimeOnAir+0xc6>
 800185c:	f04f 0000 	mov.w	r0, #0
 8001860:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001864:	e003      	b.n	800186e <SX1272GetTimeOnAir+0xce>
 8001866:	f04f 0000 	mov.w	r0, #0
 800186a:	f04f 0100 	mov.w	r1, #0
                                     pktLen +
 800186e:	4622      	mov	r2, r4
 8001870:	462b      	mov	r3, r5
 8001872:	f7fe fd23 	bl	80002bc <__adddf3>
 8001876:	4602      	mov	r2, r0
 8001878:	460b      	mov	r3, r1
 800187a:	4610      	mov	r0, r2
 800187c:	4619      	mov	r1, r3
            airTime = round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 800187e:	f04f 0200 	mov.w	r2, #0
 8001882:	4b77      	ldr	r3, [pc, #476]	@ (8001a60 <SX1272GetTimeOnAir+0x2c0>)
 8001884:	f7fe fed0 	bl	8000628 <__aeabi_dmul>
 8001888:	4602      	mov	r2, r0
 800188a:	460b      	mov	r3, r1
 800188c:	4614      	mov	r4, r2
 800188e:	461d      	mov	r5, r3
                                     SX1272.Settings.Fsk.Datarate ) * 1000 );
 8001890:	4b71      	ldr	r3, [pc, #452]	@ (8001a58 <SX1272GetTimeOnAir+0x2b8>)
 8001892:	699b      	ldr	r3, [r3, #24]
                                     ( ( SX1272.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8001894:	4618      	mov	r0, r3
 8001896:	f7fe fe4d 	bl	8000534 <__aeabi_ui2d>
 800189a:	4602      	mov	r2, r0
 800189c:	460b      	mov	r3, r1
 800189e:	4620      	mov	r0, r4
 80018a0:	4629      	mov	r1, r5
 80018a2:	f7fe ffeb 	bl	800087c <__aeabi_ddiv>
 80018a6:	4602      	mov	r2, r0
 80018a8:	460b      	mov	r3, r1
 80018aa:	4610      	mov	r0, r2
 80018ac:	4619      	mov	r1, r3
            airTime = round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 80018ae:	f04f 0200 	mov.w	r2, #0
 80018b2:	4b6c      	ldr	r3, [pc, #432]	@ (8001a64 <SX1272GetTimeOnAir+0x2c4>)
 80018b4:	f7fe feb8 	bl	8000628 <__aeabi_dmul>
 80018b8:	4602      	mov	r2, r0
 80018ba:	460b      	mov	r3, r1
 80018bc:	ec43 2b17 	vmov	d7, r2, r3
 80018c0:	eeb0 0a47 	vmov.f32	s0, s14
 80018c4:	eef0 0a67 	vmov.f32	s1, s15
 80018c8:	f005 feee 	bl	80076a8 <round>
 80018cc:	ec53 2b10 	vmov	r2, r3, d0
 80018d0:	4610      	mov	r0, r2
 80018d2:	4619      	mov	r1, r3
 80018d4:	f7ff f942 	bl	8000b5c <__aeabi_d2uiz>
 80018d8:	4603      	mov	r3, r0
 80018da:	64fb      	str	r3, [r7, #76]	@ 0x4c
        }
        break;
 80018dc:	e10a      	b.n	8001af4 <SX1272GetTimeOnAir+0x354>
    case MODEM_LORA:
        {
            double bw = 0.0;
 80018de:	f04f 0200 	mov.w	r2, #0
 80018e2:	f04f 0300 	mov.w	r3, #0
 80018e6:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
            switch( SX1272.Settings.LoRa.Bandwidth )
 80018ea:	4b5b      	ldr	r3, [pc, #364]	@ (8001a58 <SX1272GetTimeOnAir+0x2b8>)
 80018ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ee:	2b02      	cmp	r3, #2
 80018f0:	d012      	beq.n	8001918 <SX1272GetTimeOnAir+0x178>
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d816      	bhi.n	8001924 <SX1272GetTimeOnAir+0x184>
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d002      	beq.n	8001900 <SX1272GetTimeOnAir+0x160>
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d006      	beq.n	800190c <SX1272GetTimeOnAir+0x16c>
 80018fe:	e011      	b.n	8001924 <SX1272GetTimeOnAir+0x184>
            {
            case 0: // 125 kHz
                bw = 125000;
 8001900:	a34f      	add	r3, pc, #316	@ (adr r3, 8001a40 <SX1272GetTimeOnAir+0x2a0>)
 8001902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001906:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
                break;
 800190a:	e00b      	b.n	8001924 <SX1272GetTimeOnAir+0x184>
            case 1: // 250 kHz
                bw = 250000;
 800190c:	a34e      	add	r3, pc, #312	@ (adr r3, 8001a48 <SX1272GetTimeOnAir+0x2a8>)
 800190e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001912:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
                break;
 8001916:	e005      	b.n	8001924 <SX1272GetTimeOnAir+0x184>
            case 2: // 500 kHz
                bw = 500000;
 8001918:	a34d      	add	r3, pc, #308	@ (adr r3, 8001a50 <SX1272GetTimeOnAir+0x2b0>)
 800191a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800191e:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
                break;
 8001922:	bf00      	nop
            }

            // Symbol rate : time for one symbol (secs)
            double rs = bw / ( 1 << SX1272.Settings.LoRa.Datarate );
 8001924:	4b4c      	ldr	r3, [pc, #304]	@ (8001a58 <SX1272GetTimeOnAir+0x2b8>)
 8001926:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001928:	2201      	movs	r2, #1
 800192a:	fa02 f303 	lsl.w	r3, r2, r3
 800192e:	4618      	mov	r0, r3
 8001930:	f7fe fe10 	bl	8000554 <__aeabi_i2d>
 8001934:	4602      	mov	r2, r0
 8001936:	460b      	mov	r3, r1
 8001938:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 800193c:	f7fe ff9e 	bl	800087c <__aeabi_ddiv>
 8001940:	4602      	mov	r2, r0
 8001942:	460b      	mov	r3, r1
 8001944:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
            double ts = 1 / rs;
 8001948:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800194c:	f04f 0000 	mov.w	r0, #0
 8001950:	4942      	ldr	r1, [pc, #264]	@ (8001a5c <SX1272GetTimeOnAir+0x2bc>)
 8001952:	f7fe ff93 	bl	800087c <__aeabi_ddiv>
 8001956:	4602      	mov	r2, r0
 8001958:	460b      	mov	r3, r1
 800195a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
            // time of preamble
            double tPreamble = ( SX1272.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 800195e:	4b3e      	ldr	r3, [pc, #248]	@ (8001a58 <SX1272GetTimeOnAir+0x2b8>)
 8001960:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8001964:	4618      	mov	r0, r3
 8001966:	f7fe fdf5 	bl	8000554 <__aeabi_i2d>
 800196a:	f04f 0200 	mov.w	r2, #0
 800196e:	4b3e      	ldr	r3, [pc, #248]	@ (8001a68 <SX1272GetTimeOnAir+0x2c8>)
 8001970:	f7fe fca4 	bl	80002bc <__adddf3>
 8001974:	4602      	mov	r2, r0
 8001976:	460b      	mov	r3, r1
 8001978:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800197c:	f7fe fe54 	bl	8000628 <__aeabi_dmul>
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
            // Symbol length of payload and time
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 8001988:	79bb      	ldrb	r3, [r7, #6]
 800198a:	00db      	lsls	r3, r3, #3
 800198c:	461a      	mov	r2, r3
 800198e:	4b32      	ldr	r3, [pc, #200]	@ (8001a58 <SX1272GetTimeOnAir+0x2b8>)
 8001990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	1ad3      	subs	r3, r2, r3
                                 28 + 16 * SX1272.Settings.LoRa.CrcOn -
 8001996:	4a30      	ldr	r2, [pc, #192]	@ (8001a58 <SX1272GetTimeOnAir+0x2b8>)
 8001998:	f892 204e 	ldrb.w	r2, [r2, #78]	@ 0x4e
 800199c:	0112      	lsls	r2, r2, #4
 800199e:	441a      	add	r2, r3
                                 ( SX1272.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 80019a0:	4b2d      	ldr	r3, [pc, #180]	@ (8001a58 <SX1272GetTimeOnAir+0x2b8>)
 80019a2:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <SX1272GetTimeOnAir+0x20e>
 80019aa:	2314      	movs	r3, #20
 80019ac:	e000      	b.n	80019b0 <SX1272GetTimeOnAir+0x210>
 80019ae:	2300      	movs	r3, #0
                                 28 + 16 * SX1272.Settings.LoRa.CrcOn -
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	331c      	adds	r3, #28
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7fe fdbd 	bl	8000534 <__aeabi_ui2d>
 80019ba:	4604      	mov	r4, r0
 80019bc:	460d      	mov	r5, r1
                                 ( double )( 4 * ( SX1272.Settings.LoRa.Datarate -
 80019be:	4b26      	ldr	r3, [pc, #152]	@ (8001a58 <SX1272GetTimeOnAir+0x2b8>)
 80019c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
                                 ( ( SX1272.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 80019c2:	4b25      	ldr	r3, [pc, #148]	@ (8001a58 <SX1272GetTimeOnAir+0x2b8>)
 80019c4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <SX1272GetTimeOnAir+0x230>
 80019cc:	2302      	movs	r3, #2
 80019ce:	e000      	b.n	80019d2 <SX1272GetTimeOnAir+0x232>
 80019d0:	2300      	movs	r3, #0
                                 ( double )( 4 * ( SX1272.Settings.LoRa.Datarate -
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7fe fdac 	bl	8000534 <__aeabi_ui2d>
 80019dc:	4602      	mov	r2, r0
 80019de:	460b      	mov	r3, r1
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 80019e0:	4620      	mov	r0, r4
 80019e2:	4629      	mov	r1, r5
 80019e4:	f7fe ff4a 	bl	800087c <__aeabi_ddiv>
 80019e8:	4602      	mov	r2, r0
 80019ea:	460b      	mov	r3, r1
 80019ec:	ec43 2b17 	vmov	d7, r2, r3
 80019f0:	eeb0 0a47 	vmov.f32	s0, s14
 80019f4:	eef0 0a67 	vmov.f32	s1, s15
 80019f8:	f005 fd5e 	bl	80074b8 <ceil>
 80019fc:	ec55 4b10 	vmov	r4, r5, d0
                                 ( SX1272.Settings.LoRa.Coderate + 4 );
 8001a00:	4b15      	ldr	r3, [pc, #84]	@ (8001a58 <SX1272GetTimeOnAir+0x2b8>)
 8001a02:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8001a06:	3304      	adds	r3, #4
                                 ( ( SX1272.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7fe fda3 	bl	8000554 <__aeabi_i2d>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 8001a12:	4620      	mov	r0, r4
 8001a14:	4629      	mov	r1, r5
 8001a16:	f7fe fe07 	bl	8000628 <__aeabi_dmul>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	e9c7 2308 	strd	r2, r3, [r7, #32]
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 8001a22:	f04f 0200 	mov.w	r2, #0
 8001a26:	f04f 0300 	mov.w	r3, #0
 8001a2a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001a2e:	f7ff f88b 	bl	8000b48 <__aeabi_dcmpgt>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d019      	beq.n	8001a6c <SX1272GetTimeOnAir+0x2cc>
 8001a38:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001a3c:	e01a      	b.n	8001a74 <SX1272GetTimeOnAir+0x2d4>
 8001a3e:	bf00      	nop
 8001a40:	00000000 	.word	0x00000000
 8001a44:	40fe8480 	.word	0x40fe8480
 8001a48:	00000000 	.word	0x00000000
 8001a4c:	410e8480 	.word	0x410e8480
 8001a50:	00000000 	.word	0x00000000
 8001a54:	411e8480 	.word	0x411e8480
 8001a58:	20000188 	.word	0x20000188
 8001a5c:	3ff00000 	.word	0x3ff00000
 8001a60:	40200000 	.word	0x40200000
 8001a64:	408f4000 	.word	0x408f4000
 8001a68:	40110000 	.word	0x40110000
 8001a6c:	f04f 0000 	mov.w	r0, #0
 8001a70:	f04f 0100 	mov.w	r1, #0
 8001a74:	f04f 0200 	mov.w	r2, #0
 8001a78:	4b23      	ldr	r3, [pc, #140]	@ (8001b08 <SX1272GetTimeOnAir+0x368>)
 8001a7a:	f7fe fc1f 	bl	80002bc <__adddf3>
 8001a7e:	4602      	mov	r2, r0
 8001a80:	460b      	mov	r3, r1
 8001a82:	e9c7 2306 	strd	r2, r3, [r7, #24]
            double tPayload = nPayload * ts;
 8001a86:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001a8a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a8e:	f7fe fdcb 	bl	8000628 <__aeabi_dmul>
 8001a92:	4602      	mov	r2, r0
 8001a94:	460b      	mov	r3, r1
 8001a96:	e9c7 2304 	strd	r2, r3, [r7, #16]
            // Time on air
            double tOnAir = tPreamble + tPayload;
 8001a9a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a9e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001aa2:	f7fe fc0b 	bl	80002bc <__adddf3>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	460b      	mov	r3, r1
 8001aaa:	e9c7 2302 	strd	r2, r3, [r7, #8]
            // return ms secs
            airTime = floor( tOnAir * 1000 + 0.999 );
 8001aae:	f04f 0200 	mov.w	r2, #0
 8001ab2:	4b16      	ldr	r3, [pc, #88]	@ (8001b0c <SX1272GetTimeOnAir+0x36c>)
 8001ab4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001ab8:	f7fe fdb6 	bl	8000628 <__aeabi_dmul>
 8001abc:	4602      	mov	r2, r0
 8001abe:	460b      	mov	r3, r1
 8001ac0:	4610      	mov	r0, r2
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	a30e      	add	r3, pc, #56	@ (adr r3, 8001b00 <SX1272GetTimeOnAir+0x360>)
 8001ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aca:	f7fe fbf7 	bl	80002bc <__adddf3>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	ec43 2b17 	vmov	d7, r2, r3
 8001ad6:	eeb0 0a47 	vmov.f32	s0, s14
 8001ada:	eef0 0a67 	vmov.f32	s1, s15
 8001ade:	f005 fd67 	bl	80075b0 <floor>
 8001ae2:	ec53 2b10 	vmov	r2, r3, d0
 8001ae6:	4610      	mov	r0, r2
 8001ae8:	4619      	mov	r1, r3
 8001aea:	f7ff f837 	bl	8000b5c <__aeabi_d2uiz>
 8001aee:	4603      	mov	r3, r0
 8001af0:	64fb      	str	r3, [r7, #76]	@ 0x4c
        }
        break;
 8001af2:	bf00      	nop
    }
    return airTime;
 8001af4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3750      	adds	r7, #80	@ 0x50
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bdb0      	pop	{r4, r5, r7, pc}
 8001afe:	bf00      	nop
 8001b00:	d916872b 	.word	0xd916872b
 8001b04:	3feff7ce 	.word	0x3feff7ce
 8001b08:	40200000 	.word	0x40200000
 8001b0c:	408f4000 	.word	0x408f4000

08001b10 <SX1272Send>:

void SX1272Send( uint8_t *buffer, uint8_t size )
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b084      	sub	sp, #16
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	460b      	mov	r3, r1
 8001b1a:	70fb      	strb	r3, [r7, #3]
    uint32_t txTimeout = 0;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	60fb      	str	r3, [r7, #12]

    switch( SX1272.Settings.Modem )
 8001b20:	4b4f      	ldr	r3, [pc, #316]	@ (8001c60 <SX1272Send+0x150>)
 8001b22:	785b      	ldrb	r3, [r3, #1]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d002      	beq.n	8001b2e <SX1272Send+0x1e>
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d042      	beq.n	8001bb2 <SX1272Send+0xa2>
 8001b2c:	e091      	b.n	8001c52 <SX1272Send+0x142>
    {
    case MODEM_FSK:
        {
            SX1272.Settings.FskPacketHandler.NbBytes = 0;
 8001b2e:	4b4c      	ldr	r3, [pc, #304]	@ (8001c60 <SX1272Send+0x150>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	871a      	strh	r2, [r3, #56]	@ 0x38
            SX1272.Settings.FskPacketHandler.Size = size;
 8001b34:	78fb      	ldrb	r3, [r7, #3]
 8001b36:	461a      	mov	r2, r3
 8001b38:	4b49      	ldr	r3, [pc, #292]	@ (8001c60 <SX1272Send+0x150>)
 8001b3a:	86da      	strh	r2, [r3, #54]	@ 0x36

            if( SX1272.Settings.Fsk.FixLen == false )
 8001b3c:	4b48      	ldr	r3, [pc, #288]	@ (8001c60 <SX1272Send+0x150>)
 8001b3e:	7f9b      	ldrb	r3, [r3, #30]
 8001b40:	f083 0301 	eor.w	r3, r3, #1
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d005      	beq.n	8001b56 <SX1272Send+0x46>
            {
                SX1272WriteFifo( ( uint8_t* )&size, 1 );
 8001b4a:	1cfb      	adds	r3, r7, #3
 8001b4c:	2101      	movs	r1, #1
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f000 fb94 	bl	800227c <SX1272WriteFifo>
 8001b54:	e004      	b.n	8001b60 <SX1272Send+0x50>
            }
            else
            {
                SX1272Write( REG_PAYLOADLENGTH, size );
 8001b56:	78fb      	ldrb	r3, [r7, #3]
 8001b58:	4619      	mov	r1, r3
 8001b5a:	2032      	movs	r0, #50	@ 0x32
 8001b5c:	f000 fb0a 	bl	8002174 <SX1272Write>
            }

            if( ( size > 0 ) && ( size <= 64 ) )
 8001b60:	78fb      	ldrb	r3, [r7, #3]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d007      	beq.n	8001b76 <SX1272Send+0x66>
 8001b66:	78fb      	ldrb	r3, [r7, #3]
 8001b68:	2b40      	cmp	r3, #64	@ 0x40
 8001b6a:	d804      	bhi.n	8001b76 <SX1272Send+0x66>
            {
                SX1272.Settings.FskPacketHandler.ChunkSize = size;
 8001b6c:	78fa      	ldrb	r2, [r7, #3]
 8001b6e:	4b3c      	ldr	r3, [pc, #240]	@ (8001c60 <SX1272Send+0x150>)
 8001b70:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
 8001b74:	e009      	b.n	8001b8a <SX1272Send+0x7a>
            }
            else
            {
                memcpy1( RxTxBuffer, buffer, size );
 8001b76:	78fb      	ldrb	r3, [r7, #3]
 8001b78:	461a      	mov	r2, r3
 8001b7a:	6879      	ldr	r1, [r7, #4]
 8001b7c:	4839      	ldr	r0, [pc, #228]	@ (8001c64 <SX1272Send+0x154>)
 8001b7e:	f001 f843 	bl	8002c08 <memcpy1>
                SX1272.Settings.FskPacketHandler.ChunkSize = 32;
 8001b82:	4b37      	ldr	r3, [pc, #220]	@ (8001c60 <SX1272Send+0x150>)
 8001b84:	2220      	movs	r2, #32
 8001b86:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
            }

            // Write payload buffer
            SX1272WriteFifo( buffer, SX1272.Settings.FskPacketHandler.ChunkSize );
 8001b8a:	4b35      	ldr	r3, [pc, #212]	@ (8001c60 <SX1272Send+0x150>)
 8001b8c:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8001b90:	4619      	mov	r1, r3
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f000 fb72 	bl	800227c <SX1272WriteFifo>
            SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.ChunkSize;
 8001b98:	4b31      	ldr	r3, [pc, #196]	@ (8001c60 <SX1272Send+0x150>)
 8001b9a:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8001b9c:	4a30      	ldr	r2, [pc, #192]	@ (8001c60 <SX1272Send+0x150>)
 8001b9e:	f892 203b 	ldrb.w	r2, [r2, #59]	@ 0x3b
 8001ba2:	4413      	add	r3, r2
 8001ba4:	b29a      	uxth	r2, r3
 8001ba6:	4b2e      	ldr	r3, [pc, #184]	@ (8001c60 <SX1272Send+0x150>)
 8001ba8:	871a      	strh	r2, [r3, #56]	@ 0x38
            txTimeout = SX1272.Settings.Fsk.TxTimeout;
 8001baa:	4b2d      	ldr	r3, [pc, #180]	@ (8001c60 <SX1272Send+0x150>)
 8001bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bae:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001bb0:	e04f      	b.n	8001c52 <SX1272Send+0x142>
    case MODEM_LORA:
        {
            if( SX1272.Settings.LoRa.IqInverted == true )
 8001bb2:	4b2b      	ldr	r3, [pc, #172]	@ (8001c60 <SX1272Send+0x150>)
 8001bb4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d00f      	beq.n	8001bdc <SX1272Send+0xcc>
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 8001bbc:	2033      	movs	r0, #51	@ 0x33
 8001bbe:	f000 faeb 	bl	8002198 <SX1272Read>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	f023 0341 	bic.w	r3, r3, #65	@ 0x41
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	4619      	mov	r1, r3
 8001bcc:	2033      	movs	r0, #51	@ 0x33
 8001bce:	f000 fad1 	bl	8002174 <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8001bd2:	2119      	movs	r1, #25
 8001bd4:	203b      	movs	r0, #59	@ 0x3b
 8001bd6:	f000 facd 	bl	8002174 <SX1272Write>
 8001bda:	e013      	b.n	8001c04 <SX1272Send+0xf4>
            }
            else
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8001bdc:	2033      	movs	r0, #51	@ 0x33
 8001bde:	f000 fadb 	bl	8002198 <SX1272Read>
 8001be2:	4603      	mov	r3, r0
 8001be4:	b25b      	sxtb	r3, r3
 8001be6:	f023 0341 	bic.w	r3, r3, #65	@ 0x41
 8001bea:	b25b      	sxtb	r3, r3
 8001bec:	f043 0301 	orr.w	r3, r3, #1
 8001bf0:	b25b      	sxtb	r3, r3
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	2033      	movs	r0, #51	@ 0x33
 8001bf8:	f000 fabc 	bl	8002174 <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8001bfc:	211d      	movs	r1, #29
 8001bfe:	203b      	movs	r0, #59	@ 0x3b
 8001c00:	f000 fab8 	bl	8002174 <SX1272Write>
            }

            SX1272.Settings.LoRaPacketHandler.Size = size;
 8001c04:	78fa      	ldrb	r2, [r7, #3]
 8001c06:	4b16      	ldr	r3, [pc, #88]	@ (8001c60 <SX1272Send+0x150>)
 8001c08:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

            // Initializes the payload size
            SX1272Write( REG_LR_PAYLOADLENGTH, size );
 8001c0c:	78fb      	ldrb	r3, [r7, #3]
 8001c0e:	4619      	mov	r1, r3
 8001c10:	2022      	movs	r0, #34	@ 0x22
 8001c12:	f000 faaf 	bl	8002174 <SX1272Write>

            // Full buffer used for Tx
            SX1272Write( REG_LR_FIFOTXBASEADDR, 0 );
 8001c16:	2100      	movs	r1, #0
 8001c18:	200e      	movs	r0, #14
 8001c1a:	f000 faab 	bl	8002174 <SX1272Write>
            SX1272Write( REG_LR_FIFOADDRPTR, 0 );
 8001c1e:	2100      	movs	r1, #0
 8001c20:	200d      	movs	r0, #13
 8001c22:	f000 faa7 	bl	8002174 <SX1272Write>

            // FIFO operations can not take place in Sleep mode
            if( ( SX1272Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 8001c26:	2001      	movs	r0, #1
 8001c28:	f000 fab6 	bl	8002198 <SX1272Read>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d104      	bne.n	8001c40 <SX1272Send+0x130>
            {
                SX1272SetStby( );
 8001c36:	f000 f831 	bl	8001c9c <SX1272SetStby>
                HAL_Delay( 1 );
 8001c3a:	2001      	movs	r0, #1
 8001c3c:	f001 fd3a 	bl	80036b4 <HAL_Delay>
            }
            // Write payload buffer
            SX1272WriteFifo( buffer, size );
 8001c40:	78fb      	ldrb	r3, [r7, #3]
 8001c42:	4619      	mov	r1, r3
 8001c44:	6878      	ldr	r0, [r7, #4]
 8001c46:	f000 fb19 	bl	800227c <SX1272WriteFifo>
            txTimeout = SX1272.Settings.LoRa.TxTimeout;
 8001c4a:	4b05      	ldr	r3, [pc, #20]	@ (8001c60 <SX1272Send+0x150>)
 8001c4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c4e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001c50:	bf00      	nop
    }

    SX1272SetTx( txTimeout );
 8001c52:	68f8      	ldr	r0, [r7, #12]
 8001c54:	f000 f91a 	bl	8001e8c <SX1272SetTx>
}
 8001c58:	bf00      	nop
 8001c5a:	3710      	adds	r7, #16
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	20000188 	.word	0x20000188
 8001c64:	20000088 	.word	0x20000088

08001c68 <SX1272SetSleep>:

void SX1272SetSleep( void )
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
    TimerStop( &RxTimeoutTimer );
 8001c6c:	4808      	ldr	r0, [pc, #32]	@ (8001c90 <SX1272SetSleep+0x28>)
 8001c6e:	f000 ff97 	bl	8002ba0 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8001c72:	4808      	ldr	r0, [pc, #32]	@ (8001c94 <SX1272SetSleep+0x2c>)
 8001c74:	f000 ff94 	bl	8002ba0 <TimerStop>

    SX1272SetOpMode( RF_OPMODE_SLEEP );
 8001c78:	2000      	movs	r0, #0
 8001c7a:	f000 f9fe 	bl	800207a <SX1272SetOpMode>

    // Disable TCXO radio is in SLEEP mode
    SX1272SetBoardTcxo( false );
 8001c7e:	2000      	movs	r0, #0
 8001c80:	f000 fd28 	bl	80026d4 <SX1272SetBoardTcxo>

    SX1272.Settings.State = RF_IDLE;
 8001c84:	4b04      	ldr	r3, [pc, #16]	@ (8001c98 <SX1272SetSleep+0x30>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	701a      	strb	r2, [r3, #0]
}
 8001c8a:	bf00      	nop
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	20000204 	.word	0x20000204
 8001c94:	200001ec 	.word	0x200001ec
 8001c98:	20000188 	.word	0x20000188

08001c9c <SX1272SetStby>:

void SX1272SetStby( void )
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
    TimerStop( &RxTimeoutTimer );
 8001ca0:	4806      	ldr	r0, [pc, #24]	@ (8001cbc <SX1272SetStby+0x20>)
 8001ca2:	f000 ff7d 	bl	8002ba0 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8001ca6:	4806      	ldr	r0, [pc, #24]	@ (8001cc0 <SX1272SetStby+0x24>)
 8001ca8:	f000 ff7a 	bl	8002ba0 <TimerStop>

    SX1272SetOpMode( RF_OPMODE_STANDBY );
 8001cac:	2001      	movs	r0, #1
 8001cae:	f000 f9e4 	bl	800207a <SX1272SetOpMode>
    SX1272.Settings.State = RF_IDLE;
 8001cb2:	4b04      	ldr	r3, [pc, #16]	@ (8001cc4 <SX1272SetStby+0x28>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	701a      	strb	r2, [r3, #0]
}
 8001cb8:	bf00      	nop
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	20000204 	.word	0x20000204
 8001cc0:	200001ec 	.word	0x200001ec
 8001cc4:	20000188 	.word	0x20000188

08001cc8 <SX1272SetRx>:

void SX1272SetRx( uint32_t timeout )
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b084      	sub	sp, #16
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
    bool rxContinuous = false;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	73fb      	strb	r3, [r7, #15]
    TimerStop( &TxTimeoutTimer );
 8001cd4:	4868      	ldr	r0, [pc, #416]	@ (8001e78 <SX1272SetRx+0x1b0>)
 8001cd6:	f000 ff63 	bl	8002ba0 <TimerStop>

    switch( SX1272.Settings.Modem )
 8001cda:	4b68      	ldr	r3, [pc, #416]	@ (8001e7c <SX1272SetRx+0x1b4>)
 8001cdc:	785b      	ldrb	r3, [r3, #1]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d002      	beq.n	8001ce8 <SX1272SetRx+0x20>
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d03c      	beq.n	8001d60 <SX1272SetRx+0x98>
 8001ce6:	e095      	b.n	8001e14 <SX1272SetRx+0x14c>
    {
    case MODEM_FSK:
        {
            rxContinuous = SX1272.Settings.Fsk.RxContinuous;
 8001ce8:	4b64      	ldr	r3, [pc, #400]	@ (8001e7c <SX1272SetRx+0x1b4>)
 8001cea:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8001cee:	73fb      	strb	r3, [r7, #15]
            // DIO1=FifoLevel
            // DIO2=SyncAddr
            // DIO3=FifoEmpty
            // DIO4=Preamble
            // DIO5=ModeReady
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8001cf0:	2040      	movs	r0, #64	@ 0x40
 8001cf2:	f000 fa51 	bl	8002198 <SX1272Read>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_MASK &
                                                                            RF_DIOMAPPING1_DIO2_MASK ) |
                                                                            RF_DIOMAPPING1_DIO0_00 |
 8001cfa:	f003 0303 	and.w	r3, r3, #3
 8001cfe:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_00 |
 8001d00:	f043 030c 	orr.w	r3, r3, #12
 8001d04:	b25b      	sxtb	r3, r3
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	4619      	mov	r1, r3
 8001d0a:	2040      	movs	r0, #64	@ 0x40
 8001d0c:	f000 fa32 	bl	8002174 <SX1272Write>
                                                                            RF_DIOMAPPING1_DIO2_11 );

            SX1272Write( REG_DIOMAPPING2, ( SX1272Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8001d10:	2041      	movs	r0, #65	@ 0x41
 8001d12:	f000 fa41 	bl	8002198 <SX1272Read>
 8001d16:	4603      	mov	r3, r0
 8001d18:	f063 033e 	orn	r3, r3, #62	@ 0x3e
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	4619      	mov	r1, r3
 8001d20:	2041      	movs	r0, #65	@ 0x41
 8001d22:	f000 fa27 	bl	8002174 <SX1272Write>
                                                                            RF_DIOMAPPING2_MAP_MASK ) |
                                                                            RF_DIOMAPPING2_DIO4_11 |
                                                                            RF_DIOMAPPING2_MAP_PREAMBLEDETECT );

            SX1272.Settings.FskPacketHandler.FifoThresh = SX1272Read( REG_FIFOTHRESH ) & 0x3F;
 8001d26:	2035      	movs	r0, #53	@ 0x35
 8001d28:	f000 fa36 	bl	8002198 <SX1272Read>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d32:	b2da      	uxtb	r2, r3
 8001d34:	4b51      	ldr	r3, [pc, #324]	@ (8001e7c <SX1272SetRx+0x1b4>)
 8001d36:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

            SX1272Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 8001d3a:	211e      	movs	r1, #30
 8001d3c:	200d      	movs	r0, #13
 8001d3e:	f000 fa19 	bl	8002174 <SX1272Write>

            SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 8001d42:	4b4e      	ldr	r3, [pc, #312]	@ (8001e7c <SX1272SetRx+0x1b4>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
            SX1272.Settings.FskPacketHandler.SyncWordDetected = false;
 8001d4a:	4b4c      	ldr	r3, [pc, #304]	@ (8001e7c <SX1272SetRx+0x1b4>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
            SX1272.Settings.FskPacketHandler.NbBytes = 0;
 8001d52:	4b4a      	ldr	r3, [pc, #296]	@ (8001e7c <SX1272SetRx+0x1b4>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	871a      	strh	r2, [r3, #56]	@ 0x38
            SX1272.Settings.FskPacketHandler.Size = 0;
 8001d58:	4b48      	ldr	r3, [pc, #288]	@ (8001e7c <SX1272SetRx+0x1b4>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	86da      	strh	r2, [r3, #54]	@ 0x36
        }
        break;
 8001d5e:	e059      	b.n	8001e14 <SX1272SetRx+0x14c>
    case MODEM_LORA:
        {
            if( SX1272.Settings.LoRa.IqInverted == true )
 8001d60:	4b46      	ldr	r3, [pc, #280]	@ (8001e7c <SX1272SetRx+0x1b4>)
 8001d62:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d00f      	beq.n	8001d8a <SX1272SetRx+0xc2>
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 8001d6a:	2033      	movs	r0, #51	@ 0x33
 8001d6c:	f000 fa14 	bl	8002198 <SX1272Read>
 8001d70:	4603      	mov	r3, r0
 8001d72:	f043 0341 	orr.w	r3, r3, #65	@ 0x41
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	4619      	mov	r1, r3
 8001d7a:	2033      	movs	r0, #51	@ 0x33
 8001d7c:	f000 f9fa 	bl	8002174 <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8001d80:	2119      	movs	r1, #25
 8001d82:	203b      	movs	r0, #59	@ 0x3b
 8001d84:	f000 f9f6 	bl	8002174 <SX1272Write>
 8001d88:	e013      	b.n	8001db2 <SX1272SetRx+0xea>
            }
            else
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8001d8a:	2033      	movs	r0, #51	@ 0x33
 8001d8c:	f000 fa04 	bl	8002198 <SX1272Read>
 8001d90:	4603      	mov	r3, r0
 8001d92:	b25b      	sxtb	r3, r3
 8001d94:	f023 0341 	bic.w	r3, r3, #65	@ 0x41
 8001d98:	b25b      	sxtb	r3, r3
 8001d9a:	f043 0301 	orr.w	r3, r3, #1
 8001d9e:	b25b      	sxtb	r3, r3
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	4619      	mov	r1, r3
 8001da4:	2033      	movs	r0, #51	@ 0x33
 8001da6:	f000 f9e5 	bl	8002174 <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8001daa:	211d      	movs	r1, #29
 8001dac:	203b      	movs	r0, #59	@ 0x3b
 8001dae:	f000 f9e1 	bl	8002174 <SX1272Write>
            }

            rxContinuous = SX1272.Settings.LoRa.RxContinuous;
 8001db2:	4b32      	ldr	r3, [pc, #200]	@ (8001e7c <SX1272SetRx+0x1b4>)
 8001db4:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8001db8:	73fb      	strb	r3, [r7, #15]

            if( SX1272.Settings.LoRa.FreqHopOn == true )
 8001dba:	4b30      	ldr	r3, [pc, #192]	@ (8001e7c <SX1272SetRx+0x1b4>)
 8001dbc:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d00f      	beq.n	8001de4 <SX1272SetRx+0x11c>
            {
                SX1272Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8001dc4:	211d      	movs	r1, #29
 8001dc6:	2011      	movs	r0, #17
 8001dc8:	f000 f9d4 	bl	8002174 <SX1272Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=RxDone, DIO2=FhssChangeChannel
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 8001dcc:	2040      	movs	r0, #64	@ 0x40
 8001dce:	f000 f9e3 	bl	8002198 <SX1272Read>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	f003 0333 	and.w	r3, r3, #51	@ 0x33
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	4619      	mov	r1, r3
 8001ddc:	2040      	movs	r0, #64	@ 0x40
 8001dde:	f000 f9c9 	bl	8002174 <SX1272Write>
 8001de2:	e00e      	b.n	8001e02 <SX1272SetRx+0x13a>
            }
            else
            {
                SX1272Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8001de4:	211f      	movs	r1, #31
 8001de6:	2011      	movs	r0, #17
 8001de8:	f000 f9c4 	bl	8002174 <SX1272Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=RxDone
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 8001dec:	2040      	movs	r0, #64	@ 0x40
 8001dee:	f000 f9d3 	bl	8002198 <SX1272Read>
 8001df2:	4603      	mov	r3, r0
 8001df4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	2040      	movs	r0, #64	@ 0x40
 8001dfe:	f000 f9b9 	bl	8002174 <SX1272Write>
            }
            SX1272Write( REG_LR_FIFORXBASEADDR, 0 );
 8001e02:	2100      	movs	r1, #0
 8001e04:	200f      	movs	r0, #15
 8001e06:	f000 f9b5 	bl	8002174 <SX1272Write>
            SX1272Write( REG_LR_FIFOADDRPTR, 0 );
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	200d      	movs	r0, #13
 8001e0e:	f000 f9b1 	bl	8002174 <SX1272Write>
        }
        break;
 8001e12:	bf00      	nop
    }

    memset( RxTxBuffer, 0, ( size_t )RX_BUFFER_SIZE );
 8001e14:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e18:	2100      	movs	r1, #0
 8001e1a:	4819      	ldr	r0, [pc, #100]	@ (8001e80 <SX1272SetRx+0x1b8>)
 8001e1c:	f004 fce6 	bl	80067ec <memset>

    SX1272.Settings.State = RF_RX_RUNNING;
 8001e20:	4b16      	ldr	r3, [pc, #88]	@ (8001e7c <SX1272SetRx+0x1b4>)
 8001e22:	2201      	movs	r2, #1
 8001e24:	701a      	strb	r2, [r3, #0]
    if( timeout != 0 )
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d006      	beq.n	8001e3a <SX1272SetRx+0x172>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8001e2c:	6879      	ldr	r1, [r7, #4]
 8001e2e:	4815      	ldr	r0, [pc, #84]	@ (8001e84 <SX1272SetRx+0x1bc>)
 8001e30:	f000 fed4 	bl	8002bdc <TimerSetValue>
        TimerStart( &RxTimeoutTimer );
 8001e34:	4813      	ldr	r0, [pc, #76]	@ (8001e84 <SX1272SetRx+0x1bc>)
 8001e36:	f000 fe73 	bl	8002b20 <TimerStart>
    }

    if( SX1272.Settings.Modem == MODEM_FSK )
 8001e3a:	4b10      	ldr	r3, [pc, #64]	@ (8001e7c <SX1272SetRx+0x1b4>)
 8001e3c:	785b      	ldrb	r3, [r3, #1]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d10c      	bne.n	8001e5c <SX1272SetRx+0x194>
    {
        SX1272SetOpMode( RF_OPMODE_RECEIVER );
 8001e42:	2005      	movs	r0, #5
 8001e44:	f000 f919 	bl	800207a <SX1272SetOpMode>

        TimerSetValue( &RxTimeoutSyncWord, SX1272.Settings.Fsk.RxSingleTimeout );
 8001e48:	4b0c      	ldr	r3, [pc, #48]	@ (8001e7c <SX1272SetRx+0x1b4>)
 8001e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	480e      	ldr	r0, [pc, #56]	@ (8001e88 <SX1272SetRx+0x1c0>)
 8001e50:	f000 fec4 	bl	8002bdc <TimerSetValue>
        TimerStart( &RxTimeoutSyncWord );
 8001e54:	480c      	ldr	r0, [pc, #48]	@ (8001e88 <SX1272SetRx+0x1c0>)
 8001e56:	f000 fe63 	bl	8002b20 <TimerStart>
        else
        {
            SX1272SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
        }
    }
}
 8001e5a:	e009      	b.n	8001e70 <SX1272SetRx+0x1a8>
        if( rxContinuous == true )
 8001e5c:	7bfb      	ldrb	r3, [r7, #15]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d003      	beq.n	8001e6a <SX1272SetRx+0x1a2>
            SX1272SetOpMode( RFLR_OPMODE_RECEIVER );
 8001e62:	2005      	movs	r0, #5
 8001e64:	f000 f909 	bl	800207a <SX1272SetOpMode>
}
 8001e68:	e002      	b.n	8001e70 <SX1272SetRx+0x1a8>
            SX1272SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 8001e6a:	2006      	movs	r0, #6
 8001e6c:	f000 f905 	bl	800207a <SX1272SetOpMode>
}
 8001e70:	bf00      	nop
 8001e72:	3710      	adds	r7, #16
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	200001ec 	.word	0x200001ec
 8001e7c:	20000188 	.word	0x20000188
 8001e80:	20000088 	.word	0x20000088
 8001e84:	20000204 	.word	0x20000204
 8001e88:	2000021c 	.word	0x2000021c

08001e8c <SX1272SetTx>:

void SX1272SetTx( uint32_t timeout )
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
    TimerStop( &RxTimeoutTimer );
 8001e94:	4837      	ldr	r0, [pc, #220]	@ (8001f74 <SX1272SetTx+0xe8>)
 8001e96:	f000 fe83 	bl	8002ba0 <TimerStop>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8001e9a:	6879      	ldr	r1, [r7, #4]
 8001e9c:	4836      	ldr	r0, [pc, #216]	@ (8001f78 <SX1272SetTx+0xec>)
 8001e9e:	f000 fe9d 	bl	8002bdc <TimerSetValue>

    switch( SX1272.Settings.Modem )
 8001ea2:	4b36      	ldr	r3, [pc, #216]	@ (8001f7c <SX1272SetTx+0xf0>)
 8001ea4:	785b      	ldrb	r3, [r3, #1]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d002      	beq.n	8001eb0 <SX1272SetTx+0x24>
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d026      	beq.n	8001efc <SX1272SetTx+0x70>
 8001eae:	e054      	b.n	8001f5a <SX1272SetTx+0xce>
            // DIO1=FifoEmpty
            // DIO2=FifoFull
            // DIO3=FifoEmpty
            // DIO4=LowBat
            // DIO5=ModeReady
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8001eb0:	2040      	movs	r0, #64	@ 0x40
 8001eb2:	f000 f971 	bl	8002198 <SX1272Read>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_MASK &
 8001eba:	f003 0303 	and.w	r3, r3, #3
 8001ebe:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO2_MASK ) |
 8001ec0:	f043 0310 	orr.w	r3, r3, #16
 8001ec4:	b25b      	sxtb	r3, r3
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	4619      	mov	r1, r3
 8001eca:	2040      	movs	r0, #64	@ 0x40
 8001ecc:	f000 f952 	bl	8002174 <SX1272Write>
                                                                            RF_DIOMAPPING1_DIO1_01 );

            SX1272Write( REG_DIOMAPPING2, ( SX1272Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8001ed0:	2041      	movs	r0, #65	@ 0x41
 8001ed2:	f000 f961 	bl	8002198 <SX1272Read>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	4619      	mov	r1, r3
 8001ee0:	2041      	movs	r0, #65	@ 0x41
 8001ee2:	f000 f947 	bl	8002174 <SX1272Write>
                                                                            RF_DIOMAPPING2_MAP_MASK ) );
            SX1272.Settings.FskPacketHandler.FifoThresh = SX1272Read( REG_FIFOTHRESH ) & 0x3F;
 8001ee6:	2035      	movs	r0, #53	@ 0x35
 8001ee8:	f000 f956 	bl	8002198 <SX1272Read>
 8001eec:	4603      	mov	r3, r0
 8001eee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001ef2:	b2da      	uxtb	r2, r3
 8001ef4:	4b21      	ldr	r3, [pc, #132]	@ (8001f7c <SX1272SetTx+0xf0>)
 8001ef6:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
        }
        break;
 8001efa:	e02e      	b.n	8001f5a <SX1272SetTx+0xce>
    case MODEM_LORA:
        {
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 8001efc:	4b1f      	ldr	r3, [pc, #124]	@ (8001f7c <SX1272SetTx+0xf0>)
 8001efe:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d014      	beq.n	8001f30 <SX1272SetTx+0xa4>
            {
                SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8001f06:	21f5      	movs	r1, #245	@ 0xf5
 8001f08:	2011      	movs	r0, #17
 8001f0a:	f000 f933 	bl	8002174 <SX1272Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=TxDone, DIO2=FhssChangeChannel
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 8001f0e:	2040      	movs	r0, #64	@ 0x40
 8001f10:	f000 f942 	bl	8002198 <SX1272Read>
 8001f14:	4603      	mov	r3, r0
 8001f16:	b25b      	sxtb	r3, r3
 8001f18:	f003 0333 	and.w	r3, r3, #51	@ 0x33
 8001f1c:	b25b      	sxtb	r3, r3
 8001f1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f22:	b25b      	sxtb	r3, r3
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	4619      	mov	r1, r3
 8001f28:	2040      	movs	r0, #64	@ 0x40
 8001f2a:	f000 f923 	bl	8002174 <SX1272Write>

                // DIO0=TxDone
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
            }
        }
        break;
 8001f2e:	e013      	b.n	8001f58 <SX1272SetTx+0xcc>
                SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8001f30:	21f7      	movs	r1, #247	@ 0xf7
 8001f32:	2011      	movs	r0, #17
 8001f34:	f000 f91e 	bl	8002174 <SX1272Write>
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8001f38:	2040      	movs	r0, #64	@ 0x40
 8001f3a:	f000 f92d 	bl	8002198 <SX1272Read>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	b25b      	sxtb	r3, r3
 8001f42:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f46:	b25b      	sxtb	r3, r3
 8001f48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f4c:	b25b      	sxtb	r3, r3
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	4619      	mov	r1, r3
 8001f52:	2040      	movs	r0, #64	@ 0x40
 8001f54:	f000 f90e 	bl	8002174 <SX1272Write>
        break;
 8001f58:	bf00      	nop
    }

    SX1272.Settings.State = RF_TX_RUNNING;
 8001f5a:	4b08      	ldr	r3, [pc, #32]	@ (8001f7c <SX1272SetTx+0xf0>)
 8001f5c:	2202      	movs	r2, #2
 8001f5e:	701a      	strb	r2, [r3, #0]
    TimerStart( &TxTimeoutTimer );
 8001f60:	4805      	ldr	r0, [pc, #20]	@ (8001f78 <SX1272SetTx+0xec>)
 8001f62:	f000 fddd 	bl	8002b20 <TimerStart>
    SX1272SetOpMode( RF_OPMODE_TRANSMITTER );
 8001f66:	2003      	movs	r0, #3
 8001f68:	f000 f887 	bl	800207a <SX1272SetOpMode>
}
 8001f6c:	bf00      	nop
 8001f6e:	3708      	adds	r7, #8
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	20000204 	.word	0x20000204
 8001f78:	200001ec 	.word	0x200001ec
 8001f7c:	20000188 	.word	0x20000188

08001f80 <SX1272SetTxContinuousWave>:

void SX1272SetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b08e      	sub	sp, #56	@ 0x38
 8001f84:	af0a      	add	r7, sp, #40	@ 0x28
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	460b      	mov	r3, r1
 8001f8a:	70fb      	strb	r3, [r7, #3]
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = ( uint32_t )( time * 1000 );
 8001f90:	883b      	ldrh	r3, [r7, #0]
 8001f92:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001f96:	fb02 f303 	mul.w	r3, r2, r3
 8001f9a:	60fb      	str	r3, [r7, #12]

    SX1272SetChannel( freq );
 8001f9c:	6878      	ldr	r0, [r7, #4]
 8001f9e:	f7fe fff7 	bl	8000f90 <SX1272SetChannel>

    SX1272SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 8001fa2:	f997 1003 	ldrsb.w	r1, [r7, #3]
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	9308      	str	r3, [sp, #32]
 8001faa:	2300      	movs	r3, #0
 8001fac:	9307      	str	r3, [sp, #28]
 8001fae:	2300      	movs	r3, #0
 8001fb0:	9306      	str	r3, [sp, #24]
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	9305      	str	r3, [sp, #20]
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	9304      	str	r3, [sp, #16]
 8001fba:	2300      	movs	r3, #0
 8001fbc:	9303      	str	r3, [sp, #12]
 8001fbe:	2305      	movs	r3, #5
 8001fc0:	9302      	str	r3, [sp, #8]
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	9301      	str	r3, [sp, #4]
 8001fc6:	f44f 5396 	mov.w	r3, #4800	@ 0x12c0
 8001fca:	9300      	str	r3, [sp, #0]
 8001fcc:	2300      	movs	r3, #0
 8001fce:	2200      	movs	r2, #0
 8001fd0:	2000      	movs	r0, #0
 8001fd2:	f7ff fa51 	bl	8001478 <SX1272SetTxConfig>

    SX1272Write( REG_PACKETCONFIG2, ( SX1272Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 8001fd6:	2031      	movs	r0, #49	@ 0x31
 8001fd8:	f000 f8de 	bl	8002198 <SX1272Read>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	2031      	movs	r0, #49	@ 0x31
 8001fe8:	f000 f8c4 	bl	8002174 <SX1272Write>
    // Disable radio interrupts
    SX1272Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 8001fec:	21f0      	movs	r1, #240	@ 0xf0
 8001fee:	2040      	movs	r0, #64	@ 0x40
 8001ff0:	f000 f8c0 	bl	8002174 <SX1272Write>
    SX1272Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 8001ff4:	21a0      	movs	r1, #160	@ 0xa0
 8001ff6:	2041      	movs	r0, #65	@ 0x41
 8001ff8:	f000 f8bc 	bl	8002174 <SX1272Write>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8001ffc:	68f9      	ldr	r1, [r7, #12]
 8001ffe:	4808      	ldr	r0, [pc, #32]	@ (8002020 <SX1272SetTxContinuousWave+0xa0>)
 8002000:	f000 fdec 	bl	8002bdc <TimerSetValue>

    SX1272.Settings.State = RF_TX_RUNNING;
 8002004:	4b07      	ldr	r3, [pc, #28]	@ (8002024 <SX1272SetTxContinuousWave+0xa4>)
 8002006:	2202      	movs	r2, #2
 8002008:	701a      	strb	r2, [r3, #0]
    TimerStart( &TxTimeoutTimer );
 800200a:	4805      	ldr	r0, [pc, #20]	@ (8002020 <SX1272SetTxContinuousWave+0xa0>)
 800200c:	f000 fd88 	bl	8002b20 <TimerStart>
    SX1272SetOpMode( RF_OPMODE_TRANSMITTER );
 8002010:	2003      	movs	r0, #3
 8002012:	f000 f832 	bl	800207a <SX1272SetOpMode>
}
 8002016:	bf00      	nop
 8002018:	3710      	adds	r7, #16
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	200001ec 	.word	0x200001ec
 8002024:	20000188 	.word	0x20000188

08002028 <SX1272ReadRssi>:

int16_t SX1272ReadRssi( RadioModems_t modem )
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	4603      	mov	r3, r0
 8002030:	71fb      	strb	r3, [r7, #7]
    int16_t rssi = 0;
 8002032:	2300      	movs	r3, #0
 8002034:	81fb      	strh	r3, [r7, #14]

    switch( modem )
 8002036:	79fb      	ldrb	r3, [r7, #7]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d002      	beq.n	8002042 <SX1272ReadRssi+0x1a>
 800203c:	2b01      	cmp	r3, #1
 800203e:	d00a      	beq.n	8002056 <SX1272ReadRssi+0x2e>
 8002040:	e011      	b.n	8002066 <SX1272ReadRssi+0x3e>
    {
    case MODEM_FSK:
        rssi = -( SX1272Read( REG_RSSIVALUE ) >> 1 );
 8002042:	2011      	movs	r0, #17
 8002044:	f000 f8a8 	bl	8002198 <SX1272Read>
 8002048:	4603      	mov	r3, r0
 800204a:	085b      	lsrs	r3, r3, #1
 800204c:	b2db      	uxtb	r3, r3
 800204e:	425b      	negs	r3, r3
 8002050:	b29b      	uxth	r3, r3
 8002052:	81fb      	strh	r3, [r7, #14]
        break;
 8002054:	e00b      	b.n	800206e <SX1272ReadRssi+0x46>
    case MODEM_LORA:
        rssi = RSSI_OFFSET + SX1272Read( REG_LR_RSSIVALUE );
 8002056:	201b      	movs	r0, #27
 8002058:	f000 f89e 	bl	8002198 <SX1272Read>
 800205c:	4603      	mov	r3, r0
 800205e:	3b8b      	subs	r3, #139	@ 0x8b
 8002060:	b29b      	uxth	r3, r3
 8002062:	81fb      	strh	r3, [r7, #14]
        break;
 8002064:	e003      	b.n	800206e <SX1272ReadRssi+0x46>
    default:
        rssi = -1;
 8002066:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800206a:	81fb      	strh	r3, [r7, #14]
        break;
 800206c:	bf00      	nop
    }
    return rssi;
 800206e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8002072:	4618      	mov	r0, r3
 8002074:	3710      	adds	r7, #16
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}

0800207a <SX1272SetOpMode>:

void SX1272SetOpMode( uint8_t opMode )
{
 800207a:	b580      	push	{r7, lr}
 800207c:	b082      	sub	sp, #8
 800207e:	af00      	add	r7, sp, #0
 8002080:	4603      	mov	r3, r0
 8002082:	71fb      	strb	r3, [r7, #7]
    if( opMode == RF_OPMODE_SLEEP )
 8002084:	79fb      	ldrb	r3, [r7, #7]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d103      	bne.n	8002092 <SX1272SetOpMode+0x18>
    {
        SX1272SetAntSwLowPower( true );
 800208a:	2001      	movs	r0, #1
 800208c:	f000 fc18 	bl	80028c0 <SX1272SetAntSwLowPower>
 8002090:	e006      	b.n	80020a0 <SX1272SetOpMode+0x26>
    }
    else
    {
        // Enable TCXO if operating mode different from SLEEP.
        SX1272SetAntSwLowPower( false );
 8002092:	2000      	movs	r0, #0
 8002094:	f000 fc14 	bl	80028c0 <SX1272SetAntSwLowPower>
        SX1272SetAntSw( opMode );
 8002098:	79fb      	ldrb	r3, [r7, #7]
 800209a:	4618      	mov	r0, r3
 800209c:	f000 fc7c 	bl	8002998 <SX1272SetAntSw>
    }
    SX1272Write( REG_OPMODE, ( SX1272Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 80020a0:	2001      	movs	r0, #1
 80020a2:	f000 f879 	bl	8002198 <SX1272Read>
 80020a6:	4603      	mov	r3, r0
 80020a8:	b25b      	sxtb	r3, r3
 80020aa:	f023 0307 	bic.w	r3, r3, #7
 80020ae:	b25a      	sxtb	r2, r3
 80020b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	b25b      	sxtb	r3, r3
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	4619      	mov	r1, r3
 80020bc:	2001      	movs	r0, #1
 80020be:	f000 f859 	bl	8002174 <SX1272Write>
}
 80020c2:	bf00      	nop
 80020c4:	3708      	adds	r7, #8
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
	...

080020cc <SX1272SetModem>:

void SX1272SetModem( RadioModems_t modem )
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	4603      	mov	r3, r0
 80020d4:	71fb      	strb	r3, [r7, #7]
    if( ( SX1272Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_ON ) != 0 )
 80020d6:	2001      	movs	r0, #1
 80020d8:	f000 f85e 	bl	8002198 <SX1272Read>
 80020dc:	4603      	mov	r3, r0
 80020de:	b25b      	sxtb	r3, r3
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	da03      	bge.n	80020ec <SX1272SetModem+0x20>
    {
        SX1272.Settings.Modem = MODEM_LORA;
 80020e4:	4b22      	ldr	r3, [pc, #136]	@ (8002170 <SX1272SetModem+0xa4>)
 80020e6:	2201      	movs	r2, #1
 80020e8:	705a      	strb	r2, [r3, #1]
 80020ea:	e002      	b.n	80020f2 <SX1272SetModem+0x26>
    }
    else
    {
        SX1272.Settings.Modem = MODEM_FSK;
 80020ec:	4b20      	ldr	r3, [pc, #128]	@ (8002170 <SX1272SetModem+0xa4>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	705a      	strb	r2, [r3, #1]
    }

    if( SX1272.Settings.Modem == modem )
 80020f2:	4b1f      	ldr	r3, [pc, #124]	@ (8002170 <SX1272SetModem+0xa4>)
 80020f4:	785b      	ldrb	r3, [r3, #1]
 80020f6:	79fa      	ldrb	r2, [r7, #7]
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d034      	beq.n	8002166 <SX1272SetModem+0x9a>
    {
        return;
    }

    SX1272.Settings.Modem = modem;
 80020fc:	4a1c      	ldr	r2, [pc, #112]	@ (8002170 <SX1272SetModem+0xa4>)
 80020fe:	79fb      	ldrb	r3, [r7, #7]
 8002100:	7053      	strb	r3, [r2, #1]
    switch( SX1272.Settings.Modem )
 8002102:	4b1b      	ldr	r3, [pc, #108]	@ (8002170 <SX1272SetModem+0xa4>)
 8002104:	785b      	ldrb	r3, [r3, #1]
 8002106:	2b01      	cmp	r3, #1
 8002108:	d016      	beq.n	8002138 <SX1272SetModem+0x6c>
    {
    default:
    case MODEM_FSK:
        SX1272SetOpMode( RF_OPMODE_SLEEP );
 800210a:	2000      	movs	r0, #0
 800210c:	f7ff ffb5 	bl	800207a <SX1272SetOpMode>
        SX1272Write( REG_OPMODE, ( SX1272Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 8002110:	2001      	movs	r0, #1
 8002112:	f000 f841 	bl	8002198 <SX1272Read>
 8002116:	4603      	mov	r3, r0
 8002118:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800211c:	b2db      	uxtb	r3, r3
 800211e:	4619      	mov	r1, r3
 8002120:	2001      	movs	r0, #1
 8002122:	f000 f827 	bl	8002174 <SX1272Write>

        SX1272Write( REG_DIOMAPPING1, 0x00 );
 8002126:	2100      	movs	r1, #0
 8002128:	2040      	movs	r0, #64	@ 0x40
 800212a:	f000 f823 	bl	8002174 <SX1272Write>
        SX1272Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 800212e:	2130      	movs	r1, #48	@ 0x30
 8002130:	2041      	movs	r0, #65	@ 0x41
 8002132:	f000 f81f 	bl	8002174 <SX1272Write>
        break;
 8002136:	e017      	b.n	8002168 <SX1272SetModem+0x9c>
    case MODEM_LORA:
        SX1272SetOpMode( RF_OPMODE_SLEEP );
 8002138:	2000      	movs	r0, #0
 800213a:	f7ff ff9e 	bl	800207a <SX1272SetOpMode>
        SX1272Write( REG_OPMODE, ( SX1272Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 800213e:	2001      	movs	r0, #1
 8002140:	f000 f82a 	bl	8002198 <SX1272Read>
 8002144:	4603      	mov	r3, r0
 8002146:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800214a:	b2db      	uxtb	r3, r3
 800214c:	4619      	mov	r1, r3
 800214e:	2001      	movs	r0, #1
 8002150:	f000 f810 	bl	8002174 <SX1272Write>

        SX1272Write( REG_DIOMAPPING1, 0x00 );
 8002154:	2100      	movs	r1, #0
 8002156:	2040      	movs	r0, #64	@ 0x40
 8002158:	f000 f80c 	bl	8002174 <SX1272Write>
        SX1272Write( REG_DIOMAPPING2, 0x00 );
 800215c:	2100      	movs	r1, #0
 800215e:	2041      	movs	r0, #65	@ 0x41
 8002160:	f000 f808 	bl	8002174 <SX1272Write>
        break;
 8002164:	e000      	b.n	8002168 <SX1272SetModem+0x9c>
        return;
 8002166:	bf00      	nop
    }
}
 8002168:	3708      	adds	r7, #8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	20000188 	.word	0x20000188

08002174 <SX1272Write>:

void SX1272Write( uint16_t addr, uint8_t data )
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	4603      	mov	r3, r0
 800217c:	460a      	mov	r2, r1
 800217e:	80fb      	strh	r3, [r7, #6]
 8002180:	4613      	mov	r3, r2
 8002182:	717b      	strb	r3, [r7, #5]
    SX1272WriteBuffer( addr, &data, 1 );
 8002184:	1d79      	adds	r1, r7, #5
 8002186:	88fb      	ldrh	r3, [r7, #6]
 8002188:	2201      	movs	r2, #1
 800218a:	4618      	mov	r0, r3
 800218c:	f000 f816 	bl	80021bc <SX1272WriteBuffer>
}
 8002190:	bf00      	nop
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}

08002198 <SX1272Read>:

uint8_t SX1272Read( uint16_t addr )
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	4603      	mov	r3, r0
 80021a0:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    SX1272ReadBuffer( addr, &data, 1 );
 80021a2:	f107 010f 	add.w	r1, r7, #15
 80021a6:	88fb      	ldrh	r3, [r7, #6]
 80021a8:	2201      	movs	r2, #1
 80021aa:	4618      	mov	r0, r3
 80021ac:	f000 f836 	bl	800221c <SX1272ReadBuffer>
    return data;
 80021b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3710      	adds	r7, #16
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
	...

080021bc <SX1272WriteBuffer>:

void SX1272WriteBuffer( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	4603      	mov	r3, r0
 80021c4:	6039      	str	r1, [r7, #0]
 80021c6:	80fb      	strh	r3, [r7, #6]
 80021c8:	4613      	mov	r3, r2
 80021ca:	717b      	strb	r3, [r7, #5]
	uint8_t address = addr | 0x80;
 80021cc:	88fb      	ldrh	r3, [r7, #6]
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, GPIO_PIN_RESET);
 80021d8:	2200      	movs	r2, #0
 80021da:	2140      	movs	r1, #64	@ 0x40
 80021dc:	480d      	ldr	r0, [pc, #52]	@ (8002214 <SX1272WriteBuffer+0x58>)
 80021de:	f001 fd33 	bl	8003c48 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, &address, 1, HAL_MAX_DELAY);
 80021e2:	f107 010f 	add.w	r1, r7, #15
 80021e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80021ea:	2201      	movs	r2, #1
 80021ec:	480a      	ldr	r0, [pc, #40]	@ (8002218 <SX1272WriteBuffer+0x5c>)
 80021ee:	f002 fbce 	bl	800498e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, buffer, size, HAL_MAX_DELAY);
 80021f2:	797b      	ldrb	r3, [r7, #5]
 80021f4:	b29a      	uxth	r2, r3
 80021f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80021fa:	6839      	ldr	r1, [r7, #0]
 80021fc:	4806      	ldr	r0, [pc, #24]	@ (8002218 <SX1272WriteBuffer+0x5c>)
 80021fe:	f002 fbc6 	bl	800498e <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, GPIO_PIN_SET);
 8002202:	2201      	movs	r2, #1
 8002204:	2140      	movs	r1, #64	@ 0x40
 8002206:	4803      	ldr	r0, [pc, #12]	@ (8002214 <SX1272WriteBuffer+0x58>)
 8002208:	f001 fd1e 	bl	8003c48 <HAL_GPIO_WritePin>
}
 800220c:	bf00      	nop
 800220e:	3710      	adds	r7, #16
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	40020400 	.word	0x40020400
 8002218:	20000240 	.word	0x20000240

0800221c <SX1272ReadBuffer>:

void SX1272ReadBuffer( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	4603      	mov	r3, r0
 8002224:	6039      	str	r1, [r7, #0]
 8002226:	80fb      	strh	r3, [r7, #6]
 8002228:	4613      	mov	r3, r2
 800222a:	717b      	strb	r3, [r7, #5]
	uint8_t address = addr & 0x7F; // Read command (MSB = 0)
 800222c:	88fb      	ldrh	r3, [r7, #6]
 800222e:	b2db      	uxtb	r3, r3
 8002230:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002234:	b2db      	uxtb	r3, r3
 8002236:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, GPIO_PIN_RESET);
 8002238:	2200      	movs	r2, #0
 800223a:	2140      	movs	r1, #64	@ 0x40
 800223c:	480d      	ldr	r0, [pc, #52]	@ (8002274 <SX1272ReadBuffer+0x58>)
 800223e:	f001 fd03 	bl	8003c48 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, &address, 1, HAL_MAX_DELAY);
 8002242:	f107 010f 	add.w	r1, r7, #15
 8002246:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800224a:	2201      	movs	r2, #1
 800224c:	480a      	ldr	r0, [pc, #40]	@ (8002278 <SX1272ReadBuffer+0x5c>)
 800224e:	f002 fb9e 	bl	800498e <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, buffer, size, HAL_MAX_DELAY);
 8002252:	797b      	ldrb	r3, [r7, #5]
 8002254:	b29a      	uxth	r2, r3
 8002256:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800225a:	6839      	ldr	r1, [r7, #0]
 800225c:	4806      	ldr	r0, [pc, #24]	@ (8002278 <SX1272ReadBuffer+0x5c>)
 800225e:	f002 fcda 	bl	8004c16 <HAL_SPI_Receive>

	HAL_GPIO_WritePin(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, GPIO_PIN_SET);
 8002262:	2201      	movs	r2, #1
 8002264:	2140      	movs	r1, #64	@ 0x40
 8002266:	4803      	ldr	r0, [pc, #12]	@ (8002274 <SX1272ReadBuffer+0x58>)
 8002268:	f001 fcee 	bl	8003c48 <HAL_GPIO_WritePin>
}
 800226c:	bf00      	nop
 800226e:	3710      	adds	r7, #16
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	40020400 	.word	0x40020400
 8002278:	20000240 	.word	0x20000240

0800227c <SX1272WriteFifo>:

void SX1272WriteFifo( uint8_t *buffer, uint8_t size )
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	460b      	mov	r3, r1
 8002286:	70fb      	strb	r3, [r7, #3]
    SX1272WriteBuffer( 0, buffer, size );
 8002288:	78fb      	ldrb	r3, [r7, #3]
 800228a:	461a      	mov	r2, r3
 800228c:	6879      	ldr	r1, [r7, #4]
 800228e:	2000      	movs	r0, #0
 8002290:	f7ff ff94 	bl	80021bc <SX1272WriteBuffer>
}
 8002294:	bf00      	nop
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}

0800229c <SX1272ReadFifo>:

void SX1272ReadFifo( uint8_t *buffer, uint8_t size )
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	460b      	mov	r3, r1
 80022a6:	70fb      	strb	r3, [r7, #3]
    SX1272ReadBuffer( 0, buffer, size );
 80022a8:	78fb      	ldrb	r3, [r7, #3]
 80022aa:	461a      	mov	r2, r3
 80022ac:	6879      	ldr	r1, [r7, #4]
 80022ae:	2000      	movs	r0, #0
 80022b0:	f7ff ffb4 	bl	800221c <SX1272ReadBuffer>
}
 80022b4:	bf00      	nop
 80022b6:	3708      	adds	r7, #8
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}

080022bc <SX1272SetMaxPayloadLength>:

void SX1272SetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	4603      	mov	r3, r0
 80022c4:	460a      	mov	r2, r1
 80022c6:	71fb      	strb	r3, [r7, #7]
 80022c8:	4613      	mov	r3, r2
 80022ca:	71bb      	strb	r3, [r7, #6]
    SX1272SetModem( modem );
 80022cc:	79fb      	ldrb	r3, [r7, #7]
 80022ce:	4618      	mov	r0, r3
 80022d0:	f7ff fefc 	bl	80020cc <SX1272SetModem>

    switch( modem )
 80022d4:	79fb      	ldrb	r3, [r7, #7]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d002      	beq.n	80022e0 <SX1272SetMaxPayloadLength+0x24>
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d00d      	beq.n	80022fa <SX1272SetMaxPayloadLength+0x3e>
        break;
    case MODEM_LORA:
        SX1272Write( REG_LR_PAYLOADMAXLENGTH, max );
        break;
    }
}
 80022de:	e013      	b.n	8002308 <SX1272SetMaxPayloadLength+0x4c>
        if( SX1272.Settings.Fsk.FixLen == false )
 80022e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002310 <SX1272SetMaxPayloadLength+0x54>)
 80022e2:	7f9b      	ldrb	r3, [r3, #30]
 80022e4:	f083 0301 	eor.w	r3, r3, #1
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d00b      	beq.n	8002306 <SX1272SetMaxPayloadLength+0x4a>
            SX1272Write( REG_PAYLOADLENGTH, max );
 80022ee:	79bb      	ldrb	r3, [r7, #6]
 80022f0:	4619      	mov	r1, r3
 80022f2:	2032      	movs	r0, #50	@ 0x32
 80022f4:	f7ff ff3e 	bl	8002174 <SX1272Write>
        break;
 80022f8:	e005      	b.n	8002306 <SX1272SetMaxPayloadLength+0x4a>
        SX1272Write( REG_LR_PAYLOADMAXLENGTH, max );
 80022fa:	79bb      	ldrb	r3, [r7, #6]
 80022fc:	4619      	mov	r1, r3
 80022fe:	2023      	movs	r0, #35	@ 0x23
 8002300:	f7ff ff38 	bl	8002174 <SX1272Write>
        break;
 8002304:	e000      	b.n	8002308 <SX1272SetMaxPayloadLength+0x4c>
        break;
 8002306:	bf00      	nop
}
 8002308:	bf00      	nop
 800230a:	3708      	adds	r7, #8
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	20000188 	.word	0x20000188

08002314 <SX1272SetPublicNetwork>:

void SX1272SetPublicNetwork( bool enable )
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	4603      	mov	r3, r0
 800231c:	71fb      	strb	r3, [r7, #7]
    SX1272SetModem( MODEM_LORA );
 800231e:	2001      	movs	r0, #1
 8002320:	f7ff fed4 	bl	80020cc <SX1272SetModem>
    SX1272.Settings.LoRa.PublicNetwork = enable;
 8002324:	4a09      	ldr	r2, [pc, #36]	@ (800234c <SX1272SetPublicNetwork+0x38>)
 8002326:	79fb      	ldrb	r3, [r7, #7]
 8002328:	f882 3058 	strb.w	r3, [r2, #88]	@ 0x58
    if( enable == true )
 800232c:	79fb      	ldrb	r3, [r7, #7]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d004      	beq.n	800233c <SX1272SetPublicNetwork+0x28>
    {
        // Change LoRa modem SyncWord
        SX1272Write( REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD );
 8002332:	2134      	movs	r1, #52	@ 0x34
 8002334:	2039      	movs	r0, #57	@ 0x39
 8002336:	f7ff ff1d 	bl	8002174 <SX1272Write>
    else
    {
        // Change LoRa modem SyncWord
        SX1272Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
    }
}
 800233a:	e003      	b.n	8002344 <SX1272SetPublicNetwork+0x30>
        SX1272Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 800233c:	2112      	movs	r1, #18
 800233e:	2039      	movs	r0, #57	@ 0x39
 8002340:	f7ff ff18 	bl	8002174 <SX1272Write>
}
 8002344:	bf00      	nop
 8002346:	3708      	adds	r7, #8
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	20000188 	.word	0x20000188

08002350 <SX1272GetWakeupTime>:

uint32_t SX1272GetWakeupTime( void )
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
    return SX1272GetBoardTcxoWakeupTime( ) + RADIO_WAKEUP_TIME;
 8002354:	f000 f9c9 	bl	80026ea <SX1272GetBoardTcxoWakeupTime>
 8002358:	4603      	mov	r3, r0
 800235a:	3301      	adds	r3, #1
}
 800235c:	4618      	mov	r0, r3
 800235e:	bd80      	pop	{r7, pc}

08002360 <SX1272OnTimeoutIrq>:

void SX1272OnTimeoutIrq( void* context )
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
    switch( SX1272.Settings.State )
 8002368:	4b4a      	ldr	r3, [pc, #296]	@ (8002494 <SX1272OnTimeoutIrq+0x134>)
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	2b01      	cmp	r3, #1
 800236e:	d002      	beq.n	8002376 <SX1272OnTimeoutIrq+0x16>
 8002370:	2b02      	cmp	r3, #2
 8002372:	d042      	beq.n	80023fa <SX1272OnTimeoutIrq+0x9a>
        {
            RadioEvents->TxTimeout( );
        }
        break;
    default:
        break;
 8002374:	e08a      	b.n	800248c <SX1272OnTimeoutIrq+0x12c>
        if( SX1272.Settings.Modem == MODEM_FSK )
 8002376:	4b47      	ldr	r3, [pc, #284]	@ (8002494 <SX1272OnTimeoutIrq+0x134>)
 8002378:	785b      	ldrb	r3, [r3, #1]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d12f      	bne.n	80023de <SX1272OnTimeoutIrq+0x7e>
            SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 800237e:	4b45      	ldr	r3, [pc, #276]	@ (8002494 <SX1272OnTimeoutIrq+0x134>)
 8002380:	2200      	movs	r2, #0
 8002382:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
            SX1272.Settings.FskPacketHandler.SyncWordDetected = false;
 8002386:	4b43      	ldr	r3, [pc, #268]	@ (8002494 <SX1272OnTimeoutIrq+0x134>)
 8002388:	2200      	movs	r2, #0
 800238a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
            SX1272.Settings.FskPacketHandler.NbBytes = 0;
 800238e:	4b41      	ldr	r3, [pc, #260]	@ (8002494 <SX1272OnTimeoutIrq+0x134>)
 8002390:	2200      	movs	r2, #0
 8002392:	871a      	strh	r2, [r3, #56]	@ 0x38
            SX1272.Settings.FskPacketHandler.Size = 0;
 8002394:	4b3f      	ldr	r3, [pc, #252]	@ (8002494 <SX1272OnTimeoutIrq+0x134>)
 8002396:	2200      	movs	r2, #0
 8002398:	86da      	strh	r2, [r3, #54]	@ 0x36
            SX1272Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 800239a:	210b      	movs	r1, #11
 800239c:	203e      	movs	r0, #62	@ 0x3e
 800239e:	f7ff fee9 	bl	8002174 <SX1272Write>
            SX1272Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 80023a2:	2110      	movs	r1, #16
 80023a4:	203f      	movs	r0, #63	@ 0x3f
 80023a6:	f7ff fee5 	bl	8002174 <SX1272Write>
            if( SX1272.Settings.Fsk.RxContinuous == true )
 80023aa:	4b3a      	ldr	r3, [pc, #232]	@ (8002494 <SX1272OnTimeoutIrq+0x134>)
 80023ac:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d00e      	beq.n	80023d2 <SX1272OnTimeoutIrq+0x72>
                SX1272Write( REG_RXCONFIG, SX1272Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80023b4:	200d      	movs	r0, #13
 80023b6:	f7ff feef 	bl	8002198 <SX1272Read>
 80023ba:	4603      	mov	r3, r0
 80023bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	4619      	mov	r1, r3
 80023c4:	200d      	movs	r0, #13
 80023c6:	f7ff fed5 	bl	8002174 <SX1272Write>
                TimerStart( &RxTimeoutSyncWord );
 80023ca:	4833      	ldr	r0, [pc, #204]	@ (8002498 <SX1272OnTimeoutIrq+0x138>)
 80023cc:	f000 fba8 	bl	8002b20 <TimerStart>
 80023d0:	e005      	b.n	80023de <SX1272OnTimeoutIrq+0x7e>
                SX1272.Settings.State = RF_IDLE;
 80023d2:	4b30      	ldr	r3, [pc, #192]	@ (8002494 <SX1272OnTimeoutIrq+0x134>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	701a      	strb	r2, [r3, #0]
                TimerStop( &RxTimeoutSyncWord );
 80023d8:	482f      	ldr	r0, [pc, #188]	@ (8002498 <SX1272OnTimeoutIrq+0x138>)
 80023da:	f000 fbe1 	bl	8002ba0 <TimerStop>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80023de:	4b2f      	ldr	r3, [pc, #188]	@ (800249c <SX1272OnTimeoutIrq+0x13c>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d04f      	beq.n	8002486 <SX1272OnTimeoutIrq+0x126>
 80023e6:	4b2d      	ldr	r3, [pc, #180]	@ (800249c <SX1272OnTimeoutIrq+0x13c>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d04a      	beq.n	8002486 <SX1272OnTimeoutIrq+0x126>
            RadioEvents->RxTimeout( );
 80023f0:	4b2a      	ldr	r3, [pc, #168]	@ (800249c <SX1272OnTimeoutIrq+0x13c>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	68db      	ldr	r3, [r3, #12]
 80023f6:	4798      	blx	r3
        break;
 80023f8:	e045      	b.n	8002486 <SX1272OnTimeoutIrq+0x126>
        SX1272Reset( );
 80023fa:	f000 f97f 	bl	80026fc <SX1272Reset>
        SX1272SetOpMode( RF_OPMODE_SLEEP );
 80023fe:	2000      	movs	r0, #0
 8002400:	f7ff fe3b 	bl	800207a <SX1272SetOpMode>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8002404:	2300      	movs	r3, #0
 8002406:	73fb      	strb	r3, [r7, #15]
 8002408:	e020      	b.n	800244c <SX1272OnTimeoutIrq+0xec>
            SX1272SetModem( RadioRegsInit[i].Modem );
 800240a:	7bfa      	ldrb	r2, [r7, #15]
 800240c:	4924      	ldr	r1, [pc, #144]	@ (80024a0 <SX1272OnTimeoutIrq+0x140>)
 800240e:	4613      	mov	r3, r2
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	4413      	add	r3, r2
 8002414:	440b      	add	r3, r1
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	4618      	mov	r0, r3
 800241a:	f7ff fe57 	bl	80020cc <SX1272SetModem>
            SX1272Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 800241e:	7bfa      	ldrb	r2, [r7, #15]
 8002420:	491f      	ldr	r1, [pc, #124]	@ (80024a0 <SX1272OnTimeoutIrq+0x140>)
 8002422:	4613      	mov	r3, r2
 8002424:	005b      	lsls	r3, r3, #1
 8002426:	4413      	add	r3, r2
 8002428:	440b      	add	r3, r1
 800242a:	3301      	adds	r3, #1
 800242c:	781b      	ldrb	r3, [r3, #0]
 800242e:	4618      	mov	r0, r3
 8002430:	7bfa      	ldrb	r2, [r7, #15]
 8002432:	491b      	ldr	r1, [pc, #108]	@ (80024a0 <SX1272OnTimeoutIrq+0x140>)
 8002434:	4613      	mov	r3, r2
 8002436:	005b      	lsls	r3, r3, #1
 8002438:	4413      	add	r3, r2
 800243a:	440b      	add	r3, r1
 800243c:	3302      	adds	r3, #2
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	4619      	mov	r1, r3
 8002442:	f7ff fe97 	bl	8002174 <SX1272Write>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8002446:	7bfb      	ldrb	r3, [r7, #15]
 8002448:	3301      	adds	r3, #1
 800244a:	73fb      	strb	r3, [r7, #15]
 800244c:	7bfb      	ldrb	r3, [r7, #15]
 800244e:	2b10      	cmp	r3, #16
 8002450:	d9db      	bls.n	800240a <SX1272OnTimeoutIrq+0xaa>
        SX1272SetModem( MODEM_FSK );
 8002452:	2000      	movs	r0, #0
 8002454:	f7ff fe3a 	bl	80020cc <SX1272SetModem>
        SX1272SetPublicNetwork( SX1272.Settings.LoRa.PublicNetwork );
 8002458:	4b0e      	ldr	r3, [pc, #56]	@ (8002494 <SX1272OnTimeoutIrq+0x134>)
 800245a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800245e:	4618      	mov	r0, r3
 8002460:	f7ff ff58 	bl	8002314 <SX1272SetPublicNetwork>
        SX1272.Settings.State = RF_IDLE;
 8002464:	4b0b      	ldr	r3, [pc, #44]	@ (8002494 <SX1272OnTimeoutIrq+0x134>)
 8002466:	2200      	movs	r2, #0
 8002468:	701a      	strb	r2, [r3, #0]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800246a:	4b0c      	ldr	r3, [pc, #48]	@ (800249c <SX1272OnTimeoutIrq+0x13c>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d00b      	beq.n	800248a <SX1272OnTimeoutIrq+0x12a>
 8002472:	4b0a      	ldr	r3, [pc, #40]	@ (800249c <SX1272OnTimeoutIrq+0x13c>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d006      	beq.n	800248a <SX1272OnTimeoutIrq+0x12a>
            RadioEvents->TxTimeout( );
 800247c:	4b07      	ldr	r3, [pc, #28]	@ (800249c <SX1272OnTimeoutIrq+0x13c>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	4798      	blx	r3
        break;
 8002484:	e001      	b.n	800248a <SX1272OnTimeoutIrq+0x12a>
        break;
 8002486:	bf00      	nop
 8002488:	e000      	b.n	800248c <SX1272OnTimeoutIrq+0x12c>
        break;
 800248a:	bf00      	nop
    }
}
 800248c:	bf00      	nop
 800248e:	3710      	adds	r7, #16
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	20000188 	.word	0x20000188
 8002498:	2000021c 	.word	0x2000021c
 800249c:	20000084 	.word	0x20000084
 80024a0:	08007788 	.word	0x08007788

080024a4 <SX1272OnDio0Irq>:

void SX1272OnDio0Irq( void* context )
{
 80024a4:	b590      	push	{r4, r7, lr}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
    volatile uint8_t irqFlags = 0;
 80024ac:	2300      	movs	r3, #0
 80024ae:	737b      	strb	r3, [r7, #13]

    switch( SX1272.Settings.State )
 80024b0:	4b6c      	ldr	r3, [pc, #432]	@ (8002664 <SX1272OnDio0Irq+0x1c0>)
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d003      	beq.n	80024c0 <SX1272OnDio0Irq+0x1c>
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	f000 80b2 	beq.w	8002622 <SX1272OnDio0Irq+0x17e>
                }
                break;
            }
            break;
        default:
            break;
 80024be:	e0cd      	b.n	800265c <SX1272OnDio0Irq+0x1b8>
            switch( SX1272.Settings.Modem )
 80024c0:	4b68      	ldr	r3, [pc, #416]	@ (8002664 <SX1272OnDio0Irq+0x1c0>)
 80024c2:	785b      	ldrb	r3, [r3, #1]
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	f040 80a6 	bne.w	8002616 <SX1272OnDio0Irq+0x172>
                    SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 80024ca:	2140      	movs	r1, #64	@ 0x40
 80024cc:	2012      	movs	r0, #18
 80024ce:	f7ff fe51 	bl	8002174 <SX1272Write>
                    irqFlags = SX1272Read( REG_LR_IRQFLAGS );
 80024d2:	2012      	movs	r0, #18
 80024d4:	f7ff fe60 	bl	8002198 <SX1272Read>
 80024d8:	4603      	mov	r3, r0
 80024da:	737b      	strb	r3, [r7, #13]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 80024dc:	7b7b      	ldrb	r3, [r7, #13]
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	f003 0320 	and.w	r3, r3, #32
 80024e4:	2b20      	cmp	r3, #32
 80024e6:	d120      	bne.n	800252a <SX1272OnDio0Irq+0x86>
                        SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 80024e8:	2120      	movs	r1, #32
 80024ea:	2012      	movs	r0, #18
 80024ec:	f7ff fe42 	bl	8002174 <SX1272Write>
                        if( SX1272.Settings.LoRa.RxContinuous == false )
 80024f0:	4b5c      	ldr	r3, [pc, #368]	@ (8002664 <SX1272OnDio0Irq+0x1c0>)
 80024f2:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 80024f6:	f083 0301 	eor.w	r3, r3, #1
 80024fa:	b2db      	uxtb	r3, r3
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d002      	beq.n	8002506 <SX1272OnDio0Irq+0x62>
                            SX1272.Settings.State = RF_IDLE;
 8002500:	4b58      	ldr	r3, [pc, #352]	@ (8002664 <SX1272OnDio0Irq+0x1c0>)
 8002502:	2200      	movs	r2, #0
 8002504:	701a      	strb	r2, [r3, #0]
                        TimerStop( &RxTimeoutTimer );
 8002506:	4858      	ldr	r0, [pc, #352]	@ (8002668 <SX1272OnDio0Irq+0x1c4>)
 8002508:	f000 fb4a 	bl	8002ba0 <TimerStop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 800250c:	4b57      	ldr	r3, [pc, #348]	@ (800266c <SX1272OnDio0Irq+0x1c8>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2b00      	cmp	r3, #0
 8002512:	f000 8082 	beq.w	800261a <SX1272OnDio0Irq+0x176>
 8002516:	4b55      	ldr	r3, [pc, #340]	@ (800266c <SX1272OnDio0Irq+0x1c8>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	691b      	ldr	r3, [r3, #16]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d07c      	beq.n	800261a <SX1272OnDio0Irq+0x176>
                            RadioEvents->RxError( );
 8002520:	4b52      	ldr	r3, [pc, #328]	@ (800266c <SX1272OnDio0Irq+0x1c8>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	691b      	ldr	r3, [r3, #16]
 8002526:	4798      	blx	r3
                        break;
 8002528:	e077      	b.n	800261a <SX1272OnDio0Irq+0x176>
                    SX1272.Settings.LoRaPacketHandler.SnrValue = ( ( ( int8_t )SX1272Read( REG_LR_PKTSNRVALUE ) ) + 2 ) >> 2;
 800252a:	2019      	movs	r0, #25
 800252c:	f7ff fe34 	bl	8002198 <SX1272Read>
 8002530:	4603      	mov	r3, r0
 8002532:	b25b      	sxtb	r3, r3
 8002534:	3302      	adds	r3, #2
 8002536:	109b      	asrs	r3, r3, #2
 8002538:	b25a      	sxtb	r2, r3
 800253a:	4b4a      	ldr	r3, [pc, #296]	@ (8002664 <SX1272OnDio0Irq+0x1c0>)
 800253c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
                    int16_t rssi = SX1272Read( REG_LR_PKTRSSIVALUE );
 8002540:	201a      	movs	r0, #26
 8002542:	f7ff fe29 	bl	8002198 <SX1272Read>
 8002546:	4603      	mov	r3, r0
 8002548:	81fb      	strh	r3, [r7, #14]
                    if( SX1272.Settings.LoRaPacketHandler.SnrValue < 0 )
 800254a:	4b46      	ldr	r3, [pc, #280]	@ (8002664 <SX1272OnDio0Irq+0x1c0>)
 800254c:	f993 305c 	ldrsb.w	r3, [r3, #92]	@ 0x5c
 8002550:	2b00      	cmp	r3, #0
 8002552:	da14      	bge.n	800257e <SX1272OnDio0Irq+0xda>
                        SX1272.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET + rssi + ( rssi >> 4 ) +
 8002554:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002558:	111b      	asrs	r3, r3, #4
 800255a:	b21b      	sxth	r3, r3
 800255c:	b29a      	uxth	r2, r3
 800255e:	89fb      	ldrh	r3, [r7, #14]
 8002560:	4413      	add	r3, r2
 8002562:	b29a      	uxth	r2, r3
                                                                      SX1272.Settings.LoRaPacketHandler.SnrValue;
 8002564:	4b3f      	ldr	r3, [pc, #252]	@ (8002664 <SX1272OnDio0Irq+0x1c0>)
 8002566:	f993 305c 	ldrsb.w	r3, [r3, #92]	@ 0x5c
 800256a:	b29b      	uxth	r3, r3
                        SX1272.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET + rssi + ( rssi >> 4 ) +
 800256c:	4413      	add	r3, r2
 800256e:	b29b      	uxth	r3, r3
 8002570:	3b8b      	subs	r3, #139	@ 0x8b
 8002572:	b29b      	uxth	r3, r3
 8002574:	b21a      	sxth	r2, r3
 8002576:	4b3b      	ldr	r3, [pc, #236]	@ (8002664 <SX1272OnDio0Irq+0x1c0>)
 8002578:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
 800257c:	e00d      	b.n	800259a <SX1272OnDio0Irq+0xf6>
                        SX1272.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET + rssi + ( rssi >> 4 );
 800257e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002582:	111b      	asrs	r3, r3, #4
 8002584:	b21b      	sxth	r3, r3
 8002586:	b29a      	uxth	r2, r3
 8002588:	89fb      	ldrh	r3, [r7, #14]
 800258a:	4413      	add	r3, r2
 800258c:	b29b      	uxth	r3, r3
 800258e:	3b8b      	subs	r3, #139	@ 0x8b
 8002590:	b29b      	uxth	r3, r3
 8002592:	b21a      	sxth	r2, r3
 8002594:	4b33      	ldr	r3, [pc, #204]	@ (8002664 <SX1272OnDio0Irq+0x1c0>)
 8002596:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
                    SX1272.Settings.LoRaPacketHandler.Size = SX1272Read( REG_LR_RXNBBYTES );
 800259a:	2013      	movs	r0, #19
 800259c:	f7ff fdfc 	bl	8002198 <SX1272Read>
 80025a0:	4603      	mov	r3, r0
 80025a2:	461a      	mov	r2, r3
 80025a4:	4b2f      	ldr	r3, [pc, #188]	@ (8002664 <SX1272OnDio0Irq+0x1c0>)
 80025a6:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
                    SX1272Write( REG_LR_FIFOADDRPTR, SX1272Read( REG_LR_FIFORXCURRENTADDR ) );
 80025aa:	2010      	movs	r0, #16
 80025ac:	f7ff fdf4 	bl	8002198 <SX1272Read>
 80025b0:	4603      	mov	r3, r0
 80025b2:	4619      	mov	r1, r3
 80025b4:	200d      	movs	r0, #13
 80025b6:	f7ff fddd 	bl	8002174 <SX1272Write>
                    SX1272ReadFifo( RxTxBuffer, SX1272.Settings.LoRaPacketHandler.Size );
 80025ba:	4b2a      	ldr	r3, [pc, #168]	@ (8002664 <SX1272OnDio0Irq+0x1c0>)
 80025bc:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 80025c0:	4619      	mov	r1, r3
 80025c2:	482b      	ldr	r0, [pc, #172]	@ (8002670 <SX1272OnDio0Irq+0x1cc>)
 80025c4:	f7ff fe6a 	bl	800229c <SX1272ReadFifo>
                    if( SX1272.Settings.LoRa.RxContinuous == false )
 80025c8:	4b26      	ldr	r3, [pc, #152]	@ (8002664 <SX1272OnDio0Irq+0x1c0>)
 80025ca:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 80025ce:	f083 0301 	eor.w	r3, r3, #1
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d002      	beq.n	80025de <SX1272OnDio0Irq+0x13a>
                        SX1272.Settings.State = RF_IDLE;
 80025d8:	4b22      	ldr	r3, [pc, #136]	@ (8002664 <SX1272OnDio0Irq+0x1c0>)
 80025da:	2200      	movs	r2, #0
 80025dc:	701a      	strb	r2, [r3, #0]
                    TimerStop( &RxTimeoutTimer );
 80025de:	4822      	ldr	r0, [pc, #136]	@ (8002668 <SX1272OnDio0Irq+0x1c4>)
 80025e0:	f000 fade 	bl	8002ba0 <TimerStop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 80025e4:	4b21      	ldr	r3, [pc, #132]	@ (800266c <SX1272OnDio0Irq+0x1c8>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d018      	beq.n	800261e <SX1272OnDio0Irq+0x17a>
 80025ec:	4b1f      	ldr	r3, [pc, #124]	@ (800266c <SX1272OnDio0Irq+0x1c8>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d013      	beq.n	800261e <SX1272OnDio0Irq+0x17a>
                        RadioEvents->RxDone( RxTxBuffer, SX1272.Settings.LoRaPacketHandler.Size, SX1272.Settings.LoRaPacketHandler.RssiValue, SX1272.Settings.LoRaPacketHandler.SnrValue );
 80025f6:	4b1d      	ldr	r3, [pc, #116]	@ (800266c <SX1272OnDio0Irq+0x1c8>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	689c      	ldr	r4, [r3, #8]
 80025fc:	4b19      	ldr	r3, [pc, #100]	@ (8002664 <SX1272OnDio0Irq+0x1c0>)
 80025fe:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8002602:	4619      	mov	r1, r3
 8002604:	4b17      	ldr	r3, [pc, #92]	@ (8002664 <SX1272OnDio0Irq+0x1c0>)
 8002606:	f9b3 205e 	ldrsh.w	r2, [r3, #94]	@ 0x5e
 800260a:	4b16      	ldr	r3, [pc, #88]	@ (8002664 <SX1272OnDio0Irq+0x1c0>)
 800260c:	f993 305c 	ldrsb.w	r3, [r3, #92]	@ 0x5c
 8002610:	4817      	ldr	r0, [pc, #92]	@ (8002670 <SX1272OnDio0Irq+0x1cc>)
 8002612:	47a0      	blx	r4
                break;
 8002614:	e003      	b.n	800261e <SX1272OnDio0Irq+0x17a>
                break;
 8002616:	bf00      	nop
 8002618:	e020      	b.n	800265c <SX1272OnDio0Irq+0x1b8>
                        break;
 800261a:	bf00      	nop
 800261c:	e01e      	b.n	800265c <SX1272OnDio0Irq+0x1b8>
                break;
 800261e:	bf00      	nop
            break;
 8002620:	e01c      	b.n	800265c <SX1272OnDio0Irq+0x1b8>
            TimerStop( &TxTimeoutTimer );
 8002622:	4814      	ldr	r0, [pc, #80]	@ (8002674 <SX1272OnDio0Irq+0x1d0>)
 8002624:	f000 fabc 	bl	8002ba0 <TimerStop>
            switch( SX1272.Settings.Modem )
 8002628:	4b0e      	ldr	r3, [pc, #56]	@ (8002664 <SX1272OnDio0Irq+0x1c0>)
 800262a:	785b      	ldrb	r3, [r3, #1]
 800262c:	2b01      	cmp	r3, #1
 800262e:	d103      	bne.n	8002638 <SX1272OnDio0Irq+0x194>
                SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 8002630:	2108      	movs	r1, #8
 8002632:	2012      	movs	r0, #18
 8002634:	f7ff fd9e 	bl	8002174 <SX1272Write>
                SX1272.Settings.State = RF_IDLE;
 8002638:	4b0a      	ldr	r3, [pc, #40]	@ (8002664 <SX1272OnDio0Irq+0x1c0>)
 800263a:	2200      	movs	r2, #0
 800263c:	701a      	strb	r2, [r3, #0]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 800263e:	4b0b      	ldr	r3, [pc, #44]	@ (800266c <SX1272OnDio0Irq+0x1c8>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d008      	beq.n	8002658 <SX1272OnDio0Irq+0x1b4>
 8002646:	4b09      	ldr	r3, [pc, #36]	@ (800266c <SX1272OnDio0Irq+0x1c8>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d003      	beq.n	8002658 <SX1272OnDio0Irq+0x1b4>
                    RadioEvents->TxDone( );
 8002650:	4b06      	ldr	r3, [pc, #24]	@ (800266c <SX1272OnDio0Irq+0x1c8>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4798      	blx	r3
                break;
 8002658:	bf00      	nop
            break;
 800265a:	bf00      	nop
    }
}
 800265c:	bf00      	nop
 800265e:	3714      	adds	r7, #20
 8002660:	46bd      	mov	sp, r7
 8002662:	bd90      	pop	{r4, r7, pc}
 8002664:	20000188 	.word	0x20000188
 8002668:	20000204 	.word	0x20000204
 800266c:	20000084 	.word	0x20000084
 8002670:	20000088 	.word	0x20000088
 8002674:	200001ec 	.word	0x200001ec

08002678 <SX1272OnDio1Irq>:

void SX1272OnDio1Irq( void* context )
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
    switch( SX1272.Settings.State )
 8002680:	4b11      	ldr	r3, [pc, #68]	@ (80026c8 <SX1272OnDio1Irq+0x50>)
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	2b01      	cmp	r3, #1
 8002686:	d117      	bne.n	80026b8 <SX1272OnDio1Irq+0x40>
    {
        case RF_RX_RUNNING:
        	// Sync time out
			TimerStop( &RxTimeoutTimer );
 8002688:	4810      	ldr	r0, [pc, #64]	@ (80026cc <SX1272OnDio1Irq+0x54>)
 800268a:	f000 fa89 	bl	8002ba0 <TimerStop>
			// Clear Irq
			SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 800268e:	2180      	movs	r1, #128	@ 0x80
 8002690:	2012      	movs	r0, #18
 8002692:	f7ff fd6f 	bl	8002174 <SX1272Write>

			SX1272.Settings.State = RF_IDLE;
 8002696:	4b0c      	ldr	r3, [pc, #48]	@ (80026c8 <SX1272OnDio1Irq+0x50>)
 8002698:	2200      	movs	r2, #0
 800269a:	701a      	strb	r2, [r3, #0]
			if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800269c:	4b0c      	ldr	r3, [pc, #48]	@ (80026d0 <SX1272OnDio1Irq+0x58>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d00b      	beq.n	80026bc <SX1272OnDio1Irq+0x44>
 80026a4:	4b0a      	ldr	r3, [pc, #40]	@ (80026d0 <SX1272OnDio1Irq+0x58>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d006      	beq.n	80026bc <SX1272OnDio1Irq+0x44>
			{
				RadioEvents->RxTimeout( );
 80026ae:	4b08      	ldr	r3, [pc, #32]	@ (80026d0 <SX1272OnDio1Irq+0x58>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	68db      	ldr	r3, [r3, #12]
 80026b4:	4798      	blx	r3
			}
            break;
 80026b6:	e001      	b.n	80026bc <SX1272OnDio1Irq+0x44>

        default:
            break;
 80026b8:	bf00      	nop
 80026ba:	e000      	b.n	80026be <SX1272OnDio1Irq+0x46>
            break;
 80026bc:	bf00      	nop
    }
}
 80026be:	bf00      	nop
 80026c0:	3708      	adds	r7, #8
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	20000188 	.word	0x20000188
 80026cc:	20000204 	.word	0x20000204
 80026d0:	20000084 	.word	0x20000084

080026d4 <SX1272SetBoardTcxo>:
    NULL, // void ( *RxBoosted )( uint32_t timeout ) - SX126x Only
    NULL, // void ( *SetRxDutyCycle )( uint32_t rxTime, uint32_t sleepTime ) - SX126x Only
};

void SX1272SetBoardTcxo( uint8_t state )
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	4603      	mov	r3, r0
 80026dc:	71fb      	strb	r3, [r7, #7]

}
 80026de:	bf00      	nop
 80026e0:	370c      	adds	r7, #12
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr

080026ea <SX1272GetBoardTcxoWakeupTime>:

uint32_t SX1272GetBoardTcxoWakeupTime( void )
{
 80026ea:	b480      	push	{r7}
 80026ec:	af00      	add	r7, sp, #0
    return 0;
 80026ee:	2300      	movs	r3, #0
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
	...

080026fc <SX1272Reset>:

void SX1272Reset( void )
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b086      	sub	sp, #24
 8002700:	af00      	add	r7, sp, #0

	// GPIO   
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002702:	1d3b      	adds	r3, r7, #4
 8002704:	2200      	movs	r2, #0
 8002706:	601a      	str	r2, [r3, #0]
 8002708:	605a      	str	r2, [r3, #4]
 800270a:	609a      	str	r2, [r3, #8]
 800270c:	60da      	str	r2, [r3, #12]
 800270e:	611a      	str	r2, [r3, #16]

	// Step 1: Configure RESET as OUTPUT and set HIGH
	GPIO_InitStruct.Pin = RADIO_RESET_Pin;
 8002710:	2302      	movs	r3, #2
 8002712:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;      // Output Push Pull
 8002714:	2301      	movs	r3, #1
 8002716:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;              // No Pull
 8002718:	2300      	movs	r3, #0
 800271a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;     // Low Speed
 800271c:	2300      	movs	r3, #0
 800271e:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(RADIO_RESET_GPIO_Port, &GPIO_InitStruct);
 8002720:	1d3b      	adds	r3, r7, #4
 8002722:	4619      	mov	r1, r3
 8002724:	480e      	ldr	r0, [pc, #56]	@ (8002760 <SX1272Reset+0x64>)
 8002726:	f001 f8fb 	bl	8003920 <HAL_GPIO_Init>

	// Set pin to HIGH (1)
	HAL_GPIO_WritePin(RADIO_RESET_GPIO_Port, RADIO_RESET_Pin, GPIO_PIN_SET);
 800272a:	2201      	movs	r2, #1
 800272c:	2102      	movs	r1, #2
 800272e:	480c      	ldr	r0, [pc, #48]	@ (8002760 <SX1272Reset+0x64>)
 8002730:	f001 fa8a 	bl	8003c48 <HAL_GPIO_WritePin>

	// Wait 1 ms
	HAL_Delay(1);
 8002734:	2001      	movs	r0, #1
 8002736:	f000 ffbd 	bl	80036b4 <HAL_Delay>

	// Step 2: Configure RESET as INPUT
	GPIO_InitStruct.Pin = RADIO_RESET_Pin;
 800273a:	2302      	movs	r3, #2
 800273c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;          // Input mode
 800273e:	2300      	movs	r3, #0
 8002740:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;              // No Pull
 8002742:	2300      	movs	r3, #0
 8002744:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(RADIO_RESET_GPIO_Port, &GPIO_InitStruct);
 8002746:	1d3b      	adds	r3, r7, #4
 8002748:	4619      	mov	r1, r3
 800274a:	4805      	ldr	r0, [pc, #20]	@ (8002760 <SX1272Reset+0x64>)
 800274c:	f001 f8e8 	bl	8003920 <HAL_GPIO_Init>

	// Wait 6 ms
	HAL_Delay(6);
 8002750:	2006      	movs	r0, #6
 8002752:	f000 ffaf 	bl	80036b4 <HAL_Delay>

}
 8002756:	bf00      	nop
 8002758:	3718      	adds	r7, #24
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	40020800 	.word	0x40020800

08002764 <SX1272SetRfTxPower>:

void SX1272SetRfTxPower( int8_t power )
{
 8002764:	b590      	push	{r4, r7, lr}
 8002766:	b085      	sub	sp, #20
 8002768:	af00      	add	r7, sp, #0
 800276a:	4603      	mov	r3, r0
 800276c:	71fb      	strb	r3, [r7, #7]
    uint8_t paConfig = 0;
 800276e:	2300      	movs	r3, #0
 8002770:	73fb      	strb	r3, [r7, #15]
    uint8_t paDac = 0;
 8002772:	2300      	movs	r3, #0
 8002774:	73bb      	strb	r3, [r7, #14]

    paConfig = SX1272Read( REG_PACONFIG );
 8002776:	2009      	movs	r0, #9
 8002778:	f7ff fd0e 	bl	8002198 <SX1272Read>
 800277c:	4603      	mov	r3, r0
 800277e:	73fb      	strb	r3, [r7, #15]
    paDac = SX1272Read( REG_PADAC );
 8002780:	205a      	movs	r0, #90	@ 0x5a
 8002782:	f7ff fd09 	bl	8002198 <SX1272Read>
 8002786:	4603      	mov	r3, r0
 8002788:	73bb      	strb	r3, [r7, #14]

    paConfig = ( paConfig & RF_PACONFIG_PASELECT_MASK ) | SX1272GetPaSelect( SX1272.Settings.Channel );
 800278a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800278e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002792:	b25c      	sxtb	r4, r3
 8002794:	4b43      	ldr	r3, [pc, #268]	@ (80028a4 <SX1272SetRfTxPower+0x140>)
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	4618      	mov	r0, r3
 800279a:	f000 f885 	bl	80028a8 <SX1272GetPaSelect>
 800279e:	4603      	mov	r3, r0
 80027a0:	b25b      	sxtb	r3, r3
 80027a2:	4323      	orrs	r3, r4
 80027a4:	b25b      	sxtb	r3, r3
 80027a6:	73fb      	strb	r3, [r7, #15]

    if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 80027a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	da4e      	bge.n	800284e <SX1272SetRfTxPower+0xea>
    {
        if( power > 17 )
 80027b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b4:	2b11      	cmp	r3, #17
 80027b6:	dd04      	ble.n	80027c2 <SX1272SetRfTxPower+0x5e>
        {
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
 80027b8:	7bbb      	ldrb	r3, [r7, #14]
 80027ba:	f043 0307 	orr.w	r3, r3, #7
 80027be:	73bb      	strb	r3, [r7, #14]
 80027c0:	e008      	b.n	80027d4 <SX1272SetRfTxPower+0x70>
        }
        else
        {
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
 80027c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80027c6:	f023 0307 	bic.w	r3, r3, #7
 80027ca:	b25b      	sxtb	r3, r3
 80027cc:	f043 0304 	orr.w	r3, r3, #4
 80027d0:	b25b      	sxtb	r3, r3
 80027d2:	73bb      	strb	r3, [r7, #14]
        }
        if( ( paDac & RF_PADAC_20DBM_ON ) == RF_PADAC_20DBM_ON )
 80027d4:	7bbb      	ldrb	r3, [r7, #14]
 80027d6:	f003 0307 	and.w	r3, r3, #7
 80027da:	2b07      	cmp	r3, #7
 80027dc:	d11b      	bne.n	8002816 <SX1272SetRfTxPower+0xb2>
        {
            if( power < 5 )
 80027de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e2:	2b04      	cmp	r3, #4
 80027e4:	dc01      	bgt.n	80027ea <SX1272SetRfTxPower+0x86>
            {
                power = 5;
 80027e6:	2305      	movs	r3, #5
 80027e8:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 20 )
 80027ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ee:	2b14      	cmp	r3, #20
 80027f0:	dd01      	ble.n	80027f6 <SX1272SetRfTxPower+0x92>
            {
                power = 20;
 80027f2:	2314      	movs	r3, #20
 80027f4:	71fb      	strb	r3, [r7, #7]
            }
            paConfig = ( paConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 80027f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027fa:	f023 030f 	bic.w	r3, r3, #15
 80027fe:	b25a      	sxtb	r2, r3
 8002800:	79fb      	ldrb	r3, [r7, #7]
 8002802:	3b05      	subs	r3, #5
 8002804:	b2db      	uxtb	r3, r3
 8002806:	b25b      	sxtb	r3, r3
 8002808:	f003 030f 	and.w	r3, r3, #15
 800280c:	b25b      	sxtb	r3, r3
 800280e:	4313      	orrs	r3, r2
 8002810:	b25b      	sxtb	r3, r3
 8002812:	73fb      	strb	r3, [r7, #15]
 8002814:	e037      	b.n	8002886 <SX1272SetRfTxPower+0x122>
        }
        else
        {
            if( power < 2 )
 8002816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281a:	2b01      	cmp	r3, #1
 800281c:	dc01      	bgt.n	8002822 <SX1272SetRfTxPower+0xbe>
            {
                power = 2;
 800281e:	2302      	movs	r3, #2
 8002820:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 17 )
 8002822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002826:	2b11      	cmp	r3, #17
 8002828:	dd01      	ble.n	800282e <SX1272SetRfTxPower+0xca>
            {
                power = 17;
 800282a:	2311      	movs	r3, #17
 800282c:	71fb      	strb	r3, [r7, #7]
            }
            paConfig = ( paConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 800282e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002832:	f023 030f 	bic.w	r3, r3, #15
 8002836:	b25a      	sxtb	r2, r3
 8002838:	79fb      	ldrb	r3, [r7, #7]
 800283a:	3b02      	subs	r3, #2
 800283c:	b2db      	uxtb	r3, r3
 800283e:	b25b      	sxtb	r3, r3
 8002840:	f003 030f 	and.w	r3, r3, #15
 8002844:	b25b      	sxtb	r3, r3
 8002846:	4313      	orrs	r3, r2
 8002848:	b25b      	sxtb	r3, r3
 800284a:	73fb      	strb	r3, [r7, #15]
 800284c:	e01b      	b.n	8002886 <SX1272SetRfTxPower+0x122>
        }
    }
    else
    {
        if( power < -1 )
 800284e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002852:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002856:	da01      	bge.n	800285c <SX1272SetRfTxPower+0xf8>
        {
            power = -1;
 8002858:	23ff      	movs	r3, #255	@ 0xff
 800285a:	71fb      	strb	r3, [r7, #7]
        }
        if( power > 14 )
 800285c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002860:	2b0e      	cmp	r3, #14
 8002862:	dd01      	ble.n	8002868 <SX1272SetRfTxPower+0x104>
        {
            power = 14;
 8002864:	230e      	movs	r3, #14
 8002866:	71fb      	strb	r3, [r7, #7]
        }
        paConfig = ( paConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
 8002868:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800286c:	f023 030f 	bic.w	r3, r3, #15
 8002870:	b25a      	sxtb	r2, r3
 8002872:	79fb      	ldrb	r3, [r7, #7]
 8002874:	3301      	adds	r3, #1
 8002876:	b2db      	uxtb	r3, r3
 8002878:	b25b      	sxtb	r3, r3
 800287a:	f003 030f 	and.w	r3, r3, #15
 800287e:	b25b      	sxtb	r3, r3
 8002880:	4313      	orrs	r3, r2
 8002882:	b25b      	sxtb	r3, r3
 8002884:	73fb      	strb	r3, [r7, #15]
    }
    SX1272Write( REG_PACONFIG, paConfig );
 8002886:	7bfb      	ldrb	r3, [r7, #15]
 8002888:	4619      	mov	r1, r3
 800288a:	2009      	movs	r0, #9
 800288c:	f7ff fc72 	bl	8002174 <SX1272Write>
    SX1272Write( REG_PADAC, paDac );
 8002890:	7bbb      	ldrb	r3, [r7, #14]
 8002892:	4619      	mov	r1, r3
 8002894:	205a      	movs	r0, #90	@ 0x5a
 8002896:	f7ff fc6d 	bl	8002174 <SX1272Write>
}
 800289a:	bf00      	nop
 800289c:	3714      	adds	r7, #20
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd90      	pop	{r4, r7, pc}
 80028a2:	bf00      	nop
 80028a4:	20000188 	.word	0x20000188

080028a8 <SX1272GetPaSelect>:

static uint8_t SX1272GetPaSelect( uint32_t channel )
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
    return RF_PACONFIG_PASELECT_RFO;
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	370c      	adds	r7, #12
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr
	...

080028c0 <SX1272SetAntSwLowPower>:

void SX1272SetAntSwLowPower( bool status )
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	4603      	mov	r3, r0
 80028c8:	71fb      	strb	r3, [r7, #7]
	if (RadioIsActive != status )
 80028ca:	4b0b      	ldr	r3, [pc, #44]	@ (80028f8 <SX1272SetAntSwLowPower+0x38>)
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	79fa      	ldrb	r2, [r7, #7]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d00d      	beq.n	80028f0 <SX1272SetAntSwLowPower+0x30>
    {
        RadioIsActive = status;
 80028d4:	4a08      	ldr	r2, [pc, #32]	@ (80028f8 <SX1272SetAntSwLowPower+0x38>)
 80028d6:	79fb      	ldrb	r3, [r7, #7]
 80028d8:	7013      	strb	r3, [r2, #0]

        if( status == false )
 80028da:	79fb      	ldrb	r3, [r7, #7]
 80028dc:	f083 0301 	eor.w	r3, r3, #1
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d002      	beq.n	80028ec <SX1272SetAntSwLowPower+0x2c>
        {
            SX1272AntSwInit( );
 80028e6:	f000 f809 	bl	80028fc <SX1272AntSwInit>
        else
        {
            SX1272AntSwDeInit( );
        }
    }
}
 80028ea:	e001      	b.n	80028f0 <SX1272SetAntSwLowPower+0x30>
            SX1272AntSwDeInit( );
 80028ec:	f000 f838 	bl	8002960 <SX1272AntSwDeInit>
}
 80028f0:	bf00      	nop
 80028f2:	3708      	adds	r7, #8
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	20000234 	.word	0x20000234

080028fc <SX1272AntSwInit>:

void SX1272AntSwInit( void )
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b086      	sub	sp, #24
 8002900:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002902:	1d3b      	adds	r3, r7, #4
 8002904:	2200      	movs	r2, #0
 8002906:	601a      	str	r2, [r3, #0]
 8002908:	605a      	str	r2, [r3, #4]
 800290a:	609a      	str	r2, [r3, #8]
 800290c:	60da      	str	r2, [r3, #12]
 800290e:	611a      	str	r2, [r3, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE(); // RADIO_ANT_SWITCH PC0 
 8002910:	2300      	movs	r3, #0
 8002912:	603b      	str	r3, [r7, #0]
 8002914:	4b10      	ldr	r3, [pc, #64]	@ (8002958 <SX1272AntSwInit+0x5c>)
 8002916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002918:	4a0f      	ldr	r2, [pc, #60]	@ (8002958 <SX1272AntSwInit+0x5c>)
 800291a:	f043 0304 	orr.w	r3, r3, #4
 800291e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002920:	4b0d      	ldr	r3, [pc, #52]	@ (8002958 <SX1272AntSwInit+0x5c>)
 8002922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002924:	f003 0304 	and.w	r3, r3, #4
 8002928:	603b      	str	r3, [r7, #0]
 800292a:	683b      	ldr	r3, [r7, #0]

    // Configure ANT_SWITCH pin as OUTPUT
    GPIO_InitStruct.Pin = RADIO_ANT_SWITCH_Pin;
 800292c:	2301      	movs	r3, #1
 800292e:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;  // Push-Pull Output
 8002930:	2301      	movs	r3, #1
 8002932:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;          // Pull-up
 8002934:	2301      	movs	r3, #1
 8002936:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002938:	2300      	movs	r3, #0
 800293a:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(RADIO_ANT_SWITCH_GPIO_Port, &GPIO_InitStruct);
 800293c:	1d3b      	adds	r3, r7, #4
 800293e:	4619      	mov	r1, r3
 8002940:	4806      	ldr	r0, [pc, #24]	@ (800295c <SX1272AntSwInit+0x60>)
 8002942:	f000 ffed 	bl	8003920 <HAL_GPIO_Init>

    // Set initial state to LOW
    HAL_GPIO_WritePin(RADIO_ANT_SWITCH_GPIO_Port, RADIO_ANT_SWITCH_Pin, GPIO_PIN_RESET);
 8002946:	2200      	movs	r2, #0
 8002948:	2101      	movs	r1, #1
 800294a:	4804      	ldr	r0, [pc, #16]	@ (800295c <SX1272AntSwInit+0x60>)
 800294c:	f001 f97c 	bl	8003c48 <HAL_GPIO_WritePin>
}
 8002950:	bf00      	nop
 8002952:	3718      	adds	r7, #24
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	40023800 	.word	0x40023800
 800295c:	40020800 	.word	0x40020800

08002960 <SX1272AntSwDeInit>:

void SX1272AntSwDeInit( void )
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b086      	sub	sp, #24
 8002964:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002966:	1d3b      	adds	r3, r7, #4
 8002968:	2200      	movs	r2, #0
 800296a:	601a      	str	r2, [r3, #0]
 800296c:	605a      	str	r2, [r3, #4]
 800296e:	609a      	str	r2, [r3, #8]
 8002970:	60da      	str	r2, [r3, #12]
 8002972:	611a      	str	r2, [r3, #16]

    // Configure ANT_SWITCH pin as ANALOG (high impedance)
    GPIO_InitStruct.Pin = RADIO_ANT_SWITCH_Pin;
 8002974:	2301      	movs	r3, #1
 8002976:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;     // Analog mode (high impedance)
 8002978:	2303      	movs	r3, #3
 800297a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;          // No pull
 800297c:	2300      	movs	r3, #0
 800297e:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(RADIO_ANT_SWITCH_GPIO_Port, &GPIO_InitStruct);
 8002980:	1d3b      	adds	r3, r7, #4
 8002982:	4619      	mov	r1, r3
 8002984:	4803      	ldr	r0, [pc, #12]	@ (8002994 <SX1272AntSwDeInit+0x34>)
 8002986:	f000 ffcb 	bl	8003920 <HAL_GPIO_Init>
}
 800298a:	bf00      	nop
 800298c:	3718      	adds	r7, #24
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	40020800 	.word	0x40020800

08002998 <SX1272SetAntSw>:


void SX1272SetAntSw( uint8_t opMode )
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	4603      	mov	r3, r0
 80029a0:	71fb      	strb	r3, [r7, #7]
    switch( opMode )
 80029a2:	79fb      	ldrb	r3, [r7, #7]
 80029a4:	2b03      	cmp	r3, #3
 80029a6:	d105      	bne.n	80029b4 <SX1272SetAntSw+0x1c>
    {
    case RFLR_OPMODE_TRANSMITTER:
        HAL_GPIO_WritePin(RADIO_ANT_SWITCH_GPIO_Port, RADIO_ANT_SWITCH_Pin, GPIO_PIN_SET);
 80029a8:	2201      	movs	r2, #1
 80029aa:	2101      	movs	r1, #1
 80029ac:	4806      	ldr	r0, [pc, #24]	@ (80029c8 <SX1272SetAntSw+0x30>)
 80029ae:	f001 f94b 	bl	8003c48 <HAL_GPIO_WritePin>
        break;
 80029b2:	e005      	b.n	80029c0 <SX1272SetAntSw+0x28>
    case RFLR_OPMODE_RECEIVER:
    case RFLR_OPMODE_RECEIVER_SINGLE:
    case RFLR_OPMODE_CAD:
    default:
        HAL_GPIO_WritePin(RADIO_ANT_SWITCH_GPIO_Port, RADIO_ANT_SWITCH_Pin, GPIO_PIN_RESET);
 80029b4:	2200      	movs	r2, #0
 80029b6:	2101      	movs	r1, #1
 80029b8:	4803      	ldr	r0, [pc, #12]	@ (80029c8 <SX1272SetAntSw+0x30>)
 80029ba:	f001 f945 	bl	8003c48 <HAL_GPIO_WritePin>
        break;
 80029be:	bf00      	nop
    }
}
 80029c0:	bf00      	nop
 80029c2:	3708      	adds	r7, #8
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	40020800 	.word	0x40020800

080029cc <SX1272CheckRfFrequency>:

bool SX1272CheckRfFrequency( uint32_t frequency )
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
    // Implement check. Currently all frequencies are supported
    return true;
 80029d4:	2301      	movs	r3, #1
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	370c      	adds	r7, #12
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
	...

080029e4 <TimerInsertInList>:
 *         the next timer object to expire.
 *
 * \param [IN] obj Timer object to be become the new head
 */
static void TimerInsertInList( TimerEvent_t *obj )
{
 80029e4:	b480      	push	{r7}
 80029e6:	b085      	sub	sp, #20
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
    TimerEvent_t *cur = TimerListHead;
 80029ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002a68 <TimerInsertInList+0x84>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	60fb      	str	r3, [r7, #12]
    TimerEvent_t *prev = NULL;
 80029f2:	2300      	movs	r3, #0
 80029f4:	60bb      	str	r3, [r7, #8]

    //        
    if( ( TimerListHead == NULL ) || ( obj->Timestamp < TimerListHead->Timestamp ) )
 80029f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002a68 <TimerInsertInList+0x84>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d006      	beq.n	8002a0c <TimerInsertInList+0x28>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	4b19      	ldr	r3, [pc, #100]	@ (8002a68 <TimerInsertInList+0x84>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d21c      	bcs.n	8002a46 <TimerInsertInList+0x62>
    {
        obj->Next = TimerListHead;
 8002a0c:	4b16      	ldr	r3, [pc, #88]	@ (8002a68 <TimerInsertInList+0x84>)
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	615a      	str	r2, [r3, #20]
        TimerListHead = obj;
 8002a14:	4a14      	ldr	r2, [pc, #80]	@ (8002a68 <TimerInsertInList+0x84>)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6013      	str	r3, [r2, #0]
        return;
 8002a1a:	e01f      	b.n	8002a5c <TimerInsertInList+0x78>
    }

    //    (  )
    while( cur != NULL )
    {
        if( obj->Timestamp < cur->Timestamp )
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d209      	bcs.n	8002a3c <TimerInsertInList+0x58>
        {
            obj->Next = cur;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	68fa      	ldr	r2, [r7, #12]
 8002a2c:	615a      	str	r2, [r3, #20]
            if( prev != NULL )
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d012      	beq.n	8002a5a <TimerInsertInList+0x76>
            {
                prev->Next = obj;
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	615a      	str	r2, [r3, #20]
            }
            return;
 8002a3a:	e00e      	b.n	8002a5a <TimerInsertInList+0x76>
        }
        prev = cur;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	60bb      	str	r3, [r7, #8]
        cur = cur->Next;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	695b      	ldr	r3, [r3, #20]
 8002a44:	60fb      	str	r3, [r7, #12]
    while( cur != NULL )
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d1e7      	bne.n	8002a1c <TimerInsertInList+0x38>
    }

    //   
    prev->Next = obj;
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	615a      	str	r2, [r3, #20]
    obj->Next = NULL;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	615a      	str	r2, [r3, #20]
 8002a58:	e000      	b.n	8002a5c <TimerInsertInList+0x78>
            return;
 8002a5a:	bf00      	nop
}
 8002a5c:	3714      	adds	r7, #20
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
 8002a66:	bf00      	nop
 8002a68:	20000238 	.word	0x20000238

08002a6c <TimerRemoveFromList>:

/*!
 * \brief Removes the head timer object.
 */
static void TimerRemoveFromList( TimerEvent_t *obj )
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b085      	sub	sp, #20
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
    TimerEvent_t *cur = TimerListHead;
 8002a74:	4b1a      	ldr	r3, [pc, #104]	@ (8002ae0 <TimerRemoveFromList+0x74>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	60fb      	str	r3, [r7, #12]
    TimerEvent_t *prev = NULL;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	60bb      	str	r3, [r7, #8]

    //   
    if( TimerListHead == NULL )
 8002a7e:	4b18      	ldr	r3, [pc, #96]	@ (8002ae0 <TimerRemoveFromList+0x74>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d025      	beq.n	8002ad2 <TimerRemoveFromList+0x66>
    {
        return;
    }

    //   
    if( TimerListHead == obj )
 8002a86:	4b16      	ldr	r3, [pc, #88]	@ (8002ae0 <TimerRemoveFromList+0x74>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d11c      	bne.n	8002aca <TimerRemoveFromList+0x5e>
    {
        TimerListHead = TimerListHead->Next;
 8002a90:	4b13      	ldr	r3, [pc, #76]	@ (8002ae0 <TimerRemoveFromList+0x74>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	695b      	ldr	r3, [r3, #20]
 8002a96:	4a12      	ldr	r2, [pc, #72]	@ (8002ae0 <TimerRemoveFromList+0x74>)
 8002a98:	6013      	str	r3, [r2, #0]
        obj->Next = NULL;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	615a      	str	r2, [r3, #20]
        return;
 8002aa0:	e018      	b.n	8002ad4 <TimerRemoveFromList+0x68>
    }

    //   
    while( cur != NULL )
    {
        if( cur == obj )
 8002aa2:	68fa      	ldr	r2, [r7, #12]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d10a      	bne.n	8002ac0 <TimerRemoveFromList+0x54>
        {
            if( prev != NULL )
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d003      	beq.n	8002ab8 <TimerRemoveFromList+0x4c>
            {
                prev->Next = cur->Next;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	695a      	ldr	r2, [r3, #20]
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	615a      	str	r2, [r3, #20]
            }
            obj->Next = NULL;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2200      	movs	r2, #0
 8002abc:	615a      	str	r2, [r3, #20]
            return;
 8002abe:	e009      	b.n	8002ad4 <TimerRemoveFromList+0x68>
        }
        prev = cur;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	60bb      	str	r3, [r7, #8]
        cur = cur->Next;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	695b      	ldr	r3, [r3, #20]
 8002ac8:	60fb      	str	r3, [r7, #12]
    while( cur != NULL )
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d1e8      	bne.n	8002aa2 <TimerRemoveFromList+0x36>
 8002ad0:	e000      	b.n	8002ad4 <TimerRemoveFromList+0x68>
        return;
 8002ad2:	bf00      	nop
    }
}
 8002ad4:	3714      	adds	r7, #20
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002adc:	4770      	bx	lr
 8002ade:	bf00      	nop
 8002ae0:	20000238 	.word	0x20000238

08002ae4 <TimerInit>:

void TimerInit( TimerEvent_t *obj, void ( *callback )( void* context ) )
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
    obj->Timestamp = 0;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	601a      	str	r2, [r3, #0]
    obj->ReloadValue = 0;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	605a      	str	r2, [r3, #4]
    obj->IsStarted = false;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	721a      	strb	r2, [r3, #8]
    obj->Context = NULL;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2200      	movs	r2, #0
 8002b04:	60da      	str	r2, [r3, #12]
    obj->Callback = callback;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	683a      	ldr	r2, [r7, #0]
 8002b0a:	611a      	str	r2, [r3, #16]
    obj->Next = NULL;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	615a      	str	r2, [r3, #20]
}
 8002b12:	bf00      	nop
 8002b14:	370c      	adds	r7, #12
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
	...

08002b20 <TimerStart>:

void TimerStart( TimerEvent_t *obj )
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b28:	b672      	cpsid	i
}
 8002b2a:	bf00      	nop
//    uint32_t elapsedTime = 0;

    //    ( )
    __disable_irq( );

    if( ( obj == NULL ) || ( TimerListHead == obj ) )
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d004      	beq.n	8002b3c <TimerStart+0x1c>
 8002b32:	4b18      	ldr	r3, [pc, #96]	@ (8002b94 <TimerStart+0x74>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d102      	bne.n	8002b42 <TimerStart+0x22>
  __ASM volatile ("cpsie i" : : : "memory");
 8002b3c:	b662      	cpsie	i
}
 8002b3e:	bf00      	nop
    {
        __enable_irq( );
        return;
 8002b40:	e024      	b.n	8002b8c <TimerStart+0x6c>
    }

    obj->Timestamp = TimerTickCounter + obj->ReloadValue;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	685a      	ldr	r2, [r3, #4]
 8002b46:	4b14      	ldr	r3, [pc, #80]	@ (8002b98 <TimerStart+0x78>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	441a      	add	r2, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	601a      	str	r2, [r3, #0]
    obj->IsStarted = true;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2201      	movs	r2, #1
 8002b54:	721a      	strb	r2, [r3, #8]

    if( TimerListHead == NULL )
 8002b56:	4b0f      	ldr	r3, [pc, #60]	@ (8002b94 <TimerStart+0x74>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d106      	bne.n	8002b6c <TimerStart+0x4c>
    {
        // TIM2 
        HAL_TIM_Base_Start_IT(&htim2);
 8002b5e:	480f      	ldr	r0, [pc, #60]	@ (8002b9c <TimerStart+0x7c>)
 8002b60:	f002 fcae 	bl	80054c0 <HAL_TIM_Base_Start_IT>
        TimerInsertInList( obj );
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f7ff ff3d 	bl	80029e4 <TimerInsertInList>
 8002b6a:	e00d      	b.n	8002b88 <TimerStart+0x68>
    else
    {
//        elapsedTime = TimerTickCounter - TimerListHead->Timestamp;

        //      
        if( obj->Timestamp < TimerListHead->Timestamp )
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	4b08      	ldr	r3, [pc, #32]	@ (8002b94 <TimerStart+0x74>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d203      	bcs.n	8002b82 <TimerStart+0x62>
        {
            TimerInsertInList( obj );
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f7ff ff32 	bl	80029e4 <TimerInsertInList>
 8002b80:	e002      	b.n	8002b88 <TimerStart+0x68>
        }
        else
        {
            TimerInsertInList( obj );
 8002b82:	6878      	ldr	r0, [r7, #4]
 8002b84:	f7ff ff2e 	bl	80029e4 <TimerInsertInList>
  __ASM volatile ("cpsie i" : : : "memory");
 8002b88:	b662      	cpsie	i
}
 8002b8a:	bf00      	nop
        }
    }

    __enable_irq( );
}
 8002b8c:	3708      	adds	r7, #8
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	20000238 	.word	0x20000238
 8002b98:	2000023c 	.word	0x2000023c
 8002b9c:	20000298 	.word	0x20000298

08002ba0 <TimerStop>:

void TimerStop( TimerEvent_t *obj )
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b082      	sub	sp, #8
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8002ba8:	b672      	cpsid	i
}
 8002baa:	bf00      	nop
    //    ( )
    __disable_irq( );

    TimerRemoveFromList( obj );
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	f7ff ff5d 	bl	8002a6c <TimerRemoveFromList>
    obj->IsStarted = false;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	721a      	strb	r2, [r3, #8]

    //    
    if( TimerListHead == NULL )
 8002bb8:	4b06      	ldr	r3, [pc, #24]	@ (8002bd4 <TimerStop+0x34>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d102      	bne.n	8002bc6 <TimerStop+0x26>
    {
        HAL_TIM_Base_Stop_IT(&htim2);
 8002bc0:	4805      	ldr	r0, [pc, #20]	@ (8002bd8 <TimerStop+0x38>)
 8002bc2:	f002 fced 	bl	80055a0 <HAL_TIM_Base_Stop_IT>
  __ASM volatile ("cpsie i" : : : "memory");
 8002bc6:	b662      	cpsie	i
}
 8002bc8:	bf00      	nop
    }

    __enable_irq( );
}
 8002bca:	bf00      	nop
 8002bcc:	3708      	adds	r7, #8
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	20000238 	.word	0x20000238
 8002bd8:	20000298 	.word	0x20000298

08002bdc <TimerSetValue>:
    TimerStop( obj );
    TimerStart( obj );
}

void TimerSetValue( TimerEvent_t *obj, uint32_t value )
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b085      	sub	sp, #20
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
 8002be4:	6039      	str	r1, [r7, #0]
    uint32_t minValue = 1; //  1ms
 8002be6:	2301      	movs	r3, #1
 8002be8:	60fb      	str	r3, [r7, #12]

    if( value < minValue )
 8002bea:	683a      	ldr	r2, [r7, #0]
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d201      	bcs.n	8002bf6 <TimerSetValue+0x1a>
    {
        value = minValue;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	603b      	str	r3, [r7, #0]
    }

    obj->ReloadValue = value;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	683a      	ldr	r2, [r7, #0]
 8002bfa:	605a      	str	r2, [r3, #4]
}
 8002bfc:	bf00      	nop
 8002bfe:	3714      	adds	r7, #20
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <memcpy1>:
{
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
}

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b085      	sub	sp, #20
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	60b9      	str	r1, [r7, #8]
 8002c12:	4613      	mov	r3, r2
 8002c14:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 8002c16:	e007      	b.n	8002c28 <memcpy1+0x20>
    {
        *dst++ = *src++;
 8002c18:	68ba      	ldr	r2, [r7, #8]
 8002c1a:	1c53      	adds	r3, r2, #1
 8002c1c:	60bb      	str	r3, [r7, #8]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	1c59      	adds	r1, r3, #1
 8002c22:	60f9      	str	r1, [r7, #12]
 8002c24:	7812      	ldrb	r2, [r2, #0]
 8002c26:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8002c28:	88fb      	ldrh	r3, [r7, #6]
 8002c2a:	1e5a      	subs	r2, r3, #1
 8002c2c:	80fa      	strh	r2, [r7, #6]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1f2      	bne.n	8002c18 <memcpy1+0x10>
    }
}
 8002c32:	bf00      	nop
 8002c34:	bf00      	nop
 8002c36:	3714      	adds	r7, #20
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c44:	f000 fcc4 	bl	80035d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c48:	f000 f80c 	bl	8002c64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c4c:	f000 f924 	bl	8002e98 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002c50:	f000 f8f8 	bl	8002e44 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8002c54:	f000 f874 	bl	8002d40 <MX_SPI1_Init>
  MX_TIM2_Init();
 8002c58:	f000 f8a8 	bl	8002dac <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  LoRa_Init();   // LoRa  
 8002c5c:	f000 f9f4 	bl	8003048 <LoRa_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002c60:	bf00      	nop
 8002c62:	e7fd      	b.n	8002c60 <main+0x20>

08002c64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b094      	sub	sp, #80	@ 0x50
 8002c68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c6a:	f107 031c 	add.w	r3, r7, #28
 8002c6e:	2234      	movs	r2, #52	@ 0x34
 8002c70:	2100      	movs	r1, #0
 8002c72:	4618      	mov	r0, r3
 8002c74:	f003 fdba 	bl	80067ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c78:	f107 0308 	add.w	r3, r7, #8
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	601a      	str	r2, [r3, #0]
 8002c80:	605a      	str	r2, [r3, #4]
 8002c82:	609a      	str	r2, [r3, #8]
 8002c84:	60da      	str	r2, [r3, #12]
 8002c86:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c88:	2300      	movs	r3, #0
 8002c8a:	607b      	str	r3, [r7, #4]
 8002c8c:	4b2a      	ldr	r3, [pc, #168]	@ (8002d38 <SystemClock_Config+0xd4>)
 8002c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c90:	4a29      	ldr	r2, [pc, #164]	@ (8002d38 <SystemClock_Config+0xd4>)
 8002c92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c96:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c98:	4b27      	ldr	r3, [pc, #156]	@ (8002d38 <SystemClock_Config+0xd4>)
 8002c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ca0:	607b      	str	r3, [r7, #4]
 8002ca2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	603b      	str	r3, [r7, #0]
 8002ca8:	4b24      	ldr	r3, [pc, #144]	@ (8002d3c <SystemClock_Config+0xd8>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002cb0:	4a22      	ldr	r2, [pc, #136]	@ (8002d3c <SystemClock_Config+0xd8>)
 8002cb2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cb6:	6013      	str	r3, [r2, #0]
 8002cb8:	4b20      	ldr	r3, [pc, #128]	@ (8002d3c <SystemClock_Config+0xd8>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002cc0:	603b      	str	r3, [r7, #0]
 8002cc2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002cc4:	2302      	movs	r3, #2
 8002cc6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ccc:	2310      	movs	r3, #16
 8002cce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002cd0:	2302      	movs	r3, #2
 8002cd2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002cd8:	2310      	movs	r3, #16
 8002cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002cdc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002ce0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002ce2:	2304      	movs	r3, #4
 8002ce4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002cea:	2302      	movs	r3, #2
 8002cec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002cee:	f107 031c 	add.w	r3, r7, #28
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f001 fb24 	bl	8004340 <HAL_RCC_OscConfig>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d001      	beq.n	8002d02 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002cfe:	f000 fa73 	bl	80031e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d02:	230f      	movs	r3, #15
 8002d04:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d06:	2302      	movs	r3, #2
 8002d08:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002d0e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d12:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d14:	2300      	movs	r3, #0
 8002d16:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002d18:	f107 0308 	add.w	r3, r7, #8
 8002d1c:	2102      	movs	r1, #2
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f000 ffc4 	bl	8003cac <HAL_RCC_ClockConfig>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d001      	beq.n	8002d2e <SystemClock_Config+0xca>
  {
    Error_Handler();
 8002d2a:	f000 fa5d 	bl	80031e8 <Error_Handler>
  }
}
 8002d2e:	bf00      	nop
 8002d30:	3750      	adds	r7, #80	@ 0x50
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	40023800 	.word	0x40023800
 8002d3c:	40007000 	.word	0x40007000

08002d40 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002d44:	4b17      	ldr	r3, [pc, #92]	@ (8002da4 <MX_SPI1_Init+0x64>)
 8002d46:	4a18      	ldr	r2, [pc, #96]	@ (8002da8 <MX_SPI1_Init+0x68>)
 8002d48:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002d4a:	4b16      	ldr	r3, [pc, #88]	@ (8002da4 <MX_SPI1_Init+0x64>)
 8002d4c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002d50:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002d52:	4b14      	ldr	r3, [pc, #80]	@ (8002da4 <MX_SPI1_Init+0x64>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d58:	4b12      	ldr	r3, [pc, #72]	@ (8002da4 <MX_SPI1_Init+0x64>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d5e:	4b11      	ldr	r3, [pc, #68]	@ (8002da4 <MX_SPI1_Init+0x64>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d64:	4b0f      	ldr	r3, [pc, #60]	@ (8002da4 <MX_SPI1_Init+0x64>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002d6a:	4b0e      	ldr	r3, [pc, #56]	@ (8002da4 <MX_SPI1_Init+0x64>)
 8002d6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d70:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002d72:	4b0c      	ldr	r3, [pc, #48]	@ (8002da4 <MX_SPI1_Init+0x64>)
 8002d74:	2228      	movs	r2, #40	@ 0x28
 8002d76:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d78:	4b0a      	ldr	r3, [pc, #40]	@ (8002da4 <MX_SPI1_Init+0x64>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d7e:	4b09      	ldr	r3, [pc, #36]	@ (8002da4 <MX_SPI1_Init+0x64>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d84:	4b07      	ldr	r3, [pc, #28]	@ (8002da4 <MX_SPI1_Init+0x64>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002d8a:	4b06      	ldr	r3, [pc, #24]	@ (8002da4 <MX_SPI1_Init+0x64>)
 8002d8c:	220a      	movs	r2, #10
 8002d8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002d90:	4804      	ldr	r0, [pc, #16]	@ (8002da4 <MX_SPI1_Init+0x64>)
 8002d92:	f001 fd73 	bl	800487c <HAL_SPI_Init>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d001      	beq.n	8002da0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002d9c:	f000 fa24 	bl	80031e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002da0:	bf00      	nop
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	20000240 	.word	0x20000240
 8002da8:	40013000 	.word	0x40013000

08002dac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002db2:	f107 0308 	add.w	r3, r7, #8
 8002db6:	2200      	movs	r2, #0
 8002db8:	601a      	str	r2, [r3, #0]
 8002dba:	605a      	str	r2, [r3, #4]
 8002dbc:	609a      	str	r2, [r3, #8]
 8002dbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dc0:	463b      	mov	r3, r7
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	601a      	str	r2, [r3, #0]
 8002dc6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002dc8:	4b1d      	ldr	r3, [pc, #116]	@ (8002e40 <MX_TIM2_Init+0x94>)
 8002dca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002dce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50-1;
 8002dd0:	4b1b      	ldr	r3, [pc, #108]	@ (8002e40 <MX_TIM2_Init+0x94>)
 8002dd2:	2231      	movs	r2, #49	@ 0x31
 8002dd4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dd6:	4b1a      	ldr	r3, [pc, #104]	@ (8002e40 <MX_TIM2_Init+0x94>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002ddc:	4b18      	ldr	r3, [pc, #96]	@ (8002e40 <MX_TIM2_Init+0x94>)
 8002dde:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002de2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002de4:	4b16      	ldr	r3, [pc, #88]	@ (8002e40 <MX_TIM2_Init+0x94>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dea:	4b15      	ldr	r3, [pc, #84]	@ (8002e40 <MX_TIM2_Init+0x94>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002df0:	4813      	ldr	r0, [pc, #76]	@ (8002e40 <MX_TIM2_Init+0x94>)
 8002df2:	f002 fb15 	bl	8005420 <HAL_TIM_Base_Init>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d001      	beq.n	8002e00 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002dfc:	f000 f9f4 	bl	80031e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e04:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002e06:	f107 0308 	add.w	r3, r7, #8
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	480c      	ldr	r0, [pc, #48]	@ (8002e40 <MX_TIM2_Init+0x94>)
 8002e0e:	f002 fce6 	bl	80057de <HAL_TIM_ConfigClockSource>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002e18:	f000 f9e6 	bl	80031e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e20:	2300      	movs	r3, #0
 8002e22:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e24:	463b      	mov	r3, r7
 8002e26:	4619      	mov	r1, r3
 8002e28:	4805      	ldr	r0, [pc, #20]	@ (8002e40 <MX_TIM2_Init+0x94>)
 8002e2a:	f002 ff11 	bl	8005c50 <HAL_TIMEx_MasterConfigSynchronization>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d001      	beq.n	8002e38 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002e34:	f000 f9d8 	bl	80031e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002e38:	bf00      	nop
 8002e3a:	3718      	adds	r7, #24
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	20000298 	.word	0x20000298

08002e44 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002e48:	4b11      	ldr	r3, [pc, #68]	@ (8002e90 <MX_USART2_UART_Init+0x4c>)
 8002e4a:	4a12      	ldr	r2, [pc, #72]	@ (8002e94 <MX_USART2_UART_Init+0x50>)
 8002e4c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002e4e:	4b10      	ldr	r3, [pc, #64]	@ (8002e90 <MX_USART2_UART_Init+0x4c>)
 8002e50:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002e54:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002e56:	4b0e      	ldr	r3, [pc, #56]	@ (8002e90 <MX_USART2_UART_Init+0x4c>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8002e90 <MX_USART2_UART_Init+0x4c>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002e62:	4b0b      	ldr	r3, [pc, #44]	@ (8002e90 <MX_USART2_UART_Init+0x4c>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e68:	4b09      	ldr	r3, [pc, #36]	@ (8002e90 <MX_USART2_UART_Init+0x4c>)
 8002e6a:	220c      	movs	r2, #12
 8002e6c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e6e:	4b08      	ldr	r3, [pc, #32]	@ (8002e90 <MX_USART2_UART_Init+0x4c>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e74:	4b06      	ldr	r3, [pc, #24]	@ (8002e90 <MX_USART2_UART_Init+0x4c>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e7a:	4805      	ldr	r0, [pc, #20]	@ (8002e90 <MX_USART2_UART_Init+0x4c>)
 8002e7c:	f002 ff78 	bl	8005d70 <HAL_UART_Init>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d001      	beq.n	8002e8a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002e86:	f000 f9af 	bl	80031e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002e8a:	bf00      	nop
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	200002e0 	.word	0x200002e0
 8002e94:	40004400 	.word	0x40004400

08002e98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b08a      	sub	sp, #40	@ 0x28
 8002e9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e9e:	f107 0314 	add.w	r3, r7, #20
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	601a      	str	r2, [r3, #0]
 8002ea6:	605a      	str	r2, [r3, #4]
 8002ea8:	609a      	str	r2, [r3, #8]
 8002eaa:	60da      	str	r2, [r3, #12]
 8002eac:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002eae:	2300      	movs	r3, #0
 8002eb0:	613b      	str	r3, [r7, #16]
 8002eb2:	4b56      	ldr	r3, [pc, #344]	@ (800300c <MX_GPIO_Init+0x174>)
 8002eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb6:	4a55      	ldr	r2, [pc, #340]	@ (800300c <MX_GPIO_Init+0x174>)
 8002eb8:	f043 0304 	orr.w	r3, r3, #4
 8002ebc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ebe:	4b53      	ldr	r3, [pc, #332]	@ (800300c <MX_GPIO_Init+0x174>)
 8002ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ec2:	f003 0304 	and.w	r3, r3, #4
 8002ec6:	613b      	str	r3, [r7, #16]
 8002ec8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002eca:	2300      	movs	r3, #0
 8002ecc:	60fb      	str	r3, [r7, #12]
 8002ece:	4b4f      	ldr	r3, [pc, #316]	@ (800300c <MX_GPIO_Init+0x174>)
 8002ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed2:	4a4e      	ldr	r2, [pc, #312]	@ (800300c <MX_GPIO_Init+0x174>)
 8002ed4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ed8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eda:	4b4c      	ldr	r3, [pc, #304]	@ (800300c <MX_GPIO_Init+0x174>)
 8002edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ede:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ee2:	60fb      	str	r3, [r7, #12]
 8002ee4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	60bb      	str	r3, [r7, #8]
 8002eea:	4b48      	ldr	r3, [pc, #288]	@ (800300c <MX_GPIO_Init+0x174>)
 8002eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eee:	4a47      	ldr	r2, [pc, #284]	@ (800300c <MX_GPIO_Init+0x174>)
 8002ef0:	f043 0301 	orr.w	r3, r3, #1
 8002ef4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ef6:	4b45      	ldr	r3, [pc, #276]	@ (800300c <MX_GPIO_Init+0x174>)
 8002ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002efa:	f003 0301 	and.w	r3, r3, #1
 8002efe:	60bb      	str	r3, [r7, #8]
 8002f00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f02:	2300      	movs	r3, #0
 8002f04:	607b      	str	r3, [r7, #4]
 8002f06:	4b41      	ldr	r3, [pc, #260]	@ (800300c <MX_GPIO_Init+0x174>)
 8002f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f0a:	4a40      	ldr	r2, [pc, #256]	@ (800300c <MX_GPIO_Init+0x174>)
 8002f0c:	f043 0302 	orr.w	r3, r3, #2
 8002f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f12:	4b3e      	ldr	r3, [pc, #248]	@ (800300c <MX_GPIO_Init+0x174>)
 8002f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f16:	f003 0302 	and.w	r3, r3, #2
 8002f1a:	607b      	str	r3, [r7, #4]
 8002f1c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_ANT_SWITCH_GPIO_Port, RADIO_ANT_SWITCH_Pin, GPIO_PIN_RESET);
 8002f1e:	2200      	movs	r2, #0
 8002f20:	2101      	movs	r1, #1
 8002f22:	483b      	ldr	r0, [pc, #236]	@ (8003010 <MX_GPIO_Init+0x178>)
 8002f24:	f000 fe90 	bl	8003c48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_RESET_GPIO_Port, RADIO_RESET_Pin, GPIO_PIN_SET);
 8002f28:	2201      	movs	r2, #1
 8002f2a:	2102      	movs	r1, #2
 8002f2c:	4838      	ldr	r0, [pc, #224]	@ (8003010 <MX_GPIO_Init+0x178>)
 8002f2e:	f000 fe8b 	bl	8003c48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, GPIO_PIN_SET);
 8002f32:	2201      	movs	r2, #1
 8002f34:	2140      	movs	r1, #64	@ 0x40
 8002f36:	4837      	ldr	r0, [pc, #220]	@ (8003014 <MX_GPIO_Init+0x17c>)
 8002f38:	f000 fe86 	bl	8003c48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002f3c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002f40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002f42:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002f46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002f4c:	f107 0314 	add.w	r3, r7, #20
 8002f50:	4619      	mov	r1, r3
 8002f52:	482f      	ldr	r0, [pc, #188]	@ (8003010 <MX_GPIO_Init+0x178>)
 8002f54:	f000 fce4 	bl	8003920 <HAL_GPIO_Init>

  /*Configure GPIO pin : RADIO_ANT_SWITCH_Pin */
  GPIO_InitStruct.Pin = RADIO_ANT_SWITCH_Pin;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f60:	2301      	movs	r3, #1
 8002f62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f64:	2300      	movs	r3, #0
 8002f66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RADIO_ANT_SWITCH_GPIO_Port, &GPIO_InitStruct);
 8002f68:	f107 0314 	add.w	r3, r7, #20
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	4828      	ldr	r0, [pc, #160]	@ (8003010 <MX_GPIO_Init+0x178>)
 8002f70:	f000 fcd6 	bl	8003920 <HAL_GPIO_Init>

  /*Configure GPIO pin : RADIO_RESET_Pin */
  GPIO_InitStruct.Pin = RADIO_RESET_Pin;
 8002f74:	2302      	movs	r3, #2
 8002f76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f80:	2300      	movs	r3, #0
 8002f82:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RADIO_RESET_GPIO_Port, &GPIO_InitStruct);
 8002f84:	f107 0314 	add.w	r3, r7, #20
 8002f88:	4619      	mov	r1, r3
 8002f8a:	4821      	ldr	r0, [pc, #132]	@ (8003010 <MX_GPIO_Init+0x178>)
 8002f8c:	f000 fcc8 	bl	8003920 <HAL_GPIO_Init>

  /*Configure GPIO pin : RADIO_DIO_0_Pin */
  GPIO_InitStruct.Pin = RADIO_DIO_0_Pin;
 8002f90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002f96:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002f9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RADIO_DIO_0_GPIO_Port, &GPIO_InitStruct);
 8002fa0:	f107 0314 	add.w	r3, r7, #20
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	481c      	ldr	r0, [pc, #112]	@ (8003018 <MX_GPIO_Init+0x180>)
 8002fa8:	f000 fcba 	bl	8003920 <HAL_GPIO_Init>

  /*Configure GPIO pin : RADIO_DIO_1_Pin */
  GPIO_InitStruct.Pin = RADIO_DIO_1_Pin;
 8002fac:	2308      	movs	r3, #8
 8002fae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002fb0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002fb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RADIO_DIO_1_GPIO_Port, &GPIO_InitStruct);
 8002fba:	f107 0314 	add.w	r3, r7, #20
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	4814      	ldr	r0, [pc, #80]	@ (8003014 <MX_GPIO_Init+0x17c>)
 8002fc2:	f000 fcad 	bl	8003920 <HAL_GPIO_Init>

  /*Configure GPIO pin : RADIO_NSS_Pin */
  GPIO_InitStruct.Pin = RADIO_NSS_Pin;
 8002fc6:	2340      	movs	r3, #64	@ 0x40
 8002fc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002fd2:	2302      	movs	r3, #2
 8002fd4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RADIO_NSS_GPIO_Port, &GPIO_InitStruct);
 8002fd6:	f107 0314 	add.w	r3, r7, #20
 8002fda:	4619      	mov	r1, r3
 8002fdc:	480d      	ldr	r0, [pc, #52]	@ (8003014 <MX_GPIO_Init+0x17c>)
 8002fde:	f000 fc9f 	bl	8003920 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	2100      	movs	r1, #0
 8002fe6:	2009      	movs	r0, #9
 8002fe8:	f000 fc63 	bl	80038b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002fec:	2009      	movs	r0, #9
 8002fee:	f000 fc7c 	bl	80038ea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	2100      	movs	r1, #0
 8002ff6:	2028      	movs	r0, #40	@ 0x28
 8002ff8:	f000 fc5b 	bl	80038b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002ffc:	2028      	movs	r0, #40	@ 0x28
 8002ffe:	f000 fc74 	bl	80038ea <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003002:	bf00      	nop
 8003004:	3728      	adds	r7, #40	@ 0x28
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	40023800 	.word	0x40023800
 8003010:	40020800 	.word	0x40020800
 8003014:	40020400 	.word	0x40020400
 8003018:	40020000 	.word	0x40020000

0800301c <_write>:

/* USER CODE BEGIN 4 */
/* printf  USART2    () */
int _write(int file, char *ptr, int len)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	b29a      	uxth	r2, r3
 800302c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003030:	68b9      	ldr	r1, [r7, #8]
 8003032:	4804      	ldr	r0, [pc, #16]	@ (8003044 <_write+0x28>)
 8003034:	f002 feec 	bl	8005e10 <HAL_UART_Transmit>
    return len;
 8003038:	687b      	ldr	r3, [r7, #4]
}
 800303a:	4618      	mov	r0, r3
 800303c:	3710      	adds	r7, #16
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	200002e0 	.word	0x200002e0

08003048 <LoRa_Init>:

/* LoRa   */
void LoRa_Init(void)
{
 8003048:	b590      	push	{r4, r7, lr}
 800304a:	b08b      	sub	sp, #44	@ 0x2c
 800304c:	af0a      	add	r7, sp, #40	@ 0x28
    /*   */
    RadioEvents.RxDone    = OnRxDone;
 800304e:	4b1a      	ldr	r3, [pc, #104]	@ (80030b8 <LoRa_Init+0x70>)
 8003050:	4a1a      	ldr	r2, [pc, #104]	@ (80030bc <LoRa_Init+0x74>)
 8003052:	609a      	str	r2, [r3, #8]
    RadioEvents.RxTimeout = OnRxTimeout;
 8003054:	4b18      	ldr	r3, [pc, #96]	@ (80030b8 <LoRa_Init+0x70>)
 8003056:	4a1a      	ldr	r2, [pc, #104]	@ (80030c0 <LoRa_Init+0x78>)
 8003058:	60da      	str	r2, [r3, #12]
    RadioEvents.RxError   = OnRxError;
 800305a:	4b17      	ldr	r3, [pc, #92]	@ (80030b8 <LoRa_Init+0x70>)
 800305c:	4a19      	ldr	r2, [pc, #100]	@ (80030c4 <LoRa_Init+0x7c>)
 800305e:	611a      	str	r2, [r3, #16]

    /*   */
    Radio.Init(&RadioEvents);
 8003060:	4b19      	ldr	r3, [pc, #100]	@ (80030c8 <LoRa_Init+0x80>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4814      	ldr	r0, [pc, #80]	@ (80030b8 <LoRa_Init+0x70>)
 8003066:	4798      	blx	r3

    /*  &   (TX   ) */
    Radio.SetChannel(RF_FREQUENCY);
 8003068:	4b17      	ldr	r3, [pc, #92]	@ (80030c8 <LoRa_Init+0x80>)
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	4817      	ldr	r0, [pc, #92]	@ (80030cc <LoRa_Init+0x84>)
 800306e:	4798      	blx	r3

    Radio.SetRxConfig(
 8003070:	4b15      	ldr	r3, [pc, #84]	@ (80030c8 <LoRa_Init+0x80>)
 8003072:	699c      	ldr	r4, [r3, #24]
 8003074:	2301      	movs	r3, #1
 8003076:	9309      	str	r3, [sp, #36]	@ 0x24
 8003078:	2300      	movs	r3, #0
 800307a:	9308      	str	r3, [sp, #32]
 800307c:	2300      	movs	r3, #0
 800307e:	9307      	str	r3, [sp, #28]
 8003080:	2300      	movs	r3, #0
 8003082:	9306      	str	r3, [sp, #24]
 8003084:	2301      	movs	r3, #1
 8003086:	9305      	str	r3, [sp, #20]
 8003088:	2300      	movs	r3, #0
 800308a:	9304      	str	r3, [sp, #16]
 800308c:	2300      	movs	r3, #0
 800308e:	9303      	str	r3, [sp, #12]
 8003090:	2305      	movs	r3, #5
 8003092:	9302      	str	r3, [sp, #8]
 8003094:	2308      	movs	r3, #8
 8003096:	9301      	str	r3, [sp, #4]
 8003098:	2300      	movs	r3, #0
 800309a:	9300      	str	r3, [sp, #0]
 800309c:	2301      	movs	r3, #1
 800309e:	2207      	movs	r2, #7
 80030a0:	2100      	movs	r1, #0
 80030a2:	2001      	movs	r0, #1
 80030a4:	47a0      	blx	r4
        LORA_IQ_INVERSION_ON,
        true                    // continuous mode
    );

    /*   (0  ) */
    Radio.Rx(0);
 80030a6:	4b08      	ldr	r3, [pc, #32]	@ (80030c8 <LoRa_Init+0x80>)
 80030a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030aa:	2000      	movs	r0, #0
 80030ac:	4798      	blx	r3
}
 80030ae:	bf00      	nop
 80030b0:	3704      	adds	r7, #4
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd90      	pop	{r4, r7, pc}
 80030b6:	bf00      	nop
 80030b8:	20000328 	.word	0x20000328
 80030bc:	080030d1 	.word	0x080030d1
 80030c0:	08003159 	.word	0x08003159
 80030c4:	08003179 	.word	0x08003179
 80030c8:	0800786c 	.word	0x0800786c
 80030cc:	36d61600 	.word	0x36d61600

080030d0 <OnRxDone>:

/*     */
static void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	4608      	mov	r0, r1
 80030da:	4611      	mov	r1, r2
 80030dc:	461a      	mov	r2, r3
 80030de:	4603      	mov	r3, r0
 80030e0:	817b      	strh	r3, [r7, #10]
 80030e2:	460b      	mov	r3, r1
 80030e4:	813b      	strh	r3, [r7, #8]
 80030e6:	4613      	mov	r3, r2
 80030e8:	71fb      	strb	r3, [r7, #7]
    static uint32_t packet_count = 0;
    packet_count++;
 80030ea:	4b16      	ldr	r3, [pc, #88]	@ (8003144 <OnRxDone+0x74>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	3301      	adds	r3, #1
 80030f0:	4a14      	ldr	r2, [pc, #80]	@ (8003144 <OnRxDone+0x74>)
 80030f2:	6013      	str	r3, [r2, #0]
    
    /*    */
    RxSize = size;
 80030f4:	4a14      	ldr	r2, [pc, #80]	@ (8003148 <OnRxDone+0x78>)
 80030f6:	897b      	ldrh	r3, [r7, #10]
 80030f8:	8013      	strh	r3, [r2, #0]
    if (RxSize > sizeof(RxBuffer) - 1)
 80030fa:	4b13      	ldr	r3, [pc, #76]	@ (8003148 <OnRxDone+0x78>)
 80030fc:	881b      	ldrh	r3, [r3, #0]
 80030fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003102:	d903      	bls.n	800310c <OnRxDone+0x3c>
        RxSize = sizeof(RxBuffer) - 1;
 8003104:	4b10      	ldr	r3, [pc, #64]	@ (8003148 <OnRxDone+0x78>)
 8003106:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800310a:	801a      	strh	r2, [r3, #0]

    memcpy(RxBuffer, payload, RxSize);
 800310c:	4b0e      	ldr	r3, [pc, #56]	@ (8003148 <OnRxDone+0x78>)
 800310e:	881b      	ldrh	r3, [r3, #0]
 8003110:	461a      	mov	r2, r3
 8003112:	68f9      	ldr	r1, [r7, #12]
 8003114:	480d      	ldr	r0, [pc, #52]	@ (800314c <OnRxDone+0x7c>)
 8003116:	f003 fb9e 	bl	8006856 <memcpy>
    RxBuffer[RxSize] = '\0';
 800311a:	4b0b      	ldr	r3, [pc, #44]	@ (8003148 <OnRxDone+0x78>)
 800311c:	881b      	ldrh	r3, [r3, #0]
 800311e:	461a      	mov	r2, r3
 8003120:	4b0a      	ldr	r3, [pc, #40]	@ (800314c <OnRxDone+0x7c>)
 8003122:	2100      	movs	r1, #0
 8003124:	5499      	strb	r1, [r3, r2]

    /*      (printf !) */
    Radio.Rx(0);
 8003126:	4b0a      	ldr	r3, [pc, #40]	@ (8003150 <OnRxDone+0x80>)
 8003128:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800312a:	2000      	movs	r0, #0
 800312c:	4798      	blx	r3

    /* PC   (UART  ) */
    printf("[%lu]%s\r\n", packet_count, (char *)RxBuffer);
 800312e:	4b05      	ldr	r3, [pc, #20]	@ (8003144 <OnRxDone+0x74>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a06      	ldr	r2, [pc, #24]	@ (800314c <OnRxDone+0x7c>)
 8003134:	4619      	mov	r1, r3
 8003136:	4807      	ldr	r0, [pc, #28]	@ (8003154 <OnRxDone+0x84>)
 8003138:	f003 fae8 	bl	800670c <iprintf>
}
 800313c:	bf00      	nop
 800313e:	3710      	adds	r7, #16
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}
 8003144:	20000448 	.word	0x20000448
 8003148:	20000446 	.word	0x20000446
 800314c:	20000344 	.word	0x20000344
 8003150:	0800786c 	.word	0x0800786c
 8003154:	0800774c 	.word	0x0800774c

08003158 <OnRxTimeout>:

static void OnRxTimeout(void)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	af00      	add	r7, sp, #0
    /*      */
    printf("LoRa RX Timeout\r\n");
 800315c:	4804      	ldr	r0, [pc, #16]	@ (8003170 <OnRxTimeout+0x18>)
 800315e:	f003 fb3d 	bl	80067dc <puts>
    Radio.Rx(0);
 8003162:	4b04      	ldr	r3, [pc, #16]	@ (8003174 <OnRxTimeout+0x1c>)
 8003164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003166:	2000      	movs	r0, #0
 8003168:	4798      	blx	r3
}
 800316a:	bf00      	nop
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	08007758 	.word	0x08007758
 8003174:	0800786c 	.word	0x0800786c

08003178 <OnRxError>:

static void OnRxError(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
    /*       */
    printf("LoRa RX Error\r\n");
 800317c:	4804      	ldr	r0, [pc, #16]	@ (8003190 <OnRxError+0x18>)
 800317e:	f003 fb2d 	bl	80067dc <puts>
    Radio.Rx(0);
 8003182:	4b04      	ldr	r3, [pc, #16]	@ (8003194 <OnRxError+0x1c>)
 8003184:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003186:	2000      	movs	r0, #0
 8003188:	4798      	blx	r3
}
 800318a:	bf00      	nop
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	0800776c 	.word	0x0800776c
 8003194:	0800786c 	.word	0x0800786c

08003198 <HAL_GPIO_EXTI_Callback>:
/* SX1272 IRQ  extern  */
extern void SX1272OnDio0Irq(void* context);
extern void SX1272OnDio1Irq(void* context);

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	4603      	mov	r3, r0
 80031a0:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == RADIO_DIO_0_Pin)
 80031a2:	88fb      	ldrh	r3, [r7, #6]
 80031a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031a8:	d103      	bne.n	80031b2 <HAL_GPIO_EXTI_Callback+0x1a>
    {
        /* DIO0   (RxDone/TxDone) */
        SX1272OnDio0Irq(NULL);
 80031aa:	2000      	movs	r0, #0
 80031ac:	f7ff f97a 	bl	80024a4 <SX1272OnDio0Irq>
    {
        /*   */
        printf("B1 pressed\r\n");
        Radio.Rx(0);
    }
}
 80031b0:	e011      	b.n	80031d6 <HAL_GPIO_EXTI_Callback+0x3e>
    else if (GPIO_Pin == RADIO_DIO_1_Pin)
 80031b2:	88fb      	ldrh	r3, [r7, #6]
 80031b4:	2b08      	cmp	r3, #8
 80031b6:	d103      	bne.n	80031c0 <HAL_GPIO_EXTI_Callback+0x28>
        SX1272OnDio1Irq(NULL);
 80031b8:	2000      	movs	r0, #0
 80031ba:	f7ff fa5d 	bl	8002678 <SX1272OnDio1Irq>
}
 80031be:	e00a      	b.n	80031d6 <HAL_GPIO_EXTI_Callback+0x3e>
    else if (GPIO_Pin == B1_Pin)
 80031c0:	88fb      	ldrh	r3, [r7, #6]
 80031c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031c6:	d106      	bne.n	80031d6 <HAL_GPIO_EXTI_Callback+0x3e>
        printf("B1 pressed\r\n");
 80031c8:	4805      	ldr	r0, [pc, #20]	@ (80031e0 <HAL_GPIO_EXTI_Callback+0x48>)
 80031ca:	f003 fb07 	bl	80067dc <puts>
        Radio.Rx(0);
 80031ce:	4b05      	ldr	r3, [pc, #20]	@ (80031e4 <HAL_GPIO_EXTI_Callback+0x4c>)
 80031d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031d2:	2000      	movs	r0, #0
 80031d4:	4798      	blx	r3
}
 80031d6:	bf00      	nop
 80031d8:	3708      	adds	r7, #8
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	0800777c 	.word	0x0800777c
 80031e4:	0800786c 	.word	0x0800786c

080031e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80031e8:	b480      	push	{r7}
 80031ea:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80031ec:	b672      	cpsid	i
}
 80031ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80031f0:	bf00      	nop
 80031f2:	e7fd      	b.n	80031f0 <Error_Handler+0x8>

080031f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b082      	sub	sp, #8
 80031f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031fa:	2300      	movs	r3, #0
 80031fc:	607b      	str	r3, [r7, #4]
 80031fe:	4b10      	ldr	r3, [pc, #64]	@ (8003240 <HAL_MspInit+0x4c>)
 8003200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003202:	4a0f      	ldr	r2, [pc, #60]	@ (8003240 <HAL_MspInit+0x4c>)
 8003204:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003208:	6453      	str	r3, [r2, #68]	@ 0x44
 800320a:	4b0d      	ldr	r3, [pc, #52]	@ (8003240 <HAL_MspInit+0x4c>)
 800320c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800320e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003212:	607b      	str	r3, [r7, #4]
 8003214:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003216:	2300      	movs	r3, #0
 8003218:	603b      	str	r3, [r7, #0]
 800321a:	4b09      	ldr	r3, [pc, #36]	@ (8003240 <HAL_MspInit+0x4c>)
 800321c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800321e:	4a08      	ldr	r2, [pc, #32]	@ (8003240 <HAL_MspInit+0x4c>)
 8003220:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003224:	6413      	str	r3, [r2, #64]	@ 0x40
 8003226:	4b06      	ldr	r3, [pc, #24]	@ (8003240 <HAL_MspInit+0x4c>)
 8003228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800322a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800322e:	603b      	str	r3, [r7, #0]
 8003230:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003232:	2007      	movs	r0, #7
 8003234:	f000 fb32 	bl	800389c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003238:	bf00      	nop
 800323a:	3708      	adds	r7, #8
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}
 8003240:	40023800 	.word	0x40023800

08003244 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b08a      	sub	sp, #40	@ 0x28
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800324c:	f107 0314 	add.w	r3, r7, #20
 8003250:	2200      	movs	r2, #0
 8003252:	601a      	str	r2, [r3, #0]
 8003254:	605a      	str	r2, [r3, #4]
 8003256:	609a      	str	r2, [r3, #8]
 8003258:	60da      	str	r2, [r3, #12]
 800325a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a19      	ldr	r2, [pc, #100]	@ (80032c8 <HAL_SPI_MspInit+0x84>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d12b      	bne.n	80032be <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003266:	2300      	movs	r3, #0
 8003268:	613b      	str	r3, [r7, #16]
 800326a:	4b18      	ldr	r3, [pc, #96]	@ (80032cc <HAL_SPI_MspInit+0x88>)
 800326c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800326e:	4a17      	ldr	r2, [pc, #92]	@ (80032cc <HAL_SPI_MspInit+0x88>)
 8003270:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003274:	6453      	str	r3, [r2, #68]	@ 0x44
 8003276:	4b15      	ldr	r3, [pc, #84]	@ (80032cc <HAL_SPI_MspInit+0x88>)
 8003278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800327a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800327e:	613b      	str	r3, [r7, #16]
 8003280:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003282:	2300      	movs	r3, #0
 8003284:	60fb      	str	r3, [r7, #12]
 8003286:	4b11      	ldr	r3, [pc, #68]	@ (80032cc <HAL_SPI_MspInit+0x88>)
 8003288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800328a:	4a10      	ldr	r2, [pc, #64]	@ (80032cc <HAL_SPI_MspInit+0x88>)
 800328c:	f043 0301 	orr.w	r3, r3, #1
 8003290:	6313      	str	r3, [r2, #48]	@ 0x30
 8003292:	4b0e      	ldr	r3, [pc, #56]	@ (80032cc <HAL_SPI_MspInit+0x88>)
 8003294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003296:	f003 0301 	and.w	r3, r3, #1
 800329a:	60fb      	str	r3, [r7, #12]
 800329c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800329e:	23e0      	movs	r3, #224	@ 0xe0
 80032a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032a2:	2302      	movs	r3, #2
 80032a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a6:	2300      	movs	r3, #0
 80032a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032aa:	2303      	movs	r3, #3
 80032ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80032ae:	2305      	movs	r3, #5
 80032b0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032b2:	f107 0314 	add.w	r3, r7, #20
 80032b6:	4619      	mov	r1, r3
 80032b8:	4805      	ldr	r0, [pc, #20]	@ (80032d0 <HAL_SPI_MspInit+0x8c>)
 80032ba:	f000 fb31 	bl	8003920 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80032be:	bf00      	nop
 80032c0:	3728      	adds	r7, #40	@ 0x28
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	40013000 	.word	0x40013000
 80032cc:	40023800 	.word	0x40023800
 80032d0:	40020000 	.word	0x40020000

080032d4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032e4:	d115      	bne.n	8003312 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80032e6:	2300      	movs	r3, #0
 80032e8:	60fb      	str	r3, [r7, #12]
 80032ea:	4b0c      	ldr	r3, [pc, #48]	@ (800331c <HAL_TIM_Base_MspInit+0x48>)
 80032ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ee:	4a0b      	ldr	r2, [pc, #44]	@ (800331c <HAL_TIM_Base_MspInit+0x48>)
 80032f0:	f043 0301 	orr.w	r3, r3, #1
 80032f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80032f6:	4b09      	ldr	r3, [pc, #36]	@ (800331c <HAL_TIM_Base_MspInit+0x48>)
 80032f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fa:	f003 0301 	and.w	r3, r3, #1
 80032fe:	60fb      	str	r3, [r7, #12]
 8003300:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003302:	2200      	movs	r2, #0
 8003304:	2100      	movs	r1, #0
 8003306:	201c      	movs	r0, #28
 8003308:	f000 fad3 	bl	80038b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800330c:	201c      	movs	r0, #28
 800330e:	f000 faec 	bl	80038ea <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8003312:	bf00      	nop
 8003314:	3710      	adds	r7, #16
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	40023800 	.word	0x40023800

08003320 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b08a      	sub	sp, #40	@ 0x28
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003328:	f107 0314 	add.w	r3, r7, #20
 800332c:	2200      	movs	r2, #0
 800332e:	601a      	str	r2, [r3, #0]
 8003330:	605a      	str	r2, [r3, #4]
 8003332:	609a      	str	r2, [r3, #8]
 8003334:	60da      	str	r2, [r3, #12]
 8003336:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a19      	ldr	r2, [pc, #100]	@ (80033a4 <HAL_UART_MspInit+0x84>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d12b      	bne.n	800339a <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003342:	2300      	movs	r3, #0
 8003344:	613b      	str	r3, [r7, #16]
 8003346:	4b18      	ldr	r3, [pc, #96]	@ (80033a8 <HAL_UART_MspInit+0x88>)
 8003348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334a:	4a17      	ldr	r2, [pc, #92]	@ (80033a8 <HAL_UART_MspInit+0x88>)
 800334c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003350:	6413      	str	r3, [r2, #64]	@ 0x40
 8003352:	4b15      	ldr	r3, [pc, #84]	@ (80033a8 <HAL_UART_MspInit+0x88>)
 8003354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003356:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800335a:	613b      	str	r3, [r7, #16]
 800335c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800335e:	2300      	movs	r3, #0
 8003360:	60fb      	str	r3, [r7, #12]
 8003362:	4b11      	ldr	r3, [pc, #68]	@ (80033a8 <HAL_UART_MspInit+0x88>)
 8003364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003366:	4a10      	ldr	r2, [pc, #64]	@ (80033a8 <HAL_UART_MspInit+0x88>)
 8003368:	f043 0301 	orr.w	r3, r3, #1
 800336c:	6313      	str	r3, [r2, #48]	@ 0x30
 800336e:	4b0e      	ldr	r3, [pc, #56]	@ (80033a8 <HAL_UART_MspInit+0x88>)
 8003370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003372:	f003 0301 	and.w	r3, r3, #1
 8003376:	60fb      	str	r3, [r7, #12]
 8003378:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800337a:	230c      	movs	r3, #12
 800337c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800337e:	2302      	movs	r3, #2
 8003380:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003382:	2300      	movs	r3, #0
 8003384:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003386:	2303      	movs	r3, #3
 8003388:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800338a:	2307      	movs	r3, #7
 800338c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800338e:	f107 0314 	add.w	r3, r7, #20
 8003392:	4619      	mov	r1, r3
 8003394:	4805      	ldr	r0, [pc, #20]	@ (80033ac <HAL_UART_MspInit+0x8c>)
 8003396:	f000 fac3 	bl	8003920 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800339a:	bf00      	nop
 800339c:	3728      	adds	r7, #40	@ 0x28
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	40004400 	.word	0x40004400
 80033a8:	40023800 	.word	0x40023800
 80033ac:	40020000 	.word	0x40020000

080033b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80033b0:	b480      	push	{r7}
 80033b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80033b4:	bf00      	nop
 80033b6:	e7fd      	b.n	80033b4 <NMI_Handler+0x4>

080033b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033b8:	b480      	push	{r7}
 80033ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80033bc:	bf00      	nop
 80033be:	e7fd      	b.n	80033bc <HardFault_Handler+0x4>

080033c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80033c4:	bf00      	nop
 80033c6:	e7fd      	b.n	80033c4 <MemManage_Handler+0x4>

080033c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033c8:	b480      	push	{r7}
 80033ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80033cc:	bf00      	nop
 80033ce:	e7fd      	b.n	80033cc <BusFault_Handler+0x4>

080033d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033d0:	b480      	push	{r7}
 80033d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033d4:	bf00      	nop
 80033d6:	e7fd      	b.n	80033d4 <UsageFault_Handler+0x4>

080033d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033d8:	b480      	push	{r7}
 80033da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80033dc:	bf00      	nop
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr

080033e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033e6:	b480      	push	{r7}
 80033e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033ea:	bf00      	nop
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr

080033f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033f8:	bf00      	nop
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr

08003402 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003402:	b580      	push	{r7, lr}
 8003404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003406:	f000 f935 	bl	8003674 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800340a:	bf00      	nop
 800340c:	bd80      	pop	{r7, pc}

0800340e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800340e:	b580      	push	{r7, lr}
 8003410:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RADIO_DIO_1_Pin);
 8003412:	2008      	movs	r0, #8
 8003414:	f000 fc32 	bl	8003c7c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8003418:	bf00      	nop
 800341a:	bd80      	pop	{r7, pc}

0800341c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003420:	4802      	ldr	r0, [pc, #8]	@ (800342c <TIM2_IRQHandler+0x10>)
 8003422:	f002 f8ec 	bl	80055fe <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003426:	bf00      	nop
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	20000298 	.word	0x20000298

08003430 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RADIO_DIO_0_Pin);
 8003434:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8003438:	f000 fc20 	bl	8003c7c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800343c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003440:	f000 fc1c 	bl	8003c7c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003444:	bf00      	nop
 8003446:	bd80      	pop	{r7, pc}

08003448 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b086      	sub	sp, #24
 800344c:	af00      	add	r7, sp, #0
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	60b9      	str	r1, [r7, #8]
 8003452:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003454:	2300      	movs	r3, #0
 8003456:	617b      	str	r3, [r7, #20]
 8003458:	e00a      	b.n	8003470 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800345a:	f3af 8000 	nop.w
 800345e:	4601      	mov	r1, r0
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	1c5a      	adds	r2, r3, #1
 8003464:	60ba      	str	r2, [r7, #8]
 8003466:	b2ca      	uxtb	r2, r1
 8003468:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	3301      	adds	r3, #1
 800346e:	617b      	str	r3, [r7, #20]
 8003470:	697a      	ldr	r2, [r7, #20]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	429a      	cmp	r2, r3
 8003476:	dbf0      	blt.n	800345a <_read+0x12>
  }

  return len;
 8003478:	687b      	ldr	r3, [r7, #4]
}
 800347a:	4618      	mov	r0, r3
 800347c:	3718      	adds	r7, #24
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}

08003482 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003482:	b480      	push	{r7}
 8003484:	b083      	sub	sp, #12
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800348a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800348e:	4618      	mov	r0, r3
 8003490:	370c      	adds	r7, #12
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr

0800349a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800349a:	b480      	push	{r7}
 800349c:	b083      	sub	sp, #12
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
 80034a2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80034aa:	605a      	str	r2, [r3, #4]
  return 0;
 80034ac:	2300      	movs	r3, #0
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	370c      	adds	r7, #12
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr

080034ba <_isatty>:

int _isatty(int file)
{
 80034ba:	b480      	push	{r7}
 80034bc:	b083      	sub	sp, #12
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80034c2:	2301      	movs	r3, #1
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	370c      	adds	r7, #12
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr

080034d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b085      	sub	sp, #20
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	60f8      	str	r0, [r7, #12]
 80034d8:	60b9      	str	r1, [r7, #8]
 80034da:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80034dc:	2300      	movs	r3, #0
}
 80034de:	4618      	mov	r0, r3
 80034e0:	3714      	adds	r7, #20
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
	...

080034ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b086      	sub	sp, #24
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80034f4:	4a14      	ldr	r2, [pc, #80]	@ (8003548 <_sbrk+0x5c>)
 80034f6:	4b15      	ldr	r3, [pc, #84]	@ (800354c <_sbrk+0x60>)
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003500:	4b13      	ldr	r3, [pc, #76]	@ (8003550 <_sbrk+0x64>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d102      	bne.n	800350e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003508:	4b11      	ldr	r3, [pc, #68]	@ (8003550 <_sbrk+0x64>)
 800350a:	4a12      	ldr	r2, [pc, #72]	@ (8003554 <_sbrk+0x68>)
 800350c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800350e:	4b10      	ldr	r3, [pc, #64]	@ (8003550 <_sbrk+0x64>)
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4413      	add	r3, r2
 8003516:	693a      	ldr	r2, [r7, #16]
 8003518:	429a      	cmp	r2, r3
 800351a:	d207      	bcs.n	800352c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800351c:	f003 f96e 	bl	80067fc <__errno>
 8003520:	4603      	mov	r3, r0
 8003522:	220c      	movs	r2, #12
 8003524:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003526:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800352a:	e009      	b.n	8003540 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800352c:	4b08      	ldr	r3, [pc, #32]	@ (8003550 <_sbrk+0x64>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003532:	4b07      	ldr	r3, [pc, #28]	@ (8003550 <_sbrk+0x64>)
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4413      	add	r3, r2
 800353a:	4a05      	ldr	r2, [pc, #20]	@ (8003550 <_sbrk+0x64>)
 800353c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800353e:	68fb      	ldr	r3, [r7, #12]
}
 8003540:	4618      	mov	r0, r3
 8003542:	3718      	adds	r7, #24
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}
 8003548:	20020000 	.word	0x20020000
 800354c:	00000400 	.word	0x00000400
 8003550:	2000044c 	.word	0x2000044c
 8003554:	200005a0 	.word	0x200005a0

08003558 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003558:	b480      	push	{r7}
 800355a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800355c:	4b06      	ldr	r3, [pc, #24]	@ (8003578 <SystemInit+0x20>)
 800355e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003562:	4a05      	ldr	r2, [pc, #20]	@ (8003578 <SystemInit+0x20>)
 8003564:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003568:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800356c:	bf00      	nop
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr
 8003576:	bf00      	nop
 8003578:	e000ed00 	.word	0xe000ed00

0800357c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800357c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80035b4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003580:	f7ff ffea 	bl	8003558 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003584:	480c      	ldr	r0, [pc, #48]	@ (80035b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003586:	490d      	ldr	r1, [pc, #52]	@ (80035bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003588:	4a0d      	ldr	r2, [pc, #52]	@ (80035c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800358a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800358c:	e002      	b.n	8003594 <LoopCopyDataInit>

0800358e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800358e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003590:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003592:	3304      	adds	r3, #4

08003594 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003594:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003596:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003598:	d3f9      	bcc.n	800358e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800359a:	4a0a      	ldr	r2, [pc, #40]	@ (80035c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800359c:	4c0a      	ldr	r4, [pc, #40]	@ (80035c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800359e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035a0:	e001      	b.n	80035a6 <LoopFillZerobss>

080035a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035a4:	3204      	adds	r2, #4

080035a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035a8:	d3fb      	bcc.n	80035a2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80035aa:	f003 f92d 	bl	8006808 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035ae:	f7ff fb47 	bl	8002c40 <main>
  bx  lr    
 80035b2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80035b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80035b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035bc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80035c0:	08007934 	.word	0x08007934
  ldr r2, =_sbss
 80035c4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80035c8:	200005a0 	.word	0x200005a0

080035cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80035cc:	e7fe      	b.n	80035cc <ADC_IRQHandler>
	...

080035d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80035d4:	4b0e      	ldr	r3, [pc, #56]	@ (8003610 <HAL_Init+0x40>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a0d      	ldr	r2, [pc, #52]	@ (8003610 <HAL_Init+0x40>)
 80035da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80035de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80035e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003610 <HAL_Init+0x40>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a0a      	ldr	r2, [pc, #40]	@ (8003610 <HAL_Init+0x40>)
 80035e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80035ec:	4b08      	ldr	r3, [pc, #32]	@ (8003610 <HAL_Init+0x40>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a07      	ldr	r2, [pc, #28]	@ (8003610 <HAL_Init+0x40>)
 80035f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80035f8:	2003      	movs	r0, #3
 80035fa:	f000 f94f 	bl	800389c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80035fe:	2000      	movs	r0, #0
 8003600:	f000 f808 	bl	8003614 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003604:	f7ff fdf6 	bl	80031f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003608:	2300      	movs	r3, #0
}
 800360a:	4618      	mov	r0, r3
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	40023c00 	.word	0x40023c00

08003614 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800361c:	4b12      	ldr	r3, [pc, #72]	@ (8003668 <HAL_InitTick+0x54>)
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	4b12      	ldr	r3, [pc, #72]	@ (800366c <HAL_InitTick+0x58>)
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	4619      	mov	r1, r3
 8003626:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800362a:	fbb3 f3f1 	udiv	r3, r3, r1
 800362e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003632:	4618      	mov	r0, r3
 8003634:	f000 f967 	bl	8003906 <HAL_SYSTICK_Config>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d001      	beq.n	8003642 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e00e      	b.n	8003660 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2b0f      	cmp	r3, #15
 8003646:	d80a      	bhi.n	800365e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003648:	2200      	movs	r2, #0
 800364a:	6879      	ldr	r1, [r7, #4]
 800364c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003650:	f000 f92f 	bl	80038b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003654:	4a06      	ldr	r2, [pc, #24]	@ (8003670 <HAL_InitTick+0x5c>)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800365a:	2300      	movs	r3, #0
 800365c:	e000      	b.n	8003660 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
}
 8003660:	4618      	mov	r0, r3
 8003662:	3708      	adds	r7, #8
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}
 8003668:	20000000 	.word	0x20000000
 800366c:	20000008 	.word	0x20000008
 8003670:	20000004 	.word	0x20000004

08003674 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003674:	b480      	push	{r7}
 8003676:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003678:	4b06      	ldr	r3, [pc, #24]	@ (8003694 <HAL_IncTick+0x20>)
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	461a      	mov	r2, r3
 800367e:	4b06      	ldr	r3, [pc, #24]	@ (8003698 <HAL_IncTick+0x24>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4413      	add	r3, r2
 8003684:	4a04      	ldr	r2, [pc, #16]	@ (8003698 <HAL_IncTick+0x24>)
 8003686:	6013      	str	r3, [r2, #0]
}
 8003688:	bf00      	nop
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop
 8003694:	20000008 	.word	0x20000008
 8003698:	20000450 	.word	0x20000450

0800369c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800369c:	b480      	push	{r7}
 800369e:	af00      	add	r7, sp, #0
  return uwTick;
 80036a0:	4b03      	ldr	r3, [pc, #12]	@ (80036b0 <HAL_GetTick+0x14>)
 80036a2:	681b      	ldr	r3, [r3, #0]
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	20000450 	.word	0x20000450

080036b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b084      	sub	sp, #16
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80036bc:	f7ff ffee 	bl	800369c <HAL_GetTick>
 80036c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036cc:	d005      	beq.n	80036da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80036ce:	4b0a      	ldr	r3, [pc, #40]	@ (80036f8 <HAL_Delay+0x44>)
 80036d0:	781b      	ldrb	r3, [r3, #0]
 80036d2:	461a      	mov	r2, r3
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	4413      	add	r3, r2
 80036d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80036da:	bf00      	nop
 80036dc:	f7ff ffde 	bl	800369c <HAL_GetTick>
 80036e0:	4602      	mov	r2, r0
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	68fa      	ldr	r2, [r7, #12]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d8f7      	bhi.n	80036dc <HAL_Delay+0x28>
  {
  }
}
 80036ec:	bf00      	nop
 80036ee:	bf00      	nop
 80036f0:	3710      	adds	r7, #16
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	20000008 	.word	0x20000008

080036fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b085      	sub	sp, #20
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	f003 0307 	and.w	r3, r3, #7
 800370a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800370c:	4b0c      	ldr	r3, [pc, #48]	@ (8003740 <__NVIC_SetPriorityGrouping+0x44>)
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003712:	68ba      	ldr	r2, [r7, #8]
 8003714:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003718:	4013      	ands	r3, r2
 800371a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003724:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003728:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800372c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800372e:	4a04      	ldr	r2, [pc, #16]	@ (8003740 <__NVIC_SetPriorityGrouping+0x44>)
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	60d3      	str	r3, [r2, #12]
}
 8003734:	bf00      	nop
 8003736:	3714      	adds	r7, #20
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr
 8003740:	e000ed00 	.word	0xe000ed00

08003744 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003744:	b480      	push	{r7}
 8003746:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003748:	4b04      	ldr	r3, [pc, #16]	@ (800375c <__NVIC_GetPriorityGrouping+0x18>)
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	0a1b      	lsrs	r3, r3, #8
 800374e:	f003 0307 	and.w	r3, r3, #7
}
 8003752:	4618      	mov	r0, r3
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr
 800375c:	e000ed00 	.word	0xe000ed00

08003760 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003760:	b480      	push	{r7}
 8003762:	b083      	sub	sp, #12
 8003764:	af00      	add	r7, sp, #0
 8003766:	4603      	mov	r3, r0
 8003768:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800376a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800376e:	2b00      	cmp	r3, #0
 8003770:	db0b      	blt.n	800378a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003772:	79fb      	ldrb	r3, [r7, #7]
 8003774:	f003 021f 	and.w	r2, r3, #31
 8003778:	4907      	ldr	r1, [pc, #28]	@ (8003798 <__NVIC_EnableIRQ+0x38>)
 800377a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800377e:	095b      	lsrs	r3, r3, #5
 8003780:	2001      	movs	r0, #1
 8003782:	fa00 f202 	lsl.w	r2, r0, r2
 8003786:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800378a:	bf00      	nop
 800378c:	370c      	adds	r7, #12
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop
 8003798:	e000e100 	.word	0xe000e100

0800379c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800379c:	b480      	push	{r7}
 800379e:	b083      	sub	sp, #12
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	4603      	mov	r3, r0
 80037a4:	6039      	str	r1, [r7, #0]
 80037a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	db0a      	blt.n	80037c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	b2da      	uxtb	r2, r3
 80037b4:	490c      	ldr	r1, [pc, #48]	@ (80037e8 <__NVIC_SetPriority+0x4c>)
 80037b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ba:	0112      	lsls	r2, r2, #4
 80037bc:	b2d2      	uxtb	r2, r2
 80037be:	440b      	add	r3, r1
 80037c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037c4:	e00a      	b.n	80037dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	b2da      	uxtb	r2, r3
 80037ca:	4908      	ldr	r1, [pc, #32]	@ (80037ec <__NVIC_SetPriority+0x50>)
 80037cc:	79fb      	ldrb	r3, [r7, #7]
 80037ce:	f003 030f 	and.w	r3, r3, #15
 80037d2:	3b04      	subs	r3, #4
 80037d4:	0112      	lsls	r2, r2, #4
 80037d6:	b2d2      	uxtb	r2, r2
 80037d8:	440b      	add	r3, r1
 80037da:	761a      	strb	r2, [r3, #24]
}
 80037dc:	bf00      	nop
 80037de:	370c      	adds	r7, #12
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr
 80037e8:	e000e100 	.word	0xe000e100
 80037ec:	e000ed00 	.word	0xe000ed00

080037f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b089      	sub	sp, #36	@ 0x24
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	60f8      	str	r0, [r7, #12]
 80037f8:	60b9      	str	r1, [r7, #8]
 80037fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	f003 0307 	and.w	r3, r3, #7
 8003802:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003804:	69fb      	ldr	r3, [r7, #28]
 8003806:	f1c3 0307 	rsb	r3, r3, #7
 800380a:	2b04      	cmp	r3, #4
 800380c:	bf28      	it	cs
 800380e:	2304      	movcs	r3, #4
 8003810:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	3304      	adds	r3, #4
 8003816:	2b06      	cmp	r3, #6
 8003818:	d902      	bls.n	8003820 <NVIC_EncodePriority+0x30>
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	3b03      	subs	r3, #3
 800381e:	e000      	b.n	8003822 <NVIC_EncodePriority+0x32>
 8003820:	2300      	movs	r3, #0
 8003822:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003824:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003828:	69bb      	ldr	r3, [r7, #24]
 800382a:	fa02 f303 	lsl.w	r3, r2, r3
 800382e:	43da      	mvns	r2, r3
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	401a      	ands	r2, r3
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003838:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	fa01 f303 	lsl.w	r3, r1, r3
 8003842:	43d9      	mvns	r1, r3
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003848:	4313      	orrs	r3, r2
         );
}
 800384a:	4618      	mov	r0, r3
 800384c:	3724      	adds	r7, #36	@ 0x24
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr
	...

08003858 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b082      	sub	sp, #8
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	3b01      	subs	r3, #1
 8003864:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003868:	d301      	bcc.n	800386e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800386a:	2301      	movs	r3, #1
 800386c:	e00f      	b.n	800388e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800386e:	4a0a      	ldr	r2, [pc, #40]	@ (8003898 <SysTick_Config+0x40>)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	3b01      	subs	r3, #1
 8003874:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003876:	210f      	movs	r1, #15
 8003878:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800387c:	f7ff ff8e 	bl	800379c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003880:	4b05      	ldr	r3, [pc, #20]	@ (8003898 <SysTick_Config+0x40>)
 8003882:	2200      	movs	r2, #0
 8003884:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003886:	4b04      	ldr	r3, [pc, #16]	@ (8003898 <SysTick_Config+0x40>)
 8003888:	2207      	movs	r2, #7
 800388a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800388c:	2300      	movs	r3, #0
}
 800388e:	4618      	mov	r0, r3
 8003890:	3708      	adds	r7, #8
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	e000e010 	.word	0xe000e010

0800389c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f7ff ff29 	bl	80036fc <__NVIC_SetPriorityGrouping>
}
 80038aa:	bf00      	nop
 80038ac:	3708      	adds	r7, #8
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}

080038b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038b2:	b580      	push	{r7, lr}
 80038b4:	b086      	sub	sp, #24
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	4603      	mov	r3, r0
 80038ba:	60b9      	str	r1, [r7, #8]
 80038bc:	607a      	str	r2, [r7, #4]
 80038be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80038c0:	2300      	movs	r3, #0
 80038c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038c4:	f7ff ff3e 	bl	8003744 <__NVIC_GetPriorityGrouping>
 80038c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	68b9      	ldr	r1, [r7, #8]
 80038ce:	6978      	ldr	r0, [r7, #20]
 80038d0:	f7ff ff8e 	bl	80037f0 <NVIC_EncodePriority>
 80038d4:	4602      	mov	r2, r0
 80038d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038da:	4611      	mov	r1, r2
 80038dc:	4618      	mov	r0, r3
 80038de:	f7ff ff5d 	bl	800379c <__NVIC_SetPriority>
}
 80038e2:	bf00      	nop
 80038e4:	3718      	adds	r7, #24
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}

080038ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038ea:	b580      	push	{r7, lr}
 80038ec:	b082      	sub	sp, #8
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	4603      	mov	r3, r0
 80038f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038f8:	4618      	mov	r0, r3
 80038fa:	f7ff ff31 	bl	8003760 <__NVIC_EnableIRQ>
}
 80038fe:	bf00      	nop
 8003900:	3708      	adds	r7, #8
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}

08003906 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003906:	b580      	push	{r7, lr}
 8003908:	b082      	sub	sp, #8
 800390a:	af00      	add	r7, sp, #0
 800390c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f7ff ffa2 	bl	8003858 <SysTick_Config>
 8003914:	4603      	mov	r3, r0
}
 8003916:	4618      	mov	r0, r3
 8003918:	3708      	adds	r7, #8
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}
	...

08003920 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003920:	b480      	push	{r7}
 8003922:	b089      	sub	sp, #36	@ 0x24
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800392a:	2300      	movs	r3, #0
 800392c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800392e:	2300      	movs	r3, #0
 8003930:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003932:	2300      	movs	r3, #0
 8003934:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003936:	2300      	movs	r3, #0
 8003938:	61fb      	str	r3, [r7, #28]
 800393a:	e165      	b.n	8003c08 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800393c:	2201      	movs	r2, #1
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	fa02 f303 	lsl.w	r3, r2, r3
 8003944:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	697a      	ldr	r2, [r7, #20]
 800394c:	4013      	ands	r3, r2
 800394e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003950:	693a      	ldr	r2, [r7, #16]
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	429a      	cmp	r2, r3
 8003956:	f040 8154 	bne.w	8003c02 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f003 0303 	and.w	r3, r3, #3
 8003962:	2b01      	cmp	r3, #1
 8003964:	d005      	beq.n	8003972 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800396e:	2b02      	cmp	r3, #2
 8003970:	d130      	bne.n	80039d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	005b      	lsls	r3, r3, #1
 800397c:	2203      	movs	r2, #3
 800397e:	fa02 f303 	lsl.w	r3, r2, r3
 8003982:	43db      	mvns	r3, r3
 8003984:	69ba      	ldr	r2, [r7, #24]
 8003986:	4013      	ands	r3, r2
 8003988:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	68da      	ldr	r2, [r3, #12]
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	005b      	lsls	r3, r3, #1
 8003992:	fa02 f303 	lsl.w	r3, r2, r3
 8003996:	69ba      	ldr	r2, [r7, #24]
 8003998:	4313      	orrs	r3, r2
 800399a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	69ba      	ldr	r2, [r7, #24]
 80039a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039a8:	2201      	movs	r2, #1
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	fa02 f303 	lsl.w	r3, r2, r3
 80039b0:	43db      	mvns	r3, r3
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	4013      	ands	r3, r2
 80039b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	091b      	lsrs	r3, r3, #4
 80039be:	f003 0201 	and.w	r2, r3, #1
 80039c2:	69fb      	ldr	r3, [r7, #28]
 80039c4:	fa02 f303 	lsl.w	r3, r2, r3
 80039c8:	69ba      	ldr	r2, [r7, #24]
 80039ca:	4313      	orrs	r3, r2
 80039cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	69ba      	ldr	r2, [r7, #24]
 80039d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f003 0303 	and.w	r3, r3, #3
 80039dc:	2b03      	cmp	r3, #3
 80039de:	d017      	beq.n	8003a10 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80039e6:	69fb      	ldr	r3, [r7, #28]
 80039e8:	005b      	lsls	r3, r3, #1
 80039ea:	2203      	movs	r2, #3
 80039ec:	fa02 f303 	lsl.w	r3, r2, r3
 80039f0:	43db      	mvns	r3, r3
 80039f2:	69ba      	ldr	r2, [r7, #24]
 80039f4:	4013      	ands	r3, r2
 80039f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	689a      	ldr	r2, [r3, #8]
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	005b      	lsls	r3, r3, #1
 8003a00:	fa02 f303 	lsl.w	r3, r2, r3
 8003a04:	69ba      	ldr	r2, [r7, #24]
 8003a06:	4313      	orrs	r3, r2
 8003a08:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	69ba      	ldr	r2, [r7, #24]
 8003a0e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	f003 0303 	and.w	r3, r3, #3
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d123      	bne.n	8003a64 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a1c:	69fb      	ldr	r3, [r7, #28]
 8003a1e:	08da      	lsrs	r2, r3, #3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	3208      	adds	r2, #8
 8003a24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a28:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a2a:	69fb      	ldr	r3, [r7, #28]
 8003a2c:	f003 0307 	and.w	r3, r3, #7
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	220f      	movs	r2, #15
 8003a34:	fa02 f303 	lsl.w	r3, r2, r3
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	69ba      	ldr	r2, [r7, #24]
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	691a      	ldr	r2, [r3, #16]
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	f003 0307 	and.w	r3, r3, #7
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a50:	69ba      	ldr	r2, [r7, #24]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	08da      	lsrs	r2, r3, #3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	3208      	adds	r2, #8
 8003a5e:	69b9      	ldr	r1, [r7, #24]
 8003a60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	005b      	lsls	r3, r3, #1
 8003a6e:	2203      	movs	r2, #3
 8003a70:	fa02 f303 	lsl.w	r3, r2, r3
 8003a74:	43db      	mvns	r3, r3
 8003a76:	69ba      	ldr	r2, [r7, #24]
 8003a78:	4013      	ands	r3, r2
 8003a7a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f003 0203 	and.w	r2, r3, #3
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	005b      	lsls	r3, r3, #1
 8003a88:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8c:	69ba      	ldr	r2, [r7, #24]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	69ba      	ldr	r2, [r7, #24]
 8003a96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	f000 80ae 	beq.w	8003c02 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	60fb      	str	r3, [r7, #12]
 8003aaa:	4b5d      	ldr	r3, [pc, #372]	@ (8003c20 <HAL_GPIO_Init+0x300>)
 8003aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aae:	4a5c      	ldr	r2, [pc, #368]	@ (8003c20 <HAL_GPIO_Init+0x300>)
 8003ab0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ab4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ab6:	4b5a      	ldr	r3, [pc, #360]	@ (8003c20 <HAL_GPIO_Init+0x300>)
 8003ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003abe:	60fb      	str	r3, [r7, #12]
 8003ac0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ac2:	4a58      	ldr	r2, [pc, #352]	@ (8003c24 <HAL_GPIO_Init+0x304>)
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	089b      	lsrs	r3, r3, #2
 8003ac8:	3302      	adds	r3, #2
 8003aca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ace:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	f003 0303 	and.w	r3, r3, #3
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	220f      	movs	r2, #15
 8003ada:	fa02 f303 	lsl.w	r3, r2, r3
 8003ade:	43db      	mvns	r3, r3
 8003ae0:	69ba      	ldr	r2, [r7, #24]
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a4f      	ldr	r2, [pc, #316]	@ (8003c28 <HAL_GPIO_Init+0x308>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d025      	beq.n	8003b3a <HAL_GPIO_Init+0x21a>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a4e      	ldr	r2, [pc, #312]	@ (8003c2c <HAL_GPIO_Init+0x30c>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d01f      	beq.n	8003b36 <HAL_GPIO_Init+0x216>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a4d      	ldr	r2, [pc, #308]	@ (8003c30 <HAL_GPIO_Init+0x310>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d019      	beq.n	8003b32 <HAL_GPIO_Init+0x212>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a4c      	ldr	r2, [pc, #304]	@ (8003c34 <HAL_GPIO_Init+0x314>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d013      	beq.n	8003b2e <HAL_GPIO_Init+0x20e>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a4b      	ldr	r2, [pc, #300]	@ (8003c38 <HAL_GPIO_Init+0x318>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d00d      	beq.n	8003b2a <HAL_GPIO_Init+0x20a>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a4a      	ldr	r2, [pc, #296]	@ (8003c3c <HAL_GPIO_Init+0x31c>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d007      	beq.n	8003b26 <HAL_GPIO_Init+0x206>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a49      	ldr	r2, [pc, #292]	@ (8003c40 <HAL_GPIO_Init+0x320>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d101      	bne.n	8003b22 <HAL_GPIO_Init+0x202>
 8003b1e:	2306      	movs	r3, #6
 8003b20:	e00c      	b.n	8003b3c <HAL_GPIO_Init+0x21c>
 8003b22:	2307      	movs	r3, #7
 8003b24:	e00a      	b.n	8003b3c <HAL_GPIO_Init+0x21c>
 8003b26:	2305      	movs	r3, #5
 8003b28:	e008      	b.n	8003b3c <HAL_GPIO_Init+0x21c>
 8003b2a:	2304      	movs	r3, #4
 8003b2c:	e006      	b.n	8003b3c <HAL_GPIO_Init+0x21c>
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e004      	b.n	8003b3c <HAL_GPIO_Init+0x21c>
 8003b32:	2302      	movs	r3, #2
 8003b34:	e002      	b.n	8003b3c <HAL_GPIO_Init+0x21c>
 8003b36:	2301      	movs	r3, #1
 8003b38:	e000      	b.n	8003b3c <HAL_GPIO_Init+0x21c>
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	69fa      	ldr	r2, [r7, #28]
 8003b3e:	f002 0203 	and.w	r2, r2, #3
 8003b42:	0092      	lsls	r2, r2, #2
 8003b44:	4093      	lsls	r3, r2
 8003b46:	69ba      	ldr	r2, [r7, #24]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b4c:	4935      	ldr	r1, [pc, #212]	@ (8003c24 <HAL_GPIO_Init+0x304>)
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	089b      	lsrs	r3, r3, #2
 8003b52:	3302      	adds	r3, #2
 8003b54:	69ba      	ldr	r2, [r7, #24]
 8003b56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b5a:	4b3a      	ldr	r3, [pc, #232]	@ (8003c44 <HAL_GPIO_Init+0x324>)
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	43db      	mvns	r3, r3
 8003b64:	69ba      	ldr	r2, [r7, #24]
 8003b66:	4013      	ands	r3, r2
 8003b68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d003      	beq.n	8003b7e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003b76:	69ba      	ldr	r2, [r7, #24]
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b7e:	4a31      	ldr	r2, [pc, #196]	@ (8003c44 <HAL_GPIO_Init+0x324>)
 8003b80:	69bb      	ldr	r3, [r7, #24]
 8003b82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b84:	4b2f      	ldr	r3, [pc, #188]	@ (8003c44 <HAL_GPIO_Init+0x324>)
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	43db      	mvns	r3, r3
 8003b8e:	69ba      	ldr	r2, [r7, #24]
 8003b90:	4013      	ands	r3, r2
 8003b92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d003      	beq.n	8003ba8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003ba0:	69ba      	ldr	r2, [r7, #24]
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ba8:	4a26      	ldr	r2, [pc, #152]	@ (8003c44 <HAL_GPIO_Init+0x324>)
 8003baa:	69bb      	ldr	r3, [r7, #24]
 8003bac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003bae:	4b25      	ldr	r3, [pc, #148]	@ (8003c44 <HAL_GPIO_Init+0x324>)
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	43db      	mvns	r3, r3
 8003bb8:	69ba      	ldr	r2, [r7, #24]
 8003bba:	4013      	ands	r3, r2
 8003bbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d003      	beq.n	8003bd2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003bca:	69ba      	ldr	r2, [r7, #24]
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003bd2:	4a1c      	ldr	r2, [pc, #112]	@ (8003c44 <HAL_GPIO_Init+0x324>)
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bd8:	4b1a      	ldr	r3, [pc, #104]	@ (8003c44 <HAL_GPIO_Init+0x324>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	43db      	mvns	r3, r3
 8003be2:	69ba      	ldr	r2, [r7, #24]
 8003be4:	4013      	ands	r3, r2
 8003be6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d003      	beq.n	8003bfc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003bf4:	69ba      	ldr	r2, [r7, #24]
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003bfc:	4a11      	ldr	r2, [pc, #68]	@ (8003c44 <HAL_GPIO_Init+0x324>)
 8003bfe:	69bb      	ldr	r3, [r7, #24]
 8003c00:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c02:	69fb      	ldr	r3, [r7, #28]
 8003c04:	3301      	adds	r3, #1
 8003c06:	61fb      	str	r3, [r7, #28]
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	2b0f      	cmp	r3, #15
 8003c0c:	f67f ae96 	bls.w	800393c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c10:	bf00      	nop
 8003c12:	bf00      	nop
 8003c14:	3724      	adds	r7, #36	@ 0x24
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop
 8003c20:	40023800 	.word	0x40023800
 8003c24:	40013800 	.word	0x40013800
 8003c28:	40020000 	.word	0x40020000
 8003c2c:	40020400 	.word	0x40020400
 8003c30:	40020800 	.word	0x40020800
 8003c34:	40020c00 	.word	0x40020c00
 8003c38:	40021000 	.word	0x40021000
 8003c3c:	40021400 	.word	0x40021400
 8003c40:	40021800 	.word	0x40021800
 8003c44:	40013c00 	.word	0x40013c00

08003c48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	460b      	mov	r3, r1
 8003c52:	807b      	strh	r3, [r7, #2]
 8003c54:	4613      	mov	r3, r2
 8003c56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c58:	787b      	ldrb	r3, [r7, #1]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d003      	beq.n	8003c66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c5e:	887a      	ldrh	r2, [r7, #2]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c64:	e003      	b.n	8003c6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c66:	887b      	ldrh	r3, [r7, #2]
 8003c68:	041a      	lsls	r2, r3, #16
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	619a      	str	r2, [r3, #24]
}
 8003c6e:	bf00      	nop
 8003c70:	370c      	adds	r7, #12
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr
	...

08003c7c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b082      	sub	sp, #8
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	4603      	mov	r3, r0
 8003c84:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003c86:	4b08      	ldr	r3, [pc, #32]	@ (8003ca8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c88:	695a      	ldr	r2, [r3, #20]
 8003c8a:	88fb      	ldrh	r3, [r7, #6]
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d006      	beq.n	8003ca0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003c92:	4a05      	ldr	r2, [pc, #20]	@ (8003ca8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c94:	88fb      	ldrh	r3, [r7, #6]
 8003c96:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c98:	88fb      	ldrh	r3, [r7, #6]
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7ff fa7c 	bl	8003198 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ca0:	bf00      	nop
 8003ca2:	3708      	adds	r7, #8
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}
 8003ca8:	40013c00 	.word	0x40013c00

08003cac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b084      	sub	sp, #16
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
 8003cb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d101      	bne.n	8003cc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e0cc      	b.n	8003e5a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003cc0:	4b68      	ldr	r3, [pc, #416]	@ (8003e64 <HAL_RCC_ClockConfig+0x1b8>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 030f 	and.w	r3, r3, #15
 8003cc8:	683a      	ldr	r2, [r7, #0]
 8003cca:	429a      	cmp	r2, r3
 8003ccc:	d90c      	bls.n	8003ce8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cce:	4b65      	ldr	r3, [pc, #404]	@ (8003e64 <HAL_RCC_ClockConfig+0x1b8>)
 8003cd0:	683a      	ldr	r2, [r7, #0]
 8003cd2:	b2d2      	uxtb	r2, r2
 8003cd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cd6:	4b63      	ldr	r3, [pc, #396]	@ (8003e64 <HAL_RCC_ClockConfig+0x1b8>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 030f 	and.w	r3, r3, #15
 8003cde:	683a      	ldr	r2, [r7, #0]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d001      	beq.n	8003ce8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e0b8      	b.n	8003e5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 0302 	and.w	r3, r3, #2
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d020      	beq.n	8003d36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 0304 	and.w	r3, r3, #4
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d005      	beq.n	8003d0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d00:	4b59      	ldr	r3, [pc, #356]	@ (8003e68 <HAL_RCC_ClockConfig+0x1bc>)
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	4a58      	ldr	r2, [pc, #352]	@ (8003e68 <HAL_RCC_ClockConfig+0x1bc>)
 8003d06:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003d0a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 0308 	and.w	r3, r3, #8
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d005      	beq.n	8003d24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d18:	4b53      	ldr	r3, [pc, #332]	@ (8003e68 <HAL_RCC_ClockConfig+0x1bc>)
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	4a52      	ldr	r2, [pc, #328]	@ (8003e68 <HAL_RCC_ClockConfig+0x1bc>)
 8003d1e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003d22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d24:	4b50      	ldr	r3, [pc, #320]	@ (8003e68 <HAL_RCC_ClockConfig+0x1bc>)
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	494d      	ldr	r1, [pc, #308]	@ (8003e68 <HAL_RCC_ClockConfig+0x1bc>)
 8003d32:	4313      	orrs	r3, r2
 8003d34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 0301 	and.w	r3, r3, #1
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d044      	beq.n	8003dcc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	d107      	bne.n	8003d5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d4a:	4b47      	ldr	r3, [pc, #284]	@ (8003e68 <HAL_RCC_ClockConfig+0x1bc>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d119      	bne.n	8003d8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e07f      	b.n	8003e5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	2b02      	cmp	r3, #2
 8003d60:	d003      	beq.n	8003d6a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d66:	2b03      	cmp	r3, #3
 8003d68:	d107      	bne.n	8003d7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d6a:	4b3f      	ldr	r3, [pc, #252]	@ (8003e68 <HAL_RCC_ClockConfig+0x1bc>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d109      	bne.n	8003d8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e06f      	b.n	8003e5a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d7a:	4b3b      	ldr	r3, [pc, #236]	@ (8003e68 <HAL_RCC_ClockConfig+0x1bc>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 0302 	and.w	r3, r3, #2
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d101      	bne.n	8003d8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e067      	b.n	8003e5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d8a:	4b37      	ldr	r3, [pc, #220]	@ (8003e68 <HAL_RCC_ClockConfig+0x1bc>)
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	f023 0203 	bic.w	r2, r3, #3
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	4934      	ldr	r1, [pc, #208]	@ (8003e68 <HAL_RCC_ClockConfig+0x1bc>)
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d9c:	f7ff fc7e 	bl	800369c <HAL_GetTick>
 8003da0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003da2:	e00a      	b.n	8003dba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003da4:	f7ff fc7a 	bl	800369c <HAL_GetTick>
 8003da8:	4602      	mov	r2, r0
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d901      	bls.n	8003dba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003db6:	2303      	movs	r3, #3
 8003db8:	e04f      	b.n	8003e5a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dba:	4b2b      	ldr	r3, [pc, #172]	@ (8003e68 <HAL_RCC_ClockConfig+0x1bc>)
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	f003 020c 	and.w	r2, r3, #12
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	009b      	lsls	r3, r3, #2
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d1eb      	bne.n	8003da4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003dcc:	4b25      	ldr	r3, [pc, #148]	@ (8003e64 <HAL_RCC_ClockConfig+0x1b8>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 030f 	and.w	r3, r3, #15
 8003dd4:	683a      	ldr	r2, [r7, #0]
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d20c      	bcs.n	8003df4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dda:	4b22      	ldr	r3, [pc, #136]	@ (8003e64 <HAL_RCC_ClockConfig+0x1b8>)
 8003ddc:	683a      	ldr	r2, [r7, #0]
 8003dde:	b2d2      	uxtb	r2, r2
 8003de0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003de2:	4b20      	ldr	r3, [pc, #128]	@ (8003e64 <HAL_RCC_ClockConfig+0x1b8>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f003 030f 	and.w	r3, r3, #15
 8003dea:	683a      	ldr	r2, [r7, #0]
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d001      	beq.n	8003df4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	e032      	b.n	8003e5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 0304 	and.w	r3, r3, #4
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d008      	beq.n	8003e12 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e00:	4b19      	ldr	r3, [pc, #100]	@ (8003e68 <HAL_RCC_ClockConfig+0x1bc>)
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	4916      	ldr	r1, [pc, #88]	@ (8003e68 <HAL_RCC_ClockConfig+0x1bc>)
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0308 	and.w	r3, r3, #8
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d009      	beq.n	8003e32 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e1e:	4b12      	ldr	r3, [pc, #72]	@ (8003e68 <HAL_RCC_ClockConfig+0x1bc>)
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	691b      	ldr	r3, [r3, #16]
 8003e2a:	00db      	lsls	r3, r3, #3
 8003e2c:	490e      	ldr	r1, [pc, #56]	@ (8003e68 <HAL_RCC_ClockConfig+0x1bc>)
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e32:	f000 f855 	bl	8003ee0 <HAL_RCC_GetSysClockFreq>
 8003e36:	4602      	mov	r2, r0
 8003e38:	4b0b      	ldr	r3, [pc, #44]	@ (8003e68 <HAL_RCC_ClockConfig+0x1bc>)
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	091b      	lsrs	r3, r3, #4
 8003e3e:	f003 030f 	and.w	r3, r3, #15
 8003e42:	490a      	ldr	r1, [pc, #40]	@ (8003e6c <HAL_RCC_ClockConfig+0x1c0>)
 8003e44:	5ccb      	ldrb	r3, [r1, r3]
 8003e46:	fa22 f303 	lsr.w	r3, r2, r3
 8003e4a:	4a09      	ldr	r2, [pc, #36]	@ (8003e70 <HAL_RCC_ClockConfig+0x1c4>)
 8003e4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003e4e:	4b09      	ldr	r3, [pc, #36]	@ (8003e74 <HAL_RCC_ClockConfig+0x1c8>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4618      	mov	r0, r3
 8003e54:	f7ff fbde 	bl	8003614 <HAL_InitTick>

  return HAL_OK;
 8003e58:	2300      	movs	r3, #0
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	3710      	adds	r7, #16
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	bf00      	nop
 8003e64:	40023c00 	.word	0x40023c00
 8003e68:	40023800 	.word	0x40023800
 8003e6c:	080078d8 	.word	0x080078d8
 8003e70:	20000000 	.word	0x20000000
 8003e74:	20000004 	.word	0x20000004

08003e78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e7c:	4b03      	ldr	r3, [pc, #12]	@ (8003e8c <HAL_RCC_GetHCLKFreq+0x14>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr
 8003e8a:	bf00      	nop
 8003e8c:	20000000 	.word	0x20000000

08003e90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e94:	f7ff fff0 	bl	8003e78 <HAL_RCC_GetHCLKFreq>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	4b05      	ldr	r3, [pc, #20]	@ (8003eb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	0a9b      	lsrs	r3, r3, #10
 8003ea0:	f003 0307 	and.w	r3, r3, #7
 8003ea4:	4903      	ldr	r1, [pc, #12]	@ (8003eb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ea6:	5ccb      	ldrb	r3, [r1, r3]
 8003ea8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	bd80      	pop	{r7, pc}
 8003eb0:	40023800 	.word	0x40023800
 8003eb4:	080078e8 	.word	0x080078e8

08003eb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ebc:	f7ff ffdc 	bl	8003e78 <HAL_RCC_GetHCLKFreq>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	4b05      	ldr	r3, [pc, #20]	@ (8003ed8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	0b5b      	lsrs	r3, r3, #13
 8003ec8:	f003 0307 	and.w	r3, r3, #7
 8003ecc:	4903      	ldr	r1, [pc, #12]	@ (8003edc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ece:	5ccb      	ldrb	r3, [r1, r3]
 8003ed0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	40023800 	.word	0x40023800
 8003edc:	080078e8 	.word	0x080078e8

08003ee0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ee0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ee4:	b0ae      	sub	sp, #184	@ 0xb8
 8003ee6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003efa:	2300      	movs	r3, #0
 8003efc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003f00:	2300      	movs	r3, #0
 8003f02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f06:	4bcb      	ldr	r3, [pc, #812]	@ (8004234 <HAL_RCC_GetSysClockFreq+0x354>)
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	f003 030c 	and.w	r3, r3, #12
 8003f0e:	2b0c      	cmp	r3, #12
 8003f10:	f200 8206 	bhi.w	8004320 <HAL_RCC_GetSysClockFreq+0x440>
 8003f14:	a201      	add	r2, pc, #4	@ (adr r2, 8003f1c <HAL_RCC_GetSysClockFreq+0x3c>)
 8003f16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f1a:	bf00      	nop
 8003f1c:	08003f51 	.word	0x08003f51
 8003f20:	08004321 	.word	0x08004321
 8003f24:	08004321 	.word	0x08004321
 8003f28:	08004321 	.word	0x08004321
 8003f2c:	08003f59 	.word	0x08003f59
 8003f30:	08004321 	.word	0x08004321
 8003f34:	08004321 	.word	0x08004321
 8003f38:	08004321 	.word	0x08004321
 8003f3c:	08003f61 	.word	0x08003f61
 8003f40:	08004321 	.word	0x08004321
 8003f44:	08004321 	.word	0x08004321
 8003f48:	08004321 	.word	0x08004321
 8003f4c:	08004151 	.word	0x08004151
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f50:	4bb9      	ldr	r3, [pc, #740]	@ (8004238 <HAL_RCC_GetSysClockFreq+0x358>)
 8003f52:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003f56:	e1e7      	b.n	8004328 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f58:	4bb8      	ldr	r3, [pc, #736]	@ (800423c <HAL_RCC_GetSysClockFreq+0x35c>)
 8003f5a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003f5e:	e1e3      	b.n	8004328 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f60:	4bb4      	ldr	r3, [pc, #720]	@ (8004234 <HAL_RCC_GetSysClockFreq+0x354>)
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f68:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f6c:	4bb1      	ldr	r3, [pc, #708]	@ (8004234 <HAL_RCC_GetSysClockFreq+0x354>)
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d071      	beq.n	800405c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f78:	4bae      	ldr	r3, [pc, #696]	@ (8004234 <HAL_RCC_GetSysClockFreq+0x354>)
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	099b      	lsrs	r3, r3, #6
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003f84:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003f88:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003f8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f90:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003f94:	2300      	movs	r3, #0
 8003f96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003f9a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003f9e:	4622      	mov	r2, r4
 8003fa0:	462b      	mov	r3, r5
 8003fa2:	f04f 0000 	mov.w	r0, #0
 8003fa6:	f04f 0100 	mov.w	r1, #0
 8003faa:	0159      	lsls	r1, r3, #5
 8003fac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fb0:	0150      	lsls	r0, r2, #5
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	460b      	mov	r3, r1
 8003fb6:	4621      	mov	r1, r4
 8003fb8:	1a51      	subs	r1, r2, r1
 8003fba:	6439      	str	r1, [r7, #64]	@ 0x40
 8003fbc:	4629      	mov	r1, r5
 8003fbe:	eb63 0301 	sbc.w	r3, r3, r1
 8003fc2:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fc4:	f04f 0200 	mov.w	r2, #0
 8003fc8:	f04f 0300 	mov.w	r3, #0
 8003fcc:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003fd0:	4649      	mov	r1, r9
 8003fd2:	018b      	lsls	r3, r1, #6
 8003fd4:	4641      	mov	r1, r8
 8003fd6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003fda:	4641      	mov	r1, r8
 8003fdc:	018a      	lsls	r2, r1, #6
 8003fde:	4641      	mov	r1, r8
 8003fe0:	1a51      	subs	r1, r2, r1
 8003fe2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003fe4:	4649      	mov	r1, r9
 8003fe6:	eb63 0301 	sbc.w	r3, r3, r1
 8003fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003fec:	f04f 0200 	mov.w	r2, #0
 8003ff0:	f04f 0300 	mov.w	r3, #0
 8003ff4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003ff8:	4649      	mov	r1, r9
 8003ffa:	00cb      	lsls	r3, r1, #3
 8003ffc:	4641      	mov	r1, r8
 8003ffe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004002:	4641      	mov	r1, r8
 8004004:	00ca      	lsls	r2, r1, #3
 8004006:	4610      	mov	r0, r2
 8004008:	4619      	mov	r1, r3
 800400a:	4603      	mov	r3, r0
 800400c:	4622      	mov	r2, r4
 800400e:	189b      	adds	r3, r3, r2
 8004010:	633b      	str	r3, [r7, #48]	@ 0x30
 8004012:	462b      	mov	r3, r5
 8004014:	460a      	mov	r2, r1
 8004016:	eb42 0303 	adc.w	r3, r2, r3
 800401a:	637b      	str	r3, [r7, #52]	@ 0x34
 800401c:	f04f 0200 	mov.w	r2, #0
 8004020:	f04f 0300 	mov.w	r3, #0
 8004024:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004028:	4629      	mov	r1, r5
 800402a:	024b      	lsls	r3, r1, #9
 800402c:	4621      	mov	r1, r4
 800402e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004032:	4621      	mov	r1, r4
 8004034:	024a      	lsls	r2, r1, #9
 8004036:	4610      	mov	r0, r2
 8004038:	4619      	mov	r1, r3
 800403a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800403e:	2200      	movs	r2, #0
 8004040:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004044:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004048:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800404c:	f7fc fda6 	bl	8000b9c <__aeabi_uldivmod>
 8004050:	4602      	mov	r2, r0
 8004052:	460b      	mov	r3, r1
 8004054:	4613      	mov	r3, r2
 8004056:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800405a:	e067      	b.n	800412c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800405c:	4b75      	ldr	r3, [pc, #468]	@ (8004234 <HAL_RCC_GetSysClockFreq+0x354>)
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	099b      	lsrs	r3, r3, #6
 8004062:	2200      	movs	r2, #0
 8004064:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004068:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800406c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004070:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004074:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004076:	2300      	movs	r3, #0
 8004078:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800407a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800407e:	4622      	mov	r2, r4
 8004080:	462b      	mov	r3, r5
 8004082:	f04f 0000 	mov.w	r0, #0
 8004086:	f04f 0100 	mov.w	r1, #0
 800408a:	0159      	lsls	r1, r3, #5
 800408c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004090:	0150      	lsls	r0, r2, #5
 8004092:	4602      	mov	r2, r0
 8004094:	460b      	mov	r3, r1
 8004096:	4621      	mov	r1, r4
 8004098:	1a51      	subs	r1, r2, r1
 800409a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800409c:	4629      	mov	r1, r5
 800409e:	eb63 0301 	sbc.w	r3, r3, r1
 80040a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040a4:	f04f 0200 	mov.w	r2, #0
 80040a8:	f04f 0300 	mov.w	r3, #0
 80040ac:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80040b0:	4649      	mov	r1, r9
 80040b2:	018b      	lsls	r3, r1, #6
 80040b4:	4641      	mov	r1, r8
 80040b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80040ba:	4641      	mov	r1, r8
 80040bc:	018a      	lsls	r2, r1, #6
 80040be:	4641      	mov	r1, r8
 80040c0:	ebb2 0a01 	subs.w	sl, r2, r1
 80040c4:	4649      	mov	r1, r9
 80040c6:	eb63 0b01 	sbc.w	fp, r3, r1
 80040ca:	f04f 0200 	mov.w	r2, #0
 80040ce:	f04f 0300 	mov.w	r3, #0
 80040d2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80040d6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80040da:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80040de:	4692      	mov	sl, r2
 80040e0:	469b      	mov	fp, r3
 80040e2:	4623      	mov	r3, r4
 80040e4:	eb1a 0303 	adds.w	r3, sl, r3
 80040e8:	623b      	str	r3, [r7, #32]
 80040ea:	462b      	mov	r3, r5
 80040ec:	eb4b 0303 	adc.w	r3, fp, r3
 80040f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80040f2:	f04f 0200 	mov.w	r2, #0
 80040f6:	f04f 0300 	mov.w	r3, #0
 80040fa:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80040fe:	4629      	mov	r1, r5
 8004100:	028b      	lsls	r3, r1, #10
 8004102:	4621      	mov	r1, r4
 8004104:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004108:	4621      	mov	r1, r4
 800410a:	028a      	lsls	r2, r1, #10
 800410c:	4610      	mov	r0, r2
 800410e:	4619      	mov	r1, r3
 8004110:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004114:	2200      	movs	r2, #0
 8004116:	673b      	str	r3, [r7, #112]	@ 0x70
 8004118:	677a      	str	r2, [r7, #116]	@ 0x74
 800411a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800411e:	f7fc fd3d 	bl	8000b9c <__aeabi_uldivmod>
 8004122:	4602      	mov	r2, r0
 8004124:	460b      	mov	r3, r1
 8004126:	4613      	mov	r3, r2
 8004128:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800412c:	4b41      	ldr	r3, [pc, #260]	@ (8004234 <HAL_RCC_GetSysClockFreq+0x354>)
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	0c1b      	lsrs	r3, r3, #16
 8004132:	f003 0303 	and.w	r3, r3, #3
 8004136:	3301      	adds	r3, #1
 8004138:	005b      	lsls	r3, r3, #1
 800413a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800413e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004142:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004146:	fbb2 f3f3 	udiv	r3, r2, r3
 800414a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800414e:	e0eb      	b.n	8004328 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004150:	4b38      	ldr	r3, [pc, #224]	@ (8004234 <HAL_RCC_GetSysClockFreq+0x354>)
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004158:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800415c:	4b35      	ldr	r3, [pc, #212]	@ (8004234 <HAL_RCC_GetSysClockFreq+0x354>)
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004164:	2b00      	cmp	r3, #0
 8004166:	d06b      	beq.n	8004240 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004168:	4b32      	ldr	r3, [pc, #200]	@ (8004234 <HAL_RCC_GetSysClockFreq+0x354>)
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	099b      	lsrs	r3, r3, #6
 800416e:	2200      	movs	r2, #0
 8004170:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004172:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004174:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004176:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800417a:	663b      	str	r3, [r7, #96]	@ 0x60
 800417c:	2300      	movs	r3, #0
 800417e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004180:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004184:	4622      	mov	r2, r4
 8004186:	462b      	mov	r3, r5
 8004188:	f04f 0000 	mov.w	r0, #0
 800418c:	f04f 0100 	mov.w	r1, #0
 8004190:	0159      	lsls	r1, r3, #5
 8004192:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004196:	0150      	lsls	r0, r2, #5
 8004198:	4602      	mov	r2, r0
 800419a:	460b      	mov	r3, r1
 800419c:	4621      	mov	r1, r4
 800419e:	1a51      	subs	r1, r2, r1
 80041a0:	61b9      	str	r1, [r7, #24]
 80041a2:	4629      	mov	r1, r5
 80041a4:	eb63 0301 	sbc.w	r3, r3, r1
 80041a8:	61fb      	str	r3, [r7, #28]
 80041aa:	f04f 0200 	mov.w	r2, #0
 80041ae:	f04f 0300 	mov.w	r3, #0
 80041b2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80041b6:	4659      	mov	r1, fp
 80041b8:	018b      	lsls	r3, r1, #6
 80041ba:	4651      	mov	r1, sl
 80041bc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80041c0:	4651      	mov	r1, sl
 80041c2:	018a      	lsls	r2, r1, #6
 80041c4:	4651      	mov	r1, sl
 80041c6:	ebb2 0801 	subs.w	r8, r2, r1
 80041ca:	4659      	mov	r1, fp
 80041cc:	eb63 0901 	sbc.w	r9, r3, r1
 80041d0:	f04f 0200 	mov.w	r2, #0
 80041d4:	f04f 0300 	mov.w	r3, #0
 80041d8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80041dc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80041e0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80041e4:	4690      	mov	r8, r2
 80041e6:	4699      	mov	r9, r3
 80041e8:	4623      	mov	r3, r4
 80041ea:	eb18 0303 	adds.w	r3, r8, r3
 80041ee:	613b      	str	r3, [r7, #16]
 80041f0:	462b      	mov	r3, r5
 80041f2:	eb49 0303 	adc.w	r3, r9, r3
 80041f6:	617b      	str	r3, [r7, #20]
 80041f8:	f04f 0200 	mov.w	r2, #0
 80041fc:	f04f 0300 	mov.w	r3, #0
 8004200:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004204:	4629      	mov	r1, r5
 8004206:	024b      	lsls	r3, r1, #9
 8004208:	4621      	mov	r1, r4
 800420a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800420e:	4621      	mov	r1, r4
 8004210:	024a      	lsls	r2, r1, #9
 8004212:	4610      	mov	r0, r2
 8004214:	4619      	mov	r1, r3
 8004216:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800421a:	2200      	movs	r2, #0
 800421c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800421e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004220:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004224:	f7fc fcba 	bl	8000b9c <__aeabi_uldivmod>
 8004228:	4602      	mov	r2, r0
 800422a:	460b      	mov	r3, r1
 800422c:	4613      	mov	r3, r2
 800422e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004232:	e065      	b.n	8004300 <HAL_RCC_GetSysClockFreq+0x420>
 8004234:	40023800 	.word	0x40023800
 8004238:	00f42400 	.word	0x00f42400
 800423c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004240:	4b3d      	ldr	r3, [pc, #244]	@ (8004338 <HAL_RCC_GetSysClockFreq+0x458>)
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	099b      	lsrs	r3, r3, #6
 8004246:	2200      	movs	r2, #0
 8004248:	4618      	mov	r0, r3
 800424a:	4611      	mov	r1, r2
 800424c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004250:	653b      	str	r3, [r7, #80]	@ 0x50
 8004252:	2300      	movs	r3, #0
 8004254:	657b      	str	r3, [r7, #84]	@ 0x54
 8004256:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800425a:	4642      	mov	r2, r8
 800425c:	464b      	mov	r3, r9
 800425e:	f04f 0000 	mov.w	r0, #0
 8004262:	f04f 0100 	mov.w	r1, #0
 8004266:	0159      	lsls	r1, r3, #5
 8004268:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800426c:	0150      	lsls	r0, r2, #5
 800426e:	4602      	mov	r2, r0
 8004270:	460b      	mov	r3, r1
 8004272:	4641      	mov	r1, r8
 8004274:	1a51      	subs	r1, r2, r1
 8004276:	60b9      	str	r1, [r7, #8]
 8004278:	4649      	mov	r1, r9
 800427a:	eb63 0301 	sbc.w	r3, r3, r1
 800427e:	60fb      	str	r3, [r7, #12]
 8004280:	f04f 0200 	mov.w	r2, #0
 8004284:	f04f 0300 	mov.w	r3, #0
 8004288:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800428c:	4659      	mov	r1, fp
 800428e:	018b      	lsls	r3, r1, #6
 8004290:	4651      	mov	r1, sl
 8004292:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004296:	4651      	mov	r1, sl
 8004298:	018a      	lsls	r2, r1, #6
 800429a:	4651      	mov	r1, sl
 800429c:	1a54      	subs	r4, r2, r1
 800429e:	4659      	mov	r1, fp
 80042a0:	eb63 0501 	sbc.w	r5, r3, r1
 80042a4:	f04f 0200 	mov.w	r2, #0
 80042a8:	f04f 0300 	mov.w	r3, #0
 80042ac:	00eb      	lsls	r3, r5, #3
 80042ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80042b2:	00e2      	lsls	r2, r4, #3
 80042b4:	4614      	mov	r4, r2
 80042b6:	461d      	mov	r5, r3
 80042b8:	4643      	mov	r3, r8
 80042ba:	18e3      	adds	r3, r4, r3
 80042bc:	603b      	str	r3, [r7, #0]
 80042be:	464b      	mov	r3, r9
 80042c0:	eb45 0303 	adc.w	r3, r5, r3
 80042c4:	607b      	str	r3, [r7, #4]
 80042c6:	f04f 0200 	mov.w	r2, #0
 80042ca:	f04f 0300 	mov.w	r3, #0
 80042ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80042d2:	4629      	mov	r1, r5
 80042d4:	028b      	lsls	r3, r1, #10
 80042d6:	4621      	mov	r1, r4
 80042d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80042dc:	4621      	mov	r1, r4
 80042de:	028a      	lsls	r2, r1, #10
 80042e0:	4610      	mov	r0, r2
 80042e2:	4619      	mov	r1, r3
 80042e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80042e8:	2200      	movs	r2, #0
 80042ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80042ec:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80042ee:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80042f2:	f7fc fc53 	bl	8000b9c <__aeabi_uldivmod>
 80042f6:	4602      	mov	r2, r0
 80042f8:	460b      	mov	r3, r1
 80042fa:	4613      	mov	r3, r2
 80042fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004300:	4b0d      	ldr	r3, [pc, #52]	@ (8004338 <HAL_RCC_GetSysClockFreq+0x458>)
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	0f1b      	lsrs	r3, r3, #28
 8004306:	f003 0307 	and.w	r3, r3, #7
 800430a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800430e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004312:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004316:	fbb2 f3f3 	udiv	r3, r2, r3
 800431a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800431e:	e003      	b.n	8004328 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004320:	4b06      	ldr	r3, [pc, #24]	@ (800433c <HAL_RCC_GetSysClockFreq+0x45c>)
 8004322:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004326:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004328:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800432c:	4618      	mov	r0, r3
 800432e:	37b8      	adds	r7, #184	@ 0xb8
 8004330:	46bd      	mov	sp, r7
 8004332:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004336:	bf00      	nop
 8004338:	40023800 	.word	0x40023800
 800433c:	00f42400 	.word	0x00f42400

08004340 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b086      	sub	sp, #24
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d101      	bne.n	8004352 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e28d      	b.n	800486e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 0301 	and.w	r3, r3, #1
 800435a:	2b00      	cmp	r3, #0
 800435c:	f000 8083 	beq.w	8004466 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004360:	4b94      	ldr	r3, [pc, #592]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	f003 030c 	and.w	r3, r3, #12
 8004368:	2b04      	cmp	r3, #4
 800436a:	d019      	beq.n	80043a0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800436c:	4b91      	ldr	r3, [pc, #580]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	f003 030c 	and.w	r3, r3, #12
        || \
 8004374:	2b08      	cmp	r3, #8
 8004376:	d106      	bne.n	8004386 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004378:	4b8e      	ldr	r3, [pc, #568]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004380:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004384:	d00c      	beq.n	80043a0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004386:	4b8b      	ldr	r3, [pc, #556]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800438e:	2b0c      	cmp	r3, #12
 8004390:	d112      	bne.n	80043b8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004392:	4b88      	ldr	r3, [pc, #544]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800439a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800439e:	d10b      	bne.n	80043b8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043a0:	4b84      	ldr	r3, [pc, #528]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d05b      	beq.n	8004464 <HAL_RCC_OscConfig+0x124>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d157      	bne.n	8004464 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e25a      	b.n	800486e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043c0:	d106      	bne.n	80043d0 <HAL_RCC_OscConfig+0x90>
 80043c2:	4b7c      	ldr	r3, [pc, #496]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a7b      	ldr	r2, [pc, #492]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 80043c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043cc:	6013      	str	r3, [r2, #0]
 80043ce:	e01d      	b.n	800440c <HAL_RCC_OscConfig+0xcc>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043d8:	d10c      	bne.n	80043f4 <HAL_RCC_OscConfig+0xb4>
 80043da:	4b76      	ldr	r3, [pc, #472]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a75      	ldr	r2, [pc, #468]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 80043e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043e4:	6013      	str	r3, [r2, #0]
 80043e6:	4b73      	ldr	r3, [pc, #460]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a72      	ldr	r2, [pc, #456]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 80043ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043f0:	6013      	str	r3, [r2, #0]
 80043f2:	e00b      	b.n	800440c <HAL_RCC_OscConfig+0xcc>
 80043f4:	4b6f      	ldr	r3, [pc, #444]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a6e      	ldr	r2, [pc, #440]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 80043fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043fe:	6013      	str	r3, [r2, #0]
 8004400:	4b6c      	ldr	r3, [pc, #432]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a6b      	ldr	r2, [pc, #428]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 8004406:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800440a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d013      	beq.n	800443c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004414:	f7ff f942 	bl	800369c <HAL_GetTick>
 8004418:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800441a:	e008      	b.n	800442e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800441c:	f7ff f93e 	bl	800369c <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	2b64      	cmp	r3, #100	@ 0x64
 8004428:	d901      	bls.n	800442e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e21f      	b.n	800486e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800442e:	4b61      	ldr	r3, [pc, #388]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004436:	2b00      	cmp	r3, #0
 8004438:	d0f0      	beq.n	800441c <HAL_RCC_OscConfig+0xdc>
 800443a:	e014      	b.n	8004466 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800443c:	f7ff f92e 	bl	800369c <HAL_GetTick>
 8004440:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004442:	e008      	b.n	8004456 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004444:	f7ff f92a 	bl	800369c <HAL_GetTick>
 8004448:	4602      	mov	r2, r0
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	1ad3      	subs	r3, r2, r3
 800444e:	2b64      	cmp	r3, #100	@ 0x64
 8004450:	d901      	bls.n	8004456 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004452:	2303      	movs	r3, #3
 8004454:	e20b      	b.n	800486e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004456:	4b57      	ldr	r3, [pc, #348]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800445e:	2b00      	cmp	r3, #0
 8004460:	d1f0      	bne.n	8004444 <HAL_RCC_OscConfig+0x104>
 8004462:	e000      	b.n	8004466 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004464:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 0302 	and.w	r3, r3, #2
 800446e:	2b00      	cmp	r3, #0
 8004470:	d06f      	beq.n	8004552 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004472:	4b50      	ldr	r3, [pc, #320]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	f003 030c 	and.w	r3, r3, #12
 800447a:	2b00      	cmp	r3, #0
 800447c:	d017      	beq.n	80044ae <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800447e:	4b4d      	ldr	r3, [pc, #308]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	f003 030c 	and.w	r3, r3, #12
        || \
 8004486:	2b08      	cmp	r3, #8
 8004488:	d105      	bne.n	8004496 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800448a:	4b4a      	ldr	r3, [pc, #296]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004492:	2b00      	cmp	r3, #0
 8004494:	d00b      	beq.n	80044ae <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004496:	4b47      	ldr	r3, [pc, #284]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800449e:	2b0c      	cmp	r3, #12
 80044a0:	d11c      	bne.n	80044dc <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044a2:	4b44      	ldr	r3, [pc, #272]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d116      	bne.n	80044dc <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044ae:	4b41      	ldr	r3, [pc, #260]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 0302 	and.w	r3, r3, #2
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d005      	beq.n	80044c6 <HAL_RCC_OscConfig+0x186>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	68db      	ldr	r3, [r3, #12]
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d001      	beq.n	80044c6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	e1d3      	b.n	800486e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044c6:	4b3b      	ldr	r3, [pc, #236]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	00db      	lsls	r3, r3, #3
 80044d4:	4937      	ldr	r1, [pc, #220]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 80044d6:	4313      	orrs	r3, r2
 80044d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044da:	e03a      	b.n	8004552 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d020      	beq.n	8004526 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044e4:	4b34      	ldr	r3, [pc, #208]	@ (80045b8 <HAL_RCC_OscConfig+0x278>)
 80044e6:	2201      	movs	r2, #1
 80044e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044ea:	f7ff f8d7 	bl	800369c <HAL_GetTick>
 80044ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044f0:	e008      	b.n	8004504 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044f2:	f7ff f8d3 	bl	800369c <HAL_GetTick>
 80044f6:	4602      	mov	r2, r0
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	1ad3      	subs	r3, r2, r3
 80044fc:	2b02      	cmp	r3, #2
 80044fe:	d901      	bls.n	8004504 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004500:	2303      	movs	r3, #3
 8004502:	e1b4      	b.n	800486e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004504:	4b2b      	ldr	r3, [pc, #172]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0302 	and.w	r3, r3, #2
 800450c:	2b00      	cmp	r3, #0
 800450e:	d0f0      	beq.n	80044f2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004510:	4b28      	ldr	r3, [pc, #160]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	691b      	ldr	r3, [r3, #16]
 800451c:	00db      	lsls	r3, r3, #3
 800451e:	4925      	ldr	r1, [pc, #148]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 8004520:	4313      	orrs	r3, r2
 8004522:	600b      	str	r3, [r1, #0]
 8004524:	e015      	b.n	8004552 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004526:	4b24      	ldr	r3, [pc, #144]	@ (80045b8 <HAL_RCC_OscConfig+0x278>)
 8004528:	2200      	movs	r2, #0
 800452a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800452c:	f7ff f8b6 	bl	800369c <HAL_GetTick>
 8004530:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004532:	e008      	b.n	8004546 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004534:	f7ff f8b2 	bl	800369c <HAL_GetTick>
 8004538:	4602      	mov	r2, r0
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	2b02      	cmp	r3, #2
 8004540:	d901      	bls.n	8004546 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e193      	b.n	800486e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004546:	4b1b      	ldr	r3, [pc, #108]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0302 	and.w	r3, r3, #2
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1f0      	bne.n	8004534 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 0308 	and.w	r3, r3, #8
 800455a:	2b00      	cmp	r3, #0
 800455c:	d036      	beq.n	80045cc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	695b      	ldr	r3, [r3, #20]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d016      	beq.n	8004594 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004566:	4b15      	ldr	r3, [pc, #84]	@ (80045bc <HAL_RCC_OscConfig+0x27c>)
 8004568:	2201      	movs	r2, #1
 800456a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800456c:	f7ff f896 	bl	800369c <HAL_GetTick>
 8004570:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004572:	e008      	b.n	8004586 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004574:	f7ff f892 	bl	800369c <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	2b02      	cmp	r3, #2
 8004580:	d901      	bls.n	8004586 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e173      	b.n	800486e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004586:	4b0b      	ldr	r3, [pc, #44]	@ (80045b4 <HAL_RCC_OscConfig+0x274>)
 8004588:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800458a:	f003 0302 	and.w	r3, r3, #2
 800458e:	2b00      	cmp	r3, #0
 8004590:	d0f0      	beq.n	8004574 <HAL_RCC_OscConfig+0x234>
 8004592:	e01b      	b.n	80045cc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004594:	4b09      	ldr	r3, [pc, #36]	@ (80045bc <HAL_RCC_OscConfig+0x27c>)
 8004596:	2200      	movs	r2, #0
 8004598:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800459a:	f7ff f87f 	bl	800369c <HAL_GetTick>
 800459e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045a0:	e00e      	b.n	80045c0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045a2:	f7ff f87b 	bl	800369c <HAL_GetTick>
 80045a6:	4602      	mov	r2, r0
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	2b02      	cmp	r3, #2
 80045ae:	d907      	bls.n	80045c0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80045b0:	2303      	movs	r3, #3
 80045b2:	e15c      	b.n	800486e <HAL_RCC_OscConfig+0x52e>
 80045b4:	40023800 	.word	0x40023800
 80045b8:	42470000 	.word	0x42470000
 80045bc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045c0:	4b8a      	ldr	r3, [pc, #552]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 80045c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045c4:	f003 0302 	and.w	r3, r3, #2
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d1ea      	bne.n	80045a2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 0304 	and.w	r3, r3, #4
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	f000 8097 	beq.w	8004708 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045da:	2300      	movs	r3, #0
 80045dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045de:	4b83      	ldr	r3, [pc, #524]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 80045e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d10f      	bne.n	800460a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045ea:	2300      	movs	r3, #0
 80045ec:	60bb      	str	r3, [r7, #8]
 80045ee:	4b7f      	ldr	r3, [pc, #508]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 80045f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f2:	4a7e      	ldr	r2, [pc, #504]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 80045f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80045fa:	4b7c      	ldr	r3, [pc, #496]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 80045fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004602:	60bb      	str	r3, [r7, #8]
 8004604:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004606:	2301      	movs	r3, #1
 8004608:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800460a:	4b79      	ldr	r3, [pc, #484]	@ (80047f0 <HAL_RCC_OscConfig+0x4b0>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004612:	2b00      	cmp	r3, #0
 8004614:	d118      	bne.n	8004648 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004616:	4b76      	ldr	r3, [pc, #472]	@ (80047f0 <HAL_RCC_OscConfig+0x4b0>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a75      	ldr	r2, [pc, #468]	@ (80047f0 <HAL_RCC_OscConfig+0x4b0>)
 800461c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004620:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004622:	f7ff f83b 	bl	800369c <HAL_GetTick>
 8004626:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004628:	e008      	b.n	800463c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800462a:	f7ff f837 	bl	800369c <HAL_GetTick>
 800462e:	4602      	mov	r2, r0
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	1ad3      	subs	r3, r2, r3
 8004634:	2b02      	cmp	r3, #2
 8004636:	d901      	bls.n	800463c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004638:	2303      	movs	r3, #3
 800463a:	e118      	b.n	800486e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800463c:	4b6c      	ldr	r3, [pc, #432]	@ (80047f0 <HAL_RCC_OscConfig+0x4b0>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004644:	2b00      	cmp	r3, #0
 8004646:	d0f0      	beq.n	800462a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	2b01      	cmp	r3, #1
 800464e:	d106      	bne.n	800465e <HAL_RCC_OscConfig+0x31e>
 8004650:	4b66      	ldr	r3, [pc, #408]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 8004652:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004654:	4a65      	ldr	r2, [pc, #404]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 8004656:	f043 0301 	orr.w	r3, r3, #1
 800465a:	6713      	str	r3, [r2, #112]	@ 0x70
 800465c:	e01c      	b.n	8004698 <HAL_RCC_OscConfig+0x358>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	2b05      	cmp	r3, #5
 8004664:	d10c      	bne.n	8004680 <HAL_RCC_OscConfig+0x340>
 8004666:	4b61      	ldr	r3, [pc, #388]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 8004668:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800466a:	4a60      	ldr	r2, [pc, #384]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 800466c:	f043 0304 	orr.w	r3, r3, #4
 8004670:	6713      	str	r3, [r2, #112]	@ 0x70
 8004672:	4b5e      	ldr	r3, [pc, #376]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 8004674:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004676:	4a5d      	ldr	r2, [pc, #372]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 8004678:	f043 0301 	orr.w	r3, r3, #1
 800467c:	6713      	str	r3, [r2, #112]	@ 0x70
 800467e:	e00b      	b.n	8004698 <HAL_RCC_OscConfig+0x358>
 8004680:	4b5a      	ldr	r3, [pc, #360]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 8004682:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004684:	4a59      	ldr	r2, [pc, #356]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 8004686:	f023 0301 	bic.w	r3, r3, #1
 800468a:	6713      	str	r3, [r2, #112]	@ 0x70
 800468c:	4b57      	ldr	r3, [pc, #348]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 800468e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004690:	4a56      	ldr	r2, [pc, #344]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 8004692:	f023 0304 	bic.w	r3, r3, #4
 8004696:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d015      	beq.n	80046cc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046a0:	f7fe fffc 	bl	800369c <HAL_GetTick>
 80046a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046a6:	e00a      	b.n	80046be <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046a8:	f7fe fff8 	bl	800369c <HAL_GetTick>
 80046ac:	4602      	mov	r2, r0
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d901      	bls.n	80046be <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80046ba:	2303      	movs	r3, #3
 80046bc:	e0d7      	b.n	800486e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046be:	4b4b      	ldr	r3, [pc, #300]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 80046c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046c2:	f003 0302 	and.w	r3, r3, #2
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d0ee      	beq.n	80046a8 <HAL_RCC_OscConfig+0x368>
 80046ca:	e014      	b.n	80046f6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046cc:	f7fe ffe6 	bl	800369c <HAL_GetTick>
 80046d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046d2:	e00a      	b.n	80046ea <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046d4:	f7fe ffe2 	bl	800369c <HAL_GetTick>
 80046d8:	4602      	mov	r2, r0
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d901      	bls.n	80046ea <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e0c1      	b.n	800486e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046ea:	4b40      	ldr	r3, [pc, #256]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 80046ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d1ee      	bne.n	80046d4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80046f6:	7dfb      	ldrb	r3, [r7, #23]
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	d105      	bne.n	8004708 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046fc:	4b3b      	ldr	r3, [pc, #236]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 80046fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004700:	4a3a      	ldr	r2, [pc, #232]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 8004702:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004706:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	699b      	ldr	r3, [r3, #24]
 800470c:	2b00      	cmp	r3, #0
 800470e:	f000 80ad 	beq.w	800486c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004712:	4b36      	ldr	r3, [pc, #216]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	f003 030c 	and.w	r3, r3, #12
 800471a:	2b08      	cmp	r3, #8
 800471c:	d060      	beq.n	80047e0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	699b      	ldr	r3, [r3, #24]
 8004722:	2b02      	cmp	r3, #2
 8004724:	d145      	bne.n	80047b2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004726:	4b33      	ldr	r3, [pc, #204]	@ (80047f4 <HAL_RCC_OscConfig+0x4b4>)
 8004728:	2200      	movs	r2, #0
 800472a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800472c:	f7fe ffb6 	bl	800369c <HAL_GetTick>
 8004730:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004732:	e008      	b.n	8004746 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004734:	f7fe ffb2 	bl	800369c <HAL_GetTick>
 8004738:	4602      	mov	r2, r0
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	2b02      	cmp	r3, #2
 8004740:	d901      	bls.n	8004746 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004742:	2303      	movs	r3, #3
 8004744:	e093      	b.n	800486e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004746:	4b29      	ldr	r3, [pc, #164]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800474e:	2b00      	cmp	r3, #0
 8004750:	d1f0      	bne.n	8004734 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	69da      	ldr	r2, [r3, #28]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6a1b      	ldr	r3, [r3, #32]
 800475a:	431a      	orrs	r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004760:	019b      	lsls	r3, r3, #6
 8004762:	431a      	orrs	r2, r3
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004768:	085b      	lsrs	r3, r3, #1
 800476a:	3b01      	subs	r3, #1
 800476c:	041b      	lsls	r3, r3, #16
 800476e:	431a      	orrs	r2, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004774:	061b      	lsls	r3, r3, #24
 8004776:	431a      	orrs	r2, r3
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800477c:	071b      	lsls	r3, r3, #28
 800477e:	491b      	ldr	r1, [pc, #108]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 8004780:	4313      	orrs	r3, r2
 8004782:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004784:	4b1b      	ldr	r3, [pc, #108]	@ (80047f4 <HAL_RCC_OscConfig+0x4b4>)
 8004786:	2201      	movs	r2, #1
 8004788:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800478a:	f7fe ff87 	bl	800369c <HAL_GetTick>
 800478e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004790:	e008      	b.n	80047a4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004792:	f7fe ff83 	bl	800369c <HAL_GetTick>
 8004796:	4602      	mov	r2, r0
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	2b02      	cmp	r3, #2
 800479e:	d901      	bls.n	80047a4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80047a0:	2303      	movs	r3, #3
 80047a2:	e064      	b.n	800486e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047a4:	4b11      	ldr	r3, [pc, #68]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d0f0      	beq.n	8004792 <HAL_RCC_OscConfig+0x452>
 80047b0:	e05c      	b.n	800486c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047b2:	4b10      	ldr	r3, [pc, #64]	@ (80047f4 <HAL_RCC_OscConfig+0x4b4>)
 80047b4:	2200      	movs	r2, #0
 80047b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047b8:	f7fe ff70 	bl	800369c <HAL_GetTick>
 80047bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047be:	e008      	b.n	80047d2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047c0:	f7fe ff6c 	bl	800369c <HAL_GetTick>
 80047c4:	4602      	mov	r2, r0
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	1ad3      	subs	r3, r2, r3
 80047ca:	2b02      	cmp	r3, #2
 80047cc:	d901      	bls.n	80047d2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80047ce:	2303      	movs	r3, #3
 80047d0:	e04d      	b.n	800486e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047d2:	4b06      	ldr	r3, [pc, #24]	@ (80047ec <HAL_RCC_OscConfig+0x4ac>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d1f0      	bne.n	80047c0 <HAL_RCC_OscConfig+0x480>
 80047de:	e045      	b.n	800486c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	699b      	ldr	r3, [r3, #24]
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d107      	bne.n	80047f8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	e040      	b.n	800486e <HAL_RCC_OscConfig+0x52e>
 80047ec:	40023800 	.word	0x40023800
 80047f0:	40007000 	.word	0x40007000
 80047f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80047f8:	4b1f      	ldr	r3, [pc, #124]	@ (8004878 <HAL_RCC_OscConfig+0x538>)
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	699b      	ldr	r3, [r3, #24]
 8004802:	2b01      	cmp	r3, #1
 8004804:	d030      	beq.n	8004868 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004810:	429a      	cmp	r2, r3
 8004812:	d129      	bne.n	8004868 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800481e:	429a      	cmp	r2, r3
 8004820:	d122      	bne.n	8004868 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004822:	68fa      	ldr	r2, [r7, #12]
 8004824:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004828:	4013      	ands	r3, r2
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800482e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004830:	4293      	cmp	r3, r2
 8004832:	d119      	bne.n	8004868 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800483e:	085b      	lsrs	r3, r3, #1
 8004840:	3b01      	subs	r3, #1
 8004842:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004844:	429a      	cmp	r2, r3
 8004846:	d10f      	bne.n	8004868 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004852:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004854:	429a      	cmp	r2, r3
 8004856:	d107      	bne.n	8004868 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004862:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004864:	429a      	cmp	r2, r3
 8004866:	d001      	beq.n	800486c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	e000      	b.n	800486e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800486c:	2300      	movs	r3, #0
}
 800486e:	4618      	mov	r0, r3
 8004870:	3718      	adds	r7, #24
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}
 8004876:	bf00      	nop
 8004878:	40023800 	.word	0x40023800

0800487c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b082      	sub	sp, #8
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d101      	bne.n	800488e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e07b      	b.n	8004986 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004892:	2b00      	cmp	r3, #0
 8004894:	d108      	bne.n	80048a8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800489e:	d009      	beq.n	80048b4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	61da      	str	r2, [r3, #28]
 80048a6:	e005      	b.n	80048b4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2200      	movs	r2, #0
 80048ac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2200      	movs	r2, #0
 80048b2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d106      	bne.n	80048d4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f7fe fcb8 	bl	8003244 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2202      	movs	r2, #2
 80048d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048ea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80048fc:	431a      	orrs	r2, r3
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	68db      	ldr	r3, [r3, #12]
 8004902:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004906:	431a      	orrs	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	691b      	ldr	r3, [r3, #16]
 800490c:	f003 0302 	and.w	r3, r3, #2
 8004910:	431a      	orrs	r2, r3
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	695b      	ldr	r3, [r3, #20]
 8004916:	f003 0301 	and.w	r3, r3, #1
 800491a:	431a      	orrs	r2, r3
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	699b      	ldr	r3, [r3, #24]
 8004920:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004924:	431a      	orrs	r2, r3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	69db      	ldr	r3, [r3, #28]
 800492a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800492e:	431a      	orrs	r2, r3
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6a1b      	ldr	r3, [r3, #32]
 8004934:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004938:	ea42 0103 	orr.w	r1, r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004940:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	430a      	orrs	r2, r1
 800494a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	699b      	ldr	r3, [r3, #24]
 8004950:	0c1b      	lsrs	r3, r3, #16
 8004952:	f003 0104 	and.w	r1, r3, #4
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800495a:	f003 0210 	and.w	r2, r3, #16
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	430a      	orrs	r2, r1
 8004964:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	69da      	ldr	r2, [r3, #28]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004974:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2200      	movs	r2, #0
 800497a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2201      	movs	r2, #1
 8004980:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004984:	2300      	movs	r3, #0
}
 8004986:	4618      	mov	r0, r3
 8004988:	3708      	adds	r7, #8
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}

0800498e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800498e:	b580      	push	{r7, lr}
 8004990:	b088      	sub	sp, #32
 8004992:	af00      	add	r7, sp, #0
 8004994:	60f8      	str	r0, [r7, #12]
 8004996:	60b9      	str	r1, [r7, #8]
 8004998:	603b      	str	r3, [r7, #0]
 800499a:	4613      	mov	r3, r2
 800499c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800499e:	f7fe fe7d 	bl	800369c <HAL_GetTick>
 80049a2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80049a4:	88fb      	ldrh	r3, [r7, #6]
 80049a6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d001      	beq.n	80049b8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80049b4:	2302      	movs	r3, #2
 80049b6:	e12a      	b.n	8004c0e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d002      	beq.n	80049c4 <HAL_SPI_Transmit+0x36>
 80049be:	88fb      	ldrh	r3, [r7, #6]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d101      	bne.n	80049c8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	e122      	b.n	8004c0e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d101      	bne.n	80049d6 <HAL_SPI_Transmit+0x48>
 80049d2:	2302      	movs	r3, #2
 80049d4:	e11b      	b.n	8004c0e <HAL_SPI_Transmit+0x280>
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2201      	movs	r2, #1
 80049da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2203      	movs	r2, #3
 80049e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2200      	movs	r2, #0
 80049ea:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	68ba      	ldr	r2, [r7, #8]
 80049f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	88fa      	ldrh	r2, [r7, #6]
 80049f6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	88fa      	ldrh	r2, [r7, #6]
 80049fc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2200      	movs	r2, #0
 8004a02:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2200      	movs	r2, #0
 8004a08:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	2200      	movs	r2, #0
 8004a14:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a24:	d10f      	bne.n	8004a46 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a34:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a44:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a50:	2b40      	cmp	r3, #64	@ 0x40
 8004a52:	d007      	beq.n	8004a64 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	681a      	ldr	r2, [r3, #0]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a62:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	68db      	ldr	r3, [r3, #12]
 8004a68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a6c:	d152      	bne.n	8004b14 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d002      	beq.n	8004a7c <HAL_SPI_Transmit+0xee>
 8004a76:	8b7b      	ldrh	r3, [r7, #26]
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	d145      	bne.n	8004b08 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a80:	881a      	ldrh	r2, [r3, #0]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a8c:	1c9a      	adds	r2, r3, #2
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	3b01      	subs	r3, #1
 8004a9a:	b29a      	uxth	r2, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004aa0:	e032      	b.n	8004b08 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	f003 0302 	and.w	r3, r3, #2
 8004aac:	2b02      	cmp	r3, #2
 8004aae:	d112      	bne.n	8004ad6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ab4:	881a      	ldrh	r2, [r3, #0]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ac0:	1c9a      	adds	r2, r3, #2
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004aca:	b29b      	uxth	r3, r3
 8004acc:	3b01      	subs	r3, #1
 8004ace:	b29a      	uxth	r2, r3
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004ad4:	e018      	b.n	8004b08 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ad6:	f7fe fde1 	bl	800369c <HAL_GetTick>
 8004ada:	4602      	mov	r2, r0
 8004adc:	69fb      	ldr	r3, [r7, #28]
 8004ade:	1ad3      	subs	r3, r2, r3
 8004ae0:	683a      	ldr	r2, [r7, #0]
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d803      	bhi.n	8004aee <HAL_SPI_Transmit+0x160>
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004aec:	d102      	bne.n	8004af4 <HAL_SPI_Transmit+0x166>
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d109      	bne.n	8004b08 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2201      	movs	r2, #1
 8004af8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2200      	movs	r2, #0
 8004b00:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004b04:	2303      	movs	r3, #3
 8004b06:	e082      	b.n	8004c0e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b0c:	b29b      	uxth	r3, r3
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d1c7      	bne.n	8004aa2 <HAL_SPI_Transmit+0x114>
 8004b12:	e053      	b.n	8004bbc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d002      	beq.n	8004b22 <HAL_SPI_Transmit+0x194>
 8004b1c:	8b7b      	ldrh	r3, [r7, #26]
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d147      	bne.n	8004bb2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	330c      	adds	r3, #12
 8004b2c:	7812      	ldrb	r2, [r2, #0]
 8004b2e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b34:	1c5a      	adds	r2, r3, #1
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b3e:	b29b      	uxth	r3, r3
 8004b40:	3b01      	subs	r3, #1
 8004b42:	b29a      	uxth	r2, r3
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004b48:	e033      	b.n	8004bb2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	f003 0302 	and.w	r3, r3, #2
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	d113      	bne.n	8004b80 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	330c      	adds	r3, #12
 8004b62:	7812      	ldrb	r2, [r2, #0]
 8004b64:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b6a:	1c5a      	adds	r2, r3, #1
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b74:	b29b      	uxth	r3, r3
 8004b76:	3b01      	subs	r3, #1
 8004b78:	b29a      	uxth	r2, r3
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004b7e:	e018      	b.n	8004bb2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b80:	f7fe fd8c 	bl	800369c <HAL_GetTick>
 8004b84:	4602      	mov	r2, r0
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	1ad3      	subs	r3, r2, r3
 8004b8a:	683a      	ldr	r2, [r7, #0]
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d803      	bhi.n	8004b98 <HAL_SPI_Transmit+0x20a>
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b96:	d102      	bne.n	8004b9e <HAL_SPI_Transmit+0x210>
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d109      	bne.n	8004bb2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004bae:	2303      	movs	r3, #3
 8004bb0:	e02d      	b.n	8004c0e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bb6:	b29b      	uxth	r3, r3
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d1c6      	bne.n	8004b4a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004bbc:	69fa      	ldr	r2, [r7, #28]
 8004bbe:	6839      	ldr	r1, [r7, #0]
 8004bc0:	68f8      	ldr	r0, [r7, #12]
 8004bc2:	f000 fbd9 	bl	8005378 <SPI_EndRxTxTransaction>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d002      	beq.n	8004bd2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2220      	movs	r2, #32
 8004bd0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d10a      	bne.n	8004bf0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004bda:	2300      	movs	r3, #0
 8004bdc:	617b      	str	r3, [r7, #20]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	617b      	str	r3, [r7, #20]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	617b      	str	r3, [r7, #20]
 8004bee:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d001      	beq.n	8004c0c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e000      	b.n	8004c0e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004c0c:	2300      	movs	r3, #0
  }
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3720      	adds	r7, #32
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}

08004c16 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c16:	b580      	push	{r7, lr}
 8004c18:	b088      	sub	sp, #32
 8004c1a:	af02      	add	r7, sp, #8
 8004c1c:	60f8      	str	r0, [r7, #12]
 8004c1e:	60b9      	str	r1, [r7, #8]
 8004c20:	603b      	str	r3, [r7, #0]
 8004c22:	4613      	mov	r3, r2
 8004c24:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d001      	beq.n	8004c36 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004c32:	2302      	movs	r3, #2
 8004c34:	e104      	b.n	8004e40 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d002      	beq.n	8004c42 <HAL_SPI_Receive+0x2c>
 8004c3c:	88fb      	ldrh	r3, [r7, #6]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d101      	bne.n	8004c46 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e0fc      	b.n	8004e40 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c4e:	d112      	bne.n	8004c76 <HAL_SPI_Receive+0x60>
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d10e      	bne.n	8004c76 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2204      	movs	r2, #4
 8004c5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004c60:	88fa      	ldrh	r2, [r7, #6]
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	9300      	str	r3, [sp, #0]
 8004c66:	4613      	mov	r3, r2
 8004c68:	68ba      	ldr	r2, [r7, #8]
 8004c6a:	68b9      	ldr	r1, [r7, #8]
 8004c6c:	68f8      	ldr	r0, [r7, #12]
 8004c6e:	f000 f8eb 	bl	8004e48 <HAL_SPI_TransmitReceive>
 8004c72:	4603      	mov	r3, r0
 8004c74:	e0e4      	b.n	8004e40 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c76:	f7fe fd11 	bl	800369c <HAL_GetTick>
 8004c7a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d101      	bne.n	8004c8a <HAL_SPI_Receive+0x74>
 8004c86:	2302      	movs	r3, #2
 8004c88:	e0da      	b.n	8004e40 <HAL_SPI_Receive+0x22a>
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2204      	movs	r2, #4
 8004c96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	68ba      	ldr	r2, [r7, #8]
 8004ca4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	88fa      	ldrh	r2, [r7, #6]
 8004caa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	88fa      	ldrh	r2, [r7, #6]
 8004cb0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cd8:	d10f      	bne.n	8004cfa <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ce8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004cf8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d04:	2b40      	cmp	r3, #64	@ 0x40
 8004d06:	d007      	beq.n	8004d18 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d16:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	68db      	ldr	r3, [r3, #12]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d170      	bne.n	8004e02 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004d20:	e035      	b.n	8004d8e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	f003 0301 	and.w	r3, r3, #1
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d115      	bne.n	8004d5c <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f103 020c 	add.w	r2, r3, #12
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d3c:	7812      	ldrb	r2, [r2, #0]
 8004d3e:	b2d2      	uxtb	r2, r2
 8004d40:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d46:	1c5a      	adds	r2, r3, #1
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	3b01      	subs	r3, #1
 8004d54:	b29a      	uxth	r2, r3
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004d5a:	e018      	b.n	8004d8e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d5c:	f7fe fc9e 	bl	800369c <HAL_GetTick>
 8004d60:	4602      	mov	r2, r0
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	683a      	ldr	r2, [r7, #0]
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d803      	bhi.n	8004d74 <HAL_SPI_Receive+0x15e>
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d72:	d102      	bne.n	8004d7a <HAL_SPI_Receive+0x164>
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d109      	bne.n	8004d8e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2200      	movs	r2, #0
 8004d86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e058      	b.n	8004e40 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d92:	b29b      	uxth	r3, r3
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d1c4      	bne.n	8004d22 <HAL_SPI_Receive+0x10c>
 8004d98:	e038      	b.n	8004e0c <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	f003 0301 	and.w	r3, r3, #1
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d113      	bne.n	8004dd0 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	68da      	ldr	r2, [r3, #12]
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004db2:	b292      	uxth	r2, r2
 8004db4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dba:	1c9a      	adds	r2, r3, #2
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dc4:	b29b      	uxth	r3, r3
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	b29a      	uxth	r2, r3
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004dce:	e018      	b.n	8004e02 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004dd0:	f7fe fc64 	bl	800369c <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	683a      	ldr	r2, [r7, #0]
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d803      	bhi.n	8004de8 <HAL_SPI_Receive+0x1d2>
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004de6:	d102      	bne.n	8004dee <HAL_SPI_Receive+0x1d8>
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d109      	bne.n	8004e02 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2201      	movs	r2, #1
 8004df2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e01e      	b.n	8004e40 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d1c6      	bne.n	8004d9a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e0c:	697a      	ldr	r2, [r7, #20]
 8004e0e:	6839      	ldr	r1, [r7, #0]
 8004e10:	68f8      	ldr	r0, [r7, #12]
 8004e12:	f000 fa4b 	bl	80052ac <SPI_EndRxTransaction>
 8004e16:	4603      	mov	r3, r0
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d002      	beq.n	8004e22 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2220      	movs	r2, #32
 8004e20:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2201      	movs	r2, #1
 8004e26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d001      	beq.n	8004e3e <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	e000      	b.n	8004e40 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004e3e:	2300      	movs	r3, #0
  }
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	3718      	adds	r7, #24
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}

08004e48 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b08a      	sub	sp, #40	@ 0x28
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	607a      	str	r2, [r7, #4]
 8004e54:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004e56:	2301      	movs	r3, #1
 8004e58:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e5a:	f7fe fc1f 	bl	800369c <HAL_GetTick>
 8004e5e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004e66:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004e6e:	887b      	ldrh	r3, [r7, #2]
 8004e70:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004e72:	7ffb      	ldrb	r3, [r7, #31]
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d00c      	beq.n	8004e92 <HAL_SPI_TransmitReceive+0x4a>
 8004e78:	69bb      	ldr	r3, [r7, #24]
 8004e7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e7e:	d106      	bne.n	8004e8e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d102      	bne.n	8004e8e <HAL_SPI_TransmitReceive+0x46>
 8004e88:	7ffb      	ldrb	r3, [r7, #31]
 8004e8a:	2b04      	cmp	r3, #4
 8004e8c:	d001      	beq.n	8004e92 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004e8e:	2302      	movs	r3, #2
 8004e90:	e17f      	b.n	8005192 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d005      	beq.n	8004ea4 <HAL_SPI_TransmitReceive+0x5c>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d002      	beq.n	8004ea4 <HAL_SPI_TransmitReceive+0x5c>
 8004e9e:	887b      	ldrh	r3, [r7, #2]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d101      	bne.n	8004ea8 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e174      	b.n	8005192 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d101      	bne.n	8004eb6 <HAL_SPI_TransmitReceive+0x6e>
 8004eb2:	2302      	movs	r3, #2
 8004eb4:	e16d      	b.n	8005192 <HAL_SPI_TransmitReceive+0x34a>
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2201      	movs	r2, #1
 8004eba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	2b04      	cmp	r3, #4
 8004ec8:	d003      	beq.n	8004ed2 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2205      	movs	r2, #5
 8004ece:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	887a      	ldrh	r2, [r7, #2]
 8004ee2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	887a      	ldrh	r2, [r7, #2]
 8004ee8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	68ba      	ldr	r2, [r7, #8]
 8004eee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	887a      	ldrh	r2, [r7, #2]
 8004ef4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	887a      	ldrh	r2, [r7, #2]
 8004efa:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2200      	movs	r2, #0
 8004f00:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2200      	movs	r2, #0
 8004f06:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f12:	2b40      	cmp	r3, #64	@ 0x40
 8004f14:	d007      	beq.n	8004f26 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004f24:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	68db      	ldr	r3, [r3, #12]
 8004f2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f2e:	d17e      	bne.n	800502e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d002      	beq.n	8004f3e <HAL_SPI_TransmitReceive+0xf6>
 8004f38:	8afb      	ldrh	r3, [r7, #22]
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d16c      	bne.n	8005018 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f42:	881a      	ldrh	r2, [r3, #0]
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f4e:	1c9a      	adds	r2, r3, #2
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	3b01      	subs	r3, #1
 8004f5c:	b29a      	uxth	r2, r3
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f62:	e059      	b.n	8005018 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	f003 0302 	and.w	r3, r3, #2
 8004f6e:	2b02      	cmp	r3, #2
 8004f70:	d11b      	bne.n	8004faa <HAL_SPI_TransmitReceive+0x162>
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d016      	beq.n	8004faa <HAL_SPI_TransmitReceive+0x162>
 8004f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7e:	2b01      	cmp	r3, #1
 8004f80:	d113      	bne.n	8004faa <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f86:	881a      	ldrh	r2, [r3, #0]
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f92:	1c9a      	adds	r2, r3, #2
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f9c:	b29b      	uxth	r3, r3
 8004f9e:	3b01      	subs	r3, #1
 8004fa0:	b29a      	uxth	r2, r3
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	f003 0301 	and.w	r3, r3, #1
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	d119      	bne.n	8004fec <HAL_SPI_TransmitReceive+0x1a4>
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d014      	beq.n	8004fec <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	68da      	ldr	r2, [r3, #12]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fcc:	b292      	uxth	r2, r2
 8004fce:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd4:	1c9a      	adds	r2, r3, #2
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	3b01      	subs	r3, #1
 8004fe2:	b29a      	uxth	r2, r3
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004fec:	f7fe fb56 	bl	800369c <HAL_GetTick>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	6a3b      	ldr	r3, [r7, #32]
 8004ff4:	1ad3      	subs	r3, r2, r3
 8004ff6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d80d      	bhi.n	8005018 <HAL_SPI_TransmitReceive+0x1d0>
 8004ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ffe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005002:	d009      	beq.n	8005018 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2201      	movs	r2, #1
 8005008:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2200      	movs	r2, #0
 8005010:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005014:	2303      	movs	r3, #3
 8005016:	e0bc      	b.n	8005192 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800501c:	b29b      	uxth	r3, r3
 800501e:	2b00      	cmp	r3, #0
 8005020:	d1a0      	bne.n	8004f64 <HAL_SPI_TransmitReceive+0x11c>
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005026:	b29b      	uxth	r3, r3
 8005028:	2b00      	cmp	r3, #0
 800502a:	d19b      	bne.n	8004f64 <HAL_SPI_TransmitReceive+0x11c>
 800502c:	e082      	b.n	8005134 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d002      	beq.n	800503c <HAL_SPI_TransmitReceive+0x1f4>
 8005036:	8afb      	ldrh	r3, [r7, #22]
 8005038:	2b01      	cmp	r3, #1
 800503a:	d171      	bne.n	8005120 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	330c      	adds	r3, #12
 8005046:	7812      	ldrb	r2, [r2, #0]
 8005048:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800504e:	1c5a      	adds	r2, r3, #1
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005058:	b29b      	uxth	r3, r3
 800505a:	3b01      	subs	r3, #1
 800505c:	b29a      	uxth	r2, r3
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005062:	e05d      	b.n	8005120 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	f003 0302 	and.w	r3, r3, #2
 800506e:	2b02      	cmp	r3, #2
 8005070:	d11c      	bne.n	80050ac <HAL_SPI_TransmitReceive+0x264>
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005076:	b29b      	uxth	r3, r3
 8005078:	2b00      	cmp	r3, #0
 800507a:	d017      	beq.n	80050ac <HAL_SPI_TransmitReceive+0x264>
 800507c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800507e:	2b01      	cmp	r3, #1
 8005080:	d114      	bne.n	80050ac <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	330c      	adds	r3, #12
 800508c:	7812      	ldrb	r2, [r2, #0]
 800508e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005094:	1c5a      	adds	r2, r3, #1
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800509e:	b29b      	uxth	r3, r3
 80050a0:	3b01      	subs	r3, #1
 80050a2:	b29a      	uxth	r2, r3
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80050a8:	2300      	movs	r3, #0
 80050aa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	f003 0301 	and.w	r3, r3, #1
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d119      	bne.n	80050ee <HAL_SPI_TransmitReceive+0x2a6>
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050be:	b29b      	uxth	r3, r3
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d014      	beq.n	80050ee <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	68da      	ldr	r2, [r3, #12]
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ce:	b2d2      	uxtb	r2, r2
 80050d0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d6:	1c5a      	adds	r2, r3, #1
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050e0:	b29b      	uxth	r3, r3
 80050e2:	3b01      	subs	r3, #1
 80050e4:	b29a      	uxth	r2, r3
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80050ea:	2301      	movs	r3, #1
 80050ec:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80050ee:	f7fe fad5 	bl	800369c <HAL_GetTick>
 80050f2:	4602      	mov	r2, r0
 80050f4:	6a3b      	ldr	r3, [r7, #32]
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d803      	bhi.n	8005106 <HAL_SPI_TransmitReceive+0x2be>
 80050fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005100:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005104:	d102      	bne.n	800510c <HAL_SPI_TransmitReceive+0x2c4>
 8005106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005108:	2b00      	cmp	r3, #0
 800510a:	d109      	bne.n	8005120 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2200      	movs	r2, #0
 8005118:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800511c:	2303      	movs	r3, #3
 800511e:	e038      	b.n	8005192 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005124:	b29b      	uxth	r3, r3
 8005126:	2b00      	cmp	r3, #0
 8005128:	d19c      	bne.n	8005064 <HAL_SPI_TransmitReceive+0x21c>
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800512e:	b29b      	uxth	r3, r3
 8005130:	2b00      	cmp	r3, #0
 8005132:	d197      	bne.n	8005064 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005134:	6a3a      	ldr	r2, [r7, #32]
 8005136:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005138:	68f8      	ldr	r0, [r7, #12]
 800513a:	f000 f91d 	bl	8005378 <SPI_EndRxTxTransaction>
 800513e:	4603      	mov	r3, r0
 8005140:	2b00      	cmp	r3, #0
 8005142:	d008      	beq.n	8005156 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2220      	movs	r2, #32
 8005148:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2200      	movs	r2, #0
 800514e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e01d      	b.n	8005192 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d10a      	bne.n	8005174 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800515e:	2300      	movs	r3, #0
 8005160:	613b      	str	r3, [r7, #16]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	613b      	str	r3, [r7, #16]
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	613b      	str	r3, [r7, #16]
 8005172:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2201      	movs	r2, #1
 8005178:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2200      	movs	r2, #0
 8005180:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005188:	2b00      	cmp	r3, #0
 800518a:	d001      	beq.n	8005190 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	e000      	b.n	8005192 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005190:	2300      	movs	r3, #0
  }
}
 8005192:	4618      	mov	r0, r3
 8005194:	3728      	adds	r7, #40	@ 0x28
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
	...

0800519c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b088      	sub	sp, #32
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	60f8      	str	r0, [r7, #12]
 80051a4:	60b9      	str	r1, [r7, #8]
 80051a6:	603b      	str	r3, [r7, #0]
 80051a8:	4613      	mov	r3, r2
 80051aa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80051ac:	f7fe fa76 	bl	800369c <HAL_GetTick>
 80051b0:	4602      	mov	r2, r0
 80051b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051b4:	1a9b      	subs	r3, r3, r2
 80051b6:	683a      	ldr	r2, [r7, #0]
 80051b8:	4413      	add	r3, r2
 80051ba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80051bc:	f7fe fa6e 	bl	800369c <HAL_GetTick>
 80051c0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80051c2:	4b39      	ldr	r3, [pc, #228]	@ (80052a8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	015b      	lsls	r3, r3, #5
 80051c8:	0d1b      	lsrs	r3, r3, #20
 80051ca:	69fa      	ldr	r2, [r7, #28]
 80051cc:	fb02 f303 	mul.w	r3, r2, r3
 80051d0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051d2:	e055      	b.n	8005280 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80051da:	d051      	beq.n	8005280 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80051dc:	f7fe fa5e 	bl	800369c <HAL_GetTick>
 80051e0:	4602      	mov	r2, r0
 80051e2:	69bb      	ldr	r3, [r7, #24]
 80051e4:	1ad3      	subs	r3, r2, r3
 80051e6:	69fa      	ldr	r2, [r7, #28]
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d902      	bls.n	80051f2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80051ec:	69fb      	ldr	r3, [r7, #28]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d13d      	bne.n	800526e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	685a      	ldr	r2, [r3, #4]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005200:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800520a:	d111      	bne.n	8005230 <SPI_WaitFlagStateUntilTimeout+0x94>
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005214:	d004      	beq.n	8005220 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800521e:	d107      	bne.n	8005230 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800522e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005234:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005238:	d10f      	bne.n	800525a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005248:	601a      	str	r2, [r3, #0]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005258:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	2201      	movs	r2, #1
 800525e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2200      	movs	r2, #0
 8005266:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800526a:	2303      	movs	r3, #3
 800526c:	e018      	b.n	80052a0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d102      	bne.n	800527a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005274:	2300      	movs	r3, #0
 8005276:	61fb      	str	r3, [r7, #28]
 8005278:	e002      	b.n	8005280 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	3b01      	subs	r3, #1
 800527e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	689a      	ldr	r2, [r3, #8]
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	4013      	ands	r3, r2
 800528a:	68ba      	ldr	r2, [r7, #8]
 800528c:	429a      	cmp	r2, r3
 800528e:	bf0c      	ite	eq
 8005290:	2301      	moveq	r3, #1
 8005292:	2300      	movne	r3, #0
 8005294:	b2db      	uxtb	r3, r3
 8005296:	461a      	mov	r2, r3
 8005298:	79fb      	ldrb	r3, [r7, #7]
 800529a:	429a      	cmp	r2, r3
 800529c:	d19a      	bne.n	80051d4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800529e:	2300      	movs	r3, #0
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3720      	adds	r7, #32
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}
 80052a8:	20000000 	.word	0x20000000

080052ac <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b086      	sub	sp, #24
 80052b0:	af02      	add	r7, sp, #8
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80052c0:	d111      	bne.n	80052e6 <SPI_EndRxTransaction+0x3a>
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052ca:	d004      	beq.n	80052d6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	689b      	ldr	r3, [r3, #8]
 80052d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052d4:	d107      	bne.n	80052e6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052e4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80052ee:	d12a      	bne.n	8005346 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052f8:	d012      	beq.n	8005320 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	9300      	str	r3, [sp, #0]
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	2200      	movs	r2, #0
 8005302:	2180      	movs	r1, #128	@ 0x80
 8005304:	68f8      	ldr	r0, [r7, #12]
 8005306:	f7ff ff49 	bl	800519c <SPI_WaitFlagStateUntilTimeout>
 800530a:	4603      	mov	r3, r0
 800530c:	2b00      	cmp	r3, #0
 800530e:	d02d      	beq.n	800536c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005314:	f043 0220 	orr.w	r2, r3, #32
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800531c:	2303      	movs	r3, #3
 800531e:	e026      	b.n	800536e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	9300      	str	r3, [sp, #0]
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	2200      	movs	r2, #0
 8005328:	2101      	movs	r1, #1
 800532a:	68f8      	ldr	r0, [r7, #12]
 800532c:	f7ff ff36 	bl	800519c <SPI_WaitFlagStateUntilTimeout>
 8005330:	4603      	mov	r3, r0
 8005332:	2b00      	cmp	r3, #0
 8005334:	d01a      	beq.n	800536c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800533a:	f043 0220 	orr.w	r2, r3, #32
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005342:	2303      	movs	r3, #3
 8005344:	e013      	b.n	800536e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	9300      	str	r3, [sp, #0]
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	2200      	movs	r2, #0
 800534e:	2101      	movs	r1, #1
 8005350:	68f8      	ldr	r0, [r7, #12]
 8005352:	f7ff ff23 	bl	800519c <SPI_WaitFlagStateUntilTimeout>
 8005356:	4603      	mov	r3, r0
 8005358:	2b00      	cmp	r3, #0
 800535a:	d007      	beq.n	800536c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005360:	f043 0220 	orr.w	r2, r3, #32
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005368:	2303      	movs	r3, #3
 800536a:	e000      	b.n	800536e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800536c:	2300      	movs	r3, #0
}
 800536e:	4618      	mov	r0, r3
 8005370:	3710      	adds	r7, #16
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
	...

08005378 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b088      	sub	sp, #32
 800537c:	af02      	add	r7, sp, #8
 800537e:	60f8      	str	r0, [r7, #12]
 8005380:	60b9      	str	r1, [r7, #8]
 8005382:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	9300      	str	r3, [sp, #0]
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	2201      	movs	r2, #1
 800538c:	2102      	movs	r1, #2
 800538e:	68f8      	ldr	r0, [r7, #12]
 8005390:	f7ff ff04 	bl	800519c <SPI_WaitFlagStateUntilTimeout>
 8005394:	4603      	mov	r3, r0
 8005396:	2b00      	cmp	r3, #0
 8005398:	d007      	beq.n	80053aa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800539e:	f043 0220 	orr.w	r2, r3, #32
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80053a6:	2303      	movs	r3, #3
 80053a8:	e032      	b.n	8005410 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80053aa:	4b1b      	ldr	r3, [pc, #108]	@ (8005418 <SPI_EndRxTxTransaction+0xa0>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a1b      	ldr	r2, [pc, #108]	@ (800541c <SPI_EndRxTxTransaction+0xa4>)
 80053b0:	fba2 2303 	umull	r2, r3, r2, r3
 80053b4:	0d5b      	lsrs	r3, r3, #21
 80053b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80053ba:	fb02 f303 	mul.w	r3, r2, r3
 80053be:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053c8:	d112      	bne.n	80053f0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	9300      	str	r3, [sp, #0]
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	2200      	movs	r2, #0
 80053d2:	2180      	movs	r1, #128	@ 0x80
 80053d4:	68f8      	ldr	r0, [r7, #12]
 80053d6:	f7ff fee1 	bl	800519c <SPI_WaitFlagStateUntilTimeout>
 80053da:	4603      	mov	r3, r0
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d016      	beq.n	800540e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053e4:	f043 0220 	orr.w	r2, r3, #32
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80053ec:	2303      	movs	r3, #3
 80053ee:	e00f      	b.n	8005410 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00a      	beq.n	800540c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	3b01      	subs	r3, #1
 80053fa:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005406:	2b80      	cmp	r3, #128	@ 0x80
 8005408:	d0f2      	beq.n	80053f0 <SPI_EndRxTxTransaction+0x78>
 800540a:	e000      	b.n	800540e <SPI_EndRxTxTransaction+0x96>
        break;
 800540c:	bf00      	nop
  }

  return HAL_OK;
 800540e:	2300      	movs	r3, #0
}
 8005410:	4618      	mov	r0, r3
 8005412:	3718      	adds	r7, #24
 8005414:	46bd      	mov	sp, r7
 8005416:	bd80      	pop	{r7, pc}
 8005418:	20000000 	.word	0x20000000
 800541c:	165e9f81 	.word	0x165e9f81

08005420 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b082      	sub	sp, #8
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d101      	bne.n	8005432 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	e041      	b.n	80054b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005438:	b2db      	uxtb	r3, r3
 800543a:	2b00      	cmp	r3, #0
 800543c:	d106      	bne.n	800544c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2200      	movs	r2, #0
 8005442:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f7fd ff44 	bl	80032d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2202      	movs	r2, #2
 8005450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681a      	ldr	r2, [r3, #0]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	3304      	adds	r3, #4
 800545c:	4619      	mov	r1, r3
 800545e:	4610      	mov	r0, r2
 8005460:	f000 fab6 	bl	80059d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2201      	movs	r2, #1
 8005478:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2201      	movs	r2, #1
 8005480:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2201      	movs	r2, #1
 8005488:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2201      	movs	r2, #1
 8005490:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2201      	movs	r2, #1
 8005498:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2201      	movs	r2, #1
 80054a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2201      	movs	r2, #1
 80054a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2201      	movs	r2, #1
 80054b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80054b4:	2300      	movs	r3, #0
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	3708      	adds	r7, #8
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}
	...

080054c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b085      	sub	sp, #20
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054ce:	b2db      	uxtb	r3, r3
 80054d0:	2b01      	cmp	r3, #1
 80054d2:	d001      	beq.n	80054d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	e04e      	b.n	8005576 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2202      	movs	r2, #2
 80054dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	68da      	ldr	r2, [r3, #12]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f042 0201 	orr.w	r2, r2, #1
 80054ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a23      	ldr	r2, [pc, #140]	@ (8005584 <HAL_TIM_Base_Start_IT+0xc4>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d022      	beq.n	8005540 <HAL_TIM_Base_Start_IT+0x80>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005502:	d01d      	beq.n	8005540 <HAL_TIM_Base_Start_IT+0x80>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a1f      	ldr	r2, [pc, #124]	@ (8005588 <HAL_TIM_Base_Start_IT+0xc8>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d018      	beq.n	8005540 <HAL_TIM_Base_Start_IT+0x80>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4a1e      	ldr	r2, [pc, #120]	@ (800558c <HAL_TIM_Base_Start_IT+0xcc>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d013      	beq.n	8005540 <HAL_TIM_Base_Start_IT+0x80>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a1c      	ldr	r2, [pc, #112]	@ (8005590 <HAL_TIM_Base_Start_IT+0xd0>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d00e      	beq.n	8005540 <HAL_TIM_Base_Start_IT+0x80>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4a1b      	ldr	r2, [pc, #108]	@ (8005594 <HAL_TIM_Base_Start_IT+0xd4>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d009      	beq.n	8005540 <HAL_TIM_Base_Start_IT+0x80>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a19      	ldr	r2, [pc, #100]	@ (8005598 <HAL_TIM_Base_Start_IT+0xd8>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d004      	beq.n	8005540 <HAL_TIM_Base_Start_IT+0x80>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a18      	ldr	r2, [pc, #96]	@ (800559c <HAL_TIM_Base_Start_IT+0xdc>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d111      	bne.n	8005564 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	f003 0307 	and.w	r3, r3, #7
 800554a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	2b06      	cmp	r3, #6
 8005550:	d010      	beq.n	8005574 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f042 0201 	orr.w	r2, r2, #1
 8005560:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005562:	e007      	b.n	8005574 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	681a      	ldr	r2, [r3, #0]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f042 0201 	orr.w	r2, r2, #1
 8005572:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005574:	2300      	movs	r3, #0
}
 8005576:	4618      	mov	r0, r3
 8005578:	3714      	adds	r7, #20
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr
 8005582:	bf00      	nop
 8005584:	40010000 	.word	0x40010000
 8005588:	40000400 	.word	0x40000400
 800558c:	40000800 	.word	0x40000800
 8005590:	40000c00 	.word	0x40000c00
 8005594:	40010400 	.word	0x40010400
 8005598:	40014000 	.word	0x40014000
 800559c:	40001800 	.word	0x40001800

080055a0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b083      	sub	sp, #12
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	68da      	ldr	r2, [r3, #12]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f022 0201 	bic.w	r2, r2, #1
 80055b6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	6a1a      	ldr	r2, [r3, #32]
 80055be:	f241 1311 	movw	r3, #4369	@ 0x1111
 80055c2:	4013      	ands	r3, r2
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d10f      	bne.n	80055e8 <HAL_TIM_Base_Stop_IT+0x48>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	6a1a      	ldr	r2, [r3, #32]
 80055ce:	f240 4344 	movw	r3, #1092	@ 0x444
 80055d2:	4013      	ands	r3, r2
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d107      	bne.n	80055e8 <HAL_TIM_Base_Stop_IT+0x48>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	681a      	ldr	r2, [r3, #0]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f022 0201 	bic.w	r2, r2, #1
 80055e6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2201      	movs	r2, #1
 80055ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80055f0:	2300      	movs	r3, #0
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	370c      	adds	r7, #12
 80055f6:	46bd      	mov	sp, r7
 80055f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fc:	4770      	bx	lr

080055fe <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80055fe:	b580      	push	{r7, lr}
 8005600:	b084      	sub	sp, #16
 8005602:	af00      	add	r7, sp, #0
 8005604:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	68db      	ldr	r3, [r3, #12]
 800560c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	691b      	ldr	r3, [r3, #16]
 8005614:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	f003 0302 	and.w	r3, r3, #2
 800561c:	2b00      	cmp	r3, #0
 800561e:	d020      	beq.n	8005662 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	f003 0302 	and.w	r3, r3, #2
 8005626:	2b00      	cmp	r3, #0
 8005628:	d01b      	beq.n	8005662 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f06f 0202 	mvn.w	r2, #2
 8005632:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2201      	movs	r2, #1
 8005638:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	699b      	ldr	r3, [r3, #24]
 8005640:	f003 0303 	and.w	r3, r3, #3
 8005644:	2b00      	cmp	r3, #0
 8005646:	d003      	beq.n	8005650 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f000 f9a3 	bl	8005994 <HAL_TIM_IC_CaptureCallback>
 800564e:	e005      	b.n	800565c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f000 f995 	bl	8005980 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f000 f9a6 	bl	80059a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2200      	movs	r2, #0
 8005660:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	f003 0304 	and.w	r3, r3, #4
 8005668:	2b00      	cmp	r3, #0
 800566a:	d020      	beq.n	80056ae <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f003 0304 	and.w	r3, r3, #4
 8005672:	2b00      	cmp	r3, #0
 8005674:	d01b      	beq.n	80056ae <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f06f 0204 	mvn.w	r2, #4
 800567e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2202      	movs	r2, #2
 8005684:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	699b      	ldr	r3, [r3, #24]
 800568c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005690:	2b00      	cmp	r3, #0
 8005692:	d003      	beq.n	800569c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f000 f97d 	bl	8005994 <HAL_TIM_IC_CaptureCallback>
 800569a:	e005      	b.n	80056a8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f000 f96f 	bl	8005980 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 f980 	bl	80059a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	f003 0308 	and.w	r3, r3, #8
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d020      	beq.n	80056fa <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f003 0308 	and.w	r3, r3, #8
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d01b      	beq.n	80056fa <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f06f 0208 	mvn.w	r2, #8
 80056ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2204      	movs	r2, #4
 80056d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	69db      	ldr	r3, [r3, #28]
 80056d8:	f003 0303 	and.w	r3, r3, #3
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d003      	beq.n	80056e8 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f000 f957 	bl	8005994 <HAL_TIM_IC_CaptureCallback>
 80056e6:	e005      	b.n	80056f4 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f000 f949 	bl	8005980 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f000 f95a 	bl	80059a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	f003 0310 	and.w	r3, r3, #16
 8005700:	2b00      	cmp	r3, #0
 8005702:	d020      	beq.n	8005746 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	f003 0310 	and.w	r3, r3, #16
 800570a:	2b00      	cmp	r3, #0
 800570c:	d01b      	beq.n	8005746 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f06f 0210 	mvn.w	r2, #16
 8005716:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2208      	movs	r2, #8
 800571c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	69db      	ldr	r3, [r3, #28]
 8005724:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005728:	2b00      	cmp	r3, #0
 800572a:	d003      	beq.n	8005734 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f000 f931 	bl	8005994 <HAL_TIM_IC_CaptureCallback>
 8005732:	e005      	b.n	8005740 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f000 f923 	bl	8005980 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f000 f934 	bl	80059a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2200      	movs	r2, #0
 8005744:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	f003 0301 	and.w	r3, r3, #1
 800574c:	2b00      	cmp	r3, #0
 800574e:	d00c      	beq.n	800576a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f003 0301 	and.w	r3, r3, #1
 8005756:	2b00      	cmp	r3, #0
 8005758:	d007      	beq.n	800576a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f06f 0201 	mvn.w	r2, #1
 8005762:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f000 f901 	bl	800596c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005770:	2b00      	cmp	r3, #0
 8005772:	d00c      	beq.n	800578e <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800577a:	2b00      	cmp	r3, #0
 800577c:	d007      	beq.n	800578e <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005786:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	f000 fae7 	bl	8005d5c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005794:	2b00      	cmp	r3, #0
 8005796:	d00c      	beq.n	80057b2 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d007      	beq.n	80057b2 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80057aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f000 f905 	bl	80059bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	f003 0320 	and.w	r3, r3, #32
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d00c      	beq.n	80057d6 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f003 0320 	and.w	r3, r3, #32
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d007      	beq.n	80057d6 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f06f 0220 	mvn.w	r2, #32
 80057ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	f000 fab9 	bl	8005d48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80057d6:	bf00      	nop
 80057d8:	3710      	adds	r7, #16
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}

080057de <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80057de:	b580      	push	{r7, lr}
 80057e0:	b084      	sub	sp, #16
 80057e2:	af00      	add	r7, sp, #0
 80057e4:	6078      	str	r0, [r7, #4]
 80057e6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80057e8:	2300      	movs	r3, #0
 80057ea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d101      	bne.n	80057fa <HAL_TIM_ConfigClockSource+0x1c>
 80057f6:	2302      	movs	r3, #2
 80057f8:	e0b4      	b.n	8005964 <HAL_TIM_ConfigClockSource+0x186>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2201      	movs	r2, #1
 80057fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2202      	movs	r2, #2
 8005806:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005818:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005820:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	68ba      	ldr	r2, [r7, #8]
 8005828:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005832:	d03e      	beq.n	80058b2 <HAL_TIM_ConfigClockSource+0xd4>
 8005834:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005838:	f200 8087 	bhi.w	800594a <HAL_TIM_ConfigClockSource+0x16c>
 800583c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005840:	f000 8086 	beq.w	8005950 <HAL_TIM_ConfigClockSource+0x172>
 8005844:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005848:	d87f      	bhi.n	800594a <HAL_TIM_ConfigClockSource+0x16c>
 800584a:	2b70      	cmp	r3, #112	@ 0x70
 800584c:	d01a      	beq.n	8005884 <HAL_TIM_ConfigClockSource+0xa6>
 800584e:	2b70      	cmp	r3, #112	@ 0x70
 8005850:	d87b      	bhi.n	800594a <HAL_TIM_ConfigClockSource+0x16c>
 8005852:	2b60      	cmp	r3, #96	@ 0x60
 8005854:	d050      	beq.n	80058f8 <HAL_TIM_ConfigClockSource+0x11a>
 8005856:	2b60      	cmp	r3, #96	@ 0x60
 8005858:	d877      	bhi.n	800594a <HAL_TIM_ConfigClockSource+0x16c>
 800585a:	2b50      	cmp	r3, #80	@ 0x50
 800585c:	d03c      	beq.n	80058d8 <HAL_TIM_ConfigClockSource+0xfa>
 800585e:	2b50      	cmp	r3, #80	@ 0x50
 8005860:	d873      	bhi.n	800594a <HAL_TIM_ConfigClockSource+0x16c>
 8005862:	2b40      	cmp	r3, #64	@ 0x40
 8005864:	d058      	beq.n	8005918 <HAL_TIM_ConfigClockSource+0x13a>
 8005866:	2b40      	cmp	r3, #64	@ 0x40
 8005868:	d86f      	bhi.n	800594a <HAL_TIM_ConfigClockSource+0x16c>
 800586a:	2b30      	cmp	r3, #48	@ 0x30
 800586c:	d064      	beq.n	8005938 <HAL_TIM_ConfigClockSource+0x15a>
 800586e:	2b30      	cmp	r3, #48	@ 0x30
 8005870:	d86b      	bhi.n	800594a <HAL_TIM_ConfigClockSource+0x16c>
 8005872:	2b20      	cmp	r3, #32
 8005874:	d060      	beq.n	8005938 <HAL_TIM_ConfigClockSource+0x15a>
 8005876:	2b20      	cmp	r3, #32
 8005878:	d867      	bhi.n	800594a <HAL_TIM_ConfigClockSource+0x16c>
 800587a:	2b00      	cmp	r3, #0
 800587c:	d05c      	beq.n	8005938 <HAL_TIM_ConfigClockSource+0x15a>
 800587e:	2b10      	cmp	r3, #16
 8005880:	d05a      	beq.n	8005938 <HAL_TIM_ConfigClockSource+0x15a>
 8005882:	e062      	b.n	800594a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005894:	f000 f9bc 	bl	8005c10 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	689b      	ldr	r3, [r3, #8]
 800589e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80058a6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	68ba      	ldr	r2, [r7, #8]
 80058ae:	609a      	str	r2, [r3, #8]
      break;
 80058b0:	e04f      	b.n	8005952 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80058c2:	f000 f9a5 	bl	8005c10 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	689a      	ldr	r2, [r3, #8]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80058d4:	609a      	str	r2, [r3, #8]
      break;
 80058d6:	e03c      	b.n	8005952 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058e4:	461a      	mov	r2, r3
 80058e6:	f000 f919 	bl	8005b1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	2150      	movs	r1, #80	@ 0x50
 80058f0:	4618      	mov	r0, r3
 80058f2:	f000 f972 	bl	8005bda <TIM_ITRx_SetConfig>
      break;
 80058f6:	e02c      	b.n	8005952 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005904:	461a      	mov	r2, r3
 8005906:	f000 f938 	bl	8005b7a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	2160      	movs	r1, #96	@ 0x60
 8005910:	4618      	mov	r0, r3
 8005912:	f000 f962 	bl	8005bda <TIM_ITRx_SetConfig>
      break;
 8005916:	e01c      	b.n	8005952 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005924:	461a      	mov	r2, r3
 8005926:	f000 f8f9 	bl	8005b1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	2140      	movs	r1, #64	@ 0x40
 8005930:	4618      	mov	r0, r3
 8005932:	f000 f952 	bl	8005bda <TIM_ITRx_SetConfig>
      break;
 8005936:	e00c      	b.n	8005952 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681a      	ldr	r2, [r3, #0]
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4619      	mov	r1, r3
 8005942:	4610      	mov	r0, r2
 8005944:	f000 f949 	bl	8005bda <TIM_ITRx_SetConfig>
      break;
 8005948:	e003      	b.n	8005952 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	73fb      	strb	r3, [r7, #15]
      break;
 800594e:	e000      	b.n	8005952 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005950:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2201      	movs	r2, #1
 8005956:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2200      	movs	r2, #0
 800595e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005962:	7bfb      	ldrb	r3, [r7, #15]
}
 8005964:	4618      	mov	r0, r3
 8005966:	3710      	adds	r7, #16
 8005968:	46bd      	mov	sp, r7
 800596a:	bd80      	pop	{r7, pc}

0800596c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800596c:	b480      	push	{r7}
 800596e:	b083      	sub	sp, #12
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005974:	bf00      	nop
 8005976:	370c      	adds	r7, #12
 8005978:	46bd      	mov	sp, r7
 800597a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597e:	4770      	bx	lr

08005980 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005988:	bf00      	nop
 800598a:	370c      	adds	r7, #12
 800598c:	46bd      	mov	sp, r7
 800598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005992:	4770      	bx	lr

08005994 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005994:	b480      	push	{r7}
 8005996:	b083      	sub	sp, #12
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800599c:	bf00      	nop
 800599e:	370c      	adds	r7, #12
 80059a0:	46bd      	mov	sp, r7
 80059a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a6:	4770      	bx	lr

080059a8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b083      	sub	sp, #12
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059b0:	bf00      	nop
 80059b2:	370c      	adds	r7, #12
 80059b4:	46bd      	mov	sp, r7
 80059b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ba:	4770      	bx	lr

080059bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059bc:	b480      	push	{r7}
 80059be:	b083      	sub	sp, #12
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80059c4:	bf00      	nop
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr

080059d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b085      	sub	sp, #20
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
 80059d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	4a43      	ldr	r2, [pc, #268]	@ (8005af0 <TIM_Base_SetConfig+0x120>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d013      	beq.n	8005a10 <TIM_Base_SetConfig+0x40>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059ee:	d00f      	beq.n	8005a10 <TIM_Base_SetConfig+0x40>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	4a40      	ldr	r2, [pc, #256]	@ (8005af4 <TIM_Base_SetConfig+0x124>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d00b      	beq.n	8005a10 <TIM_Base_SetConfig+0x40>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	4a3f      	ldr	r2, [pc, #252]	@ (8005af8 <TIM_Base_SetConfig+0x128>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d007      	beq.n	8005a10 <TIM_Base_SetConfig+0x40>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	4a3e      	ldr	r2, [pc, #248]	@ (8005afc <TIM_Base_SetConfig+0x12c>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d003      	beq.n	8005a10 <TIM_Base_SetConfig+0x40>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	4a3d      	ldr	r2, [pc, #244]	@ (8005b00 <TIM_Base_SetConfig+0x130>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d108      	bne.n	8005a22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	68fa      	ldr	r2, [r7, #12]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a32      	ldr	r2, [pc, #200]	@ (8005af0 <TIM_Base_SetConfig+0x120>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d02b      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a30:	d027      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a2f      	ldr	r2, [pc, #188]	@ (8005af4 <TIM_Base_SetConfig+0x124>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d023      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a2e      	ldr	r2, [pc, #184]	@ (8005af8 <TIM_Base_SetConfig+0x128>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d01f      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a2d      	ldr	r2, [pc, #180]	@ (8005afc <TIM_Base_SetConfig+0x12c>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d01b      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a2c      	ldr	r2, [pc, #176]	@ (8005b00 <TIM_Base_SetConfig+0x130>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d017      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a2b      	ldr	r2, [pc, #172]	@ (8005b04 <TIM_Base_SetConfig+0x134>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d013      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a2a      	ldr	r2, [pc, #168]	@ (8005b08 <TIM_Base_SetConfig+0x138>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d00f      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a29      	ldr	r2, [pc, #164]	@ (8005b0c <TIM_Base_SetConfig+0x13c>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d00b      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a28      	ldr	r2, [pc, #160]	@ (8005b10 <TIM_Base_SetConfig+0x140>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d007      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a27      	ldr	r2, [pc, #156]	@ (8005b14 <TIM_Base_SetConfig+0x144>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d003      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a26      	ldr	r2, [pc, #152]	@ (8005b18 <TIM_Base_SetConfig+0x148>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d108      	bne.n	8005a94 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	68db      	ldr	r3, [r3, #12]
 8005a8e:	68fa      	ldr	r2, [r7, #12]
 8005a90:	4313      	orrs	r3, r2
 8005a92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	695b      	ldr	r3, [r3, #20]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	689a      	ldr	r2, [r3, #8]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a0e      	ldr	r2, [pc, #56]	@ (8005af0 <TIM_Base_SetConfig+0x120>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d003      	beq.n	8005ac2 <TIM_Base_SetConfig+0xf2>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	4a10      	ldr	r2, [pc, #64]	@ (8005b00 <TIM_Base_SetConfig+0x130>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d103      	bne.n	8005aca <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	691a      	ldr	r2, [r3, #16]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f043 0204 	orr.w	r2, r3, #4
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2201      	movs	r2, #1
 8005ada:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	68fa      	ldr	r2, [r7, #12]
 8005ae0:	601a      	str	r2, [r3, #0]
}
 8005ae2:	bf00      	nop
 8005ae4:	3714      	adds	r7, #20
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aec:	4770      	bx	lr
 8005aee:	bf00      	nop
 8005af0:	40010000 	.word	0x40010000
 8005af4:	40000400 	.word	0x40000400
 8005af8:	40000800 	.word	0x40000800
 8005afc:	40000c00 	.word	0x40000c00
 8005b00:	40010400 	.word	0x40010400
 8005b04:	40014000 	.word	0x40014000
 8005b08:	40014400 	.word	0x40014400
 8005b0c:	40014800 	.word	0x40014800
 8005b10:	40001800 	.word	0x40001800
 8005b14:	40001c00 	.word	0x40001c00
 8005b18:	40002000 	.word	0x40002000

08005b1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b087      	sub	sp, #28
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	60f8      	str	r0, [r7, #12]
 8005b24:	60b9      	str	r1, [r7, #8]
 8005b26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6a1b      	ldr	r3, [r3, #32]
 8005b2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	6a1b      	ldr	r3, [r3, #32]
 8005b32:	f023 0201 	bic.w	r2, r3, #1
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	699b      	ldr	r3, [r3, #24]
 8005b3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	011b      	lsls	r3, r3, #4
 8005b4c:	693a      	ldr	r2, [r7, #16]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	f023 030a 	bic.w	r3, r3, #10
 8005b58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b5a:	697a      	ldr	r2, [r7, #20]
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	693a      	ldr	r2, [r7, #16]
 8005b66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	697a      	ldr	r2, [r7, #20]
 8005b6c:	621a      	str	r2, [r3, #32]
}
 8005b6e:	bf00      	nop
 8005b70:	371c      	adds	r7, #28
 8005b72:	46bd      	mov	sp, r7
 8005b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b78:	4770      	bx	lr

08005b7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b7a:	b480      	push	{r7}
 8005b7c:	b087      	sub	sp, #28
 8005b7e:	af00      	add	r7, sp, #0
 8005b80:	60f8      	str	r0, [r7, #12]
 8005b82:	60b9      	str	r1, [r7, #8]
 8005b84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	6a1b      	ldr	r3, [r3, #32]
 8005b8a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6a1b      	ldr	r3, [r3, #32]
 8005b90:	f023 0210 	bic.w	r2, r3, #16
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	699b      	ldr	r3, [r3, #24]
 8005b9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005ba4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	031b      	lsls	r3, r3, #12
 8005baa:	693a      	ldr	r2, [r7, #16]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005bb6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	011b      	lsls	r3, r3, #4
 8005bbc:	697a      	ldr	r2, [r7, #20]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	693a      	ldr	r2, [r7, #16]
 8005bc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	697a      	ldr	r2, [r7, #20]
 8005bcc:	621a      	str	r2, [r3, #32]
}
 8005bce:	bf00      	nop
 8005bd0:	371c      	adds	r7, #28
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr

08005bda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005bda:	b480      	push	{r7}
 8005bdc:	b085      	sub	sp, #20
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	6078      	str	r0, [r7, #4]
 8005be2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bf0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005bf2:	683a      	ldr	r2, [r7, #0]
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	f043 0307 	orr.w	r3, r3, #7
 8005bfc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	68fa      	ldr	r2, [r7, #12]
 8005c02:	609a      	str	r2, [r3, #8]
}
 8005c04:	bf00      	nop
 8005c06:	3714      	adds	r7, #20
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr

08005c10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b087      	sub	sp, #28
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	60f8      	str	r0, [r7, #12]
 8005c18:	60b9      	str	r1, [r7, #8]
 8005c1a:	607a      	str	r2, [r7, #4]
 8005c1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005c2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	021a      	lsls	r2, r3, #8
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	431a      	orrs	r2, r3
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	697a      	ldr	r2, [r7, #20]
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	697a      	ldr	r2, [r7, #20]
 8005c42:	609a      	str	r2, [r3, #8]
}
 8005c44:	bf00      	nop
 8005c46:	371c      	adds	r7, #28
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr

08005c50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b085      	sub	sp, #20
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
 8005c58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d101      	bne.n	8005c68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c64:	2302      	movs	r3, #2
 8005c66:	e05a      	b.n	8005d1e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2202      	movs	r2, #2
 8005c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	68fa      	ldr	r2, [r7, #12]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	68fa      	ldr	r2, [r7, #12]
 8005ca0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a21      	ldr	r2, [pc, #132]	@ (8005d2c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d022      	beq.n	8005cf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cb4:	d01d      	beq.n	8005cf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a1d      	ldr	r2, [pc, #116]	@ (8005d30 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d018      	beq.n	8005cf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a1b      	ldr	r2, [pc, #108]	@ (8005d34 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d013      	beq.n	8005cf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a1a      	ldr	r2, [pc, #104]	@ (8005d38 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d00e      	beq.n	8005cf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a18      	ldr	r2, [pc, #96]	@ (8005d3c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d009      	beq.n	8005cf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a17      	ldr	r2, [pc, #92]	@ (8005d40 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d004      	beq.n	8005cf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a15      	ldr	r2, [pc, #84]	@ (8005d44 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d10c      	bne.n	8005d0c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005cf8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	68ba      	ldr	r2, [r7, #8]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	68ba      	ldr	r2, [r7, #8]
 8005d0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2201      	movs	r2, #1
 8005d10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2200      	movs	r2, #0
 8005d18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d1c:	2300      	movs	r3, #0
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3714      	adds	r7, #20
 8005d22:	46bd      	mov	sp, r7
 8005d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d28:	4770      	bx	lr
 8005d2a:	bf00      	nop
 8005d2c:	40010000 	.word	0x40010000
 8005d30:	40000400 	.word	0x40000400
 8005d34:	40000800 	.word	0x40000800
 8005d38:	40000c00 	.word	0x40000c00
 8005d3c:	40010400 	.word	0x40010400
 8005d40:	40014000 	.word	0x40014000
 8005d44:	40001800 	.word	0x40001800

08005d48 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b083      	sub	sp, #12
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d50:	bf00      	nop
 8005d52:	370c      	adds	r7, #12
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr

08005d5c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b083      	sub	sp, #12
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d64:	bf00      	nop
 8005d66:	370c      	adds	r7, #12
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr

08005d70 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b082      	sub	sp, #8
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d101      	bne.n	8005d82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e042      	b.n	8005e08 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d106      	bne.n	8005d9c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2200      	movs	r2, #0
 8005d92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f7fd fac2 	bl	8003320 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2224      	movs	r2, #36	@ 0x24
 8005da0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	68da      	ldr	r2, [r3, #12]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005db2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f000 f973 	bl	80060a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	691a      	ldr	r2, [r3, #16]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005dc8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	695a      	ldr	r2, [r3, #20]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005dd8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	68da      	ldr	r2, [r3, #12]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005de8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2200      	movs	r2, #0
 8005dee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2220      	movs	r2, #32
 8005df4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2220      	movs	r2, #32
 8005dfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005e06:	2300      	movs	r3, #0
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	3708      	adds	r7, #8
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}

08005e10 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b08a      	sub	sp, #40	@ 0x28
 8005e14:	af02      	add	r7, sp, #8
 8005e16:	60f8      	str	r0, [r7, #12]
 8005e18:	60b9      	str	r1, [r7, #8]
 8005e1a:	603b      	str	r3, [r7, #0]
 8005e1c:	4613      	mov	r3, r2
 8005e1e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005e20:	2300      	movs	r3, #0
 8005e22:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	2b20      	cmp	r3, #32
 8005e2e:	d175      	bne.n	8005f1c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d002      	beq.n	8005e3c <HAL_UART_Transmit+0x2c>
 8005e36:	88fb      	ldrh	r3, [r7, #6]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d101      	bne.n	8005e40 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	e06e      	b.n	8005f1e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2200      	movs	r2, #0
 8005e44:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2221      	movs	r2, #33	@ 0x21
 8005e4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e4e:	f7fd fc25 	bl	800369c <HAL_GetTick>
 8005e52:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	88fa      	ldrh	r2, [r7, #6]
 8005e58:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	88fa      	ldrh	r2, [r7, #6]
 8005e5e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	689b      	ldr	r3, [r3, #8]
 8005e64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e68:	d108      	bne.n	8005e7c <HAL_UART_Transmit+0x6c>
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	691b      	ldr	r3, [r3, #16]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d104      	bne.n	8005e7c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005e72:	2300      	movs	r3, #0
 8005e74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	61bb      	str	r3, [r7, #24]
 8005e7a:	e003      	b.n	8005e84 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e80:	2300      	movs	r3, #0
 8005e82:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005e84:	e02e      	b.n	8005ee4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	9300      	str	r3, [sp, #0]
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	2180      	movs	r1, #128	@ 0x80
 8005e90:	68f8      	ldr	r0, [r7, #12]
 8005e92:	f000 f848 	bl	8005f26 <UART_WaitOnFlagUntilTimeout>
 8005e96:	4603      	mov	r3, r0
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d005      	beq.n	8005ea8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	2220      	movs	r2, #32
 8005ea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005ea4:	2303      	movs	r3, #3
 8005ea6:	e03a      	b.n	8005f1e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005ea8:	69fb      	ldr	r3, [r7, #28]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d10b      	bne.n	8005ec6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005eae:	69bb      	ldr	r3, [r7, #24]
 8005eb0:	881b      	ldrh	r3, [r3, #0]
 8005eb2:	461a      	mov	r2, r3
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ebc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005ebe:	69bb      	ldr	r3, [r7, #24]
 8005ec0:	3302      	adds	r3, #2
 8005ec2:	61bb      	str	r3, [r7, #24]
 8005ec4:	e007      	b.n	8005ed6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ec6:	69fb      	ldr	r3, [r7, #28]
 8005ec8:	781a      	ldrb	r2, [r3, #0]
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005ed0:	69fb      	ldr	r3, [r7, #28]
 8005ed2:	3301      	adds	r3, #1
 8005ed4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005eda:	b29b      	uxth	r3, r3
 8005edc:	3b01      	subs	r3, #1
 8005ede:	b29a      	uxth	r2, r3
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005ee8:	b29b      	uxth	r3, r3
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d1cb      	bne.n	8005e86 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	9300      	str	r3, [sp, #0]
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	2140      	movs	r1, #64	@ 0x40
 8005ef8:	68f8      	ldr	r0, [r7, #12]
 8005efa:	f000 f814 	bl	8005f26 <UART_WaitOnFlagUntilTimeout>
 8005efe:	4603      	mov	r3, r0
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d005      	beq.n	8005f10 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2220      	movs	r2, #32
 8005f08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005f0c:	2303      	movs	r3, #3
 8005f0e:	e006      	b.n	8005f1e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2220      	movs	r2, #32
 8005f14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	e000      	b.n	8005f1e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005f1c:	2302      	movs	r3, #2
  }
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3720      	adds	r7, #32
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}

08005f26 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005f26:	b580      	push	{r7, lr}
 8005f28:	b086      	sub	sp, #24
 8005f2a:	af00      	add	r7, sp, #0
 8005f2c:	60f8      	str	r0, [r7, #12]
 8005f2e:	60b9      	str	r1, [r7, #8]
 8005f30:	603b      	str	r3, [r7, #0]
 8005f32:	4613      	mov	r3, r2
 8005f34:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f36:	e03b      	b.n	8005fb0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f38:	6a3b      	ldr	r3, [r7, #32]
 8005f3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005f3e:	d037      	beq.n	8005fb0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f40:	f7fd fbac 	bl	800369c <HAL_GetTick>
 8005f44:	4602      	mov	r2, r0
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	1ad3      	subs	r3, r2, r3
 8005f4a:	6a3a      	ldr	r2, [r7, #32]
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d302      	bcc.n	8005f56 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f50:	6a3b      	ldr	r3, [r7, #32]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d101      	bne.n	8005f5a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005f56:	2303      	movs	r3, #3
 8005f58:	e03a      	b.n	8005fd0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	f003 0304 	and.w	r3, r3, #4
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d023      	beq.n	8005fb0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	2b80      	cmp	r3, #128	@ 0x80
 8005f6c:	d020      	beq.n	8005fb0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	2b40      	cmp	r3, #64	@ 0x40
 8005f72:	d01d      	beq.n	8005fb0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f003 0308 	and.w	r3, r3, #8
 8005f7e:	2b08      	cmp	r3, #8
 8005f80:	d116      	bne.n	8005fb0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005f82:	2300      	movs	r3, #0
 8005f84:	617b      	str	r3, [r7, #20]
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	617b      	str	r3, [r7, #20]
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	617b      	str	r3, [r7, #20]
 8005f96:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f98:	68f8      	ldr	r0, [r7, #12]
 8005f9a:	f000 f81d 	bl	8005fd8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2208      	movs	r2, #8
 8005fa2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005fac:	2301      	movs	r3, #1
 8005fae:	e00f      	b.n	8005fd0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	4013      	ands	r3, r2
 8005fba:	68ba      	ldr	r2, [r7, #8]
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	bf0c      	ite	eq
 8005fc0:	2301      	moveq	r3, #1
 8005fc2:	2300      	movne	r3, #0
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	79fb      	ldrb	r3, [r7, #7]
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d0b4      	beq.n	8005f38 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005fce:	2300      	movs	r3, #0
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3718      	adds	r7, #24
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}

08005fd8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b095      	sub	sp, #84	@ 0x54
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	330c      	adds	r3, #12
 8005fe6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fe8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fea:	e853 3f00 	ldrex	r3, [r3]
 8005fee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ff6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	330c      	adds	r3, #12
 8005ffe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006000:	643a      	str	r2, [r7, #64]	@ 0x40
 8006002:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006004:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006006:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006008:	e841 2300 	strex	r3, r2, [r1]
 800600c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800600e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006010:	2b00      	cmp	r3, #0
 8006012:	d1e5      	bne.n	8005fe0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	3314      	adds	r3, #20
 800601a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800601c:	6a3b      	ldr	r3, [r7, #32]
 800601e:	e853 3f00 	ldrex	r3, [r3]
 8006022:	61fb      	str	r3, [r7, #28]
   return(result);
 8006024:	69fb      	ldr	r3, [r7, #28]
 8006026:	f023 0301 	bic.w	r3, r3, #1
 800602a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	3314      	adds	r3, #20
 8006032:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006034:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006036:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006038:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800603a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800603c:	e841 2300 	strex	r3, r2, [r1]
 8006040:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006044:	2b00      	cmp	r3, #0
 8006046:	d1e5      	bne.n	8006014 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800604c:	2b01      	cmp	r3, #1
 800604e:	d119      	bne.n	8006084 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	330c      	adds	r3, #12
 8006056:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	e853 3f00 	ldrex	r3, [r3]
 800605e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	f023 0310 	bic.w	r3, r3, #16
 8006066:	647b      	str	r3, [r7, #68]	@ 0x44
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	330c      	adds	r3, #12
 800606e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006070:	61ba      	str	r2, [r7, #24]
 8006072:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006074:	6979      	ldr	r1, [r7, #20]
 8006076:	69ba      	ldr	r2, [r7, #24]
 8006078:	e841 2300 	strex	r3, r2, [r1]
 800607c:	613b      	str	r3, [r7, #16]
   return(result);
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d1e5      	bne.n	8006050 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2220      	movs	r2, #32
 8006088:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2200      	movs	r2, #0
 8006090:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006092:	bf00      	nop
 8006094:	3754      	adds	r7, #84	@ 0x54
 8006096:	46bd      	mov	sp, r7
 8006098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609c:	4770      	bx	lr
	...

080060a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060a4:	b0c0      	sub	sp, #256	@ 0x100
 80060a6:	af00      	add	r7, sp, #0
 80060a8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80060ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	691b      	ldr	r3, [r3, #16]
 80060b4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80060b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060bc:	68d9      	ldr	r1, [r3, #12]
 80060be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	ea40 0301 	orr.w	r3, r0, r1
 80060c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80060ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060ce:	689a      	ldr	r2, [r3, #8]
 80060d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060d4:	691b      	ldr	r3, [r3, #16]
 80060d6:	431a      	orrs	r2, r3
 80060d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060dc:	695b      	ldr	r3, [r3, #20]
 80060de:	431a      	orrs	r2, r3
 80060e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060e4:	69db      	ldr	r3, [r3, #28]
 80060e6:	4313      	orrs	r3, r2
 80060e8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80060ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	68db      	ldr	r3, [r3, #12]
 80060f4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80060f8:	f021 010c 	bic.w	r1, r1, #12
 80060fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006106:	430b      	orrs	r3, r1
 8006108:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800610a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	695b      	ldr	r3, [r3, #20]
 8006112:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006116:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800611a:	6999      	ldr	r1, [r3, #24]
 800611c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006120:	681a      	ldr	r2, [r3, #0]
 8006122:	ea40 0301 	orr.w	r3, r0, r1
 8006126:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800612c:	681a      	ldr	r2, [r3, #0]
 800612e:	4b8f      	ldr	r3, [pc, #572]	@ (800636c <UART_SetConfig+0x2cc>)
 8006130:	429a      	cmp	r2, r3
 8006132:	d005      	beq.n	8006140 <UART_SetConfig+0xa0>
 8006134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	4b8d      	ldr	r3, [pc, #564]	@ (8006370 <UART_SetConfig+0x2d0>)
 800613c:	429a      	cmp	r2, r3
 800613e:	d104      	bne.n	800614a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006140:	f7fd feba 	bl	8003eb8 <HAL_RCC_GetPCLK2Freq>
 8006144:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006148:	e003      	b.n	8006152 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800614a:	f7fd fea1 	bl	8003e90 <HAL_RCC_GetPCLK1Freq>
 800614e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006152:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006156:	69db      	ldr	r3, [r3, #28]
 8006158:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800615c:	f040 810c 	bne.w	8006378 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006160:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006164:	2200      	movs	r2, #0
 8006166:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800616a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800616e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006172:	4622      	mov	r2, r4
 8006174:	462b      	mov	r3, r5
 8006176:	1891      	adds	r1, r2, r2
 8006178:	65b9      	str	r1, [r7, #88]	@ 0x58
 800617a:	415b      	adcs	r3, r3
 800617c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800617e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006182:	4621      	mov	r1, r4
 8006184:	eb12 0801 	adds.w	r8, r2, r1
 8006188:	4629      	mov	r1, r5
 800618a:	eb43 0901 	adc.w	r9, r3, r1
 800618e:	f04f 0200 	mov.w	r2, #0
 8006192:	f04f 0300 	mov.w	r3, #0
 8006196:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800619a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800619e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80061a2:	4690      	mov	r8, r2
 80061a4:	4699      	mov	r9, r3
 80061a6:	4623      	mov	r3, r4
 80061a8:	eb18 0303 	adds.w	r3, r8, r3
 80061ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80061b0:	462b      	mov	r3, r5
 80061b2:	eb49 0303 	adc.w	r3, r9, r3
 80061b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80061ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	2200      	movs	r2, #0
 80061c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80061c6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80061ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80061ce:	460b      	mov	r3, r1
 80061d0:	18db      	adds	r3, r3, r3
 80061d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80061d4:	4613      	mov	r3, r2
 80061d6:	eb42 0303 	adc.w	r3, r2, r3
 80061da:	657b      	str	r3, [r7, #84]	@ 0x54
 80061dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80061e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80061e4:	f7fa fcda 	bl	8000b9c <__aeabi_uldivmod>
 80061e8:	4602      	mov	r2, r0
 80061ea:	460b      	mov	r3, r1
 80061ec:	4b61      	ldr	r3, [pc, #388]	@ (8006374 <UART_SetConfig+0x2d4>)
 80061ee:	fba3 2302 	umull	r2, r3, r3, r2
 80061f2:	095b      	lsrs	r3, r3, #5
 80061f4:	011c      	lsls	r4, r3, #4
 80061f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061fa:	2200      	movs	r2, #0
 80061fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006200:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006204:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006208:	4642      	mov	r2, r8
 800620a:	464b      	mov	r3, r9
 800620c:	1891      	adds	r1, r2, r2
 800620e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006210:	415b      	adcs	r3, r3
 8006212:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006214:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006218:	4641      	mov	r1, r8
 800621a:	eb12 0a01 	adds.w	sl, r2, r1
 800621e:	4649      	mov	r1, r9
 8006220:	eb43 0b01 	adc.w	fp, r3, r1
 8006224:	f04f 0200 	mov.w	r2, #0
 8006228:	f04f 0300 	mov.w	r3, #0
 800622c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006230:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006234:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006238:	4692      	mov	sl, r2
 800623a:	469b      	mov	fp, r3
 800623c:	4643      	mov	r3, r8
 800623e:	eb1a 0303 	adds.w	r3, sl, r3
 8006242:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006246:	464b      	mov	r3, r9
 8006248:	eb4b 0303 	adc.w	r3, fp, r3
 800624c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	2200      	movs	r2, #0
 8006258:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800625c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006260:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006264:	460b      	mov	r3, r1
 8006266:	18db      	adds	r3, r3, r3
 8006268:	643b      	str	r3, [r7, #64]	@ 0x40
 800626a:	4613      	mov	r3, r2
 800626c:	eb42 0303 	adc.w	r3, r2, r3
 8006270:	647b      	str	r3, [r7, #68]	@ 0x44
 8006272:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006276:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800627a:	f7fa fc8f 	bl	8000b9c <__aeabi_uldivmod>
 800627e:	4602      	mov	r2, r0
 8006280:	460b      	mov	r3, r1
 8006282:	4611      	mov	r1, r2
 8006284:	4b3b      	ldr	r3, [pc, #236]	@ (8006374 <UART_SetConfig+0x2d4>)
 8006286:	fba3 2301 	umull	r2, r3, r3, r1
 800628a:	095b      	lsrs	r3, r3, #5
 800628c:	2264      	movs	r2, #100	@ 0x64
 800628e:	fb02 f303 	mul.w	r3, r2, r3
 8006292:	1acb      	subs	r3, r1, r3
 8006294:	00db      	lsls	r3, r3, #3
 8006296:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800629a:	4b36      	ldr	r3, [pc, #216]	@ (8006374 <UART_SetConfig+0x2d4>)
 800629c:	fba3 2302 	umull	r2, r3, r3, r2
 80062a0:	095b      	lsrs	r3, r3, #5
 80062a2:	005b      	lsls	r3, r3, #1
 80062a4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80062a8:	441c      	add	r4, r3
 80062aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062ae:	2200      	movs	r2, #0
 80062b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80062b4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80062b8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80062bc:	4642      	mov	r2, r8
 80062be:	464b      	mov	r3, r9
 80062c0:	1891      	adds	r1, r2, r2
 80062c2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80062c4:	415b      	adcs	r3, r3
 80062c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80062cc:	4641      	mov	r1, r8
 80062ce:	1851      	adds	r1, r2, r1
 80062d0:	6339      	str	r1, [r7, #48]	@ 0x30
 80062d2:	4649      	mov	r1, r9
 80062d4:	414b      	adcs	r3, r1
 80062d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80062d8:	f04f 0200 	mov.w	r2, #0
 80062dc:	f04f 0300 	mov.w	r3, #0
 80062e0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80062e4:	4659      	mov	r1, fp
 80062e6:	00cb      	lsls	r3, r1, #3
 80062e8:	4651      	mov	r1, sl
 80062ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80062ee:	4651      	mov	r1, sl
 80062f0:	00ca      	lsls	r2, r1, #3
 80062f2:	4610      	mov	r0, r2
 80062f4:	4619      	mov	r1, r3
 80062f6:	4603      	mov	r3, r0
 80062f8:	4642      	mov	r2, r8
 80062fa:	189b      	adds	r3, r3, r2
 80062fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006300:	464b      	mov	r3, r9
 8006302:	460a      	mov	r2, r1
 8006304:	eb42 0303 	adc.w	r3, r2, r3
 8006308:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800630c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	2200      	movs	r2, #0
 8006314:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006318:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800631c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006320:	460b      	mov	r3, r1
 8006322:	18db      	adds	r3, r3, r3
 8006324:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006326:	4613      	mov	r3, r2
 8006328:	eb42 0303 	adc.w	r3, r2, r3
 800632c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800632e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006332:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006336:	f7fa fc31 	bl	8000b9c <__aeabi_uldivmod>
 800633a:	4602      	mov	r2, r0
 800633c:	460b      	mov	r3, r1
 800633e:	4b0d      	ldr	r3, [pc, #52]	@ (8006374 <UART_SetConfig+0x2d4>)
 8006340:	fba3 1302 	umull	r1, r3, r3, r2
 8006344:	095b      	lsrs	r3, r3, #5
 8006346:	2164      	movs	r1, #100	@ 0x64
 8006348:	fb01 f303 	mul.w	r3, r1, r3
 800634c:	1ad3      	subs	r3, r2, r3
 800634e:	00db      	lsls	r3, r3, #3
 8006350:	3332      	adds	r3, #50	@ 0x32
 8006352:	4a08      	ldr	r2, [pc, #32]	@ (8006374 <UART_SetConfig+0x2d4>)
 8006354:	fba2 2303 	umull	r2, r3, r2, r3
 8006358:	095b      	lsrs	r3, r3, #5
 800635a:	f003 0207 	and.w	r2, r3, #7
 800635e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4422      	add	r2, r4
 8006366:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006368:	e106      	b.n	8006578 <UART_SetConfig+0x4d8>
 800636a:	bf00      	nop
 800636c:	40011000 	.word	0x40011000
 8006370:	40011400 	.word	0x40011400
 8006374:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006378:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800637c:	2200      	movs	r2, #0
 800637e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006382:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006386:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800638a:	4642      	mov	r2, r8
 800638c:	464b      	mov	r3, r9
 800638e:	1891      	adds	r1, r2, r2
 8006390:	6239      	str	r1, [r7, #32]
 8006392:	415b      	adcs	r3, r3
 8006394:	627b      	str	r3, [r7, #36]	@ 0x24
 8006396:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800639a:	4641      	mov	r1, r8
 800639c:	1854      	adds	r4, r2, r1
 800639e:	4649      	mov	r1, r9
 80063a0:	eb43 0501 	adc.w	r5, r3, r1
 80063a4:	f04f 0200 	mov.w	r2, #0
 80063a8:	f04f 0300 	mov.w	r3, #0
 80063ac:	00eb      	lsls	r3, r5, #3
 80063ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80063b2:	00e2      	lsls	r2, r4, #3
 80063b4:	4614      	mov	r4, r2
 80063b6:	461d      	mov	r5, r3
 80063b8:	4643      	mov	r3, r8
 80063ba:	18e3      	adds	r3, r4, r3
 80063bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80063c0:	464b      	mov	r3, r9
 80063c2:	eb45 0303 	adc.w	r3, r5, r3
 80063c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80063ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	2200      	movs	r2, #0
 80063d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80063d6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80063da:	f04f 0200 	mov.w	r2, #0
 80063de:	f04f 0300 	mov.w	r3, #0
 80063e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80063e6:	4629      	mov	r1, r5
 80063e8:	008b      	lsls	r3, r1, #2
 80063ea:	4621      	mov	r1, r4
 80063ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80063f0:	4621      	mov	r1, r4
 80063f2:	008a      	lsls	r2, r1, #2
 80063f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80063f8:	f7fa fbd0 	bl	8000b9c <__aeabi_uldivmod>
 80063fc:	4602      	mov	r2, r0
 80063fe:	460b      	mov	r3, r1
 8006400:	4b60      	ldr	r3, [pc, #384]	@ (8006584 <UART_SetConfig+0x4e4>)
 8006402:	fba3 2302 	umull	r2, r3, r3, r2
 8006406:	095b      	lsrs	r3, r3, #5
 8006408:	011c      	lsls	r4, r3, #4
 800640a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800640e:	2200      	movs	r2, #0
 8006410:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006414:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006418:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800641c:	4642      	mov	r2, r8
 800641e:	464b      	mov	r3, r9
 8006420:	1891      	adds	r1, r2, r2
 8006422:	61b9      	str	r1, [r7, #24]
 8006424:	415b      	adcs	r3, r3
 8006426:	61fb      	str	r3, [r7, #28]
 8006428:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800642c:	4641      	mov	r1, r8
 800642e:	1851      	adds	r1, r2, r1
 8006430:	6139      	str	r1, [r7, #16]
 8006432:	4649      	mov	r1, r9
 8006434:	414b      	adcs	r3, r1
 8006436:	617b      	str	r3, [r7, #20]
 8006438:	f04f 0200 	mov.w	r2, #0
 800643c:	f04f 0300 	mov.w	r3, #0
 8006440:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006444:	4659      	mov	r1, fp
 8006446:	00cb      	lsls	r3, r1, #3
 8006448:	4651      	mov	r1, sl
 800644a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800644e:	4651      	mov	r1, sl
 8006450:	00ca      	lsls	r2, r1, #3
 8006452:	4610      	mov	r0, r2
 8006454:	4619      	mov	r1, r3
 8006456:	4603      	mov	r3, r0
 8006458:	4642      	mov	r2, r8
 800645a:	189b      	adds	r3, r3, r2
 800645c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006460:	464b      	mov	r3, r9
 8006462:	460a      	mov	r2, r1
 8006464:	eb42 0303 	adc.w	r3, r2, r3
 8006468:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800646c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006476:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006478:	f04f 0200 	mov.w	r2, #0
 800647c:	f04f 0300 	mov.w	r3, #0
 8006480:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006484:	4649      	mov	r1, r9
 8006486:	008b      	lsls	r3, r1, #2
 8006488:	4641      	mov	r1, r8
 800648a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800648e:	4641      	mov	r1, r8
 8006490:	008a      	lsls	r2, r1, #2
 8006492:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006496:	f7fa fb81 	bl	8000b9c <__aeabi_uldivmod>
 800649a:	4602      	mov	r2, r0
 800649c:	460b      	mov	r3, r1
 800649e:	4611      	mov	r1, r2
 80064a0:	4b38      	ldr	r3, [pc, #224]	@ (8006584 <UART_SetConfig+0x4e4>)
 80064a2:	fba3 2301 	umull	r2, r3, r3, r1
 80064a6:	095b      	lsrs	r3, r3, #5
 80064a8:	2264      	movs	r2, #100	@ 0x64
 80064aa:	fb02 f303 	mul.w	r3, r2, r3
 80064ae:	1acb      	subs	r3, r1, r3
 80064b0:	011b      	lsls	r3, r3, #4
 80064b2:	3332      	adds	r3, #50	@ 0x32
 80064b4:	4a33      	ldr	r2, [pc, #204]	@ (8006584 <UART_SetConfig+0x4e4>)
 80064b6:	fba2 2303 	umull	r2, r3, r2, r3
 80064ba:	095b      	lsrs	r3, r3, #5
 80064bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80064c0:	441c      	add	r4, r3
 80064c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064c6:	2200      	movs	r2, #0
 80064c8:	673b      	str	r3, [r7, #112]	@ 0x70
 80064ca:	677a      	str	r2, [r7, #116]	@ 0x74
 80064cc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80064d0:	4642      	mov	r2, r8
 80064d2:	464b      	mov	r3, r9
 80064d4:	1891      	adds	r1, r2, r2
 80064d6:	60b9      	str	r1, [r7, #8]
 80064d8:	415b      	adcs	r3, r3
 80064da:	60fb      	str	r3, [r7, #12]
 80064dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80064e0:	4641      	mov	r1, r8
 80064e2:	1851      	adds	r1, r2, r1
 80064e4:	6039      	str	r1, [r7, #0]
 80064e6:	4649      	mov	r1, r9
 80064e8:	414b      	adcs	r3, r1
 80064ea:	607b      	str	r3, [r7, #4]
 80064ec:	f04f 0200 	mov.w	r2, #0
 80064f0:	f04f 0300 	mov.w	r3, #0
 80064f4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80064f8:	4659      	mov	r1, fp
 80064fa:	00cb      	lsls	r3, r1, #3
 80064fc:	4651      	mov	r1, sl
 80064fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006502:	4651      	mov	r1, sl
 8006504:	00ca      	lsls	r2, r1, #3
 8006506:	4610      	mov	r0, r2
 8006508:	4619      	mov	r1, r3
 800650a:	4603      	mov	r3, r0
 800650c:	4642      	mov	r2, r8
 800650e:	189b      	adds	r3, r3, r2
 8006510:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006512:	464b      	mov	r3, r9
 8006514:	460a      	mov	r2, r1
 8006516:	eb42 0303 	adc.w	r3, r2, r3
 800651a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800651c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	2200      	movs	r2, #0
 8006524:	663b      	str	r3, [r7, #96]	@ 0x60
 8006526:	667a      	str	r2, [r7, #100]	@ 0x64
 8006528:	f04f 0200 	mov.w	r2, #0
 800652c:	f04f 0300 	mov.w	r3, #0
 8006530:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006534:	4649      	mov	r1, r9
 8006536:	008b      	lsls	r3, r1, #2
 8006538:	4641      	mov	r1, r8
 800653a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800653e:	4641      	mov	r1, r8
 8006540:	008a      	lsls	r2, r1, #2
 8006542:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006546:	f7fa fb29 	bl	8000b9c <__aeabi_uldivmod>
 800654a:	4602      	mov	r2, r0
 800654c:	460b      	mov	r3, r1
 800654e:	4b0d      	ldr	r3, [pc, #52]	@ (8006584 <UART_SetConfig+0x4e4>)
 8006550:	fba3 1302 	umull	r1, r3, r3, r2
 8006554:	095b      	lsrs	r3, r3, #5
 8006556:	2164      	movs	r1, #100	@ 0x64
 8006558:	fb01 f303 	mul.w	r3, r1, r3
 800655c:	1ad3      	subs	r3, r2, r3
 800655e:	011b      	lsls	r3, r3, #4
 8006560:	3332      	adds	r3, #50	@ 0x32
 8006562:	4a08      	ldr	r2, [pc, #32]	@ (8006584 <UART_SetConfig+0x4e4>)
 8006564:	fba2 2303 	umull	r2, r3, r2, r3
 8006568:	095b      	lsrs	r3, r3, #5
 800656a:	f003 020f 	and.w	r2, r3, #15
 800656e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4422      	add	r2, r4
 8006576:	609a      	str	r2, [r3, #8]
}
 8006578:	bf00      	nop
 800657a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800657e:	46bd      	mov	sp, r7
 8006580:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006584:	51eb851f 	.word	0x51eb851f

08006588 <std>:
 8006588:	2300      	movs	r3, #0
 800658a:	b510      	push	{r4, lr}
 800658c:	4604      	mov	r4, r0
 800658e:	e9c0 3300 	strd	r3, r3, [r0]
 8006592:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006596:	6083      	str	r3, [r0, #8]
 8006598:	8181      	strh	r1, [r0, #12]
 800659a:	6643      	str	r3, [r0, #100]	@ 0x64
 800659c:	81c2      	strh	r2, [r0, #14]
 800659e:	6183      	str	r3, [r0, #24]
 80065a0:	4619      	mov	r1, r3
 80065a2:	2208      	movs	r2, #8
 80065a4:	305c      	adds	r0, #92	@ 0x5c
 80065a6:	f000 f921 	bl	80067ec <memset>
 80065aa:	4b0d      	ldr	r3, [pc, #52]	@ (80065e0 <std+0x58>)
 80065ac:	6263      	str	r3, [r4, #36]	@ 0x24
 80065ae:	4b0d      	ldr	r3, [pc, #52]	@ (80065e4 <std+0x5c>)
 80065b0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80065b2:	4b0d      	ldr	r3, [pc, #52]	@ (80065e8 <std+0x60>)
 80065b4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80065b6:	4b0d      	ldr	r3, [pc, #52]	@ (80065ec <std+0x64>)
 80065b8:	6323      	str	r3, [r4, #48]	@ 0x30
 80065ba:	4b0d      	ldr	r3, [pc, #52]	@ (80065f0 <std+0x68>)
 80065bc:	6224      	str	r4, [r4, #32]
 80065be:	429c      	cmp	r4, r3
 80065c0:	d006      	beq.n	80065d0 <std+0x48>
 80065c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80065c6:	4294      	cmp	r4, r2
 80065c8:	d002      	beq.n	80065d0 <std+0x48>
 80065ca:	33d0      	adds	r3, #208	@ 0xd0
 80065cc:	429c      	cmp	r4, r3
 80065ce:	d105      	bne.n	80065dc <std+0x54>
 80065d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80065d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065d8:	f000 b93a 	b.w	8006850 <__retarget_lock_init_recursive>
 80065dc:	bd10      	pop	{r4, pc}
 80065de:	bf00      	nop
 80065e0:	080070c1 	.word	0x080070c1
 80065e4:	080070e3 	.word	0x080070e3
 80065e8:	0800711b 	.word	0x0800711b
 80065ec:	0800713f 	.word	0x0800713f
 80065f0:	20000454 	.word	0x20000454

080065f4 <stdio_exit_handler>:
 80065f4:	4a02      	ldr	r2, [pc, #8]	@ (8006600 <stdio_exit_handler+0xc>)
 80065f6:	4903      	ldr	r1, [pc, #12]	@ (8006604 <stdio_exit_handler+0x10>)
 80065f8:	4803      	ldr	r0, [pc, #12]	@ (8006608 <stdio_exit_handler+0x14>)
 80065fa:	f000 b869 	b.w	80066d0 <_fwalk_sglue>
 80065fe:	bf00      	nop
 8006600:	2000000c 	.word	0x2000000c
 8006604:	08007059 	.word	0x08007059
 8006608:	2000001c 	.word	0x2000001c

0800660c <cleanup_stdio>:
 800660c:	6841      	ldr	r1, [r0, #4]
 800660e:	4b0c      	ldr	r3, [pc, #48]	@ (8006640 <cleanup_stdio+0x34>)
 8006610:	4299      	cmp	r1, r3
 8006612:	b510      	push	{r4, lr}
 8006614:	4604      	mov	r4, r0
 8006616:	d001      	beq.n	800661c <cleanup_stdio+0x10>
 8006618:	f000 fd1e 	bl	8007058 <_fflush_r>
 800661c:	68a1      	ldr	r1, [r4, #8]
 800661e:	4b09      	ldr	r3, [pc, #36]	@ (8006644 <cleanup_stdio+0x38>)
 8006620:	4299      	cmp	r1, r3
 8006622:	d002      	beq.n	800662a <cleanup_stdio+0x1e>
 8006624:	4620      	mov	r0, r4
 8006626:	f000 fd17 	bl	8007058 <_fflush_r>
 800662a:	68e1      	ldr	r1, [r4, #12]
 800662c:	4b06      	ldr	r3, [pc, #24]	@ (8006648 <cleanup_stdio+0x3c>)
 800662e:	4299      	cmp	r1, r3
 8006630:	d004      	beq.n	800663c <cleanup_stdio+0x30>
 8006632:	4620      	mov	r0, r4
 8006634:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006638:	f000 bd0e 	b.w	8007058 <_fflush_r>
 800663c:	bd10      	pop	{r4, pc}
 800663e:	bf00      	nop
 8006640:	20000454 	.word	0x20000454
 8006644:	200004bc 	.word	0x200004bc
 8006648:	20000524 	.word	0x20000524

0800664c <global_stdio_init.part.0>:
 800664c:	b510      	push	{r4, lr}
 800664e:	4b0b      	ldr	r3, [pc, #44]	@ (800667c <global_stdio_init.part.0+0x30>)
 8006650:	4c0b      	ldr	r4, [pc, #44]	@ (8006680 <global_stdio_init.part.0+0x34>)
 8006652:	4a0c      	ldr	r2, [pc, #48]	@ (8006684 <global_stdio_init.part.0+0x38>)
 8006654:	601a      	str	r2, [r3, #0]
 8006656:	4620      	mov	r0, r4
 8006658:	2200      	movs	r2, #0
 800665a:	2104      	movs	r1, #4
 800665c:	f7ff ff94 	bl	8006588 <std>
 8006660:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006664:	2201      	movs	r2, #1
 8006666:	2109      	movs	r1, #9
 8006668:	f7ff ff8e 	bl	8006588 <std>
 800666c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006670:	2202      	movs	r2, #2
 8006672:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006676:	2112      	movs	r1, #18
 8006678:	f7ff bf86 	b.w	8006588 <std>
 800667c:	2000058c 	.word	0x2000058c
 8006680:	20000454 	.word	0x20000454
 8006684:	080065f5 	.word	0x080065f5

08006688 <__sfp_lock_acquire>:
 8006688:	4801      	ldr	r0, [pc, #4]	@ (8006690 <__sfp_lock_acquire+0x8>)
 800668a:	f000 b8e2 	b.w	8006852 <__retarget_lock_acquire_recursive>
 800668e:	bf00      	nop
 8006690:	20000591 	.word	0x20000591

08006694 <__sfp_lock_release>:
 8006694:	4801      	ldr	r0, [pc, #4]	@ (800669c <__sfp_lock_release+0x8>)
 8006696:	f000 b8dd 	b.w	8006854 <__retarget_lock_release_recursive>
 800669a:	bf00      	nop
 800669c:	20000591 	.word	0x20000591

080066a0 <__sinit>:
 80066a0:	b510      	push	{r4, lr}
 80066a2:	4604      	mov	r4, r0
 80066a4:	f7ff fff0 	bl	8006688 <__sfp_lock_acquire>
 80066a8:	6a23      	ldr	r3, [r4, #32]
 80066aa:	b11b      	cbz	r3, 80066b4 <__sinit+0x14>
 80066ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066b0:	f7ff bff0 	b.w	8006694 <__sfp_lock_release>
 80066b4:	4b04      	ldr	r3, [pc, #16]	@ (80066c8 <__sinit+0x28>)
 80066b6:	6223      	str	r3, [r4, #32]
 80066b8:	4b04      	ldr	r3, [pc, #16]	@ (80066cc <__sinit+0x2c>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d1f5      	bne.n	80066ac <__sinit+0xc>
 80066c0:	f7ff ffc4 	bl	800664c <global_stdio_init.part.0>
 80066c4:	e7f2      	b.n	80066ac <__sinit+0xc>
 80066c6:	bf00      	nop
 80066c8:	0800660d 	.word	0x0800660d
 80066cc:	2000058c 	.word	0x2000058c

080066d0 <_fwalk_sglue>:
 80066d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066d4:	4607      	mov	r7, r0
 80066d6:	4688      	mov	r8, r1
 80066d8:	4614      	mov	r4, r2
 80066da:	2600      	movs	r6, #0
 80066dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80066e0:	f1b9 0901 	subs.w	r9, r9, #1
 80066e4:	d505      	bpl.n	80066f2 <_fwalk_sglue+0x22>
 80066e6:	6824      	ldr	r4, [r4, #0]
 80066e8:	2c00      	cmp	r4, #0
 80066ea:	d1f7      	bne.n	80066dc <_fwalk_sglue+0xc>
 80066ec:	4630      	mov	r0, r6
 80066ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066f2:	89ab      	ldrh	r3, [r5, #12]
 80066f4:	2b01      	cmp	r3, #1
 80066f6:	d907      	bls.n	8006708 <_fwalk_sglue+0x38>
 80066f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80066fc:	3301      	adds	r3, #1
 80066fe:	d003      	beq.n	8006708 <_fwalk_sglue+0x38>
 8006700:	4629      	mov	r1, r5
 8006702:	4638      	mov	r0, r7
 8006704:	47c0      	blx	r8
 8006706:	4306      	orrs	r6, r0
 8006708:	3568      	adds	r5, #104	@ 0x68
 800670a:	e7e9      	b.n	80066e0 <_fwalk_sglue+0x10>

0800670c <iprintf>:
 800670c:	b40f      	push	{r0, r1, r2, r3}
 800670e:	b507      	push	{r0, r1, r2, lr}
 8006710:	4906      	ldr	r1, [pc, #24]	@ (800672c <iprintf+0x20>)
 8006712:	ab04      	add	r3, sp, #16
 8006714:	6808      	ldr	r0, [r1, #0]
 8006716:	f853 2b04 	ldr.w	r2, [r3], #4
 800671a:	6881      	ldr	r1, [r0, #8]
 800671c:	9301      	str	r3, [sp, #4]
 800671e:	f000 f8d1 	bl	80068c4 <_vfiprintf_r>
 8006722:	b003      	add	sp, #12
 8006724:	f85d eb04 	ldr.w	lr, [sp], #4
 8006728:	b004      	add	sp, #16
 800672a:	4770      	bx	lr
 800672c:	20000018 	.word	0x20000018

08006730 <_puts_r>:
 8006730:	6a03      	ldr	r3, [r0, #32]
 8006732:	b570      	push	{r4, r5, r6, lr}
 8006734:	6884      	ldr	r4, [r0, #8]
 8006736:	4605      	mov	r5, r0
 8006738:	460e      	mov	r6, r1
 800673a:	b90b      	cbnz	r3, 8006740 <_puts_r+0x10>
 800673c:	f7ff ffb0 	bl	80066a0 <__sinit>
 8006740:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006742:	07db      	lsls	r3, r3, #31
 8006744:	d405      	bmi.n	8006752 <_puts_r+0x22>
 8006746:	89a3      	ldrh	r3, [r4, #12]
 8006748:	0598      	lsls	r0, r3, #22
 800674a:	d402      	bmi.n	8006752 <_puts_r+0x22>
 800674c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800674e:	f000 f880 	bl	8006852 <__retarget_lock_acquire_recursive>
 8006752:	89a3      	ldrh	r3, [r4, #12]
 8006754:	0719      	lsls	r1, r3, #28
 8006756:	d502      	bpl.n	800675e <_puts_r+0x2e>
 8006758:	6923      	ldr	r3, [r4, #16]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d135      	bne.n	80067ca <_puts_r+0x9a>
 800675e:	4621      	mov	r1, r4
 8006760:	4628      	mov	r0, r5
 8006762:	f000 fd2f 	bl	80071c4 <__swsetup_r>
 8006766:	b380      	cbz	r0, 80067ca <_puts_r+0x9a>
 8006768:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800676c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800676e:	07da      	lsls	r2, r3, #31
 8006770:	d405      	bmi.n	800677e <_puts_r+0x4e>
 8006772:	89a3      	ldrh	r3, [r4, #12]
 8006774:	059b      	lsls	r3, r3, #22
 8006776:	d402      	bmi.n	800677e <_puts_r+0x4e>
 8006778:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800677a:	f000 f86b 	bl	8006854 <__retarget_lock_release_recursive>
 800677e:	4628      	mov	r0, r5
 8006780:	bd70      	pop	{r4, r5, r6, pc}
 8006782:	2b00      	cmp	r3, #0
 8006784:	da04      	bge.n	8006790 <_puts_r+0x60>
 8006786:	69a2      	ldr	r2, [r4, #24]
 8006788:	429a      	cmp	r2, r3
 800678a:	dc17      	bgt.n	80067bc <_puts_r+0x8c>
 800678c:	290a      	cmp	r1, #10
 800678e:	d015      	beq.n	80067bc <_puts_r+0x8c>
 8006790:	6823      	ldr	r3, [r4, #0]
 8006792:	1c5a      	adds	r2, r3, #1
 8006794:	6022      	str	r2, [r4, #0]
 8006796:	7019      	strb	r1, [r3, #0]
 8006798:	68a3      	ldr	r3, [r4, #8]
 800679a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800679e:	3b01      	subs	r3, #1
 80067a0:	60a3      	str	r3, [r4, #8]
 80067a2:	2900      	cmp	r1, #0
 80067a4:	d1ed      	bne.n	8006782 <_puts_r+0x52>
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	da11      	bge.n	80067ce <_puts_r+0x9e>
 80067aa:	4622      	mov	r2, r4
 80067ac:	210a      	movs	r1, #10
 80067ae:	4628      	mov	r0, r5
 80067b0:	f000 fcc9 	bl	8007146 <__swbuf_r>
 80067b4:	3001      	adds	r0, #1
 80067b6:	d0d7      	beq.n	8006768 <_puts_r+0x38>
 80067b8:	250a      	movs	r5, #10
 80067ba:	e7d7      	b.n	800676c <_puts_r+0x3c>
 80067bc:	4622      	mov	r2, r4
 80067be:	4628      	mov	r0, r5
 80067c0:	f000 fcc1 	bl	8007146 <__swbuf_r>
 80067c4:	3001      	adds	r0, #1
 80067c6:	d1e7      	bne.n	8006798 <_puts_r+0x68>
 80067c8:	e7ce      	b.n	8006768 <_puts_r+0x38>
 80067ca:	3e01      	subs	r6, #1
 80067cc:	e7e4      	b.n	8006798 <_puts_r+0x68>
 80067ce:	6823      	ldr	r3, [r4, #0]
 80067d0:	1c5a      	adds	r2, r3, #1
 80067d2:	6022      	str	r2, [r4, #0]
 80067d4:	220a      	movs	r2, #10
 80067d6:	701a      	strb	r2, [r3, #0]
 80067d8:	e7ee      	b.n	80067b8 <_puts_r+0x88>
	...

080067dc <puts>:
 80067dc:	4b02      	ldr	r3, [pc, #8]	@ (80067e8 <puts+0xc>)
 80067de:	4601      	mov	r1, r0
 80067e0:	6818      	ldr	r0, [r3, #0]
 80067e2:	f7ff bfa5 	b.w	8006730 <_puts_r>
 80067e6:	bf00      	nop
 80067e8:	20000018 	.word	0x20000018

080067ec <memset>:
 80067ec:	4402      	add	r2, r0
 80067ee:	4603      	mov	r3, r0
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d100      	bne.n	80067f6 <memset+0xa>
 80067f4:	4770      	bx	lr
 80067f6:	f803 1b01 	strb.w	r1, [r3], #1
 80067fa:	e7f9      	b.n	80067f0 <memset+0x4>

080067fc <__errno>:
 80067fc:	4b01      	ldr	r3, [pc, #4]	@ (8006804 <__errno+0x8>)
 80067fe:	6818      	ldr	r0, [r3, #0]
 8006800:	4770      	bx	lr
 8006802:	bf00      	nop
 8006804:	20000018 	.word	0x20000018

08006808 <__libc_init_array>:
 8006808:	b570      	push	{r4, r5, r6, lr}
 800680a:	4d0d      	ldr	r5, [pc, #52]	@ (8006840 <__libc_init_array+0x38>)
 800680c:	4c0d      	ldr	r4, [pc, #52]	@ (8006844 <__libc_init_array+0x3c>)
 800680e:	1b64      	subs	r4, r4, r5
 8006810:	10a4      	asrs	r4, r4, #2
 8006812:	2600      	movs	r6, #0
 8006814:	42a6      	cmp	r6, r4
 8006816:	d109      	bne.n	800682c <__libc_init_array+0x24>
 8006818:	4d0b      	ldr	r5, [pc, #44]	@ (8006848 <__libc_init_array+0x40>)
 800681a:	4c0c      	ldr	r4, [pc, #48]	@ (800684c <__libc_init_array+0x44>)
 800681c:	f000 ff8a 	bl	8007734 <_init>
 8006820:	1b64      	subs	r4, r4, r5
 8006822:	10a4      	asrs	r4, r4, #2
 8006824:	2600      	movs	r6, #0
 8006826:	42a6      	cmp	r6, r4
 8006828:	d105      	bne.n	8006836 <__libc_init_array+0x2e>
 800682a:	bd70      	pop	{r4, r5, r6, pc}
 800682c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006830:	4798      	blx	r3
 8006832:	3601      	adds	r6, #1
 8006834:	e7ee      	b.n	8006814 <__libc_init_array+0xc>
 8006836:	f855 3b04 	ldr.w	r3, [r5], #4
 800683a:	4798      	blx	r3
 800683c:	3601      	adds	r6, #1
 800683e:	e7f2      	b.n	8006826 <__libc_init_array+0x1e>
 8006840:	0800792c 	.word	0x0800792c
 8006844:	0800792c 	.word	0x0800792c
 8006848:	0800792c 	.word	0x0800792c
 800684c:	08007930 	.word	0x08007930

08006850 <__retarget_lock_init_recursive>:
 8006850:	4770      	bx	lr

08006852 <__retarget_lock_acquire_recursive>:
 8006852:	4770      	bx	lr

08006854 <__retarget_lock_release_recursive>:
 8006854:	4770      	bx	lr

08006856 <memcpy>:
 8006856:	440a      	add	r2, r1
 8006858:	4291      	cmp	r1, r2
 800685a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800685e:	d100      	bne.n	8006862 <memcpy+0xc>
 8006860:	4770      	bx	lr
 8006862:	b510      	push	{r4, lr}
 8006864:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006868:	f803 4f01 	strb.w	r4, [r3, #1]!
 800686c:	4291      	cmp	r1, r2
 800686e:	d1f9      	bne.n	8006864 <memcpy+0xe>
 8006870:	bd10      	pop	{r4, pc}

08006872 <__sfputc_r>:
 8006872:	6893      	ldr	r3, [r2, #8]
 8006874:	3b01      	subs	r3, #1
 8006876:	2b00      	cmp	r3, #0
 8006878:	b410      	push	{r4}
 800687a:	6093      	str	r3, [r2, #8]
 800687c:	da08      	bge.n	8006890 <__sfputc_r+0x1e>
 800687e:	6994      	ldr	r4, [r2, #24]
 8006880:	42a3      	cmp	r3, r4
 8006882:	db01      	blt.n	8006888 <__sfputc_r+0x16>
 8006884:	290a      	cmp	r1, #10
 8006886:	d103      	bne.n	8006890 <__sfputc_r+0x1e>
 8006888:	f85d 4b04 	ldr.w	r4, [sp], #4
 800688c:	f000 bc5b 	b.w	8007146 <__swbuf_r>
 8006890:	6813      	ldr	r3, [r2, #0]
 8006892:	1c58      	adds	r0, r3, #1
 8006894:	6010      	str	r0, [r2, #0]
 8006896:	7019      	strb	r1, [r3, #0]
 8006898:	4608      	mov	r0, r1
 800689a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800689e:	4770      	bx	lr

080068a0 <__sfputs_r>:
 80068a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068a2:	4606      	mov	r6, r0
 80068a4:	460f      	mov	r7, r1
 80068a6:	4614      	mov	r4, r2
 80068a8:	18d5      	adds	r5, r2, r3
 80068aa:	42ac      	cmp	r4, r5
 80068ac:	d101      	bne.n	80068b2 <__sfputs_r+0x12>
 80068ae:	2000      	movs	r0, #0
 80068b0:	e007      	b.n	80068c2 <__sfputs_r+0x22>
 80068b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068b6:	463a      	mov	r2, r7
 80068b8:	4630      	mov	r0, r6
 80068ba:	f7ff ffda 	bl	8006872 <__sfputc_r>
 80068be:	1c43      	adds	r3, r0, #1
 80068c0:	d1f3      	bne.n	80068aa <__sfputs_r+0xa>
 80068c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080068c4 <_vfiprintf_r>:
 80068c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068c8:	460d      	mov	r5, r1
 80068ca:	b09d      	sub	sp, #116	@ 0x74
 80068cc:	4614      	mov	r4, r2
 80068ce:	4698      	mov	r8, r3
 80068d0:	4606      	mov	r6, r0
 80068d2:	b118      	cbz	r0, 80068dc <_vfiprintf_r+0x18>
 80068d4:	6a03      	ldr	r3, [r0, #32]
 80068d6:	b90b      	cbnz	r3, 80068dc <_vfiprintf_r+0x18>
 80068d8:	f7ff fee2 	bl	80066a0 <__sinit>
 80068dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80068de:	07d9      	lsls	r1, r3, #31
 80068e0:	d405      	bmi.n	80068ee <_vfiprintf_r+0x2a>
 80068e2:	89ab      	ldrh	r3, [r5, #12]
 80068e4:	059a      	lsls	r2, r3, #22
 80068e6:	d402      	bmi.n	80068ee <_vfiprintf_r+0x2a>
 80068e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80068ea:	f7ff ffb2 	bl	8006852 <__retarget_lock_acquire_recursive>
 80068ee:	89ab      	ldrh	r3, [r5, #12]
 80068f0:	071b      	lsls	r3, r3, #28
 80068f2:	d501      	bpl.n	80068f8 <_vfiprintf_r+0x34>
 80068f4:	692b      	ldr	r3, [r5, #16]
 80068f6:	b99b      	cbnz	r3, 8006920 <_vfiprintf_r+0x5c>
 80068f8:	4629      	mov	r1, r5
 80068fa:	4630      	mov	r0, r6
 80068fc:	f000 fc62 	bl	80071c4 <__swsetup_r>
 8006900:	b170      	cbz	r0, 8006920 <_vfiprintf_r+0x5c>
 8006902:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006904:	07dc      	lsls	r4, r3, #31
 8006906:	d504      	bpl.n	8006912 <_vfiprintf_r+0x4e>
 8006908:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800690c:	b01d      	add	sp, #116	@ 0x74
 800690e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006912:	89ab      	ldrh	r3, [r5, #12]
 8006914:	0598      	lsls	r0, r3, #22
 8006916:	d4f7      	bmi.n	8006908 <_vfiprintf_r+0x44>
 8006918:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800691a:	f7ff ff9b 	bl	8006854 <__retarget_lock_release_recursive>
 800691e:	e7f3      	b.n	8006908 <_vfiprintf_r+0x44>
 8006920:	2300      	movs	r3, #0
 8006922:	9309      	str	r3, [sp, #36]	@ 0x24
 8006924:	2320      	movs	r3, #32
 8006926:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800692a:	f8cd 800c 	str.w	r8, [sp, #12]
 800692e:	2330      	movs	r3, #48	@ 0x30
 8006930:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006ae0 <_vfiprintf_r+0x21c>
 8006934:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006938:	f04f 0901 	mov.w	r9, #1
 800693c:	4623      	mov	r3, r4
 800693e:	469a      	mov	sl, r3
 8006940:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006944:	b10a      	cbz	r2, 800694a <_vfiprintf_r+0x86>
 8006946:	2a25      	cmp	r2, #37	@ 0x25
 8006948:	d1f9      	bne.n	800693e <_vfiprintf_r+0x7a>
 800694a:	ebba 0b04 	subs.w	fp, sl, r4
 800694e:	d00b      	beq.n	8006968 <_vfiprintf_r+0xa4>
 8006950:	465b      	mov	r3, fp
 8006952:	4622      	mov	r2, r4
 8006954:	4629      	mov	r1, r5
 8006956:	4630      	mov	r0, r6
 8006958:	f7ff ffa2 	bl	80068a0 <__sfputs_r>
 800695c:	3001      	adds	r0, #1
 800695e:	f000 80a7 	beq.w	8006ab0 <_vfiprintf_r+0x1ec>
 8006962:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006964:	445a      	add	r2, fp
 8006966:	9209      	str	r2, [sp, #36]	@ 0x24
 8006968:	f89a 3000 	ldrb.w	r3, [sl]
 800696c:	2b00      	cmp	r3, #0
 800696e:	f000 809f 	beq.w	8006ab0 <_vfiprintf_r+0x1ec>
 8006972:	2300      	movs	r3, #0
 8006974:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006978:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800697c:	f10a 0a01 	add.w	sl, sl, #1
 8006980:	9304      	str	r3, [sp, #16]
 8006982:	9307      	str	r3, [sp, #28]
 8006984:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006988:	931a      	str	r3, [sp, #104]	@ 0x68
 800698a:	4654      	mov	r4, sl
 800698c:	2205      	movs	r2, #5
 800698e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006992:	4853      	ldr	r0, [pc, #332]	@ (8006ae0 <_vfiprintf_r+0x21c>)
 8006994:	f7f9 fc3c 	bl	8000210 <memchr>
 8006998:	9a04      	ldr	r2, [sp, #16]
 800699a:	b9d8      	cbnz	r0, 80069d4 <_vfiprintf_r+0x110>
 800699c:	06d1      	lsls	r1, r2, #27
 800699e:	bf44      	itt	mi
 80069a0:	2320      	movmi	r3, #32
 80069a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80069a6:	0713      	lsls	r3, r2, #28
 80069a8:	bf44      	itt	mi
 80069aa:	232b      	movmi	r3, #43	@ 0x2b
 80069ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80069b0:	f89a 3000 	ldrb.w	r3, [sl]
 80069b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80069b6:	d015      	beq.n	80069e4 <_vfiprintf_r+0x120>
 80069b8:	9a07      	ldr	r2, [sp, #28]
 80069ba:	4654      	mov	r4, sl
 80069bc:	2000      	movs	r0, #0
 80069be:	f04f 0c0a 	mov.w	ip, #10
 80069c2:	4621      	mov	r1, r4
 80069c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80069c8:	3b30      	subs	r3, #48	@ 0x30
 80069ca:	2b09      	cmp	r3, #9
 80069cc:	d94b      	bls.n	8006a66 <_vfiprintf_r+0x1a2>
 80069ce:	b1b0      	cbz	r0, 80069fe <_vfiprintf_r+0x13a>
 80069d0:	9207      	str	r2, [sp, #28]
 80069d2:	e014      	b.n	80069fe <_vfiprintf_r+0x13a>
 80069d4:	eba0 0308 	sub.w	r3, r0, r8
 80069d8:	fa09 f303 	lsl.w	r3, r9, r3
 80069dc:	4313      	orrs	r3, r2
 80069de:	9304      	str	r3, [sp, #16]
 80069e0:	46a2      	mov	sl, r4
 80069e2:	e7d2      	b.n	800698a <_vfiprintf_r+0xc6>
 80069e4:	9b03      	ldr	r3, [sp, #12]
 80069e6:	1d19      	adds	r1, r3, #4
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	9103      	str	r1, [sp, #12]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	bfbb      	ittet	lt
 80069f0:	425b      	neglt	r3, r3
 80069f2:	f042 0202 	orrlt.w	r2, r2, #2
 80069f6:	9307      	strge	r3, [sp, #28]
 80069f8:	9307      	strlt	r3, [sp, #28]
 80069fa:	bfb8      	it	lt
 80069fc:	9204      	strlt	r2, [sp, #16]
 80069fe:	7823      	ldrb	r3, [r4, #0]
 8006a00:	2b2e      	cmp	r3, #46	@ 0x2e
 8006a02:	d10a      	bne.n	8006a1a <_vfiprintf_r+0x156>
 8006a04:	7863      	ldrb	r3, [r4, #1]
 8006a06:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a08:	d132      	bne.n	8006a70 <_vfiprintf_r+0x1ac>
 8006a0a:	9b03      	ldr	r3, [sp, #12]
 8006a0c:	1d1a      	adds	r2, r3, #4
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	9203      	str	r2, [sp, #12]
 8006a12:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006a16:	3402      	adds	r4, #2
 8006a18:	9305      	str	r3, [sp, #20]
 8006a1a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006af0 <_vfiprintf_r+0x22c>
 8006a1e:	7821      	ldrb	r1, [r4, #0]
 8006a20:	2203      	movs	r2, #3
 8006a22:	4650      	mov	r0, sl
 8006a24:	f7f9 fbf4 	bl	8000210 <memchr>
 8006a28:	b138      	cbz	r0, 8006a3a <_vfiprintf_r+0x176>
 8006a2a:	9b04      	ldr	r3, [sp, #16]
 8006a2c:	eba0 000a 	sub.w	r0, r0, sl
 8006a30:	2240      	movs	r2, #64	@ 0x40
 8006a32:	4082      	lsls	r2, r0
 8006a34:	4313      	orrs	r3, r2
 8006a36:	3401      	adds	r4, #1
 8006a38:	9304      	str	r3, [sp, #16]
 8006a3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a3e:	4829      	ldr	r0, [pc, #164]	@ (8006ae4 <_vfiprintf_r+0x220>)
 8006a40:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006a44:	2206      	movs	r2, #6
 8006a46:	f7f9 fbe3 	bl	8000210 <memchr>
 8006a4a:	2800      	cmp	r0, #0
 8006a4c:	d03f      	beq.n	8006ace <_vfiprintf_r+0x20a>
 8006a4e:	4b26      	ldr	r3, [pc, #152]	@ (8006ae8 <_vfiprintf_r+0x224>)
 8006a50:	bb1b      	cbnz	r3, 8006a9a <_vfiprintf_r+0x1d6>
 8006a52:	9b03      	ldr	r3, [sp, #12]
 8006a54:	3307      	adds	r3, #7
 8006a56:	f023 0307 	bic.w	r3, r3, #7
 8006a5a:	3308      	adds	r3, #8
 8006a5c:	9303      	str	r3, [sp, #12]
 8006a5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a60:	443b      	add	r3, r7
 8006a62:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a64:	e76a      	b.n	800693c <_vfiprintf_r+0x78>
 8006a66:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a6a:	460c      	mov	r4, r1
 8006a6c:	2001      	movs	r0, #1
 8006a6e:	e7a8      	b.n	80069c2 <_vfiprintf_r+0xfe>
 8006a70:	2300      	movs	r3, #0
 8006a72:	3401      	adds	r4, #1
 8006a74:	9305      	str	r3, [sp, #20]
 8006a76:	4619      	mov	r1, r3
 8006a78:	f04f 0c0a 	mov.w	ip, #10
 8006a7c:	4620      	mov	r0, r4
 8006a7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006a82:	3a30      	subs	r2, #48	@ 0x30
 8006a84:	2a09      	cmp	r2, #9
 8006a86:	d903      	bls.n	8006a90 <_vfiprintf_r+0x1cc>
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d0c6      	beq.n	8006a1a <_vfiprintf_r+0x156>
 8006a8c:	9105      	str	r1, [sp, #20]
 8006a8e:	e7c4      	b.n	8006a1a <_vfiprintf_r+0x156>
 8006a90:	fb0c 2101 	mla	r1, ip, r1, r2
 8006a94:	4604      	mov	r4, r0
 8006a96:	2301      	movs	r3, #1
 8006a98:	e7f0      	b.n	8006a7c <_vfiprintf_r+0x1b8>
 8006a9a:	ab03      	add	r3, sp, #12
 8006a9c:	9300      	str	r3, [sp, #0]
 8006a9e:	462a      	mov	r2, r5
 8006aa0:	4b12      	ldr	r3, [pc, #72]	@ (8006aec <_vfiprintf_r+0x228>)
 8006aa2:	a904      	add	r1, sp, #16
 8006aa4:	4630      	mov	r0, r6
 8006aa6:	f3af 8000 	nop.w
 8006aaa:	4607      	mov	r7, r0
 8006aac:	1c78      	adds	r0, r7, #1
 8006aae:	d1d6      	bne.n	8006a5e <_vfiprintf_r+0x19a>
 8006ab0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006ab2:	07d9      	lsls	r1, r3, #31
 8006ab4:	d405      	bmi.n	8006ac2 <_vfiprintf_r+0x1fe>
 8006ab6:	89ab      	ldrh	r3, [r5, #12]
 8006ab8:	059a      	lsls	r2, r3, #22
 8006aba:	d402      	bmi.n	8006ac2 <_vfiprintf_r+0x1fe>
 8006abc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006abe:	f7ff fec9 	bl	8006854 <__retarget_lock_release_recursive>
 8006ac2:	89ab      	ldrh	r3, [r5, #12]
 8006ac4:	065b      	lsls	r3, r3, #25
 8006ac6:	f53f af1f 	bmi.w	8006908 <_vfiprintf_r+0x44>
 8006aca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006acc:	e71e      	b.n	800690c <_vfiprintf_r+0x48>
 8006ace:	ab03      	add	r3, sp, #12
 8006ad0:	9300      	str	r3, [sp, #0]
 8006ad2:	462a      	mov	r2, r5
 8006ad4:	4b05      	ldr	r3, [pc, #20]	@ (8006aec <_vfiprintf_r+0x228>)
 8006ad6:	a904      	add	r1, sp, #16
 8006ad8:	4630      	mov	r0, r6
 8006ada:	f000 f91b 	bl	8006d14 <_printf_i>
 8006ade:	e7e4      	b.n	8006aaa <_vfiprintf_r+0x1e6>
 8006ae0:	080078f0 	.word	0x080078f0
 8006ae4:	080078fa 	.word	0x080078fa
 8006ae8:	00000000 	.word	0x00000000
 8006aec:	080068a1 	.word	0x080068a1
 8006af0:	080078f6 	.word	0x080078f6

08006af4 <sbrk_aligned>:
 8006af4:	b570      	push	{r4, r5, r6, lr}
 8006af6:	4e0f      	ldr	r6, [pc, #60]	@ (8006b34 <sbrk_aligned+0x40>)
 8006af8:	460c      	mov	r4, r1
 8006afa:	6831      	ldr	r1, [r6, #0]
 8006afc:	4605      	mov	r5, r0
 8006afe:	b911      	cbnz	r1, 8006b06 <sbrk_aligned+0x12>
 8006b00:	f000 fc4c 	bl	800739c <_sbrk_r>
 8006b04:	6030      	str	r0, [r6, #0]
 8006b06:	4621      	mov	r1, r4
 8006b08:	4628      	mov	r0, r5
 8006b0a:	f000 fc47 	bl	800739c <_sbrk_r>
 8006b0e:	1c43      	adds	r3, r0, #1
 8006b10:	d103      	bne.n	8006b1a <sbrk_aligned+0x26>
 8006b12:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006b16:	4620      	mov	r0, r4
 8006b18:	bd70      	pop	{r4, r5, r6, pc}
 8006b1a:	1cc4      	adds	r4, r0, #3
 8006b1c:	f024 0403 	bic.w	r4, r4, #3
 8006b20:	42a0      	cmp	r0, r4
 8006b22:	d0f8      	beq.n	8006b16 <sbrk_aligned+0x22>
 8006b24:	1a21      	subs	r1, r4, r0
 8006b26:	4628      	mov	r0, r5
 8006b28:	f000 fc38 	bl	800739c <_sbrk_r>
 8006b2c:	3001      	adds	r0, #1
 8006b2e:	d1f2      	bne.n	8006b16 <sbrk_aligned+0x22>
 8006b30:	e7ef      	b.n	8006b12 <sbrk_aligned+0x1e>
 8006b32:	bf00      	nop
 8006b34:	20000594 	.word	0x20000594

08006b38 <_malloc_r>:
 8006b38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b3c:	1ccd      	adds	r5, r1, #3
 8006b3e:	f025 0503 	bic.w	r5, r5, #3
 8006b42:	3508      	adds	r5, #8
 8006b44:	2d0c      	cmp	r5, #12
 8006b46:	bf38      	it	cc
 8006b48:	250c      	movcc	r5, #12
 8006b4a:	2d00      	cmp	r5, #0
 8006b4c:	4606      	mov	r6, r0
 8006b4e:	db01      	blt.n	8006b54 <_malloc_r+0x1c>
 8006b50:	42a9      	cmp	r1, r5
 8006b52:	d904      	bls.n	8006b5e <_malloc_r+0x26>
 8006b54:	230c      	movs	r3, #12
 8006b56:	6033      	str	r3, [r6, #0]
 8006b58:	2000      	movs	r0, #0
 8006b5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b5e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006c34 <_malloc_r+0xfc>
 8006b62:	f000 faa1 	bl	80070a8 <__malloc_lock>
 8006b66:	f8d8 3000 	ldr.w	r3, [r8]
 8006b6a:	461c      	mov	r4, r3
 8006b6c:	bb44      	cbnz	r4, 8006bc0 <_malloc_r+0x88>
 8006b6e:	4629      	mov	r1, r5
 8006b70:	4630      	mov	r0, r6
 8006b72:	f7ff ffbf 	bl	8006af4 <sbrk_aligned>
 8006b76:	1c43      	adds	r3, r0, #1
 8006b78:	4604      	mov	r4, r0
 8006b7a:	d158      	bne.n	8006c2e <_malloc_r+0xf6>
 8006b7c:	f8d8 4000 	ldr.w	r4, [r8]
 8006b80:	4627      	mov	r7, r4
 8006b82:	2f00      	cmp	r7, #0
 8006b84:	d143      	bne.n	8006c0e <_malloc_r+0xd6>
 8006b86:	2c00      	cmp	r4, #0
 8006b88:	d04b      	beq.n	8006c22 <_malloc_r+0xea>
 8006b8a:	6823      	ldr	r3, [r4, #0]
 8006b8c:	4639      	mov	r1, r7
 8006b8e:	4630      	mov	r0, r6
 8006b90:	eb04 0903 	add.w	r9, r4, r3
 8006b94:	f000 fc02 	bl	800739c <_sbrk_r>
 8006b98:	4581      	cmp	r9, r0
 8006b9a:	d142      	bne.n	8006c22 <_malloc_r+0xea>
 8006b9c:	6821      	ldr	r1, [r4, #0]
 8006b9e:	1a6d      	subs	r5, r5, r1
 8006ba0:	4629      	mov	r1, r5
 8006ba2:	4630      	mov	r0, r6
 8006ba4:	f7ff ffa6 	bl	8006af4 <sbrk_aligned>
 8006ba8:	3001      	adds	r0, #1
 8006baa:	d03a      	beq.n	8006c22 <_malloc_r+0xea>
 8006bac:	6823      	ldr	r3, [r4, #0]
 8006bae:	442b      	add	r3, r5
 8006bb0:	6023      	str	r3, [r4, #0]
 8006bb2:	f8d8 3000 	ldr.w	r3, [r8]
 8006bb6:	685a      	ldr	r2, [r3, #4]
 8006bb8:	bb62      	cbnz	r2, 8006c14 <_malloc_r+0xdc>
 8006bba:	f8c8 7000 	str.w	r7, [r8]
 8006bbe:	e00f      	b.n	8006be0 <_malloc_r+0xa8>
 8006bc0:	6822      	ldr	r2, [r4, #0]
 8006bc2:	1b52      	subs	r2, r2, r5
 8006bc4:	d420      	bmi.n	8006c08 <_malloc_r+0xd0>
 8006bc6:	2a0b      	cmp	r2, #11
 8006bc8:	d917      	bls.n	8006bfa <_malloc_r+0xc2>
 8006bca:	1961      	adds	r1, r4, r5
 8006bcc:	42a3      	cmp	r3, r4
 8006bce:	6025      	str	r5, [r4, #0]
 8006bd0:	bf18      	it	ne
 8006bd2:	6059      	strne	r1, [r3, #4]
 8006bd4:	6863      	ldr	r3, [r4, #4]
 8006bd6:	bf08      	it	eq
 8006bd8:	f8c8 1000 	streq.w	r1, [r8]
 8006bdc:	5162      	str	r2, [r4, r5]
 8006bde:	604b      	str	r3, [r1, #4]
 8006be0:	4630      	mov	r0, r6
 8006be2:	f000 fa67 	bl	80070b4 <__malloc_unlock>
 8006be6:	f104 000b 	add.w	r0, r4, #11
 8006bea:	1d23      	adds	r3, r4, #4
 8006bec:	f020 0007 	bic.w	r0, r0, #7
 8006bf0:	1ac2      	subs	r2, r0, r3
 8006bf2:	bf1c      	itt	ne
 8006bf4:	1a1b      	subne	r3, r3, r0
 8006bf6:	50a3      	strne	r3, [r4, r2]
 8006bf8:	e7af      	b.n	8006b5a <_malloc_r+0x22>
 8006bfa:	6862      	ldr	r2, [r4, #4]
 8006bfc:	42a3      	cmp	r3, r4
 8006bfe:	bf0c      	ite	eq
 8006c00:	f8c8 2000 	streq.w	r2, [r8]
 8006c04:	605a      	strne	r2, [r3, #4]
 8006c06:	e7eb      	b.n	8006be0 <_malloc_r+0xa8>
 8006c08:	4623      	mov	r3, r4
 8006c0a:	6864      	ldr	r4, [r4, #4]
 8006c0c:	e7ae      	b.n	8006b6c <_malloc_r+0x34>
 8006c0e:	463c      	mov	r4, r7
 8006c10:	687f      	ldr	r7, [r7, #4]
 8006c12:	e7b6      	b.n	8006b82 <_malloc_r+0x4a>
 8006c14:	461a      	mov	r2, r3
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	42a3      	cmp	r3, r4
 8006c1a:	d1fb      	bne.n	8006c14 <_malloc_r+0xdc>
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	6053      	str	r3, [r2, #4]
 8006c20:	e7de      	b.n	8006be0 <_malloc_r+0xa8>
 8006c22:	230c      	movs	r3, #12
 8006c24:	6033      	str	r3, [r6, #0]
 8006c26:	4630      	mov	r0, r6
 8006c28:	f000 fa44 	bl	80070b4 <__malloc_unlock>
 8006c2c:	e794      	b.n	8006b58 <_malloc_r+0x20>
 8006c2e:	6005      	str	r5, [r0, #0]
 8006c30:	e7d6      	b.n	8006be0 <_malloc_r+0xa8>
 8006c32:	bf00      	nop
 8006c34:	20000598 	.word	0x20000598

08006c38 <_printf_common>:
 8006c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c3c:	4616      	mov	r6, r2
 8006c3e:	4698      	mov	r8, r3
 8006c40:	688a      	ldr	r2, [r1, #8]
 8006c42:	690b      	ldr	r3, [r1, #16]
 8006c44:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	bfb8      	it	lt
 8006c4c:	4613      	movlt	r3, r2
 8006c4e:	6033      	str	r3, [r6, #0]
 8006c50:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006c54:	4607      	mov	r7, r0
 8006c56:	460c      	mov	r4, r1
 8006c58:	b10a      	cbz	r2, 8006c5e <_printf_common+0x26>
 8006c5a:	3301      	adds	r3, #1
 8006c5c:	6033      	str	r3, [r6, #0]
 8006c5e:	6823      	ldr	r3, [r4, #0]
 8006c60:	0699      	lsls	r1, r3, #26
 8006c62:	bf42      	ittt	mi
 8006c64:	6833      	ldrmi	r3, [r6, #0]
 8006c66:	3302      	addmi	r3, #2
 8006c68:	6033      	strmi	r3, [r6, #0]
 8006c6a:	6825      	ldr	r5, [r4, #0]
 8006c6c:	f015 0506 	ands.w	r5, r5, #6
 8006c70:	d106      	bne.n	8006c80 <_printf_common+0x48>
 8006c72:	f104 0a19 	add.w	sl, r4, #25
 8006c76:	68e3      	ldr	r3, [r4, #12]
 8006c78:	6832      	ldr	r2, [r6, #0]
 8006c7a:	1a9b      	subs	r3, r3, r2
 8006c7c:	42ab      	cmp	r3, r5
 8006c7e:	dc26      	bgt.n	8006cce <_printf_common+0x96>
 8006c80:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006c84:	6822      	ldr	r2, [r4, #0]
 8006c86:	3b00      	subs	r3, #0
 8006c88:	bf18      	it	ne
 8006c8a:	2301      	movne	r3, #1
 8006c8c:	0692      	lsls	r2, r2, #26
 8006c8e:	d42b      	bmi.n	8006ce8 <_printf_common+0xb0>
 8006c90:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006c94:	4641      	mov	r1, r8
 8006c96:	4638      	mov	r0, r7
 8006c98:	47c8      	blx	r9
 8006c9a:	3001      	adds	r0, #1
 8006c9c:	d01e      	beq.n	8006cdc <_printf_common+0xa4>
 8006c9e:	6823      	ldr	r3, [r4, #0]
 8006ca0:	6922      	ldr	r2, [r4, #16]
 8006ca2:	f003 0306 	and.w	r3, r3, #6
 8006ca6:	2b04      	cmp	r3, #4
 8006ca8:	bf02      	ittt	eq
 8006caa:	68e5      	ldreq	r5, [r4, #12]
 8006cac:	6833      	ldreq	r3, [r6, #0]
 8006cae:	1aed      	subeq	r5, r5, r3
 8006cb0:	68a3      	ldr	r3, [r4, #8]
 8006cb2:	bf0c      	ite	eq
 8006cb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006cb8:	2500      	movne	r5, #0
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	bfc4      	itt	gt
 8006cbe:	1a9b      	subgt	r3, r3, r2
 8006cc0:	18ed      	addgt	r5, r5, r3
 8006cc2:	2600      	movs	r6, #0
 8006cc4:	341a      	adds	r4, #26
 8006cc6:	42b5      	cmp	r5, r6
 8006cc8:	d11a      	bne.n	8006d00 <_printf_common+0xc8>
 8006cca:	2000      	movs	r0, #0
 8006ccc:	e008      	b.n	8006ce0 <_printf_common+0xa8>
 8006cce:	2301      	movs	r3, #1
 8006cd0:	4652      	mov	r2, sl
 8006cd2:	4641      	mov	r1, r8
 8006cd4:	4638      	mov	r0, r7
 8006cd6:	47c8      	blx	r9
 8006cd8:	3001      	adds	r0, #1
 8006cda:	d103      	bne.n	8006ce4 <_printf_common+0xac>
 8006cdc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006ce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ce4:	3501      	adds	r5, #1
 8006ce6:	e7c6      	b.n	8006c76 <_printf_common+0x3e>
 8006ce8:	18e1      	adds	r1, r4, r3
 8006cea:	1c5a      	adds	r2, r3, #1
 8006cec:	2030      	movs	r0, #48	@ 0x30
 8006cee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006cf2:	4422      	add	r2, r4
 8006cf4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006cf8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006cfc:	3302      	adds	r3, #2
 8006cfe:	e7c7      	b.n	8006c90 <_printf_common+0x58>
 8006d00:	2301      	movs	r3, #1
 8006d02:	4622      	mov	r2, r4
 8006d04:	4641      	mov	r1, r8
 8006d06:	4638      	mov	r0, r7
 8006d08:	47c8      	blx	r9
 8006d0a:	3001      	adds	r0, #1
 8006d0c:	d0e6      	beq.n	8006cdc <_printf_common+0xa4>
 8006d0e:	3601      	adds	r6, #1
 8006d10:	e7d9      	b.n	8006cc6 <_printf_common+0x8e>
	...

08006d14 <_printf_i>:
 8006d14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d18:	7e0f      	ldrb	r7, [r1, #24]
 8006d1a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006d1c:	2f78      	cmp	r7, #120	@ 0x78
 8006d1e:	4691      	mov	r9, r2
 8006d20:	4680      	mov	r8, r0
 8006d22:	460c      	mov	r4, r1
 8006d24:	469a      	mov	sl, r3
 8006d26:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006d2a:	d807      	bhi.n	8006d3c <_printf_i+0x28>
 8006d2c:	2f62      	cmp	r7, #98	@ 0x62
 8006d2e:	d80a      	bhi.n	8006d46 <_printf_i+0x32>
 8006d30:	2f00      	cmp	r7, #0
 8006d32:	f000 80d1 	beq.w	8006ed8 <_printf_i+0x1c4>
 8006d36:	2f58      	cmp	r7, #88	@ 0x58
 8006d38:	f000 80b8 	beq.w	8006eac <_printf_i+0x198>
 8006d3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d40:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006d44:	e03a      	b.n	8006dbc <_printf_i+0xa8>
 8006d46:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006d4a:	2b15      	cmp	r3, #21
 8006d4c:	d8f6      	bhi.n	8006d3c <_printf_i+0x28>
 8006d4e:	a101      	add	r1, pc, #4	@ (adr r1, 8006d54 <_printf_i+0x40>)
 8006d50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d54:	08006dad 	.word	0x08006dad
 8006d58:	08006dc1 	.word	0x08006dc1
 8006d5c:	08006d3d 	.word	0x08006d3d
 8006d60:	08006d3d 	.word	0x08006d3d
 8006d64:	08006d3d 	.word	0x08006d3d
 8006d68:	08006d3d 	.word	0x08006d3d
 8006d6c:	08006dc1 	.word	0x08006dc1
 8006d70:	08006d3d 	.word	0x08006d3d
 8006d74:	08006d3d 	.word	0x08006d3d
 8006d78:	08006d3d 	.word	0x08006d3d
 8006d7c:	08006d3d 	.word	0x08006d3d
 8006d80:	08006ebf 	.word	0x08006ebf
 8006d84:	08006deb 	.word	0x08006deb
 8006d88:	08006e79 	.word	0x08006e79
 8006d8c:	08006d3d 	.word	0x08006d3d
 8006d90:	08006d3d 	.word	0x08006d3d
 8006d94:	08006ee1 	.word	0x08006ee1
 8006d98:	08006d3d 	.word	0x08006d3d
 8006d9c:	08006deb 	.word	0x08006deb
 8006da0:	08006d3d 	.word	0x08006d3d
 8006da4:	08006d3d 	.word	0x08006d3d
 8006da8:	08006e81 	.word	0x08006e81
 8006dac:	6833      	ldr	r3, [r6, #0]
 8006dae:	1d1a      	adds	r2, r3, #4
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	6032      	str	r2, [r6, #0]
 8006db4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006db8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	e09c      	b.n	8006efa <_printf_i+0x1e6>
 8006dc0:	6833      	ldr	r3, [r6, #0]
 8006dc2:	6820      	ldr	r0, [r4, #0]
 8006dc4:	1d19      	adds	r1, r3, #4
 8006dc6:	6031      	str	r1, [r6, #0]
 8006dc8:	0606      	lsls	r6, r0, #24
 8006dca:	d501      	bpl.n	8006dd0 <_printf_i+0xbc>
 8006dcc:	681d      	ldr	r5, [r3, #0]
 8006dce:	e003      	b.n	8006dd8 <_printf_i+0xc4>
 8006dd0:	0645      	lsls	r5, r0, #25
 8006dd2:	d5fb      	bpl.n	8006dcc <_printf_i+0xb8>
 8006dd4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006dd8:	2d00      	cmp	r5, #0
 8006dda:	da03      	bge.n	8006de4 <_printf_i+0xd0>
 8006ddc:	232d      	movs	r3, #45	@ 0x2d
 8006dde:	426d      	negs	r5, r5
 8006de0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006de4:	4858      	ldr	r0, [pc, #352]	@ (8006f48 <_printf_i+0x234>)
 8006de6:	230a      	movs	r3, #10
 8006de8:	e011      	b.n	8006e0e <_printf_i+0xfa>
 8006dea:	6821      	ldr	r1, [r4, #0]
 8006dec:	6833      	ldr	r3, [r6, #0]
 8006dee:	0608      	lsls	r0, r1, #24
 8006df0:	f853 5b04 	ldr.w	r5, [r3], #4
 8006df4:	d402      	bmi.n	8006dfc <_printf_i+0xe8>
 8006df6:	0649      	lsls	r1, r1, #25
 8006df8:	bf48      	it	mi
 8006dfa:	b2ad      	uxthmi	r5, r5
 8006dfc:	2f6f      	cmp	r7, #111	@ 0x6f
 8006dfe:	4852      	ldr	r0, [pc, #328]	@ (8006f48 <_printf_i+0x234>)
 8006e00:	6033      	str	r3, [r6, #0]
 8006e02:	bf14      	ite	ne
 8006e04:	230a      	movne	r3, #10
 8006e06:	2308      	moveq	r3, #8
 8006e08:	2100      	movs	r1, #0
 8006e0a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006e0e:	6866      	ldr	r6, [r4, #4]
 8006e10:	60a6      	str	r6, [r4, #8]
 8006e12:	2e00      	cmp	r6, #0
 8006e14:	db05      	blt.n	8006e22 <_printf_i+0x10e>
 8006e16:	6821      	ldr	r1, [r4, #0]
 8006e18:	432e      	orrs	r6, r5
 8006e1a:	f021 0104 	bic.w	r1, r1, #4
 8006e1e:	6021      	str	r1, [r4, #0]
 8006e20:	d04b      	beq.n	8006eba <_printf_i+0x1a6>
 8006e22:	4616      	mov	r6, r2
 8006e24:	fbb5 f1f3 	udiv	r1, r5, r3
 8006e28:	fb03 5711 	mls	r7, r3, r1, r5
 8006e2c:	5dc7      	ldrb	r7, [r0, r7]
 8006e2e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006e32:	462f      	mov	r7, r5
 8006e34:	42bb      	cmp	r3, r7
 8006e36:	460d      	mov	r5, r1
 8006e38:	d9f4      	bls.n	8006e24 <_printf_i+0x110>
 8006e3a:	2b08      	cmp	r3, #8
 8006e3c:	d10b      	bne.n	8006e56 <_printf_i+0x142>
 8006e3e:	6823      	ldr	r3, [r4, #0]
 8006e40:	07df      	lsls	r7, r3, #31
 8006e42:	d508      	bpl.n	8006e56 <_printf_i+0x142>
 8006e44:	6923      	ldr	r3, [r4, #16]
 8006e46:	6861      	ldr	r1, [r4, #4]
 8006e48:	4299      	cmp	r1, r3
 8006e4a:	bfde      	ittt	le
 8006e4c:	2330      	movle	r3, #48	@ 0x30
 8006e4e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006e52:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006e56:	1b92      	subs	r2, r2, r6
 8006e58:	6122      	str	r2, [r4, #16]
 8006e5a:	f8cd a000 	str.w	sl, [sp]
 8006e5e:	464b      	mov	r3, r9
 8006e60:	aa03      	add	r2, sp, #12
 8006e62:	4621      	mov	r1, r4
 8006e64:	4640      	mov	r0, r8
 8006e66:	f7ff fee7 	bl	8006c38 <_printf_common>
 8006e6a:	3001      	adds	r0, #1
 8006e6c:	d14a      	bne.n	8006f04 <_printf_i+0x1f0>
 8006e6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e72:	b004      	add	sp, #16
 8006e74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e78:	6823      	ldr	r3, [r4, #0]
 8006e7a:	f043 0320 	orr.w	r3, r3, #32
 8006e7e:	6023      	str	r3, [r4, #0]
 8006e80:	4832      	ldr	r0, [pc, #200]	@ (8006f4c <_printf_i+0x238>)
 8006e82:	2778      	movs	r7, #120	@ 0x78
 8006e84:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006e88:	6823      	ldr	r3, [r4, #0]
 8006e8a:	6831      	ldr	r1, [r6, #0]
 8006e8c:	061f      	lsls	r7, r3, #24
 8006e8e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006e92:	d402      	bmi.n	8006e9a <_printf_i+0x186>
 8006e94:	065f      	lsls	r7, r3, #25
 8006e96:	bf48      	it	mi
 8006e98:	b2ad      	uxthmi	r5, r5
 8006e9a:	6031      	str	r1, [r6, #0]
 8006e9c:	07d9      	lsls	r1, r3, #31
 8006e9e:	bf44      	itt	mi
 8006ea0:	f043 0320 	orrmi.w	r3, r3, #32
 8006ea4:	6023      	strmi	r3, [r4, #0]
 8006ea6:	b11d      	cbz	r5, 8006eb0 <_printf_i+0x19c>
 8006ea8:	2310      	movs	r3, #16
 8006eaa:	e7ad      	b.n	8006e08 <_printf_i+0xf4>
 8006eac:	4826      	ldr	r0, [pc, #152]	@ (8006f48 <_printf_i+0x234>)
 8006eae:	e7e9      	b.n	8006e84 <_printf_i+0x170>
 8006eb0:	6823      	ldr	r3, [r4, #0]
 8006eb2:	f023 0320 	bic.w	r3, r3, #32
 8006eb6:	6023      	str	r3, [r4, #0]
 8006eb8:	e7f6      	b.n	8006ea8 <_printf_i+0x194>
 8006eba:	4616      	mov	r6, r2
 8006ebc:	e7bd      	b.n	8006e3a <_printf_i+0x126>
 8006ebe:	6833      	ldr	r3, [r6, #0]
 8006ec0:	6825      	ldr	r5, [r4, #0]
 8006ec2:	6961      	ldr	r1, [r4, #20]
 8006ec4:	1d18      	adds	r0, r3, #4
 8006ec6:	6030      	str	r0, [r6, #0]
 8006ec8:	062e      	lsls	r6, r5, #24
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	d501      	bpl.n	8006ed2 <_printf_i+0x1be>
 8006ece:	6019      	str	r1, [r3, #0]
 8006ed0:	e002      	b.n	8006ed8 <_printf_i+0x1c4>
 8006ed2:	0668      	lsls	r0, r5, #25
 8006ed4:	d5fb      	bpl.n	8006ece <_printf_i+0x1ba>
 8006ed6:	8019      	strh	r1, [r3, #0]
 8006ed8:	2300      	movs	r3, #0
 8006eda:	6123      	str	r3, [r4, #16]
 8006edc:	4616      	mov	r6, r2
 8006ede:	e7bc      	b.n	8006e5a <_printf_i+0x146>
 8006ee0:	6833      	ldr	r3, [r6, #0]
 8006ee2:	1d1a      	adds	r2, r3, #4
 8006ee4:	6032      	str	r2, [r6, #0]
 8006ee6:	681e      	ldr	r6, [r3, #0]
 8006ee8:	6862      	ldr	r2, [r4, #4]
 8006eea:	2100      	movs	r1, #0
 8006eec:	4630      	mov	r0, r6
 8006eee:	f7f9 f98f 	bl	8000210 <memchr>
 8006ef2:	b108      	cbz	r0, 8006ef8 <_printf_i+0x1e4>
 8006ef4:	1b80      	subs	r0, r0, r6
 8006ef6:	6060      	str	r0, [r4, #4]
 8006ef8:	6863      	ldr	r3, [r4, #4]
 8006efa:	6123      	str	r3, [r4, #16]
 8006efc:	2300      	movs	r3, #0
 8006efe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f02:	e7aa      	b.n	8006e5a <_printf_i+0x146>
 8006f04:	6923      	ldr	r3, [r4, #16]
 8006f06:	4632      	mov	r2, r6
 8006f08:	4649      	mov	r1, r9
 8006f0a:	4640      	mov	r0, r8
 8006f0c:	47d0      	blx	sl
 8006f0e:	3001      	adds	r0, #1
 8006f10:	d0ad      	beq.n	8006e6e <_printf_i+0x15a>
 8006f12:	6823      	ldr	r3, [r4, #0]
 8006f14:	079b      	lsls	r3, r3, #30
 8006f16:	d413      	bmi.n	8006f40 <_printf_i+0x22c>
 8006f18:	68e0      	ldr	r0, [r4, #12]
 8006f1a:	9b03      	ldr	r3, [sp, #12]
 8006f1c:	4298      	cmp	r0, r3
 8006f1e:	bfb8      	it	lt
 8006f20:	4618      	movlt	r0, r3
 8006f22:	e7a6      	b.n	8006e72 <_printf_i+0x15e>
 8006f24:	2301      	movs	r3, #1
 8006f26:	4632      	mov	r2, r6
 8006f28:	4649      	mov	r1, r9
 8006f2a:	4640      	mov	r0, r8
 8006f2c:	47d0      	blx	sl
 8006f2e:	3001      	adds	r0, #1
 8006f30:	d09d      	beq.n	8006e6e <_printf_i+0x15a>
 8006f32:	3501      	adds	r5, #1
 8006f34:	68e3      	ldr	r3, [r4, #12]
 8006f36:	9903      	ldr	r1, [sp, #12]
 8006f38:	1a5b      	subs	r3, r3, r1
 8006f3a:	42ab      	cmp	r3, r5
 8006f3c:	dcf2      	bgt.n	8006f24 <_printf_i+0x210>
 8006f3e:	e7eb      	b.n	8006f18 <_printf_i+0x204>
 8006f40:	2500      	movs	r5, #0
 8006f42:	f104 0619 	add.w	r6, r4, #25
 8006f46:	e7f5      	b.n	8006f34 <_printf_i+0x220>
 8006f48:	08007901 	.word	0x08007901
 8006f4c:	08007912 	.word	0x08007912

08006f50 <__sflush_r>:
 8006f50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006f54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f58:	0716      	lsls	r6, r2, #28
 8006f5a:	4605      	mov	r5, r0
 8006f5c:	460c      	mov	r4, r1
 8006f5e:	d454      	bmi.n	800700a <__sflush_r+0xba>
 8006f60:	684b      	ldr	r3, [r1, #4]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	dc02      	bgt.n	8006f6c <__sflush_r+0x1c>
 8006f66:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	dd48      	ble.n	8006ffe <__sflush_r+0xae>
 8006f6c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f6e:	2e00      	cmp	r6, #0
 8006f70:	d045      	beq.n	8006ffe <__sflush_r+0xae>
 8006f72:	2300      	movs	r3, #0
 8006f74:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006f78:	682f      	ldr	r7, [r5, #0]
 8006f7a:	6a21      	ldr	r1, [r4, #32]
 8006f7c:	602b      	str	r3, [r5, #0]
 8006f7e:	d030      	beq.n	8006fe2 <__sflush_r+0x92>
 8006f80:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006f82:	89a3      	ldrh	r3, [r4, #12]
 8006f84:	0759      	lsls	r1, r3, #29
 8006f86:	d505      	bpl.n	8006f94 <__sflush_r+0x44>
 8006f88:	6863      	ldr	r3, [r4, #4]
 8006f8a:	1ad2      	subs	r2, r2, r3
 8006f8c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006f8e:	b10b      	cbz	r3, 8006f94 <__sflush_r+0x44>
 8006f90:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006f92:	1ad2      	subs	r2, r2, r3
 8006f94:	2300      	movs	r3, #0
 8006f96:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f98:	6a21      	ldr	r1, [r4, #32]
 8006f9a:	4628      	mov	r0, r5
 8006f9c:	47b0      	blx	r6
 8006f9e:	1c43      	adds	r3, r0, #1
 8006fa0:	89a3      	ldrh	r3, [r4, #12]
 8006fa2:	d106      	bne.n	8006fb2 <__sflush_r+0x62>
 8006fa4:	6829      	ldr	r1, [r5, #0]
 8006fa6:	291d      	cmp	r1, #29
 8006fa8:	d82b      	bhi.n	8007002 <__sflush_r+0xb2>
 8006faa:	4a2a      	ldr	r2, [pc, #168]	@ (8007054 <__sflush_r+0x104>)
 8006fac:	40ca      	lsrs	r2, r1
 8006fae:	07d6      	lsls	r6, r2, #31
 8006fb0:	d527      	bpl.n	8007002 <__sflush_r+0xb2>
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	6062      	str	r2, [r4, #4]
 8006fb6:	04d9      	lsls	r1, r3, #19
 8006fb8:	6922      	ldr	r2, [r4, #16]
 8006fba:	6022      	str	r2, [r4, #0]
 8006fbc:	d504      	bpl.n	8006fc8 <__sflush_r+0x78>
 8006fbe:	1c42      	adds	r2, r0, #1
 8006fc0:	d101      	bne.n	8006fc6 <__sflush_r+0x76>
 8006fc2:	682b      	ldr	r3, [r5, #0]
 8006fc4:	b903      	cbnz	r3, 8006fc8 <__sflush_r+0x78>
 8006fc6:	6560      	str	r0, [r4, #84]	@ 0x54
 8006fc8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006fca:	602f      	str	r7, [r5, #0]
 8006fcc:	b1b9      	cbz	r1, 8006ffe <__sflush_r+0xae>
 8006fce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006fd2:	4299      	cmp	r1, r3
 8006fd4:	d002      	beq.n	8006fdc <__sflush_r+0x8c>
 8006fd6:	4628      	mov	r0, r5
 8006fd8:	f000 fa24 	bl	8007424 <_free_r>
 8006fdc:	2300      	movs	r3, #0
 8006fde:	6363      	str	r3, [r4, #52]	@ 0x34
 8006fe0:	e00d      	b.n	8006ffe <__sflush_r+0xae>
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	4628      	mov	r0, r5
 8006fe6:	47b0      	blx	r6
 8006fe8:	4602      	mov	r2, r0
 8006fea:	1c50      	adds	r0, r2, #1
 8006fec:	d1c9      	bne.n	8006f82 <__sflush_r+0x32>
 8006fee:	682b      	ldr	r3, [r5, #0]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d0c6      	beq.n	8006f82 <__sflush_r+0x32>
 8006ff4:	2b1d      	cmp	r3, #29
 8006ff6:	d001      	beq.n	8006ffc <__sflush_r+0xac>
 8006ff8:	2b16      	cmp	r3, #22
 8006ffa:	d11e      	bne.n	800703a <__sflush_r+0xea>
 8006ffc:	602f      	str	r7, [r5, #0]
 8006ffe:	2000      	movs	r0, #0
 8007000:	e022      	b.n	8007048 <__sflush_r+0xf8>
 8007002:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007006:	b21b      	sxth	r3, r3
 8007008:	e01b      	b.n	8007042 <__sflush_r+0xf2>
 800700a:	690f      	ldr	r7, [r1, #16]
 800700c:	2f00      	cmp	r7, #0
 800700e:	d0f6      	beq.n	8006ffe <__sflush_r+0xae>
 8007010:	0793      	lsls	r3, r2, #30
 8007012:	680e      	ldr	r6, [r1, #0]
 8007014:	bf08      	it	eq
 8007016:	694b      	ldreq	r3, [r1, #20]
 8007018:	600f      	str	r7, [r1, #0]
 800701a:	bf18      	it	ne
 800701c:	2300      	movne	r3, #0
 800701e:	eba6 0807 	sub.w	r8, r6, r7
 8007022:	608b      	str	r3, [r1, #8]
 8007024:	f1b8 0f00 	cmp.w	r8, #0
 8007028:	dde9      	ble.n	8006ffe <__sflush_r+0xae>
 800702a:	6a21      	ldr	r1, [r4, #32]
 800702c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800702e:	4643      	mov	r3, r8
 8007030:	463a      	mov	r2, r7
 8007032:	4628      	mov	r0, r5
 8007034:	47b0      	blx	r6
 8007036:	2800      	cmp	r0, #0
 8007038:	dc08      	bgt.n	800704c <__sflush_r+0xfc>
 800703a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800703e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007042:	81a3      	strh	r3, [r4, #12]
 8007044:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800704c:	4407      	add	r7, r0
 800704e:	eba8 0800 	sub.w	r8, r8, r0
 8007052:	e7e7      	b.n	8007024 <__sflush_r+0xd4>
 8007054:	20400001 	.word	0x20400001

08007058 <_fflush_r>:
 8007058:	b538      	push	{r3, r4, r5, lr}
 800705a:	690b      	ldr	r3, [r1, #16]
 800705c:	4605      	mov	r5, r0
 800705e:	460c      	mov	r4, r1
 8007060:	b913      	cbnz	r3, 8007068 <_fflush_r+0x10>
 8007062:	2500      	movs	r5, #0
 8007064:	4628      	mov	r0, r5
 8007066:	bd38      	pop	{r3, r4, r5, pc}
 8007068:	b118      	cbz	r0, 8007072 <_fflush_r+0x1a>
 800706a:	6a03      	ldr	r3, [r0, #32]
 800706c:	b90b      	cbnz	r3, 8007072 <_fflush_r+0x1a>
 800706e:	f7ff fb17 	bl	80066a0 <__sinit>
 8007072:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d0f3      	beq.n	8007062 <_fflush_r+0xa>
 800707a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800707c:	07d0      	lsls	r0, r2, #31
 800707e:	d404      	bmi.n	800708a <_fflush_r+0x32>
 8007080:	0599      	lsls	r1, r3, #22
 8007082:	d402      	bmi.n	800708a <_fflush_r+0x32>
 8007084:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007086:	f7ff fbe4 	bl	8006852 <__retarget_lock_acquire_recursive>
 800708a:	4628      	mov	r0, r5
 800708c:	4621      	mov	r1, r4
 800708e:	f7ff ff5f 	bl	8006f50 <__sflush_r>
 8007092:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007094:	07da      	lsls	r2, r3, #31
 8007096:	4605      	mov	r5, r0
 8007098:	d4e4      	bmi.n	8007064 <_fflush_r+0xc>
 800709a:	89a3      	ldrh	r3, [r4, #12]
 800709c:	059b      	lsls	r3, r3, #22
 800709e:	d4e1      	bmi.n	8007064 <_fflush_r+0xc>
 80070a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070a2:	f7ff fbd7 	bl	8006854 <__retarget_lock_release_recursive>
 80070a6:	e7dd      	b.n	8007064 <_fflush_r+0xc>

080070a8 <__malloc_lock>:
 80070a8:	4801      	ldr	r0, [pc, #4]	@ (80070b0 <__malloc_lock+0x8>)
 80070aa:	f7ff bbd2 	b.w	8006852 <__retarget_lock_acquire_recursive>
 80070ae:	bf00      	nop
 80070b0:	20000590 	.word	0x20000590

080070b4 <__malloc_unlock>:
 80070b4:	4801      	ldr	r0, [pc, #4]	@ (80070bc <__malloc_unlock+0x8>)
 80070b6:	f7ff bbcd 	b.w	8006854 <__retarget_lock_release_recursive>
 80070ba:	bf00      	nop
 80070bc:	20000590 	.word	0x20000590

080070c0 <__sread>:
 80070c0:	b510      	push	{r4, lr}
 80070c2:	460c      	mov	r4, r1
 80070c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070c8:	f000 f956 	bl	8007378 <_read_r>
 80070cc:	2800      	cmp	r0, #0
 80070ce:	bfab      	itete	ge
 80070d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80070d2:	89a3      	ldrhlt	r3, [r4, #12]
 80070d4:	181b      	addge	r3, r3, r0
 80070d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80070da:	bfac      	ite	ge
 80070dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80070de:	81a3      	strhlt	r3, [r4, #12]
 80070e0:	bd10      	pop	{r4, pc}

080070e2 <__swrite>:
 80070e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070e6:	461f      	mov	r7, r3
 80070e8:	898b      	ldrh	r3, [r1, #12]
 80070ea:	05db      	lsls	r3, r3, #23
 80070ec:	4605      	mov	r5, r0
 80070ee:	460c      	mov	r4, r1
 80070f0:	4616      	mov	r6, r2
 80070f2:	d505      	bpl.n	8007100 <__swrite+0x1e>
 80070f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070f8:	2302      	movs	r3, #2
 80070fa:	2200      	movs	r2, #0
 80070fc:	f000 f92a 	bl	8007354 <_lseek_r>
 8007100:	89a3      	ldrh	r3, [r4, #12]
 8007102:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007106:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800710a:	81a3      	strh	r3, [r4, #12]
 800710c:	4632      	mov	r2, r6
 800710e:	463b      	mov	r3, r7
 8007110:	4628      	mov	r0, r5
 8007112:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007116:	f000 b951 	b.w	80073bc <_write_r>

0800711a <__sseek>:
 800711a:	b510      	push	{r4, lr}
 800711c:	460c      	mov	r4, r1
 800711e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007122:	f000 f917 	bl	8007354 <_lseek_r>
 8007126:	1c43      	adds	r3, r0, #1
 8007128:	89a3      	ldrh	r3, [r4, #12]
 800712a:	bf15      	itete	ne
 800712c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800712e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007132:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007136:	81a3      	strheq	r3, [r4, #12]
 8007138:	bf18      	it	ne
 800713a:	81a3      	strhne	r3, [r4, #12]
 800713c:	bd10      	pop	{r4, pc}

0800713e <__sclose>:
 800713e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007142:	f000 b94d 	b.w	80073e0 <_close_r>

08007146 <__swbuf_r>:
 8007146:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007148:	460e      	mov	r6, r1
 800714a:	4614      	mov	r4, r2
 800714c:	4605      	mov	r5, r0
 800714e:	b118      	cbz	r0, 8007158 <__swbuf_r+0x12>
 8007150:	6a03      	ldr	r3, [r0, #32]
 8007152:	b90b      	cbnz	r3, 8007158 <__swbuf_r+0x12>
 8007154:	f7ff faa4 	bl	80066a0 <__sinit>
 8007158:	69a3      	ldr	r3, [r4, #24]
 800715a:	60a3      	str	r3, [r4, #8]
 800715c:	89a3      	ldrh	r3, [r4, #12]
 800715e:	071a      	lsls	r2, r3, #28
 8007160:	d501      	bpl.n	8007166 <__swbuf_r+0x20>
 8007162:	6923      	ldr	r3, [r4, #16]
 8007164:	b943      	cbnz	r3, 8007178 <__swbuf_r+0x32>
 8007166:	4621      	mov	r1, r4
 8007168:	4628      	mov	r0, r5
 800716a:	f000 f82b 	bl	80071c4 <__swsetup_r>
 800716e:	b118      	cbz	r0, 8007178 <__swbuf_r+0x32>
 8007170:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007174:	4638      	mov	r0, r7
 8007176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007178:	6823      	ldr	r3, [r4, #0]
 800717a:	6922      	ldr	r2, [r4, #16]
 800717c:	1a98      	subs	r0, r3, r2
 800717e:	6963      	ldr	r3, [r4, #20]
 8007180:	b2f6      	uxtb	r6, r6
 8007182:	4283      	cmp	r3, r0
 8007184:	4637      	mov	r7, r6
 8007186:	dc05      	bgt.n	8007194 <__swbuf_r+0x4e>
 8007188:	4621      	mov	r1, r4
 800718a:	4628      	mov	r0, r5
 800718c:	f7ff ff64 	bl	8007058 <_fflush_r>
 8007190:	2800      	cmp	r0, #0
 8007192:	d1ed      	bne.n	8007170 <__swbuf_r+0x2a>
 8007194:	68a3      	ldr	r3, [r4, #8]
 8007196:	3b01      	subs	r3, #1
 8007198:	60a3      	str	r3, [r4, #8]
 800719a:	6823      	ldr	r3, [r4, #0]
 800719c:	1c5a      	adds	r2, r3, #1
 800719e:	6022      	str	r2, [r4, #0]
 80071a0:	701e      	strb	r6, [r3, #0]
 80071a2:	6962      	ldr	r2, [r4, #20]
 80071a4:	1c43      	adds	r3, r0, #1
 80071a6:	429a      	cmp	r2, r3
 80071a8:	d004      	beq.n	80071b4 <__swbuf_r+0x6e>
 80071aa:	89a3      	ldrh	r3, [r4, #12]
 80071ac:	07db      	lsls	r3, r3, #31
 80071ae:	d5e1      	bpl.n	8007174 <__swbuf_r+0x2e>
 80071b0:	2e0a      	cmp	r6, #10
 80071b2:	d1df      	bne.n	8007174 <__swbuf_r+0x2e>
 80071b4:	4621      	mov	r1, r4
 80071b6:	4628      	mov	r0, r5
 80071b8:	f7ff ff4e 	bl	8007058 <_fflush_r>
 80071bc:	2800      	cmp	r0, #0
 80071be:	d0d9      	beq.n	8007174 <__swbuf_r+0x2e>
 80071c0:	e7d6      	b.n	8007170 <__swbuf_r+0x2a>
	...

080071c4 <__swsetup_r>:
 80071c4:	b538      	push	{r3, r4, r5, lr}
 80071c6:	4b29      	ldr	r3, [pc, #164]	@ (800726c <__swsetup_r+0xa8>)
 80071c8:	4605      	mov	r5, r0
 80071ca:	6818      	ldr	r0, [r3, #0]
 80071cc:	460c      	mov	r4, r1
 80071ce:	b118      	cbz	r0, 80071d8 <__swsetup_r+0x14>
 80071d0:	6a03      	ldr	r3, [r0, #32]
 80071d2:	b90b      	cbnz	r3, 80071d8 <__swsetup_r+0x14>
 80071d4:	f7ff fa64 	bl	80066a0 <__sinit>
 80071d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071dc:	0719      	lsls	r1, r3, #28
 80071de:	d422      	bmi.n	8007226 <__swsetup_r+0x62>
 80071e0:	06da      	lsls	r2, r3, #27
 80071e2:	d407      	bmi.n	80071f4 <__swsetup_r+0x30>
 80071e4:	2209      	movs	r2, #9
 80071e6:	602a      	str	r2, [r5, #0]
 80071e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80071ec:	81a3      	strh	r3, [r4, #12]
 80071ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80071f2:	e033      	b.n	800725c <__swsetup_r+0x98>
 80071f4:	0758      	lsls	r0, r3, #29
 80071f6:	d512      	bpl.n	800721e <__swsetup_r+0x5a>
 80071f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80071fa:	b141      	cbz	r1, 800720e <__swsetup_r+0x4a>
 80071fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007200:	4299      	cmp	r1, r3
 8007202:	d002      	beq.n	800720a <__swsetup_r+0x46>
 8007204:	4628      	mov	r0, r5
 8007206:	f000 f90d 	bl	8007424 <_free_r>
 800720a:	2300      	movs	r3, #0
 800720c:	6363      	str	r3, [r4, #52]	@ 0x34
 800720e:	89a3      	ldrh	r3, [r4, #12]
 8007210:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007214:	81a3      	strh	r3, [r4, #12]
 8007216:	2300      	movs	r3, #0
 8007218:	6063      	str	r3, [r4, #4]
 800721a:	6923      	ldr	r3, [r4, #16]
 800721c:	6023      	str	r3, [r4, #0]
 800721e:	89a3      	ldrh	r3, [r4, #12]
 8007220:	f043 0308 	orr.w	r3, r3, #8
 8007224:	81a3      	strh	r3, [r4, #12]
 8007226:	6923      	ldr	r3, [r4, #16]
 8007228:	b94b      	cbnz	r3, 800723e <__swsetup_r+0x7a>
 800722a:	89a3      	ldrh	r3, [r4, #12]
 800722c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007230:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007234:	d003      	beq.n	800723e <__swsetup_r+0x7a>
 8007236:	4621      	mov	r1, r4
 8007238:	4628      	mov	r0, r5
 800723a:	f000 f83f 	bl	80072bc <__smakebuf_r>
 800723e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007242:	f013 0201 	ands.w	r2, r3, #1
 8007246:	d00a      	beq.n	800725e <__swsetup_r+0x9a>
 8007248:	2200      	movs	r2, #0
 800724a:	60a2      	str	r2, [r4, #8]
 800724c:	6962      	ldr	r2, [r4, #20]
 800724e:	4252      	negs	r2, r2
 8007250:	61a2      	str	r2, [r4, #24]
 8007252:	6922      	ldr	r2, [r4, #16]
 8007254:	b942      	cbnz	r2, 8007268 <__swsetup_r+0xa4>
 8007256:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800725a:	d1c5      	bne.n	80071e8 <__swsetup_r+0x24>
 800725c:	bd38      	pop	{r3, r4, r5, pc}
 800725e:	0799      	lsls	r1, r3, #30
 8007260:	bf58      	it	pl
 8007262:	6962      	ldrpl	r2, [r4, #20]
 8007264:	60a2      	str	r2, [r4, #8]
 8007266:	e7f4      	b.n	8007252 <__swsetup_r+0x8e>
 8007268:	2000      	movs	r0, #0
 800726a:	e7f7      	b.n	800725c <__swsetup_r+0x98>
 800726c:	20000018 	.word	0x20000018

08007270 <__swhatbuf_r>:
 8007270:	b570      	push	{r4, r5, r6, lr}
 8007272:	460c      	mov	r4, r1
 8007274:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007278:	2900      	cmp	r1, #0
 800727a:	b096      	sub	sp, #88	@ 0x58
 800727c:	4615      	mov	r5, r2
 800727e:	461e      	mov	r6, r3
 8007280:	da0d      	bge.n	800729e <__swhatbuf_r+0x2e>
 8007282:	89a3      	ldrh	r3, [r4, #12]
 8007284:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007288:	f04f 0100 	mov.w	r1, #0
 800728c:	bf14      	ite	ne
 800728e:	2340      	movne	r3, #64	@ 0x40
 8007290:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007294:	2000      	movs	r0, #0
 8007296:	6031      	str	r1, [r6, #0]
 8007298:	602b      	str	r3, [r5, #0]
 800729a:	b016      	add	sp, #88	@ 0x58
 800729c:	bd70      	pop	{r4, r5, r6, pc}
 800729e:	466a      	mov	r2, sp
 80072a0:	f000 f8ae 	bl	8007400 <_fstat_r>
 80072a4:	2800      	cmp	r0, #0
 80072a6:	dbec      	blt.n	8007282 <__swhatbuf_r+0x12>
 80072a8:	9901      	ldr	r1, [sp, #4]
 80072aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80072ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80072b2:	4259      	negs	r1, r3
 80072b4:	4159      	adcs	r1, r3
 80072b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80072ba:	e7eb      	b.n	8007294 <__swhatbuf_r+0x24>

080072bc <__smakebuf_r>:
 80072bc:	898b      	ldrh	r3, [r1, #12]
 80072be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072c0:	079d      	lsls	r5, r3, #30
 80072c2:	4606      	mov	r6, r0
 80072c4:	460c      	mov	r4, r1
 80072c6:	d507      	bpl.n	80072d8 <__smakebuf_r+0x1c>
 80072c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80072cc:	6023      	str	r3, [r4, #0]
 80072ce:	6123      	str	r3, [r4, #16]
 80072d0:	2301      	movs	r3, #1
 80072d2:	6163      	str	r3, [r4, #20]
 80072d4:	b003      	add	sp, #12
 80072d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072d8:	ab01      	add	r3, sp, #4
 80072da:	466a      	mov	r2, sp
 80072dc:	f7ff ffc8 	bl	8007270 <__swhatbuf_r>
 80072e0:	9f00      	ldr	r7, [sp, #0]
 80072e2:	4605      	mov	r5, r0
 80072e4:	4639      	mov	r1, r7
 80072e6:	4630      	mov	r0, r6
 80072e8:	f7ff fc26 	bl	8006b38 <_malloc_r>
 80072ec:	b948      	cbnz	r0, 8007302 <__smakebuf_r+0x46>
 80072ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072f2:	059a      	lsls	r2, r3, #22
 80072f4:	d4ee      	bmi.n	80072d4 <__smakebuf_r+0x18>
 80072f6:	f023 0303 	bic.w	r3, r3, #3
 80072fa:	f043 0302 	orr.w	r3, r3, #2
 80072fe:	81a3      	strh	r3, [r4, #12]
 8007300:	e7e2      	b.n	80072c8 <__smakebuf_r+0xc>
 8007302:	89a3      	ldrh	r3, [r4, #12]
 8007304:	6020      	str	r0, [r4, #0]
 8007306:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800730a:	81a3      	strh	r3, [r4, #12]
 800730c:	9b01      	ldr	r3, [sp, #4]
 800730e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007312:	b15b      	cbz	r3, 800732c <__smakebuf_r+0x70>
 8007314:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007318:	4630      	mov	r0, r6
 800731a:	f000 f80b 	bl	8007334 <_isatty_r>
 800731e:	b128      	cbz	r0, 800732c <__smakebuf_r+0x70>
 8007320:	89a3      	ldrh	r3, [r4, #12]
 8007322:	f023 0303 	bic.w	r3, r3, #3
 8007326:	f043 0301 	orr.w	r3, r3, #1
 800732a:	81a3      	strh	r3, [r4, #12]
 800732c:	89a3      	ldrh	r3, [r4, #12]
 800732e:	431d      	orrs	r5, r3
 8007330:	81a5      	strh	r5, [r4, #12]
 8007332:	e7cf      	b.n	80072d4 <__smakebuf_r+0x18>

08007334 <_isatty_r>:
 8007334:	b538      	push	{r3, r4, r5, lr}
 8007336:	4d06      	ldr	r5, [pc, #24]	@ (8007350 <_isatty_r+0x1c>)
 8007338:	2300      	movs	r3, #0
 800733a:	4604      	mov	r4, r0
 800733c:	4608      	mov	r0, r1
 800733e:	602b      	str	r3, [r5, #0]
 8007340:	f7fc f8bb 	bl	80034ba <_isatty>
 8007344:	1c43      	adds	r3, r0, #1
 8007346:	d102      	bne.n	800734e <_isatty_r+0x1a>
 8007348:	682b      	ldr	r3, [r5, #0]
 800734a:	b103      	cbz	r3, 800734e <_isatty_r+0x1a>
 800734c:	6023      	str	r3, [r4, #0]
 800734e:	bd38      	pop	{r3, r4, r5, pc}
 8007350:	2000059c 	.word	0x2000059c

08007354 <_lseek_r>:
 8007354:	b538      	push	{r3, r4, r5, lr}
 8007356:	4d07      	ldr	r5, [pc, #28]	@ (8007374 <_lseek_r+0x20>)
 8007358:	4604      	mov	r4, r0
 800735a:	4608      	mov	r0, r1
 800735c:	4611      	mov	r1, r2
 800735e:	2200      	movs	r2, #0
 8007360:	602a      	str	r2, [r5, #0]
 8007362:	461a      	mov	r2, r3
 8007364:	f7fc f8b4 	bl	80034d0 <_lseek>
 8007368:	1c43      	adds	r3, r0, #1
 800736a:	d102      	bne.n	8007372 <_lseek_r+0x1e>
 800736c:	682b      	ldr	r3, [r5, #0]
 800736e:	b103      	cbz	r3, 8007372 <_lseek_r+0x1e>
 8007370:	6023      	str	r3, [r4, #0]
 8007372:	bd38      	pop	{r3, r4, r5, pc}
 8007374:	2000059c 	.word	0x2000059c

08007378 <_read_r>:
 8007378:	b538      	push	{r3, r4, r5, lr}
 800737a:	4d07      	ldr	r5, [pc, #28]	@ (8007398 <_read_r+0x20>)
 800737c:	4604      	mov	r4, r0
 800737e:	4608      	mov	r0, r1
 8007380:	4611      	mov	r1, r2
 8007382:	2200      	movs	r2, #0
 8007384:	602a      	str	r2, [r5, #0]
 8007386:	461a      	mov	r2, r3
 8007388:	f7fc f85e 	bl	8003448 <_read>
 800738c:	1c43      	adds	r3, r0, #1
 800738e:	d102      	bne.n	8007396 <_read_r+0x1e>
 8007390:	682b      	ldr	r3, [r5, #0]
 8007392:	b103      	cbz	r3, 8007396 <_read_r+0x1e>
 8007394:	6023      	str	r3, [r4, #0]
 8007396:	bd38      	pop	{r3, r4, r5, pc}
 8007398:	2000059c 	.word	0x2000059c

0800739c <_sbrk_r>:
 800739c:	b538      	push	{r3, r4, r5, lr}
 800739e:	4d06      	ldr	r5, [pc, #24]	@ (80073b8 <_sbrk_r+0x1c>)
 80073a0:	2300      	movs	r3, #0
 80073a2:	4604      	mov	r4, r0
 80073a4:	4608      	mov	r0, r1
 80073a6:	602b      	str	r3, [r5, #0]
 80073a8:	f7fc f8a0 	bl	80034ec <_sbrk>
 80073ac:	1c43      	adds	r3, r0, #1
 80073ae:	d102      	bne.n	80073b6 <_sbrk_r+0x1a>
 80073b0:	682b      	ldr	r3, [r5, #0]
 80073b2:	b103      	cbz	r3, 80073b6 <_sbrk_r+0x1a>
 80073b4:	6023      	str	r3, [r4, #0]
 80073b6:	bd38      	pop	{r3, r4, r5, pc}
 80073b8:	2000059c 	.word	0x2000059c

080073bc <_write_r>:
 80073bc:	b538      	push	{r3, r4, r5, lr}
 80073be:	4d07      	ldr	r5, [pc, #28]	@ (80073dc <_write_r+0x20>)
 80073c0:	4604      	mov	r4, r0
 80073c2:	4608      	mov	r0, r1
 80073c4:	4611      	mov	r1, r2
 80073c6:	2200      	movs	r2, #0
 80073c8:	602a      	str	r2, [r5, #0]
 80073ca:	461a      	mov	r2, r3
 80073cc:	f7fb fe26 	bl	800301c <_write>
 80073d0:	1c43      	adds	r3, r0, #1
 80073d2:	d102      	bne.n	80073da <_write_r+0x1e>
 80073d4:	682b      	ldr	r3, [r5, #0]
 80073d6:	b103      	cbz	r3, 80073da <_write_r+0x1e>
 80073d8:	6023      	str	r3, [r4, #0]
 80073da:	bd38      	pop	{r3, r4, r5, pc}
 80073dc:	2000059c 	.word	0x2000059c

080073e0 <_close_r>:
 80073e0:	b538      	push	{r3, r4, r5, lr}
 80073e2:	4d06      	ldr	r5, [pc, #24]	@ (80073fc <_close_r+0x1c>)
 80073e4:	2300      	movs	r3, #0
 80073e6:	4604      	mov	r4, r0
 80073e8:	4608      	mov	r0, r1
 80073ea:	602b      	str	r3, [r5, #0]
 80073ec:	f7fc f849 	bl	8003482 <_close>
 80073f0:	1c43      	adds	r3, r0, #1
 80073f2:	d102      	bne.n	80073fa <_close_r+0x1a>
 80073f4:	682b      	ldr	r3, [r5, #0]
 80073f6:	b103      	cbz	r3, 80073fa <_close_r+0x1a>
 80073f8:	6023      	str	r3, [r4, #0]
 80073fa:	bd38      	pop	{r3, r4, r5, pc}
 80073fc:	2000059c 	.word	0x2000059c

08007400 <_fstat_r>:
 8007400:	b538      	push	{r3, r4, r5, lr}
 8007402:	4d07      	ldr	r5, [pc, #28]	@ (8007420 <_fstat_r+0x20>)
 8007404:	2300      	movs	r3, #0
 8007406:	4604      	mov	r4, r0
 8007408:	4608      	mov	r0, r1
 800740a:	4611      	mov	r1, r2
 800740c:	602b      	str	r3, [r5, #0]
 800740e:	f7fc f844 	bl	800349a <_fstat>
 8007412:	1c43      	adds	r3, r0, #1
 8007414:	d102      	bne.n	800741c <_fstat_r+0x1c>
 8007416:	682b      	ldr	r3, [r5, #0]
 8007418:	b103      	cbz	r3, 800741c <_fstat_r+0x1c>
 800741a:	6023      	str	r3, [r4, #0]
 800741c:	bd38      	pop	{r3, r4, r5, pc}
 800741e:	bf00      	nop
 8007420:	2000059c 	.word	0x2000059c

08007424 <_free_r>:
 8007424:	b538      	push	{r3, r4, r5, lr}
 8007426:	4605      	mov	r5, r0
 8007428:	2900      	cmp	r1, #0
 800742a:	d041      	beq.n	80074b0 <_free_r+0x8c>
 800742c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007430:	1f0c      	subs	r4, r1, #4
 8007432:	2b00      	cmp	r3, #0
 8007434:	bfb8      	it	lt
 8007436:	18e4      	addlt	r4, r4, r3
 8007438:	f7ff fe36 	bl	80070a8 <__malloc_lock>
 800743c:	4a1d      	ldr	r2, [pc, #116]	@ (80074b4 <_free_r+0x90>)
 800743e:	6813      	ldr	r3, [r2, #0]
 8007440:	b933      	cbnz	r3, 8007450 <_free_r+0x2c>
 8007442:	6063      	str	r3, [r4, #4]
 8007444:	6014      	str	r4, [r2, #0]
 8007446:	4628      	mov	r0, r5
 8007448:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800744c:	f7ff be32 	b.w	80070b4 <__malloc_unlock>
 8007450:	42a3      	cmp	r3, r4
 8007452:	d908      	bls.n	8007466 <_free_r+0x42>
 8007454:	6820      	ldr	r0, [r4, #0]
 8007456:	1821      	adds	r1, r4, r0
 8007458:	428b      	cmp	r3, r1
 800745a:	bf01      	itttt	eq
 800745c:	6819      	ldreq	r1, [r3, #0]
 800745e:	685b      	ldreq	r3, [r3, #4]
 8007460:	1809      	addeq	r1, r1, r0
 8007462:	6021      	streq	r1, [r4, #0]
 8007464:	e7ed      	b.n	8007442 <_free_r+0x1e>
 8007466:	461a      	mov	r2, r3
 8007468:	685b      	ldr	r3, [r3, #4]
 800746a:	b10b      	cbz	r3, 8007470 <_free_r+0x4c>
 800746c:	42a3      	cmp	r3, r4
 800746e:	d9fa      	bls.n	8007466 <_free_r+0x42>
 8007470:	6811      	ldr	r1, [r2, #0]
 8007472:	1850      	adds	r0, r2, r1
 8007474:	42a0      	cmp	r0, r4
 8007476:	d10b      	bne.n	8007490 <_free_r+0x6c>
 8007478:	6820      	ldr	r0, [r4, #0]
 800747a:	4401      	add	r1, r0
 800747c:	1850      	adds	r0, r2, r1
 800747e:	4283      	cmp	r3, r0
 8007480:	6011      	str	r1, [r2, #0]
 8007482:	d1e0      	bne.n	8007446 <_free_r+0x22>
 8007484:	6818      	ldr	r0, [r3, #0]
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	6053      	str	r3, [r2, #4]
 800748a:	4408      	add	r0, r1
 800748c:	6010      	str	r0, [r2, #0]
 800748e:	e7da      	b.n	8007446 <_free_r+0x22>
 8007490:	d902      	bls.n	8007498 <_free_r+0x74>
 8007492:	230c      	movs	r3, #12
 8007494:	602b      	str	r3, [r5, #0]
 8007496:	e7d6      	b.n	8007446 <_free_r+0x22>
 8007498:	6820      	ldr	r0, [r4, #0]
 800749a:	1821      	adds	r1, r4, r0
 800749c:	428b      	cmp	r3, r1
 800749e:	bf04      	itt	eq
 80074a0:	6819      	ldreq	r1, [r3, #0]
 80074a2:	685b      	ldreq	r3, [r3, #4]
 80074a4:	6063      	str	r3, [r4, #4]
 80074a6:	bf04      	itt	eq
 80074a8:	1809      	addeq	r1, r1, r0
 80074aa:	6021      	streq	r1, [r4, #0]
 80074ac:	6054      	str	r4, [r2, #4]
 80074ae:	e7ca      	b.n	8007446 <_free_r+0x22>
 80074b0:	bd38      	pop	{r3, r4, r5, pc}
 80074b2:	bf00      	nop
 80074b4:	20000598 	.word	0x20000598

080074b8 <ceil>:
 80074b8:	ec51 0b10 	vmov	r0, r1, d0
 80074bc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80074c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074c4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80074c8:	2e13      	cmp	r6, #19
 80074ca:	460c      	mov	r4, r1
 80074cc:	4605      	mov	r5, r0
 80074ce:	4680      	mov	r8, r0
 80074d0:	dc2e      	bgt.n	8007530 <ceil+0x78>
 80074d2:	2e00      	cmp	r6, #0
 80074d4:	da11      	bge.n	80074fa <ceil+0x42>
 80074d6:	a332      	add	r3, pc, #200	@ (adr r3, 80075a0 <ceil+0xe8>)
 80074d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074dc:	f7f8 feee 	bl	80002bc <__adddf3>
 80074e0:	2200      	movs	r2, #0
 80074e2:	2300      	movs	r3, #0
 80074e4:	f7f9 fb30 	bl	8000b48 <__aeabi_dcmpgt>
 80074e8:	b120      	cbz	r0, 80074f4 <ceil+0x3c>
 80074ea:	2c00      	cmp	r4, #0
 80074ec:	db4f      	blt.n	800758e <ceil+0xd6>
 80074ee:	4325      	orrs	r5, r4
 80074f0:	d151      	bne.n	8007596 <ceil+0xde>
 80074f2:	462c      	mov	r4, r5
 80074f4:	4621      	mov	r1, r4
 80074f6:	4628      	mov	r0, r5
 80074f8:	e023      	b.n	8007542 <ceil+0x8a>
 80074fa:	4f2b      	ldr	r7, [pc, #172]	@ (80075a8 <ceil+0xf0>)
 80074fc:	4137      	asrs	r7, r6
 80074fe:	ea01 0307 	and.w	r3, r1, r7
 8007502:	4303      	orrs	r3, r0
 8007504:	d01d      	beq.n	8007542 <ceil+0x8a>
 8007506:	a326      	add	r3, pc, #152	@ (adr r3, 80075a0 <ceil+0xe8>)
 8007508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800750c:	f7f8 fed6 	bl	80002bc <__adddf3>
 8007510:	2200      	movs	r2, #0
 8007512:	2300      	movs	r3, #0
 8007514:	f7f9 fb18 	bl	8000b48 <__aeabi_dcmpgt>
 8007518:	2800      	cmp	r0, #0
 800751a:	d0eb      	beq.n	80074f4 <ceil+0x3c>
 800751c:	2c00      	cmp	r4, #0
 800751e:	bfc2      	ittt	gt
 8007520:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 8007524:	4133      	asrgt	r3, r6
 8007526:	18e4      	addgt	r4, r4, r3
 8007528:	ea24 0407 	bic.w	r4, r4, r7
 800752c:	2500      	movs	r5, #0
 800752e:	e7e1      	b.n	80074f4 <ceil+0x3c>
 8007530:	2e33      	cmp	r6, #51	@ 0x33
 8007532:	dd0a      	ble.n	800754a <ceil+0x92>
 8007534:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8007538:	d103      	bne.n	8007542 <ceil+0x8a>
 800753a:	4602      	mov	r2, r0
 800753c:	460b      	mov	r3, r1
 800753e:	f7f8 febd 	bl	80002bc <__adddf3>
 8007542:	ec41 0b10 	vmov	d0, r0, r1
 8007546:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800754a:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800754e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007552:	40df      	lsrs	r7, r3
 8007554:	4238      	tst	r0, r7
 8007556:	d0f4      	beq.n	8007542 <ceil+0x8a>
 8007558:	a311      	add	r3, pc, #68	@ (adr r3, 80075a0 <ceil+0xe8>)
 800755a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800755e:	f7f8 fead 	bl	80002bc <__adddf3>
 8007562:	2200      	movs	r2, #0
 8007564:	2300      	movs	r3, #0
 8007566:	f7f9 faef 	bl	8000b48 <__aeabi_dcmpgt>
 800756a:	2800      	cmp	r0, #0
 800756c:	d0c2      	beq.n	80074f4 <ceil+0x3c>
 800756e:	2c00      	cmp	r4, #0
 8007570:	dd0a      	ble.n	8007588 <ceil+0xd0>
 8007572:	2e14      	cmp	r6, #20
 8007574:	d101      	bne.n	800757a <ceil+0xc2>
 8007576:	3401      	adds	r4, #1
 8007578:	e006      	b.n	8007588 <ceil+0xd0>
 800757a:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800757e:	2301      	movs	r3, #1
 8007580:	40b3      	lsls	r3, r6
 8007582:	441d      	add	r5, r3
 8007584:	45a8      	cmp	r8, r5
 8007586:	d8f6      	bhi.n	8007576 <ceil+0xbe>
 8007588:	ea25 0507 	bic.w	r5, r5, r7
 800758c:	e7b2      	b.n	80074f4 <ceil+0x3c>
 800758e:	2500      	movs	r5, #0
 8007590:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8007594:	e7ae      	b.n	80074f4 <ceil+0x3c>
 8007596:	4c05      	ldr	r4, [pc, #20]	@ (80075ac <ceil+0xf4>)
 8007598:	2500      	movs	r5, #0
 800759a:	e7ab      	b.n	80074f4 <ceil+0x3c>
 800759c:	f3af 8000 	nop.w
 80075a0:	8800759c 	.word	0x8800759c
 80075a4:	7e37e43c 	.word	0x7e37e43c
 80075a8:	000fffff 	.word	0x000fffff
 80075ac:	3ff00000 	.word	0x3ff00000

080075b0 <floor>:
 80075b0:	ec51 0b10 	vmov	r0, r1, d0
 80075b4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80075b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075bc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80075c0:	2e13      	cmp	r6, #19
 80075c2:	460c      	mov	r4, r1
 80075c4:	4605      	mov	r5, r0
 80075c6:	4680      	mov	r8, r0
 80075c8:	dc34      	bgt.n	8007634 <floor+0x84>
 80075ca:	2e00      	cmp	r6, #0
 80075cc:	da17      	bge.n	80075fe <floor+0x4e>
 80075ce:	a332      	add	r3, pc, #200	@ (adr r3, 8007698 <floor+0xe8>)
 80075d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075d4:	f7f8 fe72 	bl	80002bc <__adddf3>
 80075d8:	2200      	movs	r2, #0
 80075da:	2300      	movs	r3, #0
 80075dc:	f7f9 fab4 	bl	8000b48 <__aeabi_dcmpgt>
 80075e0:	b150      	cbz	r0, 80075f8 <floor+0x48>
 80075e2:	2c00      	cmp	r4, #0
 80075e4:	da55      	bge.n	8007692 <floor+0xe2>
 80075e6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80075ea:	432c      	orrs	r4, r5
 80075ec:	2500      	movs	r5, #0
 80075ee:	42ac      	cmp	r4, r5
 80075f0:	4c2b      	ldr	r4, [pc, #172]	@ (80076a0 <floor+0xf0>)
 80075f2:	bf08      	it	eq
 80075f4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80075f8:	4621      	mov	r1, r4
 80075fa:	4628      	mov	r0, r5
 80075fc:	e023      	b.n	8007646 <floor+0x96>
 80075fe:	4f29      	ldr	r7, [pc, #164]	@ (80076a4 <floor+0xf4>)
 8007600:	4137      	asrs	r7, r6
 8007602:	ea01 0307 	and.w	r3, r1, r7
 8007606:	4303      	orrs	r3, r0
 8007608:	d01d      	beq.n	8007646 <floor+0x96>
 800760a:	a323      	add	r3, pc, #140	@ (adr r3, 8007698 <floor+0xe8>)
 800760c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007610:	f7f8 fe54 	bl	80002bc <__adddf3>
 8007614:	2200      	movs	r2, #0
 8007616:	2300      	movs	r3, #0
 8007618:	f7f9 fa96 	bl	8000b48 <__aeabi_dcmpgt>
 800761c:	2800      	cmp	r0, #0
 800761e:	d0eb      	beq.n	80075f8 <floor+0x48>
 8007620:	2c00      	cmp	r4, #0
 8007622:	bfbe      	ittt	lt
 8007624:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8007628:	4133      	asrlt	r3, r6
 800762a:	18e4      	addlt	r4, r4, r3
 800762c:	ea24 0407 	bic.w	r4, r4, r7
 8007630:	2500      	movs	r5, #0
 8007632:	e7e1      	b.n	80075f8 <floor+0x48>
 8007634:	2e33      	cmp	r6, #51	@ 0x33
 8007636:	dd0a      	ble.n	800764e <floor+0x9e>
 8007638:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800763c:	d103      	bne.n	8007646 <floor+0x96>
 800763e:	4602      	mov	r2, r0
 8007640:	460b      	mov	r3, r1
 8007642:	f7f8 fe3b 	bl	80002bc <__adddf3>
 8007646:	ec41 0b10 	vmov	d0, r0, r1
 800764a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800764e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8007652:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007656:	40df      	lsrs	r7, r3
 8007658:	4207      	tst	r7, r0
 800765a:	d0f4      	beq.n	8007646 <floor+0x96>
 800765c:	a30e      	add	r3, pc, #56	@ (adr r3, 8007698 <floor+0xe8>)
 800765e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007662:	f7f8 fe2b 	bl	80002bc <__adddf3>
 8007666:	2200      	movs	r2, #0
 8007668:	2300      	movs	r3, #0
 800766a:	f7f9 fa6d 	bl	8000b48 <__aeabi_dcmpgt>
 800766e:	2800      	cmp	r0, #0
 8007670:	d0c2      	beq.n	80075f8 <floor+0x48>
 8007672:	2c00      	cmp	r4, #0
 8007674:	da0a      	bge.n	800768c <floor+0xdc>
 8007676:	2e14      	cmp	r6, #20
 8007678:	d101      	bne.n	800767e <floor+0xce>
 800767a:	3401      	adds	r4, #1
 800767c:	e006      	b.n	800768c <floor+0xdc>
 800767e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8007682:	2301      	movs	r3, #1
 8007684:	40b3      	lsls	r3, r6
 8007686:	441d      	add	r5, r3
 8007688:	4545      	cmp	r5, r8
 800768a:	d3f6      	bcc.n	800767a <floor+0xca>
 800768c:	ea25 0507 	bic.w	r5, r5, r7
 8007690:	e7b2      	b.n	80075f8 <floor+0x48>
 8007692:	2500      	movs	r5, #0
 8007694:	462c      	mov	r4, r5
 8007696:	e7af      	b.n	80075f8 <floor+0x48>
 8007698:	8800759c 	.word	0x8800759c
 800769c:	7e37e43c 	.word	0x7e37e43c
 80076a0:	bff00000 	.word	0xbff00000
 80076a4:	000fffff 	.word	0x000fffff

080076a8 <round>:
 80076a8:	ec51 0b10 	vmov	r0, r1, d0
 80076ac:	b570      	push	{r4, r5, r6, lr}
 80076ae:	f3c1 540a 	ubfx	r4, r1, #20, #11
 80076b2:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 80076b6:	2a13      	cmp	r2, #19
 80076b8:	460b      	mov	r3, r1
 80076ba:	4605      	mov	r5, r0
 80076bc:	dc1b      	bgt.n	80076f6 <round+0x4e>
 80076be:	2a00      	cmp	r2, #0
 80076c0:	da0b      	bge.n	80076da <round+0x32>
 80076c2:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 80076c6:	3201      	adds	r2, #1
 80076c8:	bf04      	itt	eq
 80076ca:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 80076ce:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 80076d2:	2200      	movs	r2, #0
 80076d4:	4619      	mov	r1, r3
 80076d6:	4610      	mov	r0, r2
 80076d8:	e015      	b.n	8007706 <round+0x5e>
 80076da:	4c15      	ldr	r4, [pc, #84]	@ (8007730 <round+0x88>)
 80076dc:	4114      	asrs	r4, r2
 80076de:	ea04 0601 	and.w	r6, r4, r1
 80076e2:	4306      	orrs	r6, r0
 80076e4:	d00f      	beq.n	8007706 <round+0x5e>
 80076e6:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 80076ea:	fa41 f202 	asr.w	r2, r1, r2
 80076ee:	4413      	add	r3, r2
 80076f0:	ea23 0304 	bic.w	r3, r3, r4
 80076f4:	e7ed      	b.n	80076d2 <round+0x2a>
 80076f6:	2a33      	cmp	r2, #51	@ 0x33
 80076f8:	dd08      	ble.n	800770c <round+0x64>
 80076fa:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80076fe:	d102      	bne.n	8007706 <round+0x5e>
 8007700:	4602      	mov	r2, r0
 8007702:	f7f8 fddb 	bl	80002bc <__adddf3>
 8007706:	ec41 0b10 	vmov	d0, r0, r1
 800770a:	bd70      	pop	{r4, r5, r6, pc}
 800770c:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 8007710:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007714:	40f4      	lsrs	r4, r6
 8007716:	4204      	tst	r4, r0
 8007718:	d0f5      	beq.n	8007706 <round+0x5e>
 800771a:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800771e:	2201      	movs	r2, #1
 8007720:	408a      	lsls	r2, r1
 8007722:	1952      	adds	r2, r2, r5
 8007724:	bf28      	it	cs
 8007726:	3301      	addcs	r3, #1
 8007728:	ea22 0204 	bic.w	r2, r2, r4
 800772c:	e7d2      	b.n	80076d4 <round+0x2c>
 800772e:	bf00      	nop
 8007730:	000fffff 	.word	0x000fffff

08007734 <_init>:
 8007734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007736:	bf00      	nop
 8007738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800773a:	bc08      	pop	{r3}
 800773c:	469e      	mov	lr, r3
 800773e:	4770      	bx	lr

08007740 <_fini>:
 8007740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007742:	bf00      	nop
 8007744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007746:	bc08      	pop	{r3}
 8007748:	469e      	mov	lr, r3
 800774a:	4770      	bx	lr
