# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../hdl/axi_full_master_v1_0_M00_AXI.v"
verilog xil_defaultlib  "../../../../hdl/axi_full_master_v1_0.v"
verilog xil_defaultlib  "../../../axi_full_master_v1_0_v1_0_project.srcs/sim_1/new/tb_axi_full_master.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
