<link rel="icon" href="https://gs1293.github.io/favicon.ico?v=2"/>

<p align="center">
  <img src="https://avatars.githubusercontent.com/u/10797560" height="auto" width="300" style="border-radius:50%"><br>
</p>

---

# ABOUT

I am experienced in Digital Hardware RTL Design tasks using Verilog HDL.
<p>
  <a href="https://gs1293.github.io/resume/resume.html"> <font size="+2">Resume</font></a> <font size="+2"></font>
</p>

---

# EXPERIENCE

## Lead Engineer
- 5 years experience working as a Hardware Design Enginner at Samsung R&D Institute Delhi.
<p>  
  <a href="https://gs1293.github.io/projects/projects.html"> <font size="+2">Projects</font></a> <font size="+2"></font>
</p>

---

# EDUCATION

| Year        | College/School                       | Degree/Class                                                                         | CGPA/%age                    |
| :----:      | :----:                               | :----:                                                                               | :----:                       |
| 2011 - 2016 | Indian Institute of Technology Delhi | B.Tech in Electrical Engineering & M.Tech in Infomation and Communication Technology | UG - 7.052/10, PG - 7.354/10 |
| 2010        | The Air Force School, Subroto Park   | Senior Secondary Education - XII                                                     | 84%                          |
| 2008        | The Air Force School, Subroto Park   | Secondary Education - X                                                              | 84.67%                       |

---

# SKILLS

|             |       |
| :---:       | :---: |
| Languages   | Verilog, Python, C/C++, Bash, MATLAB |
| EDA Tools   | Cadence (irun, SimVision, IMC Coverage), Ansys (Power Artist)Synopsys (SpyGlass Lint, Design Compiler, VCS, DVE, Verdi) |
| Other Tools | Vim, Git, Latex |

---

# INTERESTS

---

# AWARDS

| Year  | Award |
| :---: | :---: |
| 2020  | Outstanding Performance Award Q3, Samsung R&D Institute India - Delhi |
| 2016  | Young Achiever of the Year Award, Samsung R&D Institute India - Delhi |
| 2015  | All India Rank 6153, GATE, ECE secured this rank among 1,72,714 candidateswas awarded MHRD Scholarship for Engineering Aptitude and T.A. role in Electrical Department Courses |
| 2011  | All India Rank 3273,IIT-JEEsecured this rank among 4,68,240 candidates |
| 2011  | All India Rank 1154,AIEEEsecured this rank among 10,65,100 candidates |

---

<p align="center">
  <b>
  <a href="https://github.com/gs1293"> <font size="-1">Github Profile</font></a>
  </b>
</p>
