{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716440849810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716440849810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 01:07:29 2024 " "Processing started: Thu May 23 01:07:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716440849810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440849810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab3_Verilog_ParkIndicator -c MTran_Lab3_Verilog_ParkIndicator " "Command: quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab3_Verilog_ParkIndicator -c MTran_Lab3_Verilog_ParkIndicator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440849810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716440849997 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716440849997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab3_verilog_parkindicator.v 1 1 " "Found 1 design units, including 1 entities, in source file mtran_lab3_verilog_parkindicator.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab3_Verilog_ParkIndicator " "Found entity 1: MTran_Lab3_Verilog_ParkIndicator" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716440855949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MTran_Lab3_Verilog_ParkIndicator " "Elaborating entity \"MTran_Lab3_Verilog_ParkIndicator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716440855961 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LED_code.data_a 0 MTran_Lab3_Verilog_ParkIndicator.v(7) " "Net \"LED_code.data_a\" at MTran_Lab3_Verilog_ParkIndicator.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716440855963 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LED_code.waddr_a 0 MTran_Lab3_Verilog_ParkIndicator.v(7) " "Net \"LED_code.waddr_a\" at MTran_Lab3_Verilog_ParkIndicator.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716440855963 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LED_code.we_a 0 MTran_Lab3_Verilog_ParkIndicator.v(7) " "Net \"LED_code.we_a\" at MTran_Lab3_Verilog_ParkIndicator.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716440855963 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[0\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[0\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855964 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[1\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[1\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855964 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[2\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[2\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855964 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[3\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[3\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855964 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[4\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[4\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855964 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[5\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[5\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855964 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[6\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[6\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855964 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[7\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[7\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855964 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[8\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[8\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855964 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[9\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[9\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855964 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[10\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[10\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855964 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[11\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[11\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855964 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[12\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[12\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855964 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[13\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[13\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855965 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[14\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[14\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855965 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[15\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[15\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855965 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[16\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[16\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855965 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[17\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[17\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855965 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[18\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[18\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855965 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[19\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[19\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855965 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[20\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[20\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855965 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[21\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[21\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855965 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[22\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[22\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855965 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[23\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[23\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855965 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[24\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[24\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855965 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[25\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[25\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855965 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[26\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[26\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855965 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[27\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[27\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855965 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[28\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[28\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855965 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[29\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[29\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855965 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[30\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[30\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855965 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_slot\[31\] MTran_Lab3_Verilog_ParkIndicator.v(38) " "Inferred latch for \"free_slot\[31\]\" at MTran_Lab3_Verilog_ParkIndicator.v(38)" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440855965 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LED_code " "RAM logic \"LED_code\" is uninferred due to inappropriate RAM size" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "LED_code" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1716440856148 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1716440856148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "free_slot\[0\]_502 " "Latch free_slot\[0\]_502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716440856238 ""}  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716440856238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "free_slot\[1\]_518 " "Latch free_slot\[1\]_518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716440856238 ""}  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716440856238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "free_slot\[2\]_534 " "Latch free_slot\[2\]_534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716440856238 ""}  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716440856238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "free_slot\[3\]_550 " "Latch free_slot\[3\]_550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716440856238 ""}  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716440856238 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716440856322 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716440856523 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716440856523 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716440856538 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716440856538 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716440856538 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716440856538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716440856545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 01:07:36 2024 " "Processing ended: Thu May 23 01:07:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716440856545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716440856545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716440856545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716440856545 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1716440857438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716440857438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 01:07:37 2024 " "Processing started: Thu May 23 01:07:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716440857438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1716440857438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MTran_Lab3_Verilog_ParkIndicator -c MTran_Lab3_Verilog_ParkIndicator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MTran_Lab3_Verilog_ParkIndicator -c MTran_Lab3_Verilog_ParkIndicator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1716440857438 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1716440857479 ""}
{ "Info" "0" "" "Project  = MTran_Lab3_Verilog_ParkIndicator" {  } {  } 0 0 "Project  = MTran_Lab3_Verilog_ParkIndicator" 0 0 "Fitter" 0 0 1716440857479 ""}
{ "Info" "0" "" "Revision = MTran_Lab3_Verilog_ParkIndicator" {  } {  } 0 0 "Revision = MTran_Lab3_Verilog_ParkIndicator" 0 0 "Fitter" 0 0 1716440857479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716440857554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716440857555 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MTran_Lab3_Verilog_ParkIndicator 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MTran_Lab3_Verilog_ParkIndicator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716440857559 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716440857593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716440857593 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716440857852 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1716440857863 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716440857904 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1716440863860 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716440863872 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716440863873 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716440863873 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716440863873 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1716440863874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1716440863874 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716440863874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716440863874 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1716440863874 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716440863874 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716440863884 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1716440868088 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MTran_Lab3_Verilog_ParkIndicator.sdc " "Synopsys Design Constraints File file not found: 'MTran_Lab3_Verilog_ParkIndicator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1716440868088 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1716440868088 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1716440868089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1716440868089 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1716440868089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716440868093 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1716440868147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716440870952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716440874013 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716440874919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716440874919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716440875314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1716440877495 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716440877495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1716440877835 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716440877835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716440877838 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1716440878365 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716440878388 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716440878597 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716440878597 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716440878799 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716440880761 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/output_files/MTran_Lab3_Verilog_ParkIndicator.fit.smsg " "Generated suppressed messages file D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/output_files/MTran_Lab3_Verilog_ParkIndicator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716440880944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7033 " "Peak virtual memory: 7033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716440881174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 01:08:01 2024 " "Processing ended: Thu May 23 01:08:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716440881174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716440881174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716440881174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716440881174 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1716440882041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716440882041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 01:08:01 2024 " "Processing started: Thu May 23 01:08:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716440882041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1716440882041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MTran_Lab3_Verilog_ParkIndicator -c MTran_Lab3_Verilog_ParkIndicator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MTran_Lab3_Verilog_ParkIndicator -c MTran_Lab3_Verilog_ParkIndicator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1716440882041 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1716440882433 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1716440885278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716440885542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 01:08:05 2024 " "Processing ended: Thu May 23 01:08:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716440885542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716440885542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716440885542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1716440885542 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1716440886132 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1716440886434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716440886434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 01:08:06 2024 " "Processing started: Thu May 23 01:08:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716440886434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1716440886434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MTran_Lab3_Verilog_ParkIndicator -c MTran_Lab3_Verilog_ParkIndicator " "Command: quartus_sta MTran_Lab3_Verilog_ParkIndicator -c MTran_Lab3_Verilog_ParkIndicator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1716440886434 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1716440886480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1716440886762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1716440886762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716440886796 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716440886796 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1716440887127 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MTran_Lab3_Verilog_ParkIndicator.sdc " "Synopsys Design Constraints File file not found: 'MTran_Lab3_Verilog_ParkIndicator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1716440887143 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1716440887144 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[0\] SW\[0\] " "create_clock -period 1.000 -name SW\[0\] SW\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716440887144 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716440887144 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1716440887144 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716440887144 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1716440887145 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716440887149 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716440887157 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716440887157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.559 " "Worst-case setup slack is -3.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440887158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440887158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.559             -10.246 SW\[0\]  " "   -3.559             -10.246 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440887158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716440887158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.488 " "Worst-case hold slack is 1.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440887159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440887159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.488               0.000 SW\[0\]  " "    1.488               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440887159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716440887159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716440887161 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716440887163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.338 " "Worst-case minimum pulse width slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440887164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440887164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 SW\[0\]  " "    0.338               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440887164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716440887164 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716440887171 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716440887193 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716440887565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716440887587 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716440887593 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716440887593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.440 " "Worst-case setup slack is -3.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440887594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440887594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.440              -9.894 SW\[0\]  " "   -3.440              -9.894 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440887594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716440887594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.241 " "Worst-case hold slack is 1.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440887596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440887596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.241               0.000 SW\[0\]  " "    1.241               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440887596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716440887596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716440887597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716440887599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.326 " "Worst-case minimum pulse width slack is 0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440887600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440887600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 SW\[0\]  " "    0.326               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440887600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716440887600 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716440887607 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716440887696 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716440887985 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716440888009 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716440888010 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716440888010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.439 " "Worst-case setup slack is -2.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440888011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440888011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.439              -6.896 SW\[0\]  " "   -2.439              -6.896 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440888011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716440888011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.921 " "Worst-case hold slack is 0.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440888013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440888013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.921               0.000 SW\[0\]  " "    0.921               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440888013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716440888013 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716440888015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716440888016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.041 " "Worst-case minimum pulse width slack is 0.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440888017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440888017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041               0.000 SW\[0\]  " "    0.041               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440888017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716440888017 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716440888024 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716440888106 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716440888107 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716440888107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.190 " "Worst-case setup slack is -2.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440888108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440888108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.190              -6.202 SW\[0\]  " "   -2.190              -6.202 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440888108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716440888108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.719 " "Worst-case hold slack is 0.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440888110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440888110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.719               0.000 SW\[0\]  " "    0.719               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440888110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716440888110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716440888112 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716440888114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.033 " "Worst-case minimum pulse width slack is 0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440888115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440888115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 SW\[0\]  " "    0.033               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716440888115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716440888115 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716440888940 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716440888940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5180 " "Peak virtual memory: 5180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716440888968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 01:08:08 2024 " "Processing ended: Thu May 23 01:08:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716440888968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716440888968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716440888968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716440888968 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1716440889847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716440889847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 01:08:09 2024 " "Processing started: Thu May 23 01:08:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716440889847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1716440889847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MTran_Lab3_Verilog_ParkIndicator -c MTran_Lab3_Verilog_ParkIndicator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MTran_Lab3_Verilog_ParkIndicator -c MTran_Lab3_Verilog_ParkIndicator" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1716440889847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1716440890302 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MTran_Lab3_Verilog_ParkIndicator.vo D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/simulation/questa/ simulation " "Generated file MTran_Lab3_Verilog_ParkIndicator.vo in folder \"D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1716440890327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716440890348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 01:08:10 2024 " "Processing ended: Thu May 23 01:08:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716440890348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716440890348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716440890348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1716440890348 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus Prime Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1716440890938 ""}
