{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1636106889147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1636106889147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 05 18:08:09 2021 " "Processing started: Fri Nov 05 18:08:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1636106889147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1636106889147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off generic_shift_register_8bit_ex -c generic_shift_register_8bit_ex " "Command: quartus_map --read_settings_files=on --write_settings_files=off generic_shift_register_8bit_ex -c generic_shift_register_8bit_ex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1636106889147 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1636106889445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_shift_register_8bit_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic_shift_register_8bit_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_shift_register_8bit_ex-sft_reg " "Found design unit 1: generic_shift_register_8bit_ex-sft_reg" {  } { { "generic_shift_register_8bit_ex.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/generic_shift_register_8bit_ex/generic_shift_register_8bit_ex.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636106889775 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_shift_register_8bit_ex " "Found entity 1: generic_shift_register_8bit_ex" {  } { { "generic_shift_register_8bit_ex.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/generic_shift_register_8bit_ex/generic_shift_register_8bit_ex.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636106889775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636106889775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lr_register_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lr_register_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lr_register_1bit-lr_register_1bit " "Found design unit 1: lr_register_1bit-lr_register_1bit" {  } { { "lr_register_1bit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/generic_shift_register_8bit_ex/lr_register_1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636106889775 ""} { "Info" "ISGN_ENTITY_NAME" "1 lr_register_1bit " "Found entity 1: lr_register_1bit" {  } { { "lr_register_1bit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/generic_shift_register_8bit_ex/lr_register_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636106889775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636106889775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic_shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_shift_register-lr_sft " "Found design unit 1: generic_shift_register-lr_sft" {  } { { "generic_shift_register.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/generic_shift_register_8bit_ex/generic_shift_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636106889775 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_shift_register " "Found entity 1: generic_shift_register" {  } { { "generic_shift_register.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/generic_shift_register_8bit_ex/generic_shift_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636106889775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636106889775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "generic_shift_register_8bit_ex " "Elaborating entity \"generic_shift_register_8bit_ex\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1636106889807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_shift_register generic_shift_register:sft_reg_1 " "Elaborating entity \"generic_shift_register\" for hierarchy \"generic_shift_register:sft_reg_1\"" {  } { { "generic_shift_register_8bit_ex.vhd" "sft_reg_1" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/generic_shift_register_8bit_ex/generic_shift_register_8bit_ex.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636106889807 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\DFFs:0:D0:DA lr_resister_1bit " "Node instance \"\\DFFs:0:D0:DA\" instantiates undefined entity \"lr_resister_1bit\"" {  } { { "generic_shift_register.vhd" "\\DFFs:0:D0:DA" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/generic_shift_register_8bit_ex/generic_shift_register.vhd" 32 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636106889918 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\DFFs:1:Dx:DA lr_resister_1bit " "Node instance \"\\DFFs:1:Dx:DA\" instantiates undefined entity \"lr_resister_1bit\"" {  } { { "generic_shift_register.vhd" "\\DFFs:1:Dx:DA" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/generic_shift_register_8bit_ex/generic_shift_register.vhd" 36 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636106889918 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\DFFs:2:Dx:DA lr_resister_1bit " "Node instance \"\\DFFs:2:Dx:DA\" instantiates undefined entity \"lr_resister_1bit\"" {  } { { "generic_shift_register.vhd" "\\DFFs:2:Dx:DA" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/generic_shift_register_8bit_ex/generic_shift_register.vhd" 36 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636106889918 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\DFFs:3:Dx:DA lr_resister_1bit " "Node instance \"\\DFFs:3:Dx:DA\" instantiates undefined entity \"lr_resister_1bit\"" {  } { { "generic_shift_register.vhd" "\\DFFs:3:Dx:DA" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/generic_shift_register_8bit_ex/generic_shift_register.vhd" 36 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636106889918 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\DFFs:4:Dx:DA lr_resister_1bit " "Node instance \"\\DFFs:4:Dx:DA\" instantiates undefined entity \"lr_resister_1bit\"" {  } { { "generic_shift_register.vhd" "\\DFFs:4:Dx:DA" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/generic_shift_register_8bit_ex/generic_shift_register.vhd" 36 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636106889918 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\DFFs:5:Dx:DA lr_resister_1bit " "Node instance \"\\DFFs:5:Dx:DA\" instantiates undefined entity \"lr_resister_1bit\"" {  } { { "generic_shift_register.vhd" "\\DFFs:5:Dx:DA" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/generic_shift_register_8bit_ex/generic_shift_register.vhd" 36 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636106889918 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\DFFs:6:Dx:DA lr_resister_1bit " "Node instance \"\\DFFs:6:Dx:DA\" instantiates undefined entity \"lr_resister_1bit\"" {  } { { "generic_shift_register.vhd" "\\DFFs:6:Dx:DA" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/generic_shift_register_8bit_ex/generic_shift_register.vhd" 36 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636106889918 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\DFFs:7:De:DA lr_resister_1bit " "Node instance \"\\DFFs:7:De:DA\" instantiates undefined entity \"lr_resister_1bit\"" {  } { { "generic_shift_register.vhd" "\\DFFs:7:De:DA" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/generic_shift_register_8bit_ex/generic_shift_register.vhd" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636106889918 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636106890043 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 05 18:08:10 2021 " "Processing ended: Fri Nov 05 18:08:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636106890043 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636106890043 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636106890043 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1636106890043 ""}
