
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19080 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 770.117 ; gain = 233.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/Top.vhd:17]
INFO: [Synth 8-3491] module 'vga_sync' declared at 'C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/vga_sync.vhd:5' bound to instance 'vga' of component 'vga_sync' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/Top.vhd:37]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/vga_sync.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (1#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/vga_sync.vhd:18]
INFO: [Synth 8-3491] module 'board' declared at 'C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/board.vhd:6' bound to instance 'spelbord' of component 'board' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/Top.vhd:44]
INFO: [Synth 8-638] synthesizing module 'board' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/board.vhd:21]
INFO: [Synth 8-638] synthesizing module '\cell ' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/cell.vhd:28]
	Parameter POS_X bound to: 100 - type: integer 
	Parameter POS_Y bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\cell ' (2#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/cell.vhd:28]
INFO: [Synth 8-638] synthesizing module 'cell__parameterized0' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/cell.vhd:28]
	Parameter POS_X bound to: 247 - type: integer 
	Parameter POS_Y bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cell__parameterized0' (2#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/cell.vhd:28]
INFO: [Synth 8-638] synthesizing module 'cell__parameterized1' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/cell.vhd:28]
	Parameter POS_X bound to: 394 - type: integer 
	Parameter POS_Y bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cell__parameterized1' (2#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/cell.vhd:28]
INFO: [Synth 8-638] synthesizing module 'cell__parameterized2' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/cell.vhd:28]
	Parameter POS_X bound to: 100 - type: integer 
	Parameter POS_Y bound to: 167 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cell__parameterized2' (2#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/cell.vhd:28]
INFO: [Synth 8-638] synthesizing module 'cell__parameterized3' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/cell.vhd:28]
	Parameter POS_X bound to: 247 - type: integer 
	Parameter POS_Y bound to: 167 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cell__parameterized3' (2#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/cell.vhd:28]
INFO: [Synth 8-638] synthesizing module 'cell__parameterized4' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/cell.vhd:28]
	Parameter POS_X bound to: 394 - type: integer 
	Parameter POS_Y bound to: 167 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cell__parameterized4' (2#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/cell.vhd:28]
INFO: [Synth 8-638] synthesizing module 'cell__parameterized5' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/cell.vhd:28]
	Parameter POS_X bound to: 100 - type: integer 
	Parameter POS_Y bound to: 314 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cell__parameterized5' (2#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/cell.vhd:28]
INFO: [Synth 8-638] synthesizing module 'cell__parameterized6' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/cell.vhd:28]
	Parameter POS_X bound to: 247 - type: integer 
	Parameter POS_Y bound to: 314 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cell__parameterized6' (2#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/cell.vhd:28]
INFO: [Synth 8-638] synthesizing module 'cell__parameterized7' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/cell.vhd:28]
	Parameter POS_X bound to: 394 - type: integer 
	Parameter POS_Y bound to: 314 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cell__parameterized7' (2#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/cell.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'board' (3#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/board.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.srcs/sources_1/new/Top.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 843.496 ; gain = 307.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 843.496 ; gain = 307.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 843.496 ; gain = 307.316
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 843.496 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vande/Documents/0AP25_26/DSD/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/vande/Documents/0AP25_26/DSD/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vande/Documents/0AP25_26/DSD/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 950.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 950.613 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 950.613 ; gain = 414.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 950.613 ; gain = 414.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 950.613 ; gain = 414.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 950.613 ; gain = 414.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 18    
	   2 Input     32 Bit       Adders := 18    
	   2 Input     31 Bit       Adders := 18    
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 18    
	   5 Input     12 Bit        Muxes := 9     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 27    
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module cell 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module cell__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module cell__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module cell__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module cell__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module cell__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module cell__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module cell__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module cell__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module board 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spelbord/\gen_cells[0].cell_i/state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spelbord/\gen_cells[1].cell_i/state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spelbord/\gen_cells[2].cell_i/state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spelbord/\gen_cells[3].cell_i/state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spelbord/\gen_cells[4].cell_i/state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spelbord/\gen_cells[5].cell_i/state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spelbord/\gen_cells[6].cell_i/state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spelbord/\gen_cells[7].cell_i/state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spelbord/\gen_cells[8].cell_i/state_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 950.613 ; gain = 414.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 950.613 ; gain = 414.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 950.613 ; gain = 414.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 955.582 ; gain = 419.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 960.355 ; gain = 424.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 960.355 ; gain = 424.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 960.355 ; gain = 424.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 960.355 ; gain = 424.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 960.355 ; gain = 424.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 960.355 ; gain = 424.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   410|
|3     |LUT1   |   341|
|4     |LUT2   |   393|
|5     |LUT3   |   286|
|6     |LUT4   |   373|
|7     |LUT5   |   352|
|8     |LUT6   |   177|
|9     |FDCE   |    39|
|10    |IBUF   |    12|
|11    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+---------------------+------+
|      |Instance                  |Module               |Cells |
+------+--------------------------+---------------------+------+
|1     |top                       |                     |  2398|
|2     |  spelbord                |board                |   686|
|3     |    \gen_cells[0].cell_i  |\cell                |    88|
|4     |    \gen_cells[1].cell_i  |cell__parameterized0 |    92|
|5     |    \gen_cells[2].cell_i  |cell__parameterized1 |    90|
|6     |    \gen_cells[3].cell_i  |cell__parameterized2 |    56|
|7     |    \gen_cells[4].cell_i  |cell__parameterized3 |    56|
|8     |    \gen_cells[5].cell_i  |cell__parameterized4 |    90|
|9     |    \gen_cells[6].cell_i  |cell__parameterized5 |    58|
|10    |    \gen_cells[7].cell_i  |cell__parameterized6 |    58|
|11    |    \gen_cells[8].cell_i  |cell__parameterized7 |    98|
|12    |  vga                     |vga_sync             |  1685|
+------+--------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 960.355 ; gain = 424.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 960.355 ; gain = 317.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 960.355 ; gain = 424.176
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 960.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 410 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 966.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 966.684 ; gain = 668.457
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 966.684 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/modules/modules.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 17 15:37:08 2025...
