#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1174020 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11b68a0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1172350 .functor NOT 1, L_0x11ea0f0, C4<0>, C4<0>, C4<0>;
L_0x11e9e00 .functor XOR 8, L_0x11e9ba0, L_0x11e9d60, C4<00000000>, C4<00000000>;
L_0x11e9fe0 .functor XOR 8, L_0x11e9e00, L_0x11e9f10, C4<00000000>, C4<00000000>;
v0x11e7780_0 .net *"_ivl_10", 7 0, L_0x11e9f10;  1 drivers
v0x11e7880_0 .net *"_ivl_12", 7 0, L_0x11e9fe0;  1 drivers
v0x11e7960_0 .net *"_ivl_2", 7 0, L_0x11e9b00;  1 drivers
v0x11e7a20_0 .net *"_ivl_4", 7 0, L_0x11e9ba0;  1 drivers
v0x11e7b00_0 .net *"_ivl_6", 7 0, L_0x11e9d60;  1 drivers
v0x11e7c30_0 .net *"_ivl_8", 7 0, L_0x11e9e00;  1 drivers
v0x11e7d10_0 .net "areset", 0 0, L_0x1172760;  1 drivers
v0x11e7db0_0 .var "clk", 0 0;
v0x11e7e50_0 .net "predict_history_dut", 6 0, v0x11e69a0_0;  1 drivers
v0x11e7fa0_0 .net "predict_history_ref", 6 0, L_0x11e9970;  1 drivers
v0x11e8040_0 .net "predict_pc", 6 0, L_0x11e8c00;  1 drivers
v0x11e80e0_0 .net "predict_taken_dut", 0 0, v0x11e6c70_0;  1 drivers
v0x11e8180_0 .net "predict_taken_ref", 0 0, L_0x11e97b0;  1 drivers
v0x11e8220_0 .net "predict_valid", 0 0, v0x11e3f50_0;  1 drivers
v0x11e82c0_0 .var/2u "stats1", 223 0;
v0x11e8360_0 .var/2u "strobe", 0 0;
v0x11e8420_0 .net "tb_match", 0 0, L_0x11ea0f0;  1 drivers
v0x11e85d0_0 .net "tb_mismatch", 0 0, L_0x1172350;  1 drivers
v0x11e8670_0 .net "train_history", 6 0, L_0x11e91b0;  1 drivers
v0x11e8730_0 .net "train_mispredicted", 0 0, L_0x11e9050;  1 drivers
v0x11e87d0_0 .net "train_pc", 6 0, L_0x11e9340;  1 drivers
v0x11e8890_0 .net "train_taken", 0 0, L_0x11e8e30;  1 drivers
v0x11e8930_0 .net "train_valid", 0 0, v0x11e48d0_0;  1 drivers
v0x11e89d0_0 .net "wavedrom_enable", 0 0, v0x11e49a0_0;  1 drivers
v0x11e8a70_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x11e4a40_0;  1 drivers
v0x11e8b10_0 .net "wavedrom_title", 511 0, v0x11e4b20_0;  1 drivers
L_0x11e9b00 .concat [ 7 1 0 0], L_0x11e9970, L_0x11e97b0;
L_0x11e9ba0 .concat [ 7 1 0 0], L_0x11e9970, L_0x11e97b0;
L_0x11e9d60 .concat [ 7 1 0 0], v0x11e69a0_0, v0x11e6c70_0;
L_0x11e9f10 .concat [ 7 1 0 0], L_0x11e9970, L_0x11e97b0;
L_0x11ea0f0 .cmp/eeq 8, L_0x11e9b00, L_0x11e9fe0;
S_0x11c00b0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x11b68a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x11716d0 .param/l "LNT" 0 3 22, C4<01>;
P_0x1171710 .param/l "LT" 0 3 22, C4<10>;
P_0x1171750 .param/l "SNT" 0 3 22, C4<00>;
P_0x1171790 .param/l "ST" 0 3 22, C4<11>;
P_0x11717d0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1172c40 .functor XOR 7, v0x11e20f0_0, L_0x11e8c00, C4<0000000>, C4<0000000>;
L_0x119d0d0 .functor XOR 7, L_0x11e91b0, L_0x11e9340, C4<0000000>, C4<0000000>;
v0x11afae0_0 .net *"_ivl_11", 0 0, L_0x11e96c0;  1 drivers
L_0x7fd3e09271c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x11afdb0_0 .net *"_ivl_12", 0 0, L_0x7fd3e09271c8;  1 drivers
L_0x7fd3e0927210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x11723c0_0 .net *"_ivl_16", 6 0, L_0x7fd3e0927210;  1 drivers
v0x1172600_0 .net *"_ivl_4", 1 0, L_0x11e94d0;  1 drivers
v0x11727d0_0 .net *"_ivl_6", 8 0, L_0x11e95d0;  1 drivers
L_0x7fd3e0927180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1172d30_0 .net *"_ivl_9", 1 0, L_0x7fd3e0927180;  1 drivers
v0x11e1dd0_0 .net "areset", 0 0, L_0x1172760;  alias, 1 drivers
v0x11e1e90_0 .net "clk", 0 0, v0x11e7db0_0;  1 drivers
v0x11e1f50 .array "pht", 0 127, 1 0;
v0x11e2010_0 .net "predict_history", 6 0, L_0x11e9970;  alias, 1 drivers
v0x11e20f0_0 .var "predict_history_r", 6 0;
v0x11e21d0_0 .net "predict_index", 6 0, L_0x1172c40;  1 drivers
v0x11e22b0_0 .net "predict_pc", 6 0, L_0x11e8c00;  alias, 1 drivers
v0x11e2390_0 .net "predict_taken", 0 0, L_0x11e97b0;  alias, 1 drivers
v0x11e2450_0 .net "predict_valid", 0 0, v0x11e3f50_0;  alias, 1 drivers
v0x11e2510_0 .net "train_history", 6 0, L_0x11e91b0;  alias, 1 drivers
v0x11e25f0_0 .net "train_index", 6 0, L_0x119d0d0;  1 drivers
v0x11e26d0_0 .net "train_mispredicted", 0 0, L_0x11e9050;  alias, 1 drivers
v0x11e2790_0 .net "train_pc", 6 0, L_0x11e9340;  alias, 1 drivers
v0x11e2870_0 .net "train_taken", 0 0, L_0x11e8e30;  alias, 1 drivers
v0x11e2930_0 .net "train_valid", 0 0, v0x11e48d0_0;  alias, 1 drivers
E_0x1182960 .event posedge, v0x11e1dd0_0, v0x11e1e90_0;
L_0x11e94d0 .array/port v0x11e1f50, L_0x11e95d0;
L_0x11e95d0 .concat [ 7 2 0 0], L_0x1172c40, L_0x7fd3e0927180;
L_0x11e96c0 .part L_0x11e94d0, 1, 1;
L_0x11e97b0 .functor MUXZ 1, L_0x7fd3e09271c8, L_0x11e96c0, v0x11e3f50_0, C4<>;
L_0x11e9970 .functor MUXZ 7, L_0x7fd3e0927210, v0x11e20f0_0, v0x11e3f50_0, C4<>;
S_0x1176090 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x11c00b0;
 .timescale -12 -12;
v0x11af6c0_0 .var/i "i", 31 0;
S_0x11e2b50 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x11b68a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x11e2d00 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1172760 .functor BUFZ 1, v0x11e4020_0, C4<0>, C4<0>, C4<0>;
L_0x7fd3e09270a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x11e37e0_0 .net *"_ivl_10", 0 0, L_0x7fd3e09270a8;  1 drivers
L_0x7fd3e09270f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x11e38c0_0 .net *"_ivl_14", 6 0, L_0x7fd3e09270f0;  1 drivers
L_0x7fd3e0927138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x11e39a0_0 .net *"_ivl_18", 6 0, L_0x7fd3e0927138;  1 drivers
L_0x7fd3e0927018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x11e3a60_0 .net *"_ivl_2", 6 0, L_0x7fd3e0927018;  1 drivers
L_0x7fd3e0927060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x11e3b40_0 .net *"_ivl_6", 0 0, L_0x7fd3e0927060;  1 drivers
v0x11e3c70_0 .net "areset", 0 0, L_0x1172760;  alias, 1 drivers
v0x11e3d10_0 .net "clk", 0 0, v0x11e7db0_0;  alias, 1 drivers
v0x11e3de0_0 .net "predict_pc", 6 0, L_0x11e8c00;  alias, 1 drivers
v0x11e3eb0_0 .var "predict_pc_r", 6 0;
v0x11e3f50_0 .var "predict_valid", 0 0;
v0x11e4020_0 .var "reset", 0 0;
v0x11e40c0_0 .net "tb_match", 0 0, L_0x11ea0f0;  alias, 1 drivers
v0x11e4180_0 .net "train_history", 6 0, L_0x11e91b0;  alias, 1 drivers
v0x11e4270_0 .var "train_history_r", 6 0;
v0x11e4330_0 .net "train_mispredicted", 0 0, L_0x11e9050;  alias, 1 drivers
v0x11e4400_0 .var "train_mispredicted_r", 0 0;
v0x11e44a0_0 .net "train_pc", 6 0, L_0x11e9340;  alias, 1 drivers
v0x11e46a0_0 .var "train_pc_r", 6 0;
v0x11e4760_0 .net "train_taken", 0 0, L_0x11e8e30;  alias, 1 drivers
v0x11e4830_0 .var "train_taken_r", 0 0;
v0x11e48d0_0 .var "train_valid", 0 0;
v0x11e49a0_0 .var "wavedrom_enable", 0 0;
v0x11e4a40_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x11e4b20_0 .var "wavedrom_title", 511 0;
E_0x1181e00/0 .event negedge, v0x11e1e90_0;
E_0x1181e00/1 .event posedge, v0x11e1e90_0;
E_0x1181e00 .event/or E_0x1181e00/0, E_0x1181e00/1;
L_0x11e8c00 .functor MUXZ 7, L_0x7fd3e0927018, v0x11e3eb0_0, v0x11e3f50_0, C4<>;
L_0x11e8e30 .functor MUXZ 1, L_0x7fd3e0927060, v0x11e4830_0, v0x11e48d0_0, C4<>;
L_0x11e9050 .functor MUXZ 1, L_0x7fd3e09270a8, v0x11e4400_0, v0x11e48d0_0, C4<>;
L_0x11e91b0 .functor MUXZ 7, L_0x7fd3e09270f0, v0x11e4270_0, v0x11e48d0_0, C4<>;
L_0x11e9340 .functor MUXZ 7, L_0x7fd3e0927138, v0x11e46a0_0, v0x11e48d0_0, C4<>;
S_0x11e2dc0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x11e2b50;
 .timescale -12 -12;
v0x11e3020_0 .var/2u "arfail", 0 0;
v0x11e3100_0 .var "async", 0 0;
v0x11e31c0_0 .var/2u "datafail", 0 0;
v0x11e3260_0 .var/2u "srfail", 0 0;
E_0x1181bb0 .event posedge, v0x11e1e90_0;
E_0x11649f0 .event negedge, v0x11e1e90_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1181bb0;
    %wait E_0x1181bb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e4020_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1181bb0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x11649f0;
    %load/vec4 v0x11e40c0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x11e31c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e4020_0, 0;
    %wait E_0x1181bb0;
    %load/vec4 v0x11e40c0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x11e3020_0, 0, 1;
    %wait E_0x1181bb0;
    %load/vec4 v0x11e40c0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x11e3260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e4020_0, 0;
    %load/vec4 v0x11e3260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x11e3020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x11e3100_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x11e31c0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x11e3100_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x11e3320 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x11e2b50;
 .timescale -12 -12;
v0x11e3520_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x11e3600 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x11e2b50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x11e4da0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x11b68a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x118bce0 .functor XOR 7, L_0x11e8c00, v0x11e5710_0, C4<0000000>, C4<0000000>;
L_0x11c14d0 .functor XOR 7, L_0x11e9340, L_0x11e91b0, C4<0000000>, C4<0000000>;
v0x11e54f0_0 .net "areset", 0 0, L_0x1172760;  alias, 1 drivers
v0x11e5600_0 .net "clk", 0 0, v0x11e7db0_0;  alias, 1 drivers
v0x11e5710_0 .var "global_history", 6 0;
v0x11e57b0_0 .var/i "i", 31 0;
v0x11e5890 .array "pht", 127 0, 1 0;
v0x11e69a0_0 .var "predict_history", 6 0;
v0x11e6a80_0 .net "predict_index", 6 0, L_0x118bce0;  1 drivers
v0x11e6b60_0 .net "predict_pc", 6 0, L_0x11e8c00;  alias, 1 drivers
v0x11e6c70_0 .var "predict_taken", 0 0;
v0x11e6d30_0 .net "predict_valid", 0 0, v0x11e3f50_0;  alias, 1 drivers
v0x11e6dd0_0 .net "train_history", 6 0, L_0x11e91b0;  alias, 1 drivers
v0x11e6ee0_0 .net "train_index", 6 0, L_0x11c14d0;  1 drivers
v0x11e6fc0_0 .net "train_mispredicted", 0 0, L_0x11e9050;  alias, 1 drivers
v0x11e70b0_0 .net "train_pc", 6 0, L_0x11e9340;  alias, 1 drivers
v0x11e71c0_0 .net "train_taken", 0 0, L_0x11e8e30;  alias, 1 drivers
v0x11e72b0_0 .net "train_valid", 0 0, v0x11e48d0_0;  alias, 1 drivers
v0x11e5890_0 .array/port v0x11e5890, 0;
v0x11e5890_1 .array/port v0x11e5890, 1;
E_0x11c7e70/0 .event anyedge, v0x11e5710_0, v0x11e6a80_0, v0x11e5890_0, v0x11e5890_1;
v0x11e5890_2 .array/port v0x11e5890, 2;
v0x11e5890_3 .array/port v0x11e5890, 3;
v0x11e5890_4 .array/port v0x11e5890, 4;
v0x11e5890_5 .array/port v0x11e5890, 5;
E_0x11c7e70/1 .event anyedge, v0x11e5890_2, v0x11e5890_3, v0x11e5890_4, v0x11e5890_5;
v0x11e5890_6 .array/port v0x11e5890, 6;
v0x11e5890_7 .array/port v0x11e5890, 7;
v0x11e5890_8 .array/port v0x11e5890, 8;
v0x11e5890_9 .array/port v0x11e5890, 9;
E_0x11c7e70/2 .event anyedge, v0x11e5890_6, v0x11e5890_7, v0x11e5890_8, v0x11e5890_9;
v0x11e5890_10 .array/port v0x11e5890, 10;
v0x11e5890_11 .array/port v0x11e5890, 11;
v0x11e5890_12 .array/port v0x11e5890, 12;
v0x11e5890_13 .array/port v0x11e5890, 13;
E_0x11c7e70/3 .event anyedge, v0x11e5890_10, v0x11e5890_11, v0x11e5890_12, v0x11e5890_13;
v0x11e5890_14 .array/port v0x11e5890, 14;
v0x11e5890_15 .array/port v0x11e5890, 15;
v0x11e5890_16 .array/port v0x11e5890, 16;
v0x11e5890_17 .array/port v0x11e5890, 17;
E_0x11c7e70/4 .event anyedge, v0x11e5890_14, v0x11e5890_15, v0x11e5890_16, v0x11e5890_17;
v0x11e5890_18 .array/port v0x11e5890, 18;
v0x11e5890_19 .array/port v0x11e5890, 19;
v0x11e5890_20 .array/port v0x11e5890, 20;
v0x11e5890_21 .array/port v0x11e5890, 21;
E_0x11c7e70/5 .event anyedge, v0x11e5890_18, v0x11e5890_19, v0x11e5890_20, v0x11e5890_21;
v0x11e5890_22 .array/port v0x11e5890, 22;
v0x11e5890_23 .array/port v0x11e5890, 23;
v0x11e5890_24 .array/port v0x11e5890, 24;
v0x11e5890_25 .array/port v0x11e5890, 25;
E_0x11c7e70/6 .event anyedge, v0x11e5890_22, v0x11e5890_23, v0x11e5890_24, v0x11e5890_25;
v0x11e5890_26 .array/port v0x11e5890, 26;
v0x11e5890_27 .array/port v0x11e5890, 27;
v0x11e5890_28 .array/port v0x11e5890, 28;
v0x11e5890_29 .array/port v0x11e5890, 29;
E_0x11c7e70/7 .event anyedge, v0x11e5890_26, v0x11e5890_27, v0x11e5890_28, v0x11e5890_29;
v0x11e5890_30 .array/port v0x11e5890, 30;
v0x11e5890_31 .array/port v0x11e5890, 31;
v0x11e5890_32 .array/port v0x11e5890, 32;
v0x11e5890_33 .array/port v0x11e5890, 33;
E_0x11c7e70/8 .event anyedge, v0x11e5890_30, v0x11e5890_31, v0x11e5890_32, v0x11e5890_33;
v0x11e5890_34 .array/port v0x11e5890, 34;
v0x11e5890_35 .array/port v0x11e5890, 35;
v0x11e5890_36 .array/port v0x11e5890, 36;
v0x11e5890_37 .array/port v0x11e5890, 37;
E_0x11c7e70/9 .event anyedge, v0x11e5890_34, v0x11e5890_35, v0x11e5890_36, v0x11e5890_37;
v0x11e5890_38 .array/port v0x11e5890, 38;
v0x11e5890_39 .array/port v0x11e5890, 39;
v0x11e5890_40 .array/port v0x11e5890, 40;
v0x11e5890_41 .array/port v0x11e5890, 41;
E_0x11c7e70/10 .event anyedge, v0x11e5890_38, v0x11e5890_39, v0x11e5890_40, v0x11e5890_41;
v0x11e5890_42 .array/port v0x11e5890, 42;
v0x11e5890_43 .array/port v0x11e5890, 43;
v0x11e5890_44 .array/port v0x11e5890, 44;
v0x11e5890_45 .array/port v0x11e5890, 45;
E_0x11c7e70/11 .event anyedge, v0x11e5890_42, v0x11e5890_43, v0x11e5890_44, v0x11e5890_45;
v0x11e5890_46 .array/port v0x11e5890, 46;
v0x11e5890_47 .array/port v0x11e5890, 47;
v0x11e5890_48 .array/port v0x11e5890, 48;
v0x11e5890_49 .array/port v0x11e5890, 49;
E_0x11c7e70/12 .event anyedge, v0x11e5890_46, v0x11e5890_47, v0x11e5890_48, v0x11e5890_49;
v0x11e5890_50 .array/port v0x11e5890, 50;
v0x11e5890_51 .array/port v0x11e5890, 51;
v0x11e5890_52 .array/port v0x11e5890, 52;
v0x11e5890_53 .array/port v0x11e5890, 53;
E_0x11c7e70/13 .event anyedge, v0x11e5890_50, v0x11e5890_51, v0x11e5890_52, v0x11e5890_53;
v0x11e5890_54 .array/port v0x11e5890, 54;
v0x11e5890_55 .array/port v0x11e5890, 55;
v0x11e5890_56 .array/port v0x11e5890, 56;
v0x11e5890_57 .array/port v0x11e5890, 57;
E_0x11c7e70/14 .event anyedge, v0x11e5890_54, v0x11e5890_55, v0x11e5890_56, v0x11e5890_57;
v0x11e5890_58 .array/port v0x11e5890, 58;
v0x11e5890_59 .array/port v0x11e5890, 59;
v0x11e5890_60 .array/port v0x11e5890, 60;
v0x11e5890_61 .array/port v0x11e5890, 61;
E_0x11c7e70/15 .event anyedge, v0x11e5890_58, v0x11e5890_59, v0x11e5890_60, v0x11e5890_61;
v0x11e5890_62 .array/port v0x11e5890, 62;
v0x11e5890_63 .array/port v0x11e5890, 63;
v0x11e5890_64 .array/port v0x11e5890, 64;
v0x11e5890_65 .array/port v0x11e5890, 65;
E_0x11c7e70/16 .event anyedge, v0x11e5890_62, v0x11e5890_63, v0x11e5890_64, v0x11e5890_65;
v0x11e5890_66 .array/port v0x11e5890, 66;
v0x11e5890_67 .array/port v0x11e5890, 67;
v0x11e5890_68 .array/port v0x11e5890, 68;
v0x11e5890_69 .array/port v0x11e5890, 69;
E_0x11c7e70/17 .event anyedge, v0x11e5890_66, v0x11e5890_67, v0x11e5890_68, v0x11e5890_69;
v0x11e5890_70 .array/port v0x11e5890, 70;
v0x11e5890_71 .array/port v0x11e5890, 71;
v0x11e5890_72 .array/port v0x11e5890, 72;
v0x11e5890_73 .array/port v0x11e5890, 73;
E_0x11c7e70/18 .event anyedge, v0x11e5890_70, v0x11e5890_71, v0x11e5890_72, v0x11e5890_73;
v0x11e5890_74 .array/port v0x11e5890, 74;
v0x11e5890_75 .array/port v0x11e5890, 75;
v0x11e5890_76 .array/port v0x11e5890, 76;
v0x11e5890_77 .array/port v0x11e5890, 77;
E_0x11c7e70/19 .event anyedge, v0x11e5890_74, v0x11e5890_75, v0x11e5890_76, v0x11e5890_77;
v0x11e5890_78 .array/port v0x11e5890, 78;
v0x11e5890_79 .array/port v0x11e5890, 79;
v0x11e5890_80 .array/port v0x11e5890, 80;
v0x11e5890_81 .array/port v0x11e5890, 81;
E_0x11c7e70/20 .event anyedge, v0x11e5890_78, v0x11e5890_79, v0x11e5890_80, v0x11e5890_81;
v0x11e5890_82 .array/port v0x11e5890, 82;
v0x11e5890_83 .array/port v0x11e5890, 83;
v0x11e5890_84 .array/port v0x11e5890, 84;
v0x11e5890_85 .array/port v0x11e5890, 85;
E_0x11c7e70/21 .event anyedge, v0x11e5890_82, v0x11e5890_83, v0x11e5890_84, v0x11e5890_85;
v0x11e5890_86 .array/port v0x11e5890, 86;
v0x11e5890_87 .array/port v0x11e5890, 87;
v0x11e5890_88 .array/port v0x11e5890, 88;
v0x11e5890_89 .array/port v0x11e5890, 89;
E_0x11c7e70/22 .event anyedge, v0x11e5890_86, v0x11e5890_87, v0x11e5890_88, v0x11e5890_89;
v0x11e5890_90 .array/port v0x11e5890, 90;
v0x11e5890_91 .array/port v0x11e5890, 91;
v0x11e5890_92 .array/port v0x11e5890, 92;
v0x11e5890_93 .array/port v0x11e5890, 93;
E_0x11c7e70/23 .event anyedge, v0x11e5890_90, v0x11e5890_91, v0x11e5890_92, v0x11e5890_93;
v0x11e5890_94 .array/port v0x11e5890, 94;
v0x11e5890_95 .array/port v0x11e5890, 95;
v0x11e5890_96 .array/port v0x11e5890, 96;
v0x11e5890_97 .array/port v0x11e5890, 97;
E_0x11c7e70/24 .event anyedge, v0x11e5890_94, v0x11e5890_95, v0x11e5890_96, v0x11e5890_97;
v0x11e5890_98 .array/port v0x11e5890, 98;
v0x11e5890_99 .array/port v0x11e5890, 99;
v0x11e5890_100 .array/port v0x11e5890, 100;
v0x11e5890_101 .array/port v0x11e5890, 101;
E_0x11c7e70/25 .event anyedge, v0x11e5890_98, v0x11e5890_99, v0x11e5890_100, v0x11e5890_101;
v0x11e5890_102 .array/port v0x11e5890, 102;
v0x11e5890_103 .array/port v0x11e5890, 103;
v0x11e5890_104 .array/port v0x11e5890, 104;
v0x11e5890_105 .array/port v0x11e5890, 105;
E_0x11c7e70/26 .event anyedge, v0x11e5890_102, v0x11e5890_103, v0x11e5890_104, v0x11e5890_105;
v0x11e5890_106 .array/port v0x11e5890, 106;
v0x11e5890_107 .array/port v0x11e5890, 107;
v0x11e5890_108 .array/port v0x11e5890, 108;
v0x11e5890_109 .array/port v0x11e5890, 109;
E_0x11c7e70/27 .event anyedge, v0x11e5890_106, v0x11e5890_107, v0x11e5890_108, v0x11e5890_109;
v0x11e5890_110 .array/port v0x11e5890, 110;
v0x11e5890_111 .array/port v0x11e5890, 111;
v0x11e5890_112 .array/port v0x11e5890, 112;
v0x11e5890_113 .array/port v0x11e5890, 113;
E_0x11c7e70/28 .event anyedge, v0x11e5890_110, v0x11e5890_111, v0x11e5890_112, v0x11e5890_113;
v0x11e5890_114 .array/port v0x11e5890, 114;
v0x11e5890_115 .array/port v0x11e5890, 115;
v0x11e5890_116 .array/port v0x11e5890, 116;
v0x11e5890_117 .array/port v0x11e5890, 117;
E_0x11c7e70/29 .event anyedge, v0x11e5890_114, v0x11e5890_115, v0x11e5890_116, v0x11e5890_117;
v0x11e5890_118 .array/port v0x11e5890, 118;
v0x11e5890_119 .array/port v0x11e5890, 119;
v0x11e5890_120 .array/port v0x11e5890, 120;
v0x11e5890_121 .array/port v0x11e5890, 121;
E_0x11c7e70/30 .event anyedge, v0x11e5890_118, v0x11e5890_119, v0x11e5890_120, v0x11e5890_121;
v0x11e5890_122 .array/port v0x11e5890, 122;
v0x11e5890_123 .array/port v0x11e5890, 123;
v0x11e5890_124 .array/port v0x11e5890, 124;
v0x11e5890_125 .array/port v0x11e5890, 125;
E_0x11c7e70/31 .event anyedge, v0x11e5890_122, v0x11e5890_123, v0x11e5890_124, v0x11e5890_125;
v0x11e5890_126 .array/port v0x11e5890, 126;
v0x11e5890_127 .array/port v0x11e5890, 127;
E_0x11c7e70/32 .event anyedge, v0x11e5890_126, v0x11e5890_127;
E_0x11c7e70 .event/or E_0x11c7e70/0, E_0x11c7e70/1, E_0x11c7e70/2, E_0x11c7e70/3, E_0x11c7e70/4, E_0x11c7e70/5, E_0x11c7e70/6, E_0x11c7e70/7, E_0x11c7e70/8, E_0x11c7e70/9, E_0x11c7e70/10, E_0x11c7e70/11, E_0x11c7e70/12, E_0x11c7e70/13, E_0x11c7e70/14, E_0x11c7e70/15, E_0x11c7e70/16, E_0x11c7e70/17, E_0x11c7e70/18, E_0x11c7e70/19, E_0x11c7e70/20, E_0x11c7e70/21, E_0x11c7e70/22, E_0x11c7e70/23, E_0x11c7e70/24, E_0x11c7e70/25, E_0x11c7e70/26, E_0x11c7e70/27, E_0x11c7e70/28, E_0x11c7e70/29, E_0x11c7e70/30, E_0x11c7e70/31, E_0x11c7e70/32;
S_0x11e7560 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x11b68a0;
 .timescale -12 -12;
E_0x11c8160 .event anyedge, v0x11e8360_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x11e8360_0;
    %nor/r;
    %assign/vec4 v0x11e8360_0, 0;
    %wait E_0x11c8160;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x11e2b50;
T_4 ;
    %wait E_0x1181bb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e4020_0, 0;
    %wait E_0x1181bb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e4020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e3f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e4400_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x11e4270_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x11e46a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e4830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e48d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e3f50_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x11e3eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11e3100_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x11e2dc0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x11e3600;
    %join;
    %wait E_0x1181bb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e4020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e3f50_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x11e3eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e3f50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x11e4270_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x11e46a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e4830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e48d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e4400_0, 0;
    %wait E_0x11649f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e4020_0, 0;
    %wait E_0x1181bb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e48d0_0, 0;
    %wait E_0x1181bb0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x11e4270_0, 0;
    %wait E_0x1181bb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e48d0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1181bb0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x11e4270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e4830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e48d0_0, 0;
    %wait E_0x1181bb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e48d0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1181bb0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x11e3600;
    %join;
    %wait E_0x1181bb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e4020_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x11e3eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e3f50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x11e4270_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x11e46a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e4830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e48d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e4400_0, 0;
    %wait E_0x11649f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e4020_0, 0;
    %wait E_0x1181bb0;
    %wait E_0x1181bb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e48d0_0, 0;
    %wait E_0x1181bb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e48d0_0, 0;
    %wait E_0x1181bb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e48d0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x11e4270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e4830_0, 0;
    %wait E_0x1181bb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e48d0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1181bb0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x11e4270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e4830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e48d0_0, 0;
    %wait E_0x1181bb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e48d0_0, 0;
    %wait E_0x1181bb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e48d0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x11e4270_0, 0;
    %wait E_0x1181bb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e48d0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1181bb0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x11e3600;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1181e00;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x11e48d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11e4830_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x11e46a0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x11e3eb0_0, 0;
    %assign/vec4 v0x11e3f50_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x11e4270_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x11e4400_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x11c00b0;
T_5 ;
    %wait E_0x1182960;
    %load/vec4 v0x11e1dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1176090;
    %jmp t_0;
    .scope S_0x1176090;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11af6c0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x11af6c0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x11af6c0_0;
    %store/vec4a v0x11e1f50, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x11af6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11af6c0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x11c00b0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x11e20f0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x11e2450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x11e20f0_0;
    %load/vec4 v0x11e2390_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x11e20f0_0, 0;
T_5.5 ;
    %load/vec4 v0x11e2930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x11e25f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x11e1f50, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x11e2870_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x11e25f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x11e1f50, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x11e25f0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e1f50, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x11e25f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x11e1f50, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x11e2870_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x11e25f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x11e1f50, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x11e25f0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e1f50, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x11e26d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x11e2510_0;
    %load/vec4 v0x11e2870_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x11e20f0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x11e4da0;
T_6 ;
    %wait E_0x1182960;
    %load/vec4 v0x11e54f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x11e5710_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e57b0_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x11e57b0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x11e57b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e5890, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0x11e57b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e57b0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x11e6d30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %load/vec4 v0x11e72b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.8, 9;
    %load/vec4 v0x11e6fc0_0;
    %and;
T_6.8;
    %nor/r;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x11e5710_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x11e6c70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11e5710_0, 0;
T_6.5 ;
    %load/vec4 v0x11e72b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x11e71c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v0x11e6ee0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x11e5890, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_6.13, 4;
    %load/vec4 v0x11e6ee0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x11e5890, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x11e6ee0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e5890, 0, 4;
T_6.13 ;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0x11e6ee0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x11e5890, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_6.15, 4;
    %load/vec4 v0x11e6ee0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x11e5890, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x11e6ee0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e5890, 0, 4;
T_6.15 ;
T_6.12 ;
    %load/vec4 v0x11e6fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %load/vec4 v0x11e6dd0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x11e71c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11e5710_0, 0;
T_6.17 ;
T_6.9 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x11e4da0;
T_7 ;
    %wait E_0x11c7e70;
    %load/vec4 v0x11e5710_0;
    %store/vec4 v0x11e69a0_0, 0, 7;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x11e6a80_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x11e5890, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x11e6c70_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x11b68a0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e7db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e8360_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x11b68a0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x11e7db0_0;
    %inv;
    %store/vec4 v0x11e7db0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x11b68a0;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x11e3d10_0, v0x11e85d0_0, v0x11e7db0_0, v0x11e7d10_0, v0x11e8220_0, v0x11e8040_0, v0x11e8930_0, v0x11e8890_0, v0x11e8730_0, v0x11e8670_0, v0x11e87d0_0, v0x11e8180_0, v0x11e80e0_0, v0x11e7fa0_0, v0x11e7e50_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x11b68a0;
T_11 ;
    %load/vec4 v0x11e82c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x11e82c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x11e82c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x11e82c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x11e82c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x11e82c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x11e82c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x11e82c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x11e82c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x11e82c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x11b68a0;
T_12 ;
    %wait E_0x1181e00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11e82c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11e82c0_0, 4, 32;
    %load/vec4 v0x11e8420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x11e82c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11e82c0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11e82c0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11e82c0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x11e8180_0;
    %load/vec4 v0x11e8180_0;
    %load/vec4 v0x11e80e0_0;
    %xor;
    %load/vec4 v0x11e8180_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x11e82c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11e82c0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x11e82c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11e82c0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x11e7fa0_0;
    %load/vec4 v0x11e7fa0_0;
    %load/vec4 v0x11e7e50_0;
    %xor;
    %load/vec4 v0x11e7fa0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x11e82c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11e82c0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x11e82c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11e82c0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/gshare/iter0/response27/top_module.sv";
