$date
	Mon Oct 15 23:52:09 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testfsm $end
$var wire 1 ! sr_we $end
$var wire 1 " miso_buff $end
$var wire 1 # dm_we $end
$var wire 1 $ addr_we $end
$var reg 1 % cs $end
$var reg 1 & sclk $end
$var reg 1 ' shift_reg_out_p $end
$scope module f $end
$var wire 1 % cs $end
$var wire 1 ' rw $end
$var wire 1 & sclk_edge $end
$var reg 1 $ addr_we $end
$var reg 4 ( counter [3:0] $end
$var reg 1 # dm_we $end
$var reg 1 " miso_buff $end
$var reg 1 ! sr_we $end
$var reg 3 ) state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
0'
0&
1%
x$
x#
x"
x!
$end
#1
0!
0$
0#
0"
1&
#2
0&
0%
#3
b1 )
1$
1&
#4
0&
#5
b1 (
1&
#6
0&
#7
b10 (
1&
#8
0&
#9
b11 (
1&
#10
0&
#11
b100 (
1&
#12
0&
#13
b101 (
1&
#14
0&
#15
b110 (
1&
#16
0&
#17
0$
b10 )
b0 (
1&
#18
0&
#19
b101 )
1#
1&
#20
0&
1'
#21
b1 (
1&
#22
0&
#23
b10 (
1&
#24
0&
#25
b11 (
1&
#26
0&
#27
b100 (
1&
#28
0&
#29
b101 (
1&
#30
0&
#31
b110 (
1&
#32
0&
#33
b111 (
1&
#34
0&
#35
b0 (
b0 )
0#
1&
#36
0&
