# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 992 \
    name max_row_63_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_63_out \
    op interface \
    ports { max_row_63_out { O 32 vector } max_row_63_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 993 \
    name max_row_62_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_62_out \
    op interface \
    ports { max_row_62_out { O 32 vector } max_row_62_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 994 \
    name max_row_61_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_61_out \
    op interface \
    ports { max_row_61_out { O 32 vector } max_row_61_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 995 \
    name max_row_60_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_60_out \
    op interface \
    ports { max_row_60_out { O 32 vector } max_row_60_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 996 \
    name max_row_59_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_59_out \
    op interface \
    ports { max_row_59_out { O 32 vector } max_row_59_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 997 \
    name max_row_58_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_58_out \
    op interface \
    ports { max_row_58_out { O 32 vector } max_row_58_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 998 \
    name max_row_57_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_57_out \
    op interface \
    ports { max_row_57_out { O 32 vector } max_row_57_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 999 \
    name max_row_56_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_56_out \
    op interface \
    ports { max_row_56_out { O 32 vector } max_row_56_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1000 \
    name max_row_55_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_55_out \
    op interface \
    ports { max_row_55_out { O 32 vector } max_row_55_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1001 \
    name max_row_54_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_54_out \
    op interface \
    ports { max_row_54_out { O 32 vector } max_row_54_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1002 \
    name max_row_53_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_53_out \
    op interface \
    ports { max_row_53_out { O 32 vector } max_row_53_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1003 \
    name max_row_52_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_52_out \
    op interface \
    ports { max_row_52_out { O 32 vector } max_row_52_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1004 \
    name max_row_51_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_51_out \
    op interface \
    ports { max_row_51_out { O 32 vector } max_row_51_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1005 \
    name max_row_50_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_50_out \
    op interface \
    ports { max_row_50_out { O 32 vector } max_row_50_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1006 \
    name max_row_49_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_49_out \
    op interface \
    ports { max_row_49_out { O 32 vector } max_row_49_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1007 \
    name max_row_48_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_48_out \
    op interface \
    ports { max_row_48_out { O 32 vector } max_row_48_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1008 \
    name max_row_47_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_47_out \
    op interface \
    ports { max_row_47_out { O 32 vector } max_row_47_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1009 \
    name max_row_46_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_46_out \
    op interface \
    ports { max_row_46_out { O 32 vector } max_row_46_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1010 \
    name max_row_45_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_45_out \
    op interface \
    ports { max_row_45_out { O 32 vector } max_row_45_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1011 \
    name max_row_44_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_44_out \
    op interface \
    ports { max_row_44_out { O 32 vector } max_row_44_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1012 \
    name max_row_43_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_43_out \
    op interface \
    ports { max_row_43_out { O 32 vector } max_row_43_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1013 \
    name max_row_42_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_42_out \
    op interface \
    ports { max_row_42_out { O 32 vector } max_row_42_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1014 \
    name max_row_41_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_41_out \
    op interface \
    ports { max_row_41_out { O 32 vector } max_row_41_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1015 \
    name max_row_40_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_40_out \
    op interface \
    ports { max_row_40_out { O 32 vector } max_row_40_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1016 \
    name max_row_39_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_39_out \
    op interface \
    ports { max_row_39_out { O 32 vector } max_row_39_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1017 \
    name max_row_38_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_38_out \
    op interface \
    ports { max_row_38_out { O 32 vector } max_row_38_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1018 \
    name max_row_37_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_37_out \
    op interface \
    ports { max_row_37_out { O 32 vector } max_row_37_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1019 \
    name max_row_36_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_36_out \
    op interface \
    ports { max_row_36_out { O 32 vector } max_row_36_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1020 \
    name max_row_35_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_35_out \
    op interface \
    ports { max_row_35_out { O 32 vector } max_row_35_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1021 \
    name max_row_34_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_34_out \
    op interface \
    ports { max_row_34_out { O 32 vector } max_row_34_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1022 \
    name max_row_33_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_33_out \
    op interface \
    ports { max_row_33_out { O 32 vector } max_row_33_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1023 \
    name max_row_32_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_32_out \
    op interface \
    ports { max_row_32_out { O 32 vector } max_row_32_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1024 \
    name max_row_31_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_31_out \
    op interface \
    ports { max_row_31_out { O 32 vector } max_row_31_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1025 \
    name max_row_30_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_30_out \
    op interface \
    ports { max_row_30_out { O 32 vector } max_row_30_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1026 \
    name max_row_29_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_29_out \
    op interface \
    ports { max_row_29_out { O 32 vector } max_row_29_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1027 \
    name max_row_28_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_28_out \
    op interface \
    ports { max_row_28_out { O 32 vector } max_row_28_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1028 \
    name max_row_27_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_27_out \
    op interface \
    ports { max_row_27_out { O 32 vector } max_row_27_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1029 \
    name max_row_26_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_26_out \
    op interface \
    ports { max_row_26_out { O 32 vector } max_row_26_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1030 \
    name max_row_25_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_25_out \
    op interface \
    ports { max_row_25_out { O 32 vector } max_row_25_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1031 \
    name max_row_24_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_24_out \
    op interface \
    ports { max_row_24_out { O 32 vector } max_row_24_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1032 \
    name max_row_23_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_23_out \
    op interface \
    ports { max_row_23_out { O 32 vector } max_row_23_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1033 \
    name max_row_22_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_22_out \
    op interface \
    ports { max_row_22_out { O 32 vector } max_row_22_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1034 \
    name max_row_21_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_21_out \
    op interface \
    ports { max_row_21_out { O 32 vector } max_row_21_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1035 \
    name max_row_20_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_20_out \
    op interface \
    ports { max_row_20_out { O 32 vector } max_row_20_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1036 \
    name max_row_19_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_19_out \
    op interface \
    ports { max_row_19_out { O 32 vector } max_row_19_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1037 \
    name max_row_18_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_18_out \
    op interface \
    ports { max_row_18_out { O 32 vector } max_row_18_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1038 \
    name max_row_17_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_17_out \
    op interface \
    ports { max_row_17_out { O 32 vector } max_row_17_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1039 \
    name max_row_16_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_16_out \
    op interface \
    ports { max_row_16_out { O 32 vector } max_row_16_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1040 \
    name max_row_15_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_15_out \
    op interface \
    ports { max_row_15_out { O 32 vector } max_row_15_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1041 \
    name max_row_14_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_14_out \
    op interface \
    ports { max_row_14_out { O 32 vector } max_row_14_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1042 \
    name max_row_13_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_13_out \
    op interface \
    ports { max_row_13_out { O 32 vector } max_row_13_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1043 \
    name max_row_12_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_12_out \
    op interface \
    ports { max_row_12_out { O 32 vector } max_row_12_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1044 \
    name max_row_11_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_11_out \
    op interface \
    ports { max_row_11_out { O 32 vector } max_row_11_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1045 \
    name max_row_10_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_10_out \
    op interface \
    ports { max_row_10_out { O 32 vector } max_row_10_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1046 \
    name max_row_9_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_9_out \
    op interface \
    ports { max_row_9_out { O 32 vector } max_row_9_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1047 \
    name max_row_8_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_8_out \
    op interface \
    ports { max_row_8_out { O 32 vector } max_row_8_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1048 \
    name max_row_7_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_7_out \
    op interface \
    ports { max_row_7_out { O 32 vector } max_row_7_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1049 \
    name max_row_6_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_6_out \
    op interface \
    ports { max_row_6_out { O 32 vector } max_row_6_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1050 \
    name max_row_5_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_5_out \
    op interface \
    ports { max_row_5_out { O 32 vector } max_row_5_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1051 \
    name max_row_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_4_out \
    op interface \
    ports { max_row_4_out { O 32 vector } max_row_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1052 \
    name max_row_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_3_out \
    op interface \
    ports { max_row_3_out { O 32 vector } max_row_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1053 \
    name max_row_2_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_2_out \
    op interface \
    ports { max_row_2_out { O 32 vector } max_row_2_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1054 \
    name max_row_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_1_out \
    op interface \
    ports { max_row_1_out { O 32 vector } max_row_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1055 \
    name max_row_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_out \
    op interface \
    ports { max_row_out { O 32 vector } max_row_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName activation_accelerator_flow_control_loop_pipe_sequential_init_U
set CompName activation_accelerator_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix activation_accelerator_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


