// Seed: 1492263870
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8;
  wire id_9, id_10;
  always @(posedge id_10 or negedge id_8) begin
    id_6 = 1;
  end
endmodule
module module_1 (
    output tri   id_0
    , id_6,
    input  tri   id_1,
    output uwire id_2,
    input  wor   id_3,
    output tri0  id_4
);
  wire id_7;
  module_0(
      id_7, id_6, id_7, id_6, id_6, id_6, id_6
  );
endmodule
