# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../dmac_ip.srcs/sources_1/imports/axi_dmac" --include "../../../../dmac_ip.srcs/sources_1/imports/axi_dmac/tb" --include "../../../../dmac_ip.gen/sources_1/bd/my_axi_ip_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../dmac_ip.srcs/sim_1/imports/my_axi_ip_v1_0_bfm_1" --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ipshared/4b23/hdl/my_axi_ip_v1_0_S00_AXI.v" \
"../../../../dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ipshared/4b23/hdl/my_axi_ip_v1_0_M00_AXI.v" \
"../../../../dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ipshared/4b23/hdl/my_axi_ip_v1_0_S00_AXIS.v" \
"../../../../dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ipshared/4b23/hdl/my_axi_ip_v1_0_M00_AXIS.v" \
"../../../../dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ipshared/4b23/hdl/my_axi_ip_v1_0.v" \
"../../../../dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ip/my_axi_ip_v1_0_bfm_1_my_axi_ip_0_0/sim/my_axi_ip_v1_0_bfm_1_my_axi_ip_0_0.v" \

sv xil_defaultlib  --include "../../../../dmac_ip.srcs/sources_1/imports/axi_dmac" --include "../../../../dmac_ip.srcs/sources_1/imports/axi_dmac/tb" --include "../../../../dmac_ip.gen/sources_1/bd/my_axi_ip_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../dmac_ip.srcs/sim_1/imports/my_axi_ip_v1_0_bfm_1" --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ip/my_axi_ip_v1_0_bfm_1_master_0_0/sim/my_axi_ip_v1_0_bfm_1_master_0_0_pkg.sv" \
"../../../../dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ip/my_axi_ip_v1_0_bfm_1_master_0_0/sim/my_axi_ip_v1_0_bfm_1_master_0_0.sv" \
"../../../../dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ip/my_axi_ip_v1_0_bfm_1_slave_0_0/sim/my_axi_ip_v1_0_bfm_1_slave_0_0_pkg.sv" \
"../../../../dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ip/my_axi_ip_v1_0_bfm_1_slave_0_0/sim/my_axi_ip_v1_0_bfm_1_slave_0_0.sv" \

verilog xil_defaultlib  --include "../../../../dmac_ip.srcs/sources_1/imports/axi_dmac" --include "../../../../dmac_ip.srcs/sources_1/imports/axi_dmac/tb" --include "../../../../dmac_ip.gen/sources_1/bd/my_axi_ip_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../dmac_ip.srcs/sim_1/imports/my_axi_ip_v1_0_bfm_1" --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/sim/my_axi_ip_v1_0_bfm_1.v" \
"../../../../dmac_ip.srcs/sources_1/imports/hdl/my_axi_ip_v1_0_bfm_1_wrapper.v" \

sv xil_defaultlib  --include "../../../../dmac_ip.srcs/sources_1/imports/axi_dmac" --include "../../../../dmac_ip.srcs/sources_1/imports/axi_dmac/tb" --include "../../../../dmac_ip.gen/sources_1/bd/my_axi_ip_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../dmac_ip.srcs/sim_1/imports/my_axi_ip_v1_0_bfm_1" --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../dmac_ip.srcs/sim_1/imports/bfm_design/my_axi_ip_v1_0_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
