<dec f='linux/include/uapi/drm/i915_drm.h' l='1151' type='__u32'/>
<offset>64</offset>
<doc f='linux/include/uapi/drm/i915_drm.h' l='1147'>/**
	 * Returned address bit 6 swizzling required for CPU access through
	 * mmap mapping.
	 */</doc>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='433' u='w' c='i915_gem_get_tiling_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='436' u='w' c='i915_gem_get_tiling_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='440' u='w' c='i915_gem_get_tiling_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='448' u='r' c='i915_gem_get_tiling_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='449' u='r' c='i915_gem_get_tiling_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='450' u='w' c='i915_gem_get_tiling_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='451' u='r' c='i915_gem_get_tiling_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='452' u='w' c='i915_gem_get_tiling_ioctl'/>
