<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
	<title>Shark User Guide: Intel Core 2 Performance Counter Event List</title>
	<meta id="Generator" name="Generator" content="Gutenberg"/>
	<meta id="GeneratorVersion" name="GeneratorVersion" content="v132"/>
	<meta http-equiv="content-type" content="text/html;charset=utf-8"/>
	<meta id="Copyright" name="Copyright" content="Copyright 2009 Apple Inc. All Rights Reserved."/>
	<meta id="IndexTitle" name="IndexTitle" content="Intel Core 2 Performance Counter Event List"/>
	<meta id="xcode-display" name="xcode-display" content="render"/>
	<meta id="toc-file" name="toc-file" content="../toc.html"/>
	<meta id="RESOURCES" content="../../../../Resources" />
	
	<link rel="stylesheet" type="text/css" href="../../../../Resources/CSS/frameset_styles.css"/>
	<script language="JavaScript" type="text/javascript" src="../../../../Resources/JavaScript/lib/prototype.js"></script>
	<script language="JavaScript" type="text/javascript" src="../../../../Resources/JavaScript/lib/scriptaculous.js"></script>
	<script language="JavaScript" type="text/javascript" src="../../../../Resources/JavaScript/page.js"></script>
	<script language="JavaScript" type="text/javascript" src="../../../../Resources/JavaScript/pedia.js"></script>
	<!--[if lte IE 6]>
		<style type="text/css">
			/*<![CDATA[*/ 
			html {overflow-x:auto; overflow-y:hidden;  }
			/*]]>*/
		</style>
	<![endif]-->
</head>    
<body bgcolor="#ffffff" onload="initialize_page();"><a name="//apple_ref/doc/uid/TP40005233-CH23" title="Intel Core 2 Performance Counter Event List"></a>
    <noscript>
    <div id="tocMenu">
        <iframe id="toc_content" name="toc_content" SRC="../toc.html" width="210" height="100%" align="left" frameborder="0">This document set is best viewed in a browser that supports iFrames.</iframe>
    </div>
    </noscript>
    <div id="bodyText">
        <a name="top"></a>
        <div class="hideOnPrint hideInXcode">
        <!-- start of header -->
        <!--#include virtual="/includes/framesetheader" -->
        <!-- end of header -->
        </div>
        
        <!-- start of path -->
<div class="breadcrumb hideOnPrint hideInXcode"><a href="http://developer.apple.com/" target="_top">ADC Home</a> &gt; <a href="../../../../../referencelibrary/index.html#//apple_ref/doc/uid/TP30000943" target="_top">Reference Library</a> &gt; <a href="../../../../index.html#//apple_ref/doc/uid/TP30000440" target="_top">Guides</a> &gt; <a href="../../../index.html#//apple_ref/doc/uid/TP30000440-TP30000436" target="_top">Tools</a> &gt; <a href="../../../Performance-date.html#//apple_ref/doc/uid/TP30000440-TP30000436-TP30000901" target="_top">Performance</a> &gt; <a href="../Introduction/Introduction.html#//apple_ref/doc/uid/TP40005233-CH1-DontLinkElementID_6">Shark User Guide</a> &gt; </div><br class="hideInXcode"/><!-- end of path -->
        
        <div class="mini_nav_text" align="left">
        <span class="navButtons">
        <a href="../IntelCorePMCTablesAppendix/IntelCorePMCTablesAppendix.html">&lt; Previous Page</a><span style="margin-left: 8px"><a href="../750PMCTablesAppendix/750PMCTablesAppendix.html">Next Page &gt;</a></span>
        </span>
        <span id="showHideTOCUpperSpan">
        <a href="#" onclick="showHideTOC();"><img src="../../../../Resources/Images/show_toc_icon.gif" width="15" height="14" border="0" style="margin-bottom: -2px;" alt="" hideText="Hide TOC" showText="Show TOC" /></a> <a href="#" onclick="showHideTOC();">Hide TOC</a>
        </span>
        </div>

        <hr />
        
        
        <a name="//apple_ref/doc/uid/TP40005233-CH23-SW1" title="Intel Core 2 Performance Counter Event List"></a>
<h1>Intel Core 2 Performance Counter Event List</h1>

<p>Intel’s Core 2 processors have 5 performance counters per core. Two of these are fully programmable, and can count 116 (#1) or 115 (#2) different types of events. The other three counters are fixed, and can only count one type of event (for counter 3: INSTR_RETIRED.ANY, 4: CPU_CLK_UNHALTED.CORE, and 5: CPU_CLK_UNHALTED.REF).</p><p>In addition, the available events can be modified by enabling any of the eight <em>Event-Mask</em> bits associated with each programmable counter. The event-mask bits are critical to determining exactly which events will be counted. Most of the events can be selected without enabling any event-mask bits at all. The mask bits just modify the type of event slightly or the way the counter gets incremented when the event occurs. In particular, the mask settings often act as an event filter, limiting or expanding the selection of related events that can be counted simultaneously. In contrast, for some types of events you<em>must</em> set event-mask bits properly, in order to count anything at all. These bits are labeled ‘Required’ in the event-mask bit list.</p><p>The table below lists each Event Name, the counter (PMC) number(s) for counters which can count the event, the event’s number, and the valid mask bits that can be enabled, for every useful event type. This last column lists mask bits using numbers between 0 and 7. Missing numbers indicate bits that are reserved and should not be enabled. If no mask bits are valid for that type of event, then “none” is listed.</p><p>In Shark, more complete documentation as to what the event names mean and how each mask bit modifies the count are provided as “tool-tips” when you hover the mouse over an event name in the popup menu, or over a specific  bit name in the  event-mask list. The event-mask bit controls are only accessible from the <em>Advanced View</em> controls shown in the <span class="content_text"><a href="../OtherProfilingandTracingTechniques/OtherProfilingandTracingTechniques.html#//apple_ref/doc/uid/TP40005233-CH6-SW7">“Timed Counters: The Performance Counter Spreadsheet.”</a></span> </p><p>For more information on how to configure these counters, see <span class="content_text"><a href="../AdvancedHardwareCounterConfiguration/AdvancedHardwareCounterConfiguration.html#//apple_ref/doc/uid/TP40005233-CH10-SW17">“Intel CPU Performance Counter Configuration.”</a></span></p>
<div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5">

<tr>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Performance Counter Event Name</p></th>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Event Number</p></th>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>PMC Number</p></th>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Valid Event-Mask Bits</p></th>
</tr>


<tr><td  scope="row"><p>BACLEARS</p></td><td ><p>230	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BR_BAC_MISSP_EXEC</p></td><td ><p>138	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BR_BOGUS</p></td><td ><p>228	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BR_CALL_EXEC</p></td><td ><p>146	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BR_CALL_MISSP_EXEC</p></td><td ><p>147	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BR_CND_EXEC</p></td><td ><p>139	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BR_CND_MISSP_EXEC</p></td><td ><p>140	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BR_IND_CALL_EXEC</p></td><td ><p>148	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BR_IND_EXEC</p></td><td ><p>141	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BR_IND_MISSP_EXEC</p></td><td ><p>142	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BR_INST_DECODED</p></td><td ><p>224	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BR_INST_EXEC</p></td><td ><p>136	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BR_INST_RETIRED</p></td><td ><p>196	</p></td><td ><p> 1	</p></td><td ><p>0 1 2 3     6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3 4 5 6 7</p></td></tr>
<tr><td  scope="row"><p>BR_INST_RETIRED.MISPRED</p></td><td ><p>197	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3 4 5    </p></td></tr>
<tr><td  scope="row"><p>BR_MISSP_EXEC</p></td><td ><p>137	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BR_RET_BAC_MISSP_EXEC</p></td><td ><p>145	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BR_RET_EXEC</p></td><td ><p>143	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BR_RET_MISSP_EXEC</p></td><td ><p>144	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BR_TKN_BUBBLE_1</p></td><td ><p>151	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BR_TKN_BUBBLE_2</p></td><td ><p>152	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BUS_BNR_DRV</p></td><td ><p> 97	</p></td><td ><p> 1	</p></td><td ><p>          5    </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BUS_DATA_RCV</p></td><td ><p>100	</p></td><td ><p> 1	</p></td><td ><p>            6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0             7</p></td></tr>
<tr><td  scope="row"><p>BUS_DRDY_CLOCKS</p></td><td ><p> 98	</p></td><td ><p> 1	</p></td><td ><p>          5    </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BUS_HIT_DRV</p></td><td ><p>122	</p></td><td ><p> 1	</p></td><td ><p>          5    </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3   5   7</p></td></tr>
<tr><td  scope="row"><p>BUS_HITM_DRV</p></td><td ><p>123	</p></td><td ><p> 1	</p></td><td ><p>          5    </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3        </p></td></tr>
<tr><td  scope="row"><p>BUS_IO_WAIT</p></td><td ><p>127	</p></td><td ><p> 1	</p></td><td ><p>            6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BUS_LOCK_CLOCKS (Core and Bus Agents masks apply)</p></td><td ><p> 99	</p></td><td ><p> 1	</p></td><td ><p>          5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0           6 7</p></td></tr>
<tr><td  scope="row"><p>BUS_REQ_OUTSTANDING</p></td><td ><p> 96	</p></td><td ><p> 1	</p></td><td ><p>        4 5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BUS_TRAN_RFO</p></td><td ><p>102	</p></td><td ><p> 1	</p></td><td ><p>          5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0             7</p></td></tr>
<tr><td  scope="row"><p>BUS_TRANS_ANY</p></td><td ><p>112	</p></td><td ><p> 1	</p></td><td ><p>          5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0             7</p></td></tr>
<tr><td  scope="row"><p>BUS_TRANS_BRD</p></td><td ><p>101	</p></td><td ><p> 1	</p></td><td ><p>          5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0             7</p></td></tr>
<tr><td  scope="row"><p>BUS_TRANS_BURST</p></td><td ><p>110	</p></td><td ><p> 1	</p></td><td ><p>          5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0             7</p></td></tr>
<tr><td  scope="row"><p>BUS_TRANS_DEF</p></td><td ><p>109	</p></td><td ><p> 1	</p></td><td ><p>          5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0             7</p></td></tr>
<tr><td  scope="row"><p>BUS_TRANS_IFETCH</p></td><td ><p>104	</p></td><td ><p> 1	</p></td><td ><p>          5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0             7</p></td></tr>
<tr><td  scope="row"><p>BUS_TRANS_INVAL</p></td><td ><p>105	</p></td><td ><p> 1	</p></td><td ><p>          5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0             7</p></td></tr>
<tr><td  scope="row"><p>BUS_TRANS_IO</p></td><td ><p>108	</p></td><td ><p> 1	</p></td><td ><p>          5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0             7</p></td></tr>
<tr><td  scope="row"><p>BUS_TRANS_MEM</p></td><td ><p>111	</p></td><td ><p> 1	</p></td><td ><p>          5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0             7</p></td></tr>
<tr><td  scope="row"><p>BUS_TRANS_P</p></td><td ><p>107	</p></td><td ><p> 1	</p></td><td ><p>          5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0             7</p></td></tr>
<tr><td  scope="row"><p>BUS_TRANS_PWR</p></td><td ><p>106	</p></td><td ><p> 1	</p></td><td ><p>          5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0             7</p></td></tr>
<tr><td  scope="row"><p>BUS_TRANS_WB</p></td><td ><p>103	</p></td><td ><p> 1	</p></td><td ><p>          5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>BUSQ_EMPTY</p></td><td ><p>125	</p></td><td ><p> 1	</p></td><td ><p>            6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0             7</p></td></tr>
<tr><td  scope="row"><p>CMP_SNOOP</p></td><td ><p>120	</p></td><td ><p> 1	</p></td><td ><p>0 1         6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>CPU_CLK_UNHALTED</p></td><td ><p> 60	</p></td><td ><p> 1	</p></td><td ><p>0 1            </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>CPU_CLK_UNHALTED.CORE</p></td><td ><p>  0	</p></td><td ><p> 4	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>CPU_CLK_UNHALTED.REF</p></td><td ><p>  0	</p></td><td ><p> 5	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>CYCLES_DIV_BUSY</p></td><td ><p> 20	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>CYCLES_INT</p></td><td ><p>198	</p></td><td ><p> 1	</p></td><td ><p>0 1            </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2   4      </p></td></tr>
<tr><td  scope="row"><p>CYCLES_L1I_MEM_STALLED</p></td><td ><p>134	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0     3        </p></td></tr>
<tr><td  scope="row"><p>DELAYED_BYPASS</p></td><td ><p> 25	</p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>DIVIDES</p></td><td ><p> 19	</p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>DTLB_MISSES</p></td><td ><p>  8	</p></td><td ><p> 1	</p></td><td ><p>0 1 2 3        </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>EIST_TRANS</p></td><td ><p> 58	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>ESP Register</p></td><td ><p>171	</p></td><td ><p> 1	</p></td><td ><p>0 1            </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>EXT_SNOOP</p></td><td ><p>119	</p></td><td ><p> 1	</p></td><td ><p>0 1   3   5    </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>FP_ASSIST</p></td><td ><p> 17	</p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>FP_COMP_OPS_EXE</p></td><td ><p> 16	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>FP_MMX_TRANS</p></td><td ><p>204	</p></td><td ><p> 1	</p></td><td ><p>0 1            </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>HW_INT_RCV</p></td><td ><p>200	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>IDLE_DURING_DIV</p></td><td ><p> 24	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>ILD_STALL</p></td><td ><p>135	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>INST_QUEUE.FULL</p></td><td ><p>131	</p></td><td ><p> 1	</p></td><td ><p>  1            </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>INST_RETIRED</p></td><td ><p>192	</p></td><td ><p> 1	</p></td><td ><p>0 1 2          </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>INSTR_RETIRED.ANY</p></td><td ><p>  0	</p></td><td ><p> 3	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>ITLB</p></td><td ><p>130	</p></td><td ><p> 1	</p></td><td ><p>  1     4   6  </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>ITLB_MISS_RETIRED</p></td><td ><p>201	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3        </p></td></tr>
<tr><td  scope="row"><p>L1D_ALL_REF</p></td><td ><p> 67	</p></td><td ><p> 1	</p></td><td ><p>0 1            </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3 4 5    </p></td></tr>
<tr><td  scope="row"><p>L1D_CACHE_LD</p></td><td ><p> 64	</p></td><td ><p> 1	</p></td><td ><p>0 1 2 3        </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>L1D_CACHE_LOCK</p></td><td ><p> 66	</p></td><td ><p> 1	</p></td><td ><p>0 1 2 3 4      </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>L1D_CACHE_ST</p></td><td ><p> 65	</p></td><td ><p> 1	</p></td><td ><p>0 1 2 3        </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>L1D_M_EVICT</p></td><td ><p> 71	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>L1D_M_REPL</p></td><td ><p> 70	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3        </p></td></tr>
<tr><td  scope="row"><p>L1D_PEND_MISS</p></td><td ><p> 72	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3 4 5    </p></td></tr>
<tr><td  scope="row"><p>L1D_PREFETCH.REQUESTS</p></td><td ><p> 78	</p></td><td ><p> 1	</p></td><td ><p>        4      </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3        </p></td></tr>
<tr><td  scope="row"><p>L1D_REPL</p></td><td ><p> 69	</p></td><td ><p> 1	</p></td><td ><p>0 1 2 3        </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3 4 5 6  </p></td></tr>
<tr><td  scope="row"><p>L1D_SPLIT</p></td><td ><p> 73	</p></td><td ><p> 1	</p></td><td ><p>0 1            </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>L1I_MISSES</p></td><td ><p>129	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0           6 7</p></td></tr>
<tr><td  scope="row"><p>L1I_READS</p></td><td ><p>128	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>L2_ADS</p></td><td ><p> 33	</p></td><td ><p> 1	</p></td><td ><p>            6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>L2_DBUS_BUSY_RD</p></td><td ><p> 35	</p></td><td ><p> 1	</p></td><td ><p>            6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>L2_IFETCH</p></td><td ><p> 40	</p></td><td ><p> 1	</p></td><td ><p>0 1 2 3     6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>L2_LD</p></td><td ><p> 41	</p></td><td ><p> 1	</p></td><td ><p>0 1 2 3 4 5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0           6 7</p></td></tr>
<tr><td  scope="row"><p>L2_LINES_IN</p></td><td ><p> 36	</p></td><td ><p> 1	</p></td><td ><p>        4 5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>L2_LINES_OUT</p></td><td ><p> 38	</p></td><td ><p> 1	</p></td><td ><p>        4 5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>L2_LOCK</p></td><td ><p> 43	</p></td><td ><p> 1	</p></td><td ><p>0 1 2 3 4 5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3 4 5    </p></td></tr>
<tr><td  scope="row"><p>L2_M_LINES_IN</p></td><td ><p> 37	</p></td><td ><p> 1	</p></td><td ><p>            6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>L2_M_LINES_OUT</p></td><td ><p> 39	</p></td><td ><p> 1	</p></td><td ><p>        4 5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0           6 7</p></td></tr>
<tr><td  scope="row"><p>L2_NO_REQ</p></td><td ><p> 50	</p></td><td ><p> 1	</p></td><td ><p>            6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>L2_REJECT_BUSQ</p></td><td ><p> 48	</p></td><td ><p> 1	</p></td><td ><p>0 1 2 3 4 5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>L2_RQSTS</p></td><td ><p> 46	</p></td><td ><p> 1	</p></td><td ><p>0 1 2 3 4 5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3 4 5 6 7</p></td></tr>
<tr><td  scope="row"><p>L2_ST</p></td><td ><p> 42	</p></td><td ><p> 1	</p></td><td ><p>0 1 2 3     6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0           6 7</p></td></tr>
<tr><td  scope="row"><p>LOAD_BLOCK</p></td><td ><p>  3	</p></td><td ><p> 1	</p></td><td ><p>  1 2 3 4 5    </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>LOAD_HIT_PRE</p></td><td ><p> 76	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3        </p></td></tr>
<tr><td  scope="row"><p>MACHINE_NUKES</p></td><td ><p>195	</p></td><td ><p> 1	</p></td><td ><p>0   2          </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3 4      </p></td></tr>
<tr><td  scope="row"><p>MACRO_INSTS.CISC_DECODED</p></td><td ><p>170	</p></td><td ><p> 1	</p></td><td ><p>      3        </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>MEM_LOAD_RETIRED</p></td><td ><p>203	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>MEMORY_DISAMBIGUATION</p></td><td ><p>  9	</p></td><td ><p> 1	</p></td><td ><p>0 1            </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>MISALIGN_MEM_REF</p></td><td ><p>  5	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>MULTIPLIES</p></td><td ><p> 18	</p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>PAGE_WALKS</p></td><td ><p> 12	</p></td><td ><p> 1	</p></td><td ><p>0 1            </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3        </p></td></tr>
<tr><td  scope="row"><p>PREF_RQSTS_DN</p></td><td ><p>248	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>PREF_RQSTS_UP</p></td><td ><p>240	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>RAT_STALLS</p></td><td ><p>210	</p></td><td ><p> 1	</p></td><td ><p>0 1 2 3        </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>RESOURCE_STALLS</p></td><td ><p>220	</p></td><td ><p> 1	</p></td><td ><p>0 1 2 3 4      </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>RS_UOPS_DISPATCHED</p></td><td ><p>160	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>SEG_REG_RENAMES</p></td><td ><p>213	</p></td><td ><p> 1	</p></td><td ><p>0 1 2 3        </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3 4 5    </p></td></tr>
<tr><td  scope="row"><p>SEG_RENAME_STALLS</p></td><td ><p>212	</p></td><td ><p> 1	</p></td><td ><p>0 1 2 3        </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>SEGMENT_REG_LOADS</p></td><td ><p>  6	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0     3 4 5 6 7</p></td></tr>
<tr><td  scope="row"><p>SIMD_ASSIST</p></td><td ><p>205	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3 4 5    </p></td></tr>
<tr><td  scope="row"><p>SIMD_COMP_INST_RETIRED</p></td><td ><p>202	</p></td><td ><p> 1	</p></td><td ><p>0 1 2 3        </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3 4 5 6  </p></td></tr>
<tr><td  scope="row"><p>SIMD_INST_RETIRED</p></td><td ><p>199	</p></td><td ><p> 1	</p></td><td ><p>0 1 2 3 4      </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3 4 5    </p></td></tr>
<tr><td  scope="row"><p>SIMD_INSTR_RETIRED</p></td><td ><p>206	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3 4 5 6  </p></td></tr>
<tr><td  scope="row"><p>SIMD_SAT_INSTR_RETIRED</p></td><td ><p>207	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3        </p></td></tr>
<tr><td  scope="row"><p>SIMD_SAT_UOP_EXEC</p></td><td ><p>177	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>SIMD_UOP_TYPE_EXEC</p></td><td ><p>179	</p></td><td ><p> 1	</p></td><td ><p>0 1 2 3 4 5    </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>SIMD_UOPS_EXEC</p></td><td ><p>176	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>SNOOP_STALL_DRV</p></td><td ><p>126	</p></td><td ><p> 1	</p></td><td ><p>        4 5 6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0             7</p></td></tr>
<tr><td  scope="row"><p>SSE_PRE_EXEC</p></td><td ><p>  7	</p></td><td ><p> 1	</p></td><td ><p>0 1            </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0   2 3   5    </p></td></tr>
<tr><td  scope="row"><p>SSE_PRE_MISS</p></td><td ><p> 75	</p></td><td ><p> 1	</p></td><td ><p>0 1            </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>STORES BLOCKED</p></td><td ><p>  4	</p></td><td ><p> 1	</p></td><td ><p>0 1   3        </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>THERMAL_TRIP</p></td><td ><p> 59	</p></td><td ><p> 1	</p></td><td ><p>            6 7</p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>UOPS_RETIRED</p></td><td ><p>194	</p></td><td ><p> 1	</p></td><td ><p>0 1 2 3        </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>X87_OPS_RETIRED</p></td><td ><p>193	</p></td><td ><p> 1	</p></td><td ><p>0 1 2 3 4 5 6  </p></td></tr>
<tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p> 2	</p></td><td ><p>0              </p></td></tr>

</table></div>



        <br /><br /> 
        
        <div class="mini_nav_text" align="left">
        <span class="navButtons">
        <a href="../IntelCorePMCTablesAppendix/IntelCorePMCTablesAppendix.html">&lt; Previous Page</a><span style="margin-left: 8px"><a href="../750PMCTablesAppendix/750PMCTablesAppendix.html">Next Page &gt;</a></span>
        </span>
        <span id="showHideTOCLowerSpan">
        <a href="#" onclick="showHideTOC();"><img src="../../../../Resources/Images/show_toc_icon.gif" width="15" height="14" border="0" style="margin-bottom: -2px;" alt="" /></a> <a href="#" onclick="showHideTOC();">Hide TOC</a>
        </span>
        </div>

        <br/><hr /><div align="center"><p class="content_text" lang="en" dir="ltr"> <!--#if expr="0=1" -->&#x00a9; 2008 Apple Inc. All Rights Reserved. &#40;<!--#endif -->Last updated: 2008-04-14<!--#if expr="0=1" -->&#041;<!--#endif --></p></div>

        
        <div class="hideOnPrint hideInXcode">
        <!-- start of footer -->
        	<table width="100%" border="0" cellpadding="0" cellspacing="0">
		<tr>
			<td><div style="width: 100%; height: 1px; background-color: #919699; margin-top: 5px; margin-bottom: 15px"></div></td>
		</tr>
		<tr>
			<td align="center"><br/>
				<table border="0" cellpadding="0" cellspacing="0" class="graybox">
					<tr>
						<th>Did this document help you?</th>
					</tr>
					<tr>
						<td>
						    <div style="margin-bottom: 8px"><a href="http://developer.apple.com/feedback/?v=1&url=/documentation/DeveloperTools/Conceptual/SharkUserGuide/IntelCore2PMCTablesAppendix/IntelCore2PMCTablesAppendix.html%3Fid%3DTP40005233-2.0&media=dvd" target=_new>Yes</a>:  Tell us what works for you.</div>
							<div style="margin-bottom: 8px"><a href="http://developer.apple.com/feedback/?v=2&url=/documentation/DeveloperTools/Conceptual/SharkUserGuide/IntelCore2PMCTablesAppendix/IntelCore2PMCTablesAppendix.html%3Fid%3DTP40005233-2.0&media=dvd" target=_new>It&#8217;s good, but:</a> Report typos, inaccuracies, and so forth.</div>
							<div><a href="http://developer.apple.com/feedback/?v=3&url=/documentation/DeveloperTools/Conceptual/SharkUserGuide/IntelCore2PMCTablesAppendix/IntelCore2PMCTablesAppendix.html%3Fid%3DTP40005233-2.0&media=dvd" target=_new>It wasn&#8217;t helpful</a>: Tell us what would have helped.</div>
						</td>
					</tr>
				</table>
			</td>
		</tr>
	</table>

        <!--#include virtual="/includes/framesetfooter" -->
        <!-- end of footer -->
        </div>
    </div>
</body>
</html>