{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1634472021636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634472021636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 17 15:00:19 2021 " "Processing started: Sun Oct 17 15:00:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634472021636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1634472021636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1634472021636 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1634472022337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-rtl " "Found design unit 1: test-rtl" {  } { { "test.vhd" "" { Text "D:/DE2/test/test.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634472022858 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "D:/DE2/test/test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634472022858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634472022858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1634472022895 ""}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "hex0\[0\] test.vhd(20) " "Netlist error at test.vhd(20): can't infer register for hex0\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "test.vhd" "" { Text "D:/DE2/test/test.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1634472022898 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] test.vhd(15) " "Inferred latch for \"hex0\[0\]\" at test.vhd(15)" {  } { { "test.vhd" "" { Text "D:/DE2/test/test.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1634472022898 "|test"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "hex0\[1\] test.vhd(20) " "Netlist error at test.vhd(20): can't infer register for hex0\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "test.vhd" "" { Text "D:/DE2/test/test.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1634472022898 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] test.vhd(15) " "Inferred latch for \"hex0\[1\]\" at test.vhd(15)" {  } { { "test.vhd" "" { Text "D:/DE2/test/test.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1634472022898 "|test"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "hex0\[2\] test.vhd(20) " "Netlist error at test.vhd(20): can't infer register for hex0\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "test.vhd" "" { Text "D:/DE2/test/test.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1634472022898 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] test.vhd(15) " "Inferred latch for \"hex0\[2\]\" at test.vhd(15)" {  } { { "test.vhd" "" { Text "D:/DE2/test/test.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1634472022899 "|test"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "hex0\[3\] test.vhd(20) " "Netlist error at test.vhd(20): can't infer register for hex0\[3\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "test.vhd" "" { Text "D:/DE2/test/test.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1634472022899 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] test.vhd(15) " "Inferred latch for \"hex0\[3\]\" at test.vhd(15)" {  } { { "test.vhd" "" { Text "D:/DE2/test/test.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1634472022899 "|test"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "hex0\[4\] test.vhd(20) " "Netlist error at test.vhd(20): can't infer register for hex0\[4\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "test.vhd" "" { Text "D:/DE2/test/test.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1634472022899 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] test.vhd(15) " "Inferred latch for \"hex0\[4\]\" at test.vhd(15)" {  } { { "test.vhd" "" { Text "D:/DE2/test/test.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1634472022899 "|test"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "hex0\[5\] test.vhd(20) " "Netlist error at test.vhd(20): can't infer register for hex0\[5\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "test.vhd" "" { Text "D:/DE2/test/test.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1634472022899 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] test.vhd(15) " "Inferred latch for \"hex0\[5\]\" at test.vhd(15)" {  } { { "test.vhd" "" { Text "D:/DE2/test/test.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1634472022899 "|test"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "hex0\[6\] test.vhd(20) " "Netlist error at test.vhd(20): can't infer register for hex0\[6\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "test.vhd" "" { Text "D:/DE2/test/test.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1634472022899 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] test.vhd(15) " "Inferred latch for \"hex0\[6\]\" at test.vhd(15)" {  } { { "test.vhd" "" { Text "D:/DE2/test/test.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1634472022899 "|test"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "test.vhd(17) " "HDL error at test.vhd(17): couldn't implement registers for assignments on this clock edge" {  } { { "test.vhd" "" { Text "D:/DE2/test/test.vhd" 17 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1634472022900 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "test.vhd(20) " "HDL error at test.vhd(20): couldn't implement registers for assignments on this clock edge" {  } { { "test.vhd" "" { Text "D:/DE2/test/test.vhd" 20 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1634472022900 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1634472022900 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634472023011 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 17 15:00:23 2021 " "Processing ended: Sun Oct 17 15:00:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634472023011 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634472023011 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634472023011 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634472023011 ""}
