-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity convolution5_hls is
generic (
    C_M_AXI_INPUT_R_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_INPUT_R_ID_WIDTH : INTEGER := 1;
    C_M_AXI_INPUT_R_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INPUT_R_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_INPUT_R_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INPUT_R_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INPUT_R_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INPUT_R_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WEIGHTS_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_WEIGHTS_ID_WIDTH : INTEGER := 1;
    C_M_AXI_WEIGHTS_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WEIGHTS_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_WEIGHTS_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WEIGHTS_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WEIGHTS_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WEIGHTS_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BIAS_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_BIAS_ID_WIDTH : INTEGER := 1;
    C_M_AXI_BIAS_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BIAS_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_BIAS_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BIAS_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BIAS_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BIAS_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_OUTPUT_R_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_OUTPUT_R_ID_WIDTH : INTEGER := 1;
    C_M_AXI_OUTPUT_R_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_OUTPUT_R_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_OUTPUT_R_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_OUTPUT_R_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_OUTPUT_R_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_OUTPUT_R_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CTRL_BUS_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CTRL_BUS_DATA_WIDTH : INTEGER := 32;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_BIAS_USER_VALUE : INTEGER := 0;
    C_M_AXI_BIAS_PROT_VALUE : INTEGER := 0;
    C_M_AXI_BIAS_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_INPUT_R_USER_VALUE : INTEGER := 0;
    C_M_AXI_INPUT_R_PROT_VALUE : INTEGER := 0;
    C_M_AXI_INPUT_R_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_OUTPUT_R_USER_VALUE : INTEGER := 0;
    C_M_AXI_OUTPUT_R_PROT_VALUE : INTEGER := 0;
    C_M_AXI_OUTPUT_R_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_WEIGHTS_USER_VALUE : INTEGER := 0;
    C_M_AXI_WEIGHTS_PROT_VALUE : INTEGER := 0;
    C_M_AXI_WEIGHTS_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_INPUT_r_AWVALID : OUT STD_LOGIC;
    m_axi_INPUT_r_AWREADY : IN STD_LOGIC;
    m_axi_INPUT_r_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_ADDR_WIDTH-1 downto 0);
    m_axi_INPUT_r_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_ID_WIDTH-1 downto 0);
    m_axi_INPUT_r_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_INPUT_r_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_INPUT_r_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_INPUT_r_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_AWUSER_WIDTH-1 downto 0);
    m_axi_INPUT_r_WVALID : OUT STD_LOGIC;
    m_axi_INPUT_r_WREADY : IN STD_LOGIC;
    m_axi_INPUT_r_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_DATA_WIDTH-1 downto 0);
    m_axi_INPUT_r_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_DATA_WIDTH/8-1 downto 0);
    m_axi_INPUT_r_WLAST : OUT STD_LOGIC;
    m_axi_INPUT_r_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_ID_WIDTH-1 downto 0);
    m_axi_INPUT_r_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_WUSER_WIDTH-1 downto 0);
    m_axi_INPUT_r_ARVALID : OUT STD_LOGIC;
    m_axi_INPUT_r_ARREADY : IN STD_LOGIC;
    m_axi_INPUT_r_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_ADDR_WIDTH-1 downto 0);
    m_axi_INPUT_r_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_ID_WIDTH-1 downto 0);
    m_axi_INPUT_r_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_INPUT_r_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_INPUT_r_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_INPUT_r_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_ARUSER_WIDTH-1 downto 0);
    m_axi_INPUT_r_RVALID : IN STD_LOGIC;
    m_axi_INPUT_r_RREADY : OUT STD_LOGIC;
    m_axi_INPUT_r_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_DATA_WIDTH-1 downto 0);
    m_axi_INPUT_r_RLAST : IN STD_LOGIC;
    m_axi_INPUT_r_RID : IN STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_ID_WIDTH-1 downto 0);
    m_axi_INPUT_r_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_RUSER_WIDTH-1 downto 0);
    m_axi_INPUT_r_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_BVALID : IN STD_LOGIC;
    m_axi_INPUT_r_BREADY : OUT STD_LOGIC;
    m_axi_INPUT_r_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_BID : IN STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_ID_WIDTH-1 downto 0);
    m_axi_INPUT_r_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_BUSER_WIDTH-1 downto 0);
    m_axi_WEIGHTS_AWVALID : OUT STD_LOGIC;
    m_axi_WEIGHTS_AWREADY : IN STD_LOGIC;
    m_axi_WEIGHTS_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_ADDR_WIDTH-1 downto 0);
    m_axi_WEIGHTS_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_ID_WIDTH-1 downto 0);
    m_axi_WEIGHTS_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_WEIGHTS_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_WEIGHTS_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_WEIGHTS_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_WEIGHTS_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_WEIGHTS_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_WEIGHTS_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_WEIGHTS_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_WEIGHTS_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_AWUSER_WIDTH-1 downto 0);
    m_axi_WEIGHTS_WVALID : OUT STD_LOGIC;
    m_axi_WEIGHTS_WREADY : IN STD_LOGIC;
    m_axi_WEIGHTS_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_DATA_WIDTH-1 downto 0);
    m_axi_WEIGHTS_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_DATA_WIDTH/8-1 downto 0);
    m_axi_WEIGHTS_WLAST : OUT STD_LOGIC;
    m_axi_WEIGHTS_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_ID_WIDTH-1 downto 0);
    m_axi_WEIGHTS_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_WUSER_WIDTH-1 downto 0);
    m_axi_WEIGHTS_ARVALID : OUT STD_LOGIC;
    m_axi_WEIGHTS_ARREADY : IN STD_LOGIC;
    m_axi_WEIGHTS_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_ADDR_WIDTH-1 downto 0);
    m_axi_WEIGHTS_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_ID_WIDTH-1 downto 0);
    m_axi_WEIGHTS_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_WEIGHTS_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_WEIGHTS_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_WEIGHTS_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_WEIGHTS_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_WEIGHTS_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_WEIGHTS_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_WEIGHTS_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_WEIGHTS_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_ARUSER_WIDTH-1 downto 0);
    m_axi_WEIGHTS_RVALID : IN STD_LOGIC;
    m_axi_WEIGHTS_RREADY : OUT STD_LOGIC;
    m_axi_WEIGHTS_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_DATA_WIDTH-1 downto 0);
    m_axi_WEIGHTS_RLAST : IN STD_LOGIC;
    m_axi_WEIGHTS_RID : IN STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_ID_WIDTH-1 downto 0);
    m_axi_WEIGHTS_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_RUSER_WIDTH-1 downto 0);
    m_axi_WEIGHTS_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_WEIGHTS_BVALID : IN STD_LOGIC;
    m_axi_WEIGHTS_BREADY : OUT STD_LOGIC;
    m_axi_WEIGHTS_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_WEIGHTS_BID : IN STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_ID_WIDTH-1 downto 0);
    m_axi_WEIGHTS_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_BUSER_WIDTH-1 downto 0);
    m_axi_BIAS_AWVALID : OUT STD_LOGIC;
    m_axi_BIAS_AWREADY : IN STD_LOGIC;
    m_axi_BIAS_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_BIAS_ADDR_WIDTH-1 downto 0);
    m_axi_BIAS_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_BIAS_ID_WIDTH-1 downto 0);
    m_axi_BIAS_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_BIAS_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BIAS_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BIAS_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BIAS_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BIAS_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BIAS_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BIAS_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BIAS_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_BIAS_AWUSER_WIDTH-1 downto 0);
    m_axi_BIAS_WVALID : OUT STD_LOGIC;
    m_axi_BIAS_WREADY : IN STD_LOGIC;
    m_axi_BIAS_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_BIAS_DATA_WIDTH-1 downto 0);
    m_axi_BIAS_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_BIAS_DATA_WIDTH/8-1 downto 0);
    m_axi_BIAS_WLAST : OUT STD_LOGIC;
    m_axi_BIAS_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_BIAS_ID_WIDTH-1 downto 0);
    m_axi_BIAS_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_BIAS_WUSER_WIDTH-1 downto 0);
    m_axi_BIAS_ARVALID : OUT STD_LOGIC;
    m_axi_BIAS_ARREADY : IN STD_LOGIC;
    m_axi_BIAS_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_BIAS_ADDR_WIDTH-1 downto 0);
    m_axi_BIAS_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_BIAS_ID_WIDTH-1 downto 0);
    m_axi_BIAS_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_BIAS_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BIAS_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BIAS_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BIAS_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BIAS_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BIAS_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BIAS_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BIAS_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_BIAS_ARUSER_WIDTH-1 downto 0);
    m_axi_BIAS_RVALID : IN STD_LOGIC;
    m_axi_BIAS_RREADY : OUT STD_LOGIC;
    m_axi_BIAS_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_BIAS_DATA_WIDTH-1 downto 0);
    m_axi_BIAS_RLAST : IN STD_LOGIC;
    m_axi_BIAS_RID : IN STD_LOGIC_VECTOR (C_M_AXI_BIAS_ID_WIDTH-1 downto 0);
    m_axi_BIAS_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BIAS_RUSER_WIDTH-1 downto 0);
    m_axi_BIAS_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BIAS_BVALID : IN STD_LOGIC;
    m_axi_BIAS_BREADY : OUT STD_LOGIC;
    m_axi_BIAS_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BIAS_BID : IN STD_LOGIC_VECTOR (C_M_AXI_BIAS_ID_WIDTH-1 downto 0);
    m_axi_BIAS_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BIAS_BUSER_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_AWVALID : OUT STD_LOGIC;
    m_axi_OUTPUT_r_AWREADY : IN STD_LOGIC;
    m_axi_OUTPUT_r_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_ADDR_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_ID_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_OUTPUT_r_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_OUTPUT_r_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_OUTPUT_r_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_OUTPUT_r_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_OUTPUT_r_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_OUTPUT_r_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_OUTPUT_r_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_OUTPUT_r_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_AWUSER_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_WVALID : OUT STD_LOGIC;
    m_axi_OUTPUT_r_WREADY : IN STD_LOGIC;
    m_axi_OUTPUT_r_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_DATA_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_DATA_WIDTH/8-1 downto 0);
    m_axi_OUTPUT_r_WLAST : OUT STD_LOGIC;
    m_axi_OUTPUT_r_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_ID_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_WUSER_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_ARVALID : OUT STD_LOGIC;
    m_axi_OUTPUT_r_ARREADY : IN STD_LOGIC;
    m_axi_OUTPUT_r_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_ADDR_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_ID_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_OUTPUT_r_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_OUTPUT_r_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_OUTPUT_r_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_OUTPUT_r_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_OUTPUT_r_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_OUTPUT_r_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_OUTPUT_r_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_OUTPUT_r_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_ARUSER_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_RVALID : IN STD_LOGIC;
    m_axi_OUTPUT_r_RREADY : OUT STD_LOGIC;
    m_axi_OUTPUT_r_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_DATA_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_RLAST : IN STD_LOGIC;
    m_axi_OUTPUT_r_RID : IN STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_ID_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_RUSER_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_OUTPUT_r_BVALID : IN STD_LOGIC;
    m_axi_OUTPUT_r_BREADY : OUT STD_LOGIC;
    m_axi_OUTPUT_r_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_OUTPUT_r_BID : IN STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_ID_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_BUSER_WIDTH-1 downto 0);
    s_axi_CTRL_BUS_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_BUS_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_BUS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_BUS_WVALID : IN STD_LOGIC;
    s_axi_CTRL_BUS_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_BUS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_BUS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_BUS_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_BUS_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_BUS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_BUS_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_BUS_RREADY : IN STD_LOGIC;
    s_axi_CTRL_BUS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_BUS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BUS_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BUS_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BUS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of convolution5_hls is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "convolution5_hls_convolution5_hls,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=146266,HLS_SYN_TPT=none,HLS_SYN_MEM=16,HLS_SYN_DSP=0,HLS_SYN_FF=7698,HLS_SYN_LUT=8604,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (95 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (95 downto 0) := "000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (95 downto 0) := "000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (95 downto 0) := "000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (95 downto 0) := "000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (95 downto 0) := "000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state91 : STD_LOGIC_VECTOR (95 downto 0) := "000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (95 downto 0) := "000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (95 downto 0) := "000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state94 : STD_LOGIC_VECTOR (95 downto 0) := "001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state95 : STD_LOGIC_VECTOR (95 downto 0) := "010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state96 : STD_LOGIC_VECTOR (95 downto 0) := "100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv18_640 : STD_LOGIC_VECTOR (17 downto 0) := "000000011001000000";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv9_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_const_lv18_C80 : STD_LOGIC_VECTOR (17 downto 0) := "000000110010000000";
    constant ap_const_lv10_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_const_lv9_C : STD_LOGIC_VECTOR (8 downto 0) := "000001100";
    constant ap_const_lv9_8 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_const_lv10_8 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_const_lv10_C : STD_LOGIC_VECTOR (9 downto 0) := "0000001100";
    constant ap_const_lv9_18 : STD_LOGIC_VECTOR (8 downto 0) := "000011000";
    constant ap_const_lv9_1C : STD_LOGIC_VECTOR (8 downto 0) := "000011100";
    constant ap_const_lv18_12C0 : STD_LOGIC_VECTOR (17 downto 0) := "000001001011000000";
    constant ap_const_lv18_1900 : STD_LOGIC_VECTOR (17 downto 0) := "000001100100000000";
    constant ap_const_lv18_1F40 : STD_LOGIC_VECTOR (17 downto 0) := "000001111101000000";
    constant ap_const_lv18_2580 : STD_LOGIC_VECTOR (17 downto 0) := "000010010110000000";
    constant ap_const_lv18_2BC0 : STD_LOGIC_VECTOR (17 downto 0) := "000010101111000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal input_r_r : STD_LOGIC_VECTOR (63 downto 0);
    signal weights_r : STD_LOGIC_VECTOR (63 downto 0);
    signal bias_r : STD_LOGIC_VECTOR (63 downto 0);
    signal output_r_r : STD_LOGIC_VECTOR (63 downto 0);
    signal INPUT_r_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal WEIGHTS_blk_n_AR : STD_LOGIC;
    signal BIAS_blk_n_AR : STD_LOGIC;
    signal BIAS_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal OUTPUT_r_blk_n_AW : STD_LOGIC;
    signal OUTPUT_r_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal OUTPUT_r_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal ap_CS_fsm_state86 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state86 : signal is "none";
    signal ap_CS_fsm_state91 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state91 : signal is "none";
    signal ap_CS_fsm_state96 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state96 : signal is "none";
    signal grp_fu_593_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_597 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal ap_CS_fsm_state90 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state90 : signal is "none";
    signal output_r_read_reg_1523 : STD_LOGIC_VECTOR (63 downto 0);
    signal bias_read_reg_1535 : STD_LOGIC_VECTOR (63 downto 0);
    signal weights_read_reg_1547 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_fu_601_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln_reg_1607 : STD_LOGIC_VECTOR (61 downto 0);
    signal INPUT_r_addr_reg_1619 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln24_fu_639_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln24_reg_1627 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal trunc_ln24_1_reg_1638 : STD_LOGIC_VECTOR (61 downto 0);
    signal shl_ln_fu_664_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln_reg_1644 : STD_LOGIC_VECTOR (8 downto 0);
    signal BIAS_addr_reg_1653 : STD_LOGIC_VECTOR (63 downto 0);
    signal OUTPUT_r_addr_reg_1659 : STD_LOGIC_VECTOR (63 downto 0);
    signal BIAS_addr_read_reg_1670 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln24_2_reg_1675 : STD_LOGIC_VECTOR (61 downto 0);
    signal or_ln36_fu_771_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln36_reg_1681 : STD_LOGIC_VECTOR (8 downto 0);
    signal BIAS_addr_1_reg_1686 : STD_LOGIC_VECTOR (63 downto 0);
    signal OUTPUT_r_addr_1_reg_1692 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln36_fu_834_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln24_3_reg_1711 : STD_LOGIC_VECTOR (61 downto 0);
    signal BIAS_addr_2_reg_1717 : STD_LOGIC_VECTOR (63 downto 0);
    signal OUTPUT_r_addr_2_reg_1723 : STD_LOGIC_VECTOR (63 downto 0);
    signal BIAS_addr_3_reg_1734 : STD_LOGIC_VECTOR (63 downto 0);
    signal OUTPUT_r_addr_3_reg_1740 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln36_4_fu_1014_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln36_4_reg_1746 : STD_LOGIC_VECTOR (9 downto 0);
    signal BIAS_addr_4_reg_1751 : STD_LOGIC_VECTOR (63 downto 0);
    signal OUTPUT_r_addr_4_reg_1757 : STD_LOGIC_VECTOR (63 downto 0);
    signal BIAS_addr_5_reg_1763 : STD_LOGIC_VECTOR (63 downto 0);
    signal OUTPUT_r_addr_5_reg_1769 : STD_LOGIC_VECTOR (63 downto 0);
    signal BIAS_addr_6_reg_1775 : STD_LOGIC_VECTOR (63 downto 0);
    signal OUTPUT_r_addr_6_reg_1781 : STD_LOGIC_VECTOR (63 downto 0);
    signal BIAS_addr_7_reg_1787 : STD_LOGIC_VECTOR (63 downto 0);
    signal OUTPUT_r_addr_7_reg_1793 : STD_LOGIC_VECTOR (63 downto 0);
    signal BIAS_addr_1_read_reg_1799 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_2_fu_1259_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal BIAS_addr_2_read_reg_1812 : STD_LOGIC_VECTOR (31 downto 0);
    signal BIAS_addr_3_read_reg_1817 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_4_fu_1267_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal BIAS_addr_4_read_reg_1830 : STD_LOGIC_VECTOR (31 downto 0);
    signal BIAS_addr_5_read_reg_1835 : STD_LOGIC_VECTOR (31 downto 0);
    signal BIAS_addr_6_read_reg_1840 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln24_4_reg_1845 : STD_LOGIC_VECTOR (61 downto 0);
    signal BIAS_addr_7_read_reg_1851 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln24_5_reg_1861 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal bitcast_ln36_6_fu_1343_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln24_6_reg_1880 : STD_LOGIC_VECTOR (61 downto 0);
    signal bitcast_ln36_8_fu_1390_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln24_7_reg_1899 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln24_8_reg_1905 : STD_LOGIC_VECTOR (61 downto 0);
    signal bitcast_ln36_10_fu_1461_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_12_fu_1484_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_14_fu_1507_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state87 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state87 : signal is "none";
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_start : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_done : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_idle : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_ready : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_WVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_WLAST : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_RREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_BREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_WVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_WLAST : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_RREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_BREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_sum_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_sum_1_out_ap_vld : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1945_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1945_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1945_p_ce : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1949_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1949_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1949_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1949_p_ce : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_start : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_done : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_idle : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_ready : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_WVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_WLAST : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_RREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_BREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_WVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_WLAST : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_RREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_BREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_sum_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_sum_3_out_ap_vld : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1945_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1945_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1945_p_ce : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1949_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1949_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1949_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1949_p_ce : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_start : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_done : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_idle : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_ready : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_WVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_WLAST : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_RREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_BREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_WVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_WLAST : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_RREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_BREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_sum_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_sum_5_out_ap_vld : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1945_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1945_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1945_p_ce : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1949_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1949_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1949_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1949_p_ce : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_ap_start : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_ap_done : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_ap_idle : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_ap_ready : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_WVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_WLAST : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_RREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_BREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_WVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_WLAST : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_RREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_BREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_sum_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_sum_7_out_ap_vld : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1945_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1945_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1945_p_ce : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1949_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1949_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1949_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1949_p_ce : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_start : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_done : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_idle : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_ready : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_WVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_WLAST : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_RREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_BREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_WVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_WLAST : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_RREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_BREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_sum_9_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_sum_9_out_ap_vld : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1945_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1945_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1945_p_ce : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1949_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1949_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1949_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1949_p_ce : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_start : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_done : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_idle : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_ready : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_WVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_WLAST : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_RREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_BREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_WVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_WLAST : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_RREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_BREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_sum_11_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_sum_11_out_ap_vld : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1945_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1945_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1945_p_ce : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1949_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1949_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1949_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1949_p_ce : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_start : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_done : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_idle : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_ready : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_WVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_WLAST : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_RREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_BREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_WVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_WLAST : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_RREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_BREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_sum_13_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_sum_13_out_ap_vld : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1945_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1945_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1945_p_ce : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1949_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1949_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1949_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1949_p_ce : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_start : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_done : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_idle : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_ready : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_WVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_WLAST : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_RREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_BREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_WVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_WLAST : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_RREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_BREADY : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_sum_15_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_sum_15_out_ap_vld : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1945_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1945_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1945_p_ce : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1949_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1949_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1949_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1949_p_ce : STD_LOGIC;
    signal BIAS_AWREADY : STD_LOGIC;
    signal BIAS_WREADY : STD_LOGIC;
    signal BIAS_ARVALID : STD_LOGIC;
    signal BIAS_ARREADY : STD_LOGIC;
    signal BIAS_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal BIAS_RVALID : STD_LOGIC;
    signal BIAS_RREADY : STD_LOGIC;
    signal BIAS_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal BIAS_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal BIAS_BVALID : STD_LOGIC;
    signal INPUT_r_AWREADY : STD_LOGIC;
    signal INPUT_r_WREADY : STD_LOGIC;
    signal INPUT_r_ARVALID : STD_LOGIC;
    signal INPUT_r_ARREADY : STD_LOGIC;
    signal INPUT_r_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal INPUT_r_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal INPUT_r_RVALID : STD_LOGIC;
    signal INPUT_r_RREADY : STD_LOGIC;
    signal INPUT_r_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal INPUT_r_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal INPUT_r_BVALID : STD_LOGIC;
    signal OUTPUT_r_AWVALID : STD_LOGIC;
    signal OUTPUT_r_AWREADY : STD_LOGIC;
    signal OUTPUT_r_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal OUTPUT_r_WVALID : STD_LOGIC;
    signal OUTPUT_r_WREADY : STD_LOGIC;
    signal OUTPUT_r_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal OUTPUT_r_ARREADY : STD_LOGIC;
    signal OUTPUT_r_RVALID : STD_LOGIC;
    signal OUTPUT_r_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal OUTPUT_r_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal OUTPUT_r_BVALID : STD_LOGIC;
    signal OUTPUT_r_BREADY : STD_LOGIC;
    signal WEIGHTS_AWREADY : STD_LOGIC;
    signal WEIGHTS_WREADY : STD_LOGIC;
    signal WEIGHTS_ARVALID : STD_LOGIC;
    signal WEIGHTS_ARREADY : STD_LOGIC;
    signal WEIGHTS_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal WEIGHTS_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal WEIGHTS_RVALID : STD_LOGIC;
    signal WEIGHTS_RREADY : STD_LOGIC;
    signal WEIGHTS_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal WEIGHTS_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal WEIGHTS_BVALID : STD_LOGIC;
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_start_reg : STD_LOGIC := '0';
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state85 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state85 : signal is "none";
    signal sext_ln24_fu_611_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln36_fu_691_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln18_fu_629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln36_1_fu_716_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln24_1_fu_737_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln36_2_fu_795_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln36_3_fu_820_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln24_2_fu_838_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln36_4_fu_905_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln36_5_fu_930_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln24_3_fu_940_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln36_6_fu_974_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln36_7_fu_999_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln36_8_fu_1043_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln36_9_fu_1068_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln36_10_fu_1102_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln36_11_fu_1127_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln36_12_fu_1161_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln36_13_fu_1186_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln36_14_fu_1220_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln36_15_fu_1245_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln24_4_fu_1305_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln24_5_fu_1347_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln24_6_fu_1394_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln24_7_fu_1465_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln24_8_fu_1488_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_state13_io : BOOLEAN;
    signal ap_block_state23_io : BOOLEAN;
    signal ap_block_state37_io : BOOLEAN;
    signal ap_block_state47_io : BOOLEAN;
    signal ap_block_state57_io : BOOLEAN;
    signal ap_block_state67_io : BOOLEAN;
    signal ap_block_state77_io : BOOLEAN;
    signal bitcast_ln36_1_fu_848_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state24_io : BOOLEAN;
    signal ap_block_state25_io : BOOLEAN;
    signal ap_block_state26_io : BOOLEAN;
    signal ap_block_state27_io : BOOLEAN;
    signal ap_block_state28_io : BOOLEAN;
    signal bitcast_ln36_3_fu_1271_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_5_fu_1300_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_7_fu_1357_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_9_fu_1404_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_11_fu_1475_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_13_fu_1498_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_15_fu_1511_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal co_fu_158 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln18_fu_726_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_593_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_593_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln24_fu_639_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln24_fu_639_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln24_fu_645_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln24_fu_649_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln36_fu_672_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln36_fu_676_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1_fu_681_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln36_1_fu_701_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln36_1_fu_706_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln24_1_fu_747_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln24_1_fu_752_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln24_2_fu_756_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln36_1_fu_776_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln36_2_fu_780_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln36_2_fu_785_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln36_3_fu_805_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln36_3_fu_810_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln24_3_fu_853_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln24_2_fu_858_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln24_4_fu_862_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln36_2_fu_867_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln36_4_fu_880_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln36_3_fu_886_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln36_5_fu_890_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln36_4_fu_895_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln36_6_fu_915_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln36_5_fu_920_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal or_ln36_2_fu_950_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln36_5_fu_955_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln36_7_fu_959_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln36_6_fu_964_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln36_8_fu_984_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln36_7_fu_989_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal or_ln36_1_fu_1009_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln36_9_fu_1018_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln36_6_fu_1024_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln36_10_fu_1028_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln36_8_fu_1033_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln36_11_fu_1053_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln36_9_fu_1058_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln36_12_fu_1078_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln36_7_fu_1083_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln36_13_fu_1087_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln36_s_fu_1092_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln36_14_fu_1112_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln36_10_fu_1117_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal or_ln36_3_fu_1137_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln36_8_fu_1142_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln36_15_fu_1146_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln36_11_fu_1151_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln36_16_fu_1171_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln36_12_fu_1176_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal or_ln36_4_fu_1196_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln36_9_fu_1201_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln36_17_fu_1205_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln36_13_fu_1210_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln36_18_fu_1230_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln36_14_fu_1235_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln24_5_fu_1276_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln24_3_fu_1281_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln24_6_fu_1285_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln24_7_fu_1315_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln24_4_fu_1320_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln24_8_fu_1324_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln24_9_fu_1362_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln24_5_fu_1367_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln24_10_fu_1371_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln24_11_fu_1409_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln24_6_fu_1414_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln24_12_fu_1418_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln24_13_fu_1433_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln24_7_fu_1438_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln24_14_fu_1442_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_593_ce : STD_LOGIC;
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal ap_CS_fsm_state88 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state88 : signal is "none";
    signal ap_CS_fsm_state89 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state89 : signal is "none";
    signal grp_fu_1945_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1945_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1945_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1945_ce : STD_LOGIC;
    signal grp_fu_1949_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1949_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1949_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1949_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal ap_ST_fsm_state84_blk : STD_LOGIC;
    signal ap_ST_fsm_state85_blk : STD_LOGIC;
    signal ap_ST_fsm_state86_blk : STD_LOGIC;
    signal ap_ST_fsm_state87_blk : STD_LOGIC;
    signal ap_ST_fsm_state88_blk : STD_LOGIC;
    signal ap_ST_fsm_state89_blk : STD_LOGIC;
    signal ap_ST_fsm_state90_blk : STD_LOGIC;
    signal ap_ST_fsm_state91_blk : STD_LOGIC;
    signal ap_ST_fsm_state92_blk : STD_LOGIC;
    signal ap_ST_fsm_state93_blk : STD_LOGIC;
    signal ap_ST_fsm_state94_blk : STD_LOGIC;
    signal ap_ST_fsm_state95_blk : STD_LOGIC;
    signal ap_ST_fsm_state96_blk : STD_LOGIC;
    signal mul_ln24_fu_639_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component convolution5_hls_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_WEIGHTS_AWVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_AWREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_WEIGHTS_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_WVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_WREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_WLAST : OUT STD_LOGIC;
        m_axi_WEIGHTS_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_ARVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_ARREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_WEIGHTS_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RVALID : IN STD_LOGIC;
        m_axi_WEIGHTS_RREADY : OUT STD_LOGIC;
        m_axi_WEIGHTS_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_RLAST : IN STD_LOGIC;
        m_axi_WEIGHTS_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_WEIGHTS_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_BVALID : IN STD_LOGIC;
        m_axi_WEIGHTS_BREADY : OUT STD_LOGIC;
        m_axi_WEIGHTS_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_AWVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_AWREADY : IN STD_LOGIC;
        m_axi_INPUT_r_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_INPUT_r_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_WVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_WREADY : IN STD_LOGIC;
        m_axi_INPUT_r_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_WLAST : OUT STD_LOGIC;
        m_axi_INPUT_r_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_ARVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_ARREADY : IN STD_LOGIC;
        m_axi_INPUT_r_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_INPUT_r_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RVALID : IN STD_LOGIC;
        m_axi_INPUT_r_RREADY : OUT STD_LOGIC;
        m_axi_INPUT_r_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_RLAST : IN STD_LOGIC;
        m_axi_INPUT_r_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_INPUT_r_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_BVALID : IN STD_LOGIC;
        m_axi_INPUT_r_BREADY : OUT STD_LOGIC;
        m_axi_INPUT_r_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln24 : IN STD_LOGIC_VECTOR (61 downto 0);
        sext_ln24_1 : IN STD_LOGIC_VECTOR (61 downto 0);
        sum_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_1_out_ap_vld : OUT STD_LOGIC;
        grp_fu_1945_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_ce : OUT STD_LOGIC;
        grp_fu_1949_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1949_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_ce : OUT STD_LOGIC );
    end component;


    component convolution5_hls_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_WEIGHTS_AWVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_AWREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_WEIGHTS_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_WVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_WREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_WLAST : OUT STD_LOGIC;
        m_axi_WEIGHTS_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_ARVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_ARREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_WEIGHTS_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RVALID : IN STD_LOGIC;
        m_axi_WEIGHTS_RREADY : OUT STD_LOGIC;
        m_axi_WEIGHTS_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_RLAST : IN STD_LOGIC;
        m_axi_WEIGHTS_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_WEIGHTS_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_BVALID : IN STD_LOGIC;
        m_axi_WEIGHTS_BREADY : OUT STD_LOGIC;
        m_axi_WEIGHTS_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_AWVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_AWREADY : IN STD_LOGIC;
        m_axi_INPUT_r_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_INPUT_r_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_WVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_WREADY : IN STD_LOGIC;
        m_axi_INPUT_r_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_WLAST : OUT STD_LOGIC;
        m_axi_INPUT_r_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_ARVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_ARREADY : IN STD_LOGIC;
        m_axi_INPUT_r_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_INPUT_r_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RVALID : IN STD_LOGIC;
        m_axi_INPUT_r_RREADY : OUT STD_LOGIC;
        m_axi_INPUT_r_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_RLAST : IN STD_LOGIC;
        m_axi_INPUT_r_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_INPUT_r_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_BVALID : IN STD_LOGIC;
        m_axi_INPUT_r_BREADY : OUT STD_LOGIC;
        m_axi_INPUT_r_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln24 : IN STD_LOGIC_VECTOR (61 downto 0);
        sext_ln24_2 : IN STD_LOGIC_VECTOR (61 downto 0);
        sum_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_3_out_ap_vld : OUT STD_LOGIC;
        grp_fu_1945_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_ce : OUT STD_LOGIC;
        grp_fu_1949_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1949_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_ce : OUT STD_LOGIC );
    end component;


    component convolution5_hls_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_WEIGHTS_AWVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_AWREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_WEIGHTS_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_WVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_WREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_WLAST : OUT STD_LOGIC;
        m_axi_WEIGHTS_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_ARVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_ARREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_WEIGHTS_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RVALID : IN STD_LOGIC;
        m_axi_WEIGHTS_RREADY : OUT STD_LOGIC;
        m_axi_WEIGHTS_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_RLAST : IN STD_LOGIC;
        m_axi_WEIGHTS_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_WEIGHTS_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_BVALID : IN STD_LOGIC;
        m_axi_WEIGHTS_BREADY : OUT STD_LOGIC;
        m_axi_WEIGHTS_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_AWVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_AWREADY : IN STD_LOGIC;
        m_axi_INPUT_r_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_INPUT_r_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_WVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_WREADY : IN STD_LOGIC;
        m_axi_INPUT_r_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_WLAST : OUT STD_LOGIC;
        m_axi_INPUT_r_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_ARVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_ARREADY : IN STD_LOGIC;
        m_axi_INPUT_r_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_INPUT_r_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RVALID : IN STD_LOGIC;
        m_axi_INPUT_r_RREADY : OUT STD_LOGIC;
        m_axi_INPUT_r_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_RLAST : IN STD_LOGIC;
        m_axi_INPUT_r_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_INPUT_r_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_BVALID : IN STD_LOGIC;
        m_axi_INPUT_r_BREADY : OUT STD_LOGIC;
        m_axi_INPUT_r_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln24 : IN STD_LOGIC_VECTOR (61 downto 0);
        sext_ln24_3 : IN STD_LOGIC_VECTOR (61 downto 0);
        sum_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_5_out_ap_vld : OUT STD_LOGIC;
        grp_fu_1945_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_ce : OUT STD_LOGIC;
        grp_fu_1949_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1949_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_ce : OUT STD_LOGIC );
    end component;


    component convolution5_hls_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_WEIGHTS_AWVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_AWREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_WEIGHTS_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_WVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_WREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_WLAST : OUT STD_LOGIC;
        m_axi_WEIGHTS_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_ARVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_ARREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_WEIGHTS_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RVALID : IN STD_LOGIC;
        m_axi_WEIGHTS_RREADY : OUT STD_LOGIC;
        m_axi_WEIGHTS_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_RLAST : IN STD_LOGIC;
        m_axi_WEIGHTS_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_WEIGHTS_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_BVALID : IN STD_LOGIC;
        m_axi_WEIGHTS_BREADY : OUT STD_LOGIC;
        m_axi_WEIGHTS_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_AWVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_AWREADY : IN STD_LOGIC;
        m_axi_INPUT_r_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_INPUT_r_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_WVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_WREADY : IN STD_LOGIC;
        m_axi_INPUT_r_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_WLAST : OUT STD_LOGIC;
        m_axi_INPUT_r_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_ARVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_ARREADY : IN STD_LOGIC;
        m_axi_INPUT_r_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_INPUT_r_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RVALID : IN STD_LOGIC;
        m_axi_INPUT_r_RREADY : OUT STD_LOGIC;
        m_axi_INPUT_r_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_RLAST : IN STD_LOGIC;
        m_axi_INPUT_r_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_INPUT_r_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_BVALID : IN STD_LOGIC;
        m_axi_INPUT_r_BREADY : OUT STD_LOGIC;
        m_axi_INPUT_r_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln24 : IN STD_LOGIC_VECTOR (61 downto 0);
        sext_ln24_4 : IN STD_LOGIC_VECTOR (61 downto 0);
        sum_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_7_out_ap_vld : OUT STD_LOGIC;
        grp_fu_1945_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_ce : OUT STD_LOGIC;
        grp_fu_1949_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1949_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_ce : OUT STD_LOGIC );
    end component;


    component convolution5_hls_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_WEIGHTS_AWVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_AWREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_WEIGHTS_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_WVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_WREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_WLAST : OUT STD_LOGIC;
        m_axi_WEIGHTS_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_ARVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_ARREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_WEIGHTS_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RVALID : IN STD_LOGIC;
        m_axi_WEIGHTS_RREADY : OUT STD_LOGIC;
        m_axi_WEIGHTS_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_RLAST : IN STD_LOGIC;
        m_axi_WEIGHTS_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_WEIGHTS_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_BVALID : IN STD_LOGIC;
        m_axi_WEIGHTS_BREADY : OUT STD_LOGIC;
        m_axi_WEIGHTS_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_AWVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_AWREADY : IN STD_LOGIC;
        m_axi_INPUT_r_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_INPUT_r_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_WVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_WREADY : IN STD_LOGIC;
        m_axi_INPUT_r_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_WLAST : OUT STD_LOGIC;
        m_axi_INPUT_r_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_ARVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_ARREADY : IN STD_LOGIC;
        m_axi_INPUT_r_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_INPUT_r_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RVALID : IN STD_LOGIC;
        m_axi_INPUT_r_RREADY : OUT STD_LOGIC;
        m_axi_INPUT_r_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_RLAST : IN STD_LOGIC;
        m_axi_INPUT_r_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_INPUT_r_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_BVALID : IN STD_LOGIC;
        m_axi_INPUT_r_BREADY : OUT STD_LOGIC;
        m_axi_INPUT_r_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln24 : IN STD_LOGIC_VECTOR (61 downto 0);
        sext_ln24_5 : IN STD_LOGIC_VECTOR (61 downto 0);
        sum_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_9_out_ap_vld : OUT STD_LOGIC;
        grp_fu_1945_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_ce : OUT STD_LOGIC;
        grp_fu_1949_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1949_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_ce : OUT STD_LOGIC );
    end component;


    component convolution5_hls_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_WEIGHTS_AWVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_AWREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_WEIGHTS_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_WVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_WREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_WLAST : OUT STD_LOGIC;
        m_axi_WEIGHTS_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_ARVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_ARREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_WEIGHTS_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RVALID : IN STD_LOGIC;
        m_axi_WEIGHTS_RREADY : OUT STD_LOGIC;
        m_axi_WEIGHTS_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_RLAST : IN STD_LOGIC;
        m_axi_WEIGHTS_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_WEIGHTS_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_BVALID : IN STD_LOGIC;
        m_axi_WEIGHTS_BREADY : OUT STD_LOGIC;
        m_axi_WEIGHTS_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_AWVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_AWREADY : IN STD_LOGIC;
        m_axi_INPUT_r_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_INPUT_r_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_WVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_WREADY : IN STD_LOGIC;
        m_axi_INPUT_r_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_WLAST : OUT STD_LOGIC;
        m_axi_INPUT_r_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_ARVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_ARREADY : IN STD_LOGIC;
        m_axi_INPUT_r_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_INPUT_r_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RVALID : IN STD_LOGIC;
        m_axi_INPUT_r_RREADY : OUT STD_LOGIC;
        m_axi_INPUT_r_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_RLAST : IN STD_LOGIC;
        m_axi_INPUT_r_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_INPUT_r_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_BVALID : IN STD_LOGIC;
        m_axi_INPUT_r_BREADY : OUT STD_LOGIC;
        m_axi_INPUT_r_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln24 : IN STD_LOGIC_VECTOR (61 downto 0);
        sext_ln24_6 : IN STD_LOGIC_VECTOR (61 downto 0);
        sum_11_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_11_out_ap_vld : OUT STD_LOGIC;
        grp_fu_1945_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_ce : OUT STD_LOGIC;
        grp_fu_1949_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1949_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_ce : OUT STD_LOGIC );
    end component;


    component convolution5_hls_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_WEIGHTS_AWVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_AWREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_WEIGHTS_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_WVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_WREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_WLAST : OUT STD_LOGIC;
        m_axi_WEIGHTS_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_ARVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_ARREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_WEIGHTS_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RVALID : IN STD_LOGIC;
        m_axi_WEIGHTS_RREADY : OUT STD_LOGIC;
        m_axi_WEIGHTS_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_RLAST : IN STD_LOGIC;
        m_axi_WEIGHTS_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_WEIGHTS_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_BVALID : IN STD_LOGIC;
        m_axi_WEIGHTS_BREADY : OUT STD_LOGIC;
        m_axi_WEIGHTS_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_AWVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_AWREADY : IN STD_LOGIC;
        m_axi_INPUT_r_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_INPUT_r_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_WVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_WREADY : IN STD_LOGIC;
        m_axi_INPUT_r_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_WLAST : OUT STD_LOGIC;
        m_axi_INPUT_r_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_ARVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_ARREADY : IN STD_LOGIC;
        m_axi_INPUT_r_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_INPUT_r_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RVALID : IN STD_LOGIC;
        m_axi_INPUT_r_RREADY : OUT STD_LOGIC;
        m_axi_INPUT_r_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_RLAST : IN STD_LOGIC;
        m_axi_INPUT_r_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_INPUT_r_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_BVALID : IN STD_LOGIC;
        m_axi_INPUT_r_BREADY : OUT STD_LOGIC;
        m_axi_INPUT_r_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln24 : IN STD_LOGIC_VECTOR (61 downto 0);
        sext_ln24_7 : IN STD_LOGIC_VECTOR (61 downto 0);
        sum_13_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_13_out_ap_vld : OUT STD_LOGIC;
        grp_fu_1945_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_ce : OUT STD_LOGIC;
        grp_fu_1949_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1949_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_ce : OUT STD_LOGIC );
    end component;


    component convolution5_hls_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_WEIGHTS_AWVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_AWREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_WEIGHTS_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_WVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_WREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_WLAST : OUT STD_LOGIC;
        m_axi_WEIGHTS_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_ARVALID : OUT STD_LOGIC;
        m_axi_WEIGHTS_ARREADY : IN STD_LOGIC;
        m_axi_WEIGHTS_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_WEIGHTS_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_WEIGHTS_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_WEIGHTS_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RVALID : IN STD_LOGIC;
        m_axi_WEIGHTS_RREADY : OUT STD_LOGIC;
        m_axi_WEIGHTS_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_WEIGHTS_RLAST : IN STD_LOGIC;
        m_axi_WEIGHTS_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_WEIGHTS_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_BVALID : IN STD_LOGIC;
        m_axi_WEIGHTS_BREADY : OUT STD_LOGIC;
        m_axi_WEIGHTS_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_WEIGHTS_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_WEIGHTS_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_AWVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_AWREADY : IN STD_LOGIC;
        m_axi_INPUT_r_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_INPUT_r_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_WVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_WREADY : IN STD_LOGIC;
        m_axi_INPUT_r_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_WLAST : OUT STD_LOGIC;
        m_axi_INPUT_r_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_ARVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_ARREADY : IN STD_LOGIC;
        m_axi_INPUT_r_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_INPUT_r_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RVALID : IN STD_LOGIC;
        m_axi_INPUT_r_RREADY : OUT STD_LOGIC;
        m_axi_INPUT_r_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_RLAST : IN STD_LOGIC;
        m_axi_INPUT_r_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_INPUT_r_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_BVALID : IN STD_LOGIC;
        m_axi_INPUT_r_BREADY : OUT STD_LOGIC;
        m_axi_INPUT_r_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln24 : IN STD_LOGIC_VECTOR (61 downto 0);
        sext_ln24_8 : IN STD_LOGIC_VECTOR (61 downto 0);
        sum_15_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_15_out_ap_vld : OUT STD_LOGIC;
        grp_fu_1945_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1945_p_ce : OUT STD_LOGIC;
        grp_fu_1949_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1949_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1949_p_ce : OUT STD_LOGIC );
    end component;


    component convolution5_hls_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component convolution5_hls_mul_7ns_12ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component convolution5_hls_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component convolution5_hls_CTRL_BUS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component convolution5_hls_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        input_r_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        weights_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        bias_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_r_r : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component convolution5_hls_BIAS_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component convolution5_hls_INPUT_r_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component convolution5_hls_OUTPUT_r_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component convolution5_hls_WEIGHTS_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505 : component convolution5_hls_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_start,
        ap_done => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_done,
        ap_idle => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_idle,
        ap_ready => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_ready,
        m_axi_WEIGHTS_AWVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWVALID,
        m_axi_WEIGHTS_AWREADY => ap_const_logic_0,
        m_axi_WEIGHTS_AWADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWADDR,
        m_axi_WEIGHTS_AWID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWID,
        m_axi_WEIGHTS_AWLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWLEN,
        m_axi_WEIGHTS_AWSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWSIZE,
        m_axi_WEIGHTS_AWBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWBURST,
        m_axi_WEIGHTS_AWLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWLOCK,
        m_axi_WEIGHTS_AWCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWCACHE,
        m_axi_WEIGHTS_AWPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWPROT,
        m_axi_WEIGHTS_AWQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWQOS,
        m_axi_WEIGHTS_AWREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWREGION,
        m_axi_WEIGHTS_AWUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_AWUSER,
        m_axi_WEIGHTS_WVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_WVALID,
        m_axi_WEIGHTS_WREADY => ap_const_logic_0,
        m_axi_WEIGHTS_WDATA => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_WDATA,
        m_axi_WEIGHTS_WSTRB => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_WSTRB,
        m_axi_WEIGHTS_WLAST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_WLAST,
        m_axi_WEIGHTS_WID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_WID,
        m_axi_WEIGHTS_WUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_WUSER,
        m_axi_WEIGHTS_ARVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARVALID,
        m_axi_WEIGHTS_ARREADY => WEIGHTS_ARREADY,
        m_axi_WEIGHTS_ARADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARADDR,
        m_axi_WEIGHTS_ARID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARID,
        m_axi_WEIGHTS_ARLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARLEN,
        m_axi_WEIGHTS_ARSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARSIZE,
        m_axi_WEIGHTS_ARBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARBURST,
        m_axi_WEIGHTS_ARLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARLOCK,
        m_axi_WEIGHTS_ARCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARCACHE,
        m_axi_WEIGHTS_ARPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARPROT,
        m_axi_WEIGHTS_ARQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARQOS,
        m_axi_WEIGHTS_ARREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARREGION,
        m_axi_WEIGHTS_ARUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARUSER,
        m_axi_WEIGHTS_RVALID => WEIGHTS_RVALID,
        m_axi_WEIGHTS_RREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_RREADY,
        m_axi_WEIGHTS_RDATA => WEIGHTS_RDATA,
        m_axi_WEIGHTS_RLAST => ap_const_logic_0,
        m_axi_WEIGHTS_RID => ap_const_lv1_0,
        m_axi_WEIGHTS_RFIFONUM => WEIGHTS_RFIFONUM,
        m_axi_WEIGHTS_RUSER => ap_const_lv1_0,
        m_axi_WEIGHTS_RRESP => ap_const_lv2_0,
        m_axi_WEIGHTS_BVALID => ap_const_logic_0,
        m_axi_WEIGHTS_BREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_BREADY,
        m_axi_WEIGHTS_BRESP => ap_const_lv2_0,
        m_axi_WEIGHTS_BID => ap_const_lv1_0,
        m_axi_WEIGHTS_BUSER => ap_const_lv1_0,
        m_axi_INPUT_r_AWVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWVALID,
        m_axi_INPUT_r_AWREADY => ap_const_logic_0,
        m_axi_INPUT_r_AWADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWADDR,
        m_axi_INPUT_r_AWID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWID,
        m_axi_INPUT_r_AWLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWLEN,
        m_axi_INPUT_r_AWSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWSIZE,
        m_axi_INPUT_r_AWBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWBURST,
        m_axi_INPUT_r_AWLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWLOCK,
        m_axi_INPUT_r_AWCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWCACHE,
        m_axi_INPUT_r_AWPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWPROT,
        m_axi_INPUT_r_AWQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWQOS,
        m_axi_INPUT_r_AWREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWREGION,
        m_axi_INPUT_r_AWUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_AWUSER,
        m_axi_INPUT_r_WVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_WVALID,
        m_axi_INPUT_r_WREADY => ap_const_logic_0,
        m_axi_INPUT_r_WDATA => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_WDATA,
        m_axi_INPUT_r_WSTRB => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_WSTRB,
        m_axi_INPUT_r_WLAST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_WLAST,
        m_axi_INPUT_r_WID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_WID,
        m_axi_INPUT_r_WUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_WUSER,
        m_axi_INPUT_r_ARVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARVALID,
        m_axi_INPUT_r_ARREADY => INPUT_r_ARREADY,
        m_axi_INPUT_r_ARADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARADDR,
        m_axi_INPUT_r_ARID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARID,
        m_axi_INPUT_r_ARLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARLEN,
        m_axi_INPUT_r_ARSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARSIZE,
        m_axi_INPUT_r_ARBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARBURST,
        m_axi_INPUT_r_ARLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARLOCK,
        m_axi_INPUT_r_ARCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARCACHE,
        m_axi_INPUT_r_ARPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARPROT,
        m_axi_INPUT_r_ARQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARQOS,
        m_axi_INPUT_r_ARREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARREGION,
        m_axi_INPUT_r_ARUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARUSER,
        m_axi_INPUT_r_RVALID => INPUT_r_RVALID,
        m_axi_INPUT_r_RREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_RREADY,
        m_axi_INPUT_r_RDATA => INPUT_r_RDATA,
        m_axi_INPUT_r_RLAST => ap_const_logic_0,
        m_axi_INPUT_r_RID => ap_const_lv1_0,
        m_axi_INPUT_r_RFIFONUM => INPUT_r_RFIFONUM,
        m_axi_INPUT_r_RUSER => ap_const_lv1_0,
        m_axi_INPUT_r_RRESP => ap_const_lv2_0,
        m_axi_INPUT_r_BVALID => ap_const_logic_0,
        m_axi_INPUT_r_BREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_BREADY,
        m_axi_INPUT_r_BRESP => ap_const_lv2_0,
        m_axi_INPUT_r_BID => ap_const_lv1_0,
        m_axi_INPUT_r_BUSER => ap_const_lv1_0,
        sext_ln24 => trunc_ln_reg_1607,
        sext_ln24_1 => trunc_ln24_1_reg_1638,
        sum_1_out => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_sum_1_out,
        sum_1_out_ap_vld => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_sum_1_out_ap_vld,
        grp_fu_1945_p_din0 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1945_p_din0,
        grp_fu_1945_p_din1 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1945_p_din1,
        grp_fu_1945_p_dout0 => grp_fu_1945_p2,
        grp_fu_1945_p_ce => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1945_p_ce,
        grp_fu_1949_p_din0 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1949_p_din0,
        grp_fu_1949_p_din1 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1949_p_din1,
        grp_fu_1949_p_opcode => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1949_p_opcode,
        grp_fu_1949_p_dout0 => grp_fu_1949_p2,
        grp_fu_1949_p_ce => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1949_p_ce);

    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516 : component convolution5_hls_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_start,
        ap_done => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_done,
        ap_idle => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_idle,
        ap_ready => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_ready,
        m_axi_WEIGHTS_AWVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWVALID,
        m_axi_WEIGHTS_AWREADY => ap_const_logic_0,
        m_axi_WEIGHTS_AWADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWADDR,
        m_axi_WEIGHTS_AWID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWID,
        m_axi_WEIGHTS_AWLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWLEN,
        m_axi_WEIGHTS_AWSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWSIZE,
        m_axi_WEIGHTS_AWBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWBURST,
        m_axi_WEIGHTS_AWLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWLOCK,
        m_axi_WEIGHTS_AWCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWCACHE,
        m_axi_WEIGHTS_AWPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWPROT,
        m_axi_WEIGHTS_AWQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWQOS,
        m_axi_WEIGHTS_AWREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWREGION,
        m_axi_WEIGHTS_AWUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_AWUSER,
        m_axi_WEIGHTS_WVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_WVALID,
        m_axi_WEIGHTS_WREADY => ap_const_logic_0,
        m_axi_WEIGHTS_WDATA => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_WDATA,
        m_axi_WEIGHTS_WSTRB => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_WSTRB,
        m_axi_WEIGHTS_WLAST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_WLAST,
        m_axi_WEIGHTS_WID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_WID,
        m_axi_WEIGHTS_WUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_WUSER,
        m_axi_WEIGHTS_ARVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARVALID,
        m_axi_WEIGHTS_ARREADY => WEIGHTS_ARREADY,
        m_axi_WEIGHTS_ARADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARADDR,
        m_axi_WEIGHTS_ARID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARID,
        m_axi_WEIGHTS_ARLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARLEN,
        m_axi_WEIGHTS_ARSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARSIZE,
        m_axi_WEIGHTS_ARBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARBURST,
        m_axi_WEIGHTS_ARLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARLOCK,
        m_axi_WEIGHTS_ARCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARCACHE,
        m_axi_WEIGHTS_ARPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARPROT,
        m_axi_WEIGHTS_ARQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARQOS,
        m_axi_WEIGHTS_ARREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARREGION,
        m_axi_WEIGHTS_ARUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARUSER,
        m_axi_WEIGHTS_RVALID => WEIGHTS_RVALID,
        m_axi_WEIGHTS_RREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_RREADY,
        m_axi_WEIGHTS_RDATA => WEIGHTS_RDATA,
        m_axi_WEIGHTS_RLAST => ap_const_logic_0,
        m_axi_WEIGHTS_RID => ap_const_lv1_0,
        m_axi_WEIGHTS_RFIFONUM => WEIGHTS_RFIFONUM,
        m_axi_WEIGHTS_RUSER => ap_const_lv1_0,
        m_axi_WEIGHTS_RRESP => ap_const_lv2_0,
        m_axi_WEIGHTS_BVALID => ap_const_logic_0,
        m_axi_WEIGHTS_BREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_BREADY,
        m_axi_WEIGHTS_BRESP => ap_const_lv2_0,
        m_axi_WEIGHTS_BID => ap_const_lv1_0,
        m_axi_WEIGHTS_BUSER => ap_const_lv1_0,
        m_axi_INPUT_r_AWVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWVALID,
        m_axi_INPUT_r_AWREADY => ap_const_logic_0,
        m_axi_INPUT_r_AWADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWADDR,
        m_axi_INPUT_r_AWID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWID,
        m_axi_INPUT_r_AWLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWLEN,
        m_axi_INPUT_r_AWSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWSIZE,
        m_axi_INPUT_r_AWBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWBURST,
        m_axi_INPUT_r_AWLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWLOCK,
        m_axi_INPUT_r_AWCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWCACHE,
        m_axi_INPUT_r_AWPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWPROT,
        m_axi_INPUT_r_AWQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWQOS,
        m_axi_INPUT_r_AWREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWREGION,
        m_axi_INPUT_r_AWUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_AWUSER,
        m_axi_INPUT_r_WVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_WVALID,
        m_axi_INPUT_r_WREADY => ap_const_logic_0,
        m_axi_INPUT_r_WDATA => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_WDATA,
        m_axi_INPUT_r_WSTRB => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_WSTRB,
        m_axi_INPUT_r_WLAST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_WLAST,
        m_axi_INPUT_r_WID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_WID,
        m_axi_INPUT_r_WUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_WUSER,
        m_axi_INPUT_r_ARVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARVALID,
        m_axi_INPUT_r_ARREADY => INPUT_r_ARREADY,
        m_axi_INPUT_r_ARADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARADDR,
        m_axi_INPUT_r_ARID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARID,
        m_axi_INPUT_r_ARLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARLEN,
        m_axi_INPUT_r_ARSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARSIZE,
        m_axi_INPUT_r_ARBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARBURST,
        m_axi_INPUT_r_ARLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARLOCK,
        m_axi_INPUT_r_ARCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARCACHE,
        m_axi_INPUT_r_ARPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARPROT,
        m_axi_INPUT_r_ARQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARQOS,
        m_axi_INPUT_r_ARREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARREGION,
        m_axi_INPUT_r_ARUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARUSER,
        m_axi_INPUT_r_RVALID => INPUT_r_RVALID,
        m_axi_INPUT_r_RREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_RREADY,
        m_axi_INPUT_r_RDATA => INPUT_r_RDATA,
        m_axi_INPUT_r_RLAST => ap_const_logic_0,
        m_axi_INPUT_r_RID => ap_const_lv1_0,
        m_axi_INPUT_r_RFIFONUM => INPUT_r_RFIFONUM,
        m_axi_INPUT_r_RUSER => ap_const_lv1_0,
        m_axi_INPUT_r_RRESP => ap_const_lv2_0,
        m_axi_INPUT_r_BVALID => ap_const_logic_0,
        m_axi_INPUT_r_BREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_BREADY,
        m_axi_INPUT_r_BRESP => ap_const_lv2_0,
        m_axi_INPUT_r_BID => ap_const_lv1_0,
        m_axi_INPUT_r_BUSER => ap_const_lv1_0,
        sext_ln24 => trunc_ln_reg_1607,
        sext_ln24_2 => trunc_ln24_2_reg_1675,
        sum_3_out => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_sum_3_out,
        sum_3_out_ap_vld => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_sum_3_out_ap_vld,
        grp_fu_1945_p_din0 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1945_p_din0,
        grp_fu_1945_p_din1 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1945_p_din1,
        grp_fu_1945_p_dout0 => grp_fu_1945_p2,
        grp_fu_1945_p_ce => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1945_p_ce,
        grp_fu_1949_p_din0 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1949_p_din0,
        grp_fu_1949_p_din1 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1949_p_din1,
        grp_fu_1949_p_opcode => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1949_p_opcode,
        grp_fu_1949_p_dout0 => grp_fu_1949_p2,
        grp_fu_1949_p_ce => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1949_p_ce);

    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527 : component convolution5_hls_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_start,
        ap_done => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_done,
        ap_idle => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_idle,
        ap_ready => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_ready,
        m_axi_WEIGHTS_AWVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWVALID,
        m_axi_WEIGHTS_AWREADY => ap_const_logic_0,
        m_axi_WEIGHTS_AWADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWADDR,
        m_axi_WEIGHTS_AWID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWID,
        m_axi_WEIGHTS_AWLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWLEN,
        m_axi_WEIGHTS_AWSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWSIZE,
        m_axi_WEIGHTS_AWBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWBURST,
        m_axi_WEIGHTS_AWLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWLOCK,
        m_axi_WEIGHTS_AWCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWCACHE,
        m_axi_WEIGHTS_AWPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWPROT,
        m_axi_WEIGHTS_AWQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWQOS,
        m_axi_WEIGHTS_AWREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWREGION,
        m_axi_WEIGHTS_AWUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_AWUSER,
        m_axi_WEIGHTS_WVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_WVALID,
        m_axi_WEIGHTS_WREADY => ap_const_logic_0,
        m_axi_WEIGHTS_WDATA => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_WDATA,
        m_axi_WEIGHTS_WSTRB => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_WSTRB,
        m_axi_WEIGHTS_WLAST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_WLAST,
        m_axi_WEIGHTS_WID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_WID,
        m_axi_WEIGHTS_WUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_WUSER,
        m_axi_WEIGHTS_ARVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARVALID,
        m_axi_WEIGHTS_ARREADY => WEIGHTS_ARREADY,
        m_axi_WEIGHTS_ARADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARADDR,
        m_axi_WEIGHTS_ARID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARID,
        m_axi_WEIGHTS_ARLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARLEN,
        m_axi_WEIGHTS_ARSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARSIZE,
        m_axi_WEIGHTS_ARBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARBURST,
        m_axi_WEIGHTS_ARLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARLOCK,
        m_axi_WEIGHTS_ARCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARCACHE,
        m_axi_WEIGHTS_ARPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARPROT,
        m_axi_WEIGHTS_ARQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARQOS,
        m_axi_WEIGHTS_ARREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARREGION,
        m_axi_WEIGHTS_ARUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARUSER,
        m_axi_WEIGHTS_RVALID => WEIGHTS_RVALID,
        m_axi_WEIGHTS_RREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_RREADY,
        m_axi_WEIGHTS_RDATA => WEIGHTS_RDATA,
        m_axi_WEIGHTS_RLAST => ap_const_logic_0,
        m_axi_WEIGHTS_RID => ap_const_lv1_0,
        m_axi_WEIGHTS_RFIFONUM => WEIGHTS_RFIFONUM,
        m_axi_WEIGHTS_RUSER => ap_const_lv1_0,
        m_axi_WEIGHTS_RRESP => ap_const_lv2_0,
        m_axi_WEIGHTS_BVALID => ap_const_logic_0,
        m_axi_WEIGHTS_BREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_BREADY,
        m_axi_WEIGHTS_BRESP => ap_const_lv2_0,
        m_axi_WEIGHTS_BID => ap_const_lv1_0,
        m_axi_WEIGHTS_BUSER => ap_const_lv1_0,
        m_axi_INPUT_r_AWVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWVALID,
        m_axi_INPUT_r_AWREADY => ap_const_logic_0,
        m_axi_INPUT_r_AWADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWADDR,
        m_axi_INPUT_r_AWID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWID,
        m_axi_INPUT_r_AWLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWLEN,
        m_axi_INPUT_r_AWSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWSIZE,
        m_axi_INPUT_r_AWBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWBURST,
        m_axi_INPUT_r_AWLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWLOCK,
        m_axi_INPUT_r_AWCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWCACHE,
        m_axi_INPUT_r_AWPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWPROT,
        m_axi_INPUT_r_AWQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWQOS,
        m_axi_INPUT_r_AWREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWREGION,
        m_axi_INPUT_r_AWUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_AWUSER,
        m_axi_INPUT_r_WVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_WVALID,
        m_axi_INPUT_r_WREADY => ap_const_logic_0,
        m_axi_INPUT_r_WDATA => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_WDATA,
        m_axi_INPUT_r_WSTRB => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_WSTRB,
        m_axi_INPUT_r_WLAST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_WLAST,
        m_axi_INPUT_r_WID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_WID,
        m_axi_INPUT_r_WUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_WUSER,
        m_axi_INPUT_r_ARVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARVALID,
        m_axi_INPUT_r_ARREADY => INPUT_r_ARREADY,
        m_axi_INPUT_r_ARADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARADDR,
        m_axi_INPUT_r_ARID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARID,
        m_axi_INPUT_r_ARLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARLEN,
        m_axi_INPUT_r_ARSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARSIZE,
        m_axi_INPUT_r_ARBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARBURST,
        m_axi_INPUT_r_ARLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARLOCK,
        m_axi_INPUT_r_ARCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARCACHE,
        m_axi_INPUT_r_ARPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARPROT,
        m_axi_INPUT_r_ARQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARQOS,
        m_axi_INPUT_r_ARREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARREGION,
        m_axi_INPUT_r_ARUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARUSER,
        m_axi_INPUT_r_RVALID => INPUT_r_RVALID,
        m_axi_INPUT_r_RREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_RREADY,
        m_axi_INPUT_r_RDATA => INPUT_r_RDATA,
        m_axi_INPUT_r_RLAST => ap_const_logic_0,
        m_axi_INPUT_r_RID => ap_const_lv1_0,
        m_axi_INPUT_r_RFIFONUM => INPUT_r_RFIFONUM,
        m_axi_INPUT_r_RUSER => ap_const_lv1_0,
        m_axi_INPUT_r_RRESP => ap_const_lv2_0,
        m_axi_INPUT_r_BVALID => ap_const_logic_0,
        m_axi_INPUT_r_BREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_BREADY,
        m_axi_INPUT_r_BRESP => ap_const_lv2_0,
        m_axi_INPUT_r_BID => ap_const_lv1_0,
        m_axi_INPUT_r_BUSER => ap_const_lv1_0,
        sext_ln24 => trunc_ln_reg_1607,
        sext_ln24_3 => trunc_ln24_3_reg_1711,
        sum_5_out => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_sum_5_out,
        sum_5_out_ap_vld => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_sum_5_out_ap_vld,
        grp_fu_1945_p_din0 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1945_p_din0,
        grp_fu_1945_p_din1 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1945_p_din1,
        grp_fu_1945_p_dout0 => grp_fu_1945_p2,
        grp_fu_1945_p_ce => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1945_p_ce,
        grp_fu_1949_p_din0 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1949_p_din0,
        grp_fu_1949_p_din1 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1949_p_din1,
        grp_fu_1949_p_opcode => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1949_p_opcode,
        grp_fu_1949_p_dout0 => grp_fu_1949_p2,
        grp_fu_1949_p_ce => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1949_p_ce);

    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538 : component convolution5_hls_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_ap_start,
        ap_done => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_ap_done,
        ap_idle => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_ap_idle,
        ap_ready => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_ap_ready,
        m_axi_WEIGHTS_AWVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWVALID,
        m_axi_WEIGHTS_AWREADY => ap_const_logic_0,
        m_axi_WEIGHTS_AWADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWADDR,
        m_axi_WEIGHTS_AWID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWID,
        m_axi_WEIGHTS_AWLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWLEN,
        m_axi_WEIGHTS_AWSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWSIZE,
        m_axi_WEIGHTS_AWBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWBURST,
        m_axi_WEIGHTS_AWLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWLOCK,
        m_axi_WEIGHTS_AWCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWCACHE,
        m_axi_WEIGHTS_AWPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWPROT,
        m_axi_WEIGHTS_AWQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWQOS,
        m_axi_WEIGHTS_AWREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWREGION,
        m_axi_WEIGHTS_AWUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_AWUSER,
        m_axi_WEIGHTS_WVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_WVALID,
        m_axi_WEIGHTS_WREADY => ap_const_logic_0,
        m_axi_WEIGHTS_WDATA => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_WDATA,
        m_axi_WEIGHTS_WSTRB => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_WSTRB,
        m_axi_WEIGHTS_WLAST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_WLAST,
        m_axi_WEIGHTS_WID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_WID,
        m_axi_WEIGHTS_WUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_WUSER,
        m_axi_WEIGHTS_ARVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARVALID,
        m_axi_WEIGHTS_ARREADY => WEIGHTS_ARREADY,
        m_axi_WEIGHTS_ARADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARADDR,
        m_axi_WEIGHTS_ARID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARID,
        m_axi_WEIGHTS_ARLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARLEN,
        m_axi_WEIGHTS_ARSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARSIZE,
        m_axi_WEIGHTS_ARBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARBURST,
        m_axi_WEIGHTS_ARLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARLOCK,
        m_axi_WEIGHTS_ARCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARCACHE,
        m_axi_WEIGHTS_ARPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARPROT,
        m_axi_WEIGHTS_ARQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARQOS,
        m_axi_WEIGHTS_ARREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARREGION,
        m_axi_WEIGHTS_ARUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARUSER,
        m_axi_WEIGHTS_RVALID => WEIGHTS_RVALID,
        m_axi_WEIGHTS_RREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_RREADY,
        m_axi_WEIGHTS_RDATA => WEIGHTS_RDATA,
        m_axi_WEIGHTS_RLAST => ap_const_logic_0,
        m_axi_WEIGHTS_RID => ap_const_lv1_0,
        m_axi_WEIGHTS_RFIFONUM => WEIGHTS_RFIFONUM,
        m_axi_WEIGHTS_RUSER => ap_const_lv1_0,
        m_axi_WEIGHTS_RRESP => ap_const_lv2_0,
        m_axi_WEIGHTS_BVALID => ap_const_logic_0,
        m_axi_WEIGHTS_BREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_BREADY,
        m_axi_WEIGHTS_BRESP => ap_const_lv2_0,
        m_axi_WEIGHTS_BID => ap_const_lv1_0,
        m_axi_WEIGHTS_BUSER => ap_const_lv1_0,
        m_axi_INPUT_r_AWVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWVALID,
        m_axi_INPUT_r_AWREADY => ap_const_logic_0,
        m_axi_INPUT_r_AWADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWADDR,
        m_axi_INPUT_r_AWID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWID,
        m_axi_INPUT_r_AWLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWLEN,
        m_axi_INPUT_r_AWSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWSIZE,
        m_axi_INPUT_r_AWBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWBURST,
        m_axi_INPUT_r_AWLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWLOCK,
        m_axi_INPUT_r_AWCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWCACHE,
        m_axi_INPUT_r_AWPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWPROT,
        m_axi_INPUT_r_AWQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWQOS,
        m_axi_INPUT_r_AWREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWREGION,
        m_axi_INPUT_r_AWUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_AWUSER,
        m_axi_INPUT_r_WVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_WVALID,
        m_axi_INPUT_r_WREADY => ap_const_logic_0,
        m_axi_INPUT_r_WDATA => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_WDATA,
        m_axi_INPUT_r_WSTRB => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_WSTRB,
        m_axi_INPUT_r_WLAST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_WLAST,
        m_axi_INPUT_r_WID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_WID,
        m_axi_INPUT_r_WUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_WUSER,
        m_axi_INPUT_r_ARVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARVALID,
        m_axi_INPUT_r_ARREADY => INPUT_r_ARREADY,
        m_axi_INPUT_r_ARADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARADDR,
        m_axi_INPUT_r_ARID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARID,
        m_axi_INPUT_r_ARLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARLEN,
        m_axi_INPUT_r_ARSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARSIZE,
        m_axi_INPUT_r_ARBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARBURST,
        m_axi_INPUT_r_ARLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARLOCK,
        m_axi_INPUT_r_ARCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARCACHE,
        m_axi_INPUT_r_ARPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARPROT,
        m_axi_INPUT_r_ARQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARQOS,
        m_axi_INPUT_r_ARREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARREGION,
        m_axi_INPUT_r_ARUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARUSER,
        m_axi_INPUT_r_RVALID => INPUT_r_RVALID,
        m_axi_INPUT_r_RREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_RREADY,
        m_axi_INPUT_r_RDATA => INPUT_r_RDATA,
        m_axi_INPUT_r_RLAST => ap_const_logic_0,
        m_axi_INPUT_r_RID => ap_const_lv1_0,
        m_axi_INPUT_r_RFIFONUM => INPUT_r_RFIFONUM,
        m_axi_INPUT_r_RUSER => ap_const_lv1_0,
        m_axi_INPUT_r_RRESP => ap_const_lv2_0,
        m_axi_INPUT_r_BVALID => ap_const_logic_0,
        m_axi_INPUT_r_BREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_BREADY,
        m_axi_INPUT_r_BRESP => ap_const_lv2_0,
        m_axi_INPUT_r_BID => ap_const_lv1_0,
        m_axi_INPUT_r_BUSER => ap_const_lv1_0,
        sext_ln24 => trunc_ln_reg_1607,
        sext_ln24_4 => trunc_ln24_4_reg_1845,
        sum_7_out => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_sum_7_out,
        sum_7_out_ap_vld => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_sum_7_out_ap_vld,
        grp_fu_1945_p_din0 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1945_p_din0,
        grp_fu_1945_p_din1 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1945_p_din1,
        grp_fu_1945_p_dout0 => grp_fu_1945_p2,
        grp_fu_1945_p_ce => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1945_p_ce,
        grp_fu_1949_p_din0 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1949_p_din0,
        grp_fu_1949_p_din1 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1949_p_din1,
        grp_fu_1949_p_opcode => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1949_p_opcode,
        grp_fu_1949_p_dout0 => grp_fu_1949_p2,
        grp_fu_1949_p_ce => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1949_p_ce);

    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549 : component convolution5_hls_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_start,
        ap_done => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_done,
        ap_idle => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_idle,
        ap_ready => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_ready,
        m_axi_WEIGHTS_AWVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWVALID,
        m_axi_WEIGHTS_AWREADY => ap_const_logic_0,
        m_axi_WEIGHTS_AWADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWADDR,
        m_axi_WEIGHTS_AWID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWID,
        m_axi_WEIGHTS_AWLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWLEN,
        m_axi_WEIGHTS_AWSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWSIZE,
        m_axi_WEIGHTS_AWBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWBURST,
        m_axi_WEIGHTS_AWLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWLOCK,
        m_axi_WEIGHTS_AWCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWCACHE,
        m_axi_WEIGHTS_AWPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWPROT,
        m_axi_WEIGHTS_AWQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWQOS,
        m_axi_WEIGHTS_AWREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWREGION,
        m_axi_WEIGHTS_AWUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_AWUSER,
        m_axi_WEIGHTS_WVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_WVALID,
        m_axi_WEIGHTS_WREADY => ap_const_logic_0,
        m_axi_WEIGHTS_WDATA => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_WDATA,
        m_axi_WEIGHTS_WSTRB => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_WSTRB,
        m_axi_WEIGHTS_WLAST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_WLAST,
        m_axi_WEIGHTS_WID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_WID,
        m_axi_WEIGHTS_WUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_WUSER,
        m_axi_WEIGHTS_ARVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARVALID,
        m_axi_WEIGHTS_ARREADY => WEIGHTS_ARREADY,
        m_axi_WEIGHTS_ARADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARADDR,
        m_axi_WEIGHTS_ARID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARID,
        m_axi_WEIGHTS_ARLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARLEN,
        m_axi_WEIGHTS_ARSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARSIZE,
        m_axi_WEIGHTS_ARBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARBURST,
        m_axi_WEIGHTS_ARLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARLOCK,
        m_axi_WEIGHTS_ARCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARCACHE,
        m_axi_WEIGHTS_ARPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARPROT,
        m_axi_WEIGHTS_ARQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARQOS,
        m_axi_WEIGHTS_ARREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARREGION,
        m_axi_WEIGHTS_ARUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARUSER,
        m_axi_WEIGHTS_RVALID => WEIGHTS_RVALID,
        m_axi_WEIGHTS_RREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_RREADY,
        m_axi_WEIGHTS_RDATA => WEIGHTS_RDATA,
        m_axi_WEIGHTS_RLAST => ap_const_logic_0,
        m_axi_WEIGHTS_RID => ap_const_lv1_0,
        m_axi_WEIGHTS_RFIFONUM => WEIGHTS_RFIFONUM,
        m_axi_WEIGHTS_RUSER => ap_const_lv1_0,
        m_axi_WEIGHTS_RRESP => ap_const_lv2_0,
        m_axi_WEIGHTS_BVALID => ap_const_logic_0,
        m_axi_WEIGHTS_BREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_BREADY,
        m_axi_WEIGHTS_BRESP => ap_const_lv2_0,
        m_axi_WEIGHTS_BID => ap_const_lv1_0,
        m_axi_WEIGHTS_BUSER => ap_const_lv1_0,
        m_axi_INPUT_r_AWVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWVALID,
        m_axi_INPUT_r_AWREADY => ap_const_logic_0,
        m_axi_INPUT_r_AWADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWADDR,
        m_axi_INPUT_r_AWID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWID,
        m_axi_INPUT_r_AWLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWLEN,
        m_axi_INPUT_r_AWSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWSIZE,
        m_axi_INPUT_r_AWBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWBURST,
        m_axi_INPUT_r_AWLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWLOCK,
        m_axi_INPUT_r_AWCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWCACHE,
        m_axi_INPUT_r_AWPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWPROT,
        m_axi_INPUT_r_AWQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWQOS,
        m_axi_INPUT_r_AWREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWREGION,
        m_axi_INPUT_r_AWUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_AWUSER,
        m_axi_INPUT_r_WVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_WVALID,
        m_axi_INPUT_r_WREADY => ap_const_logic_0,
        m_axi_INPUT_r_WDATA => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_WDATA,
        m_axi_INPUT_r_WSTRB => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_WSTRB,
        m_axi_INPUT_r_WLAST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_WLAST,
        m_axi_INPUT_r_WID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_WID,
        m_axi_INPUT_r_WUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_WUSER,
        m_axi_INPUT_r_ARVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARVALID,
        m_axi_INPUT_r_ARREADY => INPUT_r_ARREADY,
        m_axi_INPUT_r_ARADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARADDR,
        m_axi_INPUT_r_ARID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARID,
        m_axi_INPUT_r_ARLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARLEN,
        m_axi_INPUT_r_ARSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARSIZE,
        m_axi_INPUT_r_ARBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARBURST,
        m_axi_INPUT_r_ARLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARLOCK,
        m_axi_INPUT_r_ARCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARCACHE,
        m_axi_INPUT_r_ARPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARPROT,
        m_axi_INPUT_r_ARQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARQOS,
        m_axi_INPUT_r_ARREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARREGION,
        m_axi_INPUT_r_ARUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARUSER,
        m_axi_INPUT_r_RVALID => INPUT_r_RVALID,
        m_axi_INPUT_r_RREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_RREADY,
        m_axi_INPUT_r_RDATA => INPUT_r_RDATA,
        m_axi_INPUT_r_RLAST => ap_const_logic_0,
        m_axi_INPUT_r_RID => ap_const_lv1_0,
        m_axi_INPUT_r_RFIFONUM => INPUT_r_RFIFONUM,
        m_axi_INPUT_r_RUSER => ap_const_lv1_0,
        m_axi_INPUT_r_RRESP => ap_const_lv2_0,
        m_axi_INPUT_r_BVALID => ap_const_logic_0,
        m_axi_INPUT_r_BREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_BREADY,
        m_axi_INPUT_r_BRESP => ap_const_lv2_0,
        m_axi_INPUT_r_BID => ap_const_lv1_0,
        m_axi_INPUT_r_BUSER => ap_const_lv1_0,
        sext_ln24 => trunc_ln_reg_1607,
        sext_ln24_5 => trunc_ln24_5_reg_1861,
        sum_9_out => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_sum_9_out,
        sum_9_out_ap_vld => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_sum_9_out_ap_vld,
        grp_fu_1945_p_din0 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1945_p_din0,
        grp_fu_1945_p_din1 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1945_p_din1,
        grp_fu_1945_p_dout0 => grp_fu_1945_p2,
        grp_fu_1945_p_ce => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1945_p_ce,
        grp_fu_1949_p_din0 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1949_p_din0,
        grp_fu_1949_p_din1 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1949_p_din1,
        grp_fu_1949_p_opcode => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1949_p_opcode,
        grp_fu_1949_p_dout0 => grp_fu_1949_p2,
        grp_fu_1949_p_ce => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1949_p_ce);

    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560 : component convolution5_hls_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_start,
        ap_done => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_done,
        ap_idle => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_idle,
        ap_ready => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_ready,
        m_axi_WEIGHTS_AWVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWVALID,
        m_axi_WEIGHTS_AWREADY => ap_const_logic_0,
        m_axi_WEIGHTS_AWADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWADDR,
        m_axi_WEIGHTS_AWID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWID,
        m_axi_WEIGHTS_AWLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWLEN,
        m_axi_WEIGHTS_AWSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWSIZE,
        m_axi_WEIGHTS_AWBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWBURST,
        m_axi_WEIGHTS_AWLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWLOCK,
        m_axi_WEIGHTS_AWCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWCACHE,
        m_axi_WEIGHTS_AWPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWPROT,
        m_axi_WEIGHTS_AWQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWQOS,
        m_axi_WEIGHTS_AWREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWREGION,
        m_axi_WEIGHTS_AWUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_AWUSER,
        m_axi_WEIGHTS_WVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_WVALID,
        m_axi_WEIGHTS_WREADY => ap_const_logic_0,
        m_axi_WEIGHTS_WDATA => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_WDATA,
        m_axi_WEIGHTS_WSTRB => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_WSTRB,
        m_axi_WEIGHTS_WLAST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_WLAST,
        m_axi_WEIGHTS_WID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_WID,
        m_axi_WEIGHTS_WUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_WUSER,
        m_axi_WEIGHTS_ARVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARVALID,
        m_axi_WEIGHTS_ARREADY => WEIGHTS_ARREADY,
        m_axi_WEIGHTS_ARADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARADDR,
        m_axi_WEIGHTS_ARID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARID,
        m_axi_WEIGHTS_ARLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARLEN,
        m_axi_WEIGHTS_ARSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARSIZE,
        m_axi_WEIGHTS_ARBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARBURST,
        m_axi_WEIGHTS_ARLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARLOCK,
        m_axi_WEIGHTS_ARCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARCACHE,
        m_axi_WEIGHTS_ARPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARPROT,
        m_axi_WEIGHTS_ARQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARQOS,
        m_axi_WEIGHTS_ARREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARREGION,
        m_axi_WEIGHTS_ARUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARUSER,
        m_axi_WEIGHTS_RVALID => WEIGHTS_RVALID,
        m_axi_WEIGHTS_RREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_RREADY,
        m_axi_WEIGHTS_RDATA => WEIGHTS_RDATA,
        m_axi_WEIGHTS_RLAST => ap_const_logic_0,
        m_axi_WEIGHTS_RID => ap_const_lv1_0,
        m_axi_WEIGHTS_RFIFONUM => WEIGHTS_RFIFONUM,
        m_axi_WEIGHTS_RUSER => ap_const_lv1_0,
        m_axi_WEIGHTS_RRESP => ap_const_lv2_0,
        m_axi_WEIGHTS_BVALID => ap_const_logic_0,
        m_axi_WEIGHTS_BREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_BREADY,
        m_axi_WEIGHTS_BRESP => ap_const_lv2_0,
        m_axi_WEIGHTS_BID => ap_const_lv1_0,
        m_axi_WEIGHTS_BUSER => ap_const_lv1_0,
        m_axi_INPUT_r_AWVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWVALID,
        m_axi_INPUT_r_AWREADY => ap_const_logic_0,
        m_axi_INPUT_r_AWADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWADDR,
        m_axi_INPUT_r_AWID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWID,
        m_axi_INPUT_r_AWLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWLEN,
        m_axi_INPUT_r_AWSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWSIZE,
        m_axi_INPUT_r_AWBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWBURST,
        m_axi_INPUT_r_AWLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWLOCK,
        m_axi_INPUT_r_AWCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWCACHE,
        m_axi_INPUT_r_AWPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWPROT,
        m_axi_INPUT_r_AWQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWQOS,
        m_axi_INPUT_r_AWREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWREGION,
        m_axi_INPUT_r_AWUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_AWUSER,
        m_axi_INPUT_r_WVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_WVALID,
        m_axi_INPUT_r_WREADY => ap_const_logic_0,
        m_axi_INPUT_r_WDATA => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_WDATA,
        m_axi_INPUT_r_WSTRB => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_WSTRB,
        m_axi_INPUT_r_WLAST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_WLAST,
        m_axi_INPUT_r_WID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_WID,
        m_axi_INPUT_r_WUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_WUSER,
        m_axi_INPUT_r_ARVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARVALID,
        m_axi_INPUT_r_ARREADY => INPUT_r_ARREADY,
        m_axi_INPUT_r_ARADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARADDR,
        m_axi_INPUT_r_ARID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARID,
        m_axi_INPUT_r_ARLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARLEN,
        m_axi_INPUT_r_ARSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARSIZE,
        m_axi_INPUT_r_ARBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARBURST,
        m_axi_INPUT_r_ARLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARLOCK,
        m_axi_INPUT_r_ARCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARCACHE,
        m_axi_INPUT_r_ARPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARPROT,
        m_axi_INPUT_r_ARQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARQOS,
        m_axi_INPUT_r_ARREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARREGION,
        m_axi_INPUT_r_ARUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARUSER,
        m_axi_INPUT_r_RVALID => INPUT_r_RVALID,
        m_axi_INPUT_r_RREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_RREADY,
        m_axi_INPUT_r_RDATA => INPUT_r_RDATA,
        m_axi_INPUT_r_RLAST => ap_const_logic_0,
        m_axi_INPUT_r_RID => ap_const_lv1_0,
        m_axi_INPUT_r_RFIFONUM => INPUT_r_RFIFONUM,
        m_axi_INPUT_r_RUSER => ap_const_lv1_0,
        m_axi_INPUT_r_RRESP => ap_const_lv2_0,
        m_axi_INPUT_r_BVALID => ap_const_logic_0,
        m_axi_INPUT_r_BREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_BREADY,
        m_axi_INPUT_r_BRESP => ap_const_lv2_0,
        m_axi_INPUT_r_BID => ap_const_lv1_0,
        m_axi_INPUT_r_BUSER => ap_const_lv1_0,
        sext_ln24 => trunc_ln_reg_1607,
        sext_ln24_6 => trunc_ln24_6_reg_1880,
        sum_11_out => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_sum_11_out,
        sum_11_out_ap_vld => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_sum_11_out_ap_vld,
        grp_fu_1945_p_din0 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1945_p_din0,
        grp_fu_1945_p_din1 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1945_p_din1,
        grp_fu_1945_p_dout0 => grp_fu_1945_p2,
        grp_fu_1945_p_ce => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1945_p_ce,
        grp_fu_1949_p_din0 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1949_p_din0,
        grp_fu_1949_p_din1 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1949_p_din1,
        grp_fu_1949_p_opcode => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1949_p_opcode,
        grp_fu_1949_p_dout0 => grp_fu_1949_p2,
        grp_fu_1949_p_ce => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1949_p_ce);

    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571 : component convolution5_hls_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_start,
        ap_done => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_done,
        ap_idle => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_idle,
        ap_ready => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_ready,
        m_axi_WEIGHTS_AWVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWVALID,
        m_axi_WEIGHTS_AWREADY => ap_const_logic_0,
        m_axi_WEIGHTS_AWADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWADDR,
        m_axi_WEIGHTS_AWID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWID,
        m_axi_WEIGHTS_AWLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWLEN,
        m_axi_WEIGHTS_AWSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWSIZE,
        m_axi_WEIGHTS_AWBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWBURST,
        m_axi_WEIGHTS_AWLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWLOCK,
        m_axi_WEIGHTS_AWCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWCACHE,
        m_axi_WEIGHTS_AWPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWPROT,
        m_axi_WEIGHTS_AWQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWQOS,
        m_axi_WEIGHTS_AWREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWREGION,
        m_axi_WEIGHTS_AWUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_AWUSER,
        m_axi_WEIGHTS_WVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_WVALID,
        m_axi_WEIGHTS_WREADY => ap_const_logic_0,
        m_axi_WEIGHTS_WDATA => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_WDATA,
        m_axi_WEIGHTS_WSTRB => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_WSTRB,
        m_axi_WEIGHTS_WLAST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_WLAST,
        m_axi_WEIGHTS_WID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_WID,
        m_axi_WEIGHTS_WUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_WUSER,
        m_axi_WEIGHTS_ARVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARVALID,
        m_axi_WEIGHTS_ARREADY => WEIGHTS_ARREADY,
        m_axi_WEIGHTS_ARADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARADDR,
        m_axi_WEIGHTS_ARID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARID,
        m_axi_WEIGHTS_ARLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARLEN,
        m_axi_WEIGHTS_ARSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARSIZE,
        m_axi_WEIGHTS_ARBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARBURST,
        m_axi_WEIGHTS_ARLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARLOCK,
        m_axi_WEIGHTS_ARCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARCACHE,
        m_axi_WEIGHTS_ARPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARPROT,
        m_axi_WEIGHTS_ARQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARQOS,
        m_axi_WEIGHTS_ARREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARREGION,
        m_axi_WEIGHTS_ARUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARUSER,
        m_axi_WEIGHTS_RVALID => WEIGHTS_RVALID,
        m_axi_WEIGHTS_RREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_RREADY,
        m_axi_WEIGHTS_RDATA => WEIGHTS_RDATA,
        m_axi_WEIGHTS_RLAST => ap_const_logic_0,
        m_axi_WEIGHTS_RID => ap_const_lv1_0,
        m_axi_WEIGHTS_RFIFONUM => WEIGHTS_RFIFONUM,
        m_axi_WEIGHTS_RUSER => ap_const_lv1_0,
        m_axi_WEIGHTS_RRESP => ap_const_lv2_0,
        m_axi_WEIGHTS_BVALID => ap_const_logic_0,
        m_axi_WEIGHTS_BREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_BREADY,
        m_axi_WEIGHTS_BRESP => ap_const_lv2_0,
        m_axi_WEIGHTS_BID => ap_const_lv1_0,
        m_axi_WEIGHTS_BUSER => ap_const_lv1_0,
        m_axi_INPUT_r_AWVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWVALID,
        m_axi_INPUT_r_AWREADY => ap_const_logic_0,
        m_axi_INPUT_r_AWADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWADDR,
        m_axi_INPUT_r_AWID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWID,
        m_axi_INPUT_r_AWLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWLEN,
        m_axi_INPUT_r_AWSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWSIZE,
        m_axi_INPUT_r_AWBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWBURST,
        m_axi_INPUT_r_AWLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWLOCK,
        m_axi_INPUT_r_AWCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWCACHE,
        m_axi_INPUT_r_AWPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWPROT,
        m_axi_INPUT_r_AWQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWQOS,
        m_axi_INPUT_r_AWREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWREGION,
        m_axi_INPUT_r_AWUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_AWUSER,
        m_axi_INPUT_r_WVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_WVALID,
        m_axi_INPUT_r_WREADY => ap_const_logic_0,
        m_axi_INPUT_r_WDATA => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_WDATA,
        m_axi_INPUT_r_WSTRB => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_WSTRB,
        m_axi_INPUT_r_WLAST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_WLAST,
        m_axi_INPUT_r_WID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_WID,
        m_axi_INPUT_r_WUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_WUSER,
        m_axi_INPUT_r_ARVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARVALID,
        m_axi_INPUT_r_ARREADY => INPUT_r_ARREADY,
        m_axi_INPUT_r_ARADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARADDR,
        m_axi_INPUT_r_ARID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARID,
        m_axi_INPUT_r_ARLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARLEN,
        m_axi_INPUT_r_ARSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARSIZE,
        m_axi_INPUT_r_ARBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARBURST,
        m_axi_INPUT_r_ARLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARLOCK,
        m_axi_INPUT_r_ARCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARCACHE,
        m_axi_INPUT_r_ARPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARPROT,
        m_axi_INPUT_r_ARQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARQOS,
        m_axi_INPUT_r_ARREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARREGION,
        m_axi_INPUT_r_ARUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARUSER,
        m_axi_INPUT_r_RVALID => INPUT_r_RVALID,
        m_axi_INPUT_r_RREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_RREADY,
        m_axi_INPUT_r_RDATA => INPUT_r_RDATA,
        m_axi_INPUT_r_RLAST => ap_const_logic_0,
        m_axi_INPUT_r_RID => ap_const_lv1_0,
        m_axi_INPUT_r_RFIFONUM => INPUT_r_RFIFONUM,
        m_axi_INPUT_r_RUSER => ap_const_lv1_0,
        m_axi_INPUT_r_RRESP => ap_const_lv2_0,
        m_axi_INPUT_r_BVALID => ap_const_logic_0,
        m_axi_INPUT_r_BREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_BREADY,
        m_axi_INPUT_r_BRESP => ap_const_lv2_0,
        m_axi_INPUT_r_BID => ap_const_lv1_0,
        m_axi_INPUT_r_BUSER => ap_const_lv1_0,
        sext_ln24 => trunc_ln_reg_1607,
        sext_ln24_7 => trunc_ln24_7_reg_1899,
        sum_13_out => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_sum_13_out,
        sum_13_out_ap_vld => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_sum_13_out_ap_vld,
        grp_fu_1945_p_din0 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1945_p_din0,
        grp_fu_1945_p_din1 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1945_p_din1,
        grp_fu_1945_p_dout0 => grp_fu_1945_p2,
        grp_fu_1945_p_ce => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1945_p_ce,
        grp_fu_1949_p_din0 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1949_p_din0,
        grp_fu_1949_p_din1 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1949_p_din1,
        grp_fu_1949_p_opcode => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1949_p_opcode,
        grp_fu_1949_p_dout0 => grp_fu_1949_p2,
        grp_fu_1949_p_ce => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1949_p_ce);

    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582 : component convolution5_hls_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_start,
        ap_done => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_done,
        ap_idle => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_idle,
        ap_ready => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_ready,
        m_axi_WEIGHTS_AWVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWVALID,
        m_axi_WEIGHTS_AWREADY => ap_const_logic_0,
        m_axi_WEIGHTS_AWADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWADDR,
        m_axi_WEIGHTS_AWID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWID,
        m_axi_WEIGHTS_AWLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWLEN,
        m_axi_WEIGHTS_AWSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWSIZE,
        m_axi_WEIGHTS_AWBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWBURST,
        m_axi_WEIGHTS_AWLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWLOCK,
        m_axi_WEIGHTS_AWCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWCACHE,
        m_axi_WEIGHTS_AWPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWPROT,
        m_axi_WEIGHTS_AWQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWQOS,
        m_axi_WEIGHTS_AWREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWREGION,
        m_axi_WEIGHTS_AWUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_AWUSER,
        m_axi_WEIGHTS_WVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_WVALID,
        m_axi_WEIGHTS_WREADY => ap_const_logic_0,
        m_axi_WEIGHTS_WDATA => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_WDATA,
        m_axi_WEIGHTS_WSTRB => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_WSTRB,
        m_axi_WEIGHTS_WLAST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_WLAST,
        m_axi_WEIGHTS_WID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_WID,
        m_axi_WEIGHTS_WUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_WUSER,
        m_axi_WEIGHTS_ARVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARVALID,
        m_axi_WEIGHTS_ARREADY => WEIGHTS_ARREADY,
        m_axi_WEIGHTS_ARADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARADDR,
        m_axi_WEIGHTS_ARID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARID,
        m_axi_WEIGHTS_ARLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARLEN,
        m_axi_WEIGHTS_ARSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARSIZE,
        m_axi_WEIGHTS_ARBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARBURST,
        m_axi_WEIGHTS_ARLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARLOCK,
        m_axi_WEIGHTS_ARCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARCACHE,
        m_axi_WEIGHTS_ARPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARPROT,
        m_axi_WEIGHTS_ARQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARQOS,
        m_axi_WEIGHTS_ARREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARREGION,
        m_axi_WEIGHTS_ARUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARUSER,
        m_axi_WEIGHTS_RVALID => WEIGHTS_RVALID,
        m_axi_WEIGHTS_RREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_RREADY,
        m_axi_WEIGHTS_RDATA => WEIGHTS_RDATA,
        m_axi_WEIGHTS_RLAST => ap_const_logic_0,
        m_axi_WEIGHTS_RID => ap_const_lv1_0,
        m_axi_WEIGHTS_RFIFONUM => WEIGHTS_RFIFONUM,
        m_axi_WEIGHTS_RUSER => ap_const_lv1_0,
        m_axi_WEIGHTS_RRESP => ap_const_lv2_0,
        m_axi_WEIGHTS_BVALID => ap_const_logic_0,
        m_axi_WEIGHTS_BREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_BREADY,
        m_axi_WEIGHTS_BRESP => ap_const_lv2_0,
        m_axi_WEIGHTS_BID => ap_const_lv1_0,
        m_axi_WEIGHTS_BUSER => ap_const_lv1_0,
        m_axi_INPUT_r_AWVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWVALID,
        m_axi_INPUT_r_AWREADY => ap_const_logic_0,
        m_axi_INPUT_r_AWADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWADDR,
        m_axi_INPUT_r_AWID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWID,
        m_axi_INPUT_r_AWLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWLEN,
        m_axi_INPUT_r_AWSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWSIZE,
        m_axi_INPUT_r_AWBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWBURST,
        m_axi_INPUT_r_AWLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWLOCK,
        m_axi_INPUT_r_AWCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWCACHE,
        m_axi_INPUT_r_AWPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWPROT,
        m_axi_INPUT_r_AWQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWQOS,
        m_axi_INPUT_r_AWREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWREGION,
        m_axi_INPUT_r_AWUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_AWUSER,
        m_axi_INPUT_r_WVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_WVALID,
        m_axi_INPUT_r_WREADY => ap_const_logic_0,
        m_axi_INPUT_r_WDATA => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_WDATA,
        m_axi_INPUT_r_WSTRB => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_WSTRB,
        m_axi_INPUT_r_WLAST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_WLAST,
        m_axi_INPUT_r_WID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_WID,
        m_axi_INPUT_r_WUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_WUSER,
        m_axi_INPUT_r_ARVALID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARVALID,
        m_axi_INPUT_r_ARREADY => INPUT_r_ARREADY,
        m_axi_INPUT_r_ARADDR => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARADDR,
        m_axi_INPUT_r_ARID => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARID,
        m_axi_INPUT_r_ARLEN => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARLEN,
        m_axi_INPUT_r_ARSIZE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARSIZE,
        m_axi_INPUT_r_ARBURST => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARBURST,
        m_axi_INPUT_r_ARLOCK => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARLOCK,
        m_axi_INPUT_r_ARCACHE => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARCACHE,
        m_axi_INPUT_r_ARPROT => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARPROT,
        m_axi_INPUT_r_ARQOS => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARQOS,
        m_axi_INPUT_r_ARREGION => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARREGION,
        m_axi_INPUT_r_ARUSER => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARUSER,
        m_axi_INPUT_r_RVALID => INPUT_r_RVALID,
        m_axi_INPUT_r_RREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_RREADY,
        m_axi_INPUT_r_RDATA => INPUT_r_RDATA,
        m_axi_INPUT_r_RLAST => ap_const_logic_0,
        m_axi_INPUT_r_RID => ap_const_lv1_0,
        m_axi_INPUT_r_RFIFONUM => INPUT_r_RFIFONUM,
        m_axi_INPUT_r_RUSER => ap_const_lv1_0,
        m_axi_INPUT_r_RRESP => ap_const_lv2_0,
        m_axi_INPUT_r_BVALID => ap_const_logic_0,
        m_axi_INPUT_r_BREADY => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_BREADY,
        m_axi_INPUT_r_BRESP => ap_const_lv2_0,
        m_axi_INPUT_r_BID => ap_const_lv1_0,
        m_axi_INPUT_r_BUSER => ap_const_lv1_0,
        sext_ln24 => trunc_ln_reg_1607,
        sext_ln24_8 => trunc_ln24_8_reg_1905,
        sum_15_out => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_sum_15_out,
        sum_15_out_ap_vld => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_sum_15_out_ap_vld,
        grp_fu_1945_p_din0 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1945_p_din0,
        grp_fu_1945_p_din1 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1945_p_din1,
        grp_fu_1945_p_dout0 => grp_fu_1945_p2,
        grp_fu_1945_p_ce => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1945_p_ce,
        grp_fu_1949_p_din0 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1949_p_din0,
        grp_fu_1949_p_din1 => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1949_p_din1,
        grp_fu_1949_p_opcode => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1949_p_opcode,
        grp_fu_1949_p_dout0 => grp_fu_1949_p2,
        grp_fu_1949_p_ce => grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1949_p_ce);

    CTRL_BUS_s_axi_U : component convolution5_hls_CTRL_BUS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_BUS_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_BUS_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_BUS_AWVALID,
        AWREADY => s_axi_CTRL_BUS_AWREADY,
        AWADDR => s_axi_CTRL_BUS_AWADDR,
        WVALID => s_axi_CTRL_BUS_WVALID,
        WREADY => s_axi_CTRL_BUS_WREADY,
        WDATA => s_axi_CTRL_BUS_WDATA,
        WSTRB => s_axi_CTRL_BUS_WSTRB,
        ARVALID => s_axi_CTRL_BUS_ARVALID,
        ARREADY => s_axi_CTRL_BUS_ARREADY,
        ARADDR => s_axi_CTRL_BUS_ARADDR,
        RVALID => s_axi_CTRL_BUS_RVALID,
        RREADY => s_axi_CTRL_BUS_RREADY,
        RDATA => s_axi_CTRL_BUS_RDATA,
        RRESP => s_axi_CTRL_BUS_RRESP,
        BVALID => s_axi_CTRL_BUS_BVALID,
        BREADY => s_axi_CTRL_BUS_BREADY,
        BRESP => s_axi_CTRL_BUS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    control_s_axi_U : component convolution5_hls_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        input_r_r => input_r_r,
        weights_r => weights_r,
        bias_r => bias_r,
        output_r_r => output_r_r);

    BIAS_m_axi_U : component convolution5_hls_BIAS_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_BIAS_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_BIAS_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_BIAS_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_BIAS_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_BIAS_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_BIAS_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_BIAS_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_BIAS_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_BIAS_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_BIAS_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_BIAS_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_BIAS_AWVALID,
        AWREADY => m_axi_BIAS_AWREADY,
        AWADDR => m_axi_BIAS_AWADDR,
        AWID => m_axi_BIAS_AWID,
        AWLEN => m_axi_BIAS_AWLEN,
        AWSIZE => m_axi_BIAS_AWSIZE,
        AWBURST => m_axi_BIAS_AWBURST,
        AWLOCK => m_axi_BIAS_AWLOCK,
        AWCACHE => m_axi_BIAS_AWCACHE,
        AWPROT => m_axi_BIAS_AWPROT,
        AWQOS => m_axi_BIAS_AWQOS,
        AWREGION => m_axi_BIAS_AWREGION,
        AWUSER => m_axi_BIAS_AWUSER,
        WVALID => m_axi_BIAS_WVALID,
        WREADY => m_axi_BIAS_WREADY,
        WDATA => m_axi_BIAS_WDATA,
        WSTRB => m_axi_BIAS_WSTRB,
        WLAST => m_axi_BIAS_WLAST,
        WID => m_axi_BIAS_WID,
        WUSER => m_axi_BIAS_WUSER,
        ARVALID => m_axi_BIAS_ARVALID,
        ARREADY => m_axi_BIAS_ARREADY,
        ARADDR => m_axi_BIAS_ARADDR,
        ARID => m_axi_BIAS_ARID,
        ARLEN => m_axi_BIAS_ARLEN,
        ARSIZE => m_axi_BIAS_ARSIZE,
        ARBURST => m_axi_BIAS_ARBURST,
        ARLOCK => m_axi_BIAS_ARLOCK,
        ARCACHE => m_axi_BIAS_ARCACHE,
        ARPROT => m_axi_BIAS_ARPROT,
        ARQOS => m_axi_BIAS_ARQOS,
        ARREGION => m_axi_BIAS_ARREGION,
        ARUSER => m_axi_BIAS_ARUSER,
        RVALID => m_axi_BIAS_RVALID,
        RREADY => m_axi_BIAS_RREADY,
        RDATA => m_axi_BIAS_RDATA,
        RLAST => m_axi_BIAS_RLAST,
        RID => m_axi_BIAS_RID,
        RUSER => m_axi_BIAS_RUSER,
        RRESP => m_axi_BIAS_RRESP,
        BVALID => m_axi_BIAS_BVALID,
        BREADY => m_axi_BIAS_BREADY,
        BRESP => m_axi_BIAS_BRESP,
        BID => m_axi_BIAS_BID,
        BUSER => m_axi_BIAS_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => BIAS_ARVALID,
        I_ARREADY => BIAS_ARREADY,
        I_ARADDR => BIAS_ARADDR,
        I_ARLEN => ap_const_lv32_1,
        I_RVALID => BIAS_RVALID,
        I_RREADY => BIAS_RREADY,
        I_RDATA => BIAS_RDATA,
        I_RFIFONUM => BIAS_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => BIAS_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => BIAS_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => BIAS_BVALID,
        I_BREADY => ap_const_logic_0);

    INPUT_r_m_axi_U : component convolution5_hls_INPUT_r_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_INPUT_R_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_INPUT_R_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_INPUT_R_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_INPUT_R_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_INPUT_R_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_INPUT_R_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_INPUT_R_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_INPUT_R_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_INPUT_R_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_INPUT_R_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_INPUT_R_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_INPUT_r_AWVALID,
        AWREADY => m_axi_INPUT_r_AWREADY,
        AWADDR => m_axi_INPUT_r_AWADDR,
        AWID => m_axi_INPUT_r_AWID,
        AWLEN => m_axi_INPUT_r_AWLEN,
        AWSIZE => m_axi_INPUT_r_AWSIZE,
        AWBURST => m_axi_INPUT_r_AWBURST,
        AWLOCK => m_axi_INPUT_r_AWLOCK,
        AWCACHE => m_axi_INPUT_r_AWCACHE,
        AWPROT => m_axi_INPUT_r_AWPROT,
        AWQOS => m_axi_INPUT_r_AWQOS,
        AWREGION => m_axi_INPUT_r_AWREGION,
        AWUSER => m_axi_INPUT_r_AWUSER,
        WVALID => m_axi_INPUT_r_WVALID,
        WREADY => m_axi_INPUT_r_WREADY,
        WDATA => m_axi_INPUT_r_WDATA,
        WSTRB => m_axi_INPUT_r_WSTRB,
        WLAST => m_axi_INPUT_r_WLAST,
        WID => m_axi_INPUT_r_WID,
        WUSER => m_axi_INPUT_r_WUSER,
        ARVALID => m_axi_INPUT_r_ARVALID,
        ARREADY => m_axi_INPUT_r_ARREADY,
        ARADDR => m_axi_INPUT_r_ARADDR,
        ARID => m_axi_INPUT_r_ARID,
        ARLEN => m_axi_INPUT_r_ARLEN,
        ARSIZE => m_axi_INPUT_r_ARSIZE,
        ARBURST => m_axi_INPUT_r_ARBURST,
        ARLOCK => m_axi_INPUT_r_ARLOCK,
        ARCACHE => m_axi_INPUT_r_ARCACHE,
        ARPROT => m_axi_INPUT_r_ARPROT,
        ARQOS => m_axi_INPUT_r_ARQOS,
        ARREGION => m_axi_INPUT_r_ARREGION,
        ARUSER => m_axi_INPUT_r_ARUSER,
        RVALID => m_axi_INPUT_r_RVALID,
        RREADY => m_axi_INPUT_r_RREADY,
        RDATA => m_axi_INPUT_r_RDATA,
        RLAST => m_axi_INPUT_r_RLAST,
        RID => m_axi_INPUT_r_RID,
        RUSER => m_axi_INPUT_r_RUSER,
        RRESP => m_axi_INPUT_r_RRESP,
        BVALID => m_axi_INPUT_r_BVALID,
        BREADY => m_axi_INPUT_r_BREADY,
        BRESP => m_axi_INPUT_r_BRESP,
        BID => m_axi_INPUT_r_BID,
        BUSER => m_axi_INPUT_r_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => INPUT_r_ARVALID,
        I_ARREADY => INPUT_r_ARREADY,
        I_ARADDR => INPUT_r_ARADDR,
        I_ARLEN => INPUT_r_ARLEN,
        I_RVALID => INPUT_r_RVALID,
        I_RREADY => INPUT_r_RREADY,
        I_RDATA => INPUT_r_RDATA,
        I_RFIFONUM => INPUT_r_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => INPUT_r_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => INPUT_r_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => INPUT_r_BVALID,
        I_BREADY => ap_const_logic_0);

    OUTPUT_r_m_axi_U : component convolution5_hls_OUTPUT_r_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 4,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_OUTPUT_R_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_OUTPUT_R_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_OUTPUT_R_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_OUTPUT_R_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_OUTPUT_R_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_OUTPUT_R_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_OUTPUT_R_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_OUTPUT_R_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_OUTPUT_R_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_OUTPUT_R_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_OUTPUT_R_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_OUTPUT_r_AWVALID,
        AWREADY => m_axi_OUTPUT_r_AWREADY,
        AWADDR => m_axi_OUTPUT_r_AWADDR,
        AWID => m_axi_OUTPUT_r_AWID,
        AWLEN => m_axi_OUTPUT_r_AWLEN,
        AWSIZE => m_axi_OUTPUT_r_AWSIZE,
        AWBURST => m_axi_OUTPUT_r_AWBURST,
        AWLOCK => m_axi_OUTPUT_r_AWLOCK,
        AWCACHE => m_axi_OUTPUT_r_AWCACHE,
        AWPROT => m_axi_OUTPUT_r_AWPROT,
        AWQOS => m_axi_OUTPUT_r_AWQOS,
        AWREGION => m_axi_OUTPUT_r_AWREGION,
        AWUSER => m_axi_OUTPUT_r_AWUSER,
        WVALID => m_axi_OUTPUT_r_WVALID,
        WREADY => m_axi_OUTPUT_r_WREADY,
        WDATA => m_axi_OUTPUT_r_WDATA,
        WSTRB => m_axi_OUTPUT_r_WSTRB,
        WLAST => m_axi_OUTPUT_r_WLAST,
        WID => m_axi_OUTPUT_r_WID,
        WUSER => m_axi_OUTPUT_r_WUSER,
        ARVALID => m_axi_OUTPUT_r_ARVALID,
        ARREADY => m_axi_OUTPUT_r_ARREADY,
        ARADDR => m_axi_OUTPUT_r_ARADDR,
        ARID => m_axi_OUTPUT_r_ARID,
        ARLEN => m_axi_OUTPUT_r_ARLEN,
        ARSIZE => m_axi_OUTPUT_r_ARSIZE,
        ARBURST => m_axi_OUTPUT_r_ARBURST,
        ARLOCK => m_axi_OUTPUT_r_ARLOCK,
        ARCACHE => m_axi_OUTPUT_r_ARCACHE,
        ARPROT => m_axi_OUTPUT_r_ARPROT,
        ARQOS => m_axi_OUTPUT_r_ARQOS,
        ARREGION => m_axi_OUTPUT_r_ARREGION,
        ARUSER => m_axi_OUTPUT_r_ARUSER,
        RVALID => m_axi_OUTPUT_r_RVALID,
        RREADY => m_axi_OUTPUT_r_RREADY,
        RDATA => m_axi_OUTPUT_r_RDATA,
        RLAST => m_axi_OUTPUT_r_RLAST,
        RID => m_axi_OUTPUT_r_RID,
        RUSER => m_axi_OUTPUT_r_RUSER,
        RRESP => m_axi_OUTPUT_r_RRESP,
        BVALID => m_axi_OUTPUT_r_BVALID,
        BREADY => m_axi_OUTPUT_r_BREADY,
        BRESP => m_axi_OUTPUT_r_BRESP,
        BID => m_axi_OUTPUT_r_BID,
        BUSER => m_axi_OUTPUT_r_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => OUTPUT_r_ARREADY,
        I_ARADDR => ap_const_lv64_0,
        I_ARLEN => ap_const_lv32_0,
        I_RVALID => OUTPUT_r_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => OUTPUT_r_RDATA,
        I_RFIFONUM => OUTPUT_r_RFIFONUM,
        I_AWVALID => OUTPUT_r_AWVALID,
        I_AWREADY => OUTPUT_r_AWREADY,
        I_AWADDR => OUTPUT_r_AWADDR,
        I_AWLEN => ap_const_lv32_1,
        I_WVALID => OUTPUT_r_WVALID,
        I_WREADY => OUTPUT_r_WREADY,
        I_WDATA => OUTPUT_r_WDATA,
        I_WSTRB => ap_const_lv4_F,
        I_BVALID => OUTPUT_r_BVALID,
        I_BREADY => OUTPUT_r_BREADY);

    WEIGHTS_m_axi_U : component convolution5_hls_WEIGHTS_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_WEIGHTS_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_WEIGHTS_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_WEIGHTS_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_WEIGHTS_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_WEIGHTS_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_WEIGHTS_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_WEIGHTS_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_WEIGHTS_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_WEIGHTS_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_WEIGHTS_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_WEIGHTS_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_WEIGHTS_AWVALID,
        AWREADY => m_axi_WEIGHTS_AWREADY,
        AWADDR => m_axi_WEIGHTS_AWADDR,
        AWID => m_axi_WEIGHTS_AWID,
        AWLEN => m_axi_WEIGHTS_AWLEN,
        AWSIZE => m_axi_WEIGHTS_AWSIZE,
        AWBURST => m_axi_WEIGHTS_AWBURST,
        AWLOCK => m_axi_WEIGHTS_AWLOCK,
        AWCACHE => m_axi_WEIGHTS_AWCACHE,
        AWPROT => m_axi_WEIGHTS_AWPROT,
        AWQOS => m_axi_WEIGHTS_AWQOS,
        AWREGION => m_axi_WEIGHTS_AWREGION,
        AWUSER => m_axi_WEIGHTS_AWUSER,
        WVALID => m_axi_WEIGHTS_WVALID,
        WREADY => m_axi_WEIGHTS_WREADY,
        WDATA => m_axi_WEIGHTS_WDATA,
        WSTRB => m_axi_WEIGHTS_WSTRB,
        WLAST => m_axi_WEIGHTS_WLAST,
        WID => m_axi_WEIGHTS_WID,
        WUSER => m_axi_WEIGHTS_WUSER,
        ARVALID => m_axi_WEIGHTS_ARVALID,
        ARREADY => m_axi_WEIGHTS_ARREADY,
        ARADDR => m_axi_WEIGHTS_ARADDR,
        ARID => m_axi_WEIGHTS_ARID,
        ARLEN => m_axi_WEIGHTS_ARLEN,
        ARSIZE => m_axi_WEIGHTS_ARSIZE,
        ARBURST => m_axi_WEIGHTS_ARBURST,
        ARLOCK => m_axi_WEIGHTS_ARLOCK,
        ARCACHE => m_axi_WEIGHTS_ARCACHE,
        ARPROT => m_axi_WEIGHTS_ARPROT,
        ARQOS => m_axi_WEIGHTS_ARQOS,
        ARREGION => m_axi_WEIGHTS_ARREGION,
        ARUSER => m_axi_WEIGHTS_ARUSER,
        RVALID => m_axi_WEIGHTS_RVALID,
        RREADY => m_axi_WEIGHTS_RREADY,
        RDATA => m_axi_WEIGHTS_RDATA,
        RLAST => m_axi_WEIGHTS_RLAST,
        RID => m_axi_WEIGHTS_RID,
        RUSER => m_axi_WEIGHTS_RUSER,
        RRESP => m_axi_WEIGHTS_RRESP,
        BVALID => m_axi_WEIGHTS_BVALID,
        BREADY => m_axi_WEIGHTS_BREADY,
        BRESP => m_axi_WEIGHTS_BRESP,
        BID => m_axi_WEIGHTS_BID,
        BUSER => m_axi_WEIGHTS_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => WEIGHTS_ARVALID,
        I_ARREADY => WEIGHTS_ARREADY,
        I_ARADDR => WEIGHTS_ARADDR,
        I_ARLEN => WEIGHTS_ARLEN,
        I_RVALID => WEIGHTS_RVALID,
        I_RREADY => WEIGHTS_RREADY,
        I_RDATA => WEIGHTS_RDATA,
        I_RFIFONUM => WEIGHTS_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => WEIGHTS_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => WEIGHTS_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => WEIGHTS_BVALID,
        I_BREADY => ap_const_logic_0);

    fadd_32ns_32ns_32_4_full_dsp_1_U57 : component convolution5_hls_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_593_p0,
        din1 => grp_fu_593_p1,
        ce => grp_fu_593_ce,
        dout => grp_fu_593_p2);

    mul_7ns_12ns_18_1_1_U58 : component convolution5_hls_mul_7ns_12ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 12,
        dout_WIDTH => 18)
    port map (
        din0 => mul_ln24_fu_639_p0,
        din1 => mul_ln24_fu_639_p1,
        dout => mul_ln24_fu_639_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U59 : component convolution5_hls_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1945_p0,
        din1 => grp_fu_1945_p1,
        ce => grp_fu_1945_ce,
        dout => grp_fu_1945_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U60 : component convolution5_hls_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1949_p0,
        din1 => grp_fu_1949_p1,
        ce => grp_fu_1949_ce,
        dout => grp_fu_1949_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_ready = ap_const_logic_1)) then 
                    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state31) and (ap_const_logic_1 = BIAS_RVALID))) then 
                    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_ready = ap_const_logic_1)) then 
                    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_ap_ready = ap_const_logic_1)) then 
                    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_ready = ap_const_logic_1)) then 
                    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_ready = ap_const_logic_1)) then 
                    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
                    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_ready = ap_const_logic_1)) then 
                    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
                    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_ready = ap_const_logic_1)) then 
                    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_ready = ap_const_logic_1)) then 
                    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    co_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                co_fu_158 <= ap_const_lv7_0;
            elsif (((icmp_ln18_fu_629_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                co_fu_158 <= add_ln18_fu_726_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                BIAS_addr_1_read_reg_1799 <= BIAS_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                BIAS_addr_1_reg_1686 <= sext_ln36_2_fu_795_p1;
                BIAS_addr_read_reg_1670 <= BIAS_RDATA;
                OUTPUT_r_addr_1_reg_1692 <= sext_ln36_3_fu_820_p1;
                    or_ln36_reg_1681(8 downto 3) <= or_ln36_fu_771_p2(8 downto 3);
                trunc_ln24_2_reg_1675 <= add_ln24_2_fu_756_p2(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                BIAS_addr_2_read_reg_1812 <= BIAS_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                BIAS_addr_2_reg_1717 <= sext_ln36_4_fu_905_p1;
                OUTPUT_r_addr_2_reg_1723 <= sext_ln36_5_fu_930_p1;
                trunc_ln24_3_reg_1711 <= add_ln24_4_fu_862_p2(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                BIAS_addr_3_read_reg_1817 <= BIAS_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                BIAS_addr_3_reg_1734 <= sext_ln36_6_fu_974_p1;
                OUTPUT_r_addr_3_reg_1740 <= sext_ln36_7_fu_999_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                BIAS_addr_4_read_reg_1830 <= BIAS_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                BIAS_addr_4_reg_1751 <= sext_ln36_8_fu_1043_p1;
                OUTPUT_r_addr_4_reg_1757 <= sext_ln36_9_fu_1068_p1;
                    zext_ln36_4_reg_1746(2) <= zext_ln36_4_fu_1014_p1(2);    zext_ln36_4_reg_1746(8 downto 4) <= zext_ln36_4_fu_1014_p1(8 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state34)) then
                BIAS_addr_5_read_reg_1835 <= BIAS_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                BIAS_addr_5_reg_1763 <= sext_ln36_10_fu_1102_p1;
                BIAS_addr_6_reg_1775 <= sext_ln36_12_fu_1161_p1;
                BIAS_addr_7_reg_1787 <= sext_ln36_14_fu_1220_p1;
                OUTPUT_r_addr_5_reg_1769 <= sext_ln36_11_fu_1127_p1;
                OUTPUT_r_addr_6_reg_1781 <= sext_ln36_13_fu_1186_p1;
                OUTPUT_r_addr_7_reg_1793 <= sext_ln36_15_fu_1245_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then
                BIAS_addr_6_read_reg_1840 <= BIAS_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                BIAS_addr_7_read_reg_1851 <= BIAS_RDATA;
                trunc_ln24_4_reg_1845 <= add_ln24_6_fu_1285_p2(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                BIAS_addr_reg_1653 <= sext_ln36_fu_691_p1;
                OUTPUT_r_addr_reg_1659 <= sext_ln36_1_fu_716_p1;
                mul_ln24_reg_1627 <= mul_ln24_fu_639_p2;
                    shl_ln_reg_1644(8 downto 2) <= shl_ln_fu_664_p3(8 downto 2);
                trunc_ln24_1_reg_1638 <= add_ln24_fu_649_p2(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                INPUT_r_addr_reg_1619 <= sext_ln24_fu_611_p1;
                bias_read_reg_1535 <= bias_r;
                output_r_read_reg_1523 <= output_r_r;
                trunc_ln_reg_1607 <= input_r_r(63 downto 2);
                weights_read_reg_1547 <= weights_r;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state90) or (ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state33))) then
                reg_597 <= grp_fu_593_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                trunc_ln24_5_reg_1861 <= add_ln24_8_fu_1324_p2(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then
                trunc_ln24_6_reg_1880 <= add_ln24_10_fu_1371_p2(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state66)) then
                trunc_ln24_7_reg_1899 <= add_ln24_12_fu_1418_p2(63 downto 2);
                trunc_ln24_8_reg_1905 <= add_ln24_14_fu_1442_p2(63 downto 2);
            end if;
        end if;
    end process;
    shl_ln_reg_1644(1 downto 0) <= "00";
    or_ln36_reg_1681(2 downto 0) <= "100";
    zext_ln36_4_reg_1746(1 downto 0) <= "00";
    zext_ln36_4_reg_1746(3 downto 3) <= "1";
    zext_ln36_4_reg_1746(9) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state13, ap_CS_fsm_state23, ap_CS_fsm_state37, ap_CS_fsm_state47, ap_CS_fsm_state57, ap_CS_fsm_state67, ap_CS_fsm_state77, ap_CS_fsm_state12, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state24, ap_CS_fsm_state32, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state26, ap_CS_fsm_state34, ap_CS_fsm_state27, ap_CS_fsm_state35, ap_CS_fsm_state28, ap_CS_fsm_state36, ap_CS_fsm_state17, ap_CS_fsm_state22, ap_CS_fsm_state39, ap_CS_fsm_state42, ap_CS_fsm_state51, ap_CS_fsm_state56, ap_CS_fsm_state61, ap_CS_fsm_state66, ap_CS_fsm_state71, ap_CS_fsm_state76, ap_CS_fsm_state81, ap_CS_fsm_state86, ap_CS_fsm_state91, ap_CS_fsm_state96, ap_CS_fsm_state2, ap_CS_fsm_state46, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_done, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_done, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_done, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_ap_done, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_done, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_done, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_done, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_done, BIAS_RVALID, OUTPUT_r_WREADY, OUTPUT_r_BVALID, icmp_ln18_fu_629_p2, ap_block_state3_io, ap_block_state13_io, ap_block_state23_io, ap_block_state37_io, ap_block_state47_io, ap_block_state57_io, ap_block_state67_io, ap_block_state77_io, ap_block_state24_io, ap_block_state25_io, ap_block_state26_io, ap_block_state27_io, ap_block_state28_io)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln18_fu_629_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_boolean_0 = ap_block_state3_io) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if ((not(((grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_done = ap_const_logic_0) or (ap_const_logic_0 = BIAS_RVALID))) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_boolean_0 = ap_block_state13_io) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_logic_1 = OUTPUT_r_WREADY))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if ((not(((grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_done = ap_const_logic_0) or (ap_const_logic_0 = OUTPUT_r_BVALID))) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                if (((ap_const_boolean_0 = ap_block_state23_io) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                if (((ap_const_boolean_0 = ap_block_state24_io) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                if (((ap_const_boolean_0 = ap_block_state25_io) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                if (((ap_const_boolean_0 = ap_block_state26_io) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                if (((ap_const_boolean_0 = ap_block_state27_io) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                if (((ap_const_boolean_0 = ap_block_state28_io) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state29) and (ap_const_logic_1 = BIAS_RVALID))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state31) and (ap_const_logic_1 = BIAS_RVALID))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                if ((not(((grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_done = ap_const_logic_0) or (ap_const_logic_0 = BIAS_RVALID))) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_logic_1 = BIAS_RVALID))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                if ((not(((ap_const_logic_0 = OUTPUT_r_WREADY) or (ap_const_logic_0 = BIAS_RVALID))) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state35) and (ap_const_logic_1 = BIAS_RVALID))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state36) and (ap_const_logic_1 = BIAS_RVALID))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state37 => 
                if (((ap_const_boolean_0 = ap_block_state37_io) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state39) and (ap_const_logic_1 = OUTPUT_r_BVALID))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state42) and (ap_const_logic_1 = OUTPUT_r_BVALID))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state46) and (grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_state46;
                end if;
            when ap_ST_fsm_state47 => 
                if (((ap_const_boolean_0 = ap_block_state47_io) and (ap_const_logic_1 = ap_CS_fsm_state47))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state51) and (ap_const_logic_1 = OUTPUT_r_WREADY))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                else
                    ap_NS_fsm <= ap_ST_fsm_state51;
                end if;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                if ((not(((ap_const_logic_0 = OUTPUT_r_BVALID) or (grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state56))) then
                    ap_NS_fsm <= ap_ST_fsm_state57;
                else
                    ap_NS_fsm <= ap_ST_fsm_state56;
                end if;
            when ap_ST_fsm_state57 => 
                if (((ap_const_boolean_0 = ap_block_state57_io) and (ap_const_logic_1 = ap_CS_fsm_state57))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state57;
                end if;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state61) and (ap_const_logic_1 = OUTPUT_r_WREADY))) then
                    ap_NS_fsm <= ap_ST_fsm_state62;
                else
                    ap_NS_fsm <= ap_ST_fsm_state61;
                end if;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                if ((not(((ap_const_logic_0 = OUTPUT_r_BVALID) or (grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state66))) then
                    ap_NS_fsm <= ap_ST_fsm_state67;
                else
                    ap_NS_fsm <= ap_ST_fsm_state66;
                end if;
            when ap_ST_fsm_state67 => 
                if (((ap_const_boolean_0 = ap_block_state67_io) and (ap_const_logic_1 = ap_CS_fsm_state67))) then
                    ap_NS_fsm <= ap_ST_fsm_state68;
                else
                    ap_NS_fsm <= ap_ST_fsm_state67;
                end if;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_logic_1 = OUTPUT_r_WREADY))) then
                    ap_NS_fsm <= ap_ST_fsm_state72;
                else
                    ap_NS_fsm <= ap_ST_fsm_state71;
                end if;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                if ((not(((ap_const_logic_0 = OUTPUT_r_BVALID) or (grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state76))) then
                    ap_NS_fsm <= ap_ST_fsm_state77;
                else
                    ap_NS_fsm <= ap_ST_fsm_state76;
                end if;
            when ap_ST_fsm_state77 => 
                if (((ap_const_boolean_0 = ap_block_state77_io) and (ap_const_logic_1 = ap_CS_fsm_state77))) then
                    ap_NS_fsm <= ap_ST_fsm_state78;
                else
                    ap_NS_fsm <= ap_ST_fsm_state77;
                end if;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state80 => 
                ap_NS_fsm <= ap_ST_fsm_state81;
            when ap_ST_fsm_state81 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_logic_1 = OUTPUT_r_WREADY))) then
                    ap_NS_fsm <= ap_ST_fsm_state82;
                else
                    ap_NS_fsm <= ap_ST_fsm_state81;
                end if;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state83;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state84 => 
                ap_NS_fsm <= ap_ST_fsm_state85;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state86;
            when ap_ST_fsm_state86 => 
                if ((not(((ap_const_logic_0 = OUTPUT_r_BVALID) or (grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state86))) then
                    ap_NS_fsm <= ap_ST_fsm_state87;
                else
                    ap_NS_fsm <= ap_ST_fsm_state86;
                end if;
            when ap_ST_fsm_state87 => 
                ap_NS_fsm <= ap_ST_fsm_state88;
            when ap_ST_fsm_state88 => 
                ap_NS_fsm <= ap_ST_fsm_state89;
            when ap_ST_fsm_state89 => 
                ap_NS_fsm <= ap_ST_fsm_state90;
            when ap_ST_fsm_state90 => 
                ap_NS_fsm <= ap_ST_fsm_state91;
            when ap_ST_fsm_state91 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state91) and (ap_const_logic_1 = OUTPUT_r_WREADY))) then
                    ap_NS_fsm <= ap_ST_fsm_state92;
                else
                    ap_NS_fsm <= ap_ST_fsm_state91;
                end if;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state93 => 
                ap_NS_fsm <= ap_ST_fsm_state94;
            when ap_ST_fsm_state94 => 
                ap_NS_fsm <= ap_ST_fsm_state95;
            when ap_ST_fsm_state95 => 
                ap_NS_fsm <= ap_ST_fsm_state96;
            when ap_ST_fsm_state96 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state96) and (ap_const_logic_1 = OUTPUT_r_BVALID))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state96;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    BIAS_ARADDR_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state13, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, BIAS_addr_reg_1653, BIAS_addr_1_reg_1686, BIAS_addr_2_reg_1717, BIAS_addr_3_reg_1734, BIAS_addr_4_reg_1751, BIAS_addr_5_reg_1763, BIAS_addr_6_reg_1775, BIAS_addr_7_reg_1787, ap_block_state3_io, ap_block_state13_io, ap_block_state23_io, ap_block_state24_io, ap_block_state25_io, ap_block_state26_io, ap_block_state27_io, ap_block_state28_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state28_io) and (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            BIAS_ARADDR <= BIAS_addr_7_reg_1787;
        elsif (((ap_const_boolean_0 = ap_block_state27_io) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            BIAS_ARADDR <= BIAS_addr_6_reg_1775;
        elsif (((ap_const_boolean_0 = ap_block_state26_io) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            BIAS_ARADDR <= BIAS_addr_5_reg_1763;
        elsif (((ap_const_boolean_0 = ap_block_state25_io) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            BIAS_ARADDR <= BIAS_addr_4_reg_1751;
        elsif (((ap_const_boolean_0 = ap_block_state24_io) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            BIAS_ARADDR <= BIAS_addr_3_reg_1734;
        elsif (((ap_const_boolean_0 = ap_block_state23_io) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            BIAS_ARADDR <= BIAS_addr_2_reg_1717;
        elsif (((ap_const_boolean_0 = ap_block_state13_io) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            BIAS_ARADDR <= BIAS_addr_1_reg_1686;
        elsif (((ap_const_boolean_0 = ap_block_state3_io) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            BIAS_ARADDR <= BIAS_addr_reg_1653;
        else 
            BIAS_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    BIAS_ARVALID_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state13, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_block_state3_io, ap_block_state13_io, ap_block_state23_io, ap_block_state24_io, ap_block_state25_io, ap_block_state26_io, ap_block_state27_io, ap_block_state28_io)
    begin
        if ((((ap_const_boolean_0 = ap_block_state28_io) and (ap_const_logic_1 = ap_CS_fsm_state28)) or ((ap_const_boolean_0 = ap_block_state27_io) and (ap_const_logic_1 = ap_CS_fsm_state27)) or ((ap_const_boolean_0 = ap_block_state26_io) and (ap_const_logic_1 = ap_CS_fsm_state26)) or ((ap_const_boolean_0 = ap_block_state25_io) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((ap_const_boolean_0 = ap_block_state24_io) and (ap_const_logic_1 = ap_CS_fsm_state24)) or ((ap_const_boolean_0 = ap_block_state23_io) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((ap_const_boolean_0 = ap_block_state13_io) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((ap_const_boolean_0 = ap_block_state3_io) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            BIAS_ARVALID <= ap_const_logic_1;
        else 
            BIAS_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    BIAS_RREADY_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_done, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_done, BIAS_RVALID, OUTPUT_r_WREADY)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state36) and (ap_const_logic_1 = BIAS_RVALID)) or ((ap_const_logic_1 = ap_CS_fsm_state35) and (ap_const_logic_1 = BIAS_RVALID)) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_logic_1 = BIAS_RVALID)) or ((ap_const_logic_1 = ap_CS_fsm_state31) and (ap_const_logic_1 = BIAS_RVALID)) or ((ap_const_logic_1 = ap_CS_fsm_state29) and (ap_const_logic_1 = BIAS_RVALID)) or (not(((ap_const_logic_0 = OUTPUT_r_WREADY) or (ap_const_logic_0 = BIAS_RVALID))) and (ap_const_logic_1 = ap_CS_fsm_state34)) or (not(((grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_done = ap_const_logic_0) or (ap_const_logic_0 = BIAS_RVALID))) and (ap_const_logic_1 = ap_CS_fsm_state32)) or (not(((grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_done = ap_const_logic_0) or (ap_const_logic_0 = BIAS_RVALID))) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            BIAS_RREADY <= ap_const_logic_1;
        else 
            BIAS_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    BIAS_blk_n_AR_assign_proc : process(m_axi_BIAS_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_state13, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            BIAS_blk_n_AR <= m_axi_BIAS_ARREADY;
        else 
            BIAS_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    BIAS_blk_n_R_assign_proc : process(m_axi_BIAS_RVALID, ap_CS_fsm_state12, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            BIAS_blk_n_R <= m_axi_BIAS_RVALID;
        else 
            BIAS_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    INPUT_r_ARADDR_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state13, ap_CS_fsm_state23, ap_CS_fsm_state37, ap_CS_fsm_state47, ap_CS_fsm_state57, ap_CS_fsm_state67, ap_CS_fsm_state77, ap_CS_fsm_state12, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state22, ap_CS_fsm_state56, ap_CS_fsm_state66, ap_CS_fsm_state76, ap_CS_fsm_state86, INPUT_r_addr_reg_1619, ap_CS_fsm_state46, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARADDR, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARADDR, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARADDR, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARADDR, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARADDR, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARADDR, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARADDR, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARADDR, ap_CS_fsm_state11, ap_CS_fsm_state21, ap_CS_fsm_state45, ap_CS_fsm_state55, ap_CS_fsm_state65, ap_CS_fsm_state75, ap_CS_fsm_state85, ap_block_state3_io, ap_block_state13_io, ap_block_state23_io, ap_block_state37_io, ap_block_state47_io, ap_block_state57_io, ap_block_state67_io, ap_block_state77_io)
    begin
        if ((((ap_const_boolean_0 = ap_block_state77_io) and (ap_const_logic_1 = ap_CS_fsm_state77)) or ((ap_const_boolean_0 = ap_block_state67_io) and (ap_const_logic_1 = ap_CS_fsm_state67)) or ((ap_const_boolean_0 = ap_block_state57_io) and (ap_const_logic_1 = ap_CS_fsm_state57)) or ((ap_const_boolean_0 = ap_block_state47_io) and (ap_const_logic_1 = ap_CS_fsm_state47)) or ((ap_const_boolean_0 = ap_block_state37_io) and (ap_const_logic_1 = ap_CS_fsm_state37)) or ((ap_const_boolean_0 = ap_block_state23_io) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((ap_const_boolean_0 = ap_block_state13_io) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((ap_const_boolean_0 = ap_block_state3_io) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            INPUT_r_ARADDR <= INPUT_r_addr_reg_1619;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state86) or (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            INPUT_r_ARADDR <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state75))) then 
            INPUT_r_ARADDR <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            INPUT_r_ARADDR <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            INPUT_r_ARADDR <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            INPUT_r_ARADDR <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            INPUT_r_ARADDR <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            INPUT_r_ARADDR <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            INPUT_r_ARADDR <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARADDR;
        else 
            INPUT_r_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    INPUT_r_ARLEN_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state13, ap_CS_fsm_state23, ap_CS_fsm_state37, ap_CS_fsm_state47, ap_CS_fsm_state57, ap_CS_fsm_state67, ap_CS_fsm_state77, ap_CS_fsm_state12, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state22, ap_CS_fsm_state56, ap_CS_fsm_state66, ap_CS_fsm_state76, ap_CS_fsm_state86, ap_CS_fsm_state46, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARLEN, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARLEN, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARLEN, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARLEN, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARLEN, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARLEN, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARLEN, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARLEN, ap_CS_fsm_state11, ap_CS_fsm_state21, ap_CS_fsm_state45, ap_CS_fsm_state55, ap_CS_fsm_state65, ap_CS_fsm_state75, ap_CS_fsm_state85, ap_block_state3_io, ap_block_state13_io, ap_block_state23_io, ap_block_state37_io, ap_block_state47_io, ap_block_state57_io, ap_block_state67_io, ap_block_state77_io)
    begin
        if ((((ap_const_boolean_0 = ap_block_state77_io) and (ap_const_logic_1 = ap_CS_fsm_state77)) or ((ap_const_boolean_0 = ap_block_state67_io) and (ap_const_logic_1 = ap_CS_fsm_state67)) or ((ap_const_boolean_0 = ap_block_state57_io) and (ap_const_logic_1 = ap_CS_fsm_state57)) or ((ap_const_boolean_0 = ap_block_state47_io) and (ap_const_logic_1 = ap_CS_fsm_state47)) or ((ap_const_boolean_0 = ap_block_state37_io) and (ap_const_logic_1 = ap_CS_fsm_state37)) or ((ap_const_boolean_0 = ap_block_state23_io) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((ap_const_boolean_0 = ap_block_state13_io) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((ap_const_boolean_0 = ap_block_state3_io) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            INPUT_r_ARLEN <= ap_const_lv32_190;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state86) or (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            INPUT_r_ARLEN <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state75))) then 
            INPUT_r_ARLEN <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            INPUT_r_ARLEN <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            INPUT_r_ARLEN <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            INPUT_r_ARLEN <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            INPUT_r_ARLEN <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            INPUT_r_ARLEN <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            INPUT_r_ARLEN <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARLEN;
        else 
            INPUT_r_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    INPUT_r_ARVALID_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state13, ap_CS_fsm_state23, ap_CS_fsm_state37, ap_CS_fsm_state47, ap_CS_fsm_state57, ap_CS_fsm_state67, ap_CS_fsm_state77, ap_CS_fsm_state12, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state22, ap_CS_fsm_state56, ap_CS_fsm_state66, ap_CS_fsm_state76, ap_CS_fsm_state86, ap_CS_fsm_state46, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARVALID, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARVALID, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARVALID, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARVALID, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARVALID, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARVALID, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARVALID, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARVALID, ap_CS_fsm_state11, ap_CS_fsm_state21, ap_CS_fsm_state45, ap_CS_fsm_state55, ap_CS_fsm_state65, ap_CS_fsm_state75, ap_CS_fsm_state85, ap_block_state3_io, ap_block_state13_io, ap_block_state23_io, ap_block_state37_io, ap_block_state47_io, ap_block_state57_io, ap_block_state67_io, ap_block_state77_io)
    begin
        if ((((ap_const_boolean_0 = ap_block_state77_io) and (ap_const_logic_1 = ap_CS_fsm_state77)) or ((ap_const_boolean_0 = ap_block_state67_io) and (ap_const_logic_1 = ap_CS_fsm_state67)) or ((ap_const_boolean_0 = ap_block_state57_io) and (ap_const_logic_1 = ap_CS_fsm_state57)) or ((ap_const_boolean_0 = ap_block_state47_io) and (ap_const_logic_1 = ap_CS_fsm_state47)) or ((ap_const_boolean_0 = ap_block_state37_io) and (ap_const_logic_1 = ap_CS_fsm_state37)) or ((ap_const_boolean_0 = ap_block_state23_io) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((ap_const_boolean_0 = ap_block_state13_io) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((ap_const_boolean_0 = ap_block_state3_io) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            INPUT_r_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state86) or (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            INPUT_r_ARVALID <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state75))) then 
            INPUT_r_ARVALID <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            INPUT_r_ARVALID <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            INPUT_r_ARVALID <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            INPUT_r_ARVALID <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            INPUT_r_ARVALID <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            INPUT_r_ARVALID <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            INPUT_r_ARVALID <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_ARVALID;
        else 
            INPUT_r_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    INPUT_r_RREADY_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state22, ap_CS_fsm_state56, ap_CS_fsm_state66, ap_CS_fsm_state76, ap_CS_fsm_state86, ap_CS_fsm_state46, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_RREADY, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_RREADY, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_RREADY, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_RREADY, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_RREADY, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_RREADY, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_RREADY, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_RREADY, ap_CS_fsm_state11, ap_CS_fsm_state21, ap_CS_fsm_state45, ap_CS_fsm_state55, ap_CS_fsm_state65, ap_CS_fsm_state75, ap_CS_fsm_state85)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state86) or (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            INPUT_r_RREADY <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_INPUT_r_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state75))) then 
            INPUT_r_RREADY <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_INPUT_r_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            INPUT_r_RREADY <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_INPUT_r_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            INPUT_r_RREADY <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_INPUT_r_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            INPUT_r_RREADY <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_INPUT_r_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            INPUT_r_RREADY <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_INPUT_r_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            INPUT_r_RREADY <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_INPUT_r_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            INPUT_r_RREADY <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_INPUT_r_RREADY;
        else 
            INPUT_r_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    INPUT_r_blk_n_AR_assign_proc : process(m_axi_INPUT_r_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_state13, ap_CS_fsm_state23, ap_CS_fsm_state37, ap_CS_fsm_state47, ap_CS_fsm_state57, ap_CS_fsm_state67, ap_CS_fsm_state77)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            INPUT_r_blk_n_AR <= m_axi_INPUT_r_ARREADY;
        else 
            INPUT_r_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    OUTPUT_r_AWADDR_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state13, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, OUTPUT_r_addr_reg_1659, OUTPUT_r_addr_1_reg_1692, OUTPUT_r_addr_2_reg_1723, OUTPUT_r_addr_3_reg_1740, OUTPUT_r_addr_4_reg_1757, OUTPUT_r_addr_5_reg_1769, OUTPUT_r_addr_6_reg_1781, OUTPUT_r_addr_7_reg_1793, ap_block_state3_io, ap_block_state13_io, ap_block_state23_io, ap_block_state24_io, ap_block_state25_io, ap_block_state26_io, ap_block_state27_io, ap_block_state28_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state28_io) and (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            OUTPUT_r_AWADDR <= OUTPUT_r_addr_7_reg_1793;
        elsif (((ap_const_boolean_0 = ap_block_state27_io) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            OUTPUT_r_AWADDR <= OUTPUT_r_addr_6_reg_1781;
        elsif (((ap_const_boolean_0 = ap_block_state26_io) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            OUTPUT_r_AWADDR <= OUTPUT_r_addr_5_reg_1769;
        elsif (((ap_const_boolean_0 = ap_block_state25_io) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            OUTPUT_r_AWADDR <= OUTPUT_r_addr_4_reg_1757;
        elsif (((ap_const_boolean_0 = ap_block_state24_io) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            OUTPUT_r_AWADDR <= OUTPUT_r_addr_3_reg_1740;
        elsif (((ap_const_boolean_0 = ap_block_state23_io) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            OUTPUT_r_AWADDR <= OUTPUT_r_addr_2_reg_1723;
        elsif (((ap_const_boolean_0 = ap_block_state13_io) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            OUTPUT_r_AWADDR <= OUTPUT_r_addr_1_reg_1692;
        elsif (((ap_const_boolean_0 = ap_block_state3_io) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            OUTPUT_r_AWADDR <= OUTPUT_r_addr_reg_1659;
        else 
            OUTPUT_r_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    OUTPUT_r_AWVALID_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state13, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_block_state3_io, ap_block_state13_io, ap_block_state23_io, ap_block_state24_io, ap_block_state25_io, ap_block_state26_io, ap_block_state27_io, ap_block_state28_io)
    begin
        if ((((ap_const_boolean_0 = ap_block_state28_io) and (ap_const_logic_1 = ap_CS_fsm_state28)) or ((ap_const_boolean_0 = ap_block_state27_io) and (ap_const_logic_1 = ap_CS_fsm_state27)) or ((ap_const_boolean_0 = ap_block_state26_io) and (ap_const_logic_1 = ap_CS_fsm_state26)) or ((ap_const_boolean_0 = ap_block_state25_io) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((ap_const_boolean_0 = ap_block_state24_io) and (ap_const_logic_1 = ap_CS_fsm_state24)) or ((ap_const_boolean_0 = ap_block_state23_io) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((ap_const_boolean_0 = ap_block_state13_io) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((ap_const_boolean_0 = ap_block_state3_io) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            OUTPUT_r_AWVALID <= ap_const_logic_1;
        else 
            OUTPUT_r_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    OUTPUT_r_BREADY_assign_proc : process(ap_CS_fsm_state22, ap_CS_fsm_state39, ap_CS_fsm_state42, ap_CS_fsm_state56, ap_CS_fsm_state66, ap_CS_fsm_state76, ap_CS_fsm_state86, ap_CS_fsm_state96, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_done, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_done, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_done, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_done, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_done, OUTPUT_r_BVALID)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state96) and (ap_const_logic_1 = OUTPUT_r_BVALID)) or ((ap_const_logic_1 = ap_CS_fsm_state42) and (ap_const_logic_1 = OUTPUT_r_BVALID)) or ((ap_const_logic_1 = ap_CS_fsm_state39) and (ap_const_logic_1 = OUTPUT_r_BVALID)) or (not(((ap_const_logic_0 = OUTPUT_r_BVALID) or (grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state86)) or (not(((ap_const_logic_0 = OUTPUT_r_BVALID) or (grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state76)) or (not(((ap_const_logic_0 = OUTPUT_r_BVALID) or (grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state66)) or (not(((ap_const_logic_0 = OUTPUT_r_BVALID) or (grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_done 
    = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state56)) or (not(((grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_done = ap_const_logic_0) or (ap_const_logic_0 = OUTPUT_r_BVALID))) and (ap_const_logic_1 = ap_CS_fsm_state22)))) then 
            OUTPUT_r_BREADY <= ap_const_logic_1;
        else 
            OUTPUT_r_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    OUTPUT_r_WDATA_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state34, ap_CS_fsm_state17, ap_CS_fsm_state51, ap_CS_fsm_state61, ap_CS_fsm_state71, ap_CS_fsm_state81, ap_CS_fsm_state91, BIAS_RVALID, bitcast_ln36_1_fu_848_p1, bitcast_ln36_3_fu_1271_p1, bitcast_ln36_5_fu_1300_p1, bitcast_ln36_7_fu_1357_p1, bitcast_ln36_9_fu_1404_p1, bitcast_ln36_11_fu_1475_p1, bitcast_ln36_13_fu_1498_p1, bitcast_ln36_15_fu_1511_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            OUTPUT_r_WDATA <= bitcast_ln36_15_fu_1511_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            OUTPUT_r_WDATA <= bitcast_ln36_13_fu_1498_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            OUTPUT_r_WDATA <= bitcast_ln36_11_fu_1475_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            OUTPUT_r_WDATA <= bitcast_ln36_9_fu_1404_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            OUTPUT_r_WDATA <= bitcast_ln36_7_fu_1357_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            OUTPUT_r_WDATA <= bitcast_ln36_5_fu_1300_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) and (ap_const_logic_1 = BIAS_RVALID))) then 
            OUTPUT_r_WDATA <= bitcast_ln36_3_fu_1271_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            OUTPUT_r_WDATA <= bitcast_ln36_1_fu_848_p1;
        else 
            OUTPUT_r_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    OUTPUT_r_WVALID_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state34, ap_CS_fsm_state17, ap_CS_fsm_state51, ap_CS_fsm_state61, ap_CS_fsm_state71, ap_CS_fsm_state81, ap_CS_fsm_state91, BIAS_RVALID, OUTPUT_r_WREADY, ap_block_state37_io)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state91) and (ap_const_logic_1 = OUTPUT_r_WREADY)) or ((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_logic_1 = OUTPUT_r_WREADY)) or ((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_logic_1 = OUTPUT_r_WREADY)) or ((ap_const_logic_1 = ap_CS_fsm_state61) and (ap_const_logic_1 = OUTPUT_r_WREADY)) or ((ap_const_logic_1 = ap_CS_fsm_state51) and (ap_const_logic_1 = OUTPUT_r_WREADY)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_logic_1 = OUTPUT_r_WREADY)) or (not(((ap_const_logic_0 = OUTPUT_r_WREADY) or (ap_const_logic_0 = BIAS_RVALID))) and (ap_const_logic_1 = ap_CS_fsm_state34)) or ((ap_const_boolean_0 = ap_block_state37_io) and (ap_const_logic_1 = ap_CS_fsm_state37)))) then 
            OUTPUT_r_WVALID <= ap_const_logic_1;
        else 
            OUTPUT_r_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    OUTPUT_r_blk_n_AW_assign_proc : process(m_axi_OUTPUT_r_AWREADY, ap_CS_fsm_state3, ap_CS_fsm_state13, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            OUTPUT_r_blk_n_AW <= m_axi_OUTPUT_r_AWREADY;
        else 
            OUTPUT_r_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    OUTPUT_r_blk_n_B_assign_proc : process(m_axi_OUTPUT_r_BVALID, ap_CS_fsm_state22, ap_CS_fsm_state39, ap_CS_fsm_state42, ap_CS_fsm_state56, ap_CS_fsm_state66, ap_CS_fsm_state76, ap_CS_fsm_state86, ap_CS_fsm_state96)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state96) or (ap_const_logic_1 = ap_CS_fsm_state86) or (ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            OUTPUT_r_blk_n_B <= m_axi_OUTPUT_r_BVALID;
        else 
            OUTPUT_r_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    OUTPUT_r_blk_n_W_assign_proc : process(m_axi_OUTPUT_r_WREADY, ap_CS_fsm_state37, ap_CS_fsm_state34, ap_CS_fsm_state17, ap_CS_fsm_state51, ap_CS_fsm_state61, ap_CS_fsm_state71, ap_CS_fsm_state81, ap_CS_fsm_state91)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state91) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            OUTPUT_r_blk_n_W <= m_axi_OUTPUT_r_WREADY;
        else 
            OUTPUT_r_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    WEIGHTS_ARADDR_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state13, ap_CS_fsm_state23, ap_CS_fsm_state37, ap_CS_fsm_state47, ap_CS_fsm_state57, ap_CS_fsm_state67, ap_CS_fsm_state77, ap_CS_fsm_state12, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state22, ap_CS_fsm_state56, ap_CS_fsm_state66, ap_CS_fsm_state76, ap_CS_fsm_state86, ap_CS_fsm_state46, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARADDR, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARADDR, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARADDR, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARADDR, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARADDR, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARADDR, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARADDR, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARADDR, ap_CS_fsm_state11, ap_CS_fsm_state21, ap_CS_fsm_state45, ap_CS_fsm_state55, ap_CS_fsm_state65, ap_CS_fsm_state75, ap_CS_fsm_state85, sext_ln24_1_fu_737_p1, sext_ln24_2_fu_838_p1, sext_ln24_3_fu_940_p1, sext_ln24_4_fu_1305_p1, sext_ln24_5_fu_1347_p1, sext_ln24_6_fu_1394_p1, sext_ln24_7_fu_1465_p1, sext_ln24_8_fu_1488_p1, ap_block_state3_io, ap_block_state13_io, ap_block_state23_io, ap_block_state37_io, ap_block_state47_io, ap_block_state57_io, ap_block_state67_io, ap_block_state77_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state77_io) and (ap_const_logic_1 = ap_CS_fsm_state77))) then 
            WEIGHTS_ARADDR <= sext_ln24_8_fu_1488_p1;
        elsif (((ap_const_boolean_0 = ap_block_state67_io) and (ap_const_logic_1 = ap_CS_fsm_state67))) then 
            WEIGHTS_ARADDR <= sext_ln24_7_fu_1465_p1;
        elsif (((ap_const_boolean_0 = ap_block_state57_io) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            WEIGHTS_ARADDR <= sext_ln24_6_fu_1394_p1;
        elsif (((ap_const_boolean_0 = ap_block_state47_io) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
            WEIGHTS_ARADDR <= sext_ln24_5_fu_1347_p1;
        elsif (((ap_const_boolean_0 = ap_block_state37_io) and (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            WEIGHTS_ARADDR <= sext_ln24_4_fu_1305_p1;
        elsif (((ap_const_boolean_0 = ap_block_state23_io) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            WEIGHTS_ARADDR <= sext_ln24_3_fu_940_p1;
        elsif (((ap_const_boolean_0 = ap_block_state13_io) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            WEIGHTS_ARADDR <= sext_ln24_2_fu_838_p1;
        elsif (((ap_const_boolean_0 = ap_block_state3_io) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            WEIGHTS_ARADDR <= sext_ln24_1_fu_737_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state86) or (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            WEIGHTS_ARADDR <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state75))) then 
            WEIGHTS_ARADDR <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            WEIGHTS_ARADDR <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            WEIGHTS_ARADDR <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            WEIGHTS_ARADDR <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            WEIGHTS_ARADDR <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            WEIGHTS_ARADDR <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            WEIGHTS_ARADDR <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARADDR;
        else 
            WEIGHTS_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    WEIGHTS_ARLEN_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state13, ap_CS_fsm_state23, ap_CS_fsm_state37, ap_CS_fsm_state47, ap_CS_fsm_state57, ap_CS_fsm_state67, ap_CS_fsm_state77, ap_CS_fsm_state12, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state22, ap_CS_fsm_state56, ap_CS_fsm_state66, ap_CS_fsm_state76, ap_CS_fsm_state86, ap_CS_fsm_state46, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARLEN, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARLEN, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARLEN, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARLEN, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARLEN, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARLEN, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARLEN, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARLEN, ap_CS_fsm_state11, ap_CS_fsm_state21, ap_CS_fsm_state45, ap_CS_fsm_state55, ap_CS_fsm_state65, ap_CS_fsm_state75, ap_CS_fsm_state85, ap_block_state3_io, ap_block_state13_io, ap_block_state23_io, ap_block_state37_io, ap_block_state47_io, ap_block_state57_io, ap_block_state67_io, ap_block_state77_io)
    begin
        if ((((ap_const_boolean_0 = ap_block_state77_io) and (ap_const_logic_1 = ap_CS_fsm_state77)) or ((ap_const_boolean_0 = ap_block_state67_io) and (ap_const_logic_1 = ap_CS_fsm_state67)) or ((ap_const_boolean_0 = ap_block_state57_io) and (ap_const_logic_1 = ap_CS_fsm_state57)) or ((ap_const_boolean_0 = ap_block_state47_io) and (ap_const_logic_1 = ap_CS_fsm_state47)) or ((ap_const_boolean_0 = ap_block_state37_io) and (ap_const_logic_1 = ap_CS_fsm_state37)) or ((ap_const_boolean_0 = ap_block_state23_io) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((ap_const_boolean_0 = ap_block_state13_io) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((ap_const_boolean_0 = ap_block_state3_io) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            WEIGHTS_ARLEN <= ap_const_lv32_190;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state86) or (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            WEIGHTS_ARLEN <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state75))) then 
            WEIGHTS_ARLEN <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            WEIGHTS_ARLEN <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            WEIGHTS_ARLEN <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            WEIGHTS_ARLEN <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            WEIGHTS_ARLEN <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            WEIGHTS_ARLEN <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            WEIGHTS_ARLEN <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARLEN;
        else 
            WEIGHTS_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    WEIGHTS_ARVALID_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state13, ap_CS_fsm_state23, ap_CS_fsm_state37, ap_CS_fsm_state47, ap_CS_fsm_state57, ap_CS_fsm_state67, ap_CS_fsm_state77, ap_CS_fsm_state12, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state22, ap_CS_fsm_state56, ap_CS_fsm_state66, ap_CS_fsm_state76, ap_CS_fsm_state86, ap_CS_fsm_state46, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARVALID, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARVALID, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARVALID, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARVALID, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARVALID, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARVALID, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARVALID, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARVALID, ap_CS_fsm_state11, ap_CS_fsm_state21, ap_CS_fsm_state45, ap_CS_fsm_state55, ap_CS_fsm_state65, ap_CS_fsm_state75, ap_CS_fsm_state85, ap_block_state3_io, ap_block_state13_io, ap_block_state23_io, ap_block_state37_io, ap_block_state47_io, ap_block_state57_io, ap_block_state67_io, ap_block_state77_io)
    begin
        if ((((ap_const_boolean_0 = ap_block_state77_io) and (ap_const_logic_1 = ap_CS_fsm_state77)) or ((ap_const_boolean_0 = ap_block_state67_io) and (ap_const_logic_1 = ap_CS_fsm_state67)) or ((ap_const_boolean_0 = ap_block_state57_io) and (ap_const_logic_1 = ap_CS_fsm_state57)) or ((ap_const_boolean_0 = ap_block_state47_io) and (ap_const_logic_1 = ap_CS_fsm_state47)) or ((ap_const_boolean_0 = ap_block_state37_io) and (ap_const_logic_1 = ap_CS_fsm_state37)) or ((ap_const_boolean_0 = ap_block_state23_io) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((ap_const_boolean_0 = ap_block_state13_io) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((ap_const_boolean_0 = ap_block_state3_io) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            WEIGHTS_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state86) or (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            WEIGHTS_ARVALID <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state75))) then 
            WEIGHTS_ARVALID <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            WEIGHTS_ARVALID <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            WEIGHTS_ARVALID <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            WEIGHTS_ARVALID <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            WEIGHTS_ARVALID <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            WEIGHTS_ARVALID <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            WEIGHTS_ARVALID <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_ARVALID;
        else 
            WEIGHTS_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    WEIGHTS_RREADY_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state22, ap_CS_fsm_state56, ap_CS_fsm_state66, ap_CS_fsm_state76, ap_CS_fsm_state86, ap_CS_fsm_state46, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_RREADY, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_RREADY, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_RREADY, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_RREADY, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_RREADY, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_RREADY, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_RREADY, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_RREADY, ap_CS_fsm_state11, ap_CS_fsm_state21, ap_CS_fsm_state45, ap_CS_fsm_state55, ap_CS_fsm_state65, ap_CS_fsm_state75, ap_CS_fsm_state85)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state86) or (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            WEIGHTS_RREADY <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_m_axi_WEIGHTS_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state75))) then 
            WEIGHTS_RREADY <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_m_axi_WEIGHTS_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            WEIGHTS_RREADY <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_m_axi_WEIGHTS_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            WEIGHTS_RREADY <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_m_axi_WEIGHTS_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            WEIGHTS_RREADY <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_m_axi_WEIGHTS_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            WEIGHTS_RREADY <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_m_axi_WEIGHTS_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            WEIGHTS_RREADY <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_m_axi_WEIGHTS_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            WEIGHTS_RREADY <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_m_axi_WEIGHTS_RREADY;
        else 
            WEIGHTS_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    WEIGHTS_blk_n_AR_assign_proc : process(m_axi_WEIGHTS_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_state13, ap_CS_fsm_state23, ap_CS_fsm_state37, ap_CS_fsm_state47, ap_CS_fsm_state57, ap_CS_fsm_state67, ap_CS_fsm_state77)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            WEIGHTS_blk_n_AR <= m_axi_WEIGHTS_ARREADY;
        else 
            WEIGHTS_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;

    add_ln18_fu_726_p2 <= std_logic_vector(unsigned(co_fu_158) + unsigned(ap_const_lv7_8));
    add_ln24_10_fu_1371_p2 <= std_logic_vector(unsigned(zext_ln24_5_fu_1367_p1) + unsigned(weights_read_reg_1547));
    add_ln24_11_fu_1409_p2 <= std_logic_vector(unsigned(mul_ln24_reg_1627) + unsigned(ap_const_lv18_2580));
    add_ln24_12_fu_1418_p2 <= std_logic_vector(unsigned(zext_ln24_6_fu_1414_p1) + unsigned(weights_read_reg_1547));
    add_ln24_13_fu_1433_p2 <= std_logic_vector(unsigned(mul_ln24_reg_1627) + unsigned(ap_const_lv18_2BC0));
    add_ln24_14_fu_1442_p2 <= std_logic_vector(unsigned(zext_ln24_7_fu_1438_p1) + unsigned(weights_read_reg_1547));
    add_ln24_1_fu_747_p2 <= std_logic_vector(unsigned(mul_ln24_reg_1627) + unsigned(ap_const_lv18_640));
    add_ln24_2_fu_756_p2 <= std_logic_vector(unsigned(zext_ln24_1_fu_752_p1) + unsigned(weights_read_reg_1547));
    add_ln24_3_fu_853_p2 <= std_logic_vector(unsigned(mul_ln24_reg_1627) + unsigned(ap_const_lv18_C80));
    add_ln24_4_fu_862_p2 <= std_logic_vector(unsigned(zext_ln24_2_fu_858_p1) + unsigned(weights_read_reg_1547));
    add_ln24_5_fu_1276_p2 <= std_logic_vector(unsigned(mul_ln24_reg_1627) + unsigned(ap_const_lv18_12C0));
    add_ln24_6_fu_1285_p2 <= std_logic_vector(unsigned(zext_ln24_3_fu_1281_p1) + unsigned(weights_read_reg_1547));
    add_ln24_7_fu_1315_p2 <= std_logic_vector(unsigned(mul_ln24_reg_1627) + unsigned(ap_const_lv18_1900));
    add_ln24_8_fu_1324_p2 <= std_logic_vector(unsigned(zext_ln24_4_fu_1320_p1) + unsigned(weights_read_reg_1547));
    add_ln24_9_fu_1362_p2 <= std_logic_vector(unsigned(mul_ln24_reg_1627) + unsigned(ap_const_lv18_1F40));
    add_ln24_fu_649_p2 <= std_logic_vector(unsigned(zext_ln24_fu_645_p1) + unsigned(weights_read_reg_1547));
    add_ln36_10_fu_1028_p2 <= std_logic_vector(unsigned(zext_ln36_6_fu_1024_p1) + unsigned(bias_read_reg_1535));
    add_ln36_11_fu_1053_p2 <= std_logic_vector(unsigned(zext_ln36_6_fu_1024_p1) + unsigned(output_r_read_reg_1523));
    add_ln36_12_fu_1078_p2 <= std_logic_vector(unsigned(zext_ln36_4_reg_1746) + unsigned(ap_const_lv10_C));
    add_ln36_13_fu_1087_p2 <= std_logic_vector(unsigned(zext_ln36_7_fu_1083_p1) + unsigned(bias_read_reg_1535));
    add_ln36_14_fu_1112_p2 <= std_logic_vector(unsigned(zext_ln36_7_fu_1083_p1) + unsigned(output_r_read_reg_1523));
    add_ln36_15_fu_1146_p2 <= std_logic_vector(unsigned(zext_ln36_8_fu_1142_p1) + unsigned(bias_read_reg_1535));
    add_ln36_16_fu_1171_p2 <= std_logic_vector(unsigned(zext_ln36_8_fu_1142_p1) + unsigned(output_r_read_reg_1523));
    add_ln36_17_fu_1205_p2 <= std_logic_vector(unsigned(zext_ln36_9_fu_1201_p1) + unsigned(bias_read_reg_1535));
    add_ln36_18_fu_1230_p2 <= std_logic_vector(unsigned(zext_ln36_9_fu_1201_p1) + unsigned(output_r_read_reg_1523));
    add_ln36_1_fu_701_p2 <= std_logic_vector(unsigned(zext_ln36_fu_672_p1) + unsigned(output_r_read_reg_1523));
    add_ln36_2_fu_780_p2 <= std_logic_vector(unsigned(zext_ln36_1_fu_776_p1) + unsigned(bias_read_reg_1535));
    add_ln36_3_fu_805_p2 <= std_logic_vector(unsigned(zext_ln36_1_fu_776_p1) + unsigned(output_r_read_reg_1523));
    add_ln36_4_fu_880_p2 <= std_logic_vector(unsigned(zext_ln36_2_fu_867_p1) + unsigned(ap_const_lv10_4));
    add_ln36_5_fu_890_p2 <= std_logic_vector(unsigned(zext_ln36_3_fu_886_p1) + unsigned(bias_read_reg_1535));
    add_ln36_6_fu_915_p2 <= std_logic_vector(unsigned(zext_ln36_3_fu_886_p1) + unsigned(output_r_read_reg_1523));
    add_ln36_7_fu_959_p2 <= std_logic_vector(unsigned(zext_ln36_5_fu_955_p1) + unsigned(bias_read_reg_1535));
    add_ln36_8_fu_984_p2 <= std_logic_vector(unsigned(zext_ln36_5_fu_955_p1) + unsigned(output_r_read_reg_1523));
    add_ln36_9_fu_1018_p2 <= std_logic_vector(unsigned(zext_ln36_4_fu_1014_p1) + unsigned(ap_const_lv10_8));
    add_ln36_fu_676_p2 <= std_logic_vector(unsigned(zext_ln36_fu_672_p1) + unsigned(bias_read_reg_1535));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state79 <= ap_CS_fsm(78);
    ap_CS_fsm_state80 <= ap_CS_fsm(79);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state85 <= ap_CS_fsm(84);
    ap_CS_fsm_state86 <= ap_CS_fsm(85);
    ap_CS_fsm_state87 <= ap_CS_fsm(86);
    ap_CS_fsm_state88 <= ap_CS_fsm(87);
    ap_CS_fsm_state89 <= ap_CS_fsm(88);
    ap_CS_fsm_state90 <= ap_CS_fsm(89);
    ap_CS_fsm_state91 <= ap_CS_fsm(90);
    ap_CS_fsm_state96 <= ap_CS_fsm(95);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_done, BIAS_RVALID)
    begin
        if (((grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_done = ap_const_logic_0) or (ap_const_logic_0 = BIAS_RVALID))) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state13_blk_assign_proc : process(ap_block_state13_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state13_io)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(OUTPUT_r_WREADY)
    begin
        if ((ap_const_logic_0 = OUTPUT_r_WREADY)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_done, OUTPUT_r_BVALID)
    begin
        if (((grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_done = ap_const_logic_0) or (ap_const_logic_0 = OUTPUT_r_BVALID))) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state23_blk_assign_proc : process(ap_block_state23_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state23_io)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state24_blk_assign_proc : process(ap_block_state24_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state24_io)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state25_blk_assign_proc : process(ap_block_state25_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state25_io)) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state26_blk_assign_proc : process(ap_block_state26_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state26_io)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state27_blk_assign_proc : process(ap_block_state27_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state27_io)) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state28_blk_assign_proc : process(ap_block_state28_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state28_io)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state29_blk_assign_proc : process(BIAS_RVALID)
    begin
        if ((ap_const_logic_0 = BIAS_RVALID)) then 
            ap_ST_fsm_state29_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state29_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;

    ap_ST_fsm_state31_blk_assign_proc : process(BIAS_RVALID)
    begin
        if ((ap_const_logic_0 = BIAS_RVALID)) then 
            ap_ST_fsm_state31_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state31_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state32_blk_assign_proc : process(grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_done, BIAS_RVALID)
    begin
        if (((grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_done = ap_const_logic_0) or (ap_const_logic_0 = BIAS_RVALID))) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state33_blk_assign_proc : process(BIAS_RVALID)
    begin
        if ((ap_const_logic_0 = BIAS_RVALID)) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state34_blk_assign_proc : process(BIAS_RVALID, OUTPUT_r_WREADY)
    begin
        if (((ap_const_logic_0 = OUTPUT_r_WREADY) or (ap_const_logic_0 = BIAS_RVALID))) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state35_blk_assign_proc : process(BIAS_RVALID)
    begin
        if ((ap_const_logic_0 = BIAS_RVALID)) then 
            ap_ST_fsm_state35_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state35_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state36_blk_assign_proc : process(BIAS_RVALID)
    begin
        if ((ap_const_logic_0 = BIAS_RVALID)) then 
            ap_ST_fsm_state36_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state36_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state37_blk_assign_proc : process(ap_block_state37_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state37_io)) then 
            ap_ST_fsm_state37_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state37_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state38_blk <= ap_const_logic_0;

    ap_ST_fsm_state39_blk_assign_proc : process(OUTPUT_r_BVALID)
    begin
        if ((ap_const_logic_0 = OUTPUT_r_BVALID)) then 
            ap_ST_fsm_state39_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state39_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state3_io)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;

    ap_ST_fsm_state42_blk_assign_proc : process(OUTPUT_r_BVALID)
    begin
        if ((ap_const_logic_0 = OUTPUT_r_BVALID)) then 
            ap_ST_fsm_state42_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state42_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;

    ap_ST_fsm_state46_blk_assign_proc : process(grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_ap_done)
    begin
        if ((grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state46_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state46_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state47_blk_assign_proc : process(ap_block_state47_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state47_io)) then 
            ap_ST_fsm_state47_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state47_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;

    ap_ST_fsm_state51_blk_assign_proc : process(OUTPUT_r_WREADY)
    begin
        if ((ap_const_logic_0 = OUTPUT_r_WREADY)) then 
            ap_ST_fsm_state51_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state51_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;

    ap_ST_fsm_state56_blk_assign_proc : process(grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_done, OUTPUT_r_BVALID)
    begin
        if (((ap_const_logic_0 = OUTPUT_r_BVALID) or (grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_done = ap_const_logic_0))) then 
            ap_ST_fsm_state56_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state56_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state57_blk_assign_proc : process(ap_block_state57_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state57_io)) then 
            ap_ST_fsm_state57_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state57_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;

    ap_ST_fsm_state61_blk_assign_proc : process(OUTPUT_r_WREADY)
    begin
        if ((ap_const_logic_0 = OUTPUT_r_WREADY)) then 
            ap_ST_fsm_state61_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state61_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;

    ap_ST_fsm_state66_blk_assign_proc : process(grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_done, OUTPUT_r_BVALID)
    begin
        if (((ap_const_logic_0 = OUTPUT_r_BVALID) or (grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_done = ap_const_logic_0))) then 
            ap_ST_fsm_state66_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state66_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state67_blk_assign_proc : process(ap_block_state67_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state67_io)) then 
            ap_ST_fsm_state67_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state67_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;

    ap_ST_fsm_state71_blk_assign_proc : process(OUTPUT_r_WREADY)
    begin
        if ((ap_const_logic_0 = OUTPUT_r_WREADY)) then 
            ap_ST_fsm_state71_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state71_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;
    ap_ST_fsm_state74_blk <= ap_const_logic_0;
    ap_ST_fsm_state75_blk <= ap_const_logic_0;

    ap_ST_fsm_state76_blk_assign_proc : process(grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_done, OUTPUT_r_BVALID)
    begin
        if (((ap_const_logic_0 = OUTPUT_r_BVALID) or (grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_done = ap_const_logic_0))) then 
            ap_ST_fsm_state76_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state76_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state77_blk_assign_proc : process(ap_block_state77_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state77_io)) then 
            ap_ST_fsm_state77_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state77_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state78_blk <= ap_const_logic_0;
    ap_ST_fsm_state79_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state80_blk <= ap_const_logic_0;

    ap_ST_fsm_state81_blk_assign_proc : process(OUTPUT_r_WREADY)
    begin
        if ((ap_const_logic_0 = OUTPUT_r_WREADY)) then 
            ap_ST_fsm_state81_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state81_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state82_blk <= ap_const_logic_0;
    ap_ST_fsm_state83_blk <= ap_const_logic_0;
    ap_ST_fsm_state84_blk <= ap_const_logic_0;
    ap_ST_fsm_state85_blk <= ap_const_logic_0;

    ap_ST_fsm_state86_blk_assign_proc : process(grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_done, OUTPUT_r_BVALID)
    begin
        if (((ap_const_logic_0 = OUTPUT_r_BVALID) or (grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_done = ap_const_logic_0))) then 
            ap_ST_fsm_state86_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state86_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state87_blk <= ap_const_logic_0;
    ap_ST_fsm_state88_blk <= ap_const_logic_0;
    ap_ST_fsm_state89_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state90_blk <= ap_const_logic_0;

    ap_ST_fsm_state91_blk_assign_proc : process(OUTPUT_r_WREADY)
    begin
        if ((ap_const_logic_0 = OUTPUT_r_WREADY)) then 
            ap_ST_fsm_state91_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state91_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state92_blk <= ap_const_logic_0;
    ap_ST_fsm_state93_blk <= ap_const_logic_0;
    ap_ST_fsm_state94_blk <= ap_const_logic_0;
    ap_ST_fsm_state95_blk <= ap_const_logic_0;

    ap_ST_fsm_state96_blk_assign_proc : process(OUTPUT_r_BVALID)
    begin
        if ((ap_const_logic_0 = OUTPUT_r_BVALID)) then 
            ap_ST_fsm_state96_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state96_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state13_io_assign_proc : process(BIAS_ARREADY, INPUT_r_ARREADY, OUTPUT_r_AWREADY, WEIGHTS_ARREADY)
    begin
                ap_block_state13_io <= ((ap_const_logic_0 = WEIGHTS_ARREADY) or (ap_const_logic_0 = OUTPUT_r_AWREADY) or (ap_const_logic_0 = INPUT_r_ARREADY) or (ap_const_logic_0 = BIAS_ARREADY));
    end process;


    ap_block_state23_io_assign_proc : process(BIAS_ARREADY, INPUT_r_ARREADY, OUTPUT_r_AWREADY, WEIGHTS_ARREADY)
    begin
                ap_block_state23_io <= ((ap_const_logic_0 = WEIGHTS_ARREADY) or (ap_const_logic_0 = OUTPUT_r_AWREADY) or (ap_const_logic_0 = INPUT_r_ARREADY) or (ap_const_logic_0 = BIAS_ARREADY));
    end process;


    ap_block_state24_io_assign_proc : process(BIAS_ARREADY, OUTPUT_r_AWREADY)
    begin
                ap_block_state24_io <= ((ap_const_logic_0 = OUTPUT_r_AWREADY) or (ap_const_logic_0 = BIAS_ARREADY));
    end process;


    ap_block_state25_io_assign_proc : process(BIAS_ARREADY, OUTPUT_r_AWREADY)
    begin
                ap_block_state25_io <= ((ap_const_logic_0 = OUTPUT_r_AWREADY) or (ap_const_logic_0 = BIAS_ARREADY));
    end process;


    ap_block_state26_io_assign_proc : process(BIAS_ARREADY, OUTPUT_r_AWREADY)
    begin
                ap_block_state26_io <= ((ap_const_logic_0 = OUTPUT_r_AWREADY) or (ap_const_logic_0 = BIAS_ARREADY));
    end process;


    ap_block_state27_io_assign_proc : process(BIAS_ARREADY, OUTPUT_r_AWREADY)
    begin
                ap_block_state27_io <= ((ap_const_logic_0 = OUTPUT_r_AWREADY) or (ap_const_logic_0 = BIAS_ARREADY));
    end process;


    ap_block_state28_io_assign_proc : process(BIAS_ARREADY, OUTPUT_r_AWREADY)
    begin
                ap_block_state28_io <= ((ap_const_logic_0 = OUTPUT_r_AWREADY) or (ap_const_logic_0 = BIAS_ARREADY));
    end process;


    ap_block_state37_io_assign_proc : process(INPUT_r_ARREADY, OUTPUT_r_WREADY, WEIGHTS_ARREADY)
    begin
                ap_block_state37_io <= ((ap_const_logic_0 = WEIGHTS_ARREADY) or (ap_const_logic_0 = OUTPUT_r_WREADY) or (ap_const_logic_0 = INPUT_r_ARREADY));
    end process;


    ap_block_state3_io_assign_proc : process(BIAS_ARREADY, INPUT_r_ARREADY, OUTPUT_r_AWREADY, WEIGHTS_ARREADY)
    begin
                ap_block_state3_io <= ((ap_const_logic_0 = WEIGHTS_ARREADY) or (ap_const_logic_0 = OUTPUT_r_AWREADY) or (ap_const_logic_0 = INPUT_r_ARREADY) or (ap_const_logic_0 = BIAS_ARREADY));
    end process;


    ap_block_state47_io_assign_proc : process(INPUT_r_ARREADY, WEIGHTS_ARREADY)
    begin
                ap_block_state47_io <= ((ap_const_logic_0 = WEIGHTS_ARREADY) or (ap_const_logic_0 = INPUT_r_ARREADY));
    end process;


    ap_block_state57_io_assign_proc : process(INPUT_r_ARREADY, WEIGHTS_ARREADY)
    begin
                ap_block_state57_io <= ((ap_const_logic_0 = WEIGHTS_ARREADY) or (ap_const_logic_0 = INPUT_r_ARREADY));
    end process;


    ap_block_state67_io_assign_proc : process(INPUT_r_ARREADY, WEIGHTS_ARREADY)
    begin
                ap_block_state67_io <= ((ap_const_logic_0 = WEIGHTS_ARREADY) or (ap_const_logic_0 = INPUT_r_ARREADY));
    end process;


    ap_block_state77_io_assign_proc : process(INPUT_r_ARREADY, WEIGHTS_ARREADY)
    begin
                ap_block_state77_io <= ((ap_const_logic_0 = WEIGHTS_ARREADY) or (ap_const_logic_0 = INPUT_r_ARREADY));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state2, icmp_ln18_fu_629_p2)
    begin
        if (((icmp_ln18_fu_629_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln18_fu_629_p2)
    begin
        if (((icmp_ln18_fu_629_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bitcast_ln36_10_fu_1461_p1 <= BIAS_addr_5_read_reg_1835;
    bitcast_ln36_11_fu_1475_p1 <= reg_597;
    bitcast_ln36_12_fu_1484_p1 <= BIAS_addr_6_read_reg_1840;
    bitcast_ln36_13_fu_1498_p1 <= reg_597;
    bitcast_ln36_14_fu_1507_p1 <= BIAS_addr_7_read_reg_1851;
    bitcast_ln36_15_fu_1511_p1 <= reg_597;
    bitcast_ln36_1_fu_848_p1 <= reg_597;
    bitcast_ln36_2_fu_1259_p1 <= BIAS_addr_1_read_reg_1799;
    bitcast_ln36_3_fu_1271_p1 <= reg_597;
    bitcast_ln36_4_fu_1267_p1 <= BIAS_addr_2_read_reg_1812;
    bitcast_ln36_5_fu_1300_p1 <= reg_597;
    bitcast_ln36_6_fu_1343_p1 <= BIAS_addr_3_read_reg_1817;
    bitcast_ln36_7_fu_1357_p1 <= reg_597;
    bitcast_ln36_8_fu_1390_p1 <= BIAS_addr_4_read_reg_1830;
    bitcast_ln36_9_fu_1404_p1 <= reg_597;
    bitcast_ln36_fu_834_p1 <= BIAS_addr_read_reg_1670;
    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_start <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_start_reg;
    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_start <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_start_reg;
    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_ap_start <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_ap_start_reg;
    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_start <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_start_reg;
    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_start <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_start_reg;
    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_start <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_start_reg;
    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_start <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_start_reg;
    grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_start <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_start_reg;

    grp_fu_1945_ce_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state32, ap_CS_fsm_state22, ap_CS_fsm_state56, ap_CS_fsm_state66, ap_CS_fsm_state76, ap_CS_fsm_state86, ap_CS_fsm_state46, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1945_p_ce, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1945_p_ce, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1945_p_ce, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1945_p_ce, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1945_p_ce, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1945_p_ce, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1945_p_ce, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1945_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            grp_fu_1945_ce <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1945_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            grp_fu_1945_ce <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1945_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            grp_fu_1945_ce <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1945_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_fu_1945_ce <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1945_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            grp_fu_1945_ce <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1945_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            grp_fu_1945_ce <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1945_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1945_ce <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1945_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1945_ce <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1945_p_ce;
        else 
            grp_fu_1945_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1945_p0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state32, ap_CS_fsm_state22, ap_CS_fsm_state56, ap_CS_fsm_state66, ap_CS_fsm_state76, ap_CS_fsm_state86, ap_CS_fsm_state46, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1945_p_din0, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1945_p_din0, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1945_p_din0, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1945_p_din0, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1945_p_din0, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1945_p_din0, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1945_p_din0, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1945_p_din0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            grp_fu_1945_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1945_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            grp_fu_1945_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1945_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            grp_fu_1945_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1945_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_fu_1945_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1945_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            grp_fu_1945_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1945_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            grp_fu_1945_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1945_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1945_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1945_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1945_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1945_p_din0;
        else 
            grp_fu_1945_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1945_p1_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state32, ap_CS_fsm_state22, ap_CS_fsm_state56, ap_CS_fsm_state66, ap_CS_fsm_state76, ap_CS_fsm_state86, ap_CS_fsm_state46, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1945_p_din1, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1945_p_din1, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1945_p_din1, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1945_p_din1, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1945_p_din1, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1945_p_din1, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1945_p_din1, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1945_p_din1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            grp_fu_1945_p1 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1945_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            grp_fu_1945_p1 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1945_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            grp_fu_1945_p1 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1945_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_fu_1945_p1 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1945_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            grp_fu_1945_p1 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1945_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            grp_fu_1945_p1 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1945_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1945_p1 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1945_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1945_p1 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1945_p_din1;
        else 
            grp_fu_1945_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1949_ce_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state32, ap_CS_fsm_state22, ap_CS_fsm_state56, ap_CS_fsm_state66, ap_CS_fsm_state76, ap_CS_fsm_state86, ap_CS_fsm_state46, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1949_p_ce, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1949_p_ce, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1949_p_ce, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1949_p_ce, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1949_p_ce, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1949_p_ce, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1949_p_ce, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1949_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            grp_fu_1949_ce <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1949_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            grp_fu_1949_ce <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1949_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            grp_fu_1949_ce <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1949_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_fu_1949_ce <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1949_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            grp_fu_1949_ce <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1949_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            grp_fu_1949_ce <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1949_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1949_ce <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1949_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1949_ce <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1949_p_ce;
        else 
            grp_fu_1949_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1949_p0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state32, ap_CS_fsm_state22, ap_CS_fsm_state56, ap_CS_fsm_state66, ap_CS_fsm_state76, ap_CS_fsm_state86, ap_CS_fsm_state46, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1949_p_din0, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1949_p_din0, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1949_p_din0, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1949_p_din0, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1949_p_din0, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1949_p_din0, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1949_p_din0, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1949_p_din0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            grp_fu_1949_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1949_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            grp_fu_1949_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1949_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            grp_fu_1949_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1949_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_fu_1949_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1949_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            grp_fu_1949_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1949_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            grp_fu_1949_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1949_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1949_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1949_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1949_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1949_p_din0;
        else 
            grp_fu_1949_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1949_p1_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state32, ap_CS_fsm_state22, ap_CS_fsm_state56, ap_CS_fsm_state66, ap_CS_fsm_state76, ap_CS_fsm_state86, ap_CS_fsm_state46, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1949_p_din1, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1949_p_din1, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1949_p_din1, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1949_p_din1, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1949_p_din1, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1949_p_din1, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1949_p_din1, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1949_p_din1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            grp_fu_1949_p1 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_grp_fu_1949_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            grp_fu_1949_p1 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_grp_fu_1949_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            grp_fu_1949_p1 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_grp_fu_1949_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_fu_1949_p1 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_grp_fu_1949_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            grp_fu_1949_p1 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_grp_fu_1949_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            grp_fu_1949_p1 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_grp_fu_1949_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1949_p1 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_grp_fu_1949_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1949_p1 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_grp_fu_1949_p_din1;
        else 
            grp_fu_1949_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_593_ce_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state47, ap_CS_fsm_state57, ap_CS_fsm_state67, ap_CS_fsm_state77, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state16, ap_CS_fsm_state50, ap_CS_fsm_state60, ap_CS_fsm_state70, ap_CS_fsm_state80, ap_CS_fsm_state90, ap_CS_fsm_state30, ap_CS_fsm_state87, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_done, BIAS_RVALID, OUTPUT_r_WREADY, ap_block_state13_io, ap_block_state47_io, ap_block_state57_io, ap_block_state67_io, ap_block_state77_io, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state78, ap_CS_fsm_state79, ap_CS_fsm_state88, ap_CS_fsm_state89)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state87) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state90) or (ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state89) or (ap_const_logic_1 = ap_CS_fsm_state88) or (ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_logic_1 = ap_CS_fsm_state36) and (ap_const_logic_1 = BIAS_RVALID)) or ((ap_const_logic_1 = ap_CS_fsm_state35) and (ap_const_logic_1 = BIAS_RVALID)) or ((ap_const_logic_1 = ap_CS_fsm_state33) 
    and (ap_const_logic_1 = BIAS_RVALID)) or ((ap_const_logic_1 = ap_CS_fsm_state31) and (ap_const_logic_1 = BIAS_RVALID)) or (not(((ap_const_logic_0 = OUTPUT_r_WREADY) or (ap_const_logic_0 = BIAS_RVALID))) and (ap_const_logic_1 = ap_CS_fsm_state34)) or (not(((grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_done = ap_const_logic_0) or (ap_const_logic_0 = BIAS_RVALID))) and (ap_const_logic_1 = ap_CS_fsm_state32)) or ((ap_const_boolean_0 = ap_block_state77_io) and (ap_const_logic_1 = ap_CS_fsm_state77)) or ((ap_const_boolean_0 = ap_block_state67_io) and (ap_const_logic_1 = ap_CS_fsm_state67)) or ((ap_const_boolean_0 = ap_block_state57_io) and (ap_const_logic_1 = ap_CS_fsm_state57)) or ((ap_const_boolean_0 = ap_block_state47_io) and (ap_const_logic_1 = ap_CS_fsm_state47)) or ((ap_const_boolean_0 = ap_block_state13_io) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            grp_fu_593_ce <= ap_const_logic_1;
        else 
            grp_fu_593_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_593_p0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state47, ap_CS_fsm_state57, ap_CS_fsm_state67, ap_CS_fsm_state77, ap_CS_fsm_state33, ap_CS_fsm_state30, ap_CS_fsm_state87, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_sum_1_out, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_sum_3_out, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_sum_5_out, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_sum_7_out, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_sum_9_out, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_sum_11_out, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_sum_13_out, grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_sum_15_out)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            grp_fu_593_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_sum_15_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            grp_fu_593_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_sum_13_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            grp_fu_593_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_sum_11_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            grp_fu_593_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_sum_9_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fu_593_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_sum_7_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_593_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_sum_5_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fu_593_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_sum_3_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_593_p0 <= grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_sum_1_out;
        else 
            grp_fu_593_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_593_p1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state47, ap_CS_fsm_state57, ap_CS_fsm_state67, ap_CS_fsm_state77, ap_CS_fsm_state33, bitcast_ln36_fu_834_p1, bitcast_ln36_2_fu_1259_p1, ap_CS_fsm_state30, bitcast_ln36_4_fu_1267_p1, bitcast_ln36_6_fu_1343_p1, bitcast_ln36_8_fu_1390_p1, bitcast_ln36_10_fu_1461_p1, bitcast_ln36_12_fu_1484_p1, bitcast_ln36_14_fu_1507_p1, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            grp_fu_593_p1 <= bitcast_ln36_14_fu_1507_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            grp_fu_593_p1 <= bitcast_ln36_12_fu_1484_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            grp_fu_593_p1 <= bitcast_ln36_10_fu_1461_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            grp_fu_593_p1 <= bitcast_ln36_8_fu_1390_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fu_593_p1 <= bitcast_ln36_6_fu_1343_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_593_p1 <= bitcast_ln36_4_fu_1267_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fu_593_p1 <= bitcast_ln36_2_fu_1259_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_593_p1 <= bitcast_ln36_fu_834_p1;
        else 
            grp_fu_593_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln18_fu_629_p2 <= "1" when (co_fu_158 = ap_const_lv7_78) else "0";
    mul_ln24_fu_639_p0 <= mul_ln24_fu_639_p00(7 - 1 downto 0);
    mul_ln24_fu_639_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(co_fu_158),18));
    mul_ln24_fu_639_p1 <= ap_const_lv18_640(12 - 1 downto 0);
    or_ln36_1_fu_1009_p2 <= (shl_ln_reg_1644 or ap_const_lv9_8);
    or_ln36_2_fu_950_p2 <= (shl_ln_reg_1644 or ap_const_lv9_C);
    or_ln36_3_fu_1137_p2 <= (shl_ln_reg_1644 or ap_const_lv9_18);
    or_ln36_4_fu_1196_p2 <= (shl_ln_reg_1644 or ap_const_lv9_1C);
    or_ln36_fu_771_p2 <= (shl_ln_reg_1644 or ap_const_lv9_4);
        sext_ln24_1_fu_737_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln24_1_reg_1638),64));

        sext_ln24_2_fu_838_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln24_2_reg_1675),64));

        sext_ln24_3_fu_940_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln24_3_reg_1711),64));

        sext_ln24_4_fu_1305_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln24_4_reg_1845),64));

        sext_ln24_5_fu_1347_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln24_5_reg_1861),64));

        sext_ln24_6_fu_1394_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln24_6_reg_1880),64));

        sext_ln24_7_fu_1465_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln24_7_reg_1899),64));

        sext_ln24_8_fu_1488_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln24_8_reg_1905),64));

        sext_ln24_fu_611_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_601_p4),64));

        sext_ln36_10_fu_1102_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln36_s_fu_1092_p4),64));

        sext_ln36_11_fu_1127_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln36_10_fu_1117_p4),64));

        sext_ln36_12_fu_1161_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln36_11_fu_1151_p4),64));

        sext_ln36_13_fu_1186_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln36_12_fu_1176_p4),64));

        sext_ln36_14_fu_1220_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln36_13_fu_1210_p4),64));

        sext_ln36_15_fu_1245_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln36_14_fu_1235_p4),64));

        sext_ln36_1_fu_716_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln36_1_fu_706_p4),64));

        sext_ln36_2_fu_795_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln36_2_fu_785_p4),64));

        sext_ln36_3_fu_820_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln36_3_fu_810_p4),64));

        sext_ln36_4_fu_905_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln36_4_fu_895_p4),64));

        sext_ln36_5_fu_930_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln36_5_fu_920_p4),64));

        sext_ln36_6_fu_974_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln36_6_fu_964_p4),64));

        sext_ln36_7_fu_999_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln36_7_fu_989_p4),64));

        sext_ln36_8_fu_1043_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln36_8_fu_1033_p4),64));

        sext_ln36_9_fu_1068_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln36_9_fu_1058_p4),64));

        sext_ln36_fu_691_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_fu_681_p4),64));

    shl_ln_fu_664_p3 <= (co_fu_158 & ap_const_lv2_0);
    trunc_ln1_fu_681_p4 <= add_ln36_fu_676_p2(63 downto 2);
    trunc_ln36_10_fu_1117_p4 <= add_ln36_14_fu_1112_p2(63 downto 2);
    trunc_ln36_11_fu_1151_p4 <= add_ln36_15_fu_1146_p2(63 downto 2);
    trunc_ln36_12_fu_1176_p4 <= add_ln36_16_fu_1171_p2(63 downto 2);
    trunc_ln36_13_fu_1210_p4 <= add_ln36_17_fu_1205_p2(63 downto 2);
    trunc_ln36_14_fu_1235_p4 <= add_ln36_18_fu_1230_p2(63 downto 2);
    trunc_ln36_1_fu_706_p4 <= add_ln36_1_fu_701_p2(63 downto 2);
    trunc_ln36_2_fu_785_p4 <= add_ln36_2_fu_780_p2(63 downto 2);
    trunc_ln36_3_fu_810_p4 <= add_ln36_3_fu_805_p2(63 downto 2);
    trunc_ln36_4_fu_895_p4 <= add_ln36_5_fu_890_p2(63 downto 2);
    trunc_ln36_5_fu_920_p4 <= add_ln36_6_fu_915_p2(63 downto 2);
    trunc_ln36_6_fu_964_p4 <= add_ln36_7_fu_959_p2(63 downto 2);
    trunc_ln36_7_fu_989_p4 <= add_ln36_8_fu_984_p2(63 downto 2);
    trunc_ln36_8_fu_1033_p4 <= add_ln36_10_fu_1028_p2(63 downto 2);
    trunc_ln36_9_fu_1058_p4 <= add_ln36_11_fu_1053_p2(63 downto 2);
    trunc_ln36_s_fu_1092_p4 <= add_ln36_13_fu_1087_p2(63 downto 2);
    trunc_ln_fu_601_p4 <= input_r_r(63 downto 2);
    zext_ln24_1_fu_752_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln24_1_fu_747_p2),64));
    zext_ln24_2_fu_858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln24_3_fu_853_p2),64));
    zext_ln24_3_fu_1281_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln24_5_fu_1276_p2),64));
    zext_ln24_4_fu_1320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln24_7_fu_1315_p2),64));
    zext_ln24_5_fu_1367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln24_9_fu_1362_p2),64));
    zext_ln24_6_fu_1414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln24_11_fu_1409_p2),64));
    zext_ln24_7_fu_1438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln24_13_fu_1433_p2),64));
    zext_ln24_fu_645_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln24_fu_639_p2),64));
    zext_ln36_1_fu_776_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln36_fu_771_p2),64));
    zext_ln36_2_fu_867_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln36_reg_1681),10));
    zext_ln36_3_fu_886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln36_4_fu_880_p2),64));
    zext_ln36_4_fu_1014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln36_1_fu_1009_p2),10));
    zext_ln36_5_fu_955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln36_2_fu_950_p2),64));
    zext_ln36_6_fu_1024_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln36_9_fu_1018_p2),64));
    zext_ln36_7_fu_1083_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln36_12_fu_1078_p2),64));
    zext_ln36_8_fu_1142_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln36_3_fu_1137_p2),64));
    zext_ln36_9_fu_1201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln36_4_fu_1196_p2),64));
    zext_ln36_fu_672_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_664_p3),64));
end behav;
