
Smart fuses.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009380  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b4  08009540  08009540  00019540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099f4  080099f4  00020280  2**0
                  CONTENTS
  4 .ARM          00000000  080099f4  080099f4  00020280  2**0
                  CONTENTS
  5 .preinit_array 00000000  080099f4  080099f4  00020280  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080099f4  080099f4  000199f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  080099fc  080099fc  000199fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000280  20000000  08009a04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004d4  20000280  08009c84  00020280  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000754  08009c84  00020754  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020280  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002af3f  00000000  00000000  000202b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004367  00000000  00000000  0004b1ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001640  00000000  00000000  0004f558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014c8  00000000  00000000  00050b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00033f31  00000000  00000000  00052060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000173e5  00000000  00000000  00085f91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013244d  00000000  00000000  0009d376  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001cf7c3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006808  00000000  00000000  001cf814  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000280 	.word	0x20000280
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009528 	.word	0x08009528

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000284 	.word	0x20000284
 80001fc:	08009528 	.word	0x08009528

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b08a      	sub	sp, #40	; 0x28
 80002a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80002a6:	f107 031c 	add.w	r3, r7, #28
 80002aa:	2200      	movs	r2, #0
 80002ac:	601a      	str	r2, [r3, #0]
 80002ae:	605a      	str	r2, [r3, #4]
 80002b0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80002b2:	1d3b      	adds	r3, r7, #4
 80002b4:	2200      	movs	r2, #0
 80002b6:	601a      	str	r2, [r3, #0]
 80002b8:	605a      	str	r2, [r3, #4]
 80002ba:	609a      	str	r2, [r3, #8]
 80002bc:	60da      	str	r2, [r3, #12]
 80002be:	611a      	str	r2, [r3, #16]
 80002c0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80002c2:	4b2f      	ldr	r3, [pc, #188]	; (8000380 <MX_ADC1_Init+0xe0>)
 80002c4:	4a2f      	ldr	r2, [pc, #188]	; (8000384 <MX_ADC1_Init+0xe4>)
 80002c6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80002c8:	4b2d      	ldr	r3, [pc, #180]	; (8000380 <MX_ADC1_Init+0xe0>)
 80002ca:	2200      	movs	r2, #0
 80002cc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80002ce:	4b2c      	ldr	r3, [pc, #176]	; (8000380 <MX_ADC1_Init+0xe0>)
 80002d0:	2200      	movs	r2, #0
 80002d2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002d4:	4b2a      	ldr	r3, [pc, #168]	; (8000380 <MX_ADC1_Init+0xe0>)
 80002d6:	2200      	movs	r2, #0
 80002d8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80002da:	4b29      	ldr	r3, [pc, #164]	; (8000380 <MX_ADC1_Init+0xe0>)
 80002dc:	2200      	movs	r2, #0
 80002de:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80002e0:	4b27      	ldr	r3, [pc, #156]	; (8000380 <MX_ADC1_Init+0xe0>)
 80002e2:	2204      	movs	r2, #4
 80002e4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80002e6:	4b26      	ldr	r3, [pc, #152]	; (8000380 <MX_ADC1_Init+0xe0>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80002ec:	4b24      	ldr	r3, [pc, #144]	; (8000380 <MX_ADC1_Init+0xe0>)
 80002ee:	2200      	movs	r2, #0
 80002f0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80002f2:	4b23      	ldr	r3, [pc, #140]	; (8000380 <MX_ADC1_Init+0xe0>)
 80002f4:	2201      	movs	r2, #1
 80002f6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80002f8:	4b21      	ldr	r3, [pc, #132]	; (8000380 <MX_ADC1_Init+0xe0>)
 80002fa:	2200      	movs	r2, #0
 80002fc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000300:	4b1f      	ldr	r3, [pc, #124]	; (8000380 <MX_ADC1_Init+0xe0>)
 8000302:	2200      	movs	r2, #0
 8000304:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000306:	4b1e      	ldr	r3, [pc, #120]	; (8000380 <MX_ADC1_Init+0xe0>)
 8000308:	2200      	movs	r2, #0
 800030a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800030c:	4b1c      	ldr	r3, [pc, #112]	; (8000380 <MX_ADC1_Init+0xe0>)
 800030e:	2200      	movs	r2, #0
 8000310:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000314:	4b1a      	ldr	r3, [pc, #104]	; (8000380 <MX_ADC1_Init+0xe0>)
 8000316:	2200      	movs	r2, #0
 8000318:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800031a:	4b19      	ldr	r3, [pc, #100]	; (8000380 <MX_ADC1_Init+0xe0>)
 800031c:	2200      	movs	r2, #0
 800031e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000322:	4817      	ldr	r0, [pc, #92]	; (8000380 <MX_ADC1_Init+0xe0>)
 8000324:	f004 fbcc 	bl	8004ac0 <HAL_ADC_Init>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800032e:	f003 f863 	bl	80033f8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000332:	2300      	movs	r3, #0
 8000334:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000336:	f107 031c 	add.w	r3, r7, #28
 800033a:	4619      	mov	r1, r3
 800033c:	4810      	ldr	r0, [pc, #64]	; (8000380 <MX_ADC1_Init+0xe0>)
 800033e:	f005 f933 	bl	80055a8 <HAL_ADCEx_MultiModeConfigChannel>
 8000342:	4603      	mov	r3, r0
 8000344:	2b00      	cmp	r3, #0
 8000346:	d001      	beq.n	800034c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000348:	f003 f856 	bl	80033f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800034c:	4b0e      	ldr	r3, [pc, #56]	; (8000388 <MX_ADC1_Init+0xe8>)
 800034e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000350:	2306      	movs	r3, #6
 8000352:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000354:	2300      	movs	r3, #0
 8000356:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000358:	237f      	movs	r3, #127	; 0x7f
 800035a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800035c:	2304      	movs	r3, #4
 800035e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000360:	2300      	movs	r3, #0
 8000362:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000364:	1d3b      	adds	r3, r7, #4
 8000366:	4619      	mov	r1, r3
 8000368:	4805      	ldr	r0, [pc, #20]	; (8000380 <MX_ADC1_Init+0xe0>)
 800036a:	f004 fcfb 	bl	8004d64 <HAL_ADC_ConfigChannel>
 800036e:	4603      	mov	r3, r0
 8000370:	2b00      	cmp	r3, #0
 8000372:	d001      	beq.n	8000378 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000374:	f003 f840 	bl	80033f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000378:	bf00      	nop
 800037a:	3728      	adds	r7, #40	; 0x28
 800037c:	46bd      	mov	sp, r7
 800037e:	bd80      	pop	{r7, pc}
 8000380:	2000029c 	.word	0x2000029c
 8000384:	50040000 	.word	0x50040000
 8000388:	36902000 	.word	0x36902000

0800038c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b0b2      	sub	sp, #200	; 0xc8
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000394:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000398:	2200      	movs	r2, #0
 800039a:	601a      	str	r2, [r3, #0]
 800039c:	605a      	str	r2, [r3, #4]
 800039e:	609a      	str	r2, [r3, #8]
 80003a0:	60da      	str	r2, [r3, #12]
 80003a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003a4:	f107 031c 	add.w	r3, r7, #28
 80003a8:	2298      	movs	r2, #152	; 0x98
 80003aa:	2100      	movs	r1, #0
 80003ac:	4618      	mov	r0, r3
 80003ae:	f008 f8f1 	bl	8008594 <memset>
  if(adcHandle->Instance==ADC1)
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	4a42      	ldr	r2, [pc, #264]	; (80004c0 <HAL_ADC_MspInit+0x134>)
 80003b8:	4293      	cmp	r3, r2
 80003ba:	d17d      	bne.n	80004b8 <HAL_ADC_MspInit+0x12c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80003bc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80003c0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80003c2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80003c6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80003ca:	2302      	movs	r3, #2
 80003cc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 80003ce:	2302      	movs	r3, #2
 80003d0:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80003d2:	2308      	movs	r3, #8
 80003d4:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80003d6:	2302      	movs	r3, #2
 80003d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80003da:	2302      	movs	r3, #2
 80003dc:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80003de:	2302      	movs	r3, #2
 80003e0:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80003e2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80003e6:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003e8:	f107 031c 	add.w	r3, r7, #28
 80003ec:	4618      	mov	r0, r3
 80003ee:	f007 fa65 	bl	80078bc <HAL_RCCEx_PeriphCLKConfig>
 80003f2:	4603      	mov	r3, r0
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d001      	beq.n	80003fc <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80003f8:	f002 fffe 	bl	80033f8 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80003fc:	4b31      	ldr	r3, [pc, #196]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 80003fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000400:	4a30      	ldr	r2, [pc, #192]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 8000402:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000406:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000408:	4b2e      	ldr	r3, [pc, #184]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 800040a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800040c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000410:	61bb      	str	r3, [r7, #24]
 8000412:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000414:	4b2b      	ldr	r3, [pc, #172]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 8000416:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000418:	4a2a      	ldr	r2, [pc, #168]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 800041a:	f043 0301 	orr.w	r3, r3, #1
 800041e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000420:	4b28      	ldr	r3, [pc, #160]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 8000422:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000424:	f003 0301 	and.w	r3, r3, #1
 8000428:	617b      	str	r3, [r7, #20]
 800042a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800042c:	4b25      	ldr	r3, [pc, #148]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 800042e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000430:	4a24      	ldr	r2, [pc, #144]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 8000432:	f043 0304 	orr.w	r3, r3, #4
 8000436:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000438:	4b22      	ldr	r3, [pc, #136]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 800043a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800043c:	f003 0304 	and.w	r3, r3, #4
 8000440:	613b      	str	r3, [r7, #16]
 8000442:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000444:	4b1f      	ldr	r3, [pc, #124]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 8000446:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000448:	4a1e      	ldr	r2, [pc, #120]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 800044a:	f043 0302 	orr.w	r3, r3, #2
 800044e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000450:	4b1c      	ldr	r3, [pc, #112]	; (80004c4 <HAL_ADC_MspInit+0x138>)
 8000452:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000454:	f003 0302 	and.w	r3, r3, #2
 8000458:	60fb      	str	r3, [r7, #12]
 800045a:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800045c:	2301      	movs	r3, #1
 800045e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000462:	230b      	movs	r3, #11
 8000464:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000468:	2300      	movs	r3, #0
 800046a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800046e:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000472:	4619      	mov	r1, r3
 8000474:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000478:	f006 f898 	bl	80065ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800047c:	2330      	movs	r3, #48	; 0x30
 800047e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000482:	230b      	movs	r3, #11
 8000484:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000488:	2300      	movs	r3, #0
 800048a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800048e:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000492:	4619      	mov	r1, r3
 8000494:	480c      	ldr	r0, [pc, #48]	; (80004c8 <HAL_ADC_MspInit+0x13c>)
 8000496:	f006 f889 	bl	80065ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800049a:	2303      	movs	r3, #3
 800049c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80004a0:	230b      	movs	r3, #11
 80004a2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a6:	2300      	movs	r3, #0
 80004a8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004ac:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80004b0:	4619      	mov	r1, r3
 80004b2:	4806      	ldr	r0, [pc, #24]	; (80004cc <HAL_ADC_MspInit+0x140>)
 80004b4:	f006 f87a 	bl	80065ac <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80004b8:	bf00      	nop
 80004ba:	37c8      	adds	r7, #200	; 0xc8
 80004bc:	46bd      	mov	sp, r7
 80004be:	bd80      	pop	{r7, pc}
 80004c0:	50040000 	.word	0x50040000
 80004c4:	40021000 	.word	0x40021000
 80004c8:	48000800 	.word	0x48000800
 80004cc:	48000400 	.word	0x48000400

080004d0 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80004d4:	4b17      	ldr	r3, [pc, #92]	; (8000534 <MX_CAN1_Init+0x64>)
 80004d6:	4a18      	ldr	r2, [pc, #96]	; (8000538 <MX_CAN1_Init+0x68>)
 80004d8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 80004da:	4b16      	ldr	r3, [pc, #88]	; (8000534 <MX_CAN1_Init+0x64>)
 80004dc:	2206      	movs	r2, #6
 80004de:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80004e0:	4b14      	ldr	r3, [pc, #80]	; (8000534 <MX_CAN1_Init+0x64>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80004e6:	4b13      	ldr	r3, [pc, #76]	; (8000534 <MX_CAN1_Init+0x64>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_14TQ;
 80004ec:	4b11      	ldr	r3, [pc, #68]	; (8000534 <MX_CAN1_Init+0x64>)
 80004ee:	f44f 2250 	mov.w	r2, #851968	; 0xd0000
 80004f2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_5TQ;
 80004f4:	4b0f      	ldr	r3, [pc, #60]	; (8000534 <MX_CAN1_Init+0x64>)
 80004f6:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80004fa:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80004fc:	4b0d      	ldr	r3, [pc, #52]	; (8000534 <MX_CAN1_Init+0x64>)
 80004fe:	2200      	movs	r2, #0
 8000500:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000502:	4b0c      	ldr	r3, [pc, #48]	; (8000534 <MX_CAN1_Init+0x64>)
 8000504:	2200      	movs	r2, #0
 8000506:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000508:	4b0a      	ldr	r3, [pc, #40]	; (8000534 <MX_CAN1_Init+0x64>)
 800050a:	2200      	movs	r2, #0
 800050c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800050e:	4b09      	ldr	r3, [pc, #36]	; (8000534 <MX_CAN1_Init+0x64>)
 8000510:	2200      	movs	r2, #0
 8000512:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000514:	4b07      	ldr	r3, [pc, #28]	; (8000534 <MX_CAN1_Init+0x64>)
 8000516:	2200      	movs	r2, #0
 8000518:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800051a:	4b06      	ldr	r3, [pc, #24]	; (8000534 <MX_CAN1_Init+0x64>)
 800051c:	2200      	movs	r2, #0
 800051e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000520:	4804      	ldr	r0, [pc, #16]	; (8000534 <MX_CAN1_Init+0x64>)
 8000522:	f005 f8e5 	bl	80056f0 <HAL_CAN_Init>
 8000526:	4603      	mov	r3, r0
 8000528:	2b00      	cmp	r3, #0
 800052a:	d001      	beq.n	8000530 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 800052c:	f002 ff64 	bl	80033f8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000530:	bf00      	nop
 8000532:	bd80      	pop	{r7, pc}
 8000534:	20000304 	.word	0x20000304
 8000538:	40006400 	.word	0x40006400

0800053c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b08a      	sub	sp, #40	; 0x28
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000544:	f107 0314 	add.w	r3, r7, #20
 8000548:	2200      	movs	r2, #0
 800054a:	601a      	str	r2, [r3, #0]
 800054c:	605a      	str	r2, [r3, #4]
 800054e:	609a      	str	r2, [r3, #8]
 8000550:	60da      	str	r2, [r3, #12]
 8000552:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	4a20      	ldr	r2, [pc, #128]	; (80005dc <HAL_CAN_MspInit+0xa0>)
 800055a:	4293      	cmp	r3, r2
 800055c:	d139      	bne.n	80005d2 <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800055e:	4b20      	ldr	r3, [pc, #128]	; (80005e0 <HAL_CAN_MspInit+0xa4>)
 8000560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000562:	4a1f      	ldr	r2, [pc, #124]	; (80005e0 <HAL_CAN_MspInit+0xa4>)
 8000564:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000568:	6593      	str	r3, [r2, #88]	; 0x58
 800056a:	4b1d      	ldr	r3, [pc, #116]	; (80005e0 <HAL_CAN_MspInit+0xa4>)
 800056c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800056e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000572:	613b      	str	r3, [r7, #16]
 8000574:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000576:	4b1a      	ldr	r3, [pc, #104]	; (80005e0 <HAL_CAN_MspInit+0xa4>)
 8000578:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800057a:	4a19      	ldr	r2, [pc, #100]	; (80005e0 <HAL_CAN_MspInit+0xa4>)
 800057c:	f043 0301 	orr.w	r3, r3, #1
 8000580:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000582:	4b17      	ldr	r3, [pc, #92]	; (80005e0 <HAL_CAN_MspInit+0xa4>)
 8000584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000586:	f003 0301 	and.w	r3, r3, #1
 800058a:	60fb      	str	r3, [r7, #12]
 800058c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800058e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000592:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000594:	2302      	movs	r3, #2
 8000596:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000598:	2300      	movs	r3, #0
 800059a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800059c:	2303      	movs	r3, #3
 800059e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80005a0:	2309      	movs	r3, #9
 80005a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a4:	f107 0314 	add.w	r3, r7, #20
 80005a8:	4619      	mov	r1, r3
 80005aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005ae:	f005 fffd 	bl	80065ac <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80005b2:	2200      	movs	r2, #0
 80005b4:	2100      	movs	r1, #0
 80005b6:	2014      	movs	r0, #20
 80005b8:	f005 ffc1 	bl	800653e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80005bc:	2014      	movs	r0, #20
 80005be:	f005 ffda 	bl	8006576 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 80005c2:	2200      	movs	r2, #0
 80005c4:	2100      	movs	r1, #0
 80005c6:	2015      	movs	r0, #21
 80005c8:	f005 ffb9 	bl	800653e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80005cc:	2015      	movs	r0, #21
 80005ce:	f005 ffd2 	bl	8006576 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80005d2:	bf00      	nop
 80005d4:	3728      	adds	r7, #40	; 0x28
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	40006400 	.word	0x40006400
 80005e0:	40021000 	.word	0x40021000

080005e4 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
 80005ec:	6039      	str	r1, [r7, #0]
 80005ee:	683b      	ldr	r3, [r7, #0]
 80005f0:	4618      	mov	r0, r3
 80005f2:	370c      	adds	r7, #12
 80005f4:	46bd      	mov	sp, r7
 80005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fa:	4770      	bx	lr

080005fc <_ZN16SmartFuseHandlerILm4EE11emplaceBackEPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefRK16ChannelsSettings>:
{
	return this->channels[size_t(channel)].current;
}

template <uint32_t num_of_sf>
void SmartFuseHandler<num_of_sf>::emplaceBack(const GPIO_TypeDef * const port, const uint32_t pin, const SPI_HandleTypeDef *const hspi, const ChannelsSettings &channels_settings)
 80005fc:	b590      	push	{r4, r7, lr}
 80005fe:	b087      	sub	sp, #28
 8000600:	af02      	add	r7, sp, #8
 8000602:	60f8      	str	r0, [r7, #12]
 8000604:	60b9      	str	r1, [r7, #8]
 8000606:	607a      	str	r2, [r7, #4]
 8000608:	603b      	str	r3, [r7, #0]
{
	this->smart_fuses.emplace_back(port, pin, hspi, channels_settings);
 800060a:	68f8      	ldr	r0, [r7, #12]
 800060c:	463c      	mov	r4, r7
 800060e:	1d3a      	adds	r2, r7, #4
 8000610:	f107 0108 	add.w	r1, r7, #8
 8000614:	6a3b      	ldr	r3, [r7, #32]
 8000616:	9300      	str	r3, [sp, #0]
 8000618:	4623      	mov	r3, r4
 800061a:	f001 faa4 	bl	8001b66 <_ZN3etl7ivectorI9SmartFuseE12emplace_backIJRKPK12GPIO_TypeDefRKmRKPK19__SPI_HandleTypeDefRK16ChannelsSettingsEEEvDpOT_>
}
 800061e:	bf00      	nop
 8000620:	3714      	adds	r7, #20
 8000622:	46bd      	mov	sp, r7
 8000624:	bd90      	pop	{r4, r7, pc}

08000626 <_ZN16SmartFuseHandlerILm4EE9handleAllEv>:

template <uint32_t num_of_sf>
SmartFuseState SmartFuseHandler<num_of_sf>::handleAll()
 8000626:	b580      	push	{r7, lr}
 8000628:	b088      	sub	sp, #32
 800062a:	af00      	add	r7, sp, #0
 800062c:	6078      	str	r0, [r7, #4]
{
	SmartFuseState result = SmartFuseState::Ok;
 800062e:	2300      	movs	r3, #0
 8000630:	77fb      	strb	r3, [r7, #31]

	for(auto &smart_fuse : smart_fuses)
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	617b      	str	r3, [r7, #20]
 8000636:	697b      	ldr	r3, [r7, #20]
 8000638:	4618      	mov	r0, r3
 800063a:	f001 fac5 	bl	8001bc8 <_ZN3etl7ivectorI9SmartFuseE5beginEv>
 800063e:	61b8      	str	r0, [r7, #24]
 8000640:	697b      	ldr	r3, [r7, #20]
 8000642:	4618      	mov	r0, r3
 8000644:	f001 facc 	bl	8001be0 <_ZN3etl7ivectorI9SmartFuseE3endEv>
 8000648:	6138      	str	r0, [r7, #16]
 800064a:	69ba      	ldr	r2, [r7, #24]
 800064c:	693b      	ldr	r3, [r7, #16]
 800064e:	429a      	cmp	r2, r3
 8000650:	d00f      	beq.n	8000672 <_ZN16SmartFuseHandlerILm4EE9handleAllEv+0x4c>
 8000652:	69bb      	ldr	r3, [r7, #24]
 8000654:	60fb      	str	r3, [r7, #12]
	{
		SmartFuseState x = smart_fuse.handle();
 8000656:	68f8      	ldr	r0, [r7, #12]
 8000658:	f000 fc22 	bl	8000ea0 <_ZN9SmartFuse6handleEv>
 800065c:	4603      	mov	r3, r0
 800065e:	72fb      	strb	r3, [r7, #11]
		if(x != SmartFuseState::Ok) result = x;
 8000660:	7afb      	ldrb	r3, [r7, #11]
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <_ZN16SmartFuseHandlerILm4EE9handleAllEv+0x44>
 8000666:	7afb      	ldrb	r3, [r7, #11]
 8000668:	77fb      	strb	r3, [r7, #31]
	for(auto &smart_fuse : smart_fuses)
 800066a:	69bb      	ldr	r3, [r7, #24]
 800066c:	3390      	adds	r3, #144	; 0x90
 800066e:	61bb      	str	r3, [r7, #24]
 8000670:	e7eb      	b.n	800064a <_ZN16SmartFuseHandlerILm4EE9handleAllEv+0x24>
	}

	return result;
 8000672:	7ffb      	ldrb	r3, [r7, #31]
}
 8000674:	4618      	mov	r0, r3
 8000676:	3720      	adds	r7, #32
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}

0800067c <_ZN16SmartFuseHandlerILm4EE7initAllEv>:

template <uint32_t num_of_sf>
SmartFuseState SmartFuseHandler<num_of_sf>::initAll()
 800067c:	b580      	push	{r7, lr}
 800067e:	b088      	sub	sp, #32
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
{
	SmartFuseState result = SmartFuseState::Ok;
 8000684:	2300      	movs	r3, #0
 8000686:	77fb      	strb	r3, [r7, #31]

	for(auto &smart_fuse : smart_fuses)
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	617b      	str	r3, [r7, #20]
 800068c:	697b      	ldr	r3, [r7, #20]
 800068e:	4618      	mov	r0, r3
 8000690:	f001 fa9a 	bl	8001bc8 <_ZN3etl7ivectorI9SmartFuseE5beginEv>
 8000694:	61b8      	str	r0, [r7, #24]
 8000696:	697b      	ldr	r3, [r7, #20]
 8000698:	4618      	mov	r0, r3
 800069a:	f001 faa1 	bl	8001be0 <_ZN3etl7ivectorI9SmartFuseE3endEv>
 800069e:	6138      	str	r0, [r7, #16]
 80006a0:	69ba      	ldr	r2, [r7, #24]
 80006a2:	693b      	ldr	r3, [r7, #16]
 80006a4:	429a      	cmp	r2, r3
 80006a6:	d00f      	beq.n	80006c8 <_ZN16SmartFuseHandlerILm4EE7initAllEv+0x4c>
 80006a8:	69bb      	ldr	r3, [r7, #24]
 80006aa:	60fb      	str	r3, [r7, #12]
	{
		SmartFuseState x = smart_fuse.init();
 80006ac:	68f8      	ldr	r0, [r7, #12]
 80006ae:	f000 fb9d 	bl	8000dec <_ZN9SmartFuse4initEv>
 80006b2:	4603      	mov	r3, r0
 80006b4:	72fb      	strb	r3, [r7, #11]
		if(x != SmartFuseState::Ok) result = x;
 80006b6:	7afb      	ldrb	r3, [r7, #11]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <_ZN16SmartFuseHandlerILm4EE7initAllEv+0x44>
 80006bc:	7afb      	ldrb	r3, [r7, #11]
 80006be:	77fb      	strb	r3, [r7, #31]
	for(auto &smart_fuse : smart_fuses)
 80006c0:	69bb      	ldr	r3, [r7, #24]
 80006c2:	3390      	adds	r3, #144	; 0x90
 80006c4:	61bb      	str	r3, [r7, #24]
 80006c6:	e7eb      	b.n	80006a0 <_ZN16SmartFuseHandlerILm4EE7initAllEv+0x24>
	}

	return result;
 80006c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80006ca:	4618      	mov	r0, r3
 80006cc:	3720      	adds	r7, #32
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}

080006d2 <_ZN16SmartFuseHandlerILm4EE9enableAllEv>:

template <uint32_t num_of_sf>
SmartFuseState SmartFuseHandler<num_of_sf>::enableAll()
 80006d2:	b580      	push	{r7, lr}
 80006d4:	b088      	sub	sp, #32
 80006d6:	af00      	add	r7, sp, #0
 80006d8:	6078      	str	r0, [r7, #4]
{
	SmartFuseState result = SmartFuseState::Ok;
 80006da:	2300      	movs	r3, #0
 80006dc:	77fb      	strb	r3, [r7, #31]

	for(auto &smart_fuse : smart_fuses)
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	617b      	str	r3, [r7, #20]
 80006e2:	697b      	ldr	r3, [r7, #20]
 80006e4:	4618      	mov	r0, r3
 80006e6:	f001 fa6f 	bl	8001bc8 <_ZN3etl7ivectorI9SmartFuseE5beginEv>
 80006ea:	61b8      	str	r0, [r7, #24]
 80006ec:	697b      	ldr	r3, [r7, #20]
 80006ee:	4618      	mov	r0, r3
 80006f0:	f001 fa76 	bl	8001be0 <_ZN3etl7ivectorI9SmartFuseE3endEv>
 80006f4:	6138      	str	r0, [r7, #16]
 80006f6:	69ba      	ldr	r2, [r7, #24]
 80006f8:	693b      	ldr	r3, [r7, #16]
 80006fa:	429a      	cmp	r2, r3
 80006fc:	d012      	beq.n	8000724 <_ZN16SmartFuseHandlerILm4EE9enableAllEv+0x52>
 80006fe:	69bb      	ldr	r3, [r7, #24]
 8000700:	60fb      	str	r3, [r7, #12]
	{
		SmartFuseState x = smart_fuse.enable();
 8000702:	68f8      	ldr	r0, [r7, #12]
 8000704:	f000 fb8c 	bl	8000e20 <_ZN9SmartFuse6enableEv>
 8000708:	4603      	mov	r3, r0
 800070a:	72fb      	strb	r3, [r7, #11]
		HAL_Delay(5);
 800070c:	2005      	movs	r0, #5
 800070e:	f004 f813 	bl	8004738 <HAL_Delay>
		if(x != SmartFuseState::Ok) result = x;
 8000712:	7afb      	ldrb	r3, [r7, #11]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <_ZN16SmartFuseHandlerILm4EE9enableAllEv+0x4a>
 8000718:	7afb      	ldrb	r3, [r7, #11]
 800071a:	77fb      	strb	r3, [r7, #31]
	for(auto &smart_fuse : smart_fuses)
 800071c:	69bb      	ldr	r3, [r7, #24]
 800071e:	3390      	adds	r3, #144	; 0x90
 8000720:	61bb      	str	r3, [r7, #24]
 8000722:	e7e8      	b.n	80006f6 <_ZN16SmartFuseHandlerILm4EE9enableAllEv+0x24>
	}

	return result;
 8000724:	7ffb      	ldrb	r3, [r7, #31]
}
 8000726:	4618      	mov	r0, r3
 8000728:	3720      	adds	r7, #32
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}

0800072e <_ZN16SmartFuseHandlerILm4EE9getStatesEv>:

	return result;
}

template <uint32_t num_of_sf>
std::array < SmartFuseState, num_of_sf >  SmartFuseHandler<num_of_sf>::getStates()
 800072e:	b5b0      	push	{r4, r5, r7, lr}
 8000730:	b086      	sub	sp, #24
 8000732:	af00      	add	r7, sp, #0
 8000734:	6078      	str	r0, [r7, #4]
{
	std::array < SmartFuseState, num_of_sf > x;

	for(size_t i = 0; i < num_of_sf; i++)
 8000736:	2300      	movs	r3, #0
 8000738:	617b      	str	r3, [r7, #20]
 800073a:	697b      	ldr	r3, [r7, #20]
 800073c:	2b03      	cmp	r3, #3
 800073e:	d815      	bhi.n	800076c <_ZN16SmartFuseHandlerILm4EE9getStatesEv+0x3e>
	{
		x[i] = this->smart_fuses[i].getState();
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	6979      	ldr	r1, [r7, #20]
 8000744:	4618      	mov	r0, r3
 8000746:	f001 fa66 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 800074a:	4605      	mov	r5, r0
 800074c:	f107 030c 	add.w	r3, r7, #12
 8000750:	6979      	ldr	r1, [r7, #20]
 8000752:	4618      	mov	r0, r3
 8000754:	f001 fa50 	bl	8001bf8 <_ZNSt5arrayI14SmartFuseStateLj4EEixEj>
 8000758:	4604      	mov	r4, r0
 800075a:	4628      	mov	r0, r5
 800075c:	f000 fe0c 	bl	8001378 <_ZNK9SmartFuse8getStateEv>
 8000760:	4603      	mov	r3, r0
 8000762:	7023      	strb	r3, [r4, #0]
	for(size_t i = 0; i < num_of_sf; i++)
 8000764:	697b      	ldr	r3, [r7, #20]
 8000766:	3301      	adds	r3, #1
 8000768:	617b      	str	r3, [r7, #20]
 800076a:	e7e6      	b.n	800073a <_ZN16SmartFuseHandlerILm4EE9getStatesEv+0xc>
	}

	return x;
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	613b      	str	r3, [r7, #16]
 8000770:	2300      	movs	r3, #0
 8000772:	7c3a      	ldrb	r2, [r7, #16]
 8000774:	f362 0307 	bfi	r3, r2, #0, #8
 8000778:	7c7a      	ldrb	r2, [r7, #17]
 800077a:	f362 230f 	bfi	r3, r2, #8, #8
 800077e:	7cba      	ldrb	r2, [r7, #18]
 8000780:	f362 4317 	bfi	r3, r2, #16, #8
 8000784:	7cfa      	ldrb	r2, [r7, #19]
 8000786:	f362 631f 	bfi	r3, r2, #24, #8
}
 800078a:	4618      	mov	r0, r3
 800078c:	3718      	adds	r7, #24
 800078e:	46bd      	mov	sp, r7
 8000790:	bdb0      	pop	{r4, r5, r7, pc}

08000792 <_ZN16SmartFuseHandlerILm4EE17getChannelsStatesEv>:

template <uint32_t num_of_sf>
std::array < std::array < ChannelState, number_of_channels_per_fuse >, num_of_sf > SmartFuseHandler<num_of_sf>::getChannelsStates()
 8000792:	b5b0      	push	{r4, r5, r7, lr}
 8000794:	b086      	sub	sp, #24
 8000796:	af00      	add	r7, sp, #0
 8000798:	60f8      	str	r0, [r7, #12]
 800079a:	60b9      	str	r1, [r7, #8]
{
	std::array < std::array < ChannelState, number_of_channels_per_fuse >, num_of_sf > x;

	for(size_t i = 0; i < num_of_sf; i++)
 800079c:	2300      	movs	r3, #0
 800079e:	617b      	str	r3, [r7, #20]
 80007a0:	697b      	ldr	r3, [r7, #20]
 80007a2:	2b03      	cmp	r3, #3
 80007a4:	d819      	bhi.n	80007da <_ZN16SmartFuseHandlerILm4EE17getChannelsStatesEv+0x48>
	{
		x[i] = this->smart_fuses[i].getChannelsStates();
 80007a6:	68bb      	ldr	r3, [r7, #8]
 80007a8:	6979      	ldr	r1, [r7, #20]
 80007aa:	4618      	mov	r0, r3
 80007ac:	f001 fa33 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 80007b0:	4604      	mov	r4, r0
 80007b2:	6979      	ldr	r1, [r7, #20]
 80007b4:	68f8      	ldr	r0, [r7, #12]
 80007b6:	f001 fa41 	bl	8001c3c <_ZNSt5arrayIS_I12ChannelStateLj6EELj4EEixEj>
 80007ba:	4605      	mov	r5, r0
 80007bc:	463b      	mov	r3, r7
 80007be:	4621      	mov	r1, r4
 80007c0:	4618      	mov	r0, r3
 80007c2:	f000 fdf9 	bl	80013b8 <_ZN9SmartFuse17getChannelsStatesEv>
 80007c6:	462a      	mov	r2, r5
 80007c8:	463b      	mov	r3, r7
 80007ca:	6819      	ldr	r1, [r3, #0]
 80007cc:	6011      	str	r1, [r2, #0]
 80007ce:	889b      	ldrh	r3, [r3, #4]
 80007d0:	8093      	strh	r3, [r2, #4]
	for(size_t i = 0; i < num_of_sf; i++)
 80007d2:	697b      	ldr	r3, [r7, #20]
 80007d4:	3301      	adds	r3, #1
 80007d6:	617b      	str	r3, [r7, #20]
 80007d8:	e7e2      	b.n	80007a0 <_ZN16SmartFuseHandlerILm4EE17getChannelsStatesEv+0xe>
	}

	return x;
 80007da:	bf00      	nop
}
 80007dc:	68f8      	ldr	r0, [r7, #12]
 80007de:	3718      	adds	r7, #24
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bdb0      	pop	{r4, r5, r7, pc}

080007e4 <_ZN16SmartFuseHandlerILm4EE19getChannelsCurrentsEv>:

template <uint32_t num_of_sf>
std::array < std::array < uint16_t, number_of_channels_per_fuse >, num_of_sf > SmartFuseHandler<num_of_sf>::getChannelsCurrents()
 80007e4:	b5b0      	push	{r4, r5, r7, lr}
 80007e6:	b088      	sub	sp, #32
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6178      	str	r0, [r7, #20]
 80007ec:	6139      	str	r1, [r7, #16]
{
	std::array < std::array < uint16_t, number_of_channels_per_fuse >, num_of_sf > x;
	for(size_t i = 0; i < num_of_sf; i++)
 80007ee:	2300      	movs	r3, #0
 80007f0:	61fb      	str	r3, [r7, #28]
 80007f2:	69fb      	ldr	r3, [r7, #28]
 80007f4:	2b03      	cmp	r3, #3
 80007f6:	d81b      	bhi.n	8000830 <_ZN16SmartFuseHandlerILm4EE19getChannelsCurrentsEv+0x4c>
	{
		x[i] = this->smart_fuses[i].getChannelsCurrents();
 80007f8:	693b      	ldr	r3, [r7, #16]
 80007fa:	69f9      	ldr	r1, [r7, #28]
 80007fc:	4618      	mov	r0, r3
 80007fe:	f001 fa0a 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8000802:	4604      	mov	r4, r0
 8000804:	69f9      	ldr	r1, [r7, #28]
 8000806:	6978      	ldr	r0, [r7, #20]
 8000808:	f001 fa27 	bl	8001c5a <_ZNSt5arrayIS_ItLj6EELj4EEixEj>
 800080c:	4605      	mov	r5, r0
 800080e:	463b      	mov	r3, r7
 8000810:	4621      	mov	r1, r4
 8000812:	4618      	mov	r0, r3
 8000814:	f000 fe15 	bl	8001442 <_ZN9SmartFuse19getChannelsCurrentsEv>
 8000818:	462a      	mov	r2, r5
 800081a:	463b      	mov	r3, r7
 800081c:	6818      	ldr	r0, [r3, #0]
 800081e:	6859      	ldr	r1, [r3, #4]
 8000820:	689b      	ldr	r3, [r3, #8]
 8000822:	6010      	str	r0, [r2, #0]
 8000824:	6051      	str	r1, [r2, #4]
 8000826:	6093      	str	r3, [r2, #8]
	for(size_t i = 0; i < num_of_sf; i++)
 8000828:	69fb      	ldr	r3, [r7, #28]
 800082a:	3301      	adds	r3, #1
 800082c:	61fb      	str	r3, [r7, #28]
 800082e:	e7e0      	b.n	80007f2 <_ZN16SmartFuseHandlerILm4EE19getChannelsCurrentsEv+0xe>
	}

	return x;
 8000830:	bf00      	nop
}
 8000832:	6978      	ldr	r0, [r7, #20]
 8000834:	3720      	adds	r7, #32
 8000836:	46bd      	mov	sp, r7
 8000838:	bdb0      	pop	{r4, r5, r7, pc}

0800083a <_ZNK16SmartFuseHandlerILm4EE13getSmartFusesEv>:

template <uint32_t num_of_sf>
const etl::vector < SmartFuse, num_of_sf >& SmartFuseHandler<num_of_sf>::getSmartFuses() const
 800083a:	b480      	push	{r7}
 800083c:	b083      	sub	sp, #12
 800083e:	af00      	add	r7, sp, #0
 8000840:	6078      	str	r0, [r7, #4]
{
	return this->smart_fuses;
 8000842:	687b      	ldr	r3, [r7, #4]
}
 8000844:	4618      	mov	r0, r3
 8000846:	370c      	adds	r7, #12
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr

08000850 <_ZNK3etl7ibitset5countEv>:
    }

    //*************************************************************************
    /// Count the number of bits set.
    //*************************************************************************
    size_t count() const
 8000850:	b580      	push	{r7, lr}
 8000852:	b084      	sub	sp, #16
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
    {
      size_t n = 0UL;
 8000858:	2300      	movs	r3, #0
 800085a:	60fb      	str	r3, [r7, #12]

      for (size_t i = 0UL; i < SIZE; ++i)
 800085c:	2300      	movs	r3, #0
 800085e:	60bb      	str	r3, [r7, #8]
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	689b      	ldr	r3, [r3, #8]
 8000864:	68ba      	ldr	r2, [r7, #8]
 8000866:	429a      	cmp	r2, r3
 8000868:	d210      	bcs.n	800088c <_ZNK3etl7ibitset5countEv+0x3c>
      {
        n += etl::count_bits(pdata[i]);
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	68da      	ldr	r2, [r3, #12]
 800086e:	68bb      	ldr	r3, [r7, #8]
 8000870:	4413      	add	r3, r2
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	4618      	mov	r0, r3
 8000876:	f001 f8cc 	bl	8001a12 <_ZN3etl10count_bitsIhEENS_9enable_ifIXaaaasrNS_11is_integralIT_EE5valuesrNS_11is_unsignedIS3_EE5valueeqsrNS_15integral_limitsIS3_EE4bitsLj8EEhE4typeES3_>
 800087a:	4603      	mov	r3, r0
 800087c:	461a      	mov	r2, r3
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	4413      	add	r3, r2
 8000882:	60fb      	str	r3, [r7, #12]
      for (size_t i = 0UL; i < SIZE; ++i)
 8000884:	68bb      	ldr	r3, [r7, #8]
 8000886:	3301      	adds	r3, #1
 8000888:	60bb      	str	r3, [r7, #8]
 800088a:	e7e9      	b.n	8000860 <_ZNK3etl7ibitset5countEv+0x10>
      }

      return n;
 800088c:	68fb      	ldr	r3, [r7, #12]
    }
 800088e:	4618      	mov	r0, r3
 8000890:	3710      	adds	r7, #16
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}

08000896 <_ZN3etl7ibitset5resetEv>:
    }

    //*************************************************************************
    /// Resets the bitset.
    //*************************************************************************
    ibitset& reset()
 8000896:	b480      	push	{r7}
 8000898:	b085      	sub	sp, #20
 800089a:	af00      	add	r7, sp, #0
 800089c:	6078      	str	r0, [r7, #4]
    {
      for (size_t i = 0UL; i < SIZE; ++i)
 800089e:	2300      	movs	r3, #0
 80008a0:	60fb      	str	r3, [r7, #12]
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	689b      	ldr	r3, [r3, #8]
 80008a6:	68fa      	ldr	r2, [r7, #12]
 80008a8:	429a      	cmp	r2, r3
 80008aa:	d209      	bcs.n	80008c0 <_ZN3etl7ibitset5resetEv+0x2a>
      {
        pdata[i] = ALL_CLEAR;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	68da      	ldr	r2, [r3, #12]
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	4413      	add	r3, r2
 80008b4:	2200      	movs	r2, #0
 80008b6:	701a      	strb	r2, [r3, #0]
      for (size_t i = 0UL; i < SIZE; ++i)
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	3301      	adds	r3, #1
 80008bc:	60fb      	str	r3, [r7, #12]
 80008be:	e7f0      	b.n	80008a2 <_ZN3etl7ibitset5resetEv+0xc>
      }

      return *this;
 80008c0:	687b      	ldr	r3, [r7, #4]
    }
 80008c2:	4618      	mov	r0, r3
 80008c4:	3714      	adds	r7, #20
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr

080008ce <_ZN3etl7ibitset10initialiseEy>:
  protected:

    //*************************************************************************
    /// Initialise from an unsigned long long.
    //*************************************************************************
    ibitset& initialise(unsigned long long value)
 80008ce:	b580      	push	{r7, lr}
 80008d0:	b086      	sub	sp, #24
 80008d2:	af00      	add	r7, sp, #0
 80008d4:	60f8      	str	r0, [r7, #12]
 80008d6:	e9c7 2300 	strd	r2, r3, [r7]
    {
      reset();
 80008da:	68f8      	ldr	r0, [r7, #12]
 80008dc:	f7ff ffdb 	bl	8000896 <_ZN3etl7ibitset5resetEv>

      const size_t SHIFT = (integral_limits<unsigned long long>::bits <= (int)BITS_PER_ELEMENT) ? 0 : BITS_PER_ELEMENT;
 80008e0:	2308      	movs	r3, #8
 80008e2:	613b      	str	r3, [r7, #16]
      {
        pdata[0] = element_t(value);
      }
      else
      {
        size_t i = 0UL;
 80008e4:	2300      	movs	r3, #0
 80008e6:	617b      	str	r3, [r7, #20]

        while ((value != 0) && (i < SIZE))
 80008e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80008ec:	4313      	orrs	r3, r2
 80008ee:	d019      	beq.n	8000924 <_ZN3etl7ibitset10initialiseEy+0x56>
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	689b      	ldr	r3, [r3, #8]
 80008f4:	697a      	ldr	r2, [r7, #20]
 80008f6:	429a      	cmp	r2, r3
 80008f8:	d214      	bcs.n	8000924 <_ZN3etl7ibitset10initialiseEy+0x56>
        {
          pdata[i++] = value & ALL_SET;
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	68da      	ldr	r2, [r3, #12]
 80008fe:	697b      	ldr	r3, [r7, #20]
 8000900:	1c59      	adds	r1, r3, #1
 8000902:	6179      	str	r1, [r7, #20]
 8000904:	4413      	add	r3, r2
 8000906:	783a      	ldrb	r2, [r7, #0]
 8000908:	701a      	strb	r2, [r3, #0]
          value = value >> SHIFT;
 800090a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800090e:	f04f 0200 	mov.w	r2, #0
 8000912:	f04f 0300 	mov.w	r3, #0
 8000916:	0a02      	lsrs	r2, r0, #8
 8000918:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800091c:	0a0b      	lsrs	r3, r1, #8
 800091e:	e9c7 2300 	strd	r2, r3, [r7]
        while ((value != 0) && (i < SIZE))
 8000922:	e7e1      	b.n	80008e8 <_ZN3etl7ibitset10initialiseEy+0x1a>
        }
      }

      pdata[SIZE - 1] &= TOP_MASK;
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	68da      	ldr	r2, [r3, #12]
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	689b      	ldr	r3, [r3, #8]
 800092c:	3b01      	subs	r3, #1
 800092e:	4413      	add	r3, r2
 8000930:	7819      	ldrb	r1, [r3, #0]
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	781a      	ldrb	r2, [r3, #0]
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	68d8      	ldr	r0, [r3, #12]
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	689b      	ldr	r3, [r3, #8]
 800093e:	3b01      	subs	r3, #1
 8000940:	4403      	add	r3, r0
 8000942:	400a      	ands	r2, r1
 8000944:	b2d2      	uxtb	r2, r2
 8000946:	701a      	strb	r2, [r3, #0]

      return *this;
 8000948:	68fb      	ldr	r3, [r7, #12]
    }
 800094a:	4618      	mov	r0, r3
 800094c:	3718      	adds	r7, #24
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}

08000952 <_ZN3etl7ibitsetC1EjjPh>:
    }

    //*************************************************************************
    /// Constructor.
    //*************************************************************************
    ibitset(size_t nbits_, size_t size_, element_t* pdata_)
 8000952:	b480      	push	{r7}
 8000954:	b087      	sub	sp, #28
 8000956:	af00      	add	r7, sp, #0
 8000958:	60f8      	str	r0, [r7, #12]
 800095a:	60b9      	str	r1, [r7, #8]
 800095c:	607a      	str	r2, [r7, #4]
 800095e:	603b      	str	r3, [r7, #0]
      : NBITS(nbits_),
        SIZE(size_),
        pdata(pdata_)
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	68ba      	ldr	r2, [r7, #8]
 8000964:	605a      	str	r2, [r3, #4]
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	687a      	ldr	r2, [r7, #4]
 800096a:	609a      	str	r2, [r3, #8]
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	683a      	ldr	r2, [r7, #0]
 8000970:	60da      	str	r2, [r3, #12]
    {
      size_t allocated_bits = SIZE * BITS_PER_ELEMENT;
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	689b      	ldr	r3, [r3, #8]
 8000976:	00db      	lsls	r3, r3, #3
 8000978:	617b      	str	r3, [r7, #20]
      size_t top_mask_shift = ((BITS_PER_ELEMENT - (allocated_bits - NBITS)) % BITS_PER_ELEMENT);
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	685a      	ldr	r2, [r3, #4]
 800097e:	697b      	ldr	r3, [r7, #20]
 8000980:	1ad3      	subs	r3, r2, r3
 8000982:	f003 0307 	and.w	r3, r3, #7
 8000986:	613b      	str	r3, [r7, #16]
      TOP_MASK = element_t(top_mask_shift == 0 ? ALL_SET : ~(ALL_SET << top_mask_shift));
 8000988:	693b      	ldr	r3, [r7, #16]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d007      	beq.n	800099e <_ZN3etl7ibitsetC1EjjPh+0x4c>
 800098e:	22ff      	movs	r2, #255	; 0xff
 8000990:	693b      	ldr	r3, [r7, #16]
 8000992:	fa02 f303 	lsl.w	r3, r2, r3
 8000996:	b2db      	uxtb	r3, r3
 8000998:	43db      	mvns	r3, r3
 800099a:	b2da      	uxtb	r2, r3
 800099c:	e000      	b.n	80009a0 <_ZN3etl7ibitsetC1EjjPh+0x4e>
 800099e:	22ff      	movs	r2, #255	; 0xff
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	701a      	strb	r2, [r3, #0]
    }
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	4618      	mov	r0, r3
 80009a8:	371c      	adds	r7, #28
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr

080009b2 <_ZN3etl7ibitsetD1Ev>:
    virtual ~ibitset()
    {
    }
#else
  protected:
    ~ibitset()
 80009b2:	b480      	push	{r7}
 80009b4:	b083      	sub	sp, #12
 80009b6:	af00      	add	r7, sp, #0
 80009b8:	6078      	str	r0, [r7, #4]
    {
    }
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	4618      	mov	r0, r3
 80009be:	370c      	adds	r7, #12
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr

080009c8 <_ZN3etl6bitsetILj8EED1Ev>:
  /// Does not use std::string.
  ///\tparam MAXN The number of bits.
  ///\ingroup bitset
  //*************************************************************************
  template <const size_t MAXN>
  class bitset : public etl::ibitset
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	4618      	mov	r0, r3
 80009d4:	f7ff ffed 	bl	80009b2 <_ZN3etl7ibitsetD1Ev>
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	4618      	mov	r0, r3
 80009dc:	3708      	adds	r7, #8
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}

080009e2 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EED1Ev>:
   *
   *  @tparam  Tp  Type of element. Required to be a complete type.
   *  @tparam  Nm  Number of elements.
  */
  template<typename _Tp, std::size_t _Nm>
    struct array
 80009e2:	b590      	push	{r4, r7, lr}
 80009e4:	b083      	sub	sp, #12
 80009e6:	af00      	add	r7, sp, #0
 80009e8:	6078      	str	r0, [r7, #4]
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d00a      	beq.n	8000a06 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EED1Ev+0x24>
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	f103 043c 	add.w	r4, r3, #60	; 0x3c
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	429c      	cmp	r4, r3
 80009fa:	d004      	beq.n	8000a06 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EED1Ev+0x24>
 80009fc:	3c14      	subs	r4, #20
 80009fe:	4620      	mov	r0, r4
 8000a00:	f7ff ffe2 	bl	80009c8 <_ZN3etl6bitsetILj8EED1Ev>
 8000a04:	e7f7      	b.n	80009f6 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EED1Ev+0x14>
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	4618      	mov	r0, r3
 8000a0a:	370c      	adds	r7, #12
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd90      	pop	{r4, r7, pc}

08000a10 <_ZL11checkParitySt5arrayIhLj3EE>:
{
 8000a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a14:	b097      	sub	sp, #92	; 0x5c
 8000a16:	af00      	add	r7, sp, #0
 8000a18:	6078      	str	r0, [r7, #4]
	size_t buff = 0;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	657b      	str	r3, [r7, #84]	; 0x54
	std::array< etl::bitset<8>, 3 > bits { x[0], x[1], x[2] };
 8000a1e:	f107 0408 	add.w	r4, r7, #8
 8000a22:	1d3b      	adds	r3, r7, #4
 8000a24:	2100      	movs	r1, #0
 8000a26:	4618      	mov	r0, r3
 8000a28:	f001 f81a 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	b2db      	uxtb	r3, r3
 8000a32:	2200      	movs	r2, #0
 8000a34:	461d      	mov	r5, r3
 8000a36:	4616      	mov	r6, r2
 8000a38:	462a      	mov	r2, r5
 8000a3a:	4633      	mov	r3, r6
 8000a3c:	4620      	mov	r0, r4
 8000a3e:	f001 f81e 	bl	8001a7e <_ZN3etl6bitsetILj8EEC1Ey>
 8000a42:	3414      	adds	r4, #20
 8000a44:	1d3b      	adds	r3, r7, #4
 8000a46:	2101      	movs	r1, #1
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f001 f809 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	b2db      	uxtb	r3, r3
 8000a54:	2200      	movs	r2, #0
 8000a56:	469a      	mov	sl, r3
 8000a58:	4693      	mov	fp, r2
 8000a5a:	4652      	mov	r2, sl
 8000a5c:	465b      	mov	r3, fp
 8000a5e:	4620      	mov	r0, r4
 8000a60:	f001 f80d 	bl	8001a7e <_ZN3etl6bitsetILj8EEC1Ey>
 8000a64:	3414      	adds	r4, #20
 8000a66:	1d3b      	adds	r3, r7, #4
 8000a68:	2102      	movs	r1, #2
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f000 fff8 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8000a70:	4603      	mov	r3, r0
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	b2db      	uxtb	r3, r3
 8000a76:	2200      	movs	r2, #0
 8000a78:	4698      	mov	r8, r3
 8000a7a:	4691      	mov	r9, r2
 8000a7c:	4642      	mov	r2, r8
 8000a7e:	464b      	mov	r3, r9
 8000a80:	4620      	mov	r0, r4
 8000a82:	f000 fffc 	bl	8001a7e <_ZN3etl6bitsetILj8EEC1Ey>
	for (auto &bit : bits) buff += bit.count();
 8000a86:	f107 0308 	add.w	r3, r7, #8
 8000a8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000a8c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8000a8e:	f001 f80e 	bl	8001aae <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EE5beginEv>
 8000a92:	6538      	str	r0, [r7, #80]	; 0x50
 8000a94:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8000a96:	f001 f816 	bl	8001ac6 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EE3endEv>
 8000a9a:	64b8      	str	r0, [r7, #72]	; 0x48
 8000a9c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000a9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d00d      	beq.n	8000ac0 <_ZL11checkParitySt5arrayIhLj3EE+0xb0>
 8000aa4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000aa6:	647b      	str	r3, [r7, #68]	; 0x44
 8000aa8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f7ff fed0 	bl	8000850 <_ZNK3etl7ibitset5countEv>
 8000ab0:	4602      	mov	r2, r0
 8000ab2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000ab4:	4413      	add	r3, r2
 8000ab6:	657b      	str	r3, [r7, #84]	; 0x54
 8000ab8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000aba:	3314      	adds	r3, #20
 8000abc:	653b      	str	r3, [r7, #80]	; 0x50
 8000abe:	e7ed      	b.n	8000a9c <_ZL11checkParitySt5arrayIhLj3EE+0x8c>
	return (buff % 2 == 0);
 8000ac0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000ac2:	f003 0301 	and.w	r3, r3, #1
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	bf0c      	ite	eq
 8000aca:	2301      	moveq	r3, #1
 8000acc:	2300      	movne	r3, #0
 8000ace:	b2dc      	uxtb	r4, r3
	std::array< etl::bitset<8>, 3 > bits { x[0], x[1], x[2] };
 8000ad0:	f107 0308 	add.w	r3, r7, #8
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f7ff ff84 	bl	80009e2 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EED1Ev>
	return (buff % 2 == 0);
 8000ada:	4623      	mov	r3, r4
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	375c      	adds	r7, #92	; 0x5c
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000ae6 <_ZL18calculateParityBitRSt5arrayIhLj3EE>:
{
 8000ae6:	b580      	push	{r7, lr}
 8000ae8:	b082      	sub	sp, #8
 8000aea:	af00      	add	r7, sp, #0
 8000aec:	6078      	str	r0, [r7, #4]
	data[2] &= ~(1 << 0);
 8000aee:	2102      	movs	r1, #2
 8000af0:	6878      	ldr	r0, [r7, #4]
 8000af2:	f000 ffb5 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8000af6:	4603      	mov	r3, r0
 8000af8:	781a      	ldrb	r2, [r3, #0]
 8000afa:	f022 0201 	bic.w	r2, r2, #1
 8000afe:	b2d2      	uxtb	r2, r2
 8000b00:	701a      	strb	r2, [r3, #0]
	if (checkParity(data)) data[2] |= (1 << 0);
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	781a      	ldrb	r2, [r3, #0]
 8000b06:	7859      	ldrb	r1, [r3, #1]
 8000b08:	0209      	lsls	r1, r1, #8
 8000b0a:	430a      	orrs	r2, r1
 8000b0c:	789b      	ldrb	r3, [r3, #2]
 8000b0e:	041b      	lsls	r3, r3, #16
 8000b10:	431a      	orrs	r2, r3
 8000b12:	2300      	movs	r3, #0
 8000b14:	f362 0317 	bfi	r3, r2, #0, #24
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f7ff ff79 	bl	8000a10 <_ZL11checkParitySt5arrayIhLj3EE>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d009      	beq.n	8000b38 <_ZL18calculateParityBitRSt5arrayIhLj3EE+0x52>
 8000b24:	2102      	movs	r1, #2
 8000b26:	6878      	ldr	r0, [r7, #4]
 8000b28:	f000 ff9a 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	781a      	ldrb	r2, [r3, #0]
 8000b30:	f042 0201 	orr.w	r2, r2, #1
 8000b34:	b2d2      	uxtb	r2, r2
 8000b36:	701a      	strb	r2, [r3, #0]
}
 8000b38:	bf00      	nop
 8000b3a:	3708      	adds	r7, #8
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}

08000b40 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>:
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
 8000b48:	6039      	str	r1, [r7, #0]
	this->last_gsb = x[0];
 8000b4a:	463b      	mov	r3, r7
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f000 ff86 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8000b54:	4603      	mov	r3, r0
 8000b56:	781a      	ldrb	r2, [r3, #0]
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	705a      	strb	r2, [r3, #1]
	if(x[0] & 0b10000000) return SmartFuseState::Ok; 		//at the beginning to save some computing time
 8000b5c:	463b      	mov	r3, r7
 8000b5e:	2100      	movs	r1, #0
 8000b60:	4618      	mov	r0, r3
 8000b62:	f000 ff7d 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8000b66:	4603      	mov	r3, r0
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	b25b      	sxtb	r3, r3
 8000b6c:	b2db      	uxtb	r3, r3
 8000b6e:	09db      	lsrs	r3, r3, #7
 8000b70:	b2db      	uxtb	r3, r3
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x3a>
 8000b76:	2300      	movs	r3, #0
 8000b78:	e07e      	b.n	8000c78 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	if(x[0] & 0b00000001) return SmartFuseState::FailSafe;
 8000b7a:	463b      	mov	r3, r7
 8000b7c:	2100      	movs	r1, #0
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f000 ff6e 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8000b84:	4603      	mov	r3, r0
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	f003 0301 	and.w	r3, r3, #1
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	bf14      	ite	ne
 8000b90:	2301      	movne	r3, #1
 8000b92:	2300      	moveq	r3, #0
 8000b94:	b2db      	uxtb	r3, r3
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x5e>
 8000b9a:	2307      	movs	r3, #7
 8000b9c:	e06c      	b.n	8000c78 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	if(x[0] & 0b00000010) return SmartFuseState::OLOFF;
 8000b9e:	463b      	mov	r3, r7
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f000 ff5c 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	f003 0302 	and.w	r3, r3, #2
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	bf14      	ite	ne
 8000bb4:	2301      	movne	r3, #1
 8000bb6:	2300      	moveq	r3, #0
 8000bb8:	b2db      	uxtb	r3, r3
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x82>
 8000bbe:	2306      	movs	r3, #6
 8000bc0:	e05a      	b.n	8000c78 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	if(x[0] & 0b00000100) return SmartFuseState::LatchOff;
 8000bc2:	463b      	mov	r3, r7
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f000 ff4a 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	f003 0304 	and.w	r3, r3, #4
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	bf14      	ite	ne
 8000bd8:	2301      	movne	r3, #1
 8000bda:	2300      	moveq	r3, #0
 8000bdc:	b2db      	uxtb	r3, r3
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0xa6>
 8000be2:	2305      	movs	r3, #5
 8000be4:	e048      	b.n	8000c78 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	if(x[0] & 0b00001000) return SmartFuseState::TempFail;
 8000be6:	463b      	mov	r3, r7
 8000be8:	2100      	movs	r1, #0
 8000bea:	4618      	mov	r0, r3
 8000bec:	f000 ff38 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	f003 0308 	and.w	r3, r3, #8
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	bf14      	ite	ne
 8000bfc:	2301      	movne	r3, #1
 8000bfe:	2300      	moveq	r3, #0
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0xca>
 8000c06:	2304      	movs	r3, #4
 8000c08:	e036      	b.n	8000c78 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	if(x[0] & 0b00010000) return SmartFuseState::OTPLVDS;
 8000c0a:	463b      	mov	r3, r7
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f000 ff26 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8000c14:	4603      	mov	r3, r0
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	f003 0310 	and.w	r3, r3, #16
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	bf14      	ite	ne
 8000c20:	2301      	movne	r3, #1
 8000c22:	2300      	moveq	r3, #0
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d001      	beq.n	8000c2e <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0xee>
 8000c2a:	2303      	movs	r3, #3
 8000c2c:	e024      	b.n	8000c78 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	if(x[0] & 0b00100000) return SmartFuseState::SPIError;
 8000c2e:	463b      	mov	r3, r7
 8000c30:	2100      	movs	r1, #0
 8000c32:	4618      	mov	r0, r3
 8000c34:	f000 ff14 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	f003 0320 	and.w	r3, r3, #32
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	bf14      	ite	ne
 8000c44:	2301      	movne	r3, #1
 8000c46:	2300      	moveq	r3, #0
 8000c48:	b2db      	uxtb	r3, r3
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x112>
 8000c4e:	2302      	movs	r3, #2
 8000c50:	e012      	b.n	8000c78 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	if(x[0] & 0b01000000) return SmartFuseState::ResetState;
 8000c52:	463b      	mov	r3, r7
 8000c54:	2100      	movs	r1, #0
 8000c56:	4618      	mov	r0, r3
 8000c58:	f000 ff02 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	bf14      	ite	ne
 8000c68:	2301      	movne	r3, #1
 8000c6a:	2300      	moveq	r3, #0
 8000c6c:	b2db      	uxtb	r3, r3
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x136>
 8000c72:	2301      	movs	r3, #1
 8000c74:	e000      	b.n	8000c78 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	return SmartFuseState::NotResponding;
 8000c76:	2308      	movs	r3, #8
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	3708      	adds	r7, #8
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}

08000c80 <_ZN9SmartFuse11ChannelDataC1Ev>:
SmartFuse::ChannelData::ChannelData()
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	3304      	adds	r3, #4
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f000 ff27 	bl	8001ae0 <_ZNSt4pairIttEC1IttLb1EEEv>
	active = false;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2200      	movs	r2, #0
 8000c96:	701a      	strb	r2, [r3, #0]
	current = 0x0000;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	805a      	strh	r2, [r3, #2]
	state = ChannelState::Ok;
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	721a      	strb	r2, [r3, #8]
}
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}

08000cae <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEC1Ev>:
 8000cae:	b5b0      	push	{r4, r5, r7, lr}
 8000cb0:	b082      	sub	sp, #8
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	6078      	str	r0, [r7, #4]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2405      	movs	r4, #5
 8000cba:	461d      	mov	r5, r3
 8000cbc:	2c00      	cmp	r4, #0
 8000cbe:	db05      	blt.n	8000ccc <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEC1Ev+0x1e>
 8000cc0:	4628      	mov	r0, r5
 8000cc2:	f7ff ffdd 	bl	8000c80 <_ZN9SmartFuse11ChannelDataC1Ev>
 8000cc6:	350a      	adds	r5, #10
 8000cc8:	3c01      	subs	r4, #1
 8000cca:	e7f7      	b.n	8000cbc <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEC1Ev+0xe>
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3708      	adds	r7, #8
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bdb0      	pop	{r4, r5, r7, pc}

08000cd6 <_ZN9SmartFuseC1EPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefRK16ChannelsSettings>:
SmartFuse::SmartFuse(const GPIO_TypeDef * const port, const uint32_t pin, const SPI_HandleTypeDef * const hspi, const ChannelsSettings &fuses_settings) :
 8000cd6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cd8:	b087      	sub	sp, #28
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	60f8      	str	r0, [r7, #12]
 8000cde:	60b9      	str	r1, [r7, #8]
 8000ce0:	607a      	str	r2, [r7, #4]
 8000ce2:	603b      	str	r3, [r7, #0]
					 port(port), pin(pin), hspi(hspi), channels_settings(channels_settings), toggle(false)
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	701a      	strb	r2, [r3, #0]
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	687a      	ldr	r2, [r7, #4]
 8000cee:	605a      	str	r2, [r3, #4]
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	3308      	adds	r3, #8
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f7ff ffda 	bl	8000cae <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEC1Ev>
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	68ba      	ldr	r2, [r7, #8]
 8000cfe:	645a      	str	r2, [r3, #68]	; 0x44
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	683a      	ldr	r2, [r7, #0]
 8000d04:	649a      	str	r2, [r3, #72]	; 0x48
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	f103 044c 	add.w	r4, r3, #76	; 0x4c
 8000d12:	4694      	mov	ip, r2
 8000d14:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000d18:	4665      	mov	r5, ip
 8000d1a:	4626      	mov	r6, r4
 8000d1c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000d1e:	6028      	str	r0, [r5, #0]
 8000d20:	6069      	str	r1, [r5, #4]
 8000d22:	60aa      	str	r2, [r5, #8]
 8000d24:	60eb      	str	r3, [r5, #12]
 8000d26:	3410      	adds	r4, #16
 8000d28:	f10c 0c10 	add.w	ip, ip, #16
 8000d2c:	4574      	cmp	r4, lr
 8000d2e:	d1f3      	bne.n	8000d18 <_ZN9SmartFuseC1EPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefRK16ChannelsSettings+0x42>
 8000d30:	4663      	mov	r3, ip
 8000d32:	4622      	mov	r2, r4
 8000d34:	6810      	ldr	r0, [r2, #0]
 8000d36:	6018      	str	r0, [r3, #0]
 8000d38:	8892      	ldrh	r2, [r2, #4]
 8000d3a:	809a      	strh	r2, [r3, #4]
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	3384      	adds	r3, #132	; 0x84
 8000d40:	4618      	mov	r0, r3
 8000d42:	f003 fc01 	bl	8004548 <_ZN5TimerC1Ev>
	for (int i = 0; i < 6; i++)
 8000d46:	2300      	movs	r3, #0
 8000d48:	617b      	str	r3, [r7, #20]
 8000d4a:	697b      	ldr	r3, [r7, #20]
 8000d4c:	2b05      	cmp	r3, #5
 8000d4e:	dc23      	bgt.n	8000d98 <_ZN9SmartFuseC1EPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefRK16ChannelsSettings+0xc2>
		this->channels[i].clamping_currents = channels_settings.clamping_currents[i];
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	3308      	adds	r3, #8
 8000d54:	697a      	ldr	r2, [r7, #20]
 8000d56:	4611      	mov	r1, r2
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f000 fed2 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	1d18      	adds	r0, r3, #4
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	3318      	adds	r3, #24
 8000d66:	009b      	lsls	r3, r3, #2
 8000d68:	68fa      	ldr	r2, [r7, #12]
 8000d6a:	4413      	add	r3, r2
 8000d6c:	330a      	adds	r3, #10
 8000d6e:	4619      	mov	r1, r3
 8000d70:	f000 fed6 	bl	8001b20 <_ZNSt4pairIttEaSERKS0_>
		this->channels[i].active = channels_settings.active[i];
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	3308      	adds	r3, #8
 8000d78:	697a      	ldr	r2, [r7, #20]
 8000d7a:	4611      	mov	r1, r2
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f000 fec0 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 8000d82:	4601      	mov	r1, r0
 8000d84:	68fa      	ldr	r2, [r7, #12]
 8000d86:	697b      	ldr	r3, [r7, #20]
 8000d88:	4413      	add	r3, r2
 8000d8a:	334c      	adds	r3, #76	; 0x4c
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	700b      	strb	r3, [r1, #0]
	for (int i = 0; i < 6; i++)
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	3301      	adds	r3, #1
 8000d94:	617b      	str	r3, [r7, #20]
 8000d96:	e7d8      	b.n	8000d4a <_ZN9SmartFuseC1EPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefRK16ChannelsSettings+0x74>
	slaveDeselect();
 8000d98:	68f8      	ldr	r0, [r7, #12]
 8000d9a:	f000 f816 	bl	8000dca <_ZN9SmartFuse13slaveDeselectEv>
}
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	4618      	mov	r0, r3
 8000da2:	371c      	adds	r7, #28
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000da8 <_ZN9SmartFuse11slaveSelectEv>:
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin((GPIO_TypeDef*)(this->port), this->pin, GPIO_PIN_RESET);
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	b29b      	uxth	r3, r3
 8000dba:	2200      	movs	r2, #0
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	f005 fd9f 	bl	8006900 <HAL_GPIO_WritePin>
}
 8000dc2:	bf00      	nop
 8000dc4:	3708      	adds	r7, #8
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}

08000dca <_ZN9SmartFuse13slaveDeselectEv>:
{
 8000dca:	b580      	push	{r7, lr}
 8000dcc:	b082      	sub	sp, #8
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin((GPIO_TypeDef*)(this->port), this->pin, GPIO_PIN_SET);
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	b29b      	uxth	r3, r3
 8000ddc:	2201      	movs	r2, #1
 8000dde:	4619      	mov	r1, r3
 8000de0:	f005 fd8e 	bl	8006900 <HAL_GPIO_WritePin>
}
 8000de4:	bf00      	nop
 8000de6:	3708      	adds	r7, #8
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}

08000dec <_ZN9SmartFuse4initEv>:
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
	this->reset();
 8000df4:	6878      	ldr	r0, [r7, #4]
 8000df6:	f000 fb69 	bl	80014cc <_ZN9SmartFuse5resetEv>
	this->setUpAllDutyCycles();
 8000dfa:	6878      	ldr	r0, [r7, #4]
 8000dfc:	f000 fbd4 	bl	80015a8 <_ZN9SmartFuse18setUpAllDutyCyclesEv>
	this->setUpAllSamplingModes();
 8000e00:	6878      	ldr	r0, [r7, #4]
 8000e02:	f000 fc27 	bl	8001654 <_ZN9SmartFuse21setUpAllSamplingModesEv>
	this->setUpAllLatchOffTimers();
 8000e06:	6878      	ldr	r0, [r7, #4]
 8000e08:	f000 fc98 	bl	800173c <_ZN9SmartFuse22setUpAllLatchOffTimersEv>
	this->setUpAllChannelsStates();
 8000e0c:	6878      	ldr	r0, [r7, #4]
 8000e0e:	f000 fd1d 	bl	800184c <_ZN9SmartFuse22setUpAllChannelsStatesEv>
	return this->state;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	3708      	adds	r7, #8
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}

08000e20 <_ZN9SmartFuse6enableEv>:
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
	tx_data = { WRITE_RAM(0x14), 1 << 6, 0 };
 8000e28:	4a1b      	ldr	r2, [pc, #108]	; (8000e98 <_ZN9SmartFuse6enableEv+0x78>)
 8000e2a:	f107 030c 	add.w	r3, r7, #12
 8000e2e:	6812      	ldr	r2, [r2, #0]
 8000e30:	4611      	mov	r1, r2
 8000e32:	8019      	strh	r1, [r3, #0]
 8000e34:	3302      	adds	r3, #2
 8000e36:	0c12      	lsrs	r2, r2, #16
 8000e38:	701a      	strb	r2, [r3, #0]
	this->transmitReceiveData(tx_data, rx_data);
 8000e3a:	f107 0308 	add.w	r3, r7, #8
 8000e3e:	461a      	mov	r2, r3
 8000e40:	68f9      	ldr	r1, [r7, #12]
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	f000 fd5e 	bl	8001904 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	tx_data = { WRITE_RAM(0x14), 1 << 3, 0 };
 8000e48:	4a14      	ldr	r2, [pc, #80]	; (8000e9c <_ZN9SmartFuse6enableEv+0x7c>)
 8000e4a:	f107 030c 	add.w	r3, r7, #12
 8000e4e:	6812      	ldr	r2, [r2, #0]
 8000e50:	4611      	mov	r1, r2
 8000e52:	8019      	strh	r1, [r3, #0]
 8000e54:	3302      	adds	r3, #2
 8000e56:	0c12      	lsrs	r2, r2, #16
 8000e58:	701a      	strb	r2, [r3, #0]
	this->transmitReceiveData(tx_data, rx_data);
 8000e5a:	f107 0308 	add.w	r3, r7, #8
 8000e5e:	461a      	mov	r2, r3
 8000e60:	68f9      	ldr	r1, [r7, #12]
 8000e62:	6878      	ldr	r0, [r7, #4]
 8000e64:	f000 fd4e 	bl	8001904 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	this->watch_dog.restart();
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	3384      	adds	r3, #132	; 0x84
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f003 fb8e 	bl	800458e <_ZN5Timer7restartEv>
	this->toggle = false;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	2200      	movs	r2, #0
 8000e76:	701a      	strb	r2, [r3, #0]
	this->state = getGSB(rx_data);
 8000e78:	68b9      	ldr	r1, [r7, #8]
 8000e7a:	6878      	ldr	r0, [r7, #4]
 8000e7c:	f7ff fe60 	bl	8000b40 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 8000e80:	4603      	mov	r3, r0
 8000e82:	461a      	mov	r2, r3
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
	return this->state;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	3710      	adds	r7, #16
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	08009540 	.word	0x08009540
 8000e9c:	08009544 	.word	0x08009544

08000ea0 <_ZN9SmartFuse6handleEv>:
{
 8000ea0:	b590      	push	{r4, r7, lr}
 8000ea2:	b08f      	sub	sp, #60	; 0x3c
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
	bool lock_state = false;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	bool fuse_state_changed = false;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	std::array < bool, number_of_channels_per_fuse > read_fuses_states { false };
 8000eb4:	f107 0314 	add.w	r3, r7, #20
 8000eb8:	2200      	movs	r2, #0
 8000eba:	601a      	str	r2, [r3, #0]
 8000ebc:	809a      	strh	r2, [r3, #4]
	std::array < uint8_t, 3 > tx_data { };
 8000ebe:	f107 0310 	add.w	r3, r7, #16
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	460a      	mov	r2, r1
 8000ec6:	801a      	strh	r2, [r3, #0]
 8000ec8:	460a      	mov	r2, r1
 8000eca:	709a      	strb	r2, [r3, #2]
	std::array < uint8_t, 3 > rx_data { };
 8000ecc:	f107 030c 	add.w	r3, r7, #12
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	460a      	mov	r2, r1
 8000ed4:	801a      	strh	r2, [r3, #0]
 8000ed6:	460a      	mov	r2, r1
 8000ed8:	709a      	strb	r2, [r3, #2]
	for(size_t i = 0; i < number_of_channels_per_fuse; i++) this->channels[i].state = ChannelState::Ok;
 8000eda:	2300      	movs	r3, #0
 8000edc:	633b      	str	r3, [r7, #48]	; 0x30
 8000ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ee0:	2b05      	cmp	r3, #5
 8000ee2:	d80c      	bhi.n	8000efe <_ZN9SmartFuse6handleEv+0x5e>
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	3308      	adds	r3, #8
 8000ee8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000eea:	4618      	mov	r0, r3
 8000eec:	f000 fe09 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	721a      	strb	r2, [r3, #8]
 8000ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ef8:	3301      	adds	r3, #1
 8000efa:	633b      	str	r3, [r7, #48]	; 0x30
 8000efc:	e7ef      	b.n	8000ede <_ZN9SmartFuse6handleEv+0x3e>
	if(watch_dog.getPassedTime() >= 31)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	3384      	adds	r3, #132	; 0x84
 8000f02:	4618      	mov	r0, r3
 8000f04:	f003 fb6b 	bl	80045de <_ZN5Timer13getPassedTimeEv>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b1e      	cmp	r3, #30
 8000f0c:	bf8c      	ite	hi
 8000f0e:	2301      	movhi	r3, #1
 8000f10:	2300      	movls	r3, #0
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d04d      	beq.n	8000fb4 <_ZN9SmartFuse6handleEv+0x114>
		this->toggle = !this->toggle;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	f083 0301 	eor.w	r3, r3, #1
 8000f20:	b2da      	uxtb	r2, r3
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	701a      	strb	r2, [r3, #0]
		tx_data[0] = READ_RAM(0x13);
 8000f26:	f107 0310 	add.w	r3, r7, #16
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f000 fd97 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2253      	movs	r2, #83	; 0x53
 8000f36:	701a      	strb	r2, [r3, #0]
		this->transmitReceiveData(tx_data, rx_data);
 8000f38:	f107 030c 	add.w	r3, r7, #12
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	6939      	ldr	r1, [r7, #16]
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	f000 fcdf 	bl	8001904 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
		rx_data[2] &= ~(1 << 1);
 8000f46:	f107 030c 	add.w	r3, r7, #12
 8000f4a:	2102      	movs	r1, #2
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f000 fd87 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8000f52:	4603      	mov	r3, r0
 8000f54:	781a      	ldrb	r2, [r3, #0]
 8000f56:	f022 0202 	bic.w	r2, r2, #2
 8000f5a:	b2d2      	uxtb	r2, r2
 8000f5c:	701a      	strb	r2, [r3, #0]
		tx_data = { WRITE_RAM(0x13), rx_data[1], rx_data[2] |= (toggle << 1) };
 8000f5e:	f107 030c 	add.w	r3, r7, #12
 8000f62:	2101      	movs	r1, #1
 8000f64:	4618      	mov	r0, r3
 8000f66:	f000 fd7b 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	781c      	ldrb	r4, [r3, #0]
 8000f6e:	f107 030c 	add.w	r3, r7, #12
 8000f72:	2102      	movs	r1, #2
 8000f74:	4618      	mov	r0, r3
 8000f76:	f000 fd73 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	781a      	ldrb	r2, [r3, #0]
 8000f7e:	b251      	sxtb	r1, r2
 8000f80:	687a      	ldr	r2, [r7, #4]
 8000f82:	7812      	ldrb	r2, [r2, #0]
 8000f84:	0052      	lsls	r2, r2, #1
 8000f86:	b252      	sxtb	r2, r2
 8000f88:	430a      	orrs	r2, r1
 8000f8a:	b252      	sxtb	r2, r2
 8000f8c:	b2d2      	uxtb	r2, r2
 8000f8e:	701a      	strb	r2, [r3, #0]
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	2213      	movs	r2, #19
 8000f94:	743a      	strb	r2, [r7, #16]
 8000f96:	4622      	mov	r2, r4
 8000f98:	747a      	strb	r2, [r7, #17]
 8000f9a:	74bb      	strb	r3, [r7, #18]
		this->transmitReceiveData(tx_data, rx_data);
 8000f9c:	f107 030c 	add.w	r3, r7, #12
 8000fa0:	461a      	mov	r2, r3
 8000fa2:	6939      	ldr	r1, [r7, #16]
 8000fa4:	6878      	ldr	r0, [r7, #4]
 8000fa6:	f000 fcad 	bl	8001904 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
		this->watch_dog.restart();
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	3384      	adds	r3, #132	; 0x84
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f003 faed 	bl	800458e <_ZN5Timer7restartEv>
	for(size_t i = 0; i < number_of_channels_per_fuse; i++)
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fba:	2b05      	cmp	r3, #5
 8000fbc:	d850      	bhi.n	8001060 <_ZN9SmartFuse6handleEv+0x1c0>
		tx_data[0] = READ_RAM(0x28 + i);
 8000fbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fc0:	b2db      	uxtb	r3, r3
 8000fc2:	3328      	adds	r3, #40	; 0x28
 8000fc4:	b2dc      	uxtb	r4, r3
 8000fc6:	f107 0310 	add.w	r3, r7, #16
 8000fca:	2100      	movs	r1, #0
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f000 fd47 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	f044 0240 	orr.w	r2, r4, #64	; 0x40
 8000fd8:	b2d2      	uxtb	r2, r2
 8000fda:	701a      	strb	r2, [r3, #0]
		this->transmitReceiveData(tx_data, rx_data);
 8000fdc:	f107 030c 	add.w	r3, r7, #12
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	6939      	ldr	r1, [r7, #16]
 8000fe4:	6878      	ldr	r0, [r7, #4]
 8000fe6:	f000 fc8d 	bl	8001904 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
		this->channels[i].current = uint16_t(rx_data[1]) << 4 | uint16_t(rx_data[2]) >> 4;
 8000fea:	f107 030c 	add.w	r3, r7, #12
 8000fee:	2101      	movs	r1, #1
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f000 fd35 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	011b      	lsls	r3, r3, #4
 8000ffc:	b21c      	sxth	r4, r3
 8000ffe:	f107 030c 	add.w	r3, r7, #12
 8001002:	2102      	movs	r1, #2
 8001004:	4618      	mov	r0, r3
 8001006:	f000 fd2b 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 800100a:	4603      	mov	r3, r0
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	091b      	lsrs	r3, r3, #4
 8001010:	b2db      	uxtb	r3, r3
 8001012:	b21b      	sxth	r3, r3
 8001014:	4323      	orrs	r3, r4
 8001016:	b21c      	sxth	r4, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	3308      	adds	r3, #8
 800101c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800101e:	4618      	mov	r0, r3
 8001020:	f000 fd6f 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 8001024:	4603      	mov	r3, r0
 8001026:	b2a2      	uxth	r2, r4
 8001028:	805a      	strh	r2, [r3, #2]
		read_fuses_states[i] = bool(rx_data[2] & (1 << 2));
 800102a:	f107 030c 	add.w	r3, r7, #12
 800102e:	2102      	movs	r1, #2
 8001030:	4618      	mov	r0, r3
 8001032:	f000 fd15 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8001036:	4603      	mov	r3, r0
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	f003 0404 	and.w	r4, r3, #4
 800103e:	f107 0314 	add.w	r3, r7, #20
 8001042:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001044:	4618      	mov	r0, r3
 8001046:	f000 fd7f 	bl	8001b48 <_ZNSt5arrayIbLj6EEixEj>
 800104a:	4603      	mov	r3, r0
 800104c:	2c00      	cmp	r4, #0
 800104e:	bf14      	ite	ne
 8001050:	2201      	movne	r2, #1
 8001052:	2200      	moveq	r2, #0
 8001054:	b2d2      	uxtb	r2, r2
 8001056:	701a      	strb	r2, [r3, #0]
	for(size_t i = 0; i < number_of_channels_per_fuse; i++)
 8001058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800105a:	3301      	adds	r3, #1
 800105c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800105e:	e7ab      	b.n	8000fb8 <_ZN9SmartFuse6handleEv+0x118>
	for(size_t i = 0; i < number_of_channels_per_fuse; i++)
 8001060:	2300      	movs	r3, #0
 8001062:	62bb      	str	r3, [r7, #40]	; 0x28
 8001064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001066:	2b05      	cmp	r3, #5
 8001068:	d869      	bhi.n	800113e <_ZN9SmartFuse6handleEv+0x29e>
		if (this->channels[i].current < this->channels[i].clamping_currents.first)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	3308      	adds	r3, #8
 800106e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001070:	4618      	mov	r0, r3
 8001072:	f000 fd46 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 8001076:	4603      	mov	r3, r0
 8001078:	885c      	ldrh	r4, [r3, #2]
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	3308      	adds	r3, #8
 800107e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001080:	4618      	mov	r0, r3
 8001082:	f000 fd3e 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 8001086:	4603      	mov	r3, r0
 8001088:	889b      	ldrh	r3, [r3, #4]
 800108a:	429c      	cmp	r4, r3
 800108c:	bf34      	ite	cc
 800108e:	2301      	movcc	r3, #1
 8001090:	2300      	movcs	r3, #0
 8001092:	b2db      	uxtb	r3, r3
 8001094:	2b00      	cmp	r3, #0
 8001096:	d01b      	beq.n	80010d0 <_ZN9SmartFuse6handleEv+0x230>
			this->channels[i].active = false;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	3308      	adds	r3, #8
 800109c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800109e:	4618      	mov	r0, r3
 80010a0:	f000 fd2f 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2200      	movs	r2, #0
 80010a8:	701a      	strb	r2, [r3, #0]
			lock_state = true;
 80010aa:	2301      	movs	r3, #1
 80010ac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			fuse_state_changed = true;
 80010b0:	2301      	movs	r3, #1
 80010b2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
			this->state = SmartFuseState::OTPLVDS;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	2203      	movs	r2, #3
 80010ba:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
			this->channels[i].state = ChannelState::UnderCurrent;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	3308      	adds	r3, #8
 80010c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80010c4:	4618      	mov	r0, r3
 80010c6:	f000 fd1c 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2201      	movs	r2, #1
 80010ce:	721a      	strb	r2, [r3, #8]
		if (this->channels[i].current > this->channels[i].clamping_currents.second)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	3308      	adds	r3, #8
 80010d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80010d6:	4618      	mov	r0, r3
 80010d8:	f000 fd13 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 80010dc:	4603      	mov	r3, r0
 80010de:	885c      	ldrh	r4, [r3, #2]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	3308      	adds	r3, #8
 80010e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80010e6:	4618      	mov	r0, r3
 80010e8:	f000 fd0b 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 80010ec:	4603      	mov	r3, r0
 80010ee:	88db      	ldrh	r3, [r3, #6]
 80010f0:	429c      	cmp	r4, r3
 80010f2:	bf8c      	ite	hi
 80010f4:	2301      	movhi	r3, #1
 80010f6:	2300      	movls	r3, #0
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d01b      	beq.n	8001136 <_ZN9SmartFuse6handleEv+0x296>
			this->channels[i].active = false;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3308      	adds	r3, #8
 8001102:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001104:	4618      	mov	r0, r3
 8001106:	f000 fcfc 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 800110a:	4603      	mov	r3, r0
 800110c:	2200      	movs	r2, #0
 800110e:	701a      	strb	r2, [r3, #0]
			lock_state = true;
 8001110:	2301      	movs	r3, #1
 8001112:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			fuse_state_changed = true;
 8001116:	2301      	movs	r3, #1
 8001118:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
			this->state = SmartFuseState::OTPLVDS;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2203      	movs	r2, #3
 8001120:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
			this->channels[i].state = ChannelState::OverCurrent;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	3308      	adds	r3, #8
 8001128:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800112a:	4618      	mov	r0, r3
 800112c:	f000 fce9 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 8001130:	4603      	mov	r3, r0
 8001132:	2202      	movs	r2, #2
 8001134:	721a      	strb	r2, [r3, #8]
	for(size_t i = 0; i < number_of_channels_per_fuse; i++)
 8001136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001138:	3301      	adds	r3, #1
 800113a:	62bb      	str	r3, [r7, #40]	; 0x28
 800113c:	e792      	b.n	8001064 <_ZN9SmartFuse6handleEv+0x1c4>
	if(fuse_state_changed)
 800113e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001142:	2b00      	cmp	r3, #0
 8001144:	d049      	beq.n	80011da <_ZN9SmartFuse6handleEv+0x33a>
		tx_data[0] = WRITE_RAM(0x13);
 8001146:	f107 0310 	add.w	r3, r7, #16
 800114a:	2100      	movs	r1, #0
 800114c:	4618      	mov	r0, r3
 800114e:	f000 fc87 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8001152:	4603      	mov	r3, r0
 8001154:	2213      	movs	r2, #19
 8001156:	701a      	strb	r2, [r3, #0]
		tx_data[1] = 0x00;
 8001158:	f107 0310 	add.w	r3, r7, #16
 800115c:	2101      	movs	r1, #1
 800115e:	4618      	mov	r0, r3
 8001160:	f000 fc7e 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8001164:	4603      	mov	r3, r0
 8001166:	2200      	movs	r2, #0
 8001168:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < number_of_channels_per_fuse; i++) tx_data[1] |= this->channels[i].active << i;
 800116a:	2300      	movs	r3, #0
 800116c:	627b      	str	r3, [r7, #36]	; 0x24
 800116e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001170:	2b05      	cmp	r3, #5
 8001172:	d81e      	bhi.n	80011b2 <_ZN9SmartFuse6handleEv+0x312>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	3308      	adds	r3, #8
 8001178:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800117a:	4611      	mov	r1, r2
 800117c:	4618      	mov	r0, r3
 800117e:	f000 fcc0 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 8001182:	4603      	mov	r3, r0
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	461a      	mov	r2, r3
 8001188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800118a:	fa02 f403 	lsl.w	r4, r2, r3
 800118e:	f107 0310 	add.w	r3, r7, #16
 8001192:	2101      	movs	r1, #1
 8001194:	4618      	mov	r0, r3
 8001196:	f000 fc63 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 800119a:	4603      	mov	r3, r0
 800119c:	781a      	ldrb	r2, [r3, #0]
 800119e:	b251      	sxtb	r1, r2
 80011a0:	b262      	sxtb	r2, r4
 80011a2:	430a      	orrs	r2, r1
 80011a4:	b252      	sxtb	r2, r2
 80011a6:	b2d2      	uxtb	r2, r2
 80011a8:	701a      	strb	r2, [r3, #0]
 80011aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ac:	3301      	adds	r3, #1
 80011ae:	627b      	str	r3, [r7, #36]	; 0x24
 80011b0:	e7dd      	b.n	800116e <_ZN9SmartFuse6handleEv+0x2ce>
		tx_data[2] = this->toggle << 1;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	461c      	mov	r4, r3
 80011b8:	f107 0310 	add.w	r3, r7, #16
 80011bc:	2102      	movs	r1, #2
 80011be:	4618      	mov	r0, r3
 80011c0:	f000 fc4e 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 80011c4:	4603      	mov	r3, r0
 80011c6:	0062      	lsls	r2, r4, #1
 80011c8:	b2d2      	uxtb	r2, r2
 80011ca:	701a      	strb	r2, [r3, #0]
		this->transmitReceiveData(tx_data, rx_data);
 80011cc:	f107 030c 	add.w	r3, r7, #12
 80011d0:	461a      	mov	r2, r3
 80011d2:	6939      	ldr	r1, [r7, #16]
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f000 fb95 	bl	8001904 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	for(size_t i = 0; i < number_of_channels_per_fuse; i++)
 80011da:	2300      	movs	r3, #0
 80011dc:	623b      	str	r3, [r7, #32]
 80011de:	6a3b      	ldr	r3, [r7, #32]
 80011e0:	2b05      	cmp	r3, #5
 80011e2:	d82a      	bhi.n	800123a <_ZN9SmartFuse6handleEv+0x39a>
		if(this->channels[i].active != read_fuses_states[i])
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	3308      	adds	r3, #8
 80011e8:	6a39      	ldr	r1, [r7, #32]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f000 fc89 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 80011f0:	4603      	mov	r3, r0
 80011f2:	781c      	ldrb	r4, [r3, #0]
 80011f4:	f107 0314 	add.w	r3, r7, #20
 80011f8:	6a39      	ldr	r1, [r7, #32]
 80011fa:	4618      	mov	r0, r3
 80011fc:	f000 fca4 	bl	8001b48 <_ZNSt5arrayIbLj6EEixEj>
 8001200:	4603      	mov	r3, r0
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	429c      	cmp	r4, r3
 8001206:	bf14      	ite	ne
 8001208:	2301      	movne	r3, #1
 800120a:	2300      	moveq	r3, #0
 800120c:	b2db      	uxtb	r3, r3
 800120e:	2b00      	cmp	r3, #0
 8001210:	d00f      	beq.n	8001232 <_ZN9SmartFuse6handleEv+0x392>
			this->channels[i].state = ChannelState::STKFLTR;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	3308      	adds	r3, #8
 8001216:	6a39      	ldr	r1, [r7, #32]
 8001218:	4618      	mov	r0, r3
 800121a:	f000 fc72 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 800121e:	4603      	mov	r3, r0
 8001220:	2204      	movs	r2, #4
 8001222:	721a      	strb	r2, [r3, #8]
			lock_state = true;
 8001224:	2301      	movs	r3, #1
 8001226:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			this->state = SmartFuseState::OLOFF;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2206      	movs	r2, #6
 800122e:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
	for(size_t i = 0; i < number_of_channels_per_fuse; i++)
 8001232:	6a3b      	ldr	r3, [r7, #32]
 8001234:	3301      	adds	r3, #1
 8001236:	623b      	str	r3, [r7, #32]
 8001238:	e7d1      	b.n	80011de <_ZN9SmartFuse6handleEv+0x33e>
	for(size_t i = 0; i < number_of_channels_per_fuse; i++)
 800123a:	2300      	movs	r3, #0
 800123c:	61fb      	str	r3, [r7, #28]
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	2b05      	cmp	r3, #5
 8001242:	f200 8082 	bhi.w	800134a <_ZN9SmartFuse6handleEv+0x4aa>
		tx_data[0] = READ_AND_CLEAR(0x20 + i);
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	b2db      	uxtb	r3, r3
 800124a:	3320      	adds	r3, #32
 800124c:	b2dc      	uxtb	r4, r3
 800124e:	f107 0310 	add.w	r3, r7, #16
 8001252:	2100      	movs	r1, #0
 8001254:	4618      	mov	r0, r3
 8001256:	f000 fc03 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 800125a:	4603      	mov	r3, r0
 800125c:	f064 027f 	orn	r2, r4, #127	; 0x7f
 8001260:	b2d2      	uxtb	r2, r2
 8001262:	701a      	strb	r2, [r3, #0]
		this->transmitReceiveData(tx_data, rx_data);
 8001264:	f107 030c 	add.w	r3, r7, #12
 8001268:	461a      	mov	r2, r3
 800126a:	6939      	ldr	r1, [r7, #16]
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f000 fb49 	bl	8001904 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
		if(rx_data[1] & (1 << 0)) this->channels[i].state = ChannelState::LatchOff;
 8001272:	f107 030c 	add.w	r3, r7, #12
 8001276:	2101      	movs	r1, #1
 8001278:	4618      	mov	r0, r3
 800127a:	f000 fbf1 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 800127e:	4603      	mov	r3, r0
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	f003 0301 	and.w	r3, r3, #1
 8001286:	2b00      	cmp	r3, #0
 8001288:	bf14      	ite	ne
 800128a:	2301      	movne	r3, #1
 800128c:	2300      	moveq	r3, #0
 800128e:	b2db      	uxtb	r3, r3
 8001290:	2b00      	cmp	r3, #0
 8001292:	d008      	beq.n	80012a6 <_ZN9SmartFuse6handleEv+0x406>
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	3308      	adds	r3, #8
 8001298:	69f9      	ldr	r1, [r7, #28]
 800129a:	4618      	mov	r0, r3
 800129c:	f000 fc31 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2203      	movs	r2, #3
 80012a4:	721a      	strb	r2, [r3, #8]
		if(rx_data[1] & (1 << 2)) this->channels[i].state = ChannelState::STKFLTR;
 80012a6:	f107 030c 	add.w	r3, r7, #12
 80012aa:	2101      	movs	r1, #1
 80012ac:	4618      	mov	r0, r3
 80012ae:	f000 fbd7 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 80012b2:	4603      	mov	r3, r0
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	f003 0304 	and.w	r3, r3, #4
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	bf14      	ite	ne
 80012be:	2301      	movne	r3, #1
 80012c0:	2300      	moveq	r3, #0
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d008      	beq.n	80012da <_ZN9SmartFuse6handleEv+0x43a>
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	3308      	adds	r3, #8
 80012cc:	69f9      	ldr	r1, [r7, #28]
 80012ce:	4618      	mov	r0, r3
 80012d0:	f000 fc17 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2204      	movs	r2, #4
 80012d8:	721a      	strb	r2, [r3, #8]
		if(rx_data[1] & (1 << 3)) this->channels[i].state = ChannelState::VDSFS;
 80012da:	f107 030c 	add.w	r3, r7, #12
 80012de:	2101      	movs	r1, #1
 80012e0:	4618      	mov	r0, r3
 80012e2:	f000 fbbd 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 80012e6:	4603      	mov	r3, r0
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	f003 0308 	and.w	r3, r3, #8
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	bf14      	ite	ne
 80012f2:	2301      	movne	r3, #1
 80012f4:	2300      	moveq	r3, #0
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d008      	beq.n	800130e <_ZN9SmartFuse6handleEv+0x46e>
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	3308      	adds	r3, #8
 8001300:	69f9      	ldr	r1, [r7, #28]
 8001302:	4618      	mov	r0, r3
 8001304:	f000 fbfd 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 8001308:	4603      	mov	r3, r0
 800130a:	2205      	movs	r2, #5
 800130c:	721a      	strb	r2, [r3, #8]
		if(rx_data[1] & (1 << 4)) this->channels[i].state = ChannelState::CHFBSR;
 800130e:	f107 030c 	add.w	r3, r7, #12
 8001312:	2101      	movs	r1, #1
 8001314:	4618      	mov	r0, r3
 8001316:	f000 fba3 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 800131a:	4603      	mov	r3, r0
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	f003 0310 	and.w	r3, r3, #16
 8001322:	2b00      	cmp	r3, #0
 8001324:	bf14      	ite	ne
 8001326:	2301      	movne	r3, #1
 8001328:	2300      	moveq	r3, #0
 800132a:	b2db      	uxtb	r3, r3
 800132c:	2b00      	cmp	r3, #0
 800132e:	d008      	beq.n	8001342 <_ZN9SmartFuse6handleEv+0x4a2>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	3308      	adds	r3, #8
 8001334:	69f9      	ldr	r1, [r7, #28]
 8001336:	4618      	mov	r0, r3
 8001338:	f000 fbe3 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 800133c:	4603      	mov	r3, r0
 800133e:	2206      	movs	r2, #6
 8001340:	721a      	strb	r2, [r3, #8]
	for(size_t i = 0; i < number_of_channels_per_fuse; i++)
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	3301      	adds	r3, #1
 8001346:	61fb      	str	r3, [r7, #28]
 8001348:	e779      	b.n	800123e <_ZN9SmartFuse6handleEv+0x39e>
	if (!lock_state) this->state = getGSB(rx_data);
 800134a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800134e:	f083 0301 	eor.w	r3, r3, #1
 8001352:	b2db      	uxtb	r3, r3
 8001354:	2b00      	cmp	r3, #0
 8001356:	d008      	beq.n	800136a <_ZN9SmartFuse6handleEv+0x4ca>
 8001358:	68f9      	ldr	r1, [r7, #12]
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f7ff fbf0 	bl	8000b40 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 8001360:	4603      	mov	r3, r0
 8001362:	461a      	mov	r2, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
	return this->state;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
}
 8001370:	4618      	mov	r0, r3
 8001372:	373c      	adds	r7, #60	; 0x3c
 8001374:	46bd      	mov	sp, r7
 8001376:	bd90      	pop	{r4, r7, pc}

08001378 <_ZNK9SmartFuse8getStateEv>:
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
	return this->state;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
}
 8001386:	4618      	mov	r0, r3
 8001388:	370c      	adds	r7, #12
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr

08001392 <_ZN9SmartFuse15getChannelStateE7Channel>:
{
 8001392:	b580      	push	{r7, lr}
 8001394:	b082      	sub	sp, #8
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
 800139a:	460b      	mov	r3, r1
 800139c:	70fb      	strb	r3, [r7, #3]
	return this->channels[size_t(channel)].state;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	3308      	adds	r3, #8
 80013a2:	78fa      	ldrb	r2, [r7, #3]
 80013a4:	4611      	mov	r1, r2
 80013a6:	4618      	mov	r0, r3
 80013a8:	f000 fbab 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 80013ac:	4603      	mov	r3, r0
 80013ae:	7a1b      	ldrb	r3, [r3, #8]
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}

080013b8 <_ZN9SmartFuse17getChannelsStatesEv>:
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	6039      	str	r1, [r7, #0]
	return { this->channels[0].state, this->channels[1].state, this->channels[2].state,
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	3308      	adds	r3, #8
 80013c6:	2100      	movs	r1, #0
 80013c8:	4618      	mov	r0, r3
 80013ca:	f000 fb9a 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 80013ce:	4603      	mov	r3, r0
 80013d0:	7a1a      	ldrb	r2, [r3, #8]
			 this->channels[3].state, this->channels[4].state, this->channels[5].state };
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	701a      	strb	r2, [r3, #0]
	return { this->channels[0].state, this->channels[1].state, this->channels[2].state,
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	3308      	adds	r3, #8
 80013da:	2101      	movs	r1, #1
 80013dc:	4618      	mov	r0, r3
 80013de:	f000 fb90 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 80013e2:	4603      	mov	r3, r0
 80013e4:	7a1a      	ldrb	r2, [r3, #8]
			 this->channels[3].state, this->channels[4].state, this->channels[5].state };
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	705a      	strb	r2, [r3, #1]
	return { this->channels[0].state, this->channels[1].state, this->channels[2].state,
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	3308      	adds	r3, #8
 80013ee:	2102      	movs	r1, #2
 80013f0:	4618      	mov	r0, r3
 80013f2:	f000 fb86 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 80013f6:	4603      	mov	r3, r0
 80013f8:	7a1a      	ldrb	r2, [r3, #8]
			 this->channels[3].state, this->channels[4].state, this->channels[5].state };
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	709a      	strb	r2, [r3, #2]
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	3308      	adds	r3, #8
 8001402:	2103      	movs	r1, #3
 8001404:	4618      	mov	r0, r3
 8001406:	f000 fb7c 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 800140a:	4603      	mov	r3, r0
 800140c:	7a1a      	ldrb	r2, [r3, #8]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	70da      	strb	r2, [r3, #3]
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	3308      	adds	r3, #8
 8001416:	2104      	movs	r1, #4
 8001418:	4618      	mov	r0, r3
 800141a:	f000 fb72 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 800141e:	4603      	mov	r3, r0
 8001420:	7a1a      	ldrb	r2, [r3, #8]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	711a      	strb	r2, [r3, #4]
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	3308      	adds	r3, #8
 800142a:	2105      	movs	r1, #5
 800142c:	4618      	mov	r0, r3
 800142e:	f000 fb68 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 8001432:	4603      	mov	r3, r0
 8001434:	7a1a      	ldrb	r2, [r3, #8]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	715a      	strb	r2, [r3, #5]
}
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	3708      	adds	r7, #8
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}

08001442 <_ZN9SmartFuse19getChannelsCurrentsEv>:
{
 8001442:	b580      	push	{r7, lr}
 8001444:	b082      	sub	sp, #8
 8001446:	af00      	add	r7, sp, #0
 8001448:	6078      	str	r0, [r7, #4]
 800144a:	6039      	str	r1, [r7, #0]
	return { this->channels[0].current, this->channels[1].current, this->channels[2].current,
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	3308      	adds	r3, #8
 8001450:	2100      	movs	r1, #0
 8001452:	4618      	mov	r0, r3
 8001454:	f000 fb55 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 8001458:	4603      	mov	r3, r0
 800145a:	885a      	ldrh	r2, [r3, #2]
			 this->channels[3].current, this->channels[4].current, this->channels[5].current };
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	801a      	strh	r2, [r3, #0]
	return { this->channels[0].current, this->channels[1].current, this->channels[2].current,
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	3308      	adds	r3, #8
 8001464:	2101      	movs	r1, #1
 8001466:	4618      	mov	r0, r3
 8001468:	f000 fb4b 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 800146c:	4603      	mov	r3, r0
 800146e:	885a      	ldrh	r2, [r3, #2]
			 this->channels[3].current, this->channels[4].current, this->channels[5].current };
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	805a      	strh	r2, [r3, #2]
	return { this->channels[0].current, this->channels[1].current, this->channels[2].current,
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	3308      	adds	r3, #8
 8001478:	2102      	movs	r1, #2
 800147a:	4618      	mov	r0, r3
 800147c:	f000 fb41 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 8001480:	4603      	mov	r3, r0
 8001482:	885a      	ldrh	r2, [r3, #2]
			 this->channels[3].current, this->channels[4].current, this->channels[5].current };
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	809a      	strh	r2, [r3, #4]
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	3308      	adds	r3, #8
 800148c:	2103      	movs	r1, #3
 800148e:	4618      	mov	r0, r3
 8001490:	f000 fb37 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 8001494:	4603      	mov	r3, r0
 8001496:	885a      	ldrh	r2, [r3, #2]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	80da      	strh	r2, [r3, #6]
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	3308      	adds	r3, #8
 80014a0:	2104      	movs	r1, #4
 80014a2:	4618      	mov	r0, r3
 80014a4:	f000 fb2d 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 80014a8:	4603      	mov	r3, r0
 80014aa:	885a      	ldrh	r2, [r3, #2]
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	811a      	strh	r2, [r3, #8]
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	3308      	adds	r3, #8
 80014b4:	2105      	movs	r1, #5
 80014b6:	4618      	mov	r0, r3
 80014b8:	f000 fb23 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 80014bc:	4603      	mov	r3, r0
 80014be:	885a      	ldrh	r2, [r3, #2]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	815a      	strh	r2, [r3, #10]
}
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	3708      	adds	r7, #8
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}

080014cc <_ZN9SmartFuse5resetEv>:
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b086      	sub	sp, #24
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
	tx_data = { RESET_SMARTFUSE(), 0, 0 };
 80014d4:	23ff      	movs	r3, #255	; 0xff
 80014d6:	743b      	strb	r3, [r7, #16]
 80014d8:	2300      	movs	r3, #0
 80014da:	747b      	strb	r3, [r7, #17]
 80014dc:	2300      	movs	r3, #0
 80014de:	74bb      	strb	r3, [r7, #18]
	this->transmitReceiveData(tx_data, rx_data);
 80014e0:	f107 030c 	add.w	r3, r7, #12
 80014e4:	461a      	mov	r2, r3
 80014e6:	6939      	ldr	r1, [r7, #16]
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f000 fa0b 	bl	8001904 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	tx_data = { READ_ROM(0x01), 0, 0 };
 80014ee:	23c1      	movs	r3, #193	; 0xc1
 80014f0:	743b      	strb	r3, [r7, #16]
 80014f2:	2300      	movs	r3, #0
 80014f4:	747b      	strb	r3, [r7, #17]
 80014f6:	2300      	movs	r3, #0
 80014f8:	74bb      	strb	r3, [r7, #18]
	for (size_t i = 0; i < fuse_timeout; i++)
 80014fa:	2300      	movs	r3, #0
 80014fc:	617b      	str	r3, [r7, #20]
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	2b05      	cmp	r3, #5
 8001502:	d845      	bhi.n	8001590 <_ZN9SmartFuse5resetEv+0xc4>
		if(!IF_RESET_STATE(rx_data)) break;
 8001504:	f107 030c 	add.w	r3, r7, #12
 8001508:	2100      	movs	r1, #0
 800150a:	4618      	mov	r0, r3
 800150c:	f000 faa8 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8001510:	4603      	mov	r3, r0
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d113      	bne.n	8001540 <_ZN9SmartFuse5resetEv+0x74>
 8001518:	f107 030c 	add.w	r3, r7, #12
 800151c:	2101      	movs	r1, #1
 800151e:	4618      	mov	r0, r3
 8001520:	f000 fa9e 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8001524:	4603      	mov	r3, r0
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d109      	bne.n	8001540 <_ZN9SmartFuse5resetEv+0x74>
 800152c:	f107 030c 	add.w	r3, r7, #12
 8001530:	2102      	movs	r1, #2
 8001532:	4618      	mov	r0, r3
 8001534:	f000 fa94 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8001538:	4603      	mov	r3, r0
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d00d      	beq.n	800155c <_ZN9SmartFuse5resetEv+0x90>
 8001540:	f107 030c 	add.w	r3, r7, #12
 8001544:	2100      	movs	r1, #0
 8001546:	4618      	mov	r0, r3
 8001548:	f000 fa8a 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 800154c:	4603      	mov	r3, r0
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001554:	2b00      	cmp	r3, #0
 8001556:	d101      	bne.n	800155c <_ZN9SmartFuse5resetEv+0x90>
 8001558:	2301      	movs	r3, #1
 800155a:	e000      	b.n	800155e <_ZN9SmartFuse5resetEv+0x92>
 800155c:	2300      	movs	r3, #0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d115      	bne.n	800158e <_ZN9SmartFuse5resetEv+0xc2>
		else if(i == fuse_timeout - 1)
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	2b05      	cmp	r3, #5
 8001566:	d104      	bne.n	8001572 <_ZN9SmartFuse5resetEv+0xa6>
			this->state = SmartFuseState::NotResponding;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2208      	movs	r2, #8
 800156c:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 8001570:	e017      	b.n	80015a2 <_ZN9SmartFuse5resetEv+0xd6>
		this->transmitReceiveData(tx_data, rx_data);
 8001572:	f107 030c 	add.w	r3, r7, #12
 8001576:	461a      	mov	r2, r3
 8001578:	6939      	ldr	r1, [r7, #16]
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f000 f9c2 	bl	8001904 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
		HAL_Delay(1);
 8001580:	2001      	movs	r0, #1
 8001582:	f003 f8d9 	bl	8004738 <HAL_Delay>
	for (size_t i = 0; i < fuse_timeout; i++)
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	3301      	adds	r3, #1
 800158a:	617b      	str	r3, [r7, #20]
 800158c:	e7b7      	b.n	80014fe <_ZN9SmartFuse5resetEv+0x32>
		if(!IF_RESET_STATE(rx_data)) break;
 800158e:	bf00      	nop
	this->state = getGSB(rx_data);
 8001590:	68f9      	ldr	r1, [r7, #12]
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f7ff fad4 	bl	8000b40 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 8001598:	4603      	mov	r3, r0
 800159a:	461a      	mov	r2, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 80015a2:	3718      	adds	r7, #24
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}

080015a8 <_ZN9SmartFuse18setUpAllDutyCyclesEv>:
{
 80015a8:	b590      	push	{r4, r7, lr}
 80015aa:	b087      	sub	sp, #28
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
	for(size_t i = 0; i < 6; i++)
 80015b0:	2300      	movs	r3, #0
 80015b2:	617b      	str	r3, [r7, #20]
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	2b05      	cmp	r3, #5
 80015b8:	d83e      	bhi.n	8001638 <_ZN9SmartFuse18setUpAllDutyCyclesEv+0x90>
		tx_data[0] = WRITE_RAM(0x00 + i);
 80015ba:	f107 0310 	add.w	r3, r7, #16
 80015be:	2100      	movs	r1, #0
 80015c0:	4618      	mov	r0, r3
 80015c2:	f000 fa4d 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 80015c6:	4603      	mov	r3, r0
 80015c8:	697a      	ldr	r2, [r7, #20]
 80015ca:	b2d2      	uxtb	r2, r2
 80015cc:	701a      	strb	r2, [r3, #0]
		tx_data[1] = uint8_t(this->channels_settings.duty_cycle[i] >> 4);
 80015ce:	687a      	ldr	r2, [r7, #4]
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	332c      	adds	r3, #44	; 0x2c
 80015d4:	005b      	lsls	r3, r3, #1
 80015d6:	4413      	add	r3, r2
 80015d8:	88db      	ldrh	r3, [r3, #6]
 80015da:	091b      	lsrs	r3, r3, #4
 80015dc:	b29c      	uxth	r4, r3
 80015de:	f107 0310 	add.w	r3, r7, #16
 80015e2:	2101      	movs	r1, #1
 80015e4:	4618      	mov	r0, r3
 80015e6:	f000 fa3b 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 80015ea:	4603      	mov	r3, r0
 80015ec:	b2e2      	uxtb	r2, r4
 80015ee:	701a      	strb	r2, [r3, #0]
		tx_data[2] = uint8_t(this->channels_settings.duty_cycle[i] << 4) | this->toggle << 1;
 80015f0:	687a      	ldr	r2, [r7, #4]
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	332c      	adds	r3, #44	; 0x2c
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	4413      	add	r3, r2
 80015fa:	88db      	ldrh	r3, [r3, #6]
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	011b      	lsls	r3, r3, #4
 8001600:	b2db      	uxtb	r3, r3
 8001602:	b25a      	sxtb	r2, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	005b      	lsls	r3, r3, #1
 800160a:	b25b      	sxtb	r3, r3
 800160c:	4313      	orrs	r3, r2
 800160e:	b25c      	sxtb	r4, r3
 8001610:	f107 0310 	add.w	r3, r7, #16
 8001614:	2102      	movs	r1, #2
 8001616:	4618      	mov	r0, r3
 8001618:	f000 fa22 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 800161c:	4603      	mov	r3, r0
 800161e:	b2e2      	uxtb	r2, r4
 8001620:	701a      	strb	r2, [r3, #0]
		this->transmitReceiveData(tx_data, rx_data);
 8001622:	f107 030c 	add.w	r3, r7, #12
 8001626:	461a      	mov	r2, r3
 8001628:	6939      	ldr	r1, [r7, #16]
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f000 f96a 	bl	8001904 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	for(size_t i = 0; i < 6; i++)
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	3301      	adds	r3, #1
 8001634:	617b      	str	r3, [r7, #20]
 8001636:	e7bd      	b.n	80015b4 <_ZN9SmartFuse18setUpAllDutyCyclesEv+0xc>
	this->state = getGSB(rx_data);
 8001638:	68f9      	ldr	r1, [r7, #12]
 800163a:	6878      	ldr	r0, [r7, #4]
 800163c:	f7ff fa80 	bl	8000b40 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 8001640:	4603      	mov	r3, r0
 8001642:	461a      	mov	r2, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 800164a:	bf00      	nop
 800164c:	371c      	adds	r7, #28
 800164e:	46bd      	mov	sp, r7
 8001650:	bd90      	pop	{r4, r7, pc}
	...

08001654 <_ZN9SmartFuse21setUpAllSamplingModesEv>:
{
 8001654:	b590      	push	{r4, r7, lr}
 8001656:	b087      	sub	sp, #28
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
	std::array < uint8_t, 3 > tx_data = { 0, 0, 0 };
 800165c:	4a36      	ldr	r2, [pc, #216]	; (8001738 <_ZN9SmartFuse21setUpAllSamplingModesEv+0xe4>)
 800165e:	f107 0310 	add.w	r3, r7, #16
 8001662:	6812      	ldr	r2, [r2, #0]
 8001664:	4611      	mov	r1, r2
 8001666:	8019      	strh	r1, [r3, #0]
 8001668:	3302      	adds	r3, #2
 800166a:	0c12      	lsrs	r2, r2, #16
 800166c:	701a      	strb	r2, [r3, #0]
	for(size_t i = 0; i < number_of_channels_per_fuse; i++)
 800166e:	2300      	movs	r3, #0
 8001670:	617b      	str	r3, [r7, #20]
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	2b05      	cmp	r3, #5
 8001676:	d852      	bhi.n	800171e <_ZN9SmartFuse21setUpAllSamplingModesEv+0xca>
		tx_data[0] = WRITE_RAM(0x08 + i);
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	b2dc      	uxtb	r4, r3
 800167c:	f107 0310 	add.w	r3, r7, #16
 8001680:	2100      	movs	r1, #0
 8001682:	4618      	mov	r0, r3
 8001684:	f000 f9ec 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8001688:	4603      	mov	r3, r0
 800168a:	f104 0208 	add.w	r2, r4, #8
 800168e:	b2d2      	uxtb	r2, r2
 8001690:	701a      	strb	r2, [r3, #0]
		switch (this->channels_settings.sampling_mode[i])
 8001692:	687a      	ldr	r2, [r7, #4]
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	4413      	add	r3, r2
 8001698:	3358      	adds	r3, #88	; 0x58
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	2b03      	cmp	r3, #3
 800169e:	d833      	bhi.n	8001708 <_ZN9SmartFuse21setUpAllSamplingModesEv+0xb4>
 80016a0:	a201      	add	r2, pc, #4	; (adr r2, 80016a8 <_ZN9SmartFuse21setUpAllSamplingModesEv+0x54>)
 80016a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016a6:	bf00      	nop
 80016a8:	080016b9 	.word	0x080016b9
 80016ac:	080016cd 	.word	0x080016cd
 80016b0:	080016e1 	.word	0x080016e1
 80016b4:	080016f5 	.word	0x080016f5
			case SamplingMode::Stop: tx_data[2] = 0x00; break;
 80016b8:	f107 0310 	add.w	r3, r7, #16
 80016bc:	2102      	movs	r1, #2
 80016be:	4618      	mov	r0, r3
 80016c0:	f000 f9ce 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2200      	movs	r2, #0
 80016c8:	701a      	strb	r2, [r3, #0]
 80016ca:	e01d      	b.n	8001708 <_ZN9SmartFuse21setUpAllSamplingModesEv+0xb4>
			case SamplingMode::Start: tx_data[2] = 0x40; break;
 80016cc:	f107 0310 	add.w	r3, r7, #16
 80016d0:	2102      	movs	r1, #2
 80016d2:	4618      	mov	r0, r3
 80016d4:	f000 f9c4 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 80016d8:	4603      	mov	r3, r0
 80016da:	2240      	movs	r2, #64	; 0x40
 80016dc:	701a      	strb	r2, [r3, #0]
 80016de:	e013      	b.n	8001708 <_ZN9SmartFuse21setUpAllSamplingModesEv+0xb4>
			case SamplingMode::Continuous: tx_data[2] = 0x80; break;
 80016e0:	f107 0310 	add.w	r3, r7, #16
 80016e4:	2102      	movs	r1, #2
 80016e6:	4618      	mov	r0, r3
 80016e8:	f000 f9ba 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2280      	movs	r2, #128	; 0x80
 80016f0:	701a      	strb	r2, [r3, #0]
 80016f2:	e009      	b.n	8001708 <_ZN9SmartFuse21setUpAllSamplingModesEv+0xb4>
			case SamplingMode::Filtered: tx_data[2] = 0xc0; break;
 80016f4:	f107 0310 	add.w	r3, r7, #16
 80016f8:	2102      	movs	r1, #2
 80016fa:	4618      	mov	r0, r3
 80016fc:	f000 f9b0 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8001700:	4603      	mov	r3, r0
 8001702:	22c0      	movs	r2, #192	; 0xc0
 8001704:	701a      	strb	r2, [r3, #0]
 8001706:	bf00      	nop
		this->transmitReceiveData(tx_data, rx_data);
 8001708:	f107 030c 	add.w	r3, r7, #12
 800170c:	461a      	mov	r2, r3
 800170e:	6939      	ldr	r1, [r7, #16]
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f000 f8f7 	bl	8001904 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	for(size_t i = 0; i < number_of_channels_per_fuse; i++)
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	3301      	adds	r3, #1
 800171a:	617b      	str	r3, [r7, #20]
 800171c:	e7a9      	b.n	8001672 <_ZN9SmartFuse21setUpAllSamplingModesEv+0x1e>
	this->state = getGSB(rx_data);
 800171e:	68f9      	ldr	r1, [r7, #12]
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f7ff fa0d 	bl	8000b40 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 8001726:	4603      	mov	r3, r0
 8001728:	461a      	mov	r2, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 8001730:	bf00      	nop
 8001732:	371c      	adds	r7, #28
 8001734:	46bd      	mov	sp, r7
 8001736:	bd90      	pop	{r4, r7, pc}
 8001738:	08009548 	.word	0x08009548

0800173c <_ZN9SmartFuse22setUpAllLatchOffTimersEv>:
{
 800173c:	b590      	push	{r4, r7, lr}
 800173e:	b085      	sub	sp, #20
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
	std::array < uint8_t, 3 > tx_data { 0, 0, 0 };
 8001744:	4a40      	ldr	r2, [pc, #256]	; (8001848 <_ZN9SmartFuse22setUpAllLatchOffTimersEv+0x10c>)
 8001746:	f107 030c 	add.w	r3, r7, #12
 800174a:	6812      	ldr	r2, [r2, #0]
 800174c:	4611      	mov	r1, r2
 800174e:	8019      	strh	r1, [r3, #0]
 8001750:	3302      	adds	r3, #2
 8001752:	0c12      	lsrs	r2, r2, #16
 8001754:	701a      	strb	r2, [r3, #0]
	std::array < uint8_t, 3 > rx_data { 0, 0, 0 };
 8001756:	4a3c      	ldr	r2, [pc, #240]	; (8001848 <_ZN9SmartFuse22setUpAllLatchOffTimersEv+0x10c>)
 8001758:	f107 0308 	add.w	r3, r7, #8
 800175c:	6812      	ldr	r2, [r2, #0]
 800175e:	4611      	mov	r1, r2
 8001760:	8019      	strh	r1, [r3, #0]
 8001762:	3302      	adds	r3, #2
 8001764:	0c12      	lsrs	r2, r2, #16
 8001766:	701a      	strb	r2, [r3, #0]
	tx_data[1] = this->channels_settings.latch_off_time_out[2] << 4 |
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800176e:	011b      	lsls	r3, r3, #4
 8001770:	b25a      	sxtb	r2, r3
		   this->channels_settings.latch_off_time_out[1];
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8001778:	b25b      	sxtb	r3, r3
	tx_data[1] = this->channels_settings.latch_off_time_out[2] << 4 |
 800177a:	4313      	orrs	r3, r2
 800177c:	b25c      	sxtb	r4, r3
 800177e:	f107 030c 	add.w	r3, r7, #12
 8001782:	2101      	movs	r1, #1
 8001784:	4618      	mov	r0, r3
 8001786:	f000 f96b 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 800178a:	4603      	mov	r3, r0
 800178c:	b2e2      	uxtb	r2, r4
 800178e:	701a      	strb	r2, [r3, #0]
	tx_data[2] = this->channels_settings.latch_off_time_out[1] << 4;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f893 4053 	ldrb.w	r4, [r3, #83]	; 0x53
 8001796:	f107 030c 	add.w	r3, r7, #12
 800179a:	2102      	movs	r1, #2
 800179c:	4618      	mov	r0, r3
 800179e:	f000 f95f 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 80017a2:	4603      	mov	r3, r0
 80017a4:	0122      	lsls	r2, r4, #4
 80017a6:	b2d2      	uxtb	r2, r2
 80017a8:	701a      	strb	r2, [r3, #0]
	tx_data[0] = WRITE_RAM(0x10);
 80017aa:	f107 030c 	add.w	r3, r7, #12
 80017ae:	2100      	movs	r1, #0
 80017b0:	4618      	mov	r0, r3
 80017b2:	f000 f955 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2210      	movs	r2, #16
 80017ba:	701a      	strb	r2, [r3, #0]
	this->transmitReceiveData(tx_data, rx_data);
 80017bc:	f107 0308 	add.w	r3, r7, #8
 80017c0:	461a      	mov	r2, r3
 80017c2:	68f9      	ldr	r1, [r7, #12]
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f000 f89d 	bl	8001904 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	tx_data[1] = this->channels_settings.latch_off_time_out[5] << 4 |
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	f893 3057 	ldrb.w	r3, [r3, #87]	; 0x57
 80017d0:	011b      	lsls	r3, r3, #4
 80017d2:	b25a      	sxtb	r2, r3
	       this->channels_settings.latch_off_time_out[4];
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80017da:	b25b      	sxtb	r3, r3
	tx_data[1] = this->channels_settings.latch_off_time_out[5] << 4 |
 80017dc:	4313      	orrs	r3, r2
 80017de:	b25c      	sxtb	r4, r3
 80017e0:	f107 030c 	add.w	r3, r7, #12
 80017e4:	2101      	movs	r1, #1
 80017e6:	4618      	mov	r0, r3
 80017e8:	f000 f93a 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 80017ec:	4603      	mov	r3, r0
 80017ee:	b2e2      	uxtb	r2, r4
 80017f0:	701a      	strb	r2, [r3, #0]
	tx_data[2] = this->channels_settings.latch_off_time_out[3] << 4;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	f893 4055 	ldrb.w	r4, [r3, #85]	; 0x55
 80017f8:	f107 030c 	add.w	r3, r7, #12
 80017fc:	2102      	movs	r1, #2
 80017fe:	4618      	mov	r0, r3
 8001800:	f000 f92e 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8001804:	4603      	mov	r3, r0
 8001806:	0122      	lsls	r2, r4, #4
 8001808:	b2d2      	uxtb	r2, r2
 800180a:	701a      	strb	r2, [r3, #0]
	tx_data[0] = WRITE_RAM(0x11);
 800180c:	f107 030c 	add.w	r3, r7, #12
 8001810:	2100      	movs	r1, #0
 8001812:	4618      	mov	r0, r3
 8001814:	f000 f924 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8001818:	4603      	mov	r3, r0
 800181a:	2211      	movs	r2, #17
 800181c:	701a      	strb	r2, [r3, #0]
	this->transmitReceiveData(tx_data, rx_data);
 800181e:	f107 0308 	add.w	r3, r7, #8
 8001822:	461a      	mov	r2, r3
 8001824:	68f9      	ldr	r1, [r7, #12]
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f000 f86c 	bl	8001904 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	this->state = getGSB(rx_data);
 800182c:	68b9      	ldr	r1, [r7, #8]
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f7ff f986 	bl	8000b40 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 8001834:	4603      	mov	r3, r0
 8001836:	461a      	mov	r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 800183e:	bf00      	nop
 8001840:	3714      	adds	r7, #20
 8001842:	46bd      	mov	sp, r7
 8001844:	bd90      	pop	{r4, r7, pc}
 8001846:	bf00      	nop
 8001848:	08009548 	.word	0x08009548

0800184c <_ZN9SmartFuse22setUpAllChannelsStatesEv>:
{
 800184c:	b590      	push	{r4, r7, lr}
 800184e:	b087      	sub	sp, #28
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
	tx_data[0] = WRITE_RAM(0x13);
 8001854:	f107 0310 	add.w	r3, r7, #16
 8001858:	2100      	movs	r1, #0
 800185a:	4618      	mov	r0, r3
 800185c:	f000 f900 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8001860:	4603      	mov	r3, r0
 8001862:	2213      	movs	r2, #19
 8001864:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x00;
 8001866:	f107 0310 	add.w	r3, r7, #16
 800186a:	2101      	movs	r1, #1
 800186c:	4618      	mov	r0, r3
 800186e:	f000 f8f7 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 8001872:	4603      	mov	r3, r0
 8001874:	2200      	movs	r2, #0
 8001876:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < number_of_channels_per_fuse; i++) tx_data[1] |= this->channels[i].active << i;
 8001878:	2300      	movs	r3, #0
 800187a:	617b      	str	r3, [r7, #20]
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	2b05      	cmp	r3, #5
 8001880:	d81e      	bhi.n	80018c0 <_ZN9SmartFuse22setUpAllChannelsStatesEv+0x74>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	3308      	adds	r3, #8
 8001886:	697a      	ldr	r2, [r7, #20]
 8001888:	4611      	mov	r1, r2
 800188a:	4618      	mov	r0, r3
 800188c:	f000 f939 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 8001890:	4603      	mov	r3, r0
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	461a      	mov	r2, r3
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	fa02 f403 	lsl.w	r4, r2, r3
 800189c:	f107 0310 	add.w	r3, r7, #16
 80018a0:	2101      	movs	r1, #1
 80018a2:	4618      	mov	r0, r3
 80018a4:	f000 f8dc 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 80018a8:	4603      	mov	r3, r0
 80018aa:	781a      	ldrb	r2, [r3, #0]
 80018ac:	b251      	sxtb	r1, r2
 80018ae:	b262      	sxtb	r2, r4
 80018b0:	430a      	orrs	r2, r1
 80018b2:	b252      	sxtb	r2, r2
 80018b4:	b2d2      	uxtb	r2, r2
 80018b6:	701a      	strb	r2, [r3, #0]
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	3301      	adds	r3, #1
 80018bc:	617b      	str	r3, [r7, #20]
 80018be:	e7dd      	b.n	800187c <_ZN9SmartFuse22setUpAllChannelsStatesEv+0x30>
	tx_data[2] = this->toggle << 1;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	461c      	mov	r4, r3
 80018c6:	f107 0310 	add.w	r3, r7, #16
 80018ca:	2102      	movs	r1, #2
 80018cc:	4618      	mov	r0, r3
 80018ce:	f000 f8c7 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 80018d2:	4603      	mov	r3, r0
 80018d4:	0062      	lsls	r2, r4, #1
 80018d6:	b2d2      	uxtb	r2, r2
 80018d8:	701a      	strb	r2, [r3, #0]
	this->transmitReceiveData(tx_data, rx_data);
 80018da:	f107 030c 	add.w	r3, r7, #12
 80018de:	461a      	mov	r2, r3
 80018e0:	6939      	ldr	r1, [r7, #16]
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f000 f80e 	bl	8001904 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	this->state = getGSB(rx_data);
 80018e8:	68f9      	ldr	r1, [r7, #12]
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	f7ff f928 	bl	8000b40 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 80018f0:	4603      	mov	r3, r0
 80018f2:	461a      	mov	r2, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 80018fa:	bf00      	nop
 80018fc:	371c      	adds	r7, #28
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd90      	pop	{r4, r7, pc}
	...

08001904 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>:
{
 8001904:	b590      	push	{r4, r7, lr}
 8001906:	b087      	sub	sp, #28
 8001908:	af00      	add	r7, sp, #0
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	60b9      	str	r1, [r7, #8]
 800190e:	607a      	str	r2, [r7, #4]
	if (((&hspi1)->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE) __HAL_SPI_ENABLE(&hspi1);
 8001910:	4b35      	ldr	r3, [pc, #212]	; (80019e8 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xe4>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800191a:	2b40      	cmp	r3, #64	; 0x40
 800191c:	bf14      	ite	ne
 800191e:	2301      	movne	r3, #1
 8001920:	2300      	moveq	r3, #0
 8001922:	b2db      	uxtb	r3, r3
 8001924:	2b00      	cmp	r3, #0
 8001926:	d007      	beq.n	8001938 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x34>
 8001928:	4b2f      	ldr	r3, [pc, #188]	; (80019e8 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xe4>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	4b2e      	ldr	r3, [pc, #184]	; (80019e8 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xe4>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001936:	601a      	str	r2, [r3, #0]
	calculateParityBit(tx_data);
 8001938:	f107 0308 	add.w	r3, r7, #8
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff f8d2 	bl	8000ae6 <_ZL18calculateParityBitRSt5arrayIhLj3EE>
	this->slaveSelect();
 8001942:	68f8      	ldr	r0, [r7, #12]
 8001944:	f7ff fa30 	bl	8000da8 <_ZN9SmartFuse11slaveSelectEv>
	for (uint8_t tx = 0, rx = 0; tx < 3 || rx < 3;)
 8001948:	2300      	movs	r3, #0
 800194a:	75fb      	strb	r3, [r7, #23]
 800194c:	2300      	movs	r3, #0
 800194e:	75bb      	strb	r3, [r7, #22]
 8001950:	7dfb      	ldrb	r3, [r7, #23]
 8001952:	2b02      	cmp	r3, #2
 8001954:	d902      	bls.n	800195c <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x58>
 8001956:	7dbb      	ldrb	r3, [r7, #22]
 8001958:	2b02      	cmp	r3, #2
 800195a:	d83e      	bhi.n	80019da <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xd6>
		if (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) && rx < 3)
 800195c:	4b22      	ldr	r3, [pc, #136]	; (80019e8 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xe4>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	f003 0301 	and.w	r3, r3, #1
 8001966:	2b01      	cmp	r3, #1
 8001968:	d104      	bne.n	8001974 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x70>
 800196a:	7dbb      	ldrb	r3, [r7, #22]
 800196c:	2b02      	cmp	r3, #2
 800196e:	d801      	bhi.n	8001974 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x70>
 8001970:	2301      	movs	r3, #1
 8001972:	e000      	b.n	8001976 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x72>
 8001974:	2300      	movs	r3, #0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d00f      	beq.n	800199a <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x96>
			(*(uint8_t*) &rx_data[rx]) = *(__IO uint8_t *) &(&hspi1)->Instance->DR;
 800197a:	4b1b      	ldr	r3, [pc, #108]	; (80019e8 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xe4>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f103 040c 	add.w	r4, r3, #12
 8001982:	7dbb      	ldrb	r3, [r7, #22]
 8001984:	4619      	mov	r1, r3
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f000 f86a 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 800198c:	4603      	mov	r3, r0
 800198e:	7822      	ldrb	r2, [r4, #0]
 8001990:	b2d2      	uxtb	r2, r2
 8001992:	701a      	strb	r2, [r3, #0]
			rx++;
 8001994:	7dbb      	ldrb	r3, [r7, #22]
 8001996:	3301      	adds	r3, #1
 8001998:	75bb      	strb	r3, [r7, #22]
		if (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_TXE) && tx < 3)
 800199a:	4b13      	ldr	r3, [pc, #76]	; (80019e8 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xe4>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	f003 0302 	and.w	r3, r3, #2
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d104      	bne.n	80019b2 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xae>
 80019a8:	7dfb      	ldrb	r3, [r7, #23]
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	d801      	bhi.n	80019b2 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xae>
 80019ae:	2301      	movs	r3, #1
 80019b0:	e000      	b.n	80019b4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xb0>
 80019b2:	2300      	movs	r3, #0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d0cb      	beq.n	8001950 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x4c>
			*(__IO uint8_t *) &(&hspi1)->Instance->DR = tx_data[tx];
 80019b8:	7dfa      	ldrb	r2, [r7, #23]
 80019ba:	f107 0308 	add.w	r3, r7, #8
 80019be:	4611      	mov	r1, r2
 80019c0:	4618      	mov	r0, r3
 80019c2:	f000 f84d 	bl	8001a60 <_ZNSt5arrayIhLj3EEixEj>
 80019c6:	4602      	mov	r2, r0
 80019c8:	4b07      	ldr	r3, [pc, #28]	; (80019e8 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xe4>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	330c      	adds	r3, #12
 80019ce:	7812      	ldrb	r2, [r2, #0]
 80019d0:	701a      	strb	r2, [r3, #0]
			tx++;
 80019d2:	7dfb      	ldrb	r3, [r7, #23]
 80019d4:	3301      	adds	r3, #1
 80019d6:	75fb      	strb	r3, [r7, #23]
	for (uint8_t tx = 0, rx = 0; tx < 3 || rx < 3;)
 80019d8:	e7ba      	b.n	8001950 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x4c>
	this->slaveDeselect();
 80019da:	68f8      	ldr	r0, [r7, #12]
 80019dc:	f7ff f9f5 	bl	8000dca <_ZN9SmartFuse13slaveDeselectEv>
}
 80019e0:	bf00      	nop
 80019e2:	371c      	adds	r7, #28
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd90      	pop	{r4, r7, pc}
 80019e8:	200006d8 	.word	0x200006d8

080019ec <_ZN9SmartFuse17getChannelCurrentE7Channel>:
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	460b      	mov	r3, r1
 80019f6:	70fb      	strb	r3, [r7, #3]
	return this->channels[size_t(channel)].current;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	3308      	adds	r3, #8
 80019fc:	78fa      	ldrb	r2, [r7, #3]
 80019fe:	4611      	mov	r1, r2
 8001a00:	4618      	mov	r0, r3
 8001a02:	f000 f87e 	bl	8001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>
 8001a06:	4603      	mov	r3, r0
 8001a08:	885b      	ldrh	r3, [r3, #2]
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}

08001a12 <_ZN3etl10count_bitsIhEENS_9enable_ifIXaaaasrNS_11is_integralIT_EE5valuesrNS_11is_unsignedIS3_EE5valueeqsrNS_15integral_limitsIS3_EE4bitsLj8EEhE4typeES3_>:
  ///\ingroup binary
  //***************************************************************************
  template <typename T>
  ETL_CONSTEXPR14
    typename etl::enable_if<etl::is_integral<T>::value && etl::is_unsigned<T>::value && (etl::integral_limits<T>::bits == 8U), uint_least8_t>::type
    count_bits(T value)
 8001a12:	b480      	push	{r7}
 8001a14:	b085      	sub	sp, #20
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	4603      	mov	r3, r0
 8001a1a:	71fb      	strb	r3, [r7, #7]
  {
#if ETL_CPP23_SUPPORTED && ETL_USING_STL
    return std::popcount(value);
#else
    uint32_t count = 0U;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	60fb      	str	r3, [r7, #12]

    count = value - ((value >> 1U) & 0x55U);
 8001a20:	79fa      	ldrb	r2, [r7, #7]
 8001a22:	79fb      	ldrb	r3, [r7, #7]
 8001a24:	085b      	lsrs	r3, r3, #1
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	60fb      	str	r3, [r7, #12]
    count = ((count >> 2U) & 0x33U) + (count & 0x33U);
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	089b      	lsrs	r3, r3, #2
 8001a34:	f003 0233 	and.w	r2, r3, #51	; 0x33
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	f003 0333 	and.w	r3, r3, #51	; 0x33
 8001a3e:	4413      	add	r3, r2
 8001a40:	60fb      	str	r3, [r7, #12]
    count = ((count >> 4U) + count) & 0x0FU;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	091a      	lsrs	r2, r3, #4
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	4413      	add	r3, r2
 8001a4a:	f003 030f 	and.w	r3, r3, #15
 8001a4e:	60fb      	str	r3, [r7, #12]

    return uint_least8_t(count);
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	b2db      	uxtb	r3, r3
#endif
  }
 8001a54:	4618      	mov	r0, r3
 8001a56:	3714      	adds	r7, #20
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr

08001a60 <_ZNSt5arrayIhLj3EEixEj>:
      _GLIBCXX_NODISCARD constexpr bool
      empty() const noexcept { return size() == 0; }

      // Element access.
      _GLIBCXX17_CONSTEXPR reference
      operator[](size_type __n) noexcept
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6839      	ldr	r1, [r7, #0]
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f000 f902 	bl	8001c78 <_ZNSt14__array_traitsIhLj3EE6_S_refERA3_Khj>
 8001a74:	4603      	mov	r3, r0
 8001a76:	4618      	mov	r0, r3
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <_ZN3etl6bitsetILj8EEC1Ey>:
    }

    //*************************************************************************
    /// Construct from a value.
    //*************************************************************************
    bitset(unsigned long long value)
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b084      	sub	sp, #16
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	60f8      	str	r0, [r7, #12]
 8001a86:	e9c7 2300 	strd	r2, r3, [r7]
      : etl::ibitset(MAXN, ARRAY_SIZE, data)
 8001a8a:	68f8      	ldr	r0, [r7, #12]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	3310      	adds	r3, #16
 8001a90:	2201      	movs	r2, #1
 8001a92:	2108      	movs	r1, #8
 8001a94:	f7fe ff5d 	bl	8000952 <_ZN3etl7ibitsetC1EjjPh>
    {
      initialise(value);
 8001a98:	68f9      	ldr	r1, [r7, #12]
 8001a9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001a9e:	4608      	mov	r0, r1
 8001aa0:	f7fe ff15 	bl	80008ce <_ZN3etl7ibitset10initialiseEy>
    }
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3710      	adds	r7, #16
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}

08001aae <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EE5beginEv>:
      begin() noexcept
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b082      	sub	sp, #8
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f000 f8ec 	bl	8001c94 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EE4dataEv>
 8001abc:	4603      	mov	r3, r0
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EE3endEv>:
      end() noexcept
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b082      	sub	sp, #8
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f000 f8e0 	bl	8001c94 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EE4dataEv>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	333c      	adds	r3, #60	; 0x3c
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3708      	adds	r7, #8
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <_ZNSt4pairIttEC1IttLb1EEEv>:
                typename enable_if<__and_<
                                     __is_implicitly_default_constructible<_U1>,
                                     __is_implicitly_default_constructible<_U2>>
                                   ::value, bool>::type = true>
#endif
      _GLIBCXX_CONSTEXPR pair()
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
      : first(), second() { }
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2200      	movs	r2, #0
 8001aec:	801a      	strh	r2, [r3, #0]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2200      	movs	r2, #0
 8001af2:	805a      	strh	r2, [r3, #2]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	4618      	mov	r0, r3
 8001af8:	370c      	adds	r7, #12
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr

08001b02 <_ZNSt5arrayIN9SmartFuse11ChannelDataELj6EEixEj>:
      operator[](size_type __n) noexcept
 8001b02:	b580      	push	{r7, lr}
 8001b04:	b082      	sub	sp, #8
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]
 8001b0a:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6839      	ldr	r1, [r7, #0]
 8001b10:	4618      	mov	r0, r3
 8001b12:	f000 f8cc 	bl	8001cae <_ZNSt14__array_traitsIN9SmartFuse11ChannelDataELj6EE6_S_refERA6_KS1_j>
 8001b16:	4603      	mov	r3, r0
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3708      	adds	r7, #8
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <_ZNSt4pairIttEaSERKS0_>:
      template<typename... _Args1, typename... _Args2>
	_GLIBCXX20_CONSTEXPR
        pair(piecewise_construct_t, tuple<_Args1...>, tuple<_Args2...>);

      _GLIBCXX20_CONSTEXPR pair&
      operator=(typename conditional<
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
		__and_<is_copy_assignable<_T1>,
		       is_copy_assignable<_T2>>::value,
		const pair&, const __nonesuch&>::type __p)
      {
	first = __p.first;
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	881a      	ldrh	r2, [r3, #0]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	801a      	strh	r2, [r3, #0]
	second = __p.second;
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	885a      	ldrh	r2, [r3, #2]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	805a      	strh	r2, [r3, #2]
	return *this;
 8001b3a:	687b      	ldr	r3, [r7, #4]
      }
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	370c      	adds	r7, #12
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <_ZNSt5arrayIbLj6EEixEj>:
      operator[](size_type __n) noexcept
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6839      	ldr	r1, [r7, #0]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f000 f8bb 	bl	8001cd2 <_ZNSt14__array_traitsIbLj6EE6_S_refERA6_Kbj>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3708      	adds	r7, #8
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}

08001b66 <_ZN3etl7ivectorI9SmartFuseE12emplace_backIJRKPK12GPIO_TypeDefRKmRKPK19__SPI_HandleTypeDefRK16ChannelsSettingsEEEvDpOT_>:
    /// Constructs a value at the end of the vector.
    /// If asserts or exceptions are enabled, emits vector_full if the vector is already full.
    ///\param value The value to add.
    //*********************************************************************
    template <typename ... Args>
    void emplace_back(Args && ... args)
 8001b66:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b68:	b089      	sub	sp, #36	; 0x24
 8001b6a:	af02      	add	r7, sp, #8
 8001b6c:	6178      	str	r0, [r7, #20]
 8001b6e:	6139      	str	r1, [r7, #16]
 8001b70:	60fa      	str	r2, [r7, #12]
 8001b72:	60bb      	str	r3, [r7, #8]
    {
#if defined(ETL_CHECK_PUSH_POP)
      ETL_ASSERT(size() != CAPACITY, ETL_ERROR(vector_full));
#endif
      ::new (p_end) T(etl::forward<Args>(args)...);
 8001b74:	6938      	ldr	r0, [r7, #16]
 8001b76:	f000 f8ba 	bl	8001cee <_ZN3etl7forwardIRKPK12GPIO_TypeDefEEOT_RNS_16remove_referenceIS6_E4typeE>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	681c      	ldr	r4, [r3, #0]
 8001b7e:	68f8      	ldr	r0, [r7, #12]
 8001b80:	f000 f8c0 	bl	8001d04 <_ZN3etl7forwardIRKmEEOT_RNS_16remove_referenceIS3_E4typeE>
 8001b84:	4603      	mov	r3, r0
 8001b86:	681d      	ldr	r5, [r3, #0]
 8001b88:	68b8      	ldr	r0, [r7, #8]
 8001b8a:	f000 f8c6 	bl	8001d1a <_ZN3etl7forwardIRKPK19__SPI_HandleTypeDefEEOT_RNS_16remove_referenceIS6_E4typeE>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	681e      	ldr	r6, [r3, #0]
 8001b92:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001b94:	f000 f8cc 	bl	8001d30 <_ZN3etl7forwardIRK16ChannelsSettingsEEOT_RNS_16remove_referenceIS4_E4typeE>
 8001b98:	6078      	str	r0, [r7, #4]
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	2090      	movs	r0, #144	; 0x90
 8001ba2:	f7fe fd1f 	bl	80005e4 <_ZnwjPv>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	9300      	str	r3, [sp, #0]
 8001baa:	4633      	mov	r3, r6
 8001bac:	462a      	mov	r2, r5
 8001bae:	4621      	mov	r1, r4
 8001bb0:	f7ff f891 	bl	8000cd6 <_ZN9SmartFuseC1EPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefRK16ChannelsSettings>
      ++p_end;
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	f103 0290 	add.w	r2, r3, #144	; 0x90
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	609a      	str	r2, [r3, #8]
      ETL_INCREMENT_DEBUG_COUNT
    }
 8001bc0:	bf00      	nop
 8001bc2:	371c      	adds	r7, #28
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001bc8 <_ZN3etl7ivectorI9SmartFuseE5beginEv>:
    iterator begin()
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
      return p_buffer;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685b      	ldr	r3, [r3, #4]
    }
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	370c      	adds	r7, #12
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr

08001be0 <_ZN3etl7ivectorI9SmartFuseE3endEv>:
    iterator end()
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
      return p_end;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	689b      	ldr	r3, [r3, #8]
    }
 8001bec:	4618      	mov	r0, r3
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr

08001bf8 <_ZNSt5arrayI14SmartFuseStateLj4EEixEj>:
      operator[](size_type __n) noexcept
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
 8001c00:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6839      	ldr	r1, [r7, #0]
 8001c06:	4618      	mov	r0, r3
 8001c08:	f000 f89d 	bl	8001d46 <_ZNSt14__array_traitsI14SmartFuseStateLj4EE6_S_refERA4_KS0_j>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}

08001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>:
    reference operator [](size_t i)
 8001c16:	b480      	push	{r7}
 8001c18:	b083      	sub	sp, #12
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	6078      	str	r0, [r7, #4]
 8001c1e:	6039      	str	r1, [r7, #0]
      return p_buffer[i];
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6859      	ldr	r1, [r3, #4]
 8001c24:	683a      	ldr	r2, [r7, #0]
 8001c26:	4613      	mov	r3, r2
 8001c28:	00db      	lsls	r3, r3, #3
 8001c2a:	4413      	add	r3, r2
 8001c2c:	011b      	lsls	r3, r3, #4
 8001c2e:	440b      	add	r3, r1
    }
 8001c30:	4618      	mov	r0, r3
 8001c32:	370c      	adds	r7, #12
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr

08001c3c <_ZNSt5arrayIS_I12ChannelStateLj6EELj4EEixEj>:
      operator[](size_type __n) noexcept
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6839      	ldr	r1, [r7, #0]
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f000 f889 	bl	8001d62 <_ZNSt14__array_traitsISt5arrayI12ChannelStateLj6EELj4EE6_S_refERA4_KS2_j>
 8001c50:	4603      	mov	r3, r0
 8001c52:	4618      	mov	r0, r3
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <_ZNSt5arrayIS_ItLj6EELj4EEixEj>:
      operator[](size_type __n) noexcept
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b082      	sub	sp, #8
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	6078      	str	r0, [r7, #4]
 8001c62:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6839      	ldr	r1, [r7, #0]
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f000 f88c 	bl	8001d86 <_ZNSt14__array_traitsISt5arrayItLj6EELj4EE6_S_refERA4_KS1_j>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	4618      	mov	r0, r3
 8001c72:	3708      	adds	r7, #8
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}

08001c78 <_ZNSt14__array_traitsIhLj3EE6_S_refERA3_Khj>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8001c82:	687a      	ldr	r2, [r7, #4]
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	4413      	add	r3, r2
 8001c88:	4618      	mov	r0, r3
 8001c8a:	370c      	adds	r7, #12
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr

08001c94 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EE4dataEv>:
	return _Nm ? _AT_Type::_S_ref(_M_elems, _Nm - 1)
 	           : _AT_Type::_S_ref(_M_elems, 0);
      }

      _GLIBCXX17_CONSTEXPR pointer
      data() noexcept
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f000 f883 	bl	8001daa <_ZNSt14__array_traitsIN3etl6bitsetILj8EEELj3EE6_S_ptrERA3_KS2_>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <_ZNSt14__array_traitsIN9SmartFuse11ChannelDataELj6EE6_S_refERA6_KS1_j>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8001cae:	b480      	push	{r7}
 8001cb0:	b083      	sub	sp, #12
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]
 8001cb6:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8001cb8:	683a      	ldr	r2, [r7, #0]
 8001cba:	4613      	mov	r3, r2
 8001cbc:	009b      	lsls	r3, r3, #2
 8001cbe:	4413      	add	r3, r2
 8001cc0:	005b      	lsls	r3, r3, #1
 8001cc2:	687a      	ldr	r2, [r7, #4]
 8001cc4:	4413      	add	r3, r2
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr

08001cd2 <_ZNSt14__array_traitsIbLj6EE6_S_refERA6_Kbj>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8001cd2:	b480      	push	{r7}
 8001cd4:	b083      	sub	sp, #12
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	6078      	str	r0, [r7, #4]
 8001cda:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	4413      	add	r3, r2
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	370c      	adds	r7, #12
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr

08001cee <_ZN3etl7forwardIRKPK12GPIO_TypeDefEEOT_RNS_16remove_referenceIS6_E4typeE>:
    return static_cast<typename etl::remove_reference<T>::type&&>(t);
  }

  //******************************************************************************
  template <typename T>
  constexpr T&& forward(typename etl::remove_reference<T>::type& t) ETL_NOEXCEPT
 8001cee:	b480      	push	{r7}
 8001cf0:	b083      	sub	sp, #12
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
  {
    return static_cast<T&&>(t);
 8001cf6:	687b      	ldr	r3, [r7, #4]
  }
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	370c      	adds	r7, #12
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr

08001d04 <_ZN3etl7forwardIRKmEEOT_RNS_16remove_referenceIS3_E4typeE>:
  constexpr T&& forward(typename etl::remove_reference<T>::type& t) ETL_NOEXCEPT
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
    return static_cast<T&&>(t);
 8001d0c:	687b      	ldr	r3, [r7, #4]
  }
 8001d0e:	4618      	mov	r0, r3
 8001d10:	370c      	adds	r7, #12
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr

08001d1a <_ZN3etl7forwardIRKPK19__SPI_HandleTypeDefEEOT_RNS_16remove_referenceIS6_E4typeE>:
  constexpr T&& forward(typename etl::remove_reference<T>::type& t) ETL_NOEXCEPT
 8001d1a:	b480      	push	{r7}
 8001d1c:	b083      	sub	sp, #12
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	6078      	str	r0, [r7, #4]
    return static_cast<T&&>(t);
 8001d22:	687b      	ldr	r3, [r7, #4]
  }
 8001d24:	4618      	mov	r0, r3
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <_ZN3etl7forwardIRK16ChannelsSettingsEEOT_RNS_16remove_referenceIS4_E4typeE>:
  constexpr T&& forward(typename etl::remove_reference<T>::type& t) ETL_NOEXCEPT
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
    return static_cast<T&&>(t);
 8001d38:	687b      	ldr	r3, [r7, #4]
  }
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	370c      	adds	r7, #12
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr

08001d46 <_ZNSt14__array_traitsI14SmartFuseStateLj4EE6_S_refERA4_KS0_j>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8001d46:	b480      	push	{r7}
 8001d48:	b083      	sub	sp, #12
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	6078      	str	r0, [r7, #4]
 8001d4e:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8001d50:	687a      	ldr	r2, [r7, #4]
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	4413      	add	r3, r2
 8001d56:	4618      	mov	r0, r3
 8001d58:	370c      	adds	r7, #12
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr

08001d62 <_ZNSt14__array_traitsISt5arrayI12ChannelStateLj6EELj4EE6_S_refERA4_KS2_j>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8001d62:	b480      	push	{r7}
 8001d64:	b083      	sub	sp, #12
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	6078      	str	r0, [r7, #4]
 8001d6a:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8001d6c:	683a      	ldr	r2, [r7, #0]
 8001d6e:	4613      	mov	r3, r2
 8001d70:	005b      	lsls	r3, r3, #1
 8001d72:	4413      	add	r3, r2
 8001d74:	005b      	lsls	r3, r3, #1
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	4413      	add	r3, r2
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	370c      	adds	r7, #12
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr

08001d86 <_ZNSt14__array_traitsISt5arrayItLj6EELj4EE6_S_refERA4_KS1_j>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8001d86:	b480      	push	{r7}
 8001d88:	b083      	sub	sp, #12
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
 8001d8e:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8001d90:	683a      	ldr	r2, [r7, #0]
 8001d92:	4613      	mov	r3, r2
 8001d94:	005b      	lsls	r3, r3, #1
 8001d96:	4413      	add	r3, r2
 8001d98:	009b      	lsls	r3, r3, #2
 8001d9a:	687a      	ldr	r2, [r7, #4]
 8001d9c:	4413      	add	r3, r2
 8001d9e:	4618      	mov	r0, r3
 8001da0:	370c      	adds	r7, #12
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr

08001daa <_ZNSt14__array_traitsIN3etl6bitsetILj8EEELj3EE6_S_ptrERA3_KS2_>:
      _S_ptr(const _Type& __t) noexcept
 8001daa:	b480      	push	{r7}
 8001dac:	b083      	sub	sp, #12
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	4618      	mov	r0, r3
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <_ZN11GpioElementD1Ev>:
{
	public:
		GpioElement(const GPIO_TypeDef * const port, const uint32_t pin, const bool is_inverted);

		//virtual void handle();
		virtual ~GpioElement() { };
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	4a04      	ldr	r2, [pc, #16]	; (8001ddc <_ZN11GpioElementD1Ev+0x1c>)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	601a      	str	r2, [r3, #0]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	370c      	adds	r7, #12
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr
 8001ddc:	080096bc 	.word	0x080096bc

08001de0 <_ZN11GpioElementD0Ev>:
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f7ff ffe9 	bl	8001dc0 <_ZN11GpioElementD1Ev>
 8001dee:	2110      	movs	r1, #16
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f006 fb5a 	bl	80084aa <_ZdlPvj>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3708      	adds	r7, #8
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <_ZN11GpioElementC1EPK12GPIO_TypeDefmb>:
 *      Author: Piotr Lesicki
 */

#include "gpio elements.hpp"

GpioElement::GpioElement(const GPIO_TypeDef * const port, const uint32_t pin, const bool is_inverted) :
 8001e00:	b480      	push	{r7}
 8001e02:	b085      	sub	sp, #20
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	60f8      	str	r0, [r7, #12]
 8001e08:	60b9      	str	r1, [r7, #8]
 8001e0a:	607a      	str	r2, [r7, #4]
 8001e0c:	70fb      	strb	r3, [r7, #3]
						 port(port), pin(pin), is_inverted(is_inverted) { }
 8001e0e:	4a09      	ldr	r2, [pc, #36]	; (8001e34 <_ZN11GpioElementC1EPK12GPIO_TypeDefmb+0x34>)
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	78fa      	ldrb	r2, [r7, #3]
 8001e18:	715a      	strb	r2, [r3, #5]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	687a      	ldr	r2, [r7, #4]
 8001e1e:	609a      	str	r2, [r3, #8]
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	68ba      	ldr	r2, [r7, #8]
 8001e24:	60da      	str	r2, [r3, #12]
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3714      	adds	r7, #20
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr
 8001e34:	080096bc 	.word	0x080096bc

08001e38 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>:

GpioOutElement::GpioOutElement(const GPIO_TypeDef *port, const uint32_t pin) :
							   GpioElement(port, pin, false) { }

GpioOutElement::GpioOutElement(const GPIO_TypeDef *port, const uint32_t pin, const bool is_inverted) :
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	60b9      	str	r1, [r7, #8]
 8001e42:	607a      	str	r2, [r7, #4]
 8001e44:	70fb      	strb	r3, [r7, #3]
							   GpioElement(port, pin, is_inverted) { }
 8001e46:	68f8      	ldr	r0, [r7, #12]
 8001e48:	78fb      	ldrb	r3, [r7, #3]
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	68b9      	ldr	r1, [r7, #8]
 8001e4e:	f7ff ffd7 	bl	8001e00 <_ZN11GpioElementC1EPK12GPIO_TypeDefmb>
 8001e52:	4a04      	ldr	r2, [pc, #16]	; (8001e64 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb+0x2c>)
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	601a      	str	r2, [r3, #0]
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3710      	adds	r7, #16
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	080096ac 	.word	0x080096ac

08001e68 <_ZN14GpioOutElement8activateEv>:

void GpioOutElement::activate()
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin((GPIO_TypeDef*)(this->port), this->pin, (this->is_inverted ? GPIO_PIN_RESET : GPIO_PIN_SET));
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	68d8      	ldr	r0, [r3, #12]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	b299      	uxth	r1, r3
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	795b      	ldrb	r3, [r3, #5]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <_ZN14GpioOutElement8activateEv+0x1e>
 8001e82:	2300      	movs	r3, #0
 8001e84:	e000      	b.n	8001e88 <_ZN14GpioOutElement8activateEv+0x20>
 8001e86:	2301      	movs	r3, #1
 8001e88:	461a      	mov	r2, r3
 8001e8a:	f004 fd39 	bl	8006900 <HAL_GPIO_WritePin>
}
 8001e8e:	bf00      	nop
 8001e90:	3708      	adds	r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}

08001e96 <_ZN14GpioOutElement10deactivateEv>:

void GpioOutElement::deactivate()
{
 8001e96:	b580      	push	{r7, lr}
 8001e98:	b082      	sub	sp, #8
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin((GPIO_TypeDef*)(this->port), this->pin, (this->is_inverted ? GPIO_PIN_SET : GPIO_PIN_RESET));
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	68d8      	ldr	r0, [r3, #12]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	b299      	uxth	r1, r3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	795b      	ldrb	r3, [r3, #5]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d001      	beq.n	8001eb4 <_ZN14GpioOutElement10deactivateEv+0x1e>
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e000      	b.n	8001eb6 <_ZN14GpioOutElement10deactivateEv+0x20>
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	461a      	mov	r2, r3
 8001eb8:	f004 fd22 	bl	8006900 <HAL_GPIO_WritePin>
}
 8001ebc:	bf00      	nop
 8001ebe:	3708      	adds	r7, #8
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <_ZN13GpioInElementC1EPK12GPIO_TypeDefmb>:
}

GpioInElement::GpioInElement(const GPIO_TypeDef * const port, const uint32_t pin) :
							 GpioElement(port, pin, false) { }

GpioInElement::GpioInElement(const GPIO_TypeDef * const port, const uint32_t pin, const bool is_inverted) :
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	60f8      	str	r0, [r7, #12]
 8001ecc:	60b9      	str	r1, [r7, #8]
 8001ece:	607a      	str	r2, [r7, #4]
 8001ed0:	70fb      	strb	r3, [r7, #3]
							 GpioElement(port, pin, is_inverted) { }
 8001ed2:	68f8      	ldr	r0, [r7, #12]
 8001ed4:	78fb      	ldrb	r3, [r7, #3]
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	68b9      	ldr	r1, [r7, #8]
 8001eda:	f7ff ff91 	bl	8001e00 <_ZN11GpioElementC1EPK12GPIO_TypeDefmb>
 8001ede:	4a04      	ldr	r2, [pc, #16]	; (8001ef0 <_ZN13GpioInElementC1EPK12GPIO_TypeDefmb+0x2c>)
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	601a      	str	r2, [r3, #0]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	0800969c 	.word	0x0800969c

08001ef4 <_ZN13GpioInElement8isActiveEv>:

bool GpioInElement::isActive()
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
	 *		  1  |    1   |  0
	 *
	 *	  basically a XOR operation
	 *
	 */
	return ((HAL_GPIO_ReadPin((GPIO_TypeDef*)(this->port), this->pin) == GPIO_PIN_SET) != this->is_inverted);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	68da      	ldr	r2, [r3, #12]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	b29b      	uxth	r3, r3
 8001f06:	4619      	mov	r1, r3
 8001f08:	4610      	mov	r0, r2
 8001f0a:	f004 fce1 	bl	80068d0 <HAL_GPIO_ReadPin>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	bf0c      	ite	eq
 8001f14:	2301      	moveq	r3, #1
 8001f16:	2300      	movne	r3, #0
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	795b      	ldrb	r3, [r3, #5]
 8001f20:	429a      	cmp	r2, r3
 8001f22:	bf14      	ite	ne
 8001f24:	2301      	movne	r3, #1
 8001f26:	2300      	moveq	r3, #0
 8001f28:	b2db      	uxtb	r3, r3
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
	...

08001f34 <_ZN13GpioInElementD1Ev>:

		//void handle() override;
		void toggle();
};

class GpioInElement : public GpioElement
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	4a05      	ldr	r2, [pc, #20]	; (8001f54 <_ZN13GpioInElementD1Ev+0x20>)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	601a      	str	r2, [r3, #0]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7ff ff3b 	bl	8001dc0 <_ZN11GpioElementD1Ev>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	0800969c 	.word	0x0800969c

08001f58 <_ZN13GpioInElementD0Ev>:
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f7ff ffe7 	bl	8001f34 <_ZN13GpioInElementD1Ev>
 8001f66:	2110      	movs	r1, #16
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	f006 fa9e 	bl	80084aa <_ZdlPvj>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4618      	mov	r0, r3
 8001f72:	3708      	adds	r7, #8
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <_ZN14GpioOutElementD1Ev>:
class GpioOutElement : public GpioElement
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	4a05      	ldr	r2, [pc, #20]	; (8001f98 <_ZN14GpioOutElementD1Ev+0x20>)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	601a      	str	r2, [r3, #0]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7ff ff19 	bl	8001dc0 <_ZN11GpioElementD1Ev>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4618      	mov	r0, r3
 8001f92:	3708      	adds	r7, #8
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	080096ac 	.word	0x080096ac

08001f9c <_ZN14GpioOutElementD0Ev>:
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	f7ff ffe7 	bl	8001f78 <_ZN14GpioOutElementD1Ev>
 8001faa:	2110      	movs	r1, #16
 8001fac:	6878      	ldr	r0, [r7, #4]
 8001fae:	f006 fa7c 	bl	80084aa <_ZdlPvj>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b08a      	sub	sp, #40	; 0x28
 8001fc0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc2:	f107 0314 	add.w	r3, r7, #20
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	601a      	str	r2, [r3, #0]
 8001fca:	605a      	str	r2, [r3, #4]
 8001fcc:	609a      	str	r2, [r3, #8]
 8001fce:	60da      	str	r2, [r3, #12]
 8001fd0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fd2:	4b5e      	ldr	r3, [pc, #376]	; (800214c <MX_GPIO_Init+0x190>)
 8001fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fd6:	4a5d      	ldr	r2, [pc, #372]	; (800214c <MX_GPIO_Init+0x190>)
 8001fd8:	f043 0304 	orr.w	r3, r3, #4
 8001fdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fde:	4b5b      	ldr	r3, [pc, #364]	; (800214c <MX_GPIO_Init+0x190>)
 8001fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fe2:	f003 0304 	and.w	r3, r3, #4
 8001fe6:	613b      	str	r3, [r7, #16]
 8001fe8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001fea:	4b58      	ldr	r3, [pc, #352]	; (800214c <MX_GPIO_Init+0x190>)
 8001fec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fee:	4a57      	ldr	r2, [pc, #348]	; (800214c <MX_GPIO_Init+0x190>)
 8001ff0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ff4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ff6:	4b55      	ldr	r3, [pc, #340]	; (800214c <MX_GPIO_Init+0x190>)
 8001ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ffa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002002:	4b52      	ldr	r3, [pc, #328]	; (800214c <MX_GPIO_Init+0x190>)
 8002004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002006:	4a51      	ldr	r2, [pc, #324]	; (800214c <MX_GPIO_Init+0x190>)
 8002008:	f043 0301 	orr.w	r3, r3, #1
 800200c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800200e:	4b4f      	ldr	r3, [pc, #316]	; (800214c <MX_GPIO_Init+0x190>)
 8002010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002012:	f003 0301 	and.w	r3, r3, #1
 8002016:	60bb      	str	r3, [r7, #8]
 8002018:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800201a:	4b4c      	ldr	r3, [pc, #304]	; (800214c <MX_GPIO_Init+0x190>)
 800201c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800201e:	4a4b      	ldr	r2, [pc, #300]	; (800214c <MX_GPIO_Init+0x190>)
 8002020:	f043 0302 	orr.w	r3, r3, #2
 8002024:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002026:	4b49      	ldr	r3, [pc, #292]	; (800214c <MX_GPIO_Init+0x190>)
 8002028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800202a:	f003 0302 	and.w	r3, r3, #2
 800202e:	607b      	str	r3, [r7, #4]
 8002030:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002032:	4b46      	ldr	r3, [pc, #280]	; (800214c <MX_GPIO_Init+0x190>)
 8002034:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002036:	4a45      	ldr	r2, [pc, #276]	; (800214c <MX_GPIO_Init+0x190>)
 8002038:	f043 0308 	orr.w	r3, r3, #8
 800203c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800203e:	4b43      	ldr	r3, [pc, #268]	; (800214c <MX_GPIO_Init+0x190>)
 8002040:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002042:	f003 0308 	and.w	r3, r3, #8
 8002046:	603b      	str	r3, [r7, #0]
 8002048:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 800204a:	2200      	movs	r2, #0
 800204c:	210f      	movs	r1, #15
 800204e:	4840      	ldr	r0, [pc, #256]	; (8002150 <MX_GPIO_Init+0x194>)
 8002050:	f004 fc56 	bl	8006900 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8002054:	2200      	movs	r2, #0
 8002056:	211e      	movs	r1, #30
 8002058:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800205c:	f004 fc50 	bl	8006900 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_9, GPIO_PIN_RESET);
 8002060:	2200      	movs	r2, #0
 8002062:	f44f 7109 	mov.w	r1, #548	; 0x224
 8002066:	483b      	ldr	r0, [pc, #236]	; (8002154 <MX_GPIO_Init+0x198>)
 8002068:	f004 fc4a 	bl	8006900 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC6
                           PC7 PC8 PC9 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_6
 800206c:	f64f 73c0 	movw	r3, #65472	; 0xffc0
 8002070:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002072:	2303      	movs	r3, #3
 8002074:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002076:	2300      	movs	r3, #0
 8002078:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800207a:	f107 0314 	add.w	r3, r7, #20
 800207e:	4619      	mov	r1, r3
 8002080:	4833      	ldr	r0, [pc, #204]	; (8002150 <MX_GPIO_Init+0x194>)
 8002082:	f004 fa93 	bl	80065ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002086:	230f      	movs	r3, #15
 8002088:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800208a:	2301      	movs	r3, #1
 800208c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208e:	2300      	movs	r3, #0
 8002090:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002092:	2300      	movs	r3, #0
 8002094:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002096:	f107 0314 	add.w	r3, r7, #20
 800209a:	4619      	mov	r1, r3
 800209c:	482c      	ldr	r0, [pc, #176]	; (8002150 <MX_GPIO_Init+0x194>)
 800209e:	f004 fa85 	bl	80065ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 80020a2:	231e      	movs	r3, #30
 80020a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020a6:	2301      	movs	r3, #1
 80020a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020aa:	2300      	movs	r3, #0
 80020ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ae:	2300      	movs	r3, #0
 80020b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b2:	f107 0314 	add.w	r3, r7, #20
 80020b6:	4619      	mov	r1, r3
 80020b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020bc:	f004 fa76 	bl	80065ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB5 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_9;
 80020c0:	f44f 7309 	mov.w	r3, #548	; 0x224
 80020c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020c6:	2301      	movs	r3, #1
 80020c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ca:	2300      	movs	r3, #0
 80020cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ce:	2300      	movs	r3, #0
 80020d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020d2:	f107 0314 	add.w	r3, r7, #20
 80020d6:	4619      	mov	r1, r3
 80020d8:	481e      	ldr	r0, [pc, #120]	; (8002154 <MX_GPIO_Init+0x198>)
 80020da:	f004 fa67 	bl	80065ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13
                           PB14 PB15 PB4 PB6
                           PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80020de:	f64f 53d0 	movw	r3, #64976	; 0xfdd0
 80020e2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020e4:	2303      	movs	r3, #3
 80020e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e8:	2300      	movs	r3, #0
 80020ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ec:	f107 0314 	add.w	r3, r7, #20
 80020f0:	4619      	mov	r1, r3
 80020f2:	4818      	ldr	r0, [pc, #96]	; (8002154 <MX_GPIO_Init+0x198>)
 80020f4:	f004 fa5a 	bl	80065ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15;
 80020f8:	f44f 4307 	mov.w	r3, #34560	; 0x8700
 80020fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020fe:	2303      	movs	r3, #3
 8002100:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002102:	2300      	movs	r3, #0
 8002104:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002106:	f107 0314 	add.w	r3, r7, #20
 800210a:	4619      	mov	r1, r3
 800210c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002110:	f004 fa4c 	bl	80065ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002114:	2304      	movs	r3, #4
 8002116:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002118:	2303      	movs	r3, #3
 800211a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211c:	2300      	movs	r3, #0
 800211e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002120:	f107 0314 	add.w	r3, r7, #20
 8002124:	4619      	mov	r1, r3
 8002126:	480c      	ldr	r0, [pc, #48]	; (8002158 <MX_GPIO_Init+0x19c>)
 8002128:	f004 fa40 	bl	80065ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800212c:	2308      	movs	r3, #8
 800212e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002130:	2303      	movs	r3, #3
 8002132:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002134:	2300      	movs	r3, #0
 8002136:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002138:	f107 0314 	add.w	r3, r7, #20
 800213c:	4619      	mov	r1, r3
 800213e:	4807      	ldr	r0, [pc, #28]	; (800215c <MX_GPIO_Init+0x1a0>)
 8002140:	f004 fa34 	bl	80065ac <HAL_GPIO_Init>

}
 8002144:	bf00      	nop
 8002146:	3728      	adds	r7, #40	; 0x28
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	40021000 	.word	0x40021000
 8002150:	48000800 	.word	0x48000800
 8002154:	48000400 	.word	0x48000400
 8002158:	48000c00 	.word	0x48000c00
 800215c:	48001c00 	.word	0x48001c00

08002160 <_ZN3etl11vector_baseC1Ej>:
  protected:

    //*************************************************************************
    /// Constructor.
    //*************************************************************************
    vector_base(size_t max_size_)
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
      : CAPACITY(max_size_)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	683a      	ldr	r2, [r7, #0]
 800216e:	601a      	str	r2, [r3, #0]
    {
    }
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	4618      	mov	r0, r3
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr

0800217e <_ZN3etl11vector_baseD1Ev>:
    virtual ~vector_base()
    {
    }
#else
  protected:
    ~vector_base()
 800217e:	b480      	push	{r7}
 8002180:	b083      	sub	sp, #12
 8002182:	af00      	add	r7, sp, #0
 8002184:	6078      	str	r0, [r7, #4]
    {
    }
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4618      	mov	r0, r3
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <_ZN8PUTM_CAN14Can_rx_messageC1ER19__CAN_HandleTypeDefm>:
namespace PUTM_CAN {

static const std::size_t max_dlc_size = 8;

struct Can_rx_message {
  Can_rx_message(CAN_HandleTypeDef &hcan, uint32_t RxFifo) : header{}, data{0} {
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	461a      	mov	r2, r3
 80021a4:	2300      	movs	r3, #0
 80021a6:	6013      	str	r3, [r2, #0]
 80021a8:	6053      	str	r3, [r2, #4]
 80021aa:	6093      	str	r3, [r2, #8]
 80021ac:	60d3      	str	r3, [r2, #12]
 80021ae:	6113      	str	r3, [r2, #16]
 80021b0:	6153      	str	r3, [r2, #20]
 80021b2:	6193      	str	r3, [r2, #24]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	331c      	adds	r3, #28
 80021b8:	2200      	movs	r2, #0
 80021ba:	601a      	str	r2, [r3, #0]
 80021bc:	605a      	str	r2, [r3, #4]
    this->status =
        HAL_CAN_GetRxMessage(&hcan, RxFifo, &this->header, this->data);
 80021be:	68fa      	ldr	r2, [r7, #12]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	331c      	adds	r3, #28
 80021c4:	6879      	ldr	r1, [r7, #4]
 80021c6:	68b8      	ldr	r0, [r7, #8]
 80021c8:	f003 fd76 	bl	8005cb8 <HAL_CAN_GetRxMessage>
 80021cc:	4603      	mov	r3, r0
 80021ce:	461a      	mov	r2, r3
    this->status =
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	4618      	mov	r0, r3
 80021da:	3710      	adds	r7, #16
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <_ZN8PUTM_CAN11Device_base6get_IDEv>:
  bool new_data : 1;

public:
  constexpr Device_base(uint32_t ide, uint8_t dlc)
      : IDE{ide}, DLC{dlc}, new_data{false} {}
  [[nodiscard]] constexpr uint32_t get_ID() { return IDE; }
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	791a      	ldrb	r2, [r3, #4]
 80021ec:	795b      	ldrb	r3, [r3, #5]
 80021ee:	f003 030f 	and.w	r3, r3, #15
 80021f2:	021b      	lsls	r3, r3, #8
 80021f4:	4313      	orrs	r3, r2
 80021f6:	b29b      	uxth	r3, r3
 80021f8:	4618      	mov	r0, r3
 80021fa:	370c      	adds	r7, #12
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr

08002204 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE>:
                                                &wheel_temp_main};

public:
  Can_interface() = default;

  bool parse_message(const Can_rx_message &m) {
 8002204:	b580      	push	{r7, lr}
 8002206:	b086      	sub	sp, #24
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	6039      	str	r1, [r7, #0]
    for (auto &device : device_array) {
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002214:	613b      	str	r3, [r7, #16]
 8002216:	6938      	ldr	r0, [r7, #16]
 8002218:	f001 f908 	bl	800342c <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE5beginEv>
 800221c:	6178      	str	r0, [r7, #20]
 800221e:	6938      	ldr	r0, [r7, #16]
 8002220:	f001 f910 	bl	8003444 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE3endEv>
 8002224:	60f8      	str	r0, [r7, #12]
 8002226:	697a      	ldr	r2, [r7, #20]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	429a      	cmp	r2, r3
 800222c:	d01f      	beq.n	800226e <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x6a>
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	60bb      	str	r3, [r7, #8]
      if (device->get_ID() == m.header.StdId) {
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4618      	mov	r0, r3
 8002238:	f7ff ffd2 	bl	80021e0 <_ZN8PUTM_CAN11Device_base6get_IDEv>
 800223c:	4602      	mov	r2, r0
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	429a      	cmp	r2, r3
 8002244:	bf0c      	ite	eq
 8002246:	2301      	moveq	r3, #1
 8002248:	2300      	movne	r3, #0
 800224a:	b2db      	uxtb	r3, r3
 800224c:	2b00      	cmp	r3, #0
 800224e:	d00a      	beq.n	8002266 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x62>
        device->set_data(m);
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	6839      	ldr	r1, [r7, #0]
 800225e:	4610      	mov	r0, r2
 8002260:	4798      	blx	r3
        return true;
 8002262:	2301      	movs	r3, #1
 8002264:	e004      	b.n	8002270 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x6c>
    for (auto &device : device_array) {
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	3304      	adds	r3, #4
 800226a:	617b      	str	r3, [r7, #20]
 800226c:	e7db      	b.n	8002226 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x22>
      }
    }
    return false;
 800226e:	2300      	movs	r3, #0
  }
 8002270:	4618      	mov	r0, r3
 8002272:	3718      	adds	r7, #24
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}

08002278 <HAL_CAN_RxFifo0MsgPendingCallback>:

Can_interface can;

} // namespace PUTM_CAN

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8002278:	b580      	push	{r7, lr}
 800227a:	b08c      	sub	sp, #48	; 0x30
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  PUTM_CAN::Can_rx_message rx{*hcan, 0};
 8002280:	f107 0308 	add.w	r3, r7, #8
 8002284:	2200      	movs	r2, #0
 8002286:	6879      	ldr	r1, [r7, #4]
 8002288:	4618      	mov	r0, r3
 800228a:	f7ff ff83 	bl	8002194 <_ZN8PUTM_CAN14Can_rx_messageC1ER19__CAN_HandleTypeDefm>
  if (rx.status == HAL_StatusTypeDef::HAL_OK) {
 800228e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002292:	2b00      	cmp	r3, #0
 8002294:	d105      	bne.n	80022a2 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
    if (not PUTM_CAN::can.parse_message(rx)) {
 8002296:	f107 0308 	add.w	r3, r7, #8
 800229a:	4619      	mov	r1, r3
 800229c:	4803      	ldr	r0, [pc, #12]	; (80022ac <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 800229e:	f7ff ffb1 	bl	8002204 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE>
      // Unknown message
      //Error_Handler();
    }
  }
}
 80022a2:	bf00      	nop
 80022a4:	3730      	adds	r7, #48	; 0x30
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	20000000 	.word	0x20000000

080022b0 <_ZN16SmartFuseHandlerILm4EEC1Ev>:

		SmartFuseState getGSB(std::array < uint8_t, 3 > x);
};

template <uint32_t num_of_sf>
class SmartFuseHandler
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	4618      	mov	r0, r3
 80022bc:	f001 f8dc 	bl	8003478 <_ZN3etl6vectorI9SmartFuseLj4EEC1Ev>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	4618      	mov	r0, r3
 80022c4:	3708      	adds	r7, #8
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
	...

080022cc <_ZN11GpioElementC1ERKS_>:
class GpioElement
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	6039      	str	r1, [r7, #0]
 80022d6:	4a0d      	ldr	r2, [pc, #52]	; (800230c <_ZN11GpioElementC1ERKS_+0x40>)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	601a      	str	r2, [r3, #0]
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	791a      	ldrb	r2, [r3, #4]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	711a      	strb	r2, [r3, #4]
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	795a      	ldrb	r2, [r3, #5]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	715a      	strb	r2, [r3, #5]
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	689a      	ldr	r2, [r3, #8]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	609a      	str	r2, [r3, #8]
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	68da      	ldr	r2, [r3, #12]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	60da      	str	r2, [r3, #12]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4618      	mov	r0, r3
 8002300:	370c      	adds	r7, #12
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	080096bc 	.word	0x080096bc

08002310 <_ZN13GpioInElementC1ERKS_>:
class GpioInElement : public GpioElement
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	683a      	ldr	r2, [r7, #0]
 800231e:	4611      	mov	r1, r2
 8002320:	4618      	mov	r0, r3
 8002322:	f7ff ffd3 	bl	80022cc <_ZN11GpioElementC1ERKS_>
 8002326:	4a04      	ldr	r2, [pc, #16]	; (8002338 <_ZN13GpioInElementC1ERKS_+0x28>)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	601a      	str	r2, [r3, #0]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	4618      	mov	r0, r3
 8002330:	3708      	adds	r7, #8
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	0800969c 	.word	0x0800969c

0800233c <_ZN8PUTM_CAN14Can_tx_messageINS_7SF_mainEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 800233c:	b5b0      	push	{r4, r5, r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af00      	add	r7, sp, #0
 8002342:	60f8      	str	r0, [r7, #12]
 8002344:	60b9      	str	r1, [r7, #8]
 8002346:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 8002348:	68fa      	ldr	r2, [r7, #12]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4614      	mov	r4, r2
 800234e:	461d      	mov	r5, r3
 8002350:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002352:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002354:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002358:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	3318      	adds	r3, #24
 8002360:	2203      	movs	r2, #3
 8002362:	68b9      	ldr	r1, [r7, #8]
 8002364:	4618      	mov	r0, r3
 8002366:	f006 f907 	bl	8008578 <memcpy>
  }
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	4618      	mov	r0, r3
 800236e:	3710      	adds	r7, #16
 8002370:	46bd      	mov	sp, r7
 8002372:	bdb0      	pop	{r4, r5, r7, pc}

08002374 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002374:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002376:	b0d9      	sub	sp, #356	; 0x164
 8002378:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

	uint8_t _1 = 0x2;
 800237a:	2302      	movs	r3, #2
 800237c:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

	ChannelsSettings channels_settings
 8002380:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002384:	2236      	movs	r2, #54	; 0x36
 8002386:	2100      	movs	r1, #0
 8002388:	4618      	mov	r0, r3
 800238a:	f006 f903 	bl	8008594 <memset>
 800238e:	2301      	movs	r3, #1
 8002390:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
 8002394:	2301      	movs	r3, #1
 8002396:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
 800239a:	2301      	movs	r3, #1
 800239c:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
 80023a0:	2301      	movs	r3, #1
 80023a2:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80023a6:	2301      	movs	r3, #1
 80023a8:	f887 30d8 	strb.w	r3, [r7, #216]	; 0xd8
 80023ac:	2301      	movs	r3, #1
 80023ae:	f887 30d9 	strb.w	r3, [r7, #217]	; 0xd9
 80023b2:	2302      	movs	r3, #2
 80023b4:	f887 30e0 	strb.w	r3, [r7, #224]	; 0xe0
 80023b8:	2302      	movs	r3, #2
 80023ba:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
 80023be:	2302      	movs	r3, #2
 80023c0:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
 80023c4:	2302      	movs	r3, #2
 80023c6:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
 80023ca:	2302      	movs	r3, #2
 80023cc:	f887 30e4 	strb.w	r3, [r7, #228]	; 0xe4
 80023d0:	2302      	movs	r3, #2
 80023d2:	f887 30e5 	strb.w	r3, [r7, #229]	; 0xe5
 80023d6:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80023da:	f8a7 30e6 	strh.w	r3, [r7, #230]	; 0xe6
 80023de:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80023e2:	f8a7 30e8 	strh.w	r3, [r7, #232]	; 0xe8
 80023e6:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80023ea:	f8a7 30ea 	strh.w	r3, [r7, #234]	; 0xea
 80023ee:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80023f2:	f8a7 30ec 	strh.w	r3, [r7, #236]	; 0xec
 80023f6:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80023fa:	f8a7 30ee 	strh.w	r3, [r7, #238]	; 0xee
 80023fe:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8002402:	f8a7 30f0 	strh.w	r3, [r7, #240]	; 0xf0
 8002406:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800240a:	f8a7 30f4 	strh.w	r3, [r7, #244]	; 0xf4
 800240e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002412:	f8a7 30f8 	strh.w	r3, [r7, #248]	; 0xf8
 8002416:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800241a:	f8a7 30fc 	strh.w	r3, [r7, #252]	; 0xfc
 800241e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002422:	f8a7 3100 	strh.w	r3, [r7, #256]	; 0x100
 8002426:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800242a:	f8a7 3104 	strh.w	r3, [r7, #260]	; 0x104
 800242e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002432:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
		.latch_off_time_out = { _1, _1, _1, _1, _1, _1 },
		.sampling_mode = { SamplingMode::Continuous, SamplingMode::Continuous, SamplingMode::Continuous,
						   SamplingMode::Continuous, SamplingMode::Continuous, SamplingMode::Continuous },
		.duty_cycle = { 0x03ff, 0x03ff, 0x03ff, 0x03ff, 0x03ff, 0x03ff },
		.clamping_currents = { { 0x0000, 0xffff },  { 0x0000, 0xffff }, { 0x0000, 0xffff }, { 0x0000, 0xffff }, { 0x0000, 0xffff }, { 0x0000, 0xffff } }
	};
 8002436:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800243a:	f887 30da 	strb.w	r3, [r7, #218]	; 0xda
 800243e:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 8002442:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
 8002446:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800244a:	f887 30dc 	strb.w	r3, [r7, #220]	; 0xdc
 800244e:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 8002452:	f887 30dd 	strb.w	r3, [r7, #221]	; 0xdd
 8002456:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800245a:	f887 30de 	strb.w	r3, [r7, #222]	; 0xde
 800245e:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 8002462:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf

	sf_handler.emplaceBack(GPIOA, GPIO_PIN_1, &hspi1, channels_settings);
 8002466:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800246a:	9300      	str	r3, [sp, #0]
 800246c:	4bb5      	ldr	r3, [pc, #724]	; (8002744 <main+0x3d0>)
 800246e:	2202      	movs	r2, #2
 8002470:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8002474:	48b4      	ldr	r0, [pc, #720]	; (8002748 <main+0x3d4>)
 8002476:	f7fe f8c1 	bl	80005fc <_ZN16SmartFuseHandlerILm4EE11emplaceBackEPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefRK16ChannelsSettings>
	sf_handler.emplaceBack(GPIOA, GPIO_PIN_2, &hspi1, channels_settings);
 800247a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800247e:	9300      	str	r3, [sp, #0]
 8002480:	4bb0      	ldr	r3, [pc, #704]	; (8002744 <main+0x3d0>)
 8002482:	2204      	movs	r2, #4
 8002484:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8002488:	48af      	ldr	r0, [pc, #700]	; (8002748 <main+0x3d4>)
 800248a:	f7fe f8b7 	bl	80005fc <_ZN16SmartFuseHandlerILm4EE11emplaceBackEPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefRK16ChannelsSettings>
	sf_handler.emplaceBack(GPIOA, GPIO_PIN_3, &hspi1, channels_settings);
 800248e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002492:	9300      	str	r3, [sp, #0]
 8002494:	4bab      	ldr	r3, [pc, #684]	; (8002744 <main+0x3d0>)
 8002496:	2208      	movs	r2, #8
 8002498:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800249c:	48aa      	ldr	r0, [pc, #680]	; (8002748 <main+0x3d4>)
 800249e:	f7fe f8ad 	bl	80005fc <_ZN16SmartFuseHandlerILm4EE11emplaceBackEPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefRK16ChannelsSettings>
	sf_handler.emplaceBack(GPIOA, GPIO_PIN_4, &hspi1, channels_settings);
 80024a2:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80024a6:	9300      	str	r3, [sp, #0]
 80024a8:	4ba6      	ldr	r3, [pc, #664]	; (8002744 <main+0x3d0>)
 80024aa:	2210      	movs	r2, #16
 80024ac:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 80024b0:	48a5      	ldr	r0, [pc, #660]	; (8002748 <main+0x3d4>)
 80024b2:	f7fe f8a3 	bl	80005fc <_ZN16SmartFuseHandlerILm4EE11emplaceBackEPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefRK16ChannelsSettings>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024b6:	f002 f8ca 	bl	800464e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024ba:	f000 fa2f 	bl	800291c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024be:	f7ff fd7d 	bl	8001fbc <MX_GPIO_Init>
  MX_CAN1_Init();
 80024c2:	f7fe f805 	bl	80004d0 <MX_CAN1_Init>
  MX_ADC1_Init();
 80024c6:	f7fd feeb 	bl	80002a0 <MX_ADC1_Init>
  MX_SPI1_Init();
 80024ca:	f001 fe6d 	bl	80041a8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

	sf_handler.initAll();
 80024ce:	489e      	ldr	r0, [pc, #632]	; (8002748 <main+0x3d4>)
 80024d0:	f7fe f8d4 	bl	800067c <_ZN16SmartFuseHandlerILm4EE7initAllEv>
	initCAN();
 80024d4:	f000 fa82 	bl	80029dc <_Z7initCANv>

	led_ok.deactivate();
 80024d8:	489c      	ldr	r0, [pc, #624]	; (800274c <main+0x3d8>)
 80024da:	f7ff fcdc 	bl	8001e96 <_ZN14GpioOutElement10deactivateEv>
	led_warning_1.deactivate();
 80024de:	489c      	ldr	r0, [pc, #624]	; (8002750 <main+0x3dc>)
 80024e0:	f7ff fcd9 	bl	8001e96 <_ZN14GpioOutElement10deactivateEv>
	led_warning_2.deactivate();
 80024e4:	489b      	ldr	r0, [pc, #620]	; (8002754 <main+0x3e0>)
 80024e6:	f7ff fcd6 	bl	8001e96 <_ZN14GpioOutElement10deactivateEv>
	led_error.deactivate();
 80024ea:	489b      	ldr	r0, [pc, #620]	; (8002758 <main+0x3e4>)
 80024ec:	f7ff fcd3 	bl	8001e96 <_ZN14GpioOutElement10deactivateEv>

	std::array < GpioInElement, 5 > optos { safety_ams, safety_spare, safety_tms, safety_td, safety_hvd };
 80024f0:	f107 0484 	add.w	r4, r7, #132	; 0x84
 80024f4:	4999      	ldr	r1, [pc, #612]	; (800275c <main+0x3e8>)
 80024f6:	4620      	mov	r0, r4
 80024f8:	f7ff ff0a 	bl	8002310 <_ZN13GpioInElementC1ERKS_>
 80024fc:	3410      	adds	r4, #16
 80024fe:	4998      	ldr	r1, [pc, #608]	; (8002760 <main+0x3ec>)
 8002500:	4620      	mov	r0, r4
 8002502:	f7ff ff05 	bl	8002310 <_ZN13GpioInElementC1ERKS_>
 8002506:	3410      	adds	r4, #16
 8002508:	4996      	ldr	r1, [pc, #600]	; (8002764 <main+0x3f0>)
 800250a:	4620      	mov	r0, r4
 800250c:	f7ff ff00 	bl	8002310 <_ZN13GpioInElementC1ERKS_>
 8002510:	3410      	adds	r4, #16
 8002512:	4995      	ldr	r1, [pc, #596]	; (8002768 <main+0x3f4>)
 8002514:	4620      	mov	r0, r4
 8002516:	f7ff fefb 	bl	8002310 <_ZN13GpioInElementC1ERKS_>
 800251a:	f104 0310 	add.w	r3, r4, #16
 800251e:	4993      	ldr	r1, [pc, #588]	; (800276c <main+0x3f8>)
 8002520:	4618      	mov	r0, r3
 8002522:	f7ff fef5 	bl	8002310 <_ZN13GpioInElementC1ERKS_>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	sf_handler.enableAll();
 8002526:	4888      	ldr	r0, [pc, #544]	; (8002748 <main+0x3d4>)
 8002528:	f7fe f8d3 	bl	80006d2 <_ZN16SmartFuseHandlerILm4EE9enableAllEv>

	enable_mosfets.activate();
 800252c:	4890      	ldr	r0, [pc, #576]	; (8002770 <main+0x3fc>)
 800252e:	f7ff fc9b 	bl	8001e68 <_ZN14GpioOutElement8activateEv>

	led_ok.activate();
 8002532:	4886      	ldr	r0, [pc, #536]	; (800274c <main+0x3d8>)
 8002534:	f7ff fc98 	bl	8001e68 <_ZN14GpioOutElement8activateEv>

	Timer timer_can_send_main_frame(10);
 8002538:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800253c:	210a      	movs	r1, #10
 800253e:	4618      	mov	r0, r3
 8002540:	f002 f813 	bl	800456a <_ZN5TimerC1Em>
	Timer timer_can_send_other_frames(100);
 8002544:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002548:	2164      	movs	r1, #100	; 0x64
 800254a:	4618      	mov	r0, r3
 800254c:	f002 f80d 	bl	800456a <_ZN5TimerC1Em>

	while (1)
	{
		//----------------------------------------------------------------------------------------
		// handle smart fuses and show as Ok/Warnings/Error
		auto state = sf_handler.handleAll();
 8002550:	487d      	ldr	r0, [pc, #500]	; (8002748 <main+0x3d4>)
 8002552:	f7fe f868 	bl	8000626 <_ZN16SmartFuseHandlerILm4EE9handleAllEv>
 8002556:	4603      	mov	r3, r0
 8002558:	f887 313e 	strb.w	r3, [r7, #318]	; 0x13e
		switch (state)
 800255c:	f897 313e 	ldrb.w	r3, [r7, #318]	; 0x13e
 8002560:	2b02      	cmp	r3, #2
 8002562:	d007      	beq.n	8002574 <main+0x200>
 8002564:	f897 313e 	ldrb.w	r3, [r7, #318]	; 0x13e
 8002568:	2b08      	cmp	r3, #8
 800256a:	d107      	bne.n	800257c <main+0x208>
		{
			case SmartFuseState::NotResponding: led_error.activate(); break;
 800256c:	487a      	ldr	r0, [pc, #488]	; (8002758 <main+0x3e4>)
 800256e:	f7ff fc7b 	bl	8001e68 <_ZN14GpioOutElement8activateEv>
 8002572:	e00c      	b.n	800258e <main+0x21a>
			case SmartFuseState::SPIError: led_error.activate(); break;
 8002574:	4878      	ldr	r0, [pc, #480]	; (8002758 <main+0x3e4>)
 8002576:	f7ff fc77 	bl	8001e68 <_ZN14GpioOutElement8activateEv>
 800257a:	e008      	b.n	800258e <main+0x21a>
			default:
			{
				led_warning_1.deactivate();
 800257c:	4874      	ldr	r0, [pc, #464]	; (8002750 <main+0x3dc>)
 800257e:	f7ff fc8a 	bl	8001e96 <_ZN14GpioOutElement10deactivateEv>
				led_warning_2.deactivate();
 8002582:	4874      	ldr	r0, [pc, #464]	; (8002754 <main+0x3e0>)
 8002584:	f7ff fc87 	bl	8001e96 <_ZN14GpioOutElement10deactivateEv>
				led_error.deactivate();
 8002588:	4873      	ldr	r0, [pc, #460]	; (8002758 <main+0x3e4>)
 800258a:	f7ff fc84 	bl	8001e96 <_ZN14GpioOutElement10deactivateEv>
			}
		}
		// debug stuff
		fuses_states = sf_handler.getStates();
 800258e:	486e      	ldr	r0, [pc, #440]	; (8002748 <main+0x3d4>)
 8002590:	f7fe f8cd 	bl	800072e <_ZN16SmartFuseHandlerILm4EE9getStatesEv>
 8002594:	4603      	mov	r3, r0
 8002596:	4a77      	ldr	r2, [pc, #476]	; (8002774 <main+0x400>)
 8002598:	6013      	str	r3, [r2, #0]
		channels_states = sf_handler.getChannelsStates();
 800259a:	4c77      	ldr	r4, [pc, #476]	; (8002778 <main+0x404>)
 800259c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80025a0:	4969      	ldr	r1, [pc, #420]	; (8002748 <main+0x3d4>)
 80025a2:	4618      	mov	r0, r3
 80025a4:	f7fe f8f5 	bl	8000792 <_ZN16SmartFuseHandlerILm4EE17getChannelsStatesEv>
 80025a8:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80025ac:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80025b0:	461d      	mov	r5, r3
 80025b2:	6828      	ldr	r0, [r5, #0]
 80025b4:	6869      	ldr	r1, [r5, #4]
 80025b6:	68aa      	ldr	r2, [r5, #8]
 80025b8:	68eb      	ldr	r3, [r5, #12]
 80025ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025bc:	6928      	ldr	r0, [r5, #16]
 80025be:	6969      	ldr	r1, [r5, #20]
 80025c0:	c403      	stmia	r4!, {r0, r1}
		channels_currents = sf_handler.getChannelsCurrents();
 80025c2:	4d6e      	ldr	r5, [pc, #440]	; (800277c <main+0x408>)
 80025c4:	463b      	mov	r3, r7
 80025c6:	4960      	ldr	r1, [pc, #384]	; (8002748 <main+0x3d4>)
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7fe f90b 	bl	80007e4 <_ZN16SmartFuseHandlerILm4EE19getChannelsCurrentsEv>
 80025ce:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80025d2:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 80025d6:	461c      	mov	r4, r3
 80025d8:	462e      	mov	r6, r5
 80025da:	f104 0c30 	add.w	ip, r4, #48	; 0x30
 80025de:	4635      	mov	r5, r6
 80025e0:	4623      	mov	r3, r4
 80025e2:	6818      	ldr	r0, [r3, #0]
 80025e4:	6859      	ldr	r1, [r3, #4]
 80025e6:	689a      	ldr	r2, [r3, #8]
 80025e8:	68db      	ldr	r3, [r3, #12]
 80025ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80025ec:	3410      	adds	r4, #16
 80025ee:	3610      	adds	r6, #16
 80025f0:	4564      	cmp	r4, ip
 80025f2:	d1f4      	bne.n	80025de <main+0x26a>

		//----------------------------------------------------------------------------------------
		// handle safety
		for (auto& safety : optos)
 80025f4:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80025f8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 80025fc:	f8d7 0138 	ldr.w	r0, [r7, #312]	; 0x138
 8002600:	f000 ff5f 	bl	80034c2 <_ZNSt5arrayI13GpioInElementLj5EE5beginEv>
 8002604:	f8c7 0154 	str.w	r0, [r7, #340]	; 0x154
 8002608:	f8d7 0138 	ldr.w	r0, [r7, #312]	; 0x138
 800260c:	f000 ff65 	bl	80034da <_ZNSt5arrayI13GpioInElementLj5EE3endEv>
 8002610:	f8c7 0134 	str.w	r0, [r7, #308]	; 0x134
 8002614:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 8002618:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800261c:	429a      	cmp	r2, r3
 800261e:	d00d      	beq.n	800263c <main+0x2c8>
 8002620:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8002624:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
		{
			safety.isActive();
 8002628:	f8d7 0130 	ldr.w	r0, [r7, #304]	; 0x130
 800262c:	f7ff fc62 	bl	8001ef4 <_ZN13GpioInElement8isActiveEv>
		for (auto& safety : optos)
 8002630:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8002634:	3310      	adds	r3, #16
 8002636:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800263a:	e7eb      	b.n	8002614 <main+0x2a0>
		}

		//----------------------------------------------------------------------------------------
		// transmit receive can and handle
		if(timer_can_send_main_frame.checkIfTimedOutAndReset())
 800263c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002640:	4618      	mov	r0, r3
 8002642:	f001 ffb1 	bl	80045a8 <_ZN5Timer23checkIfTimedOutAndResetEv>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	f000 80f7 	beq.w	800283c <main+0x4c8>
		{
			auto device_state = PUTM_CAN::SF_states::OK;
 800264e:	2300      	movs	r3, #0
 8002650:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153

			PUTM_CAN::FuseData fuses_overall_state { };
 8002654:	2300      	movs	r3, #0
 8002656:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70

			for(size_t i = 0; i < 4; i++)
 800265a:	2300      	movs	r3, #0
 800265c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002660:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002664:	2b03      	cmp	r3, #3
 8002666:	d819      	bhi.n	800269c <main+0x328>
				if(fuses_states[i] != SmartFuseState::Ok)
 8002668:	f8d7 114c 	ldr.w	r1, [r7, #332]	; 0x14c
 800266c:	4841      	ldr	r0, [pc, #260]	; (8002774 <main+0x400>)
 800266e:	f7ff fac3 	bl	8001bf8 <_ZNSt5arrayI14SmartFuseStateLj4EEixEj>
 8002672:	4603      	mov	r3, r0
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	2b00      	cmp	r3, #0
 8002678:	bf14      	ite	ne
 800267a:	2301      	movne	r3, #1
 800267c:	2300      	moveq	r3, #0
 800267e:	b2db      	uxtb	r3, r3
 8002680:	2b00      	cmp	r3, #0
 8002682:	d005      	beq.n	8002690 <main+0x31c>
					device_state = static_cast<PUTM_CAN::SF_states>(i + 2);
 8002684:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002688:	b2db      	uxtb	r3, r3
 800268a:	3302      	adds	r3, #2
 800268c:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
			for(size_t i = 0; i < 4; i++)
 8002690:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002694:	3301      	adds	r3, #1
 8002696:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800269a:	e7e1      	b.n	8002660 <main+0x2ec>

			for(auto& sf : channels_currents)
 800269c:	4b37      	ldr	r3, [pc, #220]	; (800277c <main+0x408>)
 800269e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80026a2:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 80026a6:	f000 ff25 	bl	80034f4 <_ZNSt5arrayIS_ItLj6EELj4EE5beginEv>
 80026aa:	f8c7 0148 	str.w	r0, [r7, #328]	; 0x148
 80026ae:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 80026b2:	f000 ff2b 	bl	800350c <_ZNSt5arrayIS_ItLj6EELj4EE3endEv>
 80026b6:	f8c7 0128 	str.w	r0, [r7, #296]	; 0x128
 80026ba:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80026be:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d05c      	beq.n	8002780 <main+0x40c>
 80026c6:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 80026ca:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
				for(auto& ch_current : sf)
 80026ce:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80026d2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80026d6:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 80026da:	f000 ff24 	bl	8003526 <_ZNSt5arrayItLj6EE5beginEv>
 80026de:	f8c7 0144 	str.w	r0, [r7, #324]	; 0x144
 80026e2:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 80026e6:	f000 ff2a 	bl	800353e <_ZNSt5arrayItLj6EE3endEv>
 80026ea:	f8c7 011c 	str.w	r0, [r7, #284]	; 0x11c
 80026ee:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80026f2:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d01d      	beq.n	8002736 <main+0x3c2>
 80026fa:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80026fe:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
					fuses_overall_state.current += ch_current;
 8002702:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8002706:	f3c3 130b 	ubfx	r3, r3, #4, #12
 800270a:	b29b      	uxth	r3, r3
 800270c:	461a      	mov	r2, r3
 800270e:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8002712:	881b      	ldrh	r3, [r3, #0]
 8002714:	4413      	add	r3, r2
 8002716:	b29b      	uxth	r3, r3
 8002718:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800271c:	b29a      	uxth	r2, r3
 800271e:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8002722:	f362 130f 	bfi	r3, r2, #4, #12
 8002726:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
				for(auto& ch_current : sf)
 800272a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800272e:	3302      	adds	r3, #2
 8002730:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8002734:	e7db      	b.n	80026ee <main+0x37a>
			for(auto& sf : channels_currents)
 8002736:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800273a:	330c      	adds	r3, #12
 800273c:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8002740:	e7bb      	b.n	80026ba <main+0x346>
 8002742:	bf00      	nop
 8002744:	200006d8 	.word	0x200006d8
 8002748:	20000470 	.word	0x20000470
 800274c:	2000032c 	.word	0x2000032c
 8002750:	2000033c 	.word	0x2000033c
 8002754:	2000034c 	.word	0x2000034c
 8002758:	2000035c 	.word	0x2000035c
 800275c:	200003ac 	.word	0x200003ac
 8002760:	200003bc 	.word	0x200003bc
 8002764:	200003cc 	.word	0x200003cc
 8002768:	200003dc 	.word	0x200003dc
 800276c:	200003ec 	.word	0x200003ec
 8002770:	2000039c 	.word	0x2000039c
 8002774:	20000424 	.word	0x20000424
 8002778:	20000428 	.word	0x20000428
 800277c:	20000440 	.word	0x20000440

			for(auto& sf : fuses_states)
 8002780:	4b61      	ldr	r3, [pc, #388]	; (8002908 <main+0x594>)
 8002782:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002786:	f8d7 0114 	ldr.w	r0, [r7, #276]	; 0x114
 800278a:	f000 fee5 	bl	8003558 <_ZNSt5arrayI14SmartFuseStateLj4EE5beginEv>
 800278e:	f8c7 0140 	str.w	r0, [r7, #320]	; 0x140
 8002792:	f8d7 0114 	ldr.w	r0, [r7, #276]	; 0x114
 8002796:	f000 feeb 	bl	8003570 <_ZNSt5arrayI14SmartFuseStateLj4EE3endEv>
 800279a:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
 800279e:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 80027a2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d023      	beq.n	80027f2 <main+0x47e>
 80027aa:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80027ae:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
				fuses_overall_state.ok |= (sf == SmartFuseState::Ok);
 80027b2:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 80027b6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	b25a      	sxtb	r2, r3
 80027be:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	bf0c      	ite	eq
 80027c8:	2301      	moveq	r3, #1
 80027ca:	2300      	movne	r3, #0
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	b25b      	sxtb	r3, r3
 80027d0:	4313      	orrs	r3, r2
 80027d2:	b25b      	sxtb	r3, r3
 80027d4:	f003 0301 	and.w	r3, r3, #1
 80027d8:	b2da      	uxtb	r2, r3
 80027da:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 80027de:	f362 0300 	bfi	r3, r2, #0, #1
 80027e2:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
			for(auto& sf : fuses_states)
 80027e6:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80027ea:	3301      	adds	r3, #1
 80027ec:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 80027f0:	e7d5      	b.n	800279e <main+0x42a>

			PUTM_CAN::SF_main sf_main
			{
				.fuses_overall_state = fuses_overall_state,
				.device_state =	device_state
			};
 80027f2:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 80027f6:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 80027fa:	f897 3153 	ldrb.w	r3, [r7, #339]	; 0x153
 80027fe:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e

			PUTM_CAN::Can_tx_message<PUTM_CAN::SF_main> can_sender(sf_main, PUTM_CAN::can_tx_header_SF_MAIN);
 8002802:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 8002806:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800280a:	4a40      	ldr	r2, [pc, #256]	; (800290c <main+0x598>)
 800280c:	4618      	mov	r0, r3
 800280e:	f7ff fd95 	bl	800233c <_ZN8PUTM_CAN14Can_tx_messageINS_7SF_mainEEC1ERKS1_RK19CAN_TxHeaderTypeDef>

			if(can_sender.send(hcan1) != HAL_StatusTypeDef::HAL_OK) led_error.activate();
 8002812:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002816:	493e      	ldr	r1, [pc, #248]	; (8002910 <main+0x59c>)
 8002818:	4618      	mov	r0, r3
 800281a:	f000 feb7 	bl	800358c <_ZN8PUTM_CAN14Can_tx_messageINS_7SF_mainEE4sendER19__CAN_HandleTypeDef>
 800281e:	4603      	mov	r3, r0
 8002820:	2b00      	cmp	r3, #0
 8002822:	bf14      	ite	ne
 8002824:	2301      	movne	r3, #1
 8002826:	2300      	moveq	r3, #0
 8002828:	b2db      	uxtb	r3, r3
 800282a:	2b00      	cmp	r3, #0
 800282c:	d003      	beq.n	8002836 <main+0x4c2>
 800282e:	4839      	ldr	r0, [pc, #228]	; (8002914 <main+0x5a0>)
 8002830:	f7ff fb1a 	bl	8001e68 <_ZN14GpioOutElement8activateEv>
 8002834:	e002      	b.n	800283c <main+0x4c8>
			else led_error.deactivate();
 8002836:	4837      	ldr	r0, [pc, #220]	; (8002914 <main+0x5a0>)
 8002838:	f7ff fb2d 	bl	8001e96 <_ZN14GpioOutElement10deactivateEv>
		}

		if(timer_can_send_other_frames.checkIfTimedOutAndReset())
 800283c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002840:	4618      	mov	r0, r3
 8002842:	f001 feb1 	bl	80045a8 <_ZN5Timer23checkIfTimedOutAndResetEv>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	f43f ae81 	beq.w	8002550 <main+0x1dc>
		{
			if( sendCanFrameFrontBox() != HAL_OK ) led_warning_2.activate();
 800284e:	f000 f931 	bl	8002ab4 <_Z20sendCanFrameFrontBoxv>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	bf14      	ite	ne
 8002858:	2301      	movne	r3, #1
 800285a:	2300      	moveq	r3, #0
 800285c:	b2db      	uxtb	r3, r3
 800285e:	2b00      	cmp	r3, #0
 8002860:	d002      	beq.n	8002868 <main+0x4f4>
 8002862:	482d      	ldr	r0, [pc, #180]	; (8002918 <main+0x5a4>)
 8002864:	f7ff fb00 	bl	8001e68 <_ZN14GpioOutElement8activateEv>
			if( sendCanFrameCoolingAndSafety() != HAL_OK ) led_warning_2.activate();
 8002868:	f000 fa06 	bl	8002c78 <_Z28sendCanFrameCoolingAndSafetyv>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	bf14      	ite	ne
 8002872:	2301      	movne	r3, #1
 8002874:	2300      	moveq	r3, #0
 8002876:	b2db      	uxtb	r3, r3
 8002878:	2b00      	cmp	r3, #0
 800287a:	d002      	beq.n	8002882 <main+0x50e>
 800287c:	4826      	ldr	r0, [pc, #152]	; (8002918 <main+0x5a4>)
 800287e:	f7ff faf3 	bl	8001e68 <_ZN14GpioOutElement8activateEv>
			if( sendCanFrameDV() != HAL_OK ) led_warning_2.activate();
 8002882:	f000 fb0b 	bl	8002e9c <_Z14sendCanFrameDVv>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	bf14      	ite	ne
 800288c:	2301      	movne	r3, #1
 800288e:	2300      	moveq	r3, #0
 8002890:	b2db      	uxtb	r3, r3
 8002892:	2b00      	cmp	r3, #0
 8002894:	d002      	beq.n	800289c <main+0x528>
 8002896:	4820      	ldr	r0, [pc, #128]	; (8002918 <main+0x5a4>)
 8002898:	f7ff fae6 	bl	8001e68 <_ZN14GpioOutElement8activateEv>
			if( sendCanFrameDV() != HAL_OK ) led_warning_2.activate();
 800289c:	f000 fafe 	bl	8002e9c <_Z14sendCanFrameDVv>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	bf14      	ite	ne
 80028a6:	2301      	movne	r3, #1
 80028a8:	2300      	moveq	r3, #0
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d002      	beq.n	80028b6 <main+0x542>
 80028b0:	4819      	ldr	r0, [pc, #100]	; (8002918 <main+0x5a4>)
 80028b2:	f7ff fad9 	bl	8001e68 <_ZN14GpioOutElement8activateEv>
			if( sendCanFrameWS() != HAL_OK ) led_warning_2.activate();
 80028b6:	f000 fc03 	bl	80030c0 <_Z14sendCanFrameWSv>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	bf14      	ite	ne
 80028c0:	2301      	movne	r3, #1
 80028c2:	2300      	moveq	r3, #0
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d002      	beq.n	80028d0 <main+0x55c>
 80028ca:	4813      	ldr	r0, [pc, #76]	; (8002918 <main+0x5a4>)
 80028cc:	f7ff facc 	bl	8001e68 <_ZN14GpioOutElement8activateEv>
			if( sendCanFrameNucs() != HAL_OK ) led_warning_2.activate();
 80028d0:	f000 fca8 	bl	8003224 <_Z16sendCanFrameNucsv>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	bf14      	ite	ne
 80028da:	2301      	movne	r3, #1
 80028dc:	2300      	moveq	r3, #0
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d002      	beq.n	80028ea <main+0x576>
 80028e4:	480c      	ldr	r0, [pc, #48]	; (8002918 <main+0x5a4>)
 80028e6:	f7ff fabf 	bl	8001e68 <_ZN14GpioOutElement8activateEv>
			if( sendCanFrameSafety() != HAL_OK ) led_warning_2.activate();
 80028ea:	f000 fd1b 	bl	8003324 <_Z18sendCanFrameSafetyv>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	bf14      	ite	ne
 80028f4:	2301      	movne	r3, #1
 80028f6:	2300      	moveq	r3, #0
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	f43f ae28 	beq.w	8002550 <main+0x1dc>
 8002900:	4805      	ldr	r0, [pc, #20]	; (8002918 <main+0x5a4>)
 8002902:	f7ff fab1 	bl	8001e68 <_ZN14GpioOutElement8activateEv>
		}

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	}
 8002906:	e623      	b.n	8002550 <main+0x1dc>
 8002908:	20000424 	.word	0x20000424
 800290c:	080096c4 	.word	0x080096c4
 8002910:	20000304 	.word	0x20000304
 8002914:	2000035c 	.word	0x2000035c
 8002918:	2000034c 	.word	0x2000034c

0800291c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b098      	sub	sp, #96	; 0x60
 8002920:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002922:	f107 0318 	add.w	r3, r7, #24
 8002926:	2248      	movs	r2, #72	; 0x48
 8002928:	2100      	movs	r1, #0
 800292a:	4618      	mov	r0, r3
 800292c:	f005 fe32 	bl	8008594 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002930:	1d3b      	adds	r3, r7, #4
 8002932:	2200      	movs	r2, #0
 8002934:	601a      	str	r2, [r3, #0]
 8002936:	605a      	str	r2, [r3, #4]
 8002938:	609a      	str	r2, [r3, #8]
 800293a:	60da      	str	r2, [r3, #12]
 800293c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800293e:	2000      	movs	r0, #0
 8002940:	f004 f816 	bl	8006970 <HAL_PWREx_ControlVoltageScaling>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	bf14      	ite	ne
 800294a:	2301      	movne	r3, #1
 800294c:	2300      	moveq	r3, #0
 800294e:	b2db      	uxtb	r3, r3
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <_Z18SystemClock_Configv+0x3c>
  {
    Error_Handler();
 8002954:	f000 fd50 	bl	80033f8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002958:	2302      	movs	r3, #2
 800295a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800295c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002960:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002962:	2340      	movs	r3, #64	; 0x40
 8002964:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002966:	2302      	movs	r3, #2
 8002968:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800296a:	2302      	movs	r3, #2
 800296c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 2;
 800296e:	2302      	movs	r3, #2
 8002970:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 30;
 8002972:	231e      	movs	r3, #30
 8002974:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002976:	2302      	movs	r3, #2
 8002978:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800297a:	2302      	movs	r3, #2
 800297c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800297e:	2302      	movs	r3, #2
 8002980:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002982:	f107 0318 	add.w	r3, r7, #24
 8002986:	4618      	mov	r0, r3
 8002988:	f004 f896 	bl	8006ab8 <HAL_RCC_OscConfig>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	bf14      	ite	ne
 8002992:	2301      	movne	r3, #1
 8002994:	2300      	moveq	r3, #0
 8002996:	b2db      	uxtb	r3, r3
 8002998:	2b00      	cmp	r3, #0
 800299a:	d001      	beq.n	80029a0 <_Z18SystemClock_Configv+0x84>
  {
    Error_Handler();
 800299c:	f000 fd2c 	bl	80033f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029a0:	230f      	movs	r3, #15
 80029a2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029a4:	2303      	movs	r3, #3
 80029a6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029a8:	2300      	movs	r3, #0
 80029aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80029ac:	2300      	movs	r3, #0
 80029ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029b0:	2300      	movs	r3, #0
 80029b2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80029b4:	1d3b      	adds	r3, r7, #4
 80029b6:	2105      	movs	r1, #5
 80029b8:	4618      	mov	r0, r3
 80029ba:	f004 fd05 	bl	80073c8 <HAL_RCC_ClockConfig>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	bf14      	ite	ne
 80029c4:	2301      	movne	r3, #1
 80029c6:	2300      	moveq	r3, #0
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d001      	beq.n	80029d2 <_Z18SystemClock_Configv+0xb6>
  {
    Error_Handler();
 80029ce:	f000 fd13 	bl	80033f8 <Error_Handler>
  }
}
 80029d2:	bf00      	nop
 80029d4:	3760      	adds	r7, #96	; 0x60
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
	...

080029dc <_Z7initCANv>:

/* USER CODE BEGIN 4 */

void initCAN()
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
	can_filtering_config.FilterBank = 0;
 80029e0:	4b24      	ldr	r3, [pc, #144]	; (8002a74 <_Z7initCANv+0x98>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	615a      	str	r2, [r3, #20]
	can_filtering_config.FilterMode = CAN_FILTERMODE_IDMASK;
 80029e6:	4b23      	ldr	r3, [pc, #140]	; (8002a74 <_Z7initCANv+0x98>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	619a      	str	r2, [r3, #24]
	can_filtering_config.FilterScale = CAN_FILTERSCALE_32BIT;
 80029ec:	4b21      	ldr	r3, [pc, #132]	; (8002a74 <_Z7initCANv+0x98>)
 80029ee:	2201      	movs	r2, #1
 80029f0:	61da      	str	r2, [r3, #28]
	can_filtering_config.FilterIdHigh = 0x0000;
 80029f2:	4b20      	ldr	r3, [pc, #128]	; (8002a74 <_Z7initCANv+0x98>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	601a      	str	r2, [r3, #0]
	can_filtering_config.FilterIdLow = 0x0000;
 80029f8:	4b1e      	ldr	r3, [pc, #120]	; (8002a74 <_Z7initCANv+0x98>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	605a      	str	r2, [r3, #4]
	can_filtering_config.FilterMaskIdHigh = 0x0000;
 80029fe:	4b1d      	ldr	r3, [pc, #116]	; (8002a74 <_Z7initCANv+0x98>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	609a      	str	r2, [r3, #8]
	can_filtering_config.FilterMaskIdLow = 0x0000;
 8002a04:	4b1b      	ldr	r3, [pc, #108]	; (8002a74 <_Z7initCANv+0x98>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	60da      	str	r2, [r3, #12]
	can_filtering_config.FilterFIFOAssignment = CAN_RX_FIFO0;
 8002a0a:	4b1a      	ldr	r3, [pc, #104]	; (8002a74 <_Z7initCANv+0x98>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	611a      	str	r2, [r3, #16]
	can_filtering_config.FilterActivation = ENABLE;
 8002a10:	4b18      	ldr	r3, [pc, #96]	; (8002a74 <_Z7initCANv+0x98>)
 8002a12:	2201      	movs	r2, #1
 8002a14:	621a      	str	r2, [r3, #32]
	can_filtering_config.SlaveStartFilterBank = 14;
 8002a16:	4b17      	ldr	r3, [pc, #92]	; (8002a74 <_Z7initCANv+0x98>)
 8002a18:	220e      	movs	r2, #14
 8002a1a:	625a      	str	r2, [r3, #36]	; 0x24

	if ( HAL_CAN_ConfigFilter(&hcan1, &can_filtering_config) != HAL_OK )
 8002a1c:	4915      	ldr	r1, [pc, #84]	; (8002a74 <_Z7initCANv+0x98>)
 8002a1e:	4816      	ldr	r0, [pc, #88]	; (8002a78 <_Z7initCANv+0x9c>)
 8002a20:	f002 ff61 	bl	80058e6 <HAL_CAN_ConfigFilter>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	bf14      	ite	ne
 8002a2a:	2301      	movne	r3, #1
 8002a2c:	2300      	moveq	r3, #0
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d001      	beq.n	8002a38 <_Z7initCANv+0x5c>
		Error_Handler();
 8002a34:	f000 fce0 	bl	80033f8 <Error_Handler>

	if ( HAL_CAN_Start(&hcan1) != HAL_OK )
 8002a38:	480f      	ldr	r0, [pc, #60]	; (8002a78 <_Z7initCANv+0x9c>)
 8002a3a:	f003 f81e 	bl	8005a7a <HAL_CAN_Start>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	bf14      	ite	ne
 8002a44:	2301      	movne	r3, #1
 8002a46:	2300      	moveq	r3, #0
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d001      	beq.n	8002a52 <_Z7initCANv+0x76>
		Error_Handler();
 8002a4e:	f000 fcd3 	bl	80033f8 <Error_Handler>

	if ( HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK )
 8002a52:	2102      	movs	r1, #2
 8002a54:	4808      	ldr	r0, [pc, #32]	; (8002a78 <_Z7initCANv+0x9c>)
 8002a56:	f003 fa41 	bl	8005edc <HAL_CAN_ActivateNotification>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	bf14      	ite	ne
 8002a60:	2301      	movne	r3, #1
 8002a62:	2300      	moveq	r3, #0
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d001      	beq.n	8002a6e <_Z7initCANv+0x92>
		Error_Handler();
 8002a6a:	f000 fcc5 	bl	80033f8 <Error_Handler>
}
 8002a6e:	bf00      	nop
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	200003fc 	.word	0x200003fc
 8002a78:	20000304 	.word	0x20000304

08002a7c <_ZN8PUTM_CAN14Can_tx_messageINS_11SF_FrontBoxEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 8002a7c:	b5b0      	push	{r4, r5, r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 8002a88:	68fa      	ldr	r2, [r7, #12]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4614      	mov	r4, r2
 8002a8e:	461d      	mov	r5, r3
 8002a90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a94:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002a98:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	3318      	adds	r3, #24
 8002aa0:	2208      	movs	r2, #8
 8002aa2:	68b9      	ldr	r1, [r7, #8]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f005 fd67 	bl	8008578 <memcpy>
  }
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	4618      	mov	r0, r3
 8002aae:	3710      	adds	r7, #16
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bdb0      	pop	{r4, r5, r7, pc}

08002ab4 <_Z20sendCanFrameFrontBoxv>:

HAL_StatusTypeDef sendCanFrameFrontBox()
{
 8002ab4:	b590      	push	{r4, r7, lr}
 8002ab6:	f5ad 7d1f 	sub.w	sp, sp, #636	; 0x27c
 8002aba:	af00      	add	r7, sp, #0
	auto sf_buff = sf_handler.getSmartFuses();
 8002abc:	485d      	ldr	r0, [pc, #372]	; (8002c34 <_Z20sendCanFrameFrontBoxv+0x180>)
 8002abe:	f7fd febc 	bl	800083a <_ZNK16SmartFuseHandlerILm4EE13getSmartFusesEv>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ac8:	4611      	mov	r1, r2
 8002aca:	4618      	mov	r0, r3
 8002acc:	f000 fd72 	bl	80035b4 <_ZN3etl6vectorI9SmartFuseLj4EEC1ERKS2_>

	PUTM_CAN::SF_FrontBox front_box
 8002ad0:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002ad4:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8002ad8:	461a      	mov	r2, r3
 8002ada:	2300      	movs	r3, #0
 8002adc:	6013      	str	r3, [r2, #0]
 8002ade:	6053      	str	r3, [r2, #4]
	{
		.fuse_0_inverter =
		{
			.ok = sf_buff[0].getChannelState(fuse_0_inverter) == ChannelState::Ok,
 8002ae0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7ff f895 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2100      	movs	r1, #0
 8002af0:	4618      	mov	r0, r3
 8002af2:	f7fe fc4e 	bl	8001392 <_ZN9SmartFuse15getChannelStateE7Channel>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	bf0c      	ite	eq
 8002afc:	2301      	moveq	r3, #1
 8002afe:	2300      	movne	r3, #0
 8002b00:	b2d9      	uxtb	r1, r3
			.overheat = 0,
			.undercurrent = 0,
			.overcurrent = 0,
			.current = sf_buff[0].getChannelCurrent(fuse_0_tsal_assi)
		}
	};
 8002b02:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002b06:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8002b0a:	7813      	ldrb	r3, [r2, #0]
 8002b0c:	f361 0300 	bfi	r3, r1, #0, #1
 8002b10:	7013      	strb	r3, [r2, #0]
			.current = sf_buff[0].getChannelCurrent(fuse_0_inverter)
 8002b12:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b16:	2100      	movs	r1, #0
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7ff f87c 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2100      	movs	r1, #0
 8002b22:	4618      	mov	r0, r3
 8002b24:	f7fe ff62 	bl	80019ec <_ZN9SmartFuse17getChannelCurrentE7Channel>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b2e:	b299      	uxth	r1, r3
	};
 8002b30:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002b34:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8002b38:	8813      	ldrh	r3, [r2, #0]
 8002b3a:	f361 130f 	bfi	r3, r1, #4, #12
 8002b3e:	8013      	strh	r3, [r2, #0]
			.ok = sf_buff[0].getChannelState(fuse_0_front_box) == ChannelState::Ok,
 8002b40:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b44:	2100      	movs	r1, #0
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7ff f865 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2101      	movs	r1, #1
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7fe fc1e 	bl	8001392 <_ZN9SmartFuse15getChannelStateE7Channel>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	bf0c      	ite	eq
 8002b5c:	2301      	moveq	r3, #1
 8002b5e:	2300      	movne	r3, #0
 8002b60:	b2d9      	uxtb	r1, r3
	};
 8002b62:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002b66:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8002b6a:	7893      	ldrb	r3, [r2, #2]
 8002b6c:	f361 0300 	bfi	r3, r1, #0, #1
 8002b70:	7093      	strb	r3, [r2, #2]
			.current = sf_buff[0].getChannelCurrent(fuse_0_front_box)
 8002b72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b76:	2100      	movs	r1, #0
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f7ff f84c 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2101      	movs	r1, #1
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7fe ff32 	bl	80019ec <_ZN9SmartFuse17getChannelCurrentE7Channel>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b8e:	b299      	uxth	r1, r3
	};
 8002b90:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002b94:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8002b98:	8853      	ldrh	r3, [r2, #2]
 8002b9a:	f361 130f 	bfi	r3, r1, #4, #12
 8002b9e:	8053      	strh	r3, [r2, #2]
			.ok = sf_buff[0].getChannelState(fuse_0_tsal_assi) == ChannelState::Ok,
 8002ba0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ba4:	2100      	movs	r1, #0
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f7ff f835 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002bac:	4603      	mov	r3, r0
 8002bae:	2102      	movs	r1, #2
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f7fe fbee 	bl	8001392 <_ZN9SmartFuse15getChannelStateE7Channel>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	bf0c      	ite	eq
 8002bbc:	2301      	moveq	r3, #1
 8002bbe:	2300      	movne	r3, #0
 8002bc0:	b2d9      	uxtb	r1, r3
	};
 8002bc2:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002bc6:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8002bca:	7993      	ldrb	r3, [r2, #6]
 8002bcc:	f361 0300 	bfi	r3, r1, #0, #1
 8002bd0:	7193      	strb	r3, [r2, #6]
			.current = sf_buff[0].getChannelCurrent(fuse_0_tsal_assi)
 8002bd2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002bd6:	2100      	movs	r1, #0
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f7ff f81c 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2102      	movs	r1, #2
 8002be2:	4618      	mov	r0, r3
 8002be4:	f7fe ff02 	bl	80019ec <_ZN9SmartFuse17getChannelCurrentE7Channel>
 8002be8:	4603      	mov	r3, r0
 8002bea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bee:	b299      	uxth	r1, r3
	};
 8002bf0:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002bf4:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8002bf8:	88d3      	ldrh	r3, [r2, #6]
 8002bfa:	f361 130f 	bfi	r3, r1, #4, #12
 8002bfe:	80d3      	strh	r3, [r2, #6]

	PUTM_CAN::Can_tx_message<PUTM_CAN::SF_FrontBox> sender(front_box, PUTM_CAN::can_tx_header_SF_FRONTBOX);
 8002c00:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8002c04:	1d3b      	adds	r3, r7, #4
 8002c06:	4a0c      	ldr	r2, [pc, #48]	; (8002c38 <_Z20sendCanFrameFrontBoxv+0x184>)
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7ff ff37 	bl	8002a7c <_ZN8PUTM_CAN14Can_tx_messageINS_11SF_FrontBoxEEC1ERKS1_RK19CAN_TxHeaderTypeDef>

	return sender.send(hcan1);
 8002c0e:	1d3b      	adds	r3, r7, #4
 8002c10:	490a      	ldr	r1, [pc, #40]	; (8002c3c <_Z20sendCanFrameFrontBoxv+0x188>)
 8002c12:	4618      	mov	r0, r3
 8002c14:	f000 fcf0 	bl	80035f8 <_ZN8PUTM_CAN14Can_tx_messageINS_11SF_FrontBoxEE4sendER19__CAN_HandleTypeDef>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	461c      	mov	r4, r3
 8002c1c:	bf00      	nop
	auto sf_buff = sf_handler.getSmartFuses();
 8002c1e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c22:	4618      	mov	r0, r3
 8002c24:	f000 fc3c 	bl	80034a0 <_ZN3etl6vectorI9SmartFuseLj4EED1Ev>
	return sender.send(hcan1);
 8002c28:	4623      	mov	r3, r4
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f507 771f 	add.w	r7, r7, #636	; 0x27c
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd90      	pop	{r4, r7, pc}
 8002c34:	20000470 	.word	0x20000470
 8002c38:	080096dc 	.word	0x080096dc
 8002c3c:	20000304 	.word	0x20000304

08002c40 <_ZN8PUTM_CAN14Can_tx_messageINS_20SF_CoolingAndVSafetyEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 8002c40:	b5b0      	push	{r4, r5, r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	60b9      	str	r1, [r7, #8]
 8002c4a:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 8002c4c:	68fa      	ldr	r2, [r7, #12]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4614      	mov	r4, r2
 8002c52:	461d      	mov	r5, r3
 8002c54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c58:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002c5c:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	3318      	adds	r3, #24
 8002c64:	2208      	movs	r2, #8
 8002c66:	68b9      	ldr	r1, [r7, #8]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f005 fc85 	bl	8008578 <memcpy>
  }
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	4618      	mov	r0, r3
 8002c72:	3710      	adds	r7, #16
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bdb0      	pop	{r4, r5, r7, pc}

08002c78 <_Z28sendCanFrameCoolingAndSafetyv>:

HAL_StatusTypeDef sendCanFrameCoolingAndSafety()
{
 8002c78:	b590      	push	{r4, r7, lr}
 8002c7a:	f5ad 7d1f 	sub.w	sp, sp, #636	; 0x27c
 8002c7e:	af00      	add	r7, sp, #0
	auto sf_buff = sf_handler.getSmartFuses();
 8002c80:	4875      	ldr	r0, [pc, #468]	; (8002e58 <_Z28sendCanFrameCoolingAndSafetyv+0x1e0>)
 8002c82:	f7fd fdda 	bl	800083a <_ZNK16SmartFuseHandlerILm4EE13getSmartFusesEv>
 8002c86:	4602      	mov	r2, r0
 8002c88:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c8c:	4611      	mov	r1, r2
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f000 fc90 	bl	80035b4 <_ZN3etl6vectorI9SmartFuseLj4EEC1ERKS2_>

	PUTM_CAN::SF_CoolingAndVSafety cooling_and_safety
 8002c94:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002c98:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	6013      	str	r3, [r2, #0]
 8002ca2:	6053      	str	r3, [r2, #4]
	{
		.fuse_1_fan_l =
		{
			.ok = sf_buff[1].getChannelState(fuse_1_fan_l) == ChannelState::Ok,
 8002ca4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ca8:	2101      	movs	r1, #1
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7fe ffb3 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2103      	movs	r1, #3
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f7fe fb6c 	bl	8001392 <_ZN9SmartFuse15getChannelStateE7Channel>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	bf0c      	ite	eq
 8002cc0:	2301      	moveq	r3, #1
 8002cc2:	2300      	movne	r3, #0
 8002cc4:	b2d9      	uxtb	r1, r3
			.overheat = 0,
			.undercurrent = 0,
			.overcurrent = 0,
			.current = sf_buff[2].getChannelCurrent(fuse_0_tsal_assi)
		}
	};
 8002cc6:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002cca:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8002cce:	7813      	ldrb	r3, [r2, #0]
 8002cd0:	f361 0300 	bfi	r3, r1, #0, #1
 8002cd4:	7013      	strb	r3, [r2, #0]
			.current = sf_buff[1].getChannelCurrent(fuse_0_inverter)
 8002cd6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002cda:	2101      	movs	r1, #1
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f7fe ff9a 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2100      	movs	r1, #0
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7fe fe80 	bl	80019ec <_ZN9SmartFuse17getChannelCurrentE7Channel>
 8002cec:	4603      	mov	r3, r0
 8002cee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cf2:	b299      	uxth	r1, r3
	};
 8002cf4:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002cf8:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8002cfc:	8813      	ldrh	r3, [r2, #0]
 8002cfe:	f361 130f 	bfi	r3, r1, #4, #12
 8002d02:	8013      	strh	r3, [r2, #0]
			.ok = sf_buff[1].getChannelState(fuse_1_fan_r) == ChannelState::Ok,
 8002d04:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002d08:	2101      	movs	r1, #1
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f7fe ff83 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2104      	movs	r1, #4
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7fe fb3c 	bl	8001392 <_ZN9SmartFuse15getChannelStateE7Channel>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	bf0c      	ite	eq
 8002d20:	2301      	moveq	r3, #1
 8002d22:	2300      	movne	r3, #0
 8002d24:	b2d9      	uxtb	r1, r3
	};
 8002d26:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002d2a:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8002d2e:	7893      	ldrb	r3, [r2, #2]
 8002d30:	f361 0300 	bfi	r3, r1, #0, #1
 8002d34:	7093      	strb	r3, [r2, #2]
			.current = sf_buff[1].getChannelCurrent(fuse_1_fan_r)
 8002d36:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002d3a:	2101      	movs	r1, #1
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f7fe ff6a 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2104      	movs	r1, #4
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7fe fe50 	bl	80019ec <_ZN9SmartFuse17getChannelCurrentE7Channel>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d52:	b299      	uxth	r1, r3
	};
 8002d54:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002d58:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8002d5c:	8853      	ldrh	r3, [r2, #2]
 8002d5e:	f361 130f 	bfi	r3, r1, #4, #12
 8002d62:	8053      	strh	r3, [r2, #2]
			.ok = sf_buff[3].getChannelState(fuse_0_tsal_assi) == ChannelState::Ok,
 8002d64:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002d68:	2103      	movs	r1, #3
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f7fe ff53 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2102      	movs	r1, #2
 8002d74:	4618      	mov	r0, r3
 8002d76:	f7fe fb0c 	bl	8001392 <_ZN9SmartFuse15getChannelStateE7Channel>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	bf0c      	ite	eq
 8002d80:	2301      	moveq	r3, #1
 8002d82:	2300      	movne	r3, #0
 8002d84:	b2d9      	uxtb	r1, r3
	};
 8002d86:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002d8a:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8002d8e:	7913      	ldrb	r3, [r2, #4]
 8002d90:	f361 0300 	bfi	r3, r1, #0, #1
 8002d94:	7113      	strb	r3, [r2, #4]
			.current = sf_buff[3].getChannelCurrent(fuse_0_tsal_assi)
 8002d96:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002d9a:	2103      	movs	r1, #3
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f7fe ff3a 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2102      	movs	r1, #2
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7fe fe20 	bl	80019ec <_ZN9SmartFuse17getChannelCurrentE7Channel>
 8002dac:	4603      	mov	r3, r0
 8002dae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002db2:	b299      	uxth	r1, r3
	};
 8002db4:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002db8:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8002dbc:	8893      	ldrh	r3, [r2, #4]
 8002dbe:	f361 130f 	bfi	r3, r1, #4, #12
 8002dc2:	8093      	strh	r3, [r2, #4]
			.ok = sf_buff[2].getChannelState(fuse_0_tsal_assi) == ChannelState::Ok,
 8002dc4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002dc8:	2102      	movs	r1, #2
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7fe ff23 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2102      	movs	r1, #2
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f7fe fadc 	bl	8001392 <_ZN9SmartFuse15getChannelStateE7Channel>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	bf0c      	ite	eq
 8002de0:	2301      	moveq	r3, #1
 8002de2:	2300      	movne	r3, #0
 8002de4:	b2d9      	uxtb	r1, r3
	};
 8002de6:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002dea:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8002dee:	7993      	ldrb	r3, [r2, #6]
 8002df0:	f361 0300 	bfi	r3, r1, #0, #1
 8002df4:	7193      	strb	r3, [r2, #6]
			.current = sf_buff[2].getChannelCurrent(fuse_0_tsal_assi)
 8002df6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002dfa:	2102      	movs	r1, #2
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7fe ff0a 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2102      	movs	r1, #2
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7fe fdf0 	bl	80019ec <_ZN9SmartFuse17getChannelCurrentE7Channel>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e12:	b299      	uxth	r1, r3
	};
 8002e14:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002e18:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8002e1c:	88d3      	ldrh	r3, [r2, #6]
 8002e1e:	f361 130f 	bfi	r3, r1, #4, #12
 8002e22:	80d3      	strh	r3, [r2, #6]

	PUTM_CAN::Can_tx_message<PUTM_CAN::SF_CoolingAndVSafety> sender(cooling_and_safety, PUTM_CAN::can_tx_header_SF_FRONTBOX);
 8002e24:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8002e28:	1d3b      	adds	r3, r7, #4
 8002e2a:	4a0c      	ldr	r2, [pc, #48]	; (8002e5c <_Z28sendCanFrameCoolingAndSafetyv+0x1e4>)
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f7ff ff07 	bl	8002c40 <_ZN8PUTM_CAN14Can_tx_messageINS_20SF_CoolingAndVSafetyEEC1ERKS1_RK19CAN_TxHeaderTypeDef>

	return sender.send(hcan1);
 8002e32:	1d3b      	adds	r3, r7, #4
 8002e34:	490a      	ldr	r1, [pc, #40]	; (8002e60 <_Z28sendCanFrameCoolingAndSafetyv+0x1e8>)
 8002e36:	4618      	mov	r0, r3
 8002e38:	f000 fbf2 	bl	8003620 <_ZN8PUTM_CAN14Can_tx_messageINS_20SF_CoolingAndVSafetyEE4sendER19__CAN_HandleTypeDef>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	461c      	mov	r4, r3
 8002e40:	bf00      	nop
	auto sf_buff = sf_handler.getSmartFuses();
 8002e42:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002e46:	4618      	mov	r0, r3
 8002e48:	f000 fb2a 	bl	80034a0 <_ZN3etl6vectorI9SmartFuseLj4EED1Ev>
	return sender.send(hcan1);
 8002e4c:	4623      	mov	r3, r4
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f507 771f 	add.w	r7, r7, #636	; 0x27c
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd90      	pop	{r4, r7, pc}
 8002e58:	20000470 	.word	0x20000470
 8002e5c:	080096dc 	.word	0x080096dc
 8002e60:	20000304 	.word	0x20000304

08002e64 <_ZN8PUTM_CAN14Can_tx_messageINS_5SF_DVEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 8002e64:	b5b0      	push	{r4, r5, r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	60f8      	str	r0, [r7, #12]
 8002e6c:	60b9      	str	r1, [r7, #8]
 8002e6e:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 8002e70:	68fa      	ldr	r2, [r7, #12]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4614      	mov	r4, r2
 8002e76:	461d      	mov	r5, r3
 8002e78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e7c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002e80:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	3318      	adds	r3, #24
 8002e88:	2208      	movs	r2, #8
 8002e8a:	68b9      	ldr	r1, [r7, #8]
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f005 fb73 	bl	8008578 <memcpy>
  }
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	4618      	mov	r0, r3
 8002e96:	3710      	adds	r7, #16
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bdb0      	pop	{r4, r5, r7, pc}

08002e9c <_Z14sendCanFrameDVv>:

HAL_StatusTypeDef sendCanFrameDV()
{
 8002e9c:	b590      	push	{r4, r7, lr}
 8002e9e:	f5ad 7d1f 	sub.w	sp, sp, #636	; 0x27c
 8002ea2:	af00      	add	r7, sp, #0
	auto sf_buff = sf_handler.getSmartFuses();
 8002ea4:	4875      	ldr	r0, [pc, #468]	; (800307c <_Z14sendCanFrameDVv+0x1e0>)
 8002ea6:	f7fd fcc8 	bl	800083a <_ZNK16SmartFuseHandlerILm4EE13getSmartFusesEv>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002eb0:	4611      	mov	r1, r2
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f000 fb7e 	bl	80035b4 <_ZN3etl6vectorI9SmartFuseLj4EEC1ERKS2_>

	PUTM_CAN::SF_DV dv
 8002eb8:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002ebc:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8002ec0:	461a      	mov	r2, r3
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	6013      	str	r3, [r2, #0]
 8002ec6:	6053      	str	r3, [r2, #4]
	{
		.fuse_0_box_dv =
		{
			.ok = sf_buff[2].getChannelState(fuse_2_box_dv) == ChannelState::Ok,
 8002ec8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ecc:	2102      	movs	r1, #2
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7fe fea1 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	2104      	movs	r1, #4
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f7fe fa5a 	bl	8001392 <_ZN9SmartFuse15getChannelStateE7Channel>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	bf0c      	ite	eq
 8002ee4:	2301      	moveq	r3, #1
 8002ee6:	2300      	movne	r3, #0
 8002ee8:	b2d9      	uxtb	r1, r3
			.overheat = 0,
			.undercurrent = 0,
			.overcurrent = 0,
			.current = sf_buff[1].getChannelCurrent(fuse_1_dash)
		}
	};
 8002eea:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002eee:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8002ef2:	7813      	ldrb	r3, [r2, #0]
 8002ef4:	f361 0300 	bfi	r3, r1, #0, #1
 8002ef8:	7013      	strb	r3, [r2, #0]
			.current = sf_buff[2].getChannelCurrent(fuse_2_box_dv)
 8002efa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002efe:	2102      	movs	r1, #2
 8002f00:	4618      	mov	r0, r3
 8002f02:	f7fe fe88 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002f06:	4603      	mov	r3, r0
 8002f08:	2104      	movs	r1, #4
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f7fe fd6e 	bl	80019ec <_ZN9SmartFuse17getChannelCurrentE7Channel>
 8002f10:	4603      	mov	r3, r0
 8002f12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f16:	b299      	uxth	r1, r3
	};
 8002f18:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002f1c:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8002f20:	8813      	ldrh	r3, [r2, #0]
 8002f22:	f361 130f 	bfi	r3, r1, #4, #12
 8002f26:	8013      	strh	r3, [r2, #0]
			.ok = sf_buff[0].getChannelState(fuse_0_tsal_assi) == ChannelState::Ok,
 8002f28:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002f2c:	2100      	movs	r1, #0
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f7fe fe71 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2102      	movs	r1, #2
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7fe fa2a 	bl	8001392 <_ZN9SmartFuse15getChannelStateE7Channel>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	bf0c      	ite	eq
 8002f44:	2301      	moveq	r3, #1
 8002f46:	2300      	movne	r3, #0
 8002f48:	b2d9      	uxtb	r1, r3
	};
 8002f4a:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002f4e:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8002f52:	7893      	ldrb	r3, [r2, #2]
 8002f54:	f361 0300 	bfi	r3, r1, #0, #1
 8002f58:	7093      	strb	r3, [r2, #2]
			.current = sf_buff[0].getChannelCurrent(fuse_0_tsal_assi)
 8002f5a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002f5e:	2100      	movs	r1, #0
 8002f60:	4618      	mov	r0, r3
 8002f62:	f7fe fe58 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2102      	movs	r1, #2
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7fe fd3e 	bl	80019ec <_ZN9SmartFuse17getChannelCurrentE7Channel>
 8002f70:	4603      	mov	r3, r0
 8002f72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f76:	b299      	uxth	r1, r3
	};
 8002f78:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002f7c:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8002f80:	8853      	ldrh	r3, [r2, #2]
 8002f82:	f361 130f 	bfi	r3, r1, #4, #12
 8002f86:	8053      	strh	r3, [r2, #2]
			.ok = sf_buff[1].getChannelState(fuse_1_wheel_speed_1) == ChannelState::Ok,
 8002f88:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002f8c:	2101      	movs	r1, #1
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7fe fe41 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2100      	movs	r1, #0
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7fe f9fa 	bl	8001392 <_ZN9SmartFuse15getChannelStateE7Channel>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	bf0c      	ite	eq
 8002fa4:	2301      	moveq	r3, #1
 8002fa6:	2300      	movne	r3, #0
 8002fa8:	b2d9      	uxtb	r1, r3
	};
 8002faa:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002fae:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8002fb2:	7913      	ldrb	r3, [r2, #4]
 8002fb4:	f361 0300 	bfi	r3, r1, #0, #1
 8002fb8:	7113      	strb	r3, [r2, #4]
			.current = sf_buff[1].getChannelCurrent(fuse_1_wheel_speed_1)
 8002fba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002fbe:	2101      	movs	r1, #1
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f7fe fe28 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	2100      	movs	r1, #0
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f7fe fd0e 	bl	80019ec <_ZN9SmartFuse17getChannelCurrentE7Channel>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fd6:	b299      	uxth	r1, r3
	};
 8002fd8:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002fdc:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8002fe0:	8893      	ldrh	r3, [r2, #4]
 8002fe2:	f361 130f 	bfi	r3, r1, #4, #12
 8002fe6:	8093      	strh	r3, [r2, #4]
			.ok = sf_buff[1].getChannelState(fuse_1_dash) == ChannelState::Ok,
 8002fe8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002fec:	2101      	movs	r1, #1
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7fe fe11 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2101      	movs	r1, #1
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f7fe f9ca 	bl	8001392 <_ZN9SmartFuse15getChannelStateE7Channel>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	bf0c      	ite	eq
 8003004:	2301      	moveq	r3, #1
 8003006:	2300      	movne	r3, #0
 8003008:	b2d9      	uxtb	r1, r3
	};
 800300a:	f507 731e 	add.w	r3, r7, #632	; 0x278
 800300e:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8003012:	7993      	ldrb	r3, [r2, #6]
 8003014:	f361 0300 	bfi	r3, r1, #0, #1
 8003018:	7193      	strb	r3, [r2, #6]
			.current = sf_buff[1].getChannelCurrent(fuse_1_dash)
 800301a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800301e:	2101      	movs	r1, #1
 8003020:	4618      	mov	r0, r3
 8003022:	f7fe fdf8 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8003026:	4603      	mov	r3, r0
 8003028:	2101      	movs	r1, #1
 800302a:	4618      	mov	r0, r3
 800302c:	f7fe fcde 	bl	80019ec <_ZN9SmartFuse17getChannelCurrentE7Channel>
 8003030:	4603      	mov	r3, r0
 8003032:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003036:	b299      	uxth	r1, r3
	};
 8003038:	f507 731e 	add.w	r3, r7, #632	; 0x278
 800303c:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8003040:	88d3      	ldrh	r3, [r2, #6]
 8003042:	f361 130f 	bfi	r3, r1, #4, #12
 8003046:	80d3      	strh	r3, [r2, #6]

	PUTM_CAN::Can_tx_message<PUTM_CAN::SF_DV> sender(dv, PUTM_CAN::can_tx_header_SF_DV);
 8003048:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800304c:	1d3b      	adds	r3, r7, #4
 800304e:	4a0c      	ldr	r2, [pc, #48]	; (8003080 <_Z14sendCanFrameDVv+0x1e4>)
 8003050:	4618      	mov	r0, r3
 8003052:	f7ff ff07 	bl	8002e64 <_ZN8PUTM_CAN14Can_tx_messageINS_5SF_DVEEC1ERKS1_RK19CAN_TxHeaderTypeDef>

	return sender.send(hcan1);
 8003056:	1d3b      	adds	r3, r7, #4
 8003058:	490a      	ldr	r1, [pc, #40]	; (8003084 <_Z14sendCanFrameDVv+0x1e8>)
 800305a:	4618      	mov	r0, r3
 800305c:	f000 faf4 	bl	8003648 <_ZN8PUTM_CAN14Can_tx_messageINS_5SF_DVEE4sendER19__CAN_HandleTypeDef>
 8003060:	4603      	mov	r3, r0
 8003062:	461c      	mov	r4, r3
 8003064:	bf00      	nop
	auto sf_buff = sf_handler.getSmartFuses();
 8003066:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800306a:	4618      	mov	r0, r3
 800306c:	f000 fa18 	bl	80034a0 <_ZN3etl6vectorI9SmartFuseLj4EED1Ev>
	return sender.send(hcan1);
 8003070:	4623      	mov	r3, r4
}
 8003072:	4618      	mov	r0, r3
 8003074:	f507 771f 	add.w	r7, r7, #636	; 0x27c
 8003078:	46bd      	mov	sp, r7
 800307a:	bd90      	pop	{r4, r7, pc}
 800307c:	20000470 	.word	0x20000470
 8003080:	080096f4 	.word	0x080096f4
 8003084:	20000304 	.word	0x20000304

08003088 <_ZN8PUTM_CAN14Can_tx_messageINS_5SF_WSEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 8003088:	b5b0      	push	{r4, r5, r7, lr}
 800308a:	b084      	sub	sp, #16
 800308c:	af00      	add	r7, sp, #0
 800308e:	60f8      	str	r0, [r7, #12]
 8003090:	60b9      	str	r1, [r7, #8]
 8003092:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 8003094:	68fa      	ldr	r2, [r7, #12]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4614      	mov	r4, r2
 800309a:	461d      	mov	r5, r3
 800309c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800309e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80030a0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80030a4:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	3318      	adds	r3, #24
 80030ac:	2208      	movs	r2, #8
 80030ae:	68b9      	ldr	r1, [r7, #8]
 80030b0:	4618      	mov	r0, r3
 80030b2:	f005 fa61 	bl	8008578 <memcpy>
  }
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	4618      	mov	r0, r3
 80030ba:	3710      	adds	r7, #16
 80030bc:	46bd      	mov	sp, r7
 80030be:	bdb0      	pop	{r4, r5, r7, pc}

080030c0 <_Z14sendCanFrameWSv>:

HAL_StatusTypeDef sendCanFrameWS()
{
 80030c0:	b590      	push	{r4, r7, lr}
 80030c2:	f5ad 7d1f 	sub.w	sp, sp, #636	; 0x27c
 80030c6:	af00      	add	r7, sp, #0
	auto sf_buff = sf_handler.getSmartFuses();
 80030c8:	4845      	ldr	r0, [pc, #276]	; (80031e0 <_Z14sendCanFrameWSv+0x120>)
 80030ca:	f7fd fbb6 	bl	800083a <_ZNK16SmartFuseHandlerILm4EE13getSmartFusesEv>
 80030ce:	4602      	mov	r2, r0
 80030d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80030d4:	4611      	mov	r1, r2
 80030d6:	4618      	mov	r0, r3
 80030d8:	f000 fa6c 	bl	80035b4 <_ZN3etl6vectorI9SmartFuseLj4EEC1ERKS2_>

	PUTM_CAN::SF_WS ws
 80030dc:	f507 731e 	add.w	r3, r7, #632	; 0x278
 80030e0:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 80030e4:	461a      	mov	r2, r3
 80030e6:	2300      	movs	r3, #0
 80030e8:	6013      	str	r3, [r2, #0]
 80030ea:	6053      	str	r3, [r2, #4]
	{
		.fuse_1_ws_rl =
		{
			.ok = sf_buff[1].getChannelState(fuse_1_wheel_speed_1) == ChannelState::Ok,
 80030ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80030f0:	2101      	movs	r1, #1
 80030f2:	4618      	mov	r0, r3
 80030f4:	f7fe fd8f 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2100      	movs	r1, #0
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7fe f948 	bl	8001392 <_ZN9SmartFuse15getChannelStateE7Channel>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	bf0c      	ite	eq
 8003108:	2301      	moveq	r3, #1
 800310a:	2300      	movne	r3, #0
 800310c:	b2d9      	uxtb	r1, r3
			.overheat = 0,
			.undercurrent = 0,
			.overcurrent = 0,
			.current = sf_buff[2].getChannelCurrent(fuse_2_wheel_speed_2)
		}
	};
 800310e:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8003112:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8003116:	7813      	ldrb	r3, [r2, #0]
 8003118:	f361 0300 	bfi	r3, r1, #0, #1
 800311c:	7013      	strb	r3, [r2, #0]
			.current = sf_buff[1].getChannelCurrent(fuse_1_wheel_speed_1)
 800311e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003122:	2101      	movs	r1, #1
 8003124:	4618      	mov	r0, r3
 8003126:	f7fe fd76 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 800312a:	4603      	mov	r3, r0
 800312c:	2100      	movs	r1, #0
 800312e:	4618      	mov	r0, r3
 8003130:	f7fe fc5c 	bl	80019ec <_ZN9SmartFuse17getChannelCurrentE7Channel>
 8003134:	4603      	mov	r3, r0
 8003136:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800313a:	b299      	uxth	r1, r3
	};
 800313c:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8003140:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8003144:	8813      	ldrh	r3, [r2, #0]
 8003146:	f361 130f 	bfi	r3, r1, #4, #12
 800314a:	8013      	strh	r3, [r2, #0]
			.ok = sf_buff[2].getChannelState(fuse_2_wheel_speed_2) == ChannelState::Ok,
 800314c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003150:	2102      	movs	r1, #2
 8003152:	4618      	mov	r0, r3
 8003154:	f7fe fd5f 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8003158:	4603      	mov	r3, r0
 800315a:	2103      	movs	r1, #3
 800315c:	4618      	mov	r0, r3
 800315e:	f7fe f918 	bl	8001392 <_ZN9SmartFuse15getChannelStateE7Channel>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	bf0c      	ite	eq
 8003168:	2301      	moveq	r3, #1
 800316a:	2300      	movne	r3, #0
 800316c:	b2d9      	uxtb	r1, r3
	};
 800316e:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8003172:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8003176:	7993      	ldrb	r3, [r2, #6]
 8003178:	f361 0300 	bfi	r3, r1, #0, #1
 800317c:	7193      	strb	r3, [r2, #6]
			.current = sf_buff[2].getChannelCurrent(fuse_2_wheel_speed_2)
 800317e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003182:	2102      	movs	r1, #2
 8003184:	4618      	mov	r0, r3
 8003186:	f7fe fd46 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 800318a:	4603      	mov	r3, r0
 800318c:	2103      	movs	r1, #3
 800318e:	4618      	mov	r0, r3
 8003190:	f7fe fc2c 	bl	80019ec <_ZN9SmartFuse17getChannelCurrentE7Channel>
 8003194:	4603      	mov	r3, r0
 8003196:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800319a:	b299      	uxth	r1, r3
	};
 800319c:	f507 731e 	add.w	r3, r7, #632	; 0x278
 80031a0:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 80031a4:	88d3      	ldrh	r3, [r2, #6]
 80031a6:	f361 130f 	bfi	r3, r1, #4, #12
 80031aa:	80d3      	strh	r3, [r2, #6]

	PUTM_CAN::Can_tx_message<PUTM_CAN::SF_WS> sender(ws, PUTM_CAN::can_tx_header_SF_WS);
 80031ac:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80031b0:	1d3b      	adds	r3, r7, #4
 80031b2:	4a0c      	ldr	r2, [pc, #48]	; (80031e4 <_Z14sendCanFrameWSv+0x124>)
 80031b4:	4618      	mov	r0, r3
 80031b6:	f7ff ff67 	bl	8003088 <_ZN8PUTM_CAN14Can_tx_messageINS_5SF_WSEEC1ERKS1_RK19CAN_TxHeaderTypeDef>

	return sender.send(hcan1);
 80031ba:	1d3b      	adds	r3, r7, #4
 80031bc:	490a      	ldr	r1, [pc, #40]	; (80031e8 <_Z14sendCanFrameWSv+0x128>)
 80031be:	4618      	mov	r0, r3
 80031c0:	f000 fa56 	bl	8003670 <_ZN8PUTM_CAN14Can_tx_messageINS_5SF_WSEE4sendER19__CAN_HandleTypeDef>
 80031c4:	4603      	mov	r3, r0
 80031c6:	461c      	mov	r4, r3
 80031c8:	bf00      	nop
	auto sf_buff = sf_handler.getSmartFuses();
 80031ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80031ce:	4618      	mov	r0, r3
 80031d0:	f000 f966 	bl	80034a0 <_ZN3etl6vectorI9SmartFuseLj4EED1Ev>
	return sender.send(hcan1);
 80031d4:	4623      	mov	r3, r4
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	f507 771f 	add.w	r7, r7, #636	; 0x27c
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd90      	pop	{r4, r7, pc}
 80031e0:	20000470 	.word	0x20000470
 80031e4:	0800970c 	.word	0x0800970c
 80031e8:	20000304 	.word	0x20000304

080031ec <_ZN8PUTM_CAN14Can_tx_messageINS_7SF_NUCSEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 80031ec:	b4b0      	push	{r4, r5, r7}
 80031ee:	b085      	sub	sp, #20
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	60b9      	str	r1, [r7, #8]
 80031f6:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 80031f8:	68fa      	ldr	r2, [r7, #12]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4614      	mov	r4, r2
 80031fe:	461d      	mov	r5, r3
 8003200:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003202:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003204:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003208:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	3318      	adds	r3, #24
 8003210:	68ba      	ldr	r2, [r7, #8]
 8003212:	6812      	ldr	r2, [r2, #0]
 8003214:	601a      	str	r2, [r3, #0]
  }
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	4618      	mov	r0, r3
 800321a:	3714      	adds	r7, #20
 800321c:	46bd      	mov	sp, r7
 800321e:	bcb0      	pop	{r4, r5, r7}
 8003220:	4770      	bx	lr
	...

08003224 <_Z16sendCanFrameNucsv>:

HAL_StatusTypeDef sendCanFrameNucs()
{
 8003224:	b590      	push	{r4, r7, lr}
 8003226:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
 800322a:	af00      	add	r7, sp, #0
	auto sf_buff = sf_handler.getSmartFuses();
 800322c:	482c      	ldr	r0, [pc, #176]	; (80032e0 <_Z16sendCanFrameNucsv+0xbc>)
 800322e:	f7fd fb04 	bl	800083a <_ZNK16SmartFuseHandlerILm4EE13getSmartFusesEv>
 8003232:	4602      	mov	r2, r0
 8003234:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003238:	4611      	mov	r1, r2
 800323a:	4618      	mov	r0, r3
 800323c:	f000 f9ba 	bl	80035b4 <_ZN3etl6vectorI9SmartFuseLj4EEC1ERKS2_>

	PUTM_CAN::SF_NUCS nucs
 8003240:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8003244:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 8003248:	2200      	movs	r2, #0
 800324a:	601a      	str	r2, [r3, #0]
	{
		.fuse_2_jetson =
		{
			.ok = sf_buff[2].getChannelState(fuse_2_jetson) == ChannelState::Ok,
 800324c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003250:	2102      	movs	r1, #2
 8003252:	4618      	mov	r0, r3
 8003254:	f7fe fcdf 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 8003258:	4603      	mov	r3, r0
 800325a:	2105      	movs	r1, #5
 800325c:	4618      	mov	r0, r3
 800325e:	f7fe f898 	bl	8001392 <_ZN9SmartFuse15getChannelStateE7Channel>
 8003262:	4603      	mov	r3, r0
 8003264:	2b00      	cmp	r3, #0
 8003266:	bf0c      	ite	eq
 8003268:	2301      	moveq	r3, #1
 800326a:	2300      	movne	r3, #0
 800326c:	b2d9      	uxtb	r1, r3
			.overheat = 0,
			.undercurrent = 0,
			.overcurrent = 0,
			.current = 0
		}
	};
 800326e:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8003272:	f5a3 7214 	sub.w	r2, r3, #592	; 0x250
 8003276:	7813      	ldrb	r3, [r2, #0]
 8003278:	f361 0300 	bfi	r3, r1, #0, #1
 800327c:	7013      	strb	r3, [r2, #0]
			.current = sf_buff[2].getChannelCurrent(fuse_2_jetson)
 800327e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003282:	2102      	movs	r1, #2
 8003284:	4618      	mov	r0, r3
 8003286:	f7fe fcc6 	bl	8001c16 <_ZN3etl7ivectorI9SmartFuseEixEj>
 800328a:	4603      	mov	r3, r0
 800328c:	2105      	movs	r1, #5
 800328e:	4618      	mov	r0, r3
 8003290:	f7fe fbac 	bl	80019ec <_ZN9SmartFuse17getChannelCurrentE7Channel>
 8003294:	4603      	mov	r3, r0
 8003296:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800329a:	b299      	uxth	r1, r3
	};
 800329c:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80032a0:	f5a3 7214 	sub.w	r2, r3, #592	; 0x250
 80032a4:	8813      	ldrh	r3, [r2, #0]
 80032a6:	f361 130f 	bfi	r3, r1, #4, #12
 80032aa:	8013      	strh	r3, [r2, #0]

	PUTM_CAN::Can_tx_message<PUTM_CAN::SF_NUCS> sender(nucs, PUTM_CAN::can_tx_header_SF_NUCS);
 80032ac:	f107 0120 	add.w	r1, r7, #32
 80032b0:	463b      	mov	r3, r7
 80032b2:	4a0c      	ldr	r2, [pc, #48]	; (80032e4 <_Z16sendCanFrameNucsv+0xc0>)
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7ff ff99 	bl	80031ec <_ZN8PUTM_CAN14Can_tx_messageINS_7SF_NUCSEEC1ERKS1_RK19CAN_TxHeaderTypeDef>

	return sender.send(hcan1);
 80032ba:	463b      	mov	r3, r7
 80032bc:	490a      	ldr	r1, [pc, #40]	; (80032e8 <_Z16sendCanFrameNucsv+0xc4>)
 80032be:	4618      	mov	r0, r3
 80032c0:	f000 f9ea 	bl	8003698 <_ZN8PUTM_CAN14Can_tx_messageINS_7SF_NUCSEE4sendER19__CAN_HandleTypeDef>
 80032c4:	4603      	mov	r3, r0
 80032c6:	461c      	mov	r4, r3
 80032c8:	bf00      	nop
	auto sf_buff = sf_handler.getSmartFuses();
 80032ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032ce:	4618      	mov	r0, r3
 80032d0:	f000 f8e6 	bl	80034a0 <_ZN3etl6vectorI9SmartFuseLj4EED1Ev>
	return sender.send(hcan1);
 80032d4:	4623      	mov	r3, r4
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	f507 771d 	add.w	r7, r7, #628	; 0x274
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd90      	pop	{r4, r7, pc}
 80032e0:	20000470 	.word	0x20000470
 80032e4:	08009724 	.word	0x08009724
 80032e8:	20000304 	.word	0x20000304

080032ec <_ZN8PUTM_CAN14Can_tx_messageINS_9SF_safetyEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 80032ec:	b5b0      	push	{r4, r5, r7, lr}
 80032ee:	b084      	sub	sp, #16
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	60f8      	str	r0, [r7, #12]
 80032f4:	60b9      	str	r1, [r7, #8]
 80032f6:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4614      	mov	r4, r2
 80032fe:	461d      	mov	r5, r3
 8003300:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003302:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003304:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003308:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	3318      	adds	r3, #24
 8003310:	2205      	movs	r2, #5
 8003312:	68b9      	ldr	r1, [r7, #8]
 8003314:	4618      	mov	r0, r3
 8003316:	f005 f92f 	bl	8008578 <memcpy>
  }
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	4618      	mov	r0, r3
 800331e:	3710      	adds	r7, #16
 8003320:	46bd      	mov	sp, r7
 8003322:	bdb0      	pop	{r4, r5, r7, pc}

08003324 <_Z18sendCanFrameSafetyv>:

HAL_StatusTypeDef sendCanFrameSafety()
{
 8003324:	b590      	push	{r4, r7, lr}
 8003326:	f5ad 7d1f 	sub.w	sp, sp, #636	; 0x27c
 800332a:	af00      	add	r7, sp, #0
	auto sf_buff = sf_handler.getSmartFuses();
 800332c:	482a      	ldr	r0, [pc, #168]	; (80033d8 <_Z18sendCanFrameSafetyv+0xb4>)
 800332e:	f7fd fa84 	bl	800083a <_ZNK16SmartFuseHandlerILm4EE13getSmartFusesEv>
 8003332:	4602      	mov	r2, r0
 8003334:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003338:	4611      	mov	r1, r2
 800333a:	4618      	mov	r0, r3
 800333c:	f000 f93a 	bl	80035b4 <_ZN3etl6vectorI9SmartFuseLj4EEC1ERKS2_>

	PUTM_CAN::SF_safety safety
	{
		.firewall = safety_ams.isActive(),
 8003340:	4826      	ldr	r0, [pc, #152]	; (80033dc <_Z18sendCanFrameSafetyv+0xb8>)
 8003342:	f7fe fdd7 	bl	8001ef4 <_ZN13GpioInElement8isActiveEv>
 8003346:	4603      	mov	r3, r0
 8003348:	461a      	mov	r2, r3
		.hvd = safety_hvd.isActive(),
		.inverter = safety_spare.isActive(),
		.dv = safety_td.isActive(),
		.tsms = safety_tms.isActive()
	};
 800334a:	f507 731e 	add.w	r3, r7, #632	; 0x278
 800334e:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8003352:	701a      	strb	r2, [r3, #0]
		.hvd = safety_hvd.isActive(),
 8003354:	4822      	ldr	r0, [pc, #136]	; (80033e0 <_Z18sendCanFrameSafetyv+0xbc>)
 8003356:	f7fe fdcd 	bl	8001ef4 <_ZN13GpioInElement8isActiveEv>
 800335a:	4603      	mov	r3, r0
 800335c:	461a      	mov	r2, r3
	};
 800335e:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8003362:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8003366:	705a      	strb	r2, [r3, #1]
		.inverter = safety_spare.isActive(),
 8003368:	481e      	ldr	r0, [pc, #120]	; (80033e4 <_Z18sendCanFrameSafetyv+0xc0>)
 800336a:	f7fe fdc3 	bl	8001ef4 <_ZN13GpioInElement8isActiveEv>
 800336e:	4603      	mov	r3, r0
 8003370:	461a      	mov	r2, r3
	};
 8003372:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8003376:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 800337a:	709a      	strb	r2, [r3, #2]
		.dv = safety_td.isActive(),
 800337c:	481a      	ldr	r0, [pc, #104]	; (80033e8 <_Z18sendCanFrameSafetyv+0xc4>)
 800337e:	f7fe fdb9 	bl	8001ef4 <_ZN13GpioInElement8isActiveEv>
 8003382:	4603      	mov	r3, r0
 8003384:	461a      	mov	r2, r3
	};
 8003386:	f507 731e 	add.w	r3, r7, #632	; 0x278
 800338a:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 800338e:	70da      	strb	r2, [r3, #3]
		.tsms = safety_tms.isActive()
 8003390:	4816      	ldr	r0, [pc, #88]	; (80033ec <_Z18sendCanFrameSafetyv+0xc8>)
 8003392:	f7fe fdaf 	bl	8001ef4 <_ZN13GpioInElement8isActiveEv>
 8003396:	4603      	mov	r3, r0
 8003398:	461a      	mov	r2, r3
	};
 800339a:	f507 731e 	add.w	r3, r7, #632	; 0x278
 800339e:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 80033a2:	711a      	strb	r2, [r3, #4]

	PUTM_CAN::Can_tx_message<PUTM_CAN::SF_safety> sender(safety, PUTM_CAN::can_tx_header_SF_SAFETY);
 80033a4:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80033a8:	1d3b      	adds	r3, r7, #4
 80033aa:	4a11      	ldr	r2, [pc, #68]	; (80033f0 <_Z18sendCanFrameSafetyv+0xcc>)
 80033ac:	4618      	mov	r0, r3
 80033ae:	f7ff ff9d 	bl	80032ec <_ZN8PUTM_CAN14Can_tx_messageINS_9SF_safetyEEC1ERKS1_RK19CAN_TxHeaderTypeDef>

	return sender.send(hcan1);
 80033b2:	1d3b      	adds	r3, r7, #4
 80033b4:	490f      	ldr	r1, [pc, #60]	; (80033f4 <_Z18sendCanFrameSafetyv+0xd0>)
 80033b6:	4618      	mov	r0, r3
 80033b8:	f000 f982 	bl	80036c0 <_ZN8PUTM_CAN14Can_tx_messageINS_9SF_safetyEE4sendER19__CAN_HandleTypeDef>
 80033bc:	4603      	mov	r3, r0
 80033be:	461c      	mov	r4, r3
 80033c0:	bf00      	nop
	auto sf_buff = sf_handler.getSmartFuses();
 80033c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80033c6:	4618      	mov	r0, r3
 80033c8:	f000 f86a 	bl	80034a0 <_ZN3etl6vectorI9SmartFuseLj4EED1Ev>
	return sender.send(hcan1);
 80033cc:	4623      	mov	r3, r4
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	f507 771f 	add.w	r7, r7, #636	; 0x27c
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd90      	pop	{r4, r7, pc}
 80033d8:	20000470 	.word	0x20000470
 80033dc:	200003ac 	.word	0x200003ac
 80033e0:	200003ec 	.word	0x200003ec
 80033e4:	200003bc 	.word	0x200003bc
 80033e8:	200003dc 	.word	0x200003dc
 80033ec:	200003cc 	.word	0x200003cc
 80033f0:	0800973c 	.word	0x0800973c
 80033f4:	20000304 	.word	0x20000304

080033f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/*User can add his own implementation to report the HAL error return state */
	led_ok.deactivate();
 80033fc:	4807      	ldr	r0, [pc, #28]	; (800341c <Error_Handler+0x24>)
 80033fe:	f7fe fd4a 	bl	8001e96 <_ZN14GpioOutElement10deactivateEv>
	led_warning_1.deactivate();
 8003402:	4807      	ldr	r0, [pc, #28]	; (8003420 <Error_Handler+0x28>)
 8003404:	f7fe fd47 	bl	8001e96 <_ZN14GpioOutElement10deactivateEv>
	led_warning_2.deactivate();
 8003408:	4806      	ldr	r0, [pc, #24]	; (8003424 <Error_Handler+0x2c>)
 800340a:	f7fe fd44 	bl	8001e96 <_ZN14GpioOutElement10deactivateEv>
	led_error.activate();
 800340e:	4806      	ldr	r0, [pc, #24]	; (8003428 <Error_Handler+0x30>)
 8003410:	f7fe fd2a 	bl	8001e68 <_ZN14GpioOutElement8activateEv>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003414:	b672      	cpsid	i
}
 8003416:	bf00      	nop

	__disable_irq();
	while (1) {}
 8003418:	e7fe      	b.n	8003418 <Error_Handler+0x20>
 800341a:	bf00      	nop
 800341c:	2000032c 	.word	0x2000032c
 8003420:	2000033c 	.word	0x2000033c
 8003424:	2000034c 	.word	0x2000034c
 8003428:	2000035c 	.word	0x2000035c

0800342c <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE5beginEv>:
      begin() noexcept
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 8003434:	6878      	ldr	r0, [r7, #4]
 8003436:	f000 f957 	bl	80036e8 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE4dataEv>
 800343a:	4603      	mov	r3, r0
 800343c:	4618      	mov	r0, r3
 800343e:	3708      	adds	r7, #8
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}

08003444 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE3endEv>:
      end() noexcept
 8003444:	b580      	push	{r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f000 f94b 	bl	80036e8 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE4dataEv>
 8003452:	4603      	mov	r3, r0
 8003454:	3384      	adds	r3, #132	; 0x84
 8003456:	4618      	mov	r0, r3
 8003458:	3708      	adds	r7, #8
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}

0800345e <_ZN3etl7ivectorI9SmartFuseED1Ev>:
  class ivector : public etl::vector_base
 800345e:	b580      	push	{r7, lr}
 8003460:	b082      	sub	sp, #8
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4618      	mov	r0, r3
 800346a:	f7fe fe88 	bl	800217e <_ZN3etl11vector_baseD1Ev>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4618      	mov	r0, r3
 8003472:	3708      	adds	r7, #8
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <_ZN3etl6vectorI9SmartFuseLj4EEC1Ev>:
    static const size_t MAX_SIZE = MAX_SIZE_;

    //*************************************************************************
    /// Constructor.
    //*************************************************************************
    vector()
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
      : etl::ivector<T>(reinterpret_cast<T*>(&buffer), MAX_SIZE)
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	330c      	adds	r3, #12
 8003486:	2204      	movs	r2, #4
 8003488:	4619      	mov	r1, r3
 800348a:	f000 f93a 	bl	8003702 <_ZN3etl7ivectorI9SmartFuseEC1EPS1_j>
    {
      this->initialise();
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4618      	mov	r0, r3
 8003492:	f000 f94c 	bl	800372e <_ZN3etl7ivectorI9SmartFuseE10initialiseEv>
    }
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4618      	mov	r0, r3
 800349a:	3708      	adds	r7, #8
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}

080034a0 <_ZN3etl6vectorI9SmartFuseLj4EED1Ev>:
#endif

    //*************************************************************************
    /// Destructor.
    //*************************************************************************
    ~vector()
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
    {
      this->clear();
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	4618      	mov	r0, r3
 80034ac:	f000 f953 	bl	8003756 <_ZN3etl7ivectorI9SmartFuseE5clearEv>
    }
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	4618      	mov	r0, r3
 80034b4:	f7ff ffd3 	bl	800345e <_ZN3etl7ivectorI9SmartFuseED1Ev>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	4618      	mov	r0, r3
 80034bc:	3708      	adds	r7, #8
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}

080034c2 <_ZNSt5arrayI13GpioInElementLj5EE5beginEv>:
      begin() noexcept
 80034c2:	b580      	push	{r7, lr}
 80034c4:	b082      	sub	sp, #8
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 f94e 	bl	800376c <_ZNSt5arrayI13GpioInElementLj5EE4dataEv>
 80034d0:	4603      	mov	r3, r0
 80034d2:	4618      	mov	r0, r3
 80034d4:	3708      	adds	r7, #8
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}

080034da <_ZNSt5arrayI13GpioInElementLj5EE3endEv>:
      end() noexcept
 80034da:	b580      	push	{r7, lr}
 80034dc:	b082      	sub	sp, #8
 80034de:	af00      	add	r7, sp, #0
 80034e0:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 f942 	bl	800376c <_ZNSt5arrayI13GpioInElementLj5EE4dataEv>
 80034e8:	4603      	mov	r3, r0
 80034ea:	3350      	adds	r3, #80	; 0x50
 80034ec:	4618      	mov	r0, r3
 80034ee:	3708      	adds	r7, #8
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <_ZNSt5arrayIS_ItLj6EELj4EE5beginEv>:
      begin() noexcept
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b082      	sub	sp, #8
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 80034fc:	6878      	ldr	r0, [r7, #4]
 80034fe:	f000 f942 	bl	8003786 <_ZNSt5arrayIS_ItLj6EELj4EE4dataEv>
 8003502:	4603      	mov	r3, r0
 8003504:	4618      	mov	r0, r3
 8003506:	3708      	adds	r7, #8
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}

0800350c <_ZNSt5arrayIS_ItLj6EELj4EE3endEv>:
      end() noexcept
 800350c:	b580      	push	{r7, lr}
 800350e:	b082      	sub	sp, #8
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f000 f936 	bl	8003786 <_ZNSt5arrayIS_ItLj6EELj4EE4dataEv>
 800351a:	4603      	mov	r3, r0
 800351c:	3330      	adds	r3, #48	; 0x30
 800351e:	4618      	mov	r0, r3
 8003520:	3708      	adds	r7, #8
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}

08003526 <_ZNSt5arrayItLj6EE5beginEv>:
      begin() noexcept
 8003526:	b580      	push	{r7, lr}
 8003528:	b082      	sub	sp, #8
 800352a:	af00      	add	r7, sp, #0
 800352c:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f000 f936 	bl	80037a0 <_ZNSt5arrayItLj6EE4dataEv>
 8003534:	4603      	mov	r3, r0
 8003536:	4618      	mov	r0, r3
 8003538:	3708      	adds	r7, #8
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}

0800353e <_ZNSt5arrayItLj6EE3endEv>:
      end() noexcept
 800353e:	b580      	push	{r7, lr}
 8003540:	b082      	sub	sp, #8
 8003542:	af00      	add	r7, sp, #0
 8003544:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f000 f92a 	bl	80037a0 <_ZNSt5arrayItLj6EE4dataEv>
 800354c:	4603      	mov	r3, r0
 800354e:	330c      	adds	r3, #12
 8003550:	4618      	mov	r0, r3
 8003552:	3708      	adds	r7, #8
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}

08003558 <_ZNSt5arrayI14SmartFuseStateLj4EE5beginEv>:
      begin() noexcept
 8003558:	b580      	push	{r7, lr}
 800355a:	b082      	sub	sp, #8
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f000 f92a 	bl	80037ba <_ZNSt5arrayI14SmartFuseStateLj4EE4dataEv>
 8003566:	4603      	mov	r3, r0
 8003568:	4618      	mov	r0, r3
 800356a:	3708      	adds	r7, #8
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}

08003570 <_ZNSt5arrayI14SmartFuseStateLj4EE3endEv>:
      end() noexcept
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f000 f91e 	bl	80037ba <_ZNSt5arrayI14SmartFuseStateLj4EE4dataEv>
 800357e:	4603      	mov	r3, r0
 8003580:	3304      	adds	r3, #4
 8003582:	4618      	mov	r0, r3
 8003584:	3708      	adds	r7, #8
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
	...

0800358c <_ZN8PUTM_CAN14Can_tx_messageINS_7SF_mainEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 800358c:	b580      	push	{r7, lr}
 800358e:	b082      	sub	sp, #8
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 8003596:	6879      	ldr	r1, [r7, #4]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f103 0218 	add.w	r2, r3, #24
 800359e:	4b04      	ldr	r3, [pc, #16]	; (80035b0 <_ZN8PUTM_CAN14Can_tx_messageINS_7SF_mainEE4sendER19__CAN_HandleTypeDef+0x24>)
 80035a0:	6838      	ldr	r0, [r7, #0]
 80035a2:	f002 faae 	bl	8005b02 <HAL_CAN_AddTxMessage>
 80035a6:	4603      	mov	r3, r0
  }
 80035a8:	4618      	mov	r0, r3
 80035aa:	3708      	adds	r7, #8
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}
 80035b0:	200006bc 	.word	0x200006bc

080035b4 <_ZN3etl6vectorI9SmartFuseLj4EEC1ERKS2_>:
    vector(const vector& other)
 80035b4:	b5b0      	push	{r4, r5, r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	6039      	str	r1, [r7, #0]
      : etl::ivector<T>(reinterpret_cast<T*>(&buffer), MAX_SIZE)
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	330c      	adds	r3, #12
 80035c4:	2204      	movs	r2, #4
 80035c6:	4619      	mov	r1, r3
 80035c8:	f000 f89b 	bl	8003702 <_ZN3etl7ivectorI9SmartFuseEC1EPS1_j>
      this->assign(other.begin(), other.end());
 80035cc:	687c      	ldr	r4, [r7, #4]
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	4618      	mov	r0, r3
 80035d2:	f000 f8ff 	bl	80037d4 <_ZNK3etl7ivectorI9SmartFuseE5beginEv>
 80035d6:	4605      	mov	r5, r0
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	4618      	mov	r0, r3
 80035dc:	f000 f906 	bl	80037ec <_ZNK3etl7ivectorI9SmartFuseE3endEv>
 80035e0:	4603      	mov	r3, r0
 80035e2:	461a      	mov	r2, r3
 80035e4:	4629      	mov	r1, r5
 80035e6:	4620      	mov	r0, r4
 80035e8:	f000 f90c 	bl	8003804 <_ZN3etl7ivectorI9SmartFuseE6assignIPKS1_EENS_9enable_ifIXntsrNS_11is_integralIT_EE5valueEvE4typeES8_S8_>
    }
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	4618      	mov	r0, r3
 80035f0:	3708      	adds	r7, #8
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080035f8 <_ZN8PUTM_CAN14Can_tx_messageINS_11SF_FrontBoxEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b082      	sub	sp, #8
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
 8003600:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 8003602:	6879      	ldr	r1, [r7, #4]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	f103 0218 	add.w	r2, r3, #24
 800360a:	4b04      	ldr	r3, [pc, #16]	; (800361c <_ZN8PUTM_CAN14Can_tx_messageINS_11SF_FrontBoxEE4sendER19__CAN_HandleTypeDef+0x24>)
 800360c:	6838      	ldr	r0, [r7, #0]
 800360e:	f002 fa78 	bl	8005b02 <HAL_CAN_AddTxMessage>
 8003612:	4603      	mov	r3, r0
  }
 8003614:	4618      	mov	r0, r3
 8003616:	3708      	adds	r7, #8
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	200006c0 	.word	0x200006c0

08003620 <_ZN8PUTM_CAN14Can_tx_messageINS_20SF_CoolingAndVSafetyEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 8003620:	b580      	push	{r7, lr}
 8003622:	b082      	sub	sp, #8
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 800362a:	6879      	ldr	r1, [r7, #4]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	f103 0218 	add.w	r2, r3, #24
 8003632:	4b04      	ldr	r3, [pc, #16]	; (8003644 <_ZN8PUTM_CAN14Can_tx_messageINS_20SF_CoolingAndVSafetyEE4sendER19__CAN_HandleTypeDef+0x24>)
 8003634:	6838      	ldr	r0, [r7, #0]
 8003636:	f002 fa64 	bl	8005b02 <HAL_CAN_AddTxMessage>
 800363a:	4603      	mov	r3, r0
  }
 800363c:	4618      	mov	r0, r3
 800363e:	3708      	adds	r7, #8
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}
 8003644:	200006c4 	.word	0x200006c4

08003648 <_ZN8PUTM_CAN14Can_tx_messageINS_5SF_DVEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 8003648:	b580      	push	{r7, lr}
 800364a:	b082      	sub	sp, #8
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 8003652:	6879      	ldr	r1, [r7, #4]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f103 0218 	add.w	r2, r3, #24
 800365a:	4b04      	ldr	r3, [pc, #16]	; (800366c <_ZN8PUTM_CAN14Can_tx_messageINS_5SF_DVEE4sendER19__CAN_HandleTypeDef+0x24>)
 800365c:	6838      	ldr	r0, [r7, #0]
 800365e:	f002 fa50 	bl	8005b02 <HAL_CAN_AddTxMessage>
 8003662:	4603      	mov	r3, r0
  }
 8003664:	4618      	mov	r0, r3
 8003666:	3708      	adds	r7, #8
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}
 800366c:	200006c8 	.word	0x200006c8

08003670 <_ZN8PUTM_CAN14Can_tx_messageINS_5SF_WSEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 8003670:	b580      	push	{r7, lr}
 8003672:	b082      	sub	sp, #8
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 800367a:	6879      	ldr	r1, [r7, #4]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	f103 0218 	add.w	r2, r3, #24
 8003682:	4b04      	ldr	r3, [pc, #16]	; (8003694 <_ZN8PUTM_CAN14Can_tx_messageINS_5SF_WSEE4sendER19__CAN_HandleTypeDef+0x24>)
 8003684:	6838      	ldr	r0, [r7, #0]
 8003686:	f002 fa3c 	bl	8005b02 <HAL_CAN_AddTxMessage>
 800368a:	4603      	mov	r3, r0
  }
 800368c:	4618      	mov	r0, r3
 800368e:	3708      	adds	r7, #8
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}
 8003694:	200006cc 	.word	0x200006cc

08003698 <_ZN8PUTM_CAN14Can_tx_messageINS_7SF_NUCSEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 8003698:	b580      	push	{r7, lr}
 800369a:	b082      	sub	sp, #8
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 80036a2:	6879      	ldr	r1, [r7, #4]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	f103 0218 	add.w	r2, r3, #24
 80036aa:	4b04      	ldr	r3, [pc, #16]	; (80036bc <_ZN8PUTM_CAN14Can_tx_messageINS_7SF_NUCSEE4sendER19__CAN_HandleTypeDef+0x24>)
 80036ac:	6838      	ldr	r0, [r7, #0]
 80036ae:	f002 fa28 	bl	8005b02 <HAL_CAN_AddTxMessage>
 80036b2:	4603      	mov	r3, r0
  }
 80036b4:	4618      	mov	r0, r3
 80036b6:	3708      	adds	r7, #8
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	200006d0 	.word	0x200006d0

080036c0 <_ZN8PUTM_CAN14Can_tx_messageINS_9SF_safetyEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 80036ca:	6879      	ldr	r1, [r7, #4]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f103 0218 	add.w	r2, r3, #24
 80036d2:	4b04      	ldr	r3, [pc, #16]	; (80036e4 <_ZN8PUTM_CAN14Can_tx_messageINS_9SF_safetyEE4sendER19__CAN_HandleTypeDef+0x24>)
 80036d4:	6838      	ldr	r0, [r7, #0]
 80036d6:	f002 fa14 	bl	8005b02 <HAL_CAN_AddTxMessage>
 80036da:	4603      	mov	r3, r0
  }
 80036dc:	4618      	mov	r0, r3
 80036de:	3708      	adds	r7, #8
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	200006d4 	.word	0x200006d4

080036e8 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE4dataEv>:
      data() noexcept
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b082      	sub	sp, #8
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	4618      	mov	r0, r3
 80036f4:	f000 f8b4 	bl	8003860 <_ZNSt14__array_traitsIPN8PUTM_CAN11Device_baseELj33EE6_S_ptrERA33_KS2_>
 80036f8:	4603      	mov	r3, r0
 80036fa:	4618      	mov	r0, r3
 80036fc:	3708      	adds	r7, #8
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}

08003702 <_ZN3etl7ivectorI9SmartFuseEC1EPS1_j>:
    ivector(T* p_buffer_, size_t MAX_SIZE)
 8003702:	b580      	push	{r7, lr}
 8003704:	b084      	sub	sp, #16
 8003706:	af00      	add	r7, sp, #0
 8003708:	60f8      	str	r0, [r7, #12]
 800370a:	60b9      	str	r1, [r7, #8]
 800370c:	607a      	str	r2, [r7, #4]
      , p_end(p_buffer_)
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	6879      	ldr	r1, [r7, #4]
 8003712:	4618      	mov	r0, r3
 8003714:	f7fe fd24 	bl	8002160 <_ZN3etl11vector_baseC1Ej>
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	68ba      	ldr	r2, [r7, #8]
 800371c:	605a      	str	r2, [r3, #4]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	68ba      	ldr	r2, [r7, #8]
 8003722:	609a      	str	r2, [r3, #8]
    }
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	4618      	mov	r0, r3
 8003728:	3710      	adds	r7, #16
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}

0800372e <_ZN3etl7ivectorI9SmartFuseE10initialiseEv>:
    void initialise()
 800372e:	b580      	push	{r7, lr}
 8003730:	b082      	sub	sp, #8
 8003732:	af00      	add	r7, sp, #0
 8003734:	6078      	str	r0, [r7, #4]
      etl::destroy(p_buffer, p_end);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685a      	ldr	r2, [r3, #4]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	4619      	mov	r1, r3
 8003740:	4610      	mov	r0, r2
 8003742:	f000 f898 	bl	8003876 <_ZN3etl7destroyIP9SmartFuseEENS_9enable_ifIXsrNS_25is_trivially_destructibleINS_15iterator_traitsIT_NS3_IXntsrNS_14is_fundamentalIS6_EE5valueEvE4typeEE10value_typeEEE5valueEvE4typeES6_S6_>
      p_end = p_buffer;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	685a      	ldr	r2, [r3, #4]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	609a      	str	r2, [r3, #8]
    }
 800374e:	bf00      	nop
 8003750:	3708      	adds	r7, #8
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}

08003756 <_ZN3etl7ivectorI9SmartFuseE5clearEv>:
    void clear()
 8003756:	b580      	push	{r7, lr}
 8003758:	b082      	sub	sp, #8
 800375a:	af00      	add	r7, sp, #0
 800375c:	6078      	str	r0, [r7, #4]
      initialise();
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f7ff ffe5 	bl	800372e <_ZN3etl7ivectorI9SmartFuseE10initialiseEv>
    }
 8003764:	bf00      	nop
 8003766:	3708      	adds	r7, #8
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}

0800376c <_ZNSt5arrayI13GpioInElementLj5EE4dataEv>:
      data() noexcept
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	4618      	mov	r0, r3
 8003778:	f000 f888 	bl	800388c <_ZNSt14__array_traitsI13GpioInElementLj5EE6_S_ptrERA5_KS0_>
 800377c:	4603      	mov	r3, r0
 800377e:	4618      	mov	r0, r3
 8003780:	3708      	adds	r7, #8
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}

08003786 <_ZNSt5arrayIS_ItLj6EELj4EE4dataEv>:
      data() noexcept
 8003786:	b580      	push	{r7, lr}
 8003788:	b082      	sub	sp, #8
 800378a:	af00      	add	r7, sp, #0
 800378c:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4618      	mov	r0, r3
 8003792:	f000 f886 	bl	80038a2 <_ZNSt14__array_traitsISt5arrayItLj6EELj4EE6_S_ptrERA4_KS1_>
 8003796:	4603      	mov	r3, r0
 8003798:	4618      	mov	r0, r3
 800379a:	3708      	adds	r7, #8
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}

080037a0 <_ZNSt5arrayItLj6EE4dataEv>:
      data() noexcept
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b082      	sub	sp, #8
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	4618      	mov	r0, r3
 80037ac:	f000 f884 	bl	80038b8 <_ZNSt14__array_traitsItLj6EE6_S_ptrERA6_Kt>
 80037b0:	4603      	mov	r3, r0
 80037b2:	4618      	mov	r0, r3
 80037b4:	3708      	adds	r7, #8
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}

080037ba <_ZNSt5arrayI14SmartFuseStateLj4EE4dataEv>:
      data() noexcept
 80037ba:	b580      	push	{r7, lr}
 80037bc:	b082      	sub	sp, #8
 80037be:	af00      	add	r7, sp, #0
 80037c0:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4618      	mov	r0, r3
 80037c6:	f000 f882 	bl	80038ce <_ZNSt14__array_traitsI14SmartFuseStateLj4EE6_S_ptrERA4_KS0_>
 80037ca:	4603      	mov	r3, r0
 80037cc:	4618      	mov	r0, r3
 80037ce:	3708      	adds	r7, #8
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}

080037d4 <_ZNK3etl7ivectorI9SmartFuseE5beginEv>:
    const_iterator begin() const
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
      return p_buffer;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	685b      	ldr	r3, [r3, #4]
    }
 80037e0:	4618      	mov	r0, r3
 80037e2:	370c      	adds	r7, #12
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr

080037ec <_ZNK3etl7ivectorI9SmartFuseE3endEv>:
    const_iterator end() const
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
      return p_end;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	689b      	ldr	r3, [r3, #8]
    }
 80037f8:	4618      	mov	r0, r3
 80037fa:	370c      	adds	r7, #12
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr

08003804 <_ZN3etl7ivectorI9SmartFuseE6assignIPKS1_EENS_9enable_ifIXntsrNS_11is_integralIT_EE5valueEvE4typeES8_S8_>:
      assign(TIterator first, TIterator last)
 8003804:	b580      	push	{r7, lr}
 8003806:	b086      	sub	sp, #24
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
      difference_type d = etl::distance(first, last);
 8003810:	6879      	ldr	r1, [r7, #4]
 8003812:	68b8      	ldr	r0, [r7, #8]
 8003814:	f000 f866 	bl	80038e4 <_ZN3etl8distanceIPK9SmartFuseEENSt15iterator_traitsIT_E15difference_typeES5_S5_>
 8003818:	6178      	str	r0, [r7, #20]
      ETL_ASSERT(static_cast<size_t>(d) <= CAPACITY, ETL_ERROR(vector_full));
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	429a      	cmp	r2, r3
 8003822:	d206      	bcs.n	8003832 <_ZN3etl7ivectorI9SmartFuseE6assignIPKS1_EENS_9enable_ifIXntsrNS_11is_integralIT_EE5valueEvE4typeES8_S8_+0x2e>
 8003824:	4b0b      	ldr	r3, [pc, #44]	; (8003854 <_ZN3etl7ivectorI9SmartFuseE6assignIPKS1_EENS_9enable_ifIXntsrNS_11is_integralIT_EE5valueEvE4typeES8_S8_+0x50>)
 8003826:	4a0c      	ldr	r2, [pc, #48]	; (8003858 <_ZN3etl7ivectorI9SmartFuseE6assignIPKS1_EENS_9enable_ifIXntsrNS_11is_integralIT_EE5valueEvE4typeES8_S8_+0x54>)
 8003828:	f240 1187 	movw	r1, #391	; 0x187
 800382c:	480b      	ldr	r0, [pc, #44]	; (800385c <_ZN3etl7ivectorI9SmartFuseE6assignIPKS1_EENS_9enable_ifIXntsrNS_11is_integralIT_EE5valueEvE4typeES8_S8_+0x58>)
 800382e:	f004 fe41 	bl	80084b4 <__assert_func>
      initialise();
 8003832:	68f8      	ldr	r0, [r7, #12]
 8003834:	f7ff ff7b 	bl	800372e <_ZN3etl7ivectorI9SmartFuseE10initialiseEv>
      p_end = etl::uninitialized_copy(first, last, p_buffer);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	461a      	mov	r2, r3
 800383e:	6879      	ldr	r1, [r7, #4]
 8003840:	68b8      	ldr	r0, [r7, #8]
 8003842:	f000 f85d 	bl	8003900 <_ZN3etl18uninitialized_copyIPK9SmartFusePS1_EET0_T_S6_S5_>
 8003846:	4602      	mov	r2, r0
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	609a      	str	r2, [r3, #8]
    }
 800384c:	bf00      	nop
 800384e:	3718      	adds	r7, #24
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	0800954c 	.word	0x0800954c
 8003858:	08009574 	.word	0x08009574
 800385c:	08009678 	.word	0x08009678

08003860 <_ZNSt14__array_traitsIPN8PUTM_CAN11Device_baseELj33EE6_S_ptrERA33_KS2_>:
      _S_ptr(const _Type& __t) noexcept
 8003860:	b480      	push	{r7}
 8003862:	b083      	sub	sp, #12
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	4618      	mov	r0, r3
 800386c:	370c      	adds	r7, #12
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr

08003876 <_ZN3etl7destroyIP9SmartFuseEENS_9enable_ifIXsrNS_25is_trivially_destructibleINS_15iterator_traitsIT_NS3_IXntsrNS_14is_fundamentalIS6_EE5valueEvE4typeEE10value_typeEEE5valueEvE4typeES6_S6_>:
  /// https://en.cppreference.com/w/cpp/memory/destroy
  ///\ingroup memory
  //*****************************************************************************
  template <typename TIterator>
  typename etl::enable_if<etl::is_trivially_destructible<typename etl::iterator_traits<TIterator>::value_type>::value, void>::type
    destroy(TIterator /*i_begin*/, TIterator /*i_end*/)
 8003876:	b480      	push	{r7}
 8003878:	b083      	sub	sp, #12
 800387a:	af00      	add	r7, sp, #0
 800387c:	6078      	str	r0, [r7, #4]
 800387e:	6039      	str	r1, [r7, #0]
  {
  }
 8003880:	bf00      	nop
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr

0800388c <_ZNSt14__array_traitsI13GpioInElementLj5EE6_S_ptrERA5_KS0_>:
      _S_ptr(const _Type& __t) noexcept
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	4618      	mov	r0, r3
 8003898:	370c      	adds	r7, #12
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr

080038a2 <_ZNSt14__array_traitsISt5arrayItLj6EELj4EE6_S_ptrERA4_KS1_>:
      _S_ptr(const _Type& __t) noexcept
 80038a2:	b480      	push	{r7}
 80038a4:	b083      	sub	sp, #12
 80038a6:	af00      	add	r7, sp, #0
 80038a8:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4618      	mov	r0, r3
 80038ae:	370c      	adds	r7, #12
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr

080038b8 <_ZNSt14__array_traitsItLj6EE6_S_ptrERA6_Kt>:
      _S_ptr(const _Type& __t) noexcept
 80038b8:	b480      	push	{r7}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	4618      	mov	r0, r3
 80038c4:	370c      	adds	r7, #12
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr

080038ce <_ZNSt14__array_traitsI14SmartFuseStateLj4EE6_S_ptrERA4_KS0_>:
      _S_ptr(const _Type& __t) noexcept
 80038ce:	b480      	push	{r7}
 80038d0:	b083      	sub	sp, #12
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4618      	mov	r0, r3
 80038da:	370c      	adds	r7, #12
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr

080038e4 <_ZN3etl8distanceIPK9SmartFuseEENSt15iterator_traitsIT_E15difference_typeES5_S5_>:
  }

#else

  template<typename TIterator>
  ETL_CONSTEXPR17 typename std::iterator_traits<TIterator>::difference_type distance(TIterator first, TIterator last)
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b082      	sub	sp, #8
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  {
    return std::distance(first, last);
 80038ee:	6839      	ldr	r1, [r7, #0]
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f000 f815 	bl	8003920 <_ZSt8distanceIPK9SmartFuseENSt15iterator_traitsIT_E15difference_typeES4_S4_>
 80038f6:	4603      	mov	r3, r0
  }
 80038f8:	4618      	mov	r0, r3
 80038fa:	3708      	adds	r7, #8
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}

08003900 <_ZN3etl18uninitialized_copyIPK9SmartFusePS1_EET0_T_S6_S5_>:
  TOutputIterator  uninitialized_copy(TInputIterator i_begin, TInputIterator i_end, TOutputIterator o_begin)
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]
    return std::uninitialized_copy(i_begin, i_end, o_begin);
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	68b9      	ldr	r1, [r7, #8]
 8003910:	68f8      	ldr	r0, [r7, #12]
 8003912:	f000 f819 	bl	8003948 <_ZSt18uninitialized_copyIPK9SmartFusePS0_ET0_T_S5_S4_>
 8003916:	4603      	mov	r3, r0
  }
 8003918:	4618      	mov	r0, r3
 800391a:	3710      	adds	r7, #16
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}

08003920 <_ZSt8distanceIPK9SmartFuseENSt15iterator_traitsIT_E15difference_typeES4_S4_>:
   *  and are constant time.  For other %iterator classes they are linear time.
  */
  template<typename _InputIterator>
    inline _GLIBCXX17_CONSTEXPR
    typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 8003920:	b5b0      	push	{r4, r5, r7, lr}
 8003922:	b082      	sub	sp, #8
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 800392a:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 800392c:	1d3b      	adds	r3, r7, #4
 800392e:	4618      	mov	r0, r3
 8003930:	f000 f81c 	bl	800396c <_ZSt19__iterator_categoryIPK9SmartFuseENSt15iterator_traitsIT_E17iterator_categoryERKS4_>
      return std::__distance(__first, __last,
 8003934:	462a      	mov	r2, r5
 8003936:	6839      	ldr	r1, [r7, #0]
 8003938:	4620      	mov	r0, r4
 800393a:	f000 f823 	bl	8003984 <_ZSt10__distanceIPK9SmartFuseENSt15iterator_traitsIT_E15difference_typeES4_S4_St26random_access_iterator_tag>
 800393e:	4603      	mov	r3, r0
    }
 8003940:	4618      	mov	r0, r3
 8003942:	3708      	adds	r7, #8
 8003944:	46bd      	mov	sp, r7
 8003946:	bdb0      	pop	{r4, r5, r7, pc}

08003948 <_ZSt18uninitialized_copyIPK9SmartFusePS0_ET0_T_S5_S4_>:
   *
   *  Like copy(), but does not require an initialized output range.
  */
  template<typename _InputIterator, typename _ForwardIterator>
    inline _ForwardIterator
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8003948:	b580      	push	{r7, lr}
 800394a:	b086      	sub	sp, #24
 800394c:	af00      	add	r7, sp, #0
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	60b9      	str	r1, [r7, #8]
 8003952:	607a      	str	r2, [r7, #4]

      typedef typename iterator_traits<_InputIterator>::reference _RefType1;
      typedef typename iterator_traits<_ForwardIterator>::reference _RefType2;
      // Trivial types can have deleted assignment, so using std::copy
      // would be ill-formed. Require assignability before using std::copy:
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8003954:	2300      	movs	r3, #0
 8003956:	75fb      	strb	r3, [r7, #23]
#endif

      return std::__uninitialized_copy<__is_trivial(_ValueType1)
				       && __is_trivial(_ValueType2)
				       && __assignable>::
	__uninit_copy(__first, __last, __result);
 8003958:	687a      	ldr	r2, [r7, #4]
 800395a:	68b9      	ldr	r1, [r7, #8]
 800395c:	68f8      	ldr	r0, [r7, #12]
 800395e:	f000 f827 	bl	80039b0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPK9SmartFusePS2_EET0_T_S7_S6_>
 8003962:	4603      	mov	r3, r0
    }
 8003964:	4618      	mov	r0, r3
 8003966:	3718      	adds	r7, #24
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}

0800396c <_ZSt19__iterator_categoryIPK9SmartFuseENSt15iterator_traitsIT_E17iterator_categoryERKS4_>:
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline _GLIBCXX_CONSTEXPR
    typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 800396c:	b480      	push	{r7}
 800396e:	b083      	sub	sp, #12
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 8003974:	bf00      	nop
 8003976:	4618      	mov	r0, r3
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr
	...

08003984 <_ZSt10__distanceIPK9SmartFuseENSt15iterator_traitsIT_E15difference_typeES4_S4_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8003984:	b480      	push	{r7}
 8003986:	b085      	sub	sp, #20
 8003988:	af00      	add	r7, sp, #0
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 8003990:	68ba      	ldr	r2, [r7, #8]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	111b      	asrs	r3, r3, #4
 8003998:	4a04      	ldr	r2, [pc, #16]	; (80039ac <_ZSt10__distanceIPK9SmartFuseENSt15iterator_traitsIT_E15difference_typeES4_S4_St26random_access_iterator_tag+0x28>)
 800399a:	fb02 f303 	mul.w	r3, r2, r3
    }
 800399e:	4618      	mov	r0, r3
 80039a0:	3714      	adds	r7, #20
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr
 80039aa:	bf00      	nop
 80039ac:	38e38e39 	.word	0x38e38e39

080039b0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPK9SmartFusePS2_EET0_T_S7_S6_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b086      	sub	sp, #24
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	60f8      	str	r0, [r7, #12]
 80039b8:	60b9      	str	r1, [r7, #8]
 80039ba:	607a      	str	r2, [r7, #4]
	  _ForwardIterator __cur = __result;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	617b      	str	r3, [r7, #20]
	      for (; __first != __last; ++__first, (void)++__cur)
 80039c0:	68fa      	ldr	r2, [r7, #12]
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d00e      	beq.n	80039e6 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPK9SmartFusePS2_EET0_T_S7_S6_+0x36>
		std::_Construct(std::__addressof(*__cur), *__first);
 80039c8:	6978      	ldr	r0, [r7, #20]
 80039ca:	f000 f811 	bl	80039f0 <_ZSt11__addressofI9SmartFuseEPT_RS1_>
 80039ce:	4603      	mov	r3, r0
 80039d0:	68f9      	ldr	r1, [r7, #12]
 80039d2:	4618      	mov	r0, r3
 80039d4:	f000 f817 	bl	8003a06 <_ZSt10_ConstructI9SmartFuseJRKS0_EEvPT_DpOT0_>
	      for (; __first != __last; ++__first, (void)++__cur)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	3390      	adds	r3, #144	; 0x90
 80039dc:	60fb      	str	r3, [r7, #12]
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	3390      	adds	r3, #144	; 0x90
 80039e2:	617b      	str	r3, [r7, #20]
 80039e4:	e7ec      	b.n	80039c0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPK9SmartFusePS2_EET0_T_S7_S6_+0x10>
	      return __cur;
 80039e6:	697b      	ldr	r3, [r7, #20]
	}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3718      	adds	r7, #24
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}

080039f0 <_ZSt11__addressofI9SmartFuseEPT_RS1_>:
   *  @brief Same as C++11 std::addressof
   *  @ingroup utilities
   */
  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR _Tp*
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	4618      	mov	r0, r3
 80039fc:	370c      	adds	r7, #12
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr

08003a06 <_ZSt10_ConstructI9SmartFuseJRKS0_EEvPT_DpOT0_>:
   * object's constructor with an initializer.
   */
#if __cplusplus >= 201103L
  template<typename _Tp, typename... _Args>
    inline void
    _Construct(_Tp* __p, _Args&&... __args)
 8003a06:	b590      	push	{r4, r7, lr}
 8003a08:	b083      	sub	sp, #12
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	6078      	str	r0, [r7, #4]
 8003a0e:	6039      	str	r1, [r7, #0]
    { ::new(static_cast<void*>(__p)) _Tp(std::forward<_Args>(__args)...); }
 8003a10:	6838      	ldr	r0, [r7, #0]
 8003a12:	f000 f811 	bl	8003a38 <_ZSt7forwardIRK9SmartFuseEOT_RNSt16remove_referenceIS3_E4typeE>
 8003a16:	4604      	mov	r4, r0
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	4619      	mov	r1, r3
 8003a1c:	2090      	movs	r0, #144	; 0x90
 8003a1e:	f7fc fde1 	bl	80005e4 <_ZnwjPv>
 8003a22:	4603      	mov	r3, r0
 8003a24:	4618      	mov	r0, r3
 8003a26:	4621      	mov	r1, r4
 8003a28:	2390      	movs	r3, #144	; 0x90
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	f004 fda4 	bl	8008578 <memcpy>
 8003a30:	bf00      	nop
 8003a32:	370c      	adds	r7, #12
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd90      	pop	{r4, r7, pc}

08003a38 <_ZSt7forwardIRK9SmartFuseEOT_RNSt16remove_referenceIS3_E4typeE>:
   *
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	4618      	mov	r0, r3
 8003a44:	370c      	adds	r7, #12
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr

08003a4e <_ZN16SmartFuseHandlerILm4EED1Ev>:
 8003a4e:	b580      	push	{r7, lr}
 8003a50:	b082      	sub	sp, #8
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	6078      	str	r0, [r7, #4]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f7ff fd21 	bl	80034a0 <_ZN3etl6vectorI9SmartFuseLj4EED1Ev>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	4618      	mov	r0, r3
 8003a62:	3708      	adds	r7, #8
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <_Z41__static_initialization_and_destruction_0ii>:

  /* USER CODE END Error_Handler_Debug */
}
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b082      	sub	sp, #8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d157      	bne.n	8003b28 <_Z41__static_initialization_and_destruction_0ii+0xc0>
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d152      	bne.n	8003b28 <_Z41__static_initialization_and_destruction_0ii+0xc0>
GpioOutElement led_ok(GPIOC, GPIO_PIN_0, true);
 8003a82:	2301      	movs	r3, #1
 8003a84:	2201      	movs	r2, #1
 8003a86:	4943      	ldr	r1, [pc, #268]	; (8003b94 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8003a88:	4843      	ldr	r0, [pc, #268]	; (8003b98 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 8003a8a:	f7fe f9d5 	bl	8001e38 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioOutElement led_warning_1(GPIOC, GPIO_PIN_1, true);
 8003a8e:	2301      	movs	r3, #1
 8003a90:	2202      	movs	r2, #2
 8003a92:	4940      	ldr	r1, [pc, #256]	; (8003b94 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8003a94:	4841      	ldr	r0, [pc, #260]	; (8003b9c <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8003a96:	f7fe f9cf 	bl	8001e38 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioOutElement led_warning_2(GPIOC, GPIO_PIN_2, true);
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	2204      	movs	r2, #4
 8003a9e:	493d      	ldr	r1, [pc, #244]	; (8003b94 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8003aa0:	483f      	ldr	r0, [pc, #252]	; (8003ba0 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 8003aa2:	f7fe f9c9 	bl	8001e38 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioOutElement led_error(GPIOC, GPIO_PIN_3, true);
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	2208      	movs	r2, #8
 8003aaa:	493a      	ldr	r1, [pc, #232]	; (8003b94 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8003aac:	483d      	ldr	r0, [pc, #244]	; (8003ba4 <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 8003aae:	f7fe f9c3 	bl	8001e38 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioOutElement led_1_control(GPIOB, GPIO_PIN_5, false);
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	2220      	movs	r2, #32
 8003ab6:	493c      	ldr	r1, [pc, #240]	; (8003ba8 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8003ab8:	483c      	ldr	r0, [pc, #240]	; (8003bac <_Z41__static_initialization_and_destruction_0ii+0x144>)
 8003aba:	f7fe f9bd 	bl	8001e38 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioOutElement led_2_control(GPIOB, GPIO_PIN_7, false);
 8003abe:	2300      	movs	r3, #0
 8003ac0:	2280      	movs	r2, #128	; 0x80
 8003ac2:	4939      	ldr	r1, [pc, #228]	; (8003ba8 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8003ac4:	483a      	ldr	r0, [pc, #232]	; (8003bb0 <_Z41__static_initialization_and_destruction_0ii+0x148>)
 8003ac6:	f7fe f9b7 	bl	8001e38 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioOutElement buzzer_control(GPIOB, GPIO_PIN_10, false);
 8003aca:	2300      	movs	r3, #0
 8003acc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003ad0:	4935      	ldr	r1, [pc, #212]	; (8003ba8 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8003ad2:	4838      	ldr	r0, [pc, #224]	; (8003bb4 <_Z41__static_initialization_and_destruction_0ii+0x14c>)
 8003ad4:	f7fe f9b0 	bl	8001e38 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioOutElement enable_mosfets(GPIOB, GPIO_PIN_9, false);
 8003ad8:	2300      	movs	r3, #0
 8003ada:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ade:	4932      	ldr	r1, [pc, #200]	; (8003ba8 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8003ae0:	4835      	ldr	r0, [pc, #212]	; (8003bb8 <_Z41__static_initialization_and_destruction_0ii+0x150>)
 8003ae2:	f7fe f9a9 	bl	8001e38 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioInElement safety_ams(GPIOB, GPIO_PIN_0, true);
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	2201      	movs	r2, #1
 8003aea:	492f      	ldr	r1, [pc, #188]	; (8003ba8 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8003aec:	4833      	ldr	r0, [pc, #204]	; (8003bbc <_Z41__static_initialization_and_destruction_0ii+0x154>)
 8003aee:	f7fe f9e9 	bl	8001ec4 <_ZN13GpioInElementC1EPK12GPIO_TypeDefmb>
GpioInElement safety_spare(GPIOB, GPIO_PIN_1, true);
 8003af2:	2301      	movs	r3, #1
 8003af4:	2202      	movs	r2, #2
 8003af6:	492c      	ldr	r1, [pc, #176]	; (8003ba8 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8003af8:	4831      	ldr	r0, [pc, #196]	; (8003bc0 <_Z41__static_initialization_and_destruction_0ii+0x158>)
 8003afa:	f7fe f9e3 	bl	8001ec4 <_ZN13GpioInElementC1EPK12GPIO_TypeDefmb>
GpioInElement safety_tms(GPIOB, GPIO_PIN_2, true);
 8003afe:	2301      	movs	r3, #1
 8003b00:	2204      	movs	r2, #4
 8003b02:	4929      	ldr	r1, [pc, #164]	; (8003ba8 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8003b04:	482f      	ldr	r0, [pc, #188]	; (8003bc4 <_Z41__static_initialization_and_destruction_0ii+0x15c>)
 8003b06:	f7fe f9dd 	bl	8001ec4 <_ZN13GpioInElementC1EPK12GPIO_TypeDefmb>
GpioInElement safety_td(GPIOB, GPIO_PIN_4, true);
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	2210      	movs	r2, #16
 8003b0e:	4926      	ldr	r1, [pc, #152]	; (8003ba8 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8003b10:	482d      	ldr	r0, [pc, #180]	; (8003bc8 <_Z41__static_initialization_and_destruction_0ii+0x160>)
 8003b12:	f7fe f9d7 	bl	8001ec4 <_ZN13GpioInElementC1EPK12GPIO_TypeDefmb>
GpioInElement safety_hvd(GPIOB, GPIO_PIN_6, true);
 8003b16:	2301      	movs	r3, #1
 8003b18:	2240      	movs	r2, #64	; 0x40
 8003b1a:	4923      	ldr	r1, [pc, #140]	; (8003ba8 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8003b1c:	482b      	ldr	r0, [pc, #172]	; (8003bcc <_Z41__static_initialization_and_destruction_0ii+0x164>)
 8003b1e:	f7fe f9d1 	bl	8001ec4 <_ZN13GpioInElementC1EPK12GPIO_TypeDefmb>
SmartFuseHandler < number_of_fuses > sf_handler;
 8003b22:	482b      	ldr	r0, [pc, #172]	; (8003bd0 <_Z41__static_initialization_and_destruction_0ii+0x168>)
 8003b24:	f7fe fbc4 	bl	80022b0 <_ZN16SmartFuseHandlerILm4EEC1Ev>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d12e      	bne.n	8003b8c <_Z41__static_initialization_and_destruction_0ii+0x124>
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d129      	bne.n	8003b8c <_Z41__static_initialization_and_destruction_0ii+0x124>
 8003b38:	4825      	ldr	r0, [pc, #148]	; (8003bd0 <_Z41__static_initialization_and_destruction_0ii+0x168>)
 8003b3a:	f7ff ff88 	bl	8003a4e <_ZN16SmartFuseHandlerILm4EED1Ev>
GpioInElement safety_hvd(GPIOB, GPIO_PIN_6, true);
 8003b3e:	4823      	ldr	r0, [pc, #140]	; (8003bcc <_Z41__static_initialization_and_destruction_0ii+0x164>)
 8003b40:	f7fe f9f8 	bl	8001f34 <_ZN13GpioInElementD1Ev>
GpioInElement safety_td(GPIOB, GPIO_PIN_4, true);
 8003b44:	4820      	ldr	r0, [pc, #128]	; (8003bc8 <_Z41__static_initialization_and_destruction_0ii+0x160>)
 8003b46:	f7fe f9f5 	bl	8001f34 <_ZN13GpioInElementD1Ev>
GpioInElement safety_tms(GPIOB, GPIO_PIN_2, true);
 8003b4a:	481e      	ldr	r0, [pc, #120]	; (8003bc4 <_Z41__static_initialization_and_destruction_0ii+0x15c>)
 8003b4c:	f7fe f9f2 	bl	8001f34 <_ZN13GpioInElementD1Ev>
GpioInElement safety_spare(GPIOB, GPIO_PIN_1, true);
 8003b50:	481b      	ldr	r0, [pc, #108]	; (8003bc0 <_Z41__static_initialization_and_destruction_0ii+0x158>)
 8003b52:	f7fe f9ef 	bl	8001f34 <_ZN13GpioInElementD1Ev>
GpioInElement safety_ams(GPIOB, GPIO_PIN_0, true);
 8003b56:	4819      	ldr	r0, [pc, #100]	; (8003bbc <_Z41__static_initialization_and_destruction_0ii+0x154>)
 8003b58:	f7fe f9ec 	bl	8001f34 <_ZN13GpioInElementD1Ev>
GpioOutElement enable_mosfets(GPIOB, GPIO_PIN_9, false);
 8003b5c:	4816      	ldr	r0, [pc, #88]	; (8003bb8 <_Z41__static_initialization_and_destruction_0ii+0x150>)
 8003b5e:	f7fe fa0b 	bl	8001f78 <_ZN14GpioOutElementD1Ev>
GpioOutElement buzzer_control(GPIOB, GPIO_PIN_10, false);
 8003b62:	4814      	ldr	r0, [pc, #80]	; (8003bb4 <_Z41__static_initialization_and_destruction_0ii+0x14c>)
 8003b64:	f7fe fa08 	bl	8001f78 <_ZN14GpioOutElementD1Ev>
GpioOutElement led_2_control(GPIOB, GPIO_PIN_7, false);
 8003b68:	4811      	ldr	r0, [pc, #68]	; (8003bb0 <_Z41__static_initialization_and_destruction_0ii+0x148>)
 8003b6a:	f7fe fa05 	bl	8001f78 <_ZN14GpioOutElementD1Ev>
GpioOutElement led_1_control(GPIOB, GPIO_PIN_5, false);
 8003b6e:	480f      	ldr	r0, [pc, #60]	; (8003bac <_Z41__static_initialization_and_destruction_0ii+0x144>)
 8003b70:	f7fe fa02 	bl	8001f78 <_ZN14GpioOutElementD1Ev>
GpioOutElement led_error(GPIOC, GPIO_PIN_3, true);
 8003b74:	480b      	ldr	r0, [pc, #44]	; (8003ba4 <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 8003b76:	f7fe f9ff 	bl	8001f78 <_ZN14GpioOutElementD1Ev>
GpioOutElement led_warning_2(GPIOC, GPIO_PIN_2, true);
 8003b7a:	4809      	ldr	r0, [pc, #36]	; (8003ba0 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 8003b7c:	f7fe f9fc 	bl	8001f78 <_ZN14GpioOutElementD1Ev>
GpioOutElement led_warning_1(GPIOC, GPIO_PIN_1, true);
 8003b80:	4806      	ldr	r0, [pc, #24]	; (8003b9c <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8003b82:	f7fe f9f9 	bl	8001f78 <_ZN14GpioOutElementD1Ev>
GpioOutElement led_ok(GPIOC, GPIO_PIN_0, true);
 8003b86:	4804      	ldr	r0, [pc, #16]	; (8003b98 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 8003b88:	f7fe f9f6 	bl	8001f78 <_ZN14GpioOutElementD1Ev>
}
 8003b8c:	bf00      	nop
 8003b8e:	3708      	adds	r7, #8
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}
 8003b94:	48000800 	.word	0x48000800
 8003b98:	2000032c 	.word	0x2000032c
 8003b9c:	2000033c 	.word	0x2000033c
 8003ba0:	2000034c 	.word	0x2000034c
 8003ba4:	2000035c 	.word	0x2000035c
 8003ba8:	48000400 	.word	0x48000400
 8003bac:	2000036c 	.word	0x2000036c
 8003bb0:	2000037c 	.word	0x2000037c
 8003bb4:	2000038c 	.word	0x2000038c
 8003bb8:	2000039c 	.word	0x2000039c
 8003bbc:	200003ac 	.word	0x200003ac
 8003bc0:	200003bc 	.word	0x200003bc
 8003bc4:	200003cc 	.word	0x200003cc
 8003bc8:	200003dc 	.word	0x200003dc
 8003bcc:	200003ec 	.word	0x200003ec
 8003bd0:	20000470 	.word	0x20000470

08003bd4 <_ZN8PUTM_CAN6DeviceINS_17YawProbe_air_flowEE8set_dataERKNS_14Can_rx_messageE>:
        static_assert(sizeof(Device_data_type) <= 8);
      };

  Device_data_type data{};

  void set_data(const Can_rx_message &m) override {
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b082      	sub	sp, #8
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
 8003bdc:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	7993      	ldrb	r3, [r2, #6]
 8003be2:	f043 0301 	orr.w	r3, r3, #1
 8003be6:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	1dd8      	adds	r0, r3, #7
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	331c      	adds	r3, #28
 8003bf0:	2203      	movs	r2, #3
 8003bf2:	4619      	mov	r1, r3
 8003bf4:	f004 fcc0 	bl	8008578 <memcpy>
  }
 8003bf8:	bf00      	nop
 8003bfa:	3708      	adds	r7, #8
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <_ZN8PUTM_CAN6DeviceINS_14WheelTemp_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003c00:	b480      	push	{r7}
 8003c02:	b083      	sub	sp, #12
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
 8003c08:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003c0a:	687a      	ldr	r2, [r7, #4]
 8003c0c:	7993      	ldrb	r3, [r2, #6]
 8003c0e:	f043 0301 	orr.w	r3, r3, #1
 8003c12:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	3307      	adds	r3, #7
 8003c18:	683a      	ldr	r2, [r7, #0]
 8003c1a:	321c      	adds	r2, #28
 8003c1c:	8812      	ldrh	r2, [r2, #0]
 8003c1e:	b292      	uxth	r2, r2
 8003c20:	801a      	strh	r2, [r3, #0]
  }
 8003c22:	bf00      	nop
 8003c24:	370c      	adds	r7, #12
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr

08003c2e <_ZN8PUTM_CAN6DeviceINS_14Telemetry_MainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003c2e:	b480      	push	{r7}
 8003c30:	b083      	sub	sp, #12
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	6078      	str	r0, [r7, #4]
 8003c36:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	7993      	ldrb	r3, [r2, #6]
 8003c3c:	f043 0301 	orr.w	r3, r3, #1
 8003c40:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	3307      	adds	r3, #7
 8003c46:	683a      	ldr	r2, [r7, #0]
 8003c48:	321c      	adds	r2, #28
 8003c4a:	6812      	ldr	r2, [r2, #0]
 8003c4c:	601a      	str	r2, [r3, #0]
  }
 8003c4e:	bf00      	nop
 8003c50:	370c      	adds	r7, #12
 8003c52:	46bd      	mov	sp, r7
 8003c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c58:	4770      	bx	lr

08003c5a <_ZN8PUTM_CAN6DeviceINS_11TC_imu_gyroEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003c5a:	b580      	push	{r7, lr}
 8003c5c:	b082      	sub	sp, #8
 8003c5e:	af00      	add	r7, sp, #0
 8003c60:	6078      	str	r0, [r7, #4]
 8003c62:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003c64:	687a      	ldr	r2, [r7, #4]
 8003c66:	7993      	ldrb	r3, [r2, #6]
 8003c68:	f043 0301 	orr.w	r3, r3, #1
 8003c6c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	1dd8      	adds	r0, r3, #7
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	331c      	adds	r3, #28
 8003c76:	2206      	movs	r2, #6
 8003c78:	4619      	mov	r1, r3
 8003c7a:	f004 fc7d 	bl	8008578 <memcpy>
  }
 8003c7e:	bf00      	nop
 8003c80:	3708      	adds	r7, #8
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}

08003c86 <_ZN8PUTM_CAN6DeviceINS_10TC_imu_accEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003c86:	b580      	push	{r7, lr}
 8003c88:	b082      	sub	sp, #8
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
 8003c8e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003c90:	687a      	ldr	r2, [r7, #4]
 8003c92:	7993      	ldrb	r3, [r2, #6]
 8003c94:	f043 0301 	orr.w	r3, r3, #1
 8003c98:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	1dd8      	adds	r0, r3, #7
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	331c      	adds	r3, #28
 8003ca2:	2206      	movs	r2, #6
 8003ca4:	4619      	mov	r1, r3
 8003ca6:	f004 fc67 	bl	8008578 <memcpy>
  }
 8003caa:	bf00      	nop
 8003cac:	3708      	adds	r7, #8
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}

08003cb2 <_ZN8PUTM_CAN6DeviceINS_15TC_temperaturesEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003cb2:	b580      	push	{r7, lr}
 8003cb4:	b082      	sub	sp, #8
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
 8003cba:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003cbc:	687a      	ldr	r2, [r7, #4]
 8003cbe:	7993      	ldrb	r3, [r2, #6]
 8003cc0:	f043 0301 	orr.w	r3, r3, #1
 8003cc4:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	1dd8      	adds	r0, r3, #7
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	331c      	adds	r3, #28
 8003cce:	2206      	movs	r2, #6
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	f004 fc51 	bl	8008578 <memcpy>
  }
 8003cd6:	bf00      	nop
 8003cd8:	3708      	adds	r7, #8
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}

08003cde <_ZN8PUTM_CAN6DeviceINS_19TC_wheel_velocitiesEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003cde:	b580      	push	{r7, lr}
 8003ce0:	b082      	sub	sp, #8
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	6078      	str	r0, [r7, #4]
 8003ce6:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003ce8:	687a      	ldr	r2, [r7, #4]
 8003cea:	7993      	ldrb	r3, [r2, #6]
 8003cec:	f043 0301 	orr.w	r3, r3, #1
 8003cf0:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	1dd8      	adds	r0, r3, #7
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	331c      	adds	r3, #28
 8003cfa:	2208      	movs	r2, #8
 8003cfc:	4619      	mov	r1, r3
 8003cfe:	f004 fc3b 	bl	8008578 <memcpy>
  }
 8003d02:	bf00      	nop
 8003d04:	3708      	adds	r7, #8
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}

08003d0a <_ZN8PUTM_CAN6DeviceINS_18TC_rear_suspensionEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003d0a:	b480      	push	{r7}
 8003d0c:	b083      	sub	sp, #12
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	6078      	str	r0, [r7, #4]
 8003d12:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003d14:	687a      	ldr	r2, [r7, #4]
 8003d16:	7993      	ldrb	r3, [r2, #6]
 8003d18:	f043 0301 	orr.w	r3, r3, #1
 8003d1c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	3307      	adds	r3, #7
 8003d22:	683a      	ldr	r2, [r7, #0]
 8003d24:	321c      	adds	r2, #28
 8003d26:	6812      	ldr	r2, [r2, #0]
 8003d28:	601a      	str	r2, [r3, #0]
  }
 8003d2a:	bf00      	nop
 8003d2c:	370c      	adds	r7, #12
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d34:	4770      	bx	lr

08003d36 <_ZN8PUTM_CAN6DeviceINS_7TC_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003d36:	b580      	push	{r7, lr}
 8003d38:	b082      	sub	sp, #8
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	6078      	str	r0, [r7, #4]
 8003d3e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003d40:	687a      	ldr	r2, [r7, #4]
 8003d42:	7993      	ldrb	r3, [r2, #6]
 8003d44:	f043 0301 	orr.w	r3, r3, #1
 8003d48:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	1dd8      	adds	r0, r3, #7
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	331c      	adds	r3, #28
 8003d52:	2208      	movs	r2, #8
 8003d54:	4619      	mov	r1, r3
 8003d56:	f004 fc0f 	bl	8008578 <memcpy>
  }
 8003d5a:	bf00      	nop
 8003d5c:	3708      	adds	r7, #8
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}

08003d62 <_ZN8PUTM_CAN6DeviceINS_20Steering_Wheel_eventEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003d62:	b580      	push	{r7, lr}
 8003d64:	b082      	sub	sp, #8
 8003d66:	af00      	add	r7, sp, #0
 8003d68:	6078      	str	r0, [r7, #4]
 8003d6a:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	7993      	ldrb	r3, [r2, #6]
 8003d70:	f043 0301 	orr.w	r3, r3, #1
 8003d74:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	1dd8      	adds	r0, r3, #7
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	331c      	adds	r3, #28
 8003d7e:	2203      	movs	r2, #3
 8003d80:	4619      	mov	r1, r3
 8003d82:	f004 fbf9 	bl	8008578 <memcpy>
  }
 8003d86:	bf00      	nop
 8003d88:	3708      	adds	r7, #8
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}

08003d8e <_ZN8PUTM_CAN6DeviceINS_19Steering_Wheel_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003d8e:	b580      	push	{r7, lr}
 8003d90:	b082      	sub	sp, #8
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	6078      	str	r0, [r7, #4]
 8003d96:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003d98:	687a      	ldr	r2, [r7, #4]
 8003d9a:	7993      	ldrb	r3, [r2, #6]
 8003d9c:	f043 0301 	orr.w	r3, r3, #1
 8003da0:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	1dd8      	adds	r0, r3, #7
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	331c      	adds	r3, #28
 8003daa:	2203      	movs	r2, #3
 8003dac:	4619      	mov	r1, r3
 8003dae:	f004 fbe3 	bl	8008578 <memcpy>
  }
 8003db2:	bf00      	nop
 8003db4:	3708      	adds	r7, #8
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}

08003dba <_ZN8PUTM_CAN6DeviceINS_7SF_NUCSEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003dba:	b480      	push	{r7}
 8003dbc:	b083      	sub	sp, #12
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	6078      	str	r0, [r7, #4]
 8003dc2:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	7993      	ldrb	r3, [r2, #6]
 8003dc8:	f043 0301 	orr.w	r3, r3, #1
 8003dcc:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	3307      	adds	r3, #7
 8003dd2:	683a      	ldr	r2, [r7, #0]
 8003dd4:	321c      	adds	r2, #28
 8003dd6:	6812      	ldr	r2, [r2, #0]
 8003dd8:	601a      	str	r2, [r3, #0]
  }
 8003dda:	bf00      	nop
 8003ddc:	370c      	adds	r7, #12
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr

08003de6 <_ZN8PUTM_CAN6DeviceINS_5SF_WSEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003de6:	b580      	push	{r7, lr}
 8003de8:	b082      	sub	sp, #8
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	6078      	str	r0, [r7, #4]
 8003dee:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003df0:	687a      	ldr	r2, [r7, #4]
 8003df2:	7993      	ldrb	r3, [r2, #6]
 8003df4:	f043 0301 	orr.w	r3, r3, #1
 8003df8:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	1dd8      	adds	r0, r3, #7
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	331c      	adds	r3, #28
 8003e02:	2208      	movs	r2, #8
 8003e04:	4619      	mov	r1, r3
 8003e06:	f004 fbb7 	bl	8008578 <memcpy>
  }
 8003e0a:	bf00      	nop
 8003e0c:	3708      	adds	r7, #8
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}

08003e12 <_ZN8PUTM_CAN6DeviceINS_5SF_DVEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003e12:	b580      	push	{r7, lr}
 8003e14:	b082      	sub	sp, #8
 8003e16:	af00      	add	r7, sp, #0
 8003e18:	6078      	str	r0, [r7, #4]
 8003e1a:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003e1c:	687a      	ldr	r2, [r7, #4]
 8003e1e:	7993      	ldrb	r3, [r2, #6]
 8003e20:	f043 0301 	orr.w	r3, r3, #1
 8003e24:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	1dd8      	adds	r0, r3, #7
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	331c      	adds	r3, #28
 8003e2e:	2208      	movs	r2, #8
 8003e30:	4619      	mov	r1, r3
 8003e32:	f004 fba1 	bl	8008578 <memcpy>
  }
 8003e36:	bf00      	nop
 8003e38:	3708      	adds	r7, #8
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}

08003e3e <_ZN8PUTM_CAN6DeviceINS_20SF_CoolingAndVSafetyEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003e3e:	b580      	push	{r7, lr}
 8003e40:	b082      	sub	sp, #8
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]
 8003e46:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	7993      	ldrb	r3, [r2, #6]
 8003e4c:	f043 0301 	orr.w	r3, r3, #1
 8003e50:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	1dd8      	adds	r0, r3, #7
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	331c      	adds	r3, #28
 8003e5a:	2208      	movs	r2, #8
 8003e5c:	4619      	mov	r1, r3
 8003e5e:	f004 fb8b 	bl	8008578 <memcpy>
  }
 8003e62:	bf00      	nop
 8003e64:	3708      	adds	r7, #8
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}

08003e6a <_ZN8PUTM_CAN6DeviceINS_11SF_FrontBoxEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003e6a:	b580      	push	{r7, lr}
 8003e6c:	b082      	sub	sp, #8
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
 8003e72:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	7993      	ldrb	r3, [r2, #6]
 8003e78:	f043 0301 	orr.w	r3, r3, #1
 8003e7c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	1dd8      	adds	r0, r3, #7
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	331c      	adds	r3, #28
 8003e86:	2208      	movs	r2, #8
 8003e88:	4619      	mov	r1, r3
 8003e8a:	f004 fb75 	bl	8008578 <memcpy>
  }
 8003e8e:	bf00      	nop
 8003e90:	3708      	adds	r7, #8
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}

08003e96 <_ZN8PUTM_CAN6DeviceINS_7SF_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003e96:	b580      	push	{r7, lr}
 8003e98:	b082      	sub	sp, #8
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	6078      	str	r0, [r7, #4]
 8003e9e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003ea0:	687a      	ldr	r2, [r7, #4]
 8003ea2:	7993      	ldrb	r3, [r2, #6]
 8003ea4:	f043 0301 	orr.w	r3, r3, #1
 8003ea8:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	1dd8      	adds	r0, r3, #7
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	331c      	adds	r3, #28
 8003eb2:	2203      	movs	r2, #3
 8003eb4:	4619      	mov	r1, r3
 8003eb6:	f004 fb5f 	bl	8008578 <memcpy>
  }
 8003eba:	bf00      	nop
 8003ebc:	3708      	adds	r7, #8
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}

08003ec2 <_ZN8PUTM_CAN6DeviceINS_9SF_safetyEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003ec2:	b580      	push	{r7, lr}
 8003ec4:	b082      	sub	sp, #8
 8003ec6:	af00      	add	r7, sp, #0
 8003ec8:	6078      	str	r0, [r7, #4]
 8003eca:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	7993      	ldrb	r3, [r2, #6]
 8003ed0:	f043 0301 	orr.w	r3, r3, #1
 8003ed4:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	1dd8      	adds	r0, r3, #7
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	331c      	adds	r3, #28
 8003ede:	2205      	movs	r2, #5
 8003ee0:	4619      	mov	r1, r3
 8003ee2:	f004 fb49 	bl	8008578 <memcpy>
  }
 8003ee6:	bf00      	nop
 8003ee8:	3708      	adds	r7, #8
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}

08003eee <_ZN8PUTM_CAN6DeviceINS_14Lap_timer_PassEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003eee:	b480      	push	{r7}
 8003ef0:	b083      	sub	sp, #12
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	6078      	str	r0, [r7, #4]
 8003ef6:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003ef8:	687a      	ldr	r2, [r7, #4]
 8003efa:	7993      	ldrb	r3, [r2, #6]
 8003efc:	f043 0301 	orr.w	r3, r3, #1
 8003f00:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	3307      	adds	r3, #7
 8003f06:	683a      	ldr	r2, [r7, #0]
 8003f08:	321c      	adds	r2, #28
 8003f0a:	8812      	ldrh	r2, [r2, #0]
 8003f0c:	b292      	uxth	r2, r2
 8003f0e:	801a      	strh	r2, [r3, #0]
  }
 8003f10:	bf00      	nop
 8003f12:	370c      	adds	r7, #12
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr

08003f1c <_ZN8PUTM_CAN6DeviceINS_14Lap_timer_MainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	7993      	ldrb	r3, [r2, #6]
 8003f2a:	f043 0301 	orr.w	r3, r3, #1
 8003f2e:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	3307      	adds	r3, #7
 8003f34:	683a      	ldr	r2, [r7, #0]
 8003f36:	321c      	adds	r2, #28
 8003f38:	7812      	ldrb	r2, [r2, #0]
 8003f3a:	701a      	strb	r2, [r3, #0]
  }
 8003f3c:	bf00      	nop
 8003f3e:	370c      	adds	r7, #12
 8003f40:	46bd      	mov	sp, r7
 8003f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f46:	4770      	bx	lr

08003f48 <_ZN8PUTM_CAN6DeviceINS_17Dash_lap_finishedEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	7993      	ldrb	r3, [r2, #6]
 8003f56:	f043 0301 	orr.w	r3, r3, #1
 8003f5a:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	3307      	adds	r3, #7
 8003f60:	683a      	ldr	r2, [r7, #0]
 8003f62:	321c      	adds	r2, #28
 8003f64:	6812      	ldr	r2, [r2, #0]
 8003f66:	601a      	str	r2, [r3, #0]
  }
 8003f68:	bf00      	nop
 8003f6a:	370c      	adds	r7, #12
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f72:	4770      	bx	lr

08003f74 <_ZN8PUTM_CAN6DeviceINS_27Dash_steering_wheel_requestEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003f74:	b480      	push	{r7}
 8003f76:	b083      	sub	sp, #12
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	7993      	ldrb	r3, [r2, #6]
 8003f82:	f043 0301 	orr.w	r3, r3, #1
 8003f86:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	3307      	adds	r3, #7
 8003f8c:	683a      	ldr	r2, [r7, #0]
 8003f8e:	321c      	adds	r2, #28
 8003f90:	7812      	ldrb	r2, [r2, #0]
 8003f92:	701a      	strb	r2, [r3, #0]
  }
 8003f94:	bf00      	nop
 8003f96:	370c      	adds	r7, #12
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr

08003fa0 <_ZN8PUTM_CAN6DeviceINS_26Dash_Smart_Fuses_FAN_speedEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003faa:	687a      	ldr	r2, [r7, #4]
 8003fac:	7993      	ldrb	r3, [r2, #6]
 8003fae:	f043 0301 	orr.w	r3, r3, #1
 8003fb2:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	3307      	adds	r3, #7
 8003fb8:	683a      	ldr	r2, [r7, #0]
 8003fba:	321c      	adds	r2, #28
 8003fbc:	8812      	ldrh	r2, [r2, #0]
 8003fbe:	b292      	uxth	r2, r2
 8003fc0:	801a      	strh	r2, [r3, #0]
  }
 8003fc2:	bf00      	nop
 8003fc4:	370c      	adds	r7, #12
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr

08003fce <_ZN8PUTM_CAN6DeviceINS_8Dash_TCSEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003fce:	b580      	push	{r7, lr}
 8003fd0:	b082      	sub	sp, #8
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
 8003fd6:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	7993      	ldrb	r3, [r2, #6]
 8003fdc:	f043 0301 	orr.w	r3, r3, #1
 8003fe0:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	1dd8      	adds	r0, r3, #7
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	331c      	adds	r3, #28
 8003fea:	2208      	movs	r2, #8
 8003fec:	4619      	mov	r1, r3
 8003fee:	f004 fac3 	bl	8008578 <memcpy>
  }
 8003ff2:	bf00      	nop
 8003ff4:	3708      	adds	r7, #8
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <_ZN8PUTM_CAN6DeviceINS_9Dash_MainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003ffa:	b480      	push	{r7}
 8003ffc:	b083      	sub	sp, #12
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	6078      	str	r0, [r7, #4]
 8004002:	6039      	str	r1, [r7, #0]
    new_data = true;
 8004004:	687a      	ldr	r2, [r7, #4]
 8004006:	7993      	ldrb	r3, [r2, #6]
 8004008:	f043 0301 	orr.w	r3, r3, #1
 800400c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	3307      	adds	r3, #7
 8004012:	683a      	ldr	r2, [r7, #0]
 8004014:	321c      	adds	r2, #28
 8004016:	7812      	ldrb	r2, [r2, #0]
 8004018:	701a      	strb	r2, [r3, #0]
  }
 800401a:	bf00      	nop
 800401c:	370c      	adds	r7, #12
 800401e:	46bd      	mov	sp, r7
 8004020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004024:	4770      	bx	lr

08004026 <_ZN8PUTM_CAN6DeviceINS_18BMS_LV_temperatureEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8004026:	b580      	push	{r7, lr}
 8004028:	b082      	sub	sp, #8
 800402a:	af00      	add	r7, sp, #0
 800402c:	6078      	str	r0, [r7, #4]
 800402e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	7993      	ldrb	r3, [r2, #6]
 8004034:	f043 0301 	orr.w	r3, r3, #1
 8004038:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	1dd8      	adds	r0, r3, #7
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	331c      	adds	r3, #28
 8004042:	2208      	movs	r2, #8
 8004044:	4619      	mov	r1, r3
 8004046:	f004 fa97 	bl	8008578 <memcpy>
  }
 800404a:	bf00      	nop
 800404c:	3708      	adds	r7, #8
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}

08004052 <_ZN8PUTM_CAN6DeviceINS_11BMS_LV_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8004052:	b580      	push	{r7, lr}
 8004054:	b082      	sub	sp, #8
 8004056:	af00      	add	r7, sp, #0
 8004058:	6078      	str	r0, [r7, #4]
 800405a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800405c:	687a      	ldr	r2, [r7, #4]
 800405e:	7993      	ldrb	r3, [r2, #6]
 8004060:	f043 0301 	orr.w	r3, r3, #1
 8004064:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	1dd8      	adds	r0, r3, #7
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	331c      	adds	r3, #28
 800406e:	2206      	movs	r2, #6
 8004070:	4619      	mov	r1, r3
 8004072:	f004 fa81 	bl	8008578 <memcpy>
  }
 8004076:	bf00      	nop
 8004078:	3708      	adds	r7, #8
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <_ZN8PUTM_CAN6DeviceINS_11BMS_HV_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800407e:	b580      	push	{r7, lr}
 8004080:	b082      	sub	sp, #8
 8004082:	af00      	add	r7, sp, #0
 8004084:	6078      	str	r0, [r7, #4]
 8004086:	6039      	str	r1, [r7, #0]
    new_data = true;
 8004088:	687a      	ldr	r2, [r7, #4]
 800408a:	7993      	ldrb	r3, [r2, #6]
 800408c:	f043 0301 	orr.w	r3, r3, #1
 8004090:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	1dd8      	adds	r0, r3, #7
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	331c      	adds	r3, #28
 800409a:	2208      	movs	r2, #8
 800409c:	4619      	mov	r1, r3
 800409e:	f004 fa6b 	bl	8008578 <memcpy>
  }
 80040a2:	bf00      	nop
 80040a4:	3708      	adds	r7, #8
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}

080040aa <_ZN8PUTM_CAN6DeviceINS_12AQ_ts_buttonEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80040aa:	b480      	push	{r7}
 80040ac:	b083      	sub	sp, #12
 80040ae:	af00      	add	r7, sp, #0
 80040b0:	6078      	str	r0, [r7, #4]
 80040b2:	6039      	str	r1, [r7, #0]
    new_data = true;
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	7993      	ldrb	r3, [r2, #6]
 80040b8:	f043 0301 	orr.w	r3, r3, #1
 80040bc:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	3307      	adds	r3, #7
 80040c2:	683a      	ldr	r2, [r7, #0]
 80040c4:	321c      	adds	r2, #28
 80040c6:	7812      	ldrb	r2, [r2, #0]
 80040c8:	701a      	strb	r2, [r3, #0]
  }
 80040ca:	bf00      	nop
 80040cc:	370c      	adds	r7, #12
 80040ce:	46bd      	mov	sp, r7
 80040d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d4:	4770      	bx	lr

080040d6 <_ZN8PUTM_CAN6DeviceINS_12AQ_gyroscopeEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80040d6:	b580      	push	{r7, lr}
 80040d8:	b082      	sub	sp, #8
 80040da:	af00      	add	r7, sp, #0
 80040dc:	6078      	str	r0, [r7, #4]
 80040de:	6039      	str	r1, [r7, #0]
    new_data = true;
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	7993      	ldrb	r3, [r2, #6]
 80040e4:	f043 0301 	orr.w	r3, r3, #1
 80040e8:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	1dd8      	adds	r0, r3, #7
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	331c      	adds	r3, #28
 80040f2:	2206      	movs	r2, #6
 80040f4:	4619      	mov	r1, r3
 80040f6:	f004 fa3f 	bl	8008578 <memcpy>
  }
 80040fa:	bf00      	nop
 80040fc:	3708      	adds	r7, #8
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}

08004102 <_ZN8PUTM_CAN6DeviceINS_15AQ_accelerationEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8004102:	b580      	push	{r7, lr}
 8004104:	b082      	sub	sp, #8
 8004106:	af00      	add	r7, sp, #0
 8004108:	6078      	str	r0, [r7, #4]
 800410a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800410c:	687a      	ldr	r2, [r7, #4]
 800410e:	7993      	ldrb	r3, [r2, #6]
 8004110:	f043 0301 	orr.w	r3, r3, #1
 8004114:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	1dd8      	adds	r0, r3, #7
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	331c      	adds	r3, #28
 800411e:	2206      	movs	r2, #6
 8004120:	4619      	mov	r1, r3
 8004122:	f004 fa29 	bl	8008578 <memcpy>
  }
 8004126:	bf00      	nop
 8004128:	3708      	adds	r7, #8
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}

0800412e <_ZN8PUTM_CAN6DeviceINS_7AQ_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800412e:	b580      	push	{r7, lr}
 8004130:	b082      	sub	sp, #8
 8004132:	af00      	add	r7, sp, #0
 8004134:	6078      	str	r0, [r7, #4]
 8004136:	6039      	str	r1, [r7, #0]
    new_data = true;
 8004138:	687a      	ldr	r2, [r7, #4]
 800413a:	7993      	ldrb	r3, [r2, #6]
 800413c:	f043 0301 	orr.w	r3, r3, #1
 8004140:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	1dd8      	adds	r0, r3, #7
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	331c      	adds	r3, #28
 800414a:	2208      	movs	r2, #8
 800414c:	4619      	mov	r1, r3
 800414e:	f004 fa13 	bl	8008578 <memcpy>
  }
 8004152:	bf00      	nop
 8004154:	3708      	adds	r7, #8
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}

0800415a <_ZN8PUTM_CAN6DeviceINS_9Apps_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800415a:	b580      	push	{r7, lr}
 800415c:	b082      	sub	sp, #8
 800415e:	af00      	add	r7, sp, #0
 8004160:	6078      	str	r0, [r7, #4]
 8004162:	6039      	str	r1, [r7, #0]
    new_data = true;
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	7993      	ldrb	r3, [r2, #6]
 8004168:	f043 0301 	orr.w	r3, r3, #1
 800416c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	1dd8      	adds	r0, r3, #7
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	331c      	adds	r3, #28
 8004176:	2205      	movs	r2, #5
 8004178:	4619      	mov	r1, r3
 800417a:	f004 f9fd 	bl	8008578 <memcpy>
  }
 800417e:	bf00      	nop
 8004180:	3708      	adds	r7, #8
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}

08004186 <_GLOBAL__sub_I__ZN8PUTM_CAN3canE>:
 8004186:	b580      	push	{r7, lr}
 8004188:	af00      	add	r7, sp, #0
 800418a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800418e:	2001      	movs	r0, #1
 8004190:	f7ff fc6a 	bl	8003a68 <_Z41__static_initialization_and_destruction_0ii>
 8004194:	bd80      	pop	{r7, pc}

08004196 <_GLOBAL__sub_D__ZN8PUTM_CAN3canE>:
 8004196:	b580      	push	{r7, lr}
 8004198:	af00      	add	r7, sp, #0
 800419a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800419e:	2000      	movs	r0, #0
 80041a0:	f7ff fc62 	bl	8003a68 <_Z41__static_initialization_and_destruction_0ii>
 80041a4:	bd80      	pop	{r7, pc}
	...

080041a8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80041ac:	4b26      	ldr	r3, [pc, #152]	; (8004248 <MX_SPI1_Init+0xa0>)
 80041ae:	4a27      	ldr	r2, [pc, #156]	; (800424c <MX_SPI1_Init+0xa4>)
 80041b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80041b2:	4b25      	ldr	r3, [pc, #148]	; (8004248 <MX_SPI1_Init+0xa0>)
 80041b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80041b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80041ba:	4b23      	ldr	r3, [pc, #140]	; (8004248 <MX_SPI1_Init+0xa0>)
 80041bc:	2200      	movs	r2, #0
 80041be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80041c0:	4b21      	ldr	r3, [pc, #132]	; (8004248 <MX_SPI1_Init+0xa0>)
 80041c2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80041c6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80041c8:	4b1f      	ldr	r3, [pc, #124]	; (8004248 <MX_SPI1_Init+0xa0>)
 80041ca:	2200      	movs	r2, #0
 80041cc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80041ce:	4b1e      	ldr	r3, [pc, #120]	; (8004248 <MX_SPI1_Init+0xa0>)
 80041d0:	2200      	movs	r2, #0
 80041d2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80041d4:	4b1c      	ldr	r3, [pc, #112]	; (8004248 <MX_SPI1_Init+0xa0>)
 80041d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80041da:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80041dc:	4b1a      	ldr	r3, [pc, #104]	; (8004248 <MX_SPI1_Init+0xa0>)
 80041de:	2218      	movs	r2, #24
 80041e0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80041e2:	4b19      	ldr	r3, [pc, #100]	; (8004248 <MX_SPI1_Init+0xa0>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80041e8:	4b17      	ldr	r3, [pc, #92]	; (8004248 <MX_SPI1_Init+0xa0>)
 80041ea:	2200      	movs	r2, #0
 80041ec:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041ee:	4b16      	ldr	r3, [pc, #88]	; (8004248 <MX_SPI1_Init+0xa0>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80041f4:	4b14      	ldr	r3, [pc, #80]	; (8004248 <MX_SPI1_Init+0xa0>)
 80041f6:	2207      	movs	r2, #7
 80041f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80041fa:	4b13      	ldr	r3, [pc, #76]	; (8004248 <MX_SPI1_Init+0xa0>)
 80041fc:	2200      	movs	r2, #0
 80041fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8004200:	4b11      	ldr	r3, [pc, #68]	; (8004248 <MX_SPI1_Init+0xa0>)
 8004202:	2200      	movs	r2, #0
 8004204:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004206:	4810      	ldr	r0, [pc, #64]	; (8004248 <MX_SPI1_Init+0xa0>)
 8004208:	f004 f8ac 	bl	8008364 <HAL_SPI_Init>
 800420c:	4603      	mov	r3, r0
 800420e:	2b00      	cmp	r3, #0
 8004210:	d001      	beq.n	8004216 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8004212:	f7ff f8f1 	bl	80033f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  SET_BIT((&hspi1)->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004216:	4b0c      	ldr	r3, [pc, #48]	; (8004248 <MX_SPI1_Init+0xa0>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	685a      	ldr	r2, [r3, #4]
 800421c:	4b0a      	ldr	r3, [pc, #40]	; (8004248 <MX_SPI1_Init+0xa0>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004224:	605a      	str	r2, [r3, #4]
  if (((&hspi1)->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE) __HAL_SPI_ENABLE(&hspi1);
 8004226:	4b08      	ldr	r3, [pc, #32]	; (8004248 <MX_SPI1_Init+0xa0>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004230:	2b40      	cmp	r3, #64	; 0x40
 8004232:	d007      	beq.n	8004244 <MX_SPI1_Init+0x9c>
 8004234:	4b04      	ldr	r3, [pc, #16]	; (8004248 <MX_SPI1_Init+0xa0>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	4b03      	ldr	r3, [pc, #12]	; (8004248 <MX_SPI1_Init+0xa0>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004242:	601a      	str	r2, [r3, #0]

  /* USER CODE END SPI1_Init 2 */

}
 8004244:	bf00      	nop
 8004246:	bd80      	pop	{r7, pc}
 8004248:	200006d8 	.word	0x200006d8
 800424c:	40013000 	.word	0x40013000

08004250 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b08a      	sub	sp, #40	; 0x28
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004258:	f107 0314 	add.w	r3, r7, #20
 800425c:	2200      	movs	r2, #0
 800425e:	601a      	str	r2, [r3, #0]
 8004260:	605a      	str	r2, [r3, #4]
 8004262:	609a      	str	r2, [r3, #8]
 8004264:	60da      	str	r2, [r3, #12]
 8004266:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a17      	ldr	r2, [pc, #92]	; (80042cc <HAL_SPI_MspInit+0x7c>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d128      	bne.n	80042c4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004272:	4b17      	ldr	r3, [pc, #92]	; (80042d0 <HAL_SPI_MspInit+0x80>)
 8004274:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004276:	4a16      	ldr	r2, [pc, #88]	; (80042d0 <HAL_SPI_MspInit+0x80>)
 8004278:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800427c:	6613      	str	r3, [r2, #96]	; 0x60
 800427e:	4b14      	ldr	r3, [pc, #80]	; (80042d0 <HAL_SPI_MspInit+0x80>)
 8004280:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004282:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004286:	613b      	str	r3, [r7, #16]
 8004288:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800428a:	4b11      	ldr	r3, [pc, #68]	; (80042d0 <HAL_SPI_MspInit+0x80>)
 800428c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800428e:	4a10      	ldr	r2, [pc, #64]	; (80042d0 <HAL_SPI_MspInit+0x80>)
 8004290:	f043 0301 	orr.w	r3, r3, #1
 8004294:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004296:	4b0e      	ldr	r3, [pc, #56]	; (80042d0 <HAL_SPI_MspInit+0x80>)
 8004298:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800429a:	f003 0301 	and.w	r3, r3, #1
 800429e:	60fb      	str	r3, [r7, #12]
 80042a0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80042a2:	23e0      	movs	r3, #224	; 0xe0
 80042a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042a6:	2302      	movs	r3, #2
 80042a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80042aa:	2302      	movs	r3, #2
 80042ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042ae:	2303      	movs	r3, #3
 80042b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80042b2:	2305      	movs	r3, #5
 80042b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042b6:	f107 0314 	add.w	r3, r7, #20
 80042ba:	4619      	mov	r1, r3
 80042bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80042c0:	f002 f974 	bl	80065ac <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80042c4:	bf00      	nop
 80042c6:	3728      	adds	r7, #40	; 0x28
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}
 80042cc:	40013000 	.word	0x40013000
 80042d0:	40021000 	.word	0x40021000

080042d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042da:	4b0f      	ldr	r3, [pc, #60]	; (8004318 <HAL_MspInit+0x44>)
 80042dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042de:	4a0e      	ldr	r2, [pc, #56]	; (8004318 <HAL_MspInit+0x44>)
 80042e0:	f043 0301 	orr.w	r3, r3, #1
 80042e4:	6613      	str	r3, [r2, #96]	; 0x60
 80042e6:	4b0c      	ldr	r3, [pc, #48]	; (8004318 <HAL_MspInit+0x44>)
 80042e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042ea:	f003 0301 	and.w	r3, r3, #1
 80042ee:	607b      	str	r3, [r7, #4]
 80042f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80042f2:	4b09      	ldr	r3, [pc, #36]	; (8004318 <HAL_MspInit+0x44>)
 80042f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042f6:	4a08      	ldr	r2, [pc, #32]	; (8004318 <HAL_MspInit+0x44>)
 80042f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042fc:	6593      	str	r3, [r2, #88]	; 0x58
 80042fe:	4b06      	ldr	r3, [pc, #24]	; (8004318 <HAL_MspInit+0x44>)
 8004300:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004306:	603b      	str	r3, [r7, #0]
 8004308:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800430a:	bf00      	nop
 800430c:	370c      	adds	r7, #12
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop
 8004318:	40021000 	.word	0x40021000

0800431c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800431c:	b480      	push	{r7}
 800431e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004320:	e7fe      	b.n	8004320 <NMI_Handler+0x4>

08004322 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004322:	b480      	push	{r7}
 8004324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004326:	e7fe      	b.n	8004326 <HardFault_Handler+0x4>

08004328 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004328:	b480      	push	{r7}
 800432a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800432c:	e7fe      	b.n	800432c <MemManage_Handler+0x4>

0800432e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800432e:	b480      	push	{r7}
 8004330:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004332:	e7fe      	b.n	8004332 <BusFault_Handler+0x4>

08004334 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004334:	b480      	push	{r7}
 8004336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004338:	e7fe      	b.n	8004338 <UsageFault_Handler+0x4>

0800433a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800433a:	b480      	push	{r7}
 800433c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800433e:	bf00      	nop
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004348:	b480      	push	{r7}
 800434a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800434c:	bf00      	nop
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr

08004356 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004356:	b480      	push	{r7}
 8004358:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800435a:	bf00      	nop
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr

08004364 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004368:	f000 f9c6 	bl	80046f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800436c:	bf00      	nop
 800436e:	bd80      	pop	{r7, pc}

08004370 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004374:	4802      	ldr	r0, [pc, #8]	; (8004380 <CAN1_RX0_IRQHandler+0x10>)
 8004376:	f001 fdd7 	bl	8005f28 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800437a:	bf00      	nop
 800437c:	bd80      	pop	{r7, pc}
 800437e:	bf00      	nop
 8004380:	20000304 	.word	0x20000304

08004384 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004388:	4802      	ldr	r0, [pc, #8]	; (8004394 <CAN1_RX1_IRQHandler+0x10>)
 800438a:	f001 fdcd 	bl	8005f28 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800438e:	bf00      	nop
 8004390:	bd80      	pop	{r7, pc}
 8004392:	bf00      	nop
 8004394:	20000304 	.word	0x20000304

08004398 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004398:	b480      	push	{r7}
 800439a:	af00      	add	r7, sp, #0
	return 1;
 800439c:	2301      	movs	r3, #1
}
 800439e:	4618      	mov	r0, r3
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr

080043a8 <_kill>:

int _kill(int pid, int sig)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b082      	sub	sp, #8
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80043b2:	f004 f89d 	bl	80084f0 <__errno>
 80043b6:	4603      	mov	r3, r0
 80043b8:	2216      	movs	r2, #22
 80043ba:	601a      	str	r2, [r3, #0]
	return -1;
 80043bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3708      	adds	r7, #8
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}

080043c8 <_exit>:

void _exit (int status)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b082      	sub	sp, #8
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80043d0:	f04f 31ff 	mov.w	r1, #4294967295
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f7ff ffe7 	bl	80043a8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80043da:	e7fe      	b.n	80043da <_exit+0x12>

080043dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b086      	sub	sp, #24
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	60f8      	str	r0, [r7, #12]
 80043e4:	60b9      	str	r1, [r7, #8]
 80043e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043e8:	2300      	movs	r3, #0
 80043ea:	617b      	str	r3, [r7, #20]
 80043ec:	e00a      	b.n	8004404 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80043ee:	f3af 8000 	nop.w
 80043f2:	4601      	mov	r1, r0
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	1c5a      	adds	r2, r3, #1
 80043f8:	60ba      	str	r2, [r7, #8]
 80043fa:	b2ca      	uxtb	r2, r1
 80043fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	3301      	adds	r3, #1
 8004402:	617b      	str	r3, [r7, #20]
 8004404:	697a      	ldr	r2, [r7, #20]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	429a      	cmp	r2, r3
 800440a:	dbf0      	blt.n	80043ee <_read+0x12>
	}

return len;
 800440c:	687b      	ldr	r3, [r7, #4]
}
 800440e:	4618      	mov	r0, r3
 8004410:	3718      	adds	r7, #24
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}

08004416 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004416:	b580      	push	{r7, lr}
 8004418:	b086      	sub	sp, #24
 800441a:	af00      	add	r7, sp, #0
 800441c:	60f8      	str	r0, [r7, #12]
 800441e:	60b9      	str	r1, [r7, #8]
 8004420:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004422:	2300      	movs	r3, #0
 8004424:	617b      	str	r3, [r7, #20]
 8004426:	e009      	b.n	800443c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	1c5a      	adds	r2, r3, #1
 800442c:	60ba      	str	r2, [r7, #8]
 800442e:	781b      	ldrb	r3, [r3, #0]
 8004430:	4618      	mov	r0, r3
 8004432:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	3301      	adds	r3, #1
 800443a:	617b      	str	r3, [r7, #20]
 800443c:	697a      	ldr	r2, [r7, #20]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	429a      	cmp	r2, r3
 8004442:	dbf1      	blt.n	8004428 <_write+0x12>
	}
	return len;
 8004444:	687b      	ldr	r3, [r7, #4]
}
 8004446:	4618      	mov	r0, r3
 8004448:	3718      	adds	r7, #24
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}

0800444e <_close>:

int _close(int file)
{
 800444e:	b480      	push	{r7}
 8004450:	b083      	sub	sp, #12
 8004452:	af00      	add	r7, sp, #0
 8004454:	6078      	str	r0, [r7, #4]
	return -1;
 8004456:	f04f 33ff 	mov.w	r3, #4294967295
}
 800445a:	4618      	mov	r0, r3
 800445c:	370c      	adds	r7, #12
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr

08004466 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004466:	b480      	push	{r7}
 8004468:	b083      	sub	sp, #12
 800446a:	af00      	add	r7, sp, #0
 800446c:	6078      	str	r0, [r7, #4]
 800446e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004476:	605a      	str	r2, [r3, #4]
	return 0;
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	370c      	adds	r7, #12
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr

08004486 <_isatty>:

int _isatty(int file)
{
 8004486:	b480      	push	{r7}
 8004488:	b083      	sub	sp, #12
 800448a:	af00      	add	r7, sp, #0
 800448c:	6078      	str	r0, [r7, #4]
	return 1;
 800448e:	2301      	movs	r3, #1
}
 8004490:	4618      	mov	r0, r3
 8004492:	370c      	adds	r7, #12
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr

0800449c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800449c:	b480      	push	{r7}
 800449e:	b085      	sub	sp, #20
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	60f8      	str	r0, [r7, #12]
 80044a4:	60b9      	str	r1, [r7, #8]
 80044a6:	607a      	str	r2, [r7, #4]
	return 0;
 80044a8:	2300      	movs	r3, #0
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3714      	adds	r7, #20
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr
	...

080044b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b086      	sub	sp, #24
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80044c0:	4a14      	ldr	r2, [pc, #80]	; (8004514 <_sbrk+0x5c>)
 80044c2:	4b15      	ldr	r3, [pc, #84]	; (8004518 <_sbrk+0x60>)
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80044cc:	4b13      	ldr	r3, [pc, #76]	; (800451c <_sbrk+0x64>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d102      	bne.n	80044da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80044d4:	4b11      	ldr	r3, [pc, #68]	; (800451c <_sbrk+0x64>)
 80044d6:	4a12      	ldr	r2, [pc, #72]	; (8004520 <_sbrk+0x68>)
 80044d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80044da:	4b10      	ldr	r3, [pc, #64]	; (800451c <_sbrk+0x64>)
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	4413      	add	r3, r2
 80044e2:	693a      	ldr	r2, [r7, #16]
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d207      	bcs.n	80044f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80044e8:	f004 f802 	bl	80084f0 <__errno>
 80044ec:	4603      	mov	r3, r0
 80044ee:	220c      	movs	r2, #12
 80044f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80044f2:	f04f 33ff 	mov.w	r3, #4294967295
 80044f6:	e009      	b.n	800450c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80044f8:	4b08      	ldr	r3, [pc, #32]	; (800451c <_sbrk+0x64>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80044fe:	4b07      	ldr	r3, [pc, #28]	; (800451c <_sbrk+0x64>)
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	4413      	add	r3, r2
 8004506:	4a05      	ldr	r2, [pc, #20]	; (800451c <_sbrk+0x64>)
 8004508:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800450a:	68fb      	ldr	r3, [r7, #12]
}
 800450c:	4618      	mov	r0, r3
 800450e:	3718      	adds	r7, #24
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}
 8004514:	20050000 	.word	0x20050000
 8004518:	00000400 	.word	0x00000400
 800451c:	2000073c 	.word	0x2000073c
 8004520:	20000758 	.word	0x20000758

08004524 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004524:	b480      	push	{r7}
 8004526:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004528:	4b06      	ldr	r3, [pc, #24]	; (8004544 <SystemInit+0x20>)
 800452a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800452e:	4a05      	ldr	r2, [pc, #20]	; (8004544 <SystemInit+0x20>)
 8004530:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004534:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8004538:	bf00      	nop
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr
 8004542:	bf00      	nop
 8004544:	e000ed00 	.word	0xe000ed00

08004548 <_ZN5TimerC1Ev>:
 *      Author: pile
 */

#include "timer.h"

Timer::Timer()
 8004548:	b580      	push	{r7, lr}
 800454a:	b082      	sub	sp, #8
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2200      	movs	r2, #0
 8004554:	605a      	str	r2, [r3, #4]
{
	this->start_time = HAL_GetTick();
 8004556:	f000 f8e3 	bl	8004720 <HAL_GetTick>
 800455a:	4602      	mov	r2, r0
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	601a      	str	r2, [r3, #0]
}
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	4618      	mov	r0, r3
 8004564:	3708      	adds	r7, #8
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}

0800456a <_ZN5TimerC1Em>:

Timer::Timer(uint32_t timeout) : timeout(timeout)
 800456a:	b580      	push	{r7, lr}
 800456c:	b082      	sub	sp, #8
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
 8004572:	6039      	str	r1, [r7, #0]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	683a      	ldr	r2, [r7, #0]
 8004578:	605a      	str	r2, [r3, #4]
{
	this->start_time = HAL_GetTick();
 800457a:	f000 f8d1 	bl	8004720 <HAL_GetTick>
 800457e:	4602      	mov	r2, r0
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	601a      	str	r2, [r3, #0]
}
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	4618      	mov	r0, r3
 8004588:	3708      	adds	r7, #8
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}

0800458e <_ZN5Timer7restartEv>:

void Timer::restart()
{
 800458e:	b580      	push	{r7, lr}
 8004590:	b082      	sub	sp, #8
 8004592:	af00      	add	r7, sp, #0
 8004594:	6078      	str	r0, [r7, #4]
	this->start_time = HAL_GetTick();
 8004596:	f000 f8c3 	bl	8004720 <HAL_GetTick>
 800459a:	4602      	mov	r2, r0
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	601a      	str	r2, [r3, #0]
}
 80045a0:	bf00      	nop
 80045a2:	3708      	adds	r7, #8
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <_ZN5Timer23checkIfTimedOutAndResetEv>:

bool Timer::checkIfTimedOutAndReset()
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b082      	sub	sp, #8
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
	if(this->getPassedTime() >= this->timeout)
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f000 f814 	bl	80045de <_ZN5Timer13getPassedTimeEv>
 80045b6:	4602      	mov	r2, r0
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	429a      	cmp	r2, r3
 80045be:	bf2c      	ite	cs
 80045c0:	2301      	movcs	r3, #1
 80045c2:	2300      	movcc	r3, #0
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d004      	beq.n	80045d4 <_ZN5Timer23checkIfTimedOutAndResetEv+0x2c>
	{
		this->restart();
 80045ca:	6878      	ldr	r0, [r7, #4]
 80045cc:	f7ff ffdf 	bl	800458e <_ZN5Timer7restartEv>
		return true;
 80045d0:	2301      	movs	r3, #1
 80045d2:	e000      	b.n	80045d6 <_ZN5Timer23checkIfTimedOutAndResetEv+0x2e>
	}

	return false;
 80045d4:	2300      	movs	r3, #0
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3708      	adds	r7, #8
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}

080045de <_ZN5Timer13getPassedTimeEv>:

uint32_t Timer::getPassedTime()
{
 80045de:	b580      	push	{r7, lr}
 80045e0:	b082      	sub	sp, #8
 80045e2:	af00      	add	r7, sp, #0
 80045e4:	6078      	str	r0, [r7, #4]
	return HAL_GetTick() - this->start_time;
 80045e6:	f000 f89b 	bl	8004720 <HAL_GetTick>
 80045ea:	4602      	mov	r2, r0
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	1ad3      	subs	r3, r2, r3
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3708      	adds	r7, #8
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
	...

080045fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80045fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004634 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004600:	f7ff ff90 	bl	8004524 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004604:	480c      	ldr	r0, [pc, #48]	; (8004638 <LoopForever+0x6>)
  ldr r1, =_edata
 8004606:	490d      	ldr	r1, [pc, #52]	; (800463c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004608:	4a0d      	ldr	r2, [pc, #52]	; (8004640 <LoopForever+0xe>)
  movs r3, #0
 800460a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800460c:	e002      	b.n	8004614 <LoopCopyDataInit>

0800460e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800460e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004610:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004612:	3304      	adds	r3, #4

08004614 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004614:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004616:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004618:	d3f9      	bcc.n	800460e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800461a:	4a0a      	ldr	r2, [pc, #40]	; (8004644 <LoopForever+0x12>)
  ldr r4, =_ebss
 800461c:	4c0a      	ldr	r4, [pc, #40]	; (8004648 <LoopForever+0x16>)
  movs r3, #0
 800461e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004620:	e001      	b.n	8004626 <LoopFillZerobss>

08004622 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004622:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004624:	3204      	adds	r2, #4

08004626 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004626:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004628:	d3fb      	bcc.n	8004622 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800462a:	f003 ff79 	bl	8008520 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800462e:	f7fd fea1 	bl	8002374 <main>

08004632 <LoopForever>:

LoopForever:
    b LoopForever
 8004632:	e7fe      	b.n	8004632 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004634:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004638:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800463c:	20000280 	.word	0x20000280
  ldr r2, =_sidata
 8004640:	08009a04 	.word	0x08009a04
  ldr r2, =_sbss
 8004644:	20000280 	.word	0x20000280
  ldr r4, =_ebss
 8004648:	20000754 	.word	0x20000754

0800464c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800464c:	e7fe      	b.n	800464c <ADC1_2_IRQHandler>

0800464e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800464e:	b580      	push	{r7, lr}
 8004650:	b082      	sub	sp, #8
 8004652:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004654:	2300      	movs	r3, #0
 8004656:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004658:	2003      	movs	r0, #3
 800465a:	f001 ff65 	bl	8006528 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800465e:	200f      	movs	r0, #15
 8004660:	f000 f80e 	bl	8004680 <HAL_InitTick>
 8004664:	4603      	mov	r3, r0
 8004666:	2b00      	cmp	r3, #0
 8004668:	d002      	beq.n	8004670 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	71fb      	strb	r3, [r7, #7]
 800466e:	e001      	b.n	8004674 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004670:	f7ff fe30 	bl	80042d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004674:	79fb      	ldrb	r3, [r7, #7]
}
 8004676:	4618      	mov	r0, r3
 8004678:	3708      	adds	r7, #8
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
	...

08004680 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b084      	sub	sp, #16
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004688:	2300      	movs	r3, #0
 800468a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800468c:	4b17      	ldr	r3, [pc, #92]	; (80046ec <HAL_InitTick+0x6c>)
 800468e:	781b      	ldrb	r3, [r3, #0]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d023      	beq.n	80046dc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8004694:	4b16      	ldr	r3, [pc, #88]	; (80046f0 <HAL_InitTick+0x70>)
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	4b14      	ldr	r3, [pc, #80]	; (80046ec <HAL_InitTick+0x6c>)
 800469a:	781b      	ldrb	r3, [r3, #0]
 800469c:	4619      	mov	r1, r3
 800469e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80046a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80046a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80046aa:	4618      	mov	r0, r3
 80046ac:	f001 ff71 	bl	8006592 <HAL_SYSTICK_Config>
 80046b0:	4603      	mov	r3, r0
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d10f      	bne.n	80046d6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2b0f      	cmp	r3, #15
 80046ba:	d809      	bhi.n	80046d0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80046bc:	2200      	movs	r2, #0
 80046be:	6879      	ldr	r1, [r7, #4]
 80046c0:	f04f 30ff 	mov.w	r0, #4294967295
 80046c4:	f001 ff3b 	bl	800653e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80046c8:	4a0a      	ldr	r2, [pc, #40]	; (80046f4 <HAL_InitTick+0x74>)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6013      	str	r3, [r2, #0]
 80046ce:	e007      	b.n	80046e0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	73fb      	strb	r3, [r7, #15]
 80046d4:	e004      	b.n	80046e0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	73fb      	strb	r3, [r7, #15]
 80046da:	e001      	b.n	80046e0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80046e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3710      	adds	r7, #16
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	20000218 	.word	0x20000218
 80046f0:	20000210 	.word	0x20000210
 80046f4:	20000214 	.word	0x20000214

080046f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80046f8:	b480      	push	{r7}
 80046fa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80046fc:	4b06      	ldr	r3, [pc, #24]	; (8004718 <HAL_IncTick+0x20>)
 80046fe:	781b      	ldrb	r3, [r3, #0]
 8004700:	461a      	mov	r2, r3
 8004702:	4b06      	ldr	r3, [pc, #24]	; (800471c <HAL_IncTick+0x24>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4413      	add	r3, r2
 8004708:	4a04      	ldr	r2, [pc, #16]	; (800471c <HAL_IncTick+0x24>)
 800470a:	6013      	str	r3, [r2, #0]
}
 800470c:	bf00      	nop
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	20000218 	.word	0x20000218
 800471c:	20000740 	.word	0x20000740

08004720 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004720:	b480      	push	{r7}
 8004722:	af00      	add	r7, sp, #0
  return uwTick;
 8004724:	4b03      	ldr	r3, [pc, #12]	; (8004734 <HAL_GetTick+0x14>)
 8004726:	681b      	ldr	r3, [r3, #0]
}
 8004728:	4618      	mov	r0, r3
 800472a:	46bd      	mov	sp, r7
 800472c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004730:	4770      	bx	lr
 8004732:	bf00      	nop
 8004734:	20000740 	.word	0x20000740

08004738 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004740:	f7ff ffee 	bl	8004720 <HAL_GetTick>
 8004744:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004750:	d005      	beq.n	800475e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8004752:	4b0a      	ldr	r3, [pc, #40]	; (800477c <HAL_Delay+0x44>)
 8004754:	781b      	ldrb	r3, [r3, #0]
 8004756:	461a      	mov	r2, r3
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	4413      	add	r3, r2
 800475c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800475e:	bf00      	nop
 8004760:	f7ff ffde 	bl	8004720 <HAL_GetTick>
 8004764:	4602      	mov	r2, r0
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	1ad3      	subs	r3, r2, r3
 800476a:	68fa      	ldr	r2, [r7, #12]
 800476c:	429a      	cmp	r2, r3
 800476e:	d8f7      	bhi.n	8004760 <HAL_Delay+0x28>
  {
  }
}
 8004770:	bf00      	nop
 8004772:	bf00      	nop
 8004774:	3710      	adds	r7, #16
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}
 800477a:	bf00      	nop
 800477c:	20000218 	.word	0x20000218

08004780 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	431a      	orrs	r2, r3
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	609a      	str	r2, [r3, #8]
}
 800479a:	bf00      	nop
 800479c:	370c      	adds	r7, #12
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr

080047a6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80047a6:	b480      	push	{r7}
 80047a8:	b083      	sub	sp, #12
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	6078      	str	r0, [r7, #4]
 80047ae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	431a      	orrs	r2, r3
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	609a      	str	r2, [r3, #8]
}
 80047c0:	bf00      	nop
 80047c2:	370c      	adds	r7, #12
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr

080047cc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80047dc:	4618      	mov	r0, r3
 80047de:	370c      	adds	r7, #12
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr

080047e8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b087      	sub	sp, #28
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	60f8      	str	r0, [r7, #12]
 80047f0:	60b9      	str	r1, [r7, #8]
 80047f2:	607a      	str	r2, [r7, #4]
 80047f4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	3360      	adds	r3, #96	; 0x60
 80047fa:	461a      	mov	r2, r3
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	009b      	lsls	r3, r3, #2
 8004800:	4413      	add	r3, r2
 8004802:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	4b08      	ldr	r3, [pc, #32]	; (800482c <LL_ADC_SetOffset+0x44>)
 800480a:	4013      	ands	r3, r2
 800480c:	687a      	ldr	r2, [r7, #4]
 800480e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8004812:	683a      	ldr	r2, [r7, #0]
 8004814:	430a      	orrs	r2, r1
 8004816:	4313      	orrs	r3, r2
 8004818:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004820:	bf00      	nop
 8004822:	371c      	adds	r7, #28
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr
 800482c:	03fff000 	.word	0x03fff000

08004830 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004830:	b480      	push	{r7}
 8004832:	b085      	sub	sp, #20
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	3360      	adds	r3, #96	; 0x60
 800483e:	461a      	mov	r2, r3
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	4413      	add	r3, r2
 8004846:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8004850:	4618      	mov	r0, r3
 8004852:	3714      	adds	r7, #20
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr

0800485c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800485c:	b480      	push	{r7}
 800485e:	b087      	sub	sp, #28
 8004860:	af00      	add	r7, sp, #0
 8004862:	60f8      	str	r0, [r7, #12]
 8004864:	60b9      	str	r1, [r7, #8]
 8004866:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	3360      	adds	r3, #96	; 0x60
 800486c:	461a      	mov	r2, r3
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	4413      	add	r3, r2
 8004874:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	431a      	orrs	r2, r3
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004886:	bf00      	nop
 8004888:	371c      	adds	r7, #28
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr

08004892 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8004892:	b480      	push	{r7}
 8004894:	b083      	sub	sp, #12
 8004896:	af00      	add	r7, sp, #0
 8004898:	6078      	str	r0, [r7, #4]
 800489a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	695b      	ldr	r3, [r3, #20]
 80048a0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	431a      	orrs	r2, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	615a      	str	r2, [r3, #20]
}
 80048ac:	bf00      	nop
 80048ae:	370c      	adds	r7, #12
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr

080048b8 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b087      	sub	sp, #28
 80048bc:	af00      	add	r7, sp, #0
 80048be:	60f8      	str	r0, [r7, #12]
 80048c0:	60b9      	str	r1, [r7, #8]
 80048c2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	3330      	adds	r3, #48	; 0x30
 80048c8:	461a      	mov	r2, r3
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	0a1b      	lsrs	r3, r3, #8
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	f003 030c 	and.w	r3, r3, #12
 80048d4:	4413      	add	r3, r2
 80048d6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	f003 031f 	and.w	r3, r3, #31
 80048e2:	211f      	movs	r1, #31
 80048e4:	fa01 f303 	lsl.w	r3, r1, r3
 80048e8:	43db      	mvns	r3, r3
 80048ea:	401a      	ands	r2, r3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	0e9b      	lsrs	r3, r3, #26
 80048f0:	f003 011f 	and.w	r1, r3, #31
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	f003 031f 	and.w	r3, r3, #31
 80048fa:	fa01 f303 	lsl.w	r3, r1, r3
 80048fe:	431a      	orrs	r2, r3
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004904:	bf00      	nop
 8004906:	371c      	adds	r7, #28
 8004908:	46bd      	mov	sp, r7
 800490a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490e:	4770      	bx	lr

08004910 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004910:	b480      	push	{r7}
 8004912:	b087      	sub	sp, #28
 8004914:	af00      	add	r7, sp, #0
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	3314      	adds	r3, #20
 8004920:	461a      	mov	r2, r3
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	0e5b      	lsrs	r3, r3, #25
 8004926:	009b      	lsls	r3, r3, #2
 8004928:	f003 0304 	and.w	r3, r3, #4
 800492c:	4413      	add	r3, r2
 800492e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	0d1b      	lsrs	r3, r3, #20
 8004938:	f003 031f 	and.w	r3, r3, #31
 800493c:	2107      	movs	r1, #7
 800493e:	fa01 f303 	lsl.w	r3, r1, r3
 8004942:	43db      	mvns	r3, r3
 8004944:	401a      	ands	r2, r3
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	0d1b      	lsrs	r3, r3, #20
 800494a:	f003 031f 	and.w	r3, r3, #31
 800494e:	6879      	ldr	r1, [r7, #4]
 8004950:	fa01 f303 	lsl.w	r3, r1, r3
 8004954:	431a      	orrs	r2, r3
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800495a:	bf00      	nop
 800495c:	371c      	adds	r7, #28
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr
	...

08004968 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004968:	b480      	push	{r7}
 800496a:	b085      	sub	sp, #20
 800496c:	af00      	add	r7, sp, #0
 800496e:	60f8      	str	r0, [r7, #12]
 8004970:	60b9      	str	r1, [r7, #8]
 8004972:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004980:	43db      	mvns	r3, r3
 8004982:	401a      	ands	r2, r3
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f003 0318 	and.w	r3, r3, #24
 800498a:	4908      	ldr	r1, [pc, #32]	; (80049ac <LL_ADC_SetChannelSingleDiff+0x44>)
 800498c:	40d9      	lsrs	r1, r3
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	400b      	ands	r3, r1
 8004992:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004996:	431a      	orrs	r2, r3
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800499e:	bf00      	nop
 80049a0:	3714      	adds	r7, #20
 80049a2:	46bd      	mov	sp, r7
 80049a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a8:	4770      	bx	lr
 80049aa:	bf00      	nop
 80049ac:	0007ffff 	.word	0x0007ffff

080049b0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b083      	sub	sp, #12
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80049c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80049c4:	687a      	ldr	r2, [r7, #4]
 80049c6:	6093      	str	r3, [r2, #8]
}
 80049c8:	bf00      	nop
 80049ca:	370c      	adds	r7, #12
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr

080049d4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80049e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80049e8:	d101      	bne.n	80049ee <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80049ea:	2301      	movs	r3, #1
 80049ec:	e000      	b.n	80049f0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	370c      	adds	r7, #12
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b083      	sub	sp, #12
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8004a0c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004a10:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004a18:	bf00      	nop
 8004a1a:	370c      	adds	r7, #12
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr

08004a24 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b083      	sub	sp, #12
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a34:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004a38:	d101      	bne.n	8004a3e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e000      	b.n	8004a40 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004a3e:	2300      	movs	r3, #0
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	370c      	adds	r7, #12
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr

08004a4c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b083      	sub	sp, #12
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	f003 0301 	and.w	r3, r3, #1
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d101      	bne.n	8004a64 <LL_ADC_IsEnabled+0x18>
 8004a60:	2301      	movs	r3, #1
 8004a62:	e000      	b.n	8004a66 <LL_ADC_IsEnabled+0x1a>
 8004a64:	2300      	movs	r3, #0
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	370c      	adds	r7, #12
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr

08004a72 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004a72:	b480      	push	{r7}
 8004a74:	b083      	sub	sp, #12
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	f003 0304 	and.w	r3, r3, #4
 8004a82:	2b04      	cmp	r3, #4
 8004a84:	d101      	bne.n	8004a8a <LL_ADC_REG_IsConversionOngoing+0x18>
 8004a86:	2301      	movs	r3, #1
 8004a88:	e000      	b.n	8004a8c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004a8a:	2300      	movs	r3, #0
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	f003 0308 	and.w	r3, r3, #8
 8004aa8:	2b08      	cmp	r3, #8
 8004aaa:	d101      	bne.n	8004ab0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004aac:	2301      	movs	r3, #1
 8004aae:	e000      	b.n	8004ab2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	370c      	adds	r7, #12
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr
	...

08004ac0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004ac0:	b590      	push	{r4, r7, lr}
 8004ac2:	b089      	sub	sp, #36	; 0x24
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004acc:	2300      	movs	r3, #0
 8004ace:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d101      	bne.n	8004ada <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e134      	b.n	8004d44 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	691b      	ldr	r3, [r3, #16]
 8004ade:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d109      	bne.n	8004afc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f7fb fc4f 	bl	800038c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4618      	mov	r0, r3
 8004b02:	f7ff ff67 	bl	80049d4 <LL_ADC_IsDeepPowerDownEnabled>
 8004b06:	4603      	mov	r3, r0
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d004      	beq.n	8004b16 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4618      	mov	r0, r3
 8004b12:	f7ff ff4d 	bl	80049b0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f7ff ff82 	bl	8004a24 <LL_ADC_IsInternalRegulatorEnabled>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d115      	bne.n	8004b52 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f7ff ff66 	bl	80049fc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004b30:	4b86      	ldr	r3, [pc, #536]	; (8004d4c <HAL_ADC_Init+0x28c>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	099b      	lsrs	r3, r3, #6
 8004b36:	4a86      	ldr	r2, [pc, #536]	; (8004d50 <HAL_ADC_Init+0x290>)
 8004b38:	fba2 2303 	umull	r2, r3, r2, r3
 8004b3c:	099b      	lsrs	r3, r3, #6
 8004b3e:	3301      	adds	r3, #1
 8004b40:	005b      	lsls	r3, r3, #1
 8004b42:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004b44:	e002      	b.n	8004b4c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	3b01      	subs	r3, #1
 8004b4a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d1f9      	bne.n	8004b46 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4618      	mov	r0, r3
 8004b58:	f7ff ff64 	bl	8004a24 <LL_ADC_IsInternalRegulatorEnabled>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d10d      	bne.n	8004b7e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b66:	f043 0210 	orr.w	r2, r3, #16
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b72:	f043 0201 	orr.w	r2, r3, #1
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4618      	mov	r0, r3
 8004b84:	f7ff ff75 	bl	8004a72 <LL_ADC_REG_IsConversionOngoing>
 8004b88:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b8e:	f003 0310 	and.w	r3, r3, #16
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	f040 80cd 	bne.w	8004d32 <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	f040 80c9 	bne.w	8004d32 <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ba4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004ba8:	f043 0202 	orr.w	r2, r3, #2
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f7ff ff49 	bl	8004a4c <LL_ADC_IsEnabled>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d110      	bne.n	8004be2 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004bc0:	4864      	ldr	r0, [pc, #400]	; (8004d54 <HAL_ADC_Init+0x294>)
 8004bc2:	f7ff ff43 	bl	8004a4c <LL_ADC_IsEnabled>
 8004bc6:	4604      	mov	r4, r0
 8004bc8:	4863      	ldr	r0, [pc, #396]	; (8004d58 <HAL_ADC_Init+0x298>)
 8004bca:	f7ff ff3f 	bl	8004a4c <LL_ADC_IsEnabled>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	4323      	orrs	r3, r4
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d105      	bne.n	8004be2 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	4619      	mov	r1, r3
 8004bdc:	485f      	ldr	r0, [pc, #380]	; (8004d5c <HAL_ADC_Init+0x29c>)
 8004bde:	f7ff fdcf 	bl	8004780 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	7e5b      	ldrb	r3, [r3, #25]
 8004be6:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004bec:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8004bf2:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8004bf8:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c00:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004c02:	4313      	orrs	r3, r2
 8004c04:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d106      	bne.n	8004c1e <HAL_ADC_Init+0x15e>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c14:	3b01      	subs	r3, #1
 8004c16:	045b      	lsls	r3, r3, #17
 8004c18:	69ba      	ldr	r2, [r7, #24]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d009      	beq.n	8004c3a <HAL_ADC_Init+0x17a>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c2a:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c32:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004c34:	69ba      	ldr	r2, [r7, #24]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	68da      	ldr	r2, [r3, #12]
 8004c40:	4b47      	ldr	r3, [pc, #284]	; (8004d60 <HAL_ADC_Init+0x2a0>)
 8004c42:	4013      	ands	r3, r2
 8004c44:	687a      	ldr	r2, [r7, #4]
 8004c46:	6812      	ldr	r2, [r2, #0]
 8004c48:	69b9      	ldr	r1, [r7, #24]
 8004c4a:	430b      	orrs	r3, r1
 8004c4c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4618      	mov	r0, r3
 8004c54:	f7ff ff0d 	bl	8004a72 <LL_ADC_REG_IsConversionOngoing>
 8004c58:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f7ff ff1a 	bl	8004a98 <LL_ADC_INJ_IsConversionOngoing>
 8004c64:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d140      	bne.n	8004cee <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d13d      	bne.n	8004cee <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	7e1b      	ldrb	r3, [r3, #24]
 8004c7a:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004c7c:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004c84:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004c86:	4313      	orrs	r3, r2
 8004c88:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c94:	f023 0306 	bic.w	r3, r3, #6
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	6812      	ldr	r2, [r2, #0]
 8004c9c:	69b9      	ldr	r1, [r7, #24]
 8004c9e:	430b      	orrs	r3, r1
 8004ca0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d118      	bne.n	8004cde <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	691b      	ldr	r3, [r3, #16]
 8004cb2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004cb6:	f023 0304 	bic.w	r3, r3, #4
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8004cbe:	687a      	ldr	r2, [r7, #4]
 8004cc0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004cc2:	4311      	orrs	r1, r2
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004cc8:	4311      	orrs	r1, r2
 8004cca:	687a      	ldr	r2, [r7, #4]
 8004ccc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004cce:	430a      	orrs	r2, r1
 8004cd0:	431a      	orrs	r2, r3
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f042 0201 	orr.w	r2, r2, #1
 8004cda:	611a      	str	r2, [r3, #16]
 8004cdc:	e007      	b.n	8004cee <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	691a      	ldr	r2, [r3, #16]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f022 0201 	bic.w	r2, r2, #1
 8004cec:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	691b      	ldr	r3, [r3, #16]
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d10c      	bne.n	8004d10 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cfc:	f023 010f 	bic.w	r1, r3, #15
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	69db      	ldr	r3, [r3, #28]
 8004d04:	1e5a      	subs	r2, r3, #1
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	631a      	str	r2, [r3, #48]	; 0x30
 8004d0e:	e007      	b.n	8004d20 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f022 020f 	bic.w	r2, r2, #15
 8004d1e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d24:	f023 0303 	bic.w	r3, r3, #3
 8004d28:	f043 0201 	orr.w	r2, r3, #1
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	659a      	str	r2, [r3, #88]	; 0x58
 8004d30:	e007      	b.n	8004d42 <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d36:	f043 0210 	orr.w	r2, r3, #16
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004d42:	7ffb      	ldrb	r3, [r7, #31]
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	3724      	adds	r7, #36	; 0x24
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd90      	pop	{r4, r7, pc}
 8004d4c:	20000210 	.word	0x20000210
 8004d50:	053e2d63 	.word	0x053e2d63
 8004d54:	50040000 	.word	0x50040000
 8004d58:	50040100 	.word	0x50040100
 8004d5c:	50040300 	.word	0x50040300
 8004d60:	fff0c007 	.word	0xfff0c007

08004d64 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b0b6      	sub	sp, #216	; 0xd8
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004d74:	2300      	movs	r3, #0
 8004d76:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d101      	bne.n	8004d86 <HAL_ADC_ConfigChannel+0x22>
 8004d82:	2302      	movs	r3, #2
 8004d84:	e3d5      	b.n	8005532 <HAL_ADC_ConfigChannel+0x7ce>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2201      	movs	r2, #1
 8004d8a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4618      	mov	r0, r3
 8004d94:	f7ff fe6d 	bl	8004a72 <LL_ADC_REG_IsConversionOngoing>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	f040 83ba 	bne.w	8005514 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	2b05      	cmp	r3, #5
 8004da6:	d824      	bhi.n	8004df2 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	3b02      	subs	r3, #2
 8004dae:	2b03      	cmp	r3, #3
 8004db0:	d81b      	bhi.n	8004dea <HAL_ADC_ConfigChannel+0x86>
 8004db2:	a201      	add	r2, pc, #4	; (adr r2, 8004db8 <HAL_ADC_ConfigChannel+0x54>)
 8004db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004db8:	08004dc9 	.word	0x08004dc9
 8004dbc:	08004dd1 	.word	0x08004dd1
 8004dc0:	08004dd9 	.word	0x08004dd9
 8004dc4:	08004de1 	.word	0x08004de1
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	220c      	movs	r2, #12
 8004dcc:	605a      	str	r2, [r3, #4]
          break;
 8004dce:	e011      	b.n	8004df4 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	2212      	movs	r2, #18
 8004dd4:	605a      	str	r2, [r3, #4]
          break;
 8004dd6:	e00d      	b.n	8004df4 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	2218      	movs	r2, #24
 8004ddc:	605a      	str	r2, [r3, #4]
          break;
 8004dde:	e009      	b.n	8004df4 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004de6:	605a      	str	r2, [r3, #4]
          break;
 8004de8:	e004      	b.n	8004df4 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	2206      	movs	r2, #6
 8004dee:	605a      	str	r2, [r3, #4]
          break;
 8004df0:	e000      	b.n	8004df4 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8004df2:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6818      	ldr	r0, [r3, #0]
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	6859      	ldr	r1, [r3, #4]
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	461a      	mov	r2, r3
 8004e02:	f7ff fd59 	bl	80048b8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f7ff fe31 	bl	8004a72 <LL_ADC_REG_IsConversionOngoing>
 8004e10:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f7ff fe3d 	bl	8004a98 <LL_ADC_INJ_IsConversionOngoing>
 8004e1e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004e22:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	f040 81c1 	bne.w	80051ae <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004e2c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	f040 81bc 	bne.w	80051ae <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004e3e:	d10f      	bne.n	8004e60 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6818      	ldr	r0, [r3, #0]
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	4619      	mov	r1, r3
 8004e4c:	f7ff fd60 	bl	8004910 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f7ff fd1a 	bl	8004892 <LL_ADC_SetSamplingTimeCommonConfig>
 8004e5e:	e00e      	b.n	8004e7e <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6818      	ldr	r0, [r3, #0]
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	6819      	ldr	r1, [r3, #0]
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	461a      	mov	r2, r3
 8004e6e:	f7ff fd4f 	bl	8004910 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	2100      	movs	r1, #0
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f7ff fd0a 	bl	8004892 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	695a      	ldr	r2, [r3, #20]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	08db      	lsrs	r3, r3, #3
 8004e8a:	f003 0303 	and.w	r3, r3, #3
 8004e8e:	005b      	lsls	r3, r3, #1
 8004e90:	fa02 f303 	lsl.w	r3, r2, r3
 8004e94:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	691b      	ldr	r3, [r3, #16]
 8004e9c:	2b04      	cmp	r3, #4
 8004e9e:	d00a      	beq.n	8004eb6 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6818      	ldr	r0, [r3, #0]
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	6919      	ldr	r1, [r3, #16]
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	681a      	ldr	r2, [r3, #0]
 8004eac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004eb0:	f7ff fc9a 	bl	80047e8 <LL_ADC_SetOffset>
 8004eb4:	e17b      	b.n	80051ae <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	2100      	movs	r1, #0
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f7ff fcb7 	bl	8004830 <LL_ADC_GetOffsetChannel>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d10a      	bne.n	8004ee2 <HAL_ADC_ConfigChannel+0x17e>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	2100      	movs	r1, #0
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f7ff fcac 	bl	8004830 <LL_ADC_GetOffsetChannel>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	0e9b      	lsrs	r3, r3, #26
 8004edc:	f003 021f 	and.w	r2, r3, #31
 8004ee0:	e01e      	b.n	8004f20 <HAL_ADC_ConfigChannel+0x1bc>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	2100      	movs	r1, #0
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f7ff fca1 	bl	8004830 <LL_ADC_GetOffsetChannel>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ef4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004ef8:	fa93 f3a3 	rbit	r3, r3
 8004efc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004f00:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004f04:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004f08:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d101      	bne.n	8004f14 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8004f10:	2320      	movs	r3, #32
 8004f12:	e004      	b.n	8004f1e <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8004f14:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004f18:	fab3 f383 	clz	r3, r3
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d105      	bne.n	8004f38 <HAL_ADC_ConfigChannel+0x1d4>
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	0e9b      	lsrs	r3, r3, #26
 8004f32:	f003 031f 	and.w	r3, r3, #31
 8004f36:	e018      	b.n	8004f6a <HAL_ADC_ConfigChannel+0x206>
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f40:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004f44:	fa93 f3a3 	rbit	r3, r3
 8004f48:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8004f4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004f50:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8004f54:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d101      	bne.n	8004f60 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8004f5c:	2320      	movs	r3, #32
 8004f5e:	e004      	b.n	8004f6a <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8004f60:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004f64:	fab3 f383 	clz	r3, r3
 8004f68:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d106      	bne.n	8004f7c <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2200      	movs	r2, #0
 8004f74:	2100      	movs	r1, #0
 8004f76:	4618      	mov	r0, r3
 8004f78:	f7ff fc70 	bl	800485c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	2101      	movs	r1, #1
 8004f82:	4618      	mov	r0, r3
 8004f84:	f7ff fc54 	bl	8004830 <LL_ADC_GetOffsetChannel>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d10a      	bne.n	8004fa8 <HAL_ADC_ConfigChannel+0x244>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	2101      	movs	r1, #1
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f7ff fc49 	bl	8004830 <LL_ADC_GetOffsetChannel>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	0e9b      	lsrs	r3, r3, #26
 8004fa2:	f003 021f 	and.w	r2, r3, #31
 8004fa6:	e01e      	b.n	8004fe6 <HAL_ADC_ConfigChannel+0x282>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2101      	movs	r1, #1
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f7ff fc3e 	bl	8004830 <LL_ADC_GetOffsetChannel>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004fbe:	fa93 f3a3 	rbit	r3, r3
 8004fc2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8004fc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004fca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004fce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d101      	bne.n	8004fda <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8004fd6:	2320      	movs	r3, #32
 8004fd8:	e004      	b.n	8004fe4 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8004fda:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004fde:	fab3 f383 	clz	r3, r3
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d105      	bne.n	8004ffe <HAL_ADC_ConfigChannel+0x29a>
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	0e9b      	lsrs	r3, r3, #26
 8004ff8:	f003 031f 	and.w	r3, r3, #31
 8004ffc:	e018      	b.n	8005030 <HAL_ADC_ConfigChannel+0x2cc>
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005006:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800500a:	fa93 f3a3 	rbit	r3, r3
 800500e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8005012:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005016:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800501a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800501e:	2b00      	cmp	r3, #0
 8005020:	d101      	bne.n	8005026 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 8005022:	2320      	movs	r3, #32
 8005024:	e004      	b.n	8005030 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8005026:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800502a:	fab3 f383 	clz	r3, r3
 800502e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005030:	429a      	cmp	r2, r3
 8005032:	d106      	bne.n	8005042 <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	2200      	movs	r2, #0
 800503a:	2101      	movs	r1, #1
 800503c:	4618      	mov	r0, r3
 800503e:	f7ff fc0d 	bl	800485c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	2102      	movs	r1, #2
 8005048:	4618      	mov	r0, r3
 800504a:	f7ff fbf1 	bl	8004830 <LL_ADC_GetOffsetChannel>
 800504e:	4603      	mov	r3, r0
 8005050:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005054:	2b00      	cmp	r3, #0
 8005056:	d10a      	bne.n	800506e <HAL_ADC_ConfigChannel+0x30a>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	2102      	movs	r1, #2
 800505e:	4618      	mov	r0, r3
 8005060:	f7ff fbe6 	bl	8004830 <LL_ADC_GetOffsetChannel>
 8005064:	4603      	mov	r3, r0
 8005066:	0e9b      	lsrs	r3, r3, #26
 8005068:	f003 021f 	and.w	r2, r3, #31
 800506c:	e01e      	b.n	80050ac <HAL_ADC_ConfigChannel+0x348>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	2102      	movs	r1, #2
 8005074:	4618      	mov	r0, r3
 8005076:	f7ff fbdb 	bl	8004830 <LL_ADC_GetOffsetChannel>
 800507a:	4603      	mov	r3, r0
 800507c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005080:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005084:	fa93 f3a3 	rbit	r3, r3
 8005088:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800508c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005090:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8005094:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005098:	2b00      	cmp	r3, #0
 800509a:	d101      	bne.n	80050a0 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 800509c:	2320      	movs	r3, #32
 800509e:	e004      	b.n	80050aa <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 80050a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80050a4:	fab3 f383 	clz	r3, r3
 80050a8:	b2db      	uxtb	r3, r3
 80050aa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d105      	bne.n	80050c4 <HAL_ADC_ConfigChannel+0x360>
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	0e9b      	lsrs	r3, r3, #26
 80050be:	f003 031f 	and.w	r3, r3, #31
 80050c2:	e016      	b.n	80050f2 <HAL_ADC_ConfigChannel+0x38e>
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80050d0:	fa93 f3a3 	rbit	r3, r3
 80050d4:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80050d6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050d8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80050dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d101      	bne.n	80050e8 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 80050e4:	2320      	movs	r3, #32
 80050e6:	e004      	b.n	80050f2 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 80050e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80050ec:	fab3 f383 	clz	r3, r3
 80050f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80050f2:	429a      	cmp	r2, r3
 80050f4:	d106      	bne.n	8005104 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	2200      	movs	r2, #0
 80050fc:	2102      	movs	r1, #2
 80050fe:	4618      	mov	r0, r3
 8005100:	f7ff fbac 	bl	800485c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	2103      	movs	r1, #3
 800510a:	4618      	mov	r0, r3
 800510c:	f7ff fb90 	bl	8004830 <LL_ADC_GetOffsetChannel>
 8005110:	4603      	mov	r3, r0
 8005112:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005116:	2b00      	cmp	r3, #0
 8005118:	d10a      	bne.n	8005130 <HAL_ADC_ConfigChannel+0x3cc>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	2103      	movs	r1, #3
 8005120:	4618      	mov	r0, r3
 8005122:	f7ff fb85 	bl	8004830 <LL_ADC_GetOffsetChannel>
 8005126:	4603      	mov	r3, r0
 8005128:	0e9b      	lsrs	r3, r3, #26
 800512a:	f003 021f 	and.w	r2, r3, #31
 800512e:	e017      	b.n	8005160 <HAL_ADC_ConfigChannel+0x3fc>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2103      	movs	r1, #3
 8005136:	4618      	mov	r0, r3
 8005138:	f7ff fb7a 	bl	8004830 <LL_ADC_GetOffsetChannel>
 800513c:	4603      	mov	r3, r0
 800513e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005140:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005142:	fa93 f3a3 	rbit	r3, r3
 8005146:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8005148:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800514a:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800514c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800514e:	2b00      	cmp	r3, #0
 8005150:	d101      	bne.n	8005156 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8005152:	2320      	movs	r3, #32
 8005154:	e003      	b.n	800515e <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8005156:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005158:	fab3 f383 	clz	r3, r3
 800515c:	b2db      	uxtb	r3, r3
 800515e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005168:	2b00      	cmp	r3, #0
 800516a:	d105      	bne.n	8005178 <HAL_ADC_ConfigChannel+0x414>
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	0e9b      	lsrs	r3, r3, #26
 8005172:	f003 031f 	and.w	r3, r3, #31
 8005176:	e011      	b.n	800519c <HAL_ADC_ConfigChannel+0x438>
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800517e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005180:	fa93 f3a3 	rbit	r3, r3
 8005184:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8005186:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005188:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800518a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800518c:	2b00      	cmp	r3, #0
 800518e:	d101      	bne.n	8005194 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8005190:	2320      	movs	r3, #32
 8005192:	e003      	b.n	800519c <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8005194:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005196:	fab3 f383 	clz	r3, r3
 800519a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800519c:	429a      	cmp	r2, r3
 800519e:	d106      	bne.n	80051ae <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	2200      	movs	r2, #0
 80051a6:	2103      	movs	r1, #3
 80051a8:	4618      	mov	r0, r3
 80051aa:	f7ff fb57 	bl	800485c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4618      	mov	r0, r3
 80051b4:	f7ff fc4a 	bl	8004a4c <LL_ADC_IsEnabled>
 80051b8:	4603      	mov	r3, r0
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	f040 8140 	bne.w	8005440 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6818      	ldr	r0, [r3, #0]
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	6819      	ldr	r1, [r3, #0]
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	68db      	ldr	r3, [r3, #12]
 80051cc:	461a      	mov	r2, r3
 80051ce:	f7ff fbcb 	bl	8004968 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	68db      	ldr	r3, [r3, #12]
 80051d6:	4a8f      	ldr	r2, [pc, #572]	; (8005414 <HAL_ADC_ConfigChannel+0x6b0>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	f040 8131 	bne.w	8005440 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d10b      	bne.n	8005206 <HAL_ADC_ConfigChannel+0x4a2>
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	0e9b      	lsrs	r3, r3, #26
 80051f4:	3301      	adds	r3, #1
 80051f6:	f003 031f 	and.w	r3, r3, #31
 80051fa:	2b09      	cmp	r3, #9
 80051fc:	bf94      	ite	ls
 80051fe:	2301      	movls	r3, #1
 8005200:	2300      	movhi	r3, #0
 8005202:	b2db      	uxtb	r3, r3
 8005204:	e019      	b.n	800523a <HAL_ADC_ConfigChannel+0x4d6>
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800520c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800520e:	fa93 f3a3 	rbit	r3, r3
 8005212:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8005214:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005216:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8005218:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800521a:	2b00      	cmp	r3, #0
 800521c:	d101      	bne.n	8005222 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 800521e:	2320      	movs	r3, #32
 8005220:	e003      	b.n	800522a <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8005222:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005224:	fab3 f383 	clz	r3, r3
 8005228:	b2db      	uxtb	r3, r3
 800522a:	3301      	adds	r3, #1
 800522c:	f003 031f 	and.w	r3, r3, #31
 8005230:	2b09      	cmp	r3, #9
 8005232:	bf94      	ite	ls
 8005234:	2301      	movls	r3, #1
 8005236:	2300      	movhi	r3, #0
 8005238:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800523a:	2b00      	cmp	r3, #0
 800523c:	d079      	beq.n	8005332 <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005246:	2b00      	cmp	r3, #0
 8005248:	d107      	bne.n	800525a <HAL_ADC_ConfigChannel+0x4f6>
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	0e9b      	lsrs	r3, r3, #26
 8005250:	3301      	adds	r3, #1
 8005252:	069b      	lsls	r3, r3, #26
 8005254:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005258:	e015      	b.n	8005286 <HAL_ADC_ConfigChannel+0x522>
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005260:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005262:	fa93 f3a3 	rbit	r3, r3
 8005266:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005268:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800526a:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800526c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800526e:	2b00      	cmp	r3, #0
 8005270:	d101      	bne.n	8005276 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 8005272:	2320      	movs	r3, #32
 8005274:	e003      	b.n	800527e <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8005276:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005278:	fab3 f383 	clz	r3, r3
 800527c:	b2db      	uxtb	r3, r3
 800527e:	3301      	adds	r3, #1
 8005280:	069b      	lsls	r3, r3, #26
 8005282:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800528e:	2b00      	cmp	r3, #0
 8005290:	d109      	bne.n	80052a6 <HAL_ADC_ConfigChannel+0x542>
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	0e9b      	lsrs	r3, r3, #26
 8005298:	3301      	adds	r3, #1
 800529a:	f003 031f 	and.w	r3, r3, #31
 800529e:	2101      	movs	r1, #1
 80052a0:	fa01 f303 	lsl.w	r3, r1, r3
 80052a4:	e017      	b.n	80052d6 <HAL_ADC_ConfigChannel+0x572>
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052ae:	fa93 f3a3 	rbit	r3, r3
 80052b2:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80052b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052b6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80052b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d101      	bne.n	80052c2 <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 80052be:	2320      	movs	r3, #32
 80052c0:	e003      	b.n	80052ca <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 80052c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052c4:	fab3 f383 	clz	r3, r3
 80052c8:	b2db      	uxtb	r3, r3
 80052ca:	3301      	adds	r3, #1
 80052cc:	f003 031f 	and.w	r3, r3, #31
 80052d0:	2101      	movs	r1, #1
 80052d2:	fa01 f303 	lsl.w	r3, r1, r3
 80052d6:	ea42 0103 	orr.w	r1, r2, r3
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d10a      	bne.n	80052fc <HAL_ADC_ConfigChannel+0x598>
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	0e9b      	lsrs	r3, r3, #26
 80052ec:	3301      	adds	r3, #1
 80052ee:	f003 021f 	and.w	r2, r3, #31
 80052f2:	4613      	mov	r3, r2
 80052f4:	005b      	lsls	r3, r3, #1
 80052f6:	4413      	add	r3, r2
 80052f8:	051b      	lsls	r3, r3, #20
 80052fa:	e018      	b.n	800532e <HAL_ADC_ConfigChannel+0x5ca>
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005304:	fa93 f3a3 	rbit	r3, r3
 8005308:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800530a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800530c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800530e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005310:	2b00      	cmp	r3, #0
 8005312:	d101      	bne.n	8005318 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8005314:	2320      	movs	r3, #32
 8005316:	e003      	b.n	8005320 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8005318:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800531a:	fab3 f383 	clz	r3, r3
 800531e:	b2db      	uxtb	r3, r3
 8005320:	3301      	adds	r3, #1
 8005322:	f003 021f 	and.w	r2, r3, #31
 8005326:	4613      	mov	r3, r2
 8005328:	005b      	lsls	r3, r3, #1
 800532a:	4413      	add	r3, r2
 800532c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800532e:	430b      	orrs	r3, r1
 8005330:	e081      	b.n	8005436 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800533a:	2b00      	cmp	r3, #0
 800533c:	d107      	bne.n	800534e <HAL_ADC_ConfigChannel+0x5ea>
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	0e9b      	lsrs	r3, r3, #26
 8005344:	3301      	adds	r3, #1
 8005346:	069b      	lsls	r3, r3, #26
 8005348:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800534c:	e015      	b.n	800537a <HAL_ADC_ConfigChannel+0x616>
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005356:	fa93 f3a3 	rbit	r3, r3
 800535a:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800535c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800535e:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8005360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005362:	2b00      	cmp	r3, #0
 8005364:	d101      	bne.n	800536a <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 8005366:	2320      	movs	r3, #32
 8005368:	e003      	b.n	8005372 <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 800536a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800536c:	fab3 f383 	clz	r3, r3
 8005370:	b2db      	uxtb	r3, r3
 8005372:	3301      	adds	r3, #1
 8005374:	069b      	lsls	r3, r3, #26
 8005376:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005382:	2b00      	cmp	r3, #0
 8005384:	d109      	bne.n	800539a <HAL_ADC_ConfigChannel+0x636>
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	0e9b      	lsrs	r3, r3, #26
 800538c:	3301      	adds	r3, #1
 800538e:	f003 031f 	and.w	r3, r3, #31
 8005392:	2101      	movs	r1, #1
 8005394:	fa01 f303 	lsl.w	r3, r1, r3
 8005398:	e017      	b.n	80053ca <HAL_ADC_ConfigChannel+0x666>
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053a0:	6a3b      	ldr	r3, [r7, #32]
 80053a2:	fa93 f3a3 	rbit	r3, r3
 80053a6:	61fb      	str	r3, [r7, #28]
  return result;
 80053a8:	69fb      	ldr	r3, [r7, #28]
 80053aa:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80053ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d101      	bne.n	80053b6 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 80053b2:	2320      	movs	r3, #32
 80053b4:	e003      	b.n	80053be <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 80053b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b8:	fab3 f383 	clz	r3, r3
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	3301      	adds	r3, #1
 80053c0:	f003 031f 	and.w	r3, r3, #31
 80053c4:	2101      	movs	r1, #1
 80053c6:	fa01 f303 	lsl.w	r3, r1, r3
 80053ca:	ea42 0103 	orr.w	r1, r2, r3
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d10d      	bne.n	80053f6 <HAL_ADC_ConfigChannel+0x692>
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	0e9b      	lsrs	r3, r3, #26
 80053e0:	3301      	adds	r3, #1
 80053e2:	f003 021f 	and.w	r2, r3, #31
 80053e6:	4613      	mov	r3, r2
 80053e8:	005b      	lsls	r3, r3, #1
 80053ea:	4413      	add	r3, r2
 80053ec:	3b1e      	subs	r3, #30
 80053ee:	051b      	lsls	r3, r3, #20
 80053f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80053f4:	e01e      	b.n	8005434 <HAL_ADC_ConfigChannel+0x6d0>
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	fa93 f3a3 	rbit	r3, r3
 8005402:	613b      	str	r3, [r7, #16]
  return result;
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005408:	69bb      	ldr	r3, [r7, #24]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d104      	bne.n	8005418 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800540e:	2320      	movs	r3, #32
 8005410:	e006      	b.n	8005420 <HAL_ADC_ConfigChannel+0x6bc>
 8005412:	bf00      	nop
 8005414:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005418:	69bb      	ldr	r3, [r7, #24]
 800541a:	fab3 f383 	clz	r3, r3
 800541e:	b2db      	uxtb	r3, r3
 8005420:	3301      	adds	r3, #1
 8005422:	f003 021f 	and.w	r2, r3, #31
 8005426:	4613      	mov	r3, r2
 8005428:	005b      	lsls	r3, r3, #1
 800542a:	4413      	add	r3, r2
 800542c:	3b1e      	subs	r3, #30
 800542e:	051b      	lsls	r3, r3, #20
 8005430:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005434:	430b      	orrs	r3, r1
 8005436:	683a      	ldr	r2, [r7, #0]
 8005438:	6892      	ldr	r2, [r2, #8]
 800543a:	4619      	mov	r1, r3
 800543c:	f7ff fa68 	bl	8004910 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	4b3d      	ldr	r3, [pc, #244]	; (800553c <HAL_ADC_ConfigChannel+0x7d8>)
 8005446:	4013      	ands	r3, r2
 8005448:	2b00      	cmp	r3, #0
 800544a:	d06c      	beq.n	8005526 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800544c:	483c      	ldr	r0, [pc, #240]	; (8005540 <HAL_ADC_ConfigChannel+0x7dc>)
 800544e:	f7ff f9bd 	bl	80047cc <LL_ADC_GetCommonPathInternalCh>
 8005452:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a3a      	ldr	r2, [pc, #232]	; (8005544 <HAL_ADC_ConfigChannel+0x7e0>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d127      	bne.n	80054b0 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005460:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005464:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005468:	2b00      	cmp	r3, #0
 800546a:	d121      	bne.n	80054b0 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a35      	ldr	r2, [pc, #212]	; (8005548 <HAL_ADC_ConfigChannel+0x7e4>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d157      	bne.n	8005526 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005476:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800547a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800547e:	4619      	mov	r1, r3
 8005480:	482f      	ldr	r0, [pc, #188]	; (8005540 <HAL_ADC_ConfigChannel+0x7dc>)
 8005482:	f7ff f990 	bl	80047a6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005486:	4b31      	ldr	r3, [pc, #196]	; (800554c <HAL_ADC_ConfigChannel+0x7e8>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	099b      	lsrs	r3, r3, #6
 800548c:	4a30      	ldr	r2, [pc, #192]	; (8005550 <HAL_ADC_ConfigChannel+0x7ec>)
 800548e:	fba2 2303 	umull	r2, r3, r2, r3
 8005492:	099b      	lsrs	r3, r3, #6
 8005494:	1c5a      	adds	r2, r3, #1
 8005496:	4613      	mov	r3, r2
 8005498:	005b      	lsls	r3, r3, #1
 800549a:	4413      	add	r3, r2
 800549c:	009b      	lsls	r3, r3, #2
 800549e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80054a0:	e002      	b.n	80054a8 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	3b01      	subs	r3, #1
 80054a6:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d1f9      	bne.n	80054a2 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80054ae:	e03a      	b.n	8005526 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a27      	ldr	r2, [pc, #156]	; (8005554 <HAL_ADC_ConfigChannel+0x7f0>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d113      	bne.n	80054e2 <HAL_ADC_ConfigChannel+0x77e>
 80054ba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80054be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d10d      	bne.n	80054e2 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a1f      	ldr	r2, [pc, #124]	; (8005548 <HAL_ADC_ConfigChannel+0x7e4>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d12a      	bne.n	8005526 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80054d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80054d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80054d8:	4619      	mov	r1, r3
 80054da:	4819      	ldr	r0, [pc, #100]	; (8005540 <HAL_ADC_ConfigChannel+0x7dc>)
 80054dc:	f7ff f963 	bl	80047a6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80054e0:	e021      	b.n	8005526 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a1c      	ldr	r2, [pc, #112]	; (8005558 <HAL_ADC_ConfigChannel+0x7f4>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d11c      	bne.n	8005526 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80054ec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80054f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d116      	bne.n	8005526 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a12      	ldr	r2, [pc, #72]	; (8005548 <HAL_ADC_ConfigChannel+0x7e4>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d111      	bne.n	8005526 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005502:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005506:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800550a:	4619      	mov	r1, r3
 800550c:	480c      	ldr	r0, [pc, #48]	; (8005540 <HAL_ADC_ConfigChannel+0x7dc>)
 800550e:	f7ff f94a 	bl	80047a6 <LL_ADC_SetCommonPathInternalCh>
 8005512:	e008      	b.n	8005526 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005518:	f043 0220 	orr.w	r2, r3, #32
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2200      	movs	r2, #0
 800552a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800552e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8005532:	4618      	mov	r0, r3
 8005534:	37d8      	adds	r7, #216	; 0xd8
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
 800553a:	bf00      	nop
 800553c:	80080000 	.word	0x80080000
 8005540:	50040300 	.word	0x50040300
 8005544:	c7520000 	.word	0xc7520000
 8005548:	50040000 	.word	0x50040000
 800554c:	20000210 	.word	0x20000210
 8005550:	053e2d63 	.word	0x053e2d63
 8005554:	cb840000 	.word	0xcb840000
 8005558:	80000001 	.word	0x80000001

0800555c <LL_ADC_IsEnabled>:
{
 800555c:	b480      	push	{r7}
 800555e:	b083      	sub	sp, #12
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	f003 0301 	and.w	r3, r3, #1
 800556c:	2b01      	cmp	r3, #1
 800556e:	d101      	bne.n	8005574 <LL_ADC_IsEnabled+0x18>
 8005570:	2301      	movs	r3, #1
 8005572:	e000      	b.n	8005576 <LL_ADC_IsEnabled+0x1a>
 8005574:	2300      	movs	r3, #0
}
 8005576:	4618      	mov	r0, r3
 8005578:	370c      	adds	r7, #12
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr

08005582 <LL_ADC_REG_IsConversionOngoing>:
{
 8005582:	b480      	push	{r7}
 8005584:	b083      	sub	sp, #12
 8005586:	af00      	add	r7, sp, #0
 8005588:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	f003 0304 	and.w	r3, r3, #4
 8005592:	2b04      	cmp	r3, #4
 8005594:	d101      	bne.n	800559a <LL_ADC_REG_IsConversionOngoing+0x18>
 8005596:	2301      	movs	r3, #1
 8005598:	e000      	b.n	800559c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800559a:	2300      	movs	r3, #0
}
 800559c:	4618      	mov	r0, r3
 800559e:	370c      	adds	r7, #12
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr

080055a8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80055a8:	b590      	push	{r4, r7, lr}
 80055aa:	b0a1      	sub	sp, #132	; 0x84
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80055b2:	2300      	movs	r3, #0
 80055b4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d101      	bne.n	80055c6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80055c2:	2302      	movs	r3, #2
 80055c4:	e089      	b.n	80056da <HAL_ADCEx_MultiModeConfigChannel+0x132>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80055ce:	2300      	movs	r3, #0
 80055d0:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80055d2:	2300      	movs	r3, #0
 80055d4:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a42      	ldr	r2, [pc, #264]	; (80056e4 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d102      	bne.n	80055e6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80055e0:	4b41      	ldr	r3, [pc, #260]	; (80056e8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80055e2:	60fb      	str	r3, [r7, #12]
 80055e4:	e001      	b.n	80055ea <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80055e6:	2300      	movs	r3, #0
 80055e8:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d10b      	bne.n	8005608 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055f4:	f043 0220 	orr.w	r2, r3, #32
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2200      	movs	r2, #0
 8005600:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    return HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	e068      	b.n	80056da <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	4618      	mov	r0, r3
 800560c:	f7ff ffb9 	bl	8005582 <LL_ADC_REG_IsConversionOngoing>
 8005610:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4618      	mov	r0, r3
 8005618:	f7ff ffb3 	bl	8005582 <LL_ADC_REG_IsConversionOngoing>
 800561c:	4603      	mov	r3, r0
 800561e:	2b00      	cmp	r3, #0
 8005620:	d14a      	bne.n	80056b8 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8005622:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005624:	2b00      	cmp	r3, #0
 8005626:	d147      	bne.n	80056b8 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005628:	4b30      	ldr	r3, [pc, #192]	; (80056ec <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800562a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d027      	beq.n	8005684 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005634:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	6859      	ldr	r1, [r3, #4]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005646:	035b      	lsls	r3, r3, #13
 8005648:	430b      	orrs	r3, r1
 800564a:	431a      	orrs	r2, r3
 800564c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800564e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005650:	4824      	ldr	r0, [pc, #144]	; (80056e4 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8005652:	f7ff ff83 	bl	800555c <LL_ADC_IsEnabled>
 8005656:	4604      	mov	r4, r0
 8005658:	4823      	ldr	r0, [pc, #140]	; (80056e8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800565a:	f7ff ff7f 	bl	800555c <LL_ADC_IsEnabled>
 800565e:	4603      	mov	r3, r0
 8005660:	4323      	orrs	r3, r4
 8005662:	2b00      	cmp	r3, #0
 8005664:	d132      	bne.n	80056cc <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005666:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800566e:	f023 030f 	bic.w	r3, r3, #15
 8005672:	683a      	ldr	r2, [r7, #0]
 8005674:	6811      	ldr	r1, [r2, #0]
 8005676:	683a      	ldr	r2, [r7, #0]
 8005678:	6892      	ldr	r2, [r2, #8]
 800567a:	430a      	orrs	r2, r1
 800567c:	431a      	orrs	r2, r3
 800567e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005680:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005682:	e023      	b.n	80056cc <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005684:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800568c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800568e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005690:	4814      	ldr	r0, [pc, #80]	; (80056e4 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8005692:	f7ff ff63 	bl	800555c <LL_ADC_IsEnabled>
 8005696:	4604      	mov	r4, r0
 8005698:	4813      	ldr	r0, [pc, #76]	; (80056e8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800569a:	f7ff ff5f 	bl	800555c <LL_ADC_IsEnabled>
 800569e:	4603      	mov	r3, r0
 80056a0:	4323      	orrs	r3, r4
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d112      	bne.n	80056cc <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80056a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80056ae:	f023 030f 	bic.w	r3, r3, #15
 80056b2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80056b4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80056b6:	e009      	b.n	80056cc <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056bc:	f043 0220 	orr.w	r2, r3, #32
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80056ca:	e000      	b.n	80056ce <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80056cc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2200      	movs	r2, #0
 80056d2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80056d6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3784      	adds	r7, #132	; 0x84
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd90      	pop	{r4, r7, pc}
 80056e2:	bf00      	nop
 80056e4:	50040000 	.word	0x50040000
 80056e8:	50040100 	.word	0x50040100
 80056ec:	50040300 	.word	0x50040300

080056f0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b084      	sub	sp, #16
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d101      	bne.n	8005702 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e0ed      	b.n	80058de <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005708:	b2db      	uxtb	r3, r3
 800570a:	2b00      	cmp	r3, #0
 800570c:	d102      	bne.n	8005714 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f7fa ff14 	bl	800053c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f042 0201 	orr.w	r2, r2, #1
 8005722:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005724:	f7fe fffc 	bl	8004720 <HAL_GetTick>
 8005728:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800572a:	e012      	b.n	8005752 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800572c:	f7fe fff8 	bl	8004720 <HAL_GetTick>
 8005730:	4602      	mov	r2, r0
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	1ad3      	subs	r3, r2, r3
 8005736:	2b0a      	cmp	r3, #10
 8005738:	d90b      	bls.n	8005752 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800573e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2205      	movs	r2, #5
 800574a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	e0c5      	b.n	80058de <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	f003 0301 	and.w	r3, r3, #1
 800575c:	2b00      	cmp	r3, #0
 800575e:	d0e5      	beq.n	800572c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f022 0202 	bic.w	r2, r2, #2
 800576e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005770:	f7fe ffd6 	bl	8004720 <HAL_GetTick>
 8005774:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005776:	e012      	b.n	800579e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005778:	f7fe ffd2 	bl	8004720 <HAL_GetTick>
 800577c:	4602      	mov	r2, r0
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	1ad3      	subs	r3, r2, r3
 8005782:	2b0a      	cmp	r3, #10
 8005784:	d90b      	bls.n	800579e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800578a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2205      	movs	r2, #5
 8005796:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	e09f      	b.n	80058de <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	f003 0302 	and.w	r3, r3, #2
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d1e5      	bne.n	8005778 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	7e1b      	ldrb	r3, [r3, #24]
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d108      	bne.n	80057c6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80057c2:	601a      	str	r2, [r3, #0]
 80057c4:	e007      	b.n	80057d6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80057d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	7e5b      	ldrb	r3, [r3, #25]
 80057da:	2b01      	cmp	r3, #1
 80057dc:	d108      	bne.n	80057f0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057ec:	601a      	str	r2, [r3, #0]
 80057ee:	e007      	b.n	8005800 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	7e9b      	ldrb	r3, [r3, #26]
 8005804:	2b01      	cmp	r3, #1
 8005806:	d108      	bne.n	800581a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f042 0220 	orr.w	r2, r2, #32
 8005816:	601a      	str	r2, [r3, #0]
 8005818:	e007      	b.n	800582a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f022 0220 	bic.w	r2, r2, #32
 8005828:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	7edb      	ldrb	r3, [r3, #27]
 800582e:	2b01      	cmp	r3, #1
 8005830:	d108      	bne.n	8005844 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f022 0210 	bic.w	r2, r2, #16
 8005840:	601a      	str	r2, [r3, #0]
 8005842:	e007      	b.n	8005854 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f042 0210 	orr.w	r2, r2, #16
 8005852:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	7f1b      	ldrb	r3, [r3, #28]
 8005858:	2b01      	cmp	r3, #1
 800585a:	d108      	bne.n	800586e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681a      	ldr	r2, [r3, #0]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f042 0208 	orr.w	r2, r2, #8
 800586a:	601a      	str	r2, [r3, #0]
 800586c:	e007      	b.n	800587e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f022 0208 	bic.w	r2, r2, #8
 800587c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	7f5b      	ldrb	r3, [r3, #29]
 8005882:	2b01      	cmp	r3, #1
 8005884:	d108      	bne.n	8005898 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f042 0204 	orr.w	r2, r2, #4
 8005894:	601a      	str	r2, [r3, #0]
 8005896:	e007      	b.n	80058a8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f022 0204 	bic.w	r2, r2, #4
 80058a6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	689a      	ldr	r2, [r3, #8]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	68db      	ldr	r3, [r3, #12]
 80058b0:	431a      	orrs	r2, r3
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	691b      	ldr	r3, [r3, #16]
 80058b6:	431a      	orrs	r2, r3
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	695b      	ldr	r3, [r3, #20]
 80058bc:	ea42 0103 	orr.w	r1, r2, r3
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	1e5a      	subs	r2, r3, #1
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	430a      	orrs	r2, r1
 80058cc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2200      	movs	r2, #0
 80058d2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80058dc:	2300      	movs	r3, #0
}
 80058de:	4618      	mov	r0, r3
 80058e0:	3710      	adds	r7, #16
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}

080058e6 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80058e6:	b480      	push	{r7}
 80058e8:	b087      	sub	sp, #28
 80058ea:	af00      	add	r7, sp, #0
 80058ec:	6078      	str	r0, [r7, #4]
 80058ee:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058fc:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80058fe:	7cfb      	ldrb	r3, [r7, #19]
 8005900:	2b01      	cmp	r3, #1
 8005902:	d003      	beq.n	800590c <HAL_CAN_ConfigFilter+0x26>
 8005904:	7cfb      	ldrb	r3, [r7, #19]
 8005906:	2b02      	cmp	r3, #2
 8005908:	f040 80aa 	bne.w	8005a60 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005912:	f043 0201 	orr.w	r2, r3, #1
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	695b      	ldr	r3, [r3, #20]
 8005920:	f003 031f 	and.w	r3, r3, #31
 8005924:	2201      	movs	r2, #1
 8005926:	fa02 f303 	lsl.w	r3, r2, r3
 800592a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	43db      	mvns	r3, r3
 8005936:	401a      	ands	r2, r3
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	69db      	ldr	r3, [r3, #28]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d123      	bne.n	800598e <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	43db      	mvns	r3, r3
 8005950:	401a      	ands	r2, r3
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005964:	683a      	ldr	r2, [r7, #0]
 8005966:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005968:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	3248      	adds	r2, #72	; 0x48
 800596e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005982:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005984:	6979      	ldr	r1, [r7, #20]
 8005986:	3348      	adds	r3, #72	; 0x48
 8005988:	00db      	lsls	r3, r3, #3
 800598a:	440b      	add	r3, r1
 800598c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	69db      	ldr	r3, [r3, #28]
 8005992:	2b01      	cmp	r3, #1
 8005994:	d122      	bne.n	80059dc <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	431a      	orrs	r2, r3
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80059b2:	683a      	ldr	r2, [r7, #0]
 80059b4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80059b6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	3248      	adds	r2, #72	; 0x48
 80059bc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	68db      	ldr	r3, [r3, #12]
 80059ca:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80059d0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80059d2:	6979      	ldr	r1, [r7, #20]
 80059d4:	3348      	adds	r3, #72	; 0x48
 80059d6:	00db      	lsls	r3, r3, #3
 80059d8:	440b      	add	r3, r1
 80059da:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	699b      	ldr	r3, [r3, #24]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d109      	bne.n	80059f8 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	43db      	mvns	r3, r3
 80059ee:	401a      	ands	r2, r3
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80059f6:	e007      	b.n	8005a08 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	431a      	orrs	r2, r3
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	691b      	ldr	r3, [r3, #16]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d109      	bne.n	8005a24 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	43db      	mvns	r3, r3
 8005a1a:	401a      	ands	r2, r3
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8005a22:	e007      	b.n	8005a34 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	431a      	orrs	r2, r3
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	6a1b      	ldr	r3, [r3, #32]
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d107      	bne.n	8005a4c <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	431a      	orrs	r2, r3
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005a52:	f023 0201 	bic.w	r2, r3, #1
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	e006      	b.n	8005a6e <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a64:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005a6c:	2301      	movs	r3, #1
  }
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	371c      	adds	r7, #28
 8005a72:	46bd      	mov	sp, r7
 8005a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a78:	4770      	bx	lr

08005a7a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005a7a:	b580      	push	{r7, lr}
 8005a7c:	b084      	sub	sp, #16
 8005a7e:	af00      	add	r7, sp, #0
 8005a80:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	2b01      	cmp	r3, #1
 8005a8c:	d12e      	bne.n	8005aec <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2202      	movs	r2, #2
 8005a92:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f022 0201 	bic.w	r2, r2, #1
 8005aa4:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005aa6:	f7fe fe3b 	bl	8004720 <HAL_GetTick>
 8005aaa:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005aac:	e012      	b.n	8005ad4 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005aae:	f7fe fe37 	bl	8004720 <HAL_GetTick>
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	1ad3      	subs	r3, r2, r3
 8005ab8:	2b0a      	cmp	r3, #10
 8005aba:	d90b      	bls.n	8005ad4 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ac0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2205      	movs	r2, #5
 8005acc:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e012      	b.n	8005afa <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	f003 0301 	and.w	r3, r3, #1
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d1e5      	bne.n	8005aae <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8005ae8:	2300      	movs	r3, #0
 8005aea:	e006      	b.n	8005afa <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af0:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
  }
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3710      	adds	r7, #16
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}

08005b02 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8005b02:	b480      	push	{r7}
 8005b04:	b089      	sub	sp, #36	; 0x24
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	60f8      	str	r0, [r7, #12]
 8005b0a:	60b9      	str	r1, [r7, #8]
 8005b0c:	607a      	str	r2, [r7, #4]
 8005b0e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b16:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005b20:	7ffb      	ldrb	r3, [r7, #31]
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d003      	beq.n	8005b2e <HAL_CAN_AddTxMessage+0x2c>
 8005b26:	7ffb      	ldrb	r3, [r7, #31]
 8005b28:	2b02      	cmp	r3, #2
 8005b2a:	f040 80b8 	bne.w	8005c9e <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005b2e:	69bb      	ldr	r3, [r7, #24]
 8005b30:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d10a      	bne.n	8005b4e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005b38:	69bb      	ldr	r3, [r7, #24]
 8005b3a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d105      	bne.n	8005b4e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8005b42:	69bb      	ldr	r3, [r7, #24]
 8005b44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	f000 80a0 	beq.w	8005c8e <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8005b4e:	69bb      	ldr	r3, [r7, #24]
 8005b50:	0e1b      	lsrs	r3, r3, #24
 8005b52:	f003 0303 	and.w	r3, r3, #3
 8005b56:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	2b02      	cmp	r3, #2
 8005b5c:	d907      	bls.n	8005b6e <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b62:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e09e      	b.n	8005cac <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005b6e:	2201      	movs	r2, #1
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	409a      	lsls	r2, r3
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d10d      	bne.n	8005b9c <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005b8a:	68f9      	ldr	r1, [r7, #12]
 8005b8c:	6809      	ldr	r1, [r1, #0]
 8005b8e:	431a      	orrs	r2, r3
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	3318      	adds	r3, #24
 8005b94:	011b      	lsls	r3, r3, #4
 8005b96:	440b      	add	r3, r1
 8005b98:	601a      	str	r2, [r3, #0]
 8005b9a:	e00f      	b.n	8005bbc <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005ba6:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005bac:	68f9      	ldr	r1, [r7, #12]
 8005bae:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005bb0:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	3318      	adds	r3, #24
 8005bb6:	011b      	lsls	r3, r3, #4
 8005bb8:	440b      	add	r3, r1
 8005bba:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	6819      	ldr	r1, [r3, #0]
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	691a      	ldr	r2, [r3, #16]
 8005bc4:	697b      	ldr	r3, [r7, #20]
 8005bc6:	3318      	adds	r3, #24
 8005bc8:	011b      	lsls	r3, r3, #4
 8005bca:	440b      	add	r3, r1
 8005bcc:	3304      	adds	r3, #4
 8005bce:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	7d1b      	ldrb	r3, [r3, #20]
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d111      	bne.n	8005bfc <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681a      	ldr	r2, [r3, #0]
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	3318      	adds	r3, #24
 8005be0:	011b      	lsls	r3, r3, #4
 8005be2:	4413      	add	r3, r2
 8005be4:	3304      	adds	r3, #4
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	68fa      	ldr	r2, [r7, #12]
 8005bea:	6811      	ldr	r1, [r2, #0]
 8005bec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	3318      	adds	r3, #24
 8005bf4:	011b      	lsls	r3, r3, #4
 8005bf6:	440b      	add	r3, r1
 8005bf8:	3304      	adds	r3, #4
 8005bfa:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	3307      	adds	r3, #7
 8005c00:	781b      	ldrb	r3, [r3, #0]
 8005c02:	061a      	lsls	r2, r3, #24
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	3306      	adds	r3, #6
 8005c08:	781b      	ldrb	r3, [r3, #0]
 8005c0a:	041b      	lsls	r3, r3, #16
 8005c0c:	431a      	orrs	r2, r3
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	3305      	adds	r3, #5
 8005c12:	781b      	ldrb	r3, [r3, #0]
 8005c14:	021b      	lsls	r3, r3, #8
 8005c16:	4313      	orrs	r3, r2
 8005c18:	687a      	ldr	r2, [r7, #4]
 8005c1a:	3204      	adds	r2, #4
 8005c1c:	7812      	ldrb	r2, [r2, #0]
 8005c1e:	4610      	mov	r0, r2
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	6811      	ldr	r1, [r2, #0]
 8005c24:	ea43 0200 	orr.w	r2, r3, r0
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	011b      	lsls	r3, r3, #4
 8005c2c:	440b      	add	r3, r1
 8005c2e:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8005c32:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	3303      	adds	r3, #3
 8005c38:	781b      	ldrb	r3, [r3, #0]
 8005c3a:	061a      	lsls	r2, r3, #24
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	3302      	adds	r3, #2
 8005c40:	781b      	ldrb	r3, [r3, #0]
 8005c42:	041b      	lsls	r3, r3, #16
 8005c44:	431a      	orrs	r2, r3
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	3301      	adds	r3, #1
 8005c4a:	781b      	ldrb	r3, [r3, #0]
 8005c4c:	021b      	lsls	r3, r3, #8
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	687a      	ldr	r2, [r7, #4]
 8005c52:	7812      	ldrb	r2, [r2, #0]
 8005c54:	4610      	mov	r0, r2
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	6811      	ldr	r1, [r2, #0]
 8005c5a:	ea43 0200 	orr.w	r2, r3, r0
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	011b      	lsls	r3, r3, #4
 8005c62:	440b      	add	r3, r1
 8005c64:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8005c68:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681a      	ldr	r2, [r3, #0]
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	3318      	adds	r3, #24
 8005c72:	011b      	lsls	r3, r3, #4
 8005c74:	4413      	add	r3, r2
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	68fa      	ldr	r2, [r7, #12]
 8005c7a:	6811      	ldr	r1, [r2, #0]
 8005c7c:	f043 0201 	orr.w	r2, r3, #1
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	3318      	adds	r3, #24
 8005c84:	011b      	lsls	r3, r3, #4
 8005c86:	440b      	add	r3, r1
 8005c88:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	e00e      	b.n	8005cac <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c92:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	e006      	b.n	8005cac <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
  }
}
 8005cac:	4618      	mov	r0, r3
 8005cae:	3724      	adds	r7, #36	; 0x24
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr

08005cb8 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b087      	sub	sp, #28
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	60f8      	str	r0, [r7, #12]
 8005cc0:	60b9      	str	r1, [r7, #8]
 8005cc2:	607a      	str	r2, [r7, #4]
 8005cc4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ccc:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005cce:	7dfb      	ldrb	r3, [r7, #23]
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d003      	beq.n	8005cdc <HAL_CAN_GetRxMessage+0x24>
 8005cd4:	7dfb      	ldrb	r3, [r7, #23]
 8005cd6:	2b02      	cmp	r3, #2
 8005cd8:	f040 80f3 	bne.w	8005ec2 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d10e      	bne.n	8005d00 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	f003 0303 	and.w	r3, r3, #3
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d116      	bne.n	8005d1e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e0e7      	b.n	8005ed0 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	691b      	ldr	r3, [r3, #16]
 8005d06:	f003 0303 	and.w	r3, r3, #3
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d107      	bne.n	8005d1e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d12:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e0d8      	b.n	8005ed0 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	331b      	adds	r3, #27
 8005d26:	011b      	lsls	r3, r3, #4
 8005d28:	4413      	add	r3, r2
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f003 0204 	and.w	r2, r3, #4
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d10c      	bne.n	8005d56 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681a      	ldr	r2, [r3, #0]
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	331b      	adds	r3, #27
 8005d44:	011b      	lsls	r3, r3, #4
 8005d46:	4413      	add	r3, r2
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	0d5b      	lsrs	r3, r3, #21
 8005d4c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	601a      	str	r2, [r3, #0]
 8005d54:	e00b      	b.n	8005d6e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	331b      	adds	r3, #27
 8005d5e:	011b      	lsls	r3, r3, #4
 8005d60:	4413      	add	r3, r2
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	08db      	lsrs	r3, r3, #3
 8005d66:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	331b      	adds	r3, #27
 8005d76:	011b      	lsls	r3, r3, #4
 8005d78:	4413      	add	r3, r2
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 0202 	and.w	r2, r3, #2
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	331b      	adds	r3, #27
 8005d8c:	011b      	lsls	r3, r3, #4
 8005d8e:	4413      	add	r3, r2
 8005d90:	3304      	adds	r3, #4
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f003 020f 	and.w	r2, r3, #15
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	331b      	adds	r3, #27
 8005da4:	011b      	lsls	r3, r3, #4
 8005da6:	4413      	add	r3, r2
 8005da8:	3304      	adds	r3, #4
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	0a1b      	lsrs	r3, r3, #8
 8005dae:	b2da      	uxtb	r2, r3
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681a      	ldr	r2, [r3, #0]
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	331b      	adds	r3, #27
 8005dbc:	011b      	lsls	r3, r3, #4
 8005dbe:	4413      	add	r3, r2
 8005dc0:	3304      	adds	r3, #4
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	0c1b      	lsrs	r3, r3, #16
 8005dc6:	b29a      	uxth	r2, r3
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	011b      	lsls	r3, r3, #4
 8005dd4:	4413      	add	r3, r2
 8005dd6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	b2da      	uxtb	r2, r3
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681a      	ldr	r2, [r3, #0]
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	011b      	lsls	r3, r3, #4
 8005dea:	4413      	add	r3, r2
 8005dec:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	0a1a      	lsrs	r2, r3, #8
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	3301      	adds	r3, #1
 8005df8:	b2d2      	uxtb	r2, r2
 8005dfa:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	011b      	lsls	r3, r3, #4
 8005e04:	4413      	add	r3, r2
 8005e06:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	0c1a      	lsrs	r2, r3, #16
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	3302      	adds	r3, #2
 8005e12:	b2d2      	uxtb	r2, r2
 8005e14:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	011b      	lsls	r3, r3, #4
 8005e1e:	4413      	add	r3, r2
 8005e20:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	0e1a      	lsrs	r2, r3, #24
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	3303      	adds	r3, #3
 8005e2c:	b2d2      	uxtb	r2, r2
 8005e2e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	011b      	lsls	r3, r3, #4
 8005e38:	4413      	add	r3, r2
 8005e3a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	3304      	adds	r3, #4
 8005e44:	b2d2      	uxtb	r2, r2
 8005e46:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	011b      	lsls	r3, r3, #4
 8005e50:	4413      	add	r3, r2
 8005e52:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	0a1a      	lsrs	r2, r3, #8
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	3305      	adds	r3, #5
 8005e5e:	b2d2      	uxtb	r2, r2
 8005e60:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	011b      	lsls	r3, r3, #4
 8005e6a:	4413      	add	r3, r2
 8005e6c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	0c1a      	lsrs	r2, r3, #16
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	3306      	adds	r3, #6
 8005e78:	b2d2      	uxtb	r2, r2
 8005e7a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681a      	ldr	r2, [r3, #0]
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	011b      	lsls	r3, r3, #4
 8005e84:	4413      	add	r3, r2
 8005e86:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	0e1a      	lsrs	r2, r3, #24
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	3307      	adds	r3, #7
 8005e92:	b2d2      	uxtb	r2, r2
 8005e94:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d108      	bne.n	8005eae <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	68da      	ldr	r2, [r3, #12]
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f042 0220 	orr.w	r2, r2, #32
 8005eaa:	60da      	str	r2, [r3, #12]
 8005eac:	e007      	b.n	8005ebe <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	691a      	ldr	r2, [r3, #16]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f042 0220 	orr.w	r2, r2, #32
 8005ebc:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	e006      	b.n	8005ed0 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
  }
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	371c      	adds	r7, #28
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eda:	4770      	bx	lr

08005edc <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b085      	sub	sp, #20
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005eec:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005eee:	7bfb      	ldrb	r3, [r7, #15]
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d002      	beq.n	8005efa <HAL_CAN_ActivateNotification+0x1e>
 8005ef4:	7bfb      	ldrb	r3, [r7, #15]
 8005ef6:	2b02      	cmp	r3, #2
 8005ef8:	d109      	bne.n	8005f0e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	6959      	ldr	r1, [r3, #20]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	683a      	ldr	r2, [r7, #0]
 8005f06:	430a      	orrs	r2, r1
 8005f08:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	e006      	b.n	8005f1c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f12:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005f1a:	2301      	movs	r3, #1
  }
}
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	3714      	adds	r7, #20
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr

08005f28 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b08a      	sub	sp, #40	; 0x28
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005f30:	2300      	movs	r3, #0
 8005f32:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	695b      	ldr	r3, [r3, #20]
 8005f3a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	689b      	ldr	r3, [r3, #8]
 8005f4a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	68db      	ldr	r3, [r3, #12]
 8005f52:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	691b      	ldr	r3, [r3, #16]
 8005f5a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	699b      	ldr	r3, [r3, #24]
 8005f62:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005f64:	6a3b      	ldr	r3, [r7, #32]
 8005f66:	f003 0301 	and.w	r3, r3, #1
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d07c      	beq.n	8006068 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005f6e:	69bb      	ldr	r3, [r7, #24]
 8005f70:	f003 0301 	and.w	r3, r3, #1
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d023      	beq.n	8005fc0 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	2201      	movs	r2, #1
 8005f7e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005f80:	69bb      	ldr	r3, [r7, #24]
 8005f82:	f003 0302 	and.w	r3, r3, #2
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d003      	beq.n	8005f92 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	f000 f983 	bl	8006296 <HAL_CAN_TxMailbox0CompleteCallback>
 8005f90:	e016      	b.n	8005fc0 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005f92:	69bb      	ldr	r3, [r7, #24]
 8005f94:	f003 0304 	and.w	r3, r3, #4
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d004      	beq.n	8005fa6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f9e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005fa2:	627b      	str	r3, [r7, #36]	; 0x24
 8005fa4:	e00c      	b.n	8005fc0 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005fa6:	69bb      	ldr	r3, [r7, #24]
 8005fa8:	f003 0308 	and.w	r3, r3, #8
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d004      	beq.n	8005fba <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fb2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005fb6:	627b      	str	r3, [r7, #36]	; 0x24
 8005fb8:	e002      	b.n	8005fc0 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f000 f989 	bl	80062d2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005fc0:	69bb      	ldr	r3, [r7, #24]
 8005fc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d024      	beq.n	8006014 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005fd2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005fd4:	69bb      	ldr	r3, [r7, #24]
 8005fd6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d003      	beq.n	8005fe6 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f000 f963 	bl	80062aa <HAL_CAN_TxMailbox1CompleteCallback>
 8005fe4:	e016      	b.n	8006014 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005fe6:	69bb      	ldr	r3, [r7, #24]
 8005fe8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d004      	beq.n	8005ffa <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ff2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005ff6:	627b      	str	r3, [r7, #36]	; 0x24
 8005ff8:	e00c      	b.n	8006014 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005ffa:	69bb      	ldr	r3, [r7, #24]
 8005ffc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006000:	2b00      	cmp	r3, #0
 8006002:	d004      	beq.n	800600e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8006004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006006:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800600a:	627b      	str	r3, [r7, #36]	; 0x24
 800600c:	e002      	b.n	8006014 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f000 f969 	bl	80062e6 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8006014:	69bb      	ldr	r3, [r7, #24]
 8006016:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800601a:	2b00      	cmp	r3, #0
 800601c:	d024      	beq.n	8006068 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006026:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8006028:	69bb      	ldr	r3, [r7, #24]
 800602a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800602e:	2b00      	cmp	r3, #0
 8006030:	d003      	beq.n	800603a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f000 f943 	bl	80062be <HAL_CAN_TxMailbox2CompleteCallback>
 8006038:	e016      	b.n	8006068 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006040:	2b00      	cmp	r3, #0
 8006042:	d004      	beq.n	800604e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8006044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006046:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800604a:	627b      	str	r3, [r7, #36]	; 0x24
 800604c:	e00c      	b.n	8006068 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800604e:	69bb      	ldr	r3, [r7, #24]
 8006050:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006054:	2b00      	cmp	r3, #0
 8006056:	d004      	beq.n	8006062 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8006058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800605e:	627b      	str	r3, [r7, #36]	; 0x24
 8006060:	e002      	b.n	8006068 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f000 f949 	bl	80062fa <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8006068:	6a3b      	ldr	r3, [r7, #32]
 800606a:	f003 0308 	and.w	r3, r3, #8
 800606e:	2b00      	cmp	r3, #0
 8006070:	d00c      	beq.n	800608c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	f003 0310 	and.w	r3, r3, #16
 8006078:	2b00      	cmp	r3, #0
 800607a:	d007      	beq.n	800608c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800607c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800607e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006082:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	2210      	movs	r2, #16
 800608a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800608c:	6a3b      	ldr	r3, [r7, #32]
 800608e:	f003 0304 	and.w	r3, r3, #4
 8006092:	2b00      	cmp	r3, #0
 8006094:	d00b      	beq.n	80060ae <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	f003 0308 	and.w	r3, r3, #8
 800609c:	2b00      	cmp	r3, #0
 800609e:	d006      	beq.n	80060ae <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	2208      	movs	r2, #8
 80060a6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80060a8:	6878      	ldr	r0, [r7, #4]
 80060aa:	f000 f930 	bl	800630e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80060ae:	6a3b      	ldr	r3, [r7, #32]
 80060b0:	f003 0302 	and.w	r3, r3, #2
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d009      	beq.n	80060cc <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	f003 0303 	and.w	r3, r3, #3
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d002      	beq.n	80060cc <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f7fc f8d6 	bl	8002278 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80060cc:	6a3b      	ldr	r3, [r7, #32]
 80060ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d00c      	beq.n	80060f0 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	f003 0310 	and.w	r3, r3, #16
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d007      	beq.n	80060f0 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80060e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80060e6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2210      	movs	r2, #16
 80060ee:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80060f0:	6a3b      	ldr	r3, [r7, #32]
 80060f2:	f003 0320 	and.w	r3, r3, #32
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d00b      	beq.n	8006112 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	f003 0308 	and.w	r3, r3, #8
 8006100:	2b00      	cmp	r3, #0
 8006102:	d006      	beq.n	8006112 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	2208      	movs	r2, #8
 800610a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	f000 f912 	bl	8006336 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8006112:	6a3b      	ldr	r3, [r7, #32]
 8006114:	f003 0310 	and.w	r3, r3, #16
 8006118:	2b00      	cmp	r3, #0
 800611a:	d009      	beq.n	8006130 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	691b      	ldr	r3, [r3, #16]
 8006122:	f003 0303 	and.w	r3, r3, #3
 8006126:	2b00      	cmp	r3, #0
 8006128:	d002      	beq.n	8006130 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f000 f8f9 	bl	8006322 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8006130:	6a3b      	ldr	r3, [r7, #32]
 8006132:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006136:	2b00      	cmp	r3, #0
 8006138:	d00b      	beq.n	8006152 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800613a:	69fb      	ldr	r3, [r7, #28]
 800613c:	f003 0310 	and.w	r3, r3, #16
 8006140:	2b00      	cmp	r3, #0
 8006142:	d006      	beq.n	8006152 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	2210      	movs	r2, #16
 800614a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	f000 f8fc 	bl	800634a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8006152:	6a3b      	ldr	r3, [r7, #32]
 8006154:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006158:	2b00      	cmp	r3, #0
 800615a:	d00b      	beq.n	8006174 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800615c:	69fb      	ldr	r3, [r7, #28]
 800615e:	f003 0308 	and.w	r3, r3, #8
 8006162:	2b00      	cmp	r3, #0
 8006164:	d006      	beq.n	8006174 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	2208      	movs	r2, #8
 800616c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f000 f8f5 	bl	800635e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8006174:	6a3b      	ldr	r3, [r7, #32]
 8006176:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800617a:	2b00      	cmp	r3, #0
 800617c:	d07b      	beq.n	8006276 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800617e:	69fb      	ldr	r3, [r7, #28]
 8006180:	f003 0304 	and.w	r3, r3, #4
 8006184:	2b00      	cmp	r3, #0
 8006186:	d072      	beq.n	800626e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006188:	6a3b      	ldr	r3, [r7, #32]
 800618a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800618e:	2b00      	cmp	r3, #0
 8006190:	d008      	beq.n	80061a4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006198:	2b00      	cmp	r3, #0
 800619a:	d003      	beq.n	80061a4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800619c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800619e:	f043 0301 	orr.w	r3, r3, #1
 80061a2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80061a4:	6a3b      	ldr	r3, [r7, #32]
 80061a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d008      	beq.n	80061c0 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d003      	beq.n	80061c0 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80061b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ba:	f043 0302 	orr.w	r3, r3, #2
 80061be:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80061c0:	6a3b      	ldr	r3, [r7, #32]
 80061c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d008      	beq.n	80061dc <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d003      	beq.n	80061dc <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80061d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d6:	f043 0304 	orr.w	r3, r3, #4
 80061da:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80061dc:	6a3b      	ldr	r3, [r7, #32]
 80061de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d043      	beq.n	800626e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d03e      	beq.n	800626e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80061f6:	2b60      	cmp	r3, #96	; 0x60
 80061f8:	d02b      	beq.n	8006252 <HAL_CAN_IRQHandler+0x32a>
 80061fa:	2b60      	cmp	r3, #96	; 0x60
 80061fc:	d82e      	bhi.n	800625c <HAL_CAN_IRQHandler+0x334>
 80061fe:	2b50      	cmp	r3, #80	; 0x50
 8006200:	d022      	beq.n	8006248 <HAL_CAN_IRQHandler+0x320>
 8006202:	2b50      	cmp	r3, #80	; 0x50
 8006204:	d82a      	bhi.n	800625c <HAL_CAN_IRQHandler+0x334>
 8006206:	2b40      	cmp	r3, #64	; 0x40
 8006208:	d019      	beq.n	800623e <HAL_CAN_IRQHandler+0x316>
 800620a:	2b40      	cmp	r3, #64	; 0x40
 800620c:	d826      	bhi.n	800625c <HAL_CAN_IRQHandler+0x334>
 800620e:	2b30      	cmp	r3, #48	; 0x30
 8006210:	d010      	beq.n	8006234 <HAL_CAN_IRQHandler+0x30c>
 8006212:	2b30      	cmp	r3, #48	; 0x30
 8006214:	d822      	bhi.n	800625c <HAL_CAN_IRQHandler+0x334>
 8006216:	2b10      	cmp	r3, #16
 8006218:	d002      	beq.n	8006220 <HAL_CAN_IRQHandler+0x2f8>
 800621a:	2b20      	cmp	r3, #32
 800621c:	d005      	beq.n	800622a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800621e:	e01d      	b.n	800625c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8006220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006222:	f043 0308 	orr.w	r3, r3, #8
 8006226:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006228:	e019      	b.n	800625e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800622a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800622c:	f043 0310 	orr.w	r3, r3, #16
 8006230:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006232:	e014      	b.n	800625e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8006234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006236:	f043 0320 	orr.w	r3, r3, #32
 800623a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800623c:	e00f      	b.n	800625e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800623e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006240:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006244:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006246:	e00a      	b.n	800625e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8006248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800624a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800624e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006250:	e005      	b.n	800625e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8006252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006254:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006258:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800625a:	e000      	b.n	800625e <HAL_CAN_IRQHandler+0x336>
            break;
 800625c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	699a      	ldr	r2, [r3, #24]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800626c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	2204      	movs	r2, #4
 8006274:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8006276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006278:	2b00      	cmp	r3, #0
 800627a:	d008      	beq.n	800628e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006282:	431a      	orrs	r2, r3
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8006288:	6878      	ldr	r0, [r7, #4]
 800628a:	f000 f872 	bl	8006372 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800628e:	bf00      	nop
 8006290:	3728      	adds	r7, #40	; 0x28
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}

08006296 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006296:	b480      	push	{r7}
 8006298:	b083      	sub	sp, #12
 800629a:	af00      	add	r7, sp, #0
 800629c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800629e:	bf00      	nop
 80062a0:	370c      	adds	r7, #12
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr

080062aa <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80062aa:	b480      	push	{r7}
 80062ac:	b083      	sub	sp, #12
 80062ae:	af00      	add	r7, sp, #0
 80062b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80062b2:	bf00      	nop
 80062b4:	370c      	adds	r7, #12
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr

080062be <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80062be:	b480      	push	{r7}
 80062c0:	b083      	sub	sp, #12
 80062c2:	af00      	add	r7, sp, #0
 80062c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80062c6:	bf00      	nop
 80062c8:	370c      	adds	r7, #12
 80062ca:	46bd      	mov	sp, r7
 80062cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d0:	4770      	bx	lr

080062d2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80062d2:	b480      	push	{r7}
 80062d4:	b083      	sub	sp, #12
 80062d6:	af00      	add	r7, sp, #0
 80062d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80062da:	bf00      	nop
 80062dc:	370c      	adds	r7, #12
 80062de:	46bd      	mov	sp, r7
 80062e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e4:	4770      	bx	lr

080062e6 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80062e6:	b480      	push	{r7}
 80062e8:	b083      	sub	sp, #12
 80062ea:	af00      	add	r7, sp, #0
 80062ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80062ee:	bf00      	nop
 80062f0:	370c      	adds	r7, #12
 80062f2:	46bd      	mov	sp, r7
 80062f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f8:	4770      	bx	lr

080062fa <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80062fa:	b480      	push	{r7}
 80062fc:	b083      	sub	sp, #12
 80062fe:	af00      	add	r7, sp, #0
 8006300:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8006302:	bf00      	nop
 8006304:	370c      	adds	r7, #12
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr

0800630e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800630e:	b480      	push	{r7}
 8006310:	b083      	sub	sp, #12
 8006312:	af00      	add	r7, sp, #0
 8006314:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8006316:	bf00      	nop
 8006318:	370c      	adds	r7, #12
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr

08006322 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8006322:	b480      	push	{r7}
 8006324:	b083      	sub	sp, #12
 8006326:	af00      	add	r7, sp, #0
 8006328:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800632a:	bf00      	nop
 800632c:	370c      	adds	r7, #12
 800632e:	46bd      	mov	sp, r7
 8006330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006334:	4770      	bx	lr

08006336 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006336:	b480      	push	{r7}
 8006338:	b083      	sub	sp, #12
 800633a:	af00      	add	r7, sp, #0
 800633c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800633e:	bf00      	nop
 8006340:	370c      	adds	r7, #12
 8006342:	46bd      	mov	sp, r7
 8006344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006348:	4770      	bx	lr

0800634a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800634a:	b480      	push	{r7}
 800634c:	b083      	sub	sp, #12
 800634e:	af00      	add	r7, sp, #0
 8006350:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8006352:	bf00      	nop
 8006354:	370c      	adds	r7, #12
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr

0800635e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800635e:	b480      	push	{r7}
 8006360:	b083      	sub	sp, #12
 8006362:	af00      	add	r7, sp, #0
 8006364:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006366:	bf00      	nop
 8006368:	370c      	adds	r7, #12
 800636a:	46bd      	mov	sp, r7
 800636c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006370:	4770      	bx	lr

08006372 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8006372:	b480      	push	{r7}
 8006374:	b083      	sub	sp, #12
 8006376:	af00      	add	r7, sp, #0
 8006378:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800637a:	bf00      	nop
 800637c:	370c      	adds	r7, #12
 800637e:	46bd      	mov	sp, r7
 8006380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006384:	4770      	bx	lr
	...

08006388 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006388:	b480      	push	{r7}
 800638a:	b085      	sub	sp, #20
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f003 0307 	and.w	r3, r3, #7
 8006396:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006398:	4b0c      	ldr	r3, [pc, #48]	; (80063cc <__NVIC_SetPriorityGrouping+0x44>)
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800639e:	68ba      	ldr	r2, [r7, #8]
 80063a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80063a4:	4013      	ands	r3, r2
 80063a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80063b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80063b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80063b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80063ba:	4a04      	ldr	r2, [pc, #16]	; (80063cc <__NVIC_SetPriorityGrouping+0x44>)
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	60d3      	str	r3, [r2, #12]
}
 80063c0:	bf00      	nop
 80063c2:	3714      	adds	r7, #20
 80063c4:	46bd      	mov	sp, r7
 80063c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ca:	4770      	bx	lr
 80063cc:	e000ed00 	.word	0xe000ed00

080063d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80063d0:	b480      	push	{r7}
 80063d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80063d4:	4b04      	ldr	r3, [pc, #16]	; (80063e8 <__NVIC_GetPriorityGrouping+0x18>)
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	0a1b      	lsrs	r3, r3, #8
 80063da:	f003 0307 	and.w	r3, r3, #7
}
 80063de:	4618      	mov	r0, r3
 80063e0:	46bd      	mov	sp, r7
 80063e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e6:	4770      	bx	lr
 80063e8:	e000ed00 	.word	0xe000ed00

080063ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b083      	sub	sp, #12
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	4603      	mov	r3, r0
 80063f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80063f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	db0b      	blt.n	8006416 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80063fe:	79fb      	ldrb	r3, [r7, #7]
 8006400:	f003 021f 	and.w	r2, r3, #31
 8006404:	4907      	ldr	r1, [pc, #28]	; (8006424 <__NVIC_EnableIRQ+0x38>)
 8006406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800640a:	095b      	lsrs	r3, r3, #5
 800640c:	2001      	movs	r0, #1
 800640e:	fa00 f202 	lsl.w	r2, r0, r2
 8006412:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006416:	bf00      	nop
 8006418:	370c      	adds	r7, #12
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr
 8006422:	bf00      	nop
 8006424:	e000e100 	.word	0xe000e100

08006428 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006428:	b480      	push	{r7}
 800642a:	b083      	sub	sp, #12
 800642c:	af00      	add	r7, sp, #0
 800642e:	4603      	mov	r3, r0
 8006430:	6039      	str	r1, [r7, #0]
 8006432:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006438:	2b00      	cmp	r3, #0
 800643a:	db0a      	blt.n	8006452 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	b2da      	uxtb	r2, r3
 8006440:	490c      	ldr	r1, [pc, #48]	; (8006474 <__NVIC_SetPriority+0x4c>)
 8006442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006446:	0112      	lsls	r2, r2, #4
 8006448:	b2d2      	uxtb	r2, r2
 800644a:	440b      	add	r3, r1
 800644c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006450:	e00a      	b.n	8006468 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	b2da      	uxtb	r2, r3
 8006456:	4908      	ldr	r1, [pc, #32]	; (8006478 <__NVIC_SetPriority+0x50>)
 8006458:	79fb      	ldrb	r3, [r7, #7]
 800645a:	f003 030f 	and.w	r3, r3, #15
 800645e:	3b04      	subs	r3, #4
 8006460:	0112      	lsls	r2, r2, #4
 8006462:	b2d2      	uxtb	r2, r2
 8006464:	440b      	add	r3, r1
 8006466:	761a      	strb	r2, [r3, #24]
}
 8006468:	bf00      	nop
 800646a:	370c      	adds	r7, #12
 800646c:	46bd      	mov	sp, r7
 800646e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006472:	4770      	bx	lr
 8006474:	e000e100 	.word	0xe000e100
 8006478:	e000ed00 	.word	0xe000ed00

0800647c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800647c:	b480      	push	{r7}
 800647e:	b089      	sub	sp, #36	; 0x24
 8006480:	af00      	add	r7, sp, #0
 8006482:	60f8      	str	r0, [r7, #12]
 8006484:	60b9      	str	r1, [r7, #8]
 8006486:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f003 0307 	and.w	r3, r3, #7
 800648e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006490:	69fb      	ldr	r3, [r7, #28]
 8006492:	f1c3 0307 	rsb	r3, r3, #7
 8006496:	2b04      	cmp	r3, #4
 8006498:	bf28      	it	cs
 800649a:	2304      	movcs	r3, #4
 800649c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800649e:	69fb      	ldr	r3, [r7, #28]
 80064a0:	3304      	adds	r3, #4
 80064a2:	2b06      	cmp	r3, #6
 80064a4:	d902      	bls.n	80064ac <NVIC_EncodePriority+0x30>
 80064a6:	69fb      	ldr	r3, [r7, #28]
 80064a8:	3b03      	subs	r3, #3
 80064aa:	e000      	b.n	80064ae <NVIC_EncodePriority+0x32>
 80064ac:	2300      	movs	r3, #0
 80064ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064b0:	f04f 32ff 	mov.w	r2, #4294967295
 80064b4:	69bb      	ldr	r3, [r7, #24]
 80064b6:	fa02 f303 	lsl.w	r3, r2, r3
 80064ba:	43da      	mvns	r2, r3
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	401a      	ands	r2, r3
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80064c4:	f04f 31ff 	mov.w	r1, #4294967295
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	fa01 f303 	lsl.w	r3, r1, r3
 80064ce:	43d9      	mvns	r1, r3
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064d4:	4313      	orrs	r3, r2
         );
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3724      	adds	r7, #36	; 0x24
 80064da:	46bd      	mov	sp, r7
 80064dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e0:	4770      	bx	lr
	...

080064e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b082      	sub	sp, #8
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	3b01      	subs	r3, #1
 80064f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80064f4:	d301      	bcc.n	80064fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80064f6:	2301      	movs	r3, #1
 80064f8:	e00f      	b.n	800651a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80064fa:	4a0a      	ldr	r2, [pc, #40]	; (8006524 <SysTick_Config+0x40>)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	3b01      	subs	r3, #1
 8006500:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006502:	210f      	movs	r1, #15
 8006504:	f04f 30ff 	mov.w	r0, #4294967295
 8006508:	f7ff ff8e 	bl	8006428 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800650c:	4b05      	ldr	r3, [pc, #20]	; (8006524 <SysTick_Config+0x40>)
 800650e:	2200      	movs	r2, #0
 8006510:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006512:	4b04      	ldr	r3, [pc, #16]	; (8006524 <SysTick_Config+0x40>)
 8006514:	2207      	movs	r2, #7
 8006516:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006518:	2300      	movs	r3, #0
}
 800651a:	4618      	mov	r0, r3
 800651c:	3708      	adds	r7, #8
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}
 8006522:	bf00      	nop
 8006524:	e000e010 	.word	0xe000e010

08006528 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b082      	sub	sp, #8
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f7ff ff29 	bl	8006388 <__NVIC_SetPriorityGrouping>
}
 8006536:	bf00      	nop
 8006538:	3708      	adds	r7, #8
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}

0800653e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800653e:	b580      	push	{r7, lr}
 8006540:	b086      	sub	sp, #24
 8006542:	af00      	add	r7, sp, #0
 8006544:	4603      	mov	r3, r0
 8006546:	60b9      	str	r1, [r7, #8]
 8006548:	607a      	str	r2, [r7, #4]
 800654a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800654c:	2300      	movs	r3, #0
 800654e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006550:	f7ff ff3e 	bl	80063d0 <__NVIC_GetPriorityGrouping>
 8006554:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006556:	687a      	ldr	r2, [r7, #4]
 8006558:	68b9      	ldr	r1, [r7, #8]
 800655a:	6978      	ldr	r0, [r7, #20]
 800655c:	f7ff ff8e 	bl	800647c <NVIC_EncodePriority>
 8006560:	4602      	mov	r2, r0
 8006562:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006566:	4611      	mov	r1, r2
 8006568:	4618      	mov	r0, r3
 800656a:	f7ff ff5d 	bl	8006428 <__NVIC_SetPriority>
}
 800656e:	bf00      	nop
 8006570:	3718      	adds	r7, #24
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}

08006576 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006576:	b580      	push	{r7, lr}
 8006578:	b082      	sub	sp, #8
 800657a:	af00      	add	r7, sp, #0
 800657c:	4603      	mov	r3, r0
 800657e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006584:	4618      	mov	r0, r3
 8006586:	f7ff ff31 	bl	80063ec <__NVIC_EnableIRQ>
}
 800658a:	bf00      	nop
 800658c:	3708      	adds	r7, #8
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}

08006592 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006592:	b580      	push	{r7, lr}
 8006594:	b082      	sub	sp, #8
 8006596:	af00      	add	r7, sp, #0
 8006598:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f7ff ffa2 	bl	80064e4 <SysTick_Config>
 80065a0:	4603      	mov	r3, r0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3708      	adds	r7, #8
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}
	...

080065ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80065ac:	b480      	push	{r7}
 80065ae:	b087      	sub	sp, #28
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
 80065b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80065b6:	2300      	movs	r3, #0
 80065b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80065ba:	e166      	b.n	800688a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	2101      	movs	r1, #1
 80065c2:	697b      	ldr	r3, [r7, #20]
 80065c4:	fa01 f303 	lsl.w	r3, r1, r3
 80065c8:	4013      	ands	r3, r2
 80065ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	f000 8158 	beq.w	8006884 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	f003 0303 	and.w	r3, r3, #3
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d005      	beq.n	80065ec <HAL_GPIO_Init+0x40>
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	f003 0303 	and.w	r3, r3, #3
 80065e8:	2b02      	cmp	r3, #2
 80065ea:	d130      	bne.n	800664e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80065f2:	697b      	ldr	r3, [r7, #20]
 80065f4:	005b      	lsls	r3, r3, #1
 80065f6:	2203      	movs	r2, #3
 80065f8:	fa02 f303 	lsl.w	r3, r2, r3
 80065fc:	43db      	mvns	r3, r3
 80065fe:	693a      	ldr	r2, [r7, #16]
 8006600:	4013      	ands	r3, r2
 8006602:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	68da      	ldr	r2, [r3, #12]
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	005b      	lsls	r3, r3, #1
 800660c:	fa02 f303 	lsl.w	r3, r2, r3
 8006610:	693a      	ldr	r2, [r7, #16]
 8006612:	4313      	orrs	r3, r2
 8006614:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	693a      	ldr	r2, [r7, #16]
 800661a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006622:	2201      	movs	r2, #1
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	fa02 f303 	lsl.w	r3, r2, r3
 800662a:	43db      	mvns	r3, r3
 800662c:	693a      	ldr	r2, [r7, #16]
 800662e:	4013      	ands	r3, r2
 8006630:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	091b      	lsrs	r3, r3, #4
 8006638:	f003 0201 	and.w	r2, r3, #1
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	fa02 f303 	lsl.w	r3, r2, r3
 8006642:	693a      	ldr	r2, [r7, #16]
 8006644:	4313      	orrs	r3, r2
 8006646:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	693a      	ldr	r2, [r7, #16]
 800664c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	f003 0303 	and.w	r3, r3, #3
 8006656:	2b03      	cmp	r3, #3
 8006658:	d017      	beq.n	800668a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	68db      	ldr	r3, [r3, #12]
 800665e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006660:	697b      	ldr	r3, [r7, #20]
 8006662:	005b      	lsls	r3, r3, #1
 8006664:	2203      	movs	r2, #3
 8006666:	fa02 f303 	lsl.w	r3, r2, r3
 800666a:	43db      	mvns	r3, r3
 800666c:	693a      	ldr	r2, [r7, #16]
 800666e:	4013      	ands	r3, r2
 8006670:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	689a      	ldr	r2, [r3, #8]
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	005b      	lsls	r3, r3, #1
 800667a:	fa02 f303 	lsl.w	r3, r2, r3
 800667e:	693a      	ldr	r2, [r7, #16]
 8006680:	4313      	orrs	r3, r2
 8006682:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	693a      	ldr	r2, [r7, #16]
 8006688:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	f003 0303 	and.w	r3, r3, #3
 8006692:	2b02      	cmp	r3, #2
 8006694:	d123      	bne.n	80066de <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	08da      	lsrs	r2, r3, #3
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	3208      	adds	r2, #8
 800669e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	f003 0307 	and.w	r3, r3, #7
 80066aa:	009b      	lsls	r3, r3, #2
 80066ac:	220f      	movs	r2, #15
 80066ae:	fa02 f303 	lsl.w	r3, r2, r3
 80066b2:	43db      	mvns	r3, r3
 80066b4:	693a      	ldr	r2, [r7, #16]
 80066b6:	4013      	ands	r3, r2
 80066b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	691a      	ldr	r2, [r3, #16]
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	f003 0307 	and.w	r3, r3, #7
 80066c4:	009b      	lsls	r3, r3, #2
 80066c6:	fa02 f303 	lsl.w	r3, r2, r3
 80066ca:	693a      	ldr	r2, [r7, #16]
 80066cc:	4313      	orrs	r3, r2
 80066ce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	08da      	lsrs	r2, r3, #3
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	3208      	adds	r2, #8
 80066d8:	6939      	ldr	r1, [r7, #16]
 80066da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	005b      	lsls	r3, r3, #1
 80066e8:	2203      	movs	r2, #3
 80066ea:	fa02 f303 	lsl.w	r3, r2, r3
 80066ee:	43db      	mvns	r3, r3
 80066f0:	693a      	ldr	r2, [r7, #16]
 80066f2:	4013      	ands	r3, r2
 80066f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	f003 0203 	and.w	r2, r3, #3
 80066fe:	697b      	ldr	r3, [r7, #20]
 8006700:	005b      	lsls	r3, r3, #1
 8006702:	fa02 f303 	lsl.w	r3, r2, r3
 8006706:	693a      	ldr	r2, [r7, #16]
 8006708:	4313      	orrs	r3, r2
 800670a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	693a      	ldr	r2, [r7, #16]
 8006710:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800671a:	2b00      	cmp	r3, #0
 800671c:	f000 80b2 	beq.w	8006884 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006720:	4b61      	ldr	r3, [pc, #388]	; (80068a8 <HAL_GPIO_Init+0x2fc>)
 8006722:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006724:	4a60      	ldr	r2, [pc, #384]	; (80068a8 <HAL_GPIO_Init+0x2fc>)
 8006726:	f043 0301 	orr.w	r3, r3, #1
 800672a:	6613      	str	r3, [r2, #96]	; 0x60
 800672c:	4b5e      	ldr	r3, [pc, #376]	; (80068a8 <HAL_GPIO_Init+0x2fc>)
 800672e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006730:	f003 0301 	and.w	r3, r3, #1
 8006734:	60bb      	str	r3, [r7, #8]
 8006736:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006738:	4a5c      	ldr	r2, [pc, #368]	; (80068ac <HAL_GPIO_Init+0x300>)
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	089b      	lsrs	r3, r3, #2
 800673e:	3302      	adds	r3, #2
 8006740:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006744:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	f003 0303 	and.w	r3, r3, #3
 800674c:	009b      	lsls	r3, r3, #2
 800674e:	220f      	movs	r2, #15
 8006750:	fa02 f303 	lsl.w	r3, r2, r3
 8006754:	43db      	mvns	r3, r3
 8006756:	693a      	ldr	r2, [r7, #16]
 8006758:	4013      	ands	r3, r2
 800675a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006762:	d02b      	beq.n	80067bc <HAL_GPIO_Init+0x210>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	4a52      	ldr	r2, [pc, #328]	; (80068b0 <HAL_GPIO_Init+0x304>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d025      	beq.n	80067b8 <HAL_GPIO_Init+0x20c>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	4a51      	ldr	r2, [pc, #324]	; (80068b4 <HAL_GPIO_Init+0x308>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d01f      	beq.n	80067b4 <HAL_GPIO_Init+0x208>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	4a50      	ldr	r2, [pc, #320]	; (80068b8 <HAL_GPIO_Init+0x30c>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d019      	beq.n	80067b0 <HAL_GPIO_Init+0x204>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	4a4f      	ldr	r2, [pc, #316]	; (80068bc <HAL_GPIO_Init+0x310>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d013      	beq.n	80067ac <HAL_GPIO_Init+0x200>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	4a4e      	ldr	r2, [pc, #312]	; (80068c0 <HAL_GPIO_Init+0x314>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d00d      	beq.n	80067a8 <HAL_GPIO_Init+0x1fc>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	4a4d      	ldr	r2, [pc, #308]	; (80068c4 <HAL_GPIO_Init+0x318>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d007      	beq.n	80067a4 <HAL_GPIO_Init+0x1f8>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	4a4c      	ldr	r2, [pc, #304]	; (80068c8 <HAL_GPIO_Init+0x31c>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d101      	bne.n	80067a0 <HAL_GPIO_Init+0x1f4>
 800679c:	2307      	movs	r3, #7
 800679e:	e00e      	b.n	80067be <HAL_GPIO_Init+0x212>
 80067a0:	2308      	movs	r3, #8
 80067a2:	e00c      	b.n	80067be <HAL_GPIO_Init+0x212>
 80067a4:	2306      	movs	r3, #6
 80067a6:	e00a      	b.n	80067be <HAL_GPIO_Init+0x212>
 80067a8:	2305      	movs	r3, #5
 80067aa:	e008      	b.n	80067be <HAL_GPIO_Init+0x212>
 80067ac:	2304      	movs	r3, #4
 80067ae:	e006      	b.n	80067be <HAL_GPIO_Init+0x212>
 80067b0:	2303      	movs	r3, #3
 80067b2:	e004      	b.n	80067be <HAL_GPIO_Init+0x212>
 80067b4:	2302      	movs	r3, #2
 80067b6:	e002      	b.n	80067be <HAL_GPIO_Init+0x212>
 80067b8:	2301      	movs	r3, #1
 80067ba:	e000      	b.n	80067be <HAL_GPIO_Init+0x212>
 80067bc:	2300      	movs	r3, #0
 80067be:	697a      	ldr	r2, [r7, #20]
 80067c0:	f002 0203 	and.w	r2, r2, #3
 80067c4:	0092      	lsls	r2, r2, #2
 80067c6:	4093      	lsls	r3, r2
 80067c8:	693a      	ldr	r2, [r7, #16]
 80067ca:	4313      	orrs	r3, r2
 80067cc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80067ce:	4937      	ldr	r1, [pc, #220]	; (80068ac <HAL_GPIO_Init+0x300>)
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	089b      	lsrs	r3, r3, #2
 80067d4:	3302      	adds	r3, #2
 80067d6:	693a      	ldr	r2, [r7, #16]
 80067d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80067dc:	4b3b      	ldr	r3, [pc, #236]	; (80068cc <HAL_GPIO_Init+0x320>)
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	43db      	mvns	r3, r3
 80067e6:	693a      	ldr	r2, [r7, #16]
 80067e8:	4013      	ands	r3, r2
 80067ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d003      	beq.n	8006800 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80067f8:	693a      	ldr	r2, [r7, #16]
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	4313      	orrs	r3, r2
 80067fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006800:	4a32      	ldr	r2, [pc, #200]	; (80068cc <HAL_GPIO_Init+0x320>)
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006806:	4b31      	ldr	r3, [pc, #196]	; (80068cc <HAL_GPIO_Init+0x320>)
 8006808:	68db      	ldr	r3, [r3, #12]
 800680a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	43db      	mvns	r3, r3
 8006810:	693a      	ldr	r2, [r7, #16]
 8006812:	4013      	ands	r3, r2
 8006814:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800681e:	2b00      	cmp	r3, #0
 8006820:	d003      	beq.n	800682a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8006822:	693a      	ldr	r2, [r7, #16]
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	4313      	orrs	r3, r2
 8006828:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800682a:	4a28      	ldr	r2, [pc, #160]	; (80068cc <HAL_GPIO_Init+0x320>)
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8006830:	4b26      	ldr	r3, [pc, #152]	; (80068cc <HAL_GPIO_Init+0x320>)
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	43db      	mvns	r3, r3
 800683a:	693a      	ldr	r2, [r7, #16]
 800683c:	4013      	ands	r3, r2
 800683e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006848:	2b00      	cmp	r3, #0
 800684a:	d003      	beq.n	8006854 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800684c:	693a      	ldr	r2, [r7, #16]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	4313      	orrs	r3, r2
 8006852:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006854:	4a1d      	ldr	r2, [pc, #116]	; (80068cc <HAL_GPIO_Init+0x320>)
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800685a:	4b1c      	ldr	r3, [pc, #112]	; (80068cc <HAL_GPIO_Init+0x320>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	43db      	mvns	r3, r3
 8006864:	693a      	ldr	r2, [r7, #16]
 8006866:	4013      	ands	r3, r2
 8006868:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006872:	2b00      	cmp	r3, #0
 8006874:	d003      	beq.n	800687e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8006876:	693a      	ldr	r2, [r7, #16]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	4313      	orrs	r3, r2
 800687c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800687e:	4a13      	ldr	r2, [pc, #76]	; (80068cc <HAL_GPIO_Init+0x320>)
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	3301      	adds	r3, #1
 8006888:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	681a      	ldr	r2, [r3, #0]
 800688e:	697b      	ldr	r3, [r7, #20]
 8006890:	fa22 f303 	lsr.w	r3, r2, r3
 8006894:	2b00      	cmp	r3, #0
 8006896:	f47f ae91 	bne.w	80065bc <HAL_GPIO_Init+0x10>
  }
}
 800689a:	bf00      	nop
 800689c:	bf00      	nop
 800689e:	371c      	adds	r7, #28
 80068a0:	46bd      	mov	sp, r7
 80068a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a6:	4770      	bx	lr
 80068a8:	40021000 	.word	0x40021000
 80068ac:	40010000 	.word	0x40010000
 80068b0:	48000400 	.word	0x48000400
 80068b4:	48000800 	.word	0x48000800
 80068b8:	48000c00 	.word	0x48000c00
 80068bc:	48001000 	.word	0x48001000
 80068c0:	48001400 	.word	0x48001400
 80068c4:	48001800 	.word	0x48001800
 80068c8:	48001c00 	.word	0x48001c00
 80068cc:	40010400 	.word	0x40010400

080068d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80068d0:	b480      	push	{r7}
 80068d2:	b085      	sub	sp, #20
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
 80068d8:	460b      	mov	r3, r1
 80068da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	691a      	ldr	r2, [r3, #16]
 80068e0:	887b      	ldrh	r3, [r7, #2]
 80068e2:	4013      	ands	r3, r2
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d002      	beq.n	80068ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80068e8:	2301      	movs	r3, #1
 80068ea:	73fb      	strb	r3, [r7, #15]
 80068ec:	e001      	b.n	80068f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80068ee:	2300      	movs	r3, #0
 80068f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80068f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	3714      	adds	r7, #20
 80068f8:	46bd      	mov	sp, r7
 80068fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fe:	4770      	bx	lr

08006900 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006900:	b480      	push	{r7}
 8006902:	b083      	sub	sp, #12
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	460b      	mov	r3, r1
 800690a:	807b      	strh	r3, [r7, #2]
 800690c:	4613      	mov	r3, r2
 800690e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006910:	787b      	ldrb	r3, [r7, #1]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d003      	beq.n	800691e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006916:	887a      	ldrh	r2, [r7, #2]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800691c:	e002      	b.n	8006924 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800691e:	887a      	ldrh	r2, [r7, #2]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006924:	bf00      	nop
 8006926:	370c      	adds	r7, #12
 8006928:	46bd      	mov	sp, r7
 800692a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692e:	4770      	bx	lr

08006930 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006930:	b480      	push	{r7}
 8006932:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006934:	4b0d      	ldr	r3, [pc, #52]	; (800696c <HAL_PWREx_GetVoltageRange+0x3c>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800693c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006940:	d102      	bne.n	8006948 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8006942:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006946:	e00b      	b.n	8006960 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8006948:	4b08      	ldr	r3, [pc, #32]	; (800696c <HAL_PWREx_GetVoltageRange+0x3c>)
 800694a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800694e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006952:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006956:	d102      	bne.n	800695e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8006958:	f44f 7300 	mov.w	r3, #512	; 0x200
 800695c:	e000      	b.n	8006960 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800695e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8006960:	4618      	mov	r0, r3
 8006962:	46bd      	mov	sp, r7
 8006964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006968:	4770      	bx	lr
 800696a:	bf00      	nop
 800696c:	40007000 	.word	0x40007000

08006970 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006970:	b480      	push	{r7}
 8006972:	b085      	sub	sp, #20
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d141      	bne.n	8006a02 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800697e:	4b4b      	ldr	r3, [pc, #300]	; (8006aac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006986:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800698a:	d131      	bne.n	80069f0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800698c:	4b47      	ldr	r3, [pc, #284]	; (8006aac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800698e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006992:	4a46      	ldr	r2, [pc, #280]	; (8006aac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006994:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006998:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800699c:	4b43      	ldr	r3, [pc, #268]	; (8006aac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80069a4:	4a41      	ldr	r2, [pc, #260]	; (8006aac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80069aa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80069ac:	4b40      	ldr	r3, [pc, #256]	; (8006ab0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	2232      	movs	r2, #50	; 0x32
 80069b2:	fb02 f303 	mul.w	r3, r2, r3
 80069b6:	4a3f      	ldr	r2, [pc, #252]	; (8006ab4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80069b8:	fba2 2303 	umull	r2, r3, r2, r3
 80069bc:	0c9b      	lsrs	r3, r3, #18
 80069be:	3301      	adds	r3, #1
 80069c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80069c2:	e002      	b.n	80069ca <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	3b01      	subs	r3, #1
 80069c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80069ca:	4b38      	ldr	r3, [pc, #224]	; (8006aac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069cc:	695b      	ldr	r3, [r3, #20]
 80069ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069d6:	d102      	bne.n	80069de <HAL_PWREx_ControlVoltageScaling+0x6e>
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d1f2      	bne.n	80069c4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80069de:	4b33      	ldr	r3, [pc, #204]	; (8006aac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069e0:	695b      	ldr	r3, [r3, #20]
 80069e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069ea:	d158      	bne.n	8006a9e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80069ec:	2303      	movs	r3, #3
 80069ee:	e057      	b.n	8006aa0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80069f0:	4b2e      	ldr	r3, [pc, #184]	; (8006aac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80069f6:	4a2d      	ldr	r2, [pc, #180]	; (8006aac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80069fc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006a00:	e04d      	b.n	8006a9e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a08:	d141      	bne.n	8006a8e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a0a:	4b28      	ldr	r3, [pc, #160]	; (8006aac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006a12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a16:	d131      	bne.n	8006a7c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006a18:	4b24      	ldr	r3, [pc, #144]	; (8006aac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006a1e:	4a23      	ldr	r2, [pc, #140]	; (8006aac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a24:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006a28:	4b20      	ldr	r3, [pc, #128]	; (8006aac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006a30:	4a1e      	ldr	r2, [pc, #120]	; (8006aac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006a36:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8006a38:	4b1d      	ldr	r3, [pc, #116]	; (8006ab0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	2232      	movs	r2, #50	; 0x32
 8006a3e:	fb02 f303 	mul.w	r3, r2, r3
 8006a42:	4a1c      	ldr	r2, [pc, #112]	; (8006ab4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006a44:	fba2 2303 	umull	r2, r3, r2, r3
 8006a48:	0c9b      	lsrs	r3, r3, #18
 8006a4a:	3301      	adds	r3, #1
 8006a4c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006a4e:	e002      	b.n	8006a56 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	3b01      	subs	r3, #1
 8006a54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006a56:	4b15      	ldr	r3, [pc, #84]	; (8006aac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a58:	695b      	ldr	r3, [r3, #20]
 8006a5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a62:	d102      	bne.n	8006a6a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d1f2      	bne.n	8006a50 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006a6a:	4b10      	ldr	r3, [pc, #64]	; (8006aac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a6c:	695b      	ldr	r3, [r3, #20]
 8006a6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a76:	d112      	bne.n	8006a9e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006a78:	2303      	movs	r3, #3
 8006a7a:	e011      	b.n	8006aa0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006a7c:	4b0b      	ldr	r3, [pc, #44]	; (8006aac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006a82:	4a0a      	ldr	r2, [pc, #40]	; (8006aac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a88:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006a8c:	e007      	b.n	8006a9e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006a8e:	4b07      	ldr	r3, [pc, #28]	; (8006aac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006a96:	4a05      	ldr	r2, [pc, #20]	; (8006aac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a98:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006a9c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006a9e:	2300      	movs	r3, #0
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	3714      	adds	r7, #20
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aaa:	4770      	bx	lr
 8006aac:	40007000 	.word	0x40007000
 8006ab0:	20000210 	.word	0x20000210
 8006ab4:	431bde83 	.word	0x431bde83

08006ab8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b08a      	sub	sp, #40	; 0x28
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d102      	bne.n	8006acc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	f000 bc76 	b.w	80073b8 <HAL_RCC_OscConfig+0x900>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006acc:	4b97      	ldr	r3, [pc, #604]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	f003 030c 	and.w	r3, r3, #12
 8006ad4:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006ad6:	4b95      	ldr	r3, [pc, #596]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006ad8:	68db      	ldr	r3, [r3, #12]
 8006ada:	f003 0303 	and.w	r3, r3, #3
 8006ade:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f003 0310 	and.w	r3, r3, #16
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	f000 80e6 	beq.w	8006cba <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006aee:	6a3b      	ldr	r3, [r7, #32]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d007      	beq.n	8006b04 <HAL_RCC_OscConfig+0x4c>
 8006af4:	6a3b      	ldr	r3, [r7, #32]
 8006af6:	2b0c      	cmp	r3, #12
 8006af8:	f040 808d 	bne.w	8006c16 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006afc:	69fb      	ldr	r3, [r7, #28]
 8006afe:	2b01      	cmp	r3, #1
 8006b00:	f040 8089 	bne.w	8006c16 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006b04:	4b89      	ldr	r3, [pc, #548]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f003 0302 	and.w	r3, r3, #2
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d006      	beq.n	8006b1e <HAL_RCC_OscConfig+0x66>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	69db      	ldr	r3, [r3, #28]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d102      	bne.n	8006b1e <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8006b18:	2301      	movs	r3, #1
 8006b1a:	f000 bc4d 	b.w	80073b8 <HAL_RCC_OscConfig+0x900>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006b22:	4b82      	ldr	r3, [pc, #520]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f003 0308 	and.w	r3, r3, #8
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d004      	beq.n	8006b38 <HAL_RCC_OscConfig+0x80>
 8006b2e:	4b7f      	ldr	r3, [pc, #508]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006b36:	e005      	b.n	8006b44 <HAL_RCC_OscConfig+0x8c>
 8006b38:	4b7c      	ldr	r3, [pc, #496]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006b3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006b3e:	091b      	lsrs	r3, r3, #4
 8006b40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d224      	bcs.n	8006b92 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	f000 fdf3 	bl	8007738 <RCC_SetFlashLatencyFromMSIRange>
 8006b52:	4603      	mov	r3, r0
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d002      	beq.n	8006b5e <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	f000 bc2d 	b.w	80073b8 <HAL_RCC_OscConfig+0x900>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006b5e:	4b73      	ldr	r3, [pc, #460]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	4a72      	ldr	r2, [pc, #456]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006b64:	f043 0308 	orr.w	r3, r3, #8
 8006b68:	6013      	str	r3, [r2, #0]
 8006b6a:	4b70      	ldr	r3, [pc, #448]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b76:	496d      	ldr	r1, [pc, #436]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006b7c:	4b6b      	ldr	r3, [pc, #428]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6a1b      	ldr	r3, [r3, #32]
 8006b88:	021b      	lsls	r3, r3, #8
 8006b8a:	4968      	ldr	r1, [pc, #416]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	604b      	str	r3, [r1, #4]
 8006b90:	e025      	b.n	8006bde <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006b92:	4b66      	ldr	r3, [pc, #408]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a65      	ldr	r2, [pc, #404]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006b98:	f043 0308 	orr.w	r3, r3, #8
 8006b9c:	6013      	str	r3, [r2, #0]
 8006b9e:	4b63      	ldr	r3, [pc, #396]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006baa:	4960      	ldr	r1, [pc, #384]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006bac:	4313      	orrs	r3, r2
 8006bae:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006bb0:	4b5e      	ldr	r3, [pc, #376]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6a1b      	ldr	r3, [r3, #32]
 8006bbc:	021b      	lsls	r3, r3, #8
 8006bbe:	495b      	ldr	r1, [pc, #364]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006bc0:	4313      	orrs	r3, r2
 8006bc2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006bc4:	6a3b      	ldr	r3, [r7, #32]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d109      	bne.n	8006bde <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f000 fdb2 	bl	8007738 <RCC_SetFlashLatencyFromMSIRange>
 8006bd4:	4603      	mov	r3, r0
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d001      	beq.n	8006bde <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	e3ec      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006bde:	f000 fd1f 	bl	8007620 <HAL_RCC_GetSysClockFreq>
 8006be2:	4602      	mov	r2, r0
 8006be4:	4b51      	ldr	r3, [pc, #324]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006be6:	689b      	ldr	r3, [r3, #8]
 8006be8:	091b      	lsrs	r3, r3, #4
 8006bea:	f003 030f 	and.w	r3, r3, #15
 8006bee:	4950      	ldr	r1, [pc, #320]	; (8006d30 <HAL_RCC_OscConfig+0x278>)
 8006bf0:	5ccb      	ldrb	r3, [r1, r3]
 8006bf2:	f003 031f 	and.w	r3, r3, #31
 8006bf6:	fa22 f303 	lsr.w	r3, r2, r3
 8006bfa:	4a4e      	ldr	r2, [pc, #312]	; (8006d34 <HAL_RCC_OscConfig+0x27c>)
 8006bfc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006bfe:	4b4e      	ldr	r3, [pc, #312]	; (8006d38 <HAL_RCC_OscConfig+0x280>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4618      	mov	r0, r3
 8006c04:	f7fd fd3c 	bl	8004680 <HAL_InitTick>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8006c0c:	7dfb      	ldrb	r3, [r7, #23]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d052      	beq.n	8006cb8 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8006c12:	7dfb      	ldrb	r3, [r7, #23]
 8006c14:	e3d0      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	69db      	ldr	r3, [r3, #28]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d032      	beq.n	8006c84 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006c1e:	4b43      	ldr	r3, [pc, #268]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4a42      	ldr	r2, [pc, #264]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006c24:	f043 0301 	orr.w	r3, r3, #1
 8006c28:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006c2a:	f7fd fd79 	bl	8004720 <HAL_GetTick>
 8006c2e:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006c30:	e008      	b.n	8006c44 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006c32:	f7fd fd75 	bl	8004720 <HAL_GetTick>
 8006c36:	4602      	mov	r2, r0
 8006c38:	69bb      	ldr	r3, [r7, #24]
 8006c3a:	1ad3      	subs	r3, r2, r3
 8006c3c:	2b02      	cmp	r3, #2
 8006c3e:	d901      	bls.n	8006c44 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8006c40:	2303      	movs	r3, #3
 8006c42:	e3b9      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006c44:	4b39      	ldr	r3, [pc, #228]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f003 0302 	and.w	r3, r3, #2
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d0f0      	beq.n	8006c32 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006c50:	4b36      	ldr	r3, [pc, #216]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4a35      	ldr	r2, [pc, #212]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006c56:	f043 0308 	orr.w	r3, r3, #8
 8006c5a:	6013      	str	r3, [r2, #0]
 8006c5c:	4b33      	ldr	r3, [pc, #204]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c68:	4930      	ldr	r1, [pc, #192]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006c6e:	4b2f      	ldr	r3, [pc, #188]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6a1b      	ldr	r3, [r3, #32]
 8006c7a:	021b      	lsls	r3, r3, #8
 8006c7c:	492b      	ldr	r1, [pc, #172]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	604b      	str	r3, [r1, #4]
 8006c82:	e01a      	b.n	8006cba <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006c84:	4b29      	ldr	r3, [pc, #164]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	4a28      	ldr	r2, [pc, #160]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006c8a:	f023 0301 	bic.w	r3, r3, #1
 8006c8e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006c90:	f7fd fd46 	bl	8004720 <HAL_GetTick>
 8006c94:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006c96:	e008      	b.n	8006caa <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006c98:	f7fd fd42 	bl	8004720 <HAL_GetTick>
 8006c9c:	4602      	mov	r2, r0
 8006c9e:	69bb      	ldr	r3, [r7, #24]
 8006ca0:	1ad3      	subs	r3, r2, r3
 8006ca2:	2b02      	cmp	r3, #2
 8006ca4:	d901      	bls.n	8006caa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006ca6:	2303      	movs	r3, #3
 8006ca8:	e386      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006caa:	4b20      	ldr	r3, [pc, #128]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f003 0302 	and.w	r3, r3, #2
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d1f0      	bne.n	8006c98 <HAL_RCC_OscConfig+0x1e0>
 8006cb6:	e000      	b.n	8006cba <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006cb8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f003 0301 	and.w	r3, r3, #1
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d073      	beq.n	8006dae <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006cc6:	6a3b      	ldr	r3, [r7, #32]
 8006cc8:	2b08      	cmp	r3, #8
 8006cca:	d005      	beq.n	8006cd8 <HAL_RCC_OscConfig+0x220>
 8006ccc:	6a3b      	ldr	r3, [r7, #32]
 8006cce:	2b0c      	cmp	r3, #12
 8006cd0:	d10e      	bne.n	8006cf0 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006cd2:	69fb      	ldr	r3, [r7, #28]
 8006cd4:	2b03      	cmp	r3, #3
 8006cd6:	d10b      	bne.n	8006cf0 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006cd8:	4b14      	ldr	r3, [pc, #80]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d063      	beq.n	8006dac <HAL_RCC_OscConfig+0x2f4>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d15f      	bne.n	8006dac <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8006cec:	2301      	movs	r3, #1
 8006cee:	e363      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	685b      	ldr	r3, [r3, #4]
 8006cf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006cf8:	d106      	bne.n	8006d08 <HAL_RCC_OscConfig+0x250>
 8006cfa:	4b0c      	ldr	r3, [pc, #48]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	4a0b      	ldr	r2, [pc, #44]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006d00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d04:	6013      	str	r3, [r2, #0]
 8006d06:	e025      	b.n	8006d54 <HAL_RCC_OscConfig+0x29c>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006d10:	d114      	bne.n	8006d3c <HAL_RCC_OscConfig+0x284>
 8006d12:	4b06      	ldr	r3, [pc, #24]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a05      	ldr	r2, [pc, #20]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006d18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006d1c:	6013      	str	r3, [r2, #0]
 8006d1e:	4b03      	ldr	r3, [pc, #12]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a02      	ldr	r2, [pc, #8]	; (8006d2c <HAL_RCC_OscConfig+0x274>)
 8006d24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d28:	6013      	str	r3, [r2, #0]
 8006d2a:	e013      	b.n	8006d54 <HAL_RCC_OscConfig+0x29c>
 8006d2c:	40021000 	.word	0x40021000
 8006d30:	080098e0 	.word	0x080098e0
 8006d34:	20000210 	.word	0x20000210
 8006d38:	20000214 	.word	0x20000214
 8006d3c:	4b8f      	ldr	r3, [pc, #572]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a8e      	ldr	r2, [pc, #568]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006d42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d46:	6013      	str	r3, [r2, #0]
 8006d48:	4b8c      	ldr	r3, [pc, #560]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a8b      	ldr	r2, [pc, #556]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006d4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d013      	beq.n	8006d84 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d5c:	f7fd fce0 	bl	8004720 <HAL_GetTick>
 8006d60:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006d62:	e008      	b.n	8006d76 <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d64:	f7fd fcdc 	bl	8004720 <HAL_GetTick>
 8006d68:	4602      	mov	r2, r0
 8006d6a:	69bb      	ldr	r3, [r7, #24]
 8006d6c:	1ad3      	subs	r3, r2, r3
 8006d6e:	2b64      	cmp	r3, #100	; 0x64
 8006d70:	d901      	bls.n	8006d76 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8006d72:	2303      	movs	r3, #3
 8006d74:	e320      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006d76:	4b81      	ldr	r3, [pc, #516]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d0f0      	beq.n	8006d64 <HAL_RCC_OscConfig+0x2ac>
 8006d82:	e014      	b.n	8006dae <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d84:	f7fd fccc 	bl	8004720 <HAL_GetTick>
 8006d88:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006d8a:	e008      	b.n	8006d9e <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d8c:	f7fd fcc8 	bl	8004720 <HAL_GetTick>
 8006d90:	4602      	mov	r2, r0
 8006d92:	69bb      	ldr	r3, [r7, #24]
 8006d94:	1ad3      	subs	r3, r2, r3
 8006d96:	2b64      	cmp	r3, #100	; 0x64
 8006d98:	d901      	bls.n	8006d9e <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8006d9a:	2303      	movs	r3, #3
 8006d9c:	e30c      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006d9e:	4b77      	ldr	r3, [pc, #476]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d1f0      	bne.n	8006d8c <HAL_RCC_OscConfig+0x2d4>
 8006daa:	e000      	b.n	8006dae <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006dac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f003 0302 	and.w	r3, r3, #2
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d060      	beq.n	8006e7c <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006dba:	6a3b      	ldr	r3, [r7, #32]
 8006dbc:	2b04      	cmp	r3, #4
 8006dbe:	d005      	beq.n	8006dcc <HAL_RCC_OscConfig+0x314>
 8006dc0:	6a3b      	ldr	r3, [r7, #32]
 8006dc2:	2b0c      	cmp	r3, #12
 8006dc4:	d119      	bne.n	8006dfa <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006dc6:	69fb      	ldr	r3, [r7, #28]
 8006dc8:	2b02      	cmp	r3, #2
 8006dca:	d116      	bne.n	8006dfa <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006dcc:	4b6b      	ldr	r3, [pc, #428]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d005      	beq.n	8006de4 <HAL_RCC_OscConfig+0x32c>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	68db      	ldr	r3, [r3, #12]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d101      	bne.n	8006de4 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8006de0:	2301      	movs	r3, #1
 8006de2:	e2e9      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006de4:	4b65      	ldr	r3, [pc, #404]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	691b      	ldr	r3, [r3, #16]
 8006df0:	061b      	lsls	r3, r3, #24
 8006df2:	4962      	ldr	r1, [pc, #392]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006df4:	4313      	orrs	r3, r2
 8006df6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006df8:	e040      	b.n	8006e7c <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	68db      	ldr	r3, [r3, #12]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d023      	beq.n	8006e4a <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006e02:	4b5e      	ldr	r3, [pc, #376]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4a5d      	ldr	r2, [pc, #372]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006e08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e0e:	f7fd fc87 	bl	8004720 <HAL_GetTick>
 8006e12:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006e14:	e008      	b.n	8006e28 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e16:	f7fd fc83 	bl	8004720 <HAL_GetTick>
 8006e1a:	4602      	mov	r2, r0
 8006e1c:	69bb      	ldr	r3, [r7, #24]
 8006e1e:	1ad3      	subs	r3, r2, r3
 8006e20:	2b02      	cmp	r3, #2
 8006e22:	d901      	bls.n	8006e28 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8006e24:	2303      	movs	r3, #3
 8006e26:	e2c7      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006e28:	4b54      	ldr	r3, [pc, #336]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d0f0      	beq.n	8006e16 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e34:	4b51      	ldr	r3, [pc, #324]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	691b      	ldr	r3, [r3, #16]
 8006e40:	061b      	lsls	r3, r3, #24
 8006e42:	494e      	ldr	r1, [pc, #312]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006e44:	4313      	orrs	r3, r2
 8006e46:	604b      	str	r3, [r1, #4]
 8006e48:	e018      	b.n	8006e7c <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006e4a:	4b4c      	ldr	r3, [pc, #304]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4a4b      	ldr	r2, [pc, #300]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006e50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e56:	f7fd fc63 	bl	8004720 <HAL_GetTick>
 8006e5a:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006e5c:	e008      	b.n	8006e70 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e5e:	f7fd fc5f 	bl	8004720 <HAL_GetTick>
 8006e62:	4602      	mov	r2, r0
 8006e64:	69bb      	ldr	r3, [r7, #24]
 8006e66:	1ad3      	subs	r3, r2, r3
 8006e68:	2b02      	cmp	r3, #2
 8006e6a:	d901      	bls.n	8006e70 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8006e6c:	2303      	movs	r3, #3
 8006e6e:	e2a3      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006e70:	4b42      	ldr	r3, [pc, #264]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d1f0      	bne.n	8006e5e <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f003 0308 	and.w	r3, r3, #8
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	f000 8082 	beq.w	8006f8e <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	695b      	ldr	r3, [r3, #20]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d05f      	beq.n	8006f52 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8006e92:	4b3a      	ldr	r3, [pc, #232]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006e94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e98:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	699a      	ldr	r2, [r3, #24]
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	f003 0310 	and.w	r3, r3, #16
 8006ea4:	429a      	cmp	r2, r3
 8006ea6:	d037      	beq.n	8006f18 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006ea8:	693b      	ldr	r3, [r7, #16]
 8006eaa:	f003 0302 	and.w	r3, r3, #2
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d006      	beq.n	8006ec0 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d101      	bne.n	8006ec0 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	e27b      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	f003 0301 	and.w	r3, r3, #1
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d01b      	beq.n	8006f02 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8006eca:	4b2c      	ldr	r3, [pc, #176]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006ecc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ed0:	4a2a      	ldr	r2, [pc, #168]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006ed2:	f023 0301 	bic.w	r3, r3, #1
 8006ed6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006eda:	f7fd fc21 	bl	8004720 <HAL_GetTick>
 8006ede:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006ee0:	e008      	b.n	8006ef4 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ee2:	f7fd fc1d 	bl	8004720 <HAL_GetTick>
 8006ee6:	4602      	mov	r2, r0
 8006ee8:	69bb      	ldr	r3, [r7, #24]
 8006eea:	1ad3      	subs	r3, r2, r3
 8006eec:	2b11      	cmp	r3, #17
 8006eee:	d901      	bls.n	8006ef4 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8006ef0:	2303      	movs	r3, #3
 8006ef2:	e261      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006ef4:	4b21      	ldr	r3, [pc, #132]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006ef6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006efa:	f003 0302 	and.w	r3, r3, #2
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d1ef      	bne.n	8006ee2 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8006f02:	4b1e      	ldr	r3, [pc, #120]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006f04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f08:	f023 0210 	bic.w	r2, r3, #16
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	699b      	ldr	r3, [r3, #24]
 8006f10:	491a      	ldr	r1, [pc, #104]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006f12:	4313      	orrs	r3, r2
 8006f14:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f18:	4b18      	ldr	r3, [pc, #96]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006f1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f1e:	4a17      	ldr	r2, [pc, #92]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006f20:	f043 0301 	orr.w	r3, r3, #1
 8006f24:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f28:	f7fd fbfa 	bl	8004720 <HAL_GetTick>
 8006f2c:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006f2e:	e008      	b.n	8006f42 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f30:	f7fd fbf6 	bl	8004720 <HAL_GetTick>
 8006f34:	4602      	mov	r2, r0
 8006f36:	69bb      	ldr	r3, [r7, #24]
 8006f38:	1ad3      	subs	r3, r2, r3
 8006f3a:	2b11      	cmp	r3, #17
 8006f3c:	d901      	bls.n	8006f42 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8006f3e:	2303      	movs	r3, #3
 8006f40:	e23a      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006f42:	4b0e      	ldr	r3, [pc, #56]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006f44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f48:	f003 0302 	and.w	r3, r3, #2
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d0ef      	beq.n	8006f30 <HAL_RCC_OscConfig+0x478>
 8006f50:	e01d      	b.n	8006f8e <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f52:	4b0a      	ldr	r3, [pc, #40]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006f54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f58:	4a08      	ldr	r2, [pc, #32]	; (8006f7c <HAL_RCC_OscConfig+0x4c4>)
 8006f5a:	f023 0301 	bic.w	r3, r3, #1
 8006f5e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f62:	f7fd fbdd 	bl	8004720 <HAL_GetTick>
 8006f66:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006f68:	e00a      	b.n	8006f80 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f6a:	f7fd fbd9 	bl	8004720 <HAL_GetTick>
 8006f6e:	4602      	mov	r2, r0
 8006f70:	69bb      	ldr	r3, [r7, #24]
 8006f72:	1ad3      	subs	r3, r2, r3
 8006f74:	2b11      	cmp	r3, #17
 8006f76:	d903      	bls.n	8006f80 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8006f78:	2303      	movs	r3, #3
 8006f7a:	e21d      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
 8006f7c:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006f80:	4b83      	ldr	r3, [pc, #524]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 8006f82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f86:	f003 0302 	and.w	r3, r3, #2
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d1ed      	bne.n	8006f6a <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f003 0304 	and.w	r3, r3, #4
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	f000 80bd 	beq.w	8007116 <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006fa2:	4b7b      	ldr	r3, [pc, #492]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 8006fa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d10e      	bne.n	8006fcc <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006fae:	4b78      	ldr	r3, [pc, #480]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 8006fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fb2:	4a77      	ldr	r2, [pc, #476]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 8006fb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fb8:	6593      	str	r3, [r2, #88]	; 0x58
 8006fba:	4b75      	ldr	r3, [pc, #468]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 8006fbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fc2:	60fb      	str	r3, [r7, #12]
 8006fc4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006fcc:	4b71      	ldr	r3, [pc, #452]	; (8007194 <HAL_RCC_OscConfig+0x6dc>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d118      	bne.n	800700a <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006fd8:	4b6e      	ldr	r3, [pc, #440]	; (8007194 <HAL_RCC_OscConfig+0x6dc>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a6d      	ldr	r2, [pc, #436]	; (8007194 <HAL_RCC_OscConfig+0x6dc>)
 8006fde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006fe2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006fe4:	f7fd fb9c 	bl	8004720 <HAL_GetTick>
 8006fe8:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006fea:	e008      	b.n	8006ffe <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006fec:	f7fd fb98 	bl	8004720 <HAL_GetTick>
 8006ff0:	4602      	mov	r2, r0
 8006ff2:	69bb      	ldr	r3, [r7, #24]
 8006ff4:	1ad3      	subs	r3, r2, r3
 8006ff6:	2b02      	cmp	r3, #2
 8006ff8:	d901      	bls.n	8006ffe <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8006ffa:	2303      	movs	r3, #3
 8006ffc:	e1dc      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ffe:	4b65      	ldr	r3, [pc, #404]	; (8007194 <HAL_RCC_OscConfig+0x6dc>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007006:	2b00      	cmp	r3, #0
 8007008:	d0f0      	beq.n	8006fec <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	689b      	ldr	r3, [r3, #8]
 800700e:	f003 0301 	and.w	r3, r3, #1
 8007012:	2b00      	cmp	r3, #0
 8007014:	d02c      	beq.n	8007070 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8007016:	4b5e      	ldr	r3, [pc, #376]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 8007018:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800701c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	689b      	ldr	r3, [r3, #8]
 8007024:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007028:	4959      	ldr	r1, [pc, #356]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 800702a:	4313      	orrs	r3, r2
 800702c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	f003 0304 	and.w	r3, r3, #4
 8007038:	2b00      	cmp	r3, #0
 800703a:	d010      	beq.n	800705e <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800703c:	4b54      	ldr	r3, [pc, #336]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 800703e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007042:	4a53      	ldr	r2, [pc, #332]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 8007044:	f043 0304 	orr.w	r3, r3, #4
 8007048:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800704c:	4b50      	ldr	r3, [pc, #320]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 800704e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007052:	4a4f      	ldr	r2, [pc, #316]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 8007054:	f043 0301 	orr.w	r3, r3, #1
 8007058:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800705c:	e018      	b.n	8007090 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800705e:	4b4c      	ldr	r3, [pc, #304]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 8007060:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007064:	4a4a      	ldr	r2, [pc, #296]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 8007066:	f043 0301 	orr.w	r3, r3, #1
 800706a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800706e:	e00f      	b.n	8007090 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007070:	4b47      	ldr	r3, [pc, #284]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 8007072:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007076:	4a46      	ldr	r2, [pc, #280]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 8007078:	f023 0301 	bic.w	r3, r3, #1
 800707c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007080:	4b43      	ldr	r3, [pc, #268]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 8007082:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007086:	4a42      	ldr	r2, [pc, #264]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 8007088:	f023 0304 	bic.w	r3, r3, #4
 800708c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d016      	beq.n	80070c6 <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007098:	f7fd fb42 	bl	8004720 <HAL_GetTick>
 800709c:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800709e:	e00a      	b.n	80070b6 <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070a0:	f7fd fb3e 	bl	8004720 <HAL_GetTick>
 80070a4:	4602      	mov	r2, r0
 80070a6:	69bb      	ldr	r3, [r7, #24]
 80070a8:	1ad3      	subs	r3, r2, r3
 80070aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d901      	bls.n	80070b6 <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 80070b2:	2303      	movs	r3, #3
 80070b4:	e180      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80070b6:	4b36      	ldr	r3, [pc, #216]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 80070b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070bc:	f003 0302 	and.w	r3, r3, #2
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d0ed      	beq.n	80070a0 <HAL_RCC_OscConfig+0x5e8>
 80070c4:	e01d      	b.n	8007102 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070c6:	f7fd fb2b 	bl	8004720 <HAL_GetTick>
 80070ca:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80070cc:	e00a      	b.n	80070e4 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070ce:	f7fd fb27 	bl	8004720 <HAL_GetTick>
 80070d2:	4602      	mov	r2, r0
 80070d4:	69bb      	ldr	r3, [r7, #24]
 80070d6:	1ad3      	subs	r3, r2, r3
 80070d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80070dc:	4293      	cmp	r3, r2
 80070de:	d901      	bls.n	80070e4 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 80070e0:	2303      	movs	r3, #3
 80070e2:	e169      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80070e4:	4b2a      	ldr	r3, [pc, #168]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 80070e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070ea:	f003 0302 	and.w	r3, r3, #2
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d1ed      	bne.n	80070ce <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 80070f2:	4b27      	ldr	r3, [pc, #156]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 80070f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070f8:	4a25      	ldr	r2, [pc, #148]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 80070fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80070fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007102:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007106:	2b01      	cmp	r3, #1
 8007108:	d105      	bne.n	8007116 <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800710a:	4b21      	ldr	r3, [pc, #132]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 800710c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800710e:	4a20      	ldr	r2, [pc, #128]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 8007110:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007114:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f003 0320 	and.w	r3, r3, #32
 800711e:	2b00      	cmp	r3, #0
 8007120:	d041      	beq.n	80071a6 <HAL_RCC_OscConfig+0x6ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007126:	2b00      	cmp	r3, #0
 8007128:	d01c      	beq.n	8007164 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800712a:	4b19      	ldr	r3, [pc, #100]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 800712c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007130:	4a17      	ldr	r2, [pc, #92]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 8007132:	f043 0301 	orr.w	r3, r3, #1
 8007136:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800713a:	f7fd faf1 	bl	8004720 <HAL_GetTick>
 800713e:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007140:	e008      	b.n	8007154 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007142:	f7fd faed 	bl	8004720 <HAL_GetTick>
 8007146:	4602      	mov	r2, r0
 8007148:	69bb      	ldr	r3, [r7, #24]
 800714a:	1ad3      	subs	r3, r2, r3
 800714c:	2b02      	cmp	r3, #2
 800714e:	d901      	bls.n	8007154 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8007150:	2303      	movs	r3, #3
 8007152:	e131      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007154:	4b0e      	ldr	r3, [pc, #56]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 8007156:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800715a:	f003 0302 	and.w	r3, r3, #2
 800715e:	2b00      	cmp	r3, #0
 8007160:	d0ef      	beq.n	8007142 <HAL_RCC_OscConfig+0x68a>
 8007162:	e020      	b.n	80071a6 <HAL_RCC_OscConfig+0x6ee>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007164:	4b0a      	ldr	r3, [pc, #40]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 8007166:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800716a:	4a09      	ldr	r2, [pc, #36]	; (8007190 <HAL_RCC_OscConfig+0x6d8>)
 800716c:	f023 0301 	bic.w	r3, r3, #1
 8007170:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007174:	f7fd fad4 	bl	8004720 <HAL_GetTick>
 8007178:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800717a:	e00d      	b.n	8007198 <HAL_RCC_OscConfig+0x6e0>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800717c:	f7fd fad0 	bl	8004720 <HAL_GetTick>
 8007180:	4602      	mov	r2, r0
 8007182:	69bb      	ldr	r3, [r7, #24]
 8007184:	1ad3      	subs	r3, r2, r3
 8007186:	2b02      	cmp	r3, #2
 8007188:	d906      	bls.n	8007198 <HAL_RCC_OscConfig+0x6e0>
        {
          return HAL_TIMEOUT;
 800718a:	2303      	movs	r3, #3
 800718c:	e114      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
 800718e:	bf00      	nop
 8007190:	40021000 	.word	0x40021000
 8007194:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007198:	4b89      	ldr	r3, [pc, #548]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 800719a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800719e:	f003 0302 	and.w	r3, r3, #2
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d1ea      	bne.n	800717c <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	f000 8103 	beq.w	80073b6 <HAL_RCC_OscConfig+0x8fe>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071b4:	2b02      	cmp	r3, #2
 80071b6:	f040 80cb 	bne.w	8007350 <HAL_RCC_OscConfig+0x898>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80071ba:	4b81      	ldr	r3, [pc, #516]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 80071bc:	68db      	ldr	r3, [r3, #12]
 80071be:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80071c0:	69fb      	ldr	r3, [r7, #28]
 80071c2:	f003 0203 	and.w	r2, r3, #3
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d12c      	bne.n	8007228 <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80071ce:	69fb      	ldr	r3, [r7, #28]
 80071d0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071d8:	3b01      	subs	r3, #1
 80071da:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80071dc:	429a      	cmp	r2, r3
 80071de:	d123      	bne.n	8007228 <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80071e0:	69fb      	ldr	r3, [r7, #28]
 80071e2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ea:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80071ec:	429a      	cmp	r2, r3
 80071ee:	d11b      	bne.n	8007228 <HAL_RCC_OscConfig+0x770>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80071f0:	69fb      	ldr	r3, [r7, #28]
 80071f2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071fa:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80071fc:	429a      	cmp	r2, r3
 80071fe:	d113      	bne.n	8007228 <HAL_RCC_OscConfig+0x770>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007200:	69fb      	ldr	r3, [r7, #28]
 8007202:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800720a:	085b      	lsrs	r3, r3, #1
 800720c:	3b01      	subs	r3, #1
 800720e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007210:	429a      	cmp	r2, r3
 8007212:	d109      	bne.n	8007228 <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007214:	69fb      	ldr	r3, [r7, #28]
 8007216:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800721e:	085b      	lsrs	r3, r3, #1
 8007220:	3b01      	subs	r3, #1
 8007222:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007224:	429a      	cmp	r2, r3
 8007226:	d06d      	beq.n	8007304 <HAL_RCC_OscConfig+0x84c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007228:	6a3b      	ldr	r3, [r7, #32]
 800722a:	2b0c      	cmp	r3, #12
 800722c:	d068      	beq.n	8007300 <HAL_RCC_OscConfig+0x848>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800722e:	4b64      	ldr	r3, [pc, #400]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007236:	2b00      	cmp	r3, #0
 8007238:	d105      	bne.n	8007246 <HAL_RCC_OscConfig+0x78e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800723a:	4b61      	ldr	r3, [pc, #388]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007242:	2b00      	cmp	r3, #0
 8007244:	d001      	beq.n	800724a <HAL_RCC_OscConfig+0x792>
#endif
            )
          {
            return HAL_ERROR;
 8007246:	2301      	movs	r3, #1
 8007248:	e0b6      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800724a:	4b5d      	ldr	r3, [pc, #372]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a5c      	ldr	r2, [pc, #368]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 8007250:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007254:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007256:	f7fd fa63 	bl	8004720 <HAL_GetTick>
 800725a:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800725c:	e008      	b.n	8007270 <HAL_RCC_OscConfig+0x7b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800725e:	f7fd fa5f 	bl	8004720 <HAL_GetTick>
 8007262:	4602      	mov	r2, r0
 8007264:	69bb      	ldr	r3, [r7, #24]
 8007266:	1ad3      	subs	r3, r2, r3
 8007268:	2b02      	cmp	r3, #2
 800726a:	d901      	bls.n	8007270 <HAL_RCC_OscConfig+0x7b8>
              {
                return HAL_TIMEOUT;
 800726c:	2303      	movs	r3, #3
 800726e:	e0a3      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007270:	4b53      	ldr	r3, [pc, #332]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007278:	2b00      	cmp	r3, #0
 800727a:	d1f0      	bne.n	800725e <HAL_RCC_OscConfig+0x7a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800727c:	4b50      	ldr	r3, [pc, #320]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 800727e:	68da      	ldr	r2, [r3, #12]
 8007280:	4b50      	ldr	r3, [pc, #320]	; (80073c4 <HAL_RCC_OscConfig+0x90c>)
 8007282:	4013      	ands	r3, r2
 8007284:	687a      	ldr	r2, [r7, #4]
 8007286:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8007288:	687a      	ldr	r2, [r7, #4]
 800728a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800728c:	3a01      	subs	r2, #1
 800728e:	0112      	lsls	r2, r2, #4
 8007290:	4311      	orrs	r1, r2
 8007292:	687a      	ldr	r2, [r7, #4]
 8007294:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007296:	0212      	lsls	r2, r2, #8
 8007298:	4311      	orrs	r1, r2
 800729a:	687a      	ldr	r2, [r7, #4]
 800729c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800729e:	0852      	lsrs	r2, r2, #1
 80072a0:	3a01      	subs	r2, #1
 80072a2:	0552      	lsls	r2, r2, #21
 80072a4:	4311      	orrs	r1, r2
 80072a6:	687a      	ldr	r2, [r7, #4]
 80072a8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80072aa:	0852      	lsrs	r2, r2, #1
 80072ac:	3a01      	subs	r2, #1
 80072ae:	0652      	lsls	r2, r2, #25
 80072b0:	4311      	orrs	r1, r2
 80072b2:	687a      	ldr	r2, [r7, #4]
 80072b4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80072b6:	06d2      	lsls	r2, r2, #27
 80072b8:	430a      	orrs	r2, r1
 80072ba:	4941      	ldr	r1, [pc, #260]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 80072bc:	4313      	orrs	r3, r2
 80072be:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80072c0:	4b3f      	ldr	r3, [pc, #252]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4a3e      	ldr	r2, [pc, #248]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 80072c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80072ca:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80072cc:	4b3c      	ldr	r3, [pc, #240]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 80072ce:	68db      	ldr	r3, [r3, #12]
 80072d0:	4a3b      	ldr	r2, [pc, #236]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 80072d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80072d6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80072d8:	f7fd fa22 	bl	8004720 <HAL_GetTick>
 80072dc:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80072de:	e008      	b.n	80072f2 <HAL_RCC_OscConfig+0x83a>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072e0:	f7fd fa1e 	bl	8004720 <HAL_GetTick>
 80072e4:	4602      	mov	r2, r0
 80072e6:	69bb      	ldr	r3, [r7, #24]
 80072e8:	1ad3      	subs	r3, r2, r3
 80072ea:	2b02      	cmp	r3, #2
 80072ec:	d901      	bls.n	80072f2 <HAL_RCC_OscConfig+0x83a>
              {
                return HAL_TIMEOUT;
 80072ee:	2303      	movs	r3, #3
 80072f0:	e062      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80072f2:	4b33      	ldr	r3, [pc, #204]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d0f0      	beq.n	80072e0 <HAL_RCC_OscConfig+0x828>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80072fe:	e05a      	b.n	80073b6 <HAL_RCC_OscConfig+0x8fe>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8007300:	2301      	movs	r3, #1
 8007302:	e059      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007304:	4b2e      	ldr	r3, [pc, #184]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800730c:	2b00      	cmp	r3, #0
 800730e:	d152      	bne.n	80073b6 <HAL_RCC_OscConfig+0x8fe>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8007310:	4b2b      	ldr	r3, [pc, #172]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a2a      	ldr	r2, [pc, #168]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 8007316:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800731a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800731c:	4b28      	ldr	r3, [pc, #160]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 800731e:	68db      	ldr	r3, [r3, #12]
 8007320:	4a27      	ldr	r2, [pc, #156]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 8007322:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007326:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007328:	f7fd f9fa 	bl	8004720 <HAL_GetTick>
 800732c:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800732e:	e008      	b.n	8007342 <HAL_RCC_OscConfig+0x88a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007330:	f7fd f9f6 	bl	8004720 <HAL_GetTick>
 8007334:	4602      	mov	r2, r0
 8007336:	69bb      	ldr	r3, [r7, #24]
 8007338:	1ad3      	subs	r3, r2, r3
 800733a:	2b02      	cmp	r3, #2
 800733c:	d901      	bls.n	8007342 <HAL_RCC_OscConfig+0x88a>
            {
              return HAL_TIMEOUT;
 800733e:	2303      	movs	r3, #3
 8007340:	e03a      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007342:	4b1f      	ldr	r3, [pc, #124]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800734a:	2b00      	cmp	r3, #0
 800734c:	d0f0      	beq.n	8007330 <HAL_RCC_OscConfig+0x878>
 800734e:	e032      	b.n	80073b6 <HAL_RCC_OscConfig+0x8fe>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007350:	6a3b      	ldr	r3, [r7, #32]
 8007352:	2b0c      	cmp	r3, #12
 8007354:	d02d      	beq.n	80073b2 <HAL_RCC_OscConfig+0x8fa>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007356:	4b1a      	ldr	r3, [pc, #104]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a19      	ldr	r2, [pc, #100]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 800735c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007360:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8007362:	4b17      	ldr	r3, [pc, #92]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800736a:	2b00      	cmp	r3, #0
 800736c:	d105      	bne.n	800737a <HAL_RCC_OscConfig+0x8c2>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800736e:	4b14      	ldr	r3, [pc, #80]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 8007370:	68db      	ldr	r3, [r3, #12]
 8007372:	4a13      	ldr	r2, [pc, #76]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 8007374:	f023 0303 	bic.w	r3, r3, #3
 8007378:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800737a:	4b11      	ldr	r3, [pc, #68]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 800737c:	68db      	ldr	r3, [r3, #12]
 800737e:	4a10      	ldr	r2, [pc, #64]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 8007380:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8007384:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007388:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800738a:	f7fd f9c9 	bl	8004720 <HAL_GetTick>
 800738e:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007390:	e008      	b.n	80073a4 <HAL_RCC_OscConfig+0x8ec>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007392:	f7fd f9c5 	bl	8004720 <HAL_GetTick>
 8007396:	4602      	mov	r2, r0
 8007398:	69bb      	ldr	r3, [r7, #24]
 800739a:	1ad3      	subs	r3, r2, r3
 800739c:	2b02      	cmp	r3, #2
 800739e:	d901      	bls.n	80073a4 <HAL_RCC_OscConfig+0x8ec>
          {
            return HAL_TIMEOUT;
 80073a0:	2303      	movs	r3, #3
 80073a2:	e009      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80073a4:	4b06      	ldr	r3, [pc, #24]	; (80073c0 <HAL_RCC_OscConfig+0x908>)
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d1f0      	bne.n	8007392 <HAL_RCC_OscConfig+0x8da>
 80073b0:	e001      	b.n	80073b6 <HAL_RCC_OscConfig+0x8fe>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80073b2:	2301      	movs	r3, #1
 80073b4:	e000      	b.n	80073b8 <HAL_RCC_OscConfig+0x900>
      }
    }
  }
  return HAL_OK;
 80073b6:	2300      	movs	r3, #0
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	3728      	adds	r7, #40	; 0x28
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}
 80073c0:	40021000 	.word	0x40021000
 80073c4:	019d800c 	.word	0x019d800c

080073c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b086      	sub	sp, #24
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80073d2:	2300      	movs	r3, #0
 80073d4:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d101      	bne.n	80073e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80073dc:	2301      	movs	r3, #1
 80073de:	e10f      	b.n	8007600 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80073e0:	4b89      	ldr	r3, [pc, #548]	; (8007608 <HAL_RCC_ClockConfig+0x240>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f003 030f 	and.w	r3, r3, #15
 80073e8:	683a      	ldr	r2, [r7, #0]
 80073ea:	429a      	cmp	r2, r3
 80073ec:	d910      	bls.n	8007410 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073ee:	4b86      	ldr	r3, [pc, #536]	; (8007608 <HAL_RCC_ClockConfig+0x240>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f023 020f 	bic.w	r2, r3, #15
 80073f6:	4984      	ldr	r1, [pc, #528]	; (8007608 <HAL_RCC_ClockConfig+0x240>)
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	4313      	orrs	r3, r2
 80073fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80073fe:	4b82      	ldr	r3, [pc, #520]	; (8007608 <HAL_RCC_ClockConfig+0x240>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f003 030f 	and.w	r3, r3, #15
 8007406:	683a      	ldr	r2, [r7, #0]
 8007408:	429a      	cmp	r2, r3
 800740a:	d001      	beq.n	8007410 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800740c:	2301      	movs	r3, #1
 800740e:	e0f7      	b.n	8007600 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f003 0301 	and.w	r3, r3, #1
 8007418:	2b00      	cmp	r3, #0
 800741a:	f000 8089 	beq.w	8007530 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	2b03      	cmp	r3, #3
 8007424:	d133      	bne.n	800748e <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007426:	4b79      	ldr	r3, [pc, #484]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800742e:	2b00      	cmp	r3, #0
 8007430:	d101      	bne.n	8007436 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8007432:	2301      	movs	r3, #1
 8007434:	e0e4      	b.n	8007600 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8007436:	f000 f9d9 	bl	80077ec <RCC_GetSysClockFreqFromPLLSource>
 800743a:	4603      	mov	r3, r0
 800743c:	4a74      	ldr	r2, [pc, #464]	; (8007610 <HAL_RCC_ClockConfig+0x248>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d955      	bls.n	80074ee <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8007442:	4b72      	ldr	r3, [pc, #456]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 8007444:	689b      	ldr	r3, [r3, #8]
 8007446:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800744a:	2b00      	cmp	r3, #0
 800744c:	d10a      	bne.n	8007464 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800744e:	4b6f      	ldr	r3, [pc, #444]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007456:	4a6d      	ldr	r2, [pc, #436]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 8007458:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800745c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800745e:	2380      	movs	r3, #128	; 0x80
 8007460:	617b      	str	r3, [r7, #20]
 8007462:	e044      	b.n	80074ee <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f003 0302 	and.w	r3, r3, #2
 800746c:	2b00      	cmp	r3, #0
 800746e:	d03e      	beq.n	80074ee <HAL_RCC_ClockConfig+0x126>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	689b      	ldr	r3, [r3, #8]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d13a      	bne.n	80074ee <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007478:	4b64      	ldr	r3, [pc, #400]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 800747a:	689b      	ldr	r3, [r3, #8]
 800747c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007480:	4a62      	ldr	r2, [pc, #392]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 8007482:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007486:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007488:	2380      	movs	r3, #128	; 0x80
 800748a:	617b      	str	r3, [r7, #20]
 800748c:	e02f      	b.n	80074ee <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	2b02      	cmp	r3, #2
 8007494:	d107      	bne.n	80074a6 <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007496:	4b5d      	ldr	r3, [pc, #372]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d115      	bne.n	80074ce <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80074a2:	2301      	movs	r3, #1
 80074a4:	e0ac      	b.n	8007600 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d107      	bne.n	80074be <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80074ae:	4b57      	ldr	r3, [pc, #348]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f003 0302 	and.w	r3, r3, #2
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d109      	bne.n	80074ce <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	e0a0      	b.n	8007600 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80074be:	4b53      	ldr	r3, [pc, #332]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d101      	bne.n	80074ce <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80074ca:	2301      	movs	r3, #1
 80074cc:	e098      	b.n	8007600 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80074ce:	f000 f8a7 	bl	8007620 <HAL_RCC_GetSysClockFreq>
 80074d2:	4603      	mov	r3, r0
 80074d4:	4a4e      	ldr	r2, [pc, #312]	; (8007610 <HAL_RCC_ClockConfig+0x248>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d909      	bls.n	80074ee <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80074da:	4b4c      	ldr	r3, [pc, #304]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 80074dc:	689b      	ldr	r3, [r3, #8]
 80074de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80074e2:	4a4a      	ldr	r2, [pc, #296]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 80074e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074e8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80074ea:	2380      	movs	r3, #128	; 0x80
 80074ec:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80074ee:	4b47      	ldr	r3, [pc, #284]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 80074f0:	689b      	ldr	r3, [r3, #8]
 80074f2:	f023 0203 	bic.w	r2, r3, #3
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	4944      	ldr	r1, [pc, #272]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 80074fc:	4313      	orrs	r3, r2
 80074fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007500:	f7fd f90e 	bl	8004720 <HAL_GetTick>
 8007504:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007506:	e00a      	b.n	800751e <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007508:	f7fd f90a 	bl	8004720 <HAL_GetTick>
 800750c:	4602      	mov	r2, r0
 800750e:	693b      	ldr	r3, [r7, #16]
 8007510:	1ad3      	subs	r3, r2, r3
 8007512:	f241 3288 	movw	r2, #5000	; 0x1388
 8007516:	4293      	cmp	r3, r2
 8007518:	d901      	bls.n	800751e <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 800751a:	2303      	movs	r3, #3
 800751c:	e070      	b.n	8007600 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800751e:	4b3b      	ldr	r3, [pc, #236]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 8007520:	689b      	ldr	r3, [r3, #8]
 8007522:	f003 020c 	and.w	r2, r3, #12
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	685b      	ldr	r3, [r3, #4]
 800752a:	009b      	lsls	r3, r3, #2
 800752c:	429a      	cmp	r2, r3
 800752e:	d1eb      	bne.n	8007508 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f003 0302 	and.w	r3, r3, #2
 8007538:	2b00      	cmp	r3, #0
 800753a:	d009      	beq.n	8007550 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800753c:	4b33      	ldr	r3, [pc, #204]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 800753e:	689b      	ldr	r3, [r3, #8]
 8007540:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	689b      	ldr	r3, [r3, #8]
 8007548:	4930      	ldr	r1, [pc, #192]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 800754a:	4313      	orrs	r3, r2
 800754c:	608b      	str	r3, [r1, #8]
 800754e:	e008      	b.n	8007562 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	2b80      	cmp	r3, #128	; 0x80
 8007554:	d105      	bne.n	8007562 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007556:	4b2d      	ldr	r3, [pc, #180]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	4a2c      	ldr	r2, [pc, #176]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 800755c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007560:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007562:	4b29      	ldr	r3, [pc, #164]	; (8007608 <HAL_RCC_ClockConfig+0x240>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f003 030f 	and.w	r3, r3, #15
 800756a:	683a      	ldr	r2, [r7, #0]
 800756c:	429a      	cmp	r2, r3
 800756e:	d210      	bcs.n	8007592 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007570:	4b25      	ldr	r3, [pc, #148]	; (8007608 <HAL_RCC_ClockConfig+0x240>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f023 020f 	bic.w	r2, r3, #15
 8007578:	4923      	ldr	r1, [pc, #140]	; (8007608 <HAL_RCC_ClockConfig+0x240>)
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	4313      	orrs	r3, r2
 800757e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007580:	4b21      	ldr	r3, [pc, #132]	; (8007608 <HAL_RCC_ClockConfig+0x240>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f003 030f 	and.w	r3, r3, #15
 8007588:	683a      	ldr	r2, [r7, #0]
 800758a:	429a      	cmp	r2, r3
 800758c:	d001      	beq.n	8007592 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 800758e:	2301      	movs	r3, #1
 8007590:	e036      	b.n	8007600 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f003 0304 	and.w	r3, r3, #4
 800759a:	2b00      	cmp	r3, #0
 800759c:	d008      	beq.n	80075b0 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800759e:	4b1b      	ldr	r3, [pc, #108]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 80075a0:	689b      	ldr	r3, [r3, #8]
 80075a2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	68db      	ldr	r3, [r3, #12]
 80075aa:	4918      	ldr	r1, [pc, #96]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 80075ac:	4313      	orrs	r3, r2
 80075ae:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f003 0308 	and.w	r3, r3, #8
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d009      	beq.n	80075d0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80075bc:	4b13      	ldr	r3, [pc, #76]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 80075be:	689b      	ldr	r3, [r3, #8]
 80075c0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	691b      	ldr	r3, [r3, #16]
 80075c8:	00db      	lsls	r3, r3, #3
 80075ca:	4910      	ldr	r1, [pc, #64]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 80075cc:	4313      	orrs	r3, r2
 80075ce:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80075d0:	f000 f826 	bl	8007620 <HAL_RCC_GetSysClockFreq>
 80075d4:	4602      	mov	r2, r0
 80075d6:	4b0d      	ldr	r3, [pc, #52]	; (800760c <HAL_RCC_ClockConfig+0x244>)
 80075d8:	689b      	ldr	r3, [r3, #8]
 80075da:	091b      	lsrs	r3, r3, #4
 80075dc:	f003 030f 	and.w	r3, r3, #15
 80075e0:	490c      	ldr	r1, [pc, #48]	; (8007614 <HAL_RCC_ClockConfig+0x24c>)
 80075e2:	5ccb      	ldrb	r3, [r1, r3]
 80075e4:	f003 031f 	and.w	r3, r3, #31
 80075e8:	fa22 f303 	lsr.w	r3, r2, r3
 80075ec:	4a0a      	ldr	r2, [pc, #40]	; (8007618 <HAL_RCC_ClockConfig+0x250>)
 80075ee:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80075f0:	4b0a      	ldr	r3, [pc, #40]	; (800761c <HAL_RCC_ClockConfig+0x254>)
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4618      	mov	r0, r3
 80075f6:	f7fd f843 	bl	8004680 <HAL_InitTick>
 80075fa:	4603      	mov	r3, r0
 80075fc:	73fb      	strb	r3, [r7, #15]

  return status;
 80075fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007600:	4618      	mov	r0, r3
 8007602:	3718      	adds	r7, #24
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}
 8007608:	40022000 	.word	0x40022000
 800760c:	40021000 	.word	0x40021000
 8007610:	04c4b400 	.word	0x04c4b400
 8007614:	080098e0 	.word	0x080098e0
 8007618:	20000210 	.word	0x20000210
 800761c:	20000214 	.word	0x20000214

08007620 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007620:	b480      	push	{r7}
 8007622:	b089      	sub	sp, #36	; 0x24
 8007624:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007626:	2300      	movs	r3, #0
 8007628:	61fb      	str	r3, [r7, #28]
 800762a:	2300      	movs	r3, #0
 800762c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800762e:	4b3e      	ldr	r3, [pc, #248]	; (8007728 <HAL_RCC_GetSysClockFreq+0x108>)
 8007630:	689b      	ldr	r3, [r3, #8]
 8007632:	f003 030c 	and.w	r3, r3, #12
 8007636:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007638:	4b3b      	ldr	r3, [pc, #236]	; (8007728 <HAL_RCC_GetSysClockFreq+0x108>)
 800763a:	68db      	ldr	r3, [r3, #12]
 800763c:	f003 0303 	and.w	r3, r3, #3
 8007640:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007642:	693b      	ldr	r3, [r7, #16]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d005      	beq.n	8007654 <HAL_RCC_GetSysClockFreq+0x34>
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	2b0c      	cmp	r3, #12
 800764c:	d121      	bne.n	8007692 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2b01      	cmp	r3, #1
 8007652:	d11e      	bne.n	8007692 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007654:	4b34      	ldr	r3, [pc, #208]	; (8007728 <HAL_RCC_GetSysClockFreq+0x108>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f003 0308 	and.w	r3, r3, #8
 800765c:	2b00      	cmp	r3, #0
 800765e:	d107      	bne.n	8007670 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007660:	4b31      	ldr	r3, [pc, #196]	; (8007728 <HAL_RCC_GetSysClockFreq+0x108>)
 8007662:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007666:	0a1b      	lsrs	r3, r3, #8
 8007668:	f003 030f 	and.w	r3, r3, #15
 800766c:	61fb      	str	r3, [r7, #28]
 800766e:	e005      	b.n	800767c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007670:	4b2d      	ldr	r3, [pc, #180]	; (8007728 <HAL_RCC_GetSysClockFreq+0x108>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	091b      	lsrs	r3, r3, #4
 8007676:	f003 030f 	and.w	r3, r3, #15
 800767a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800767c:	4a2b      	ldr	r2, [pc, #172]	; (800772c <HAL_RCC_GetSysClockFreq+0x10c>)
 800767e:	69fb      	ldr	r3, [r7, #28]
 8007680:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007684:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d10d      	bne.n	80076a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800768c:	69fb      	ldr	r3, [r7, #28]
 800768e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007690:	e00a      	b.n	80076a8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007692:	693b      	ldr	r3, [r7, #16]
 8007694:	2b04      	cmp	r3, #4
 8007696:	d102      	bne.n	800769e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007698:	4b25      	ldr	r3, [pc, #148]	; (8007730 <HAL_RCC_GetSysClockFreq+0x110>)
 800769a:	61bb      	str	r3, [r7, #24]
 800769c:	e004      	b.n	80076a8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	2b08      	cmp	r3, #8
 80076a2:	d101      	bne.n	80076a8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80076a4:	4b23      	ldr	r3, [pc, #140]	; (8007734 <HAL_RCC_GetSysClockFreq+0x114>)
 80076a6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	2b0c      	cmp	r3, #12
 80076ac:	d134      	bne.n	8007718 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80076ae:	4b1e      	ldr	r3, [pc, #120]	; (8007728 <HAL_RCC_GetSysClockFreq+0x108>)
 80076b0:	68db      	ldr	r3, [r3, #12]
 80076b2:	f003 0303 	and.w	r3, r3, #3
 80076b6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	2b02      	cmp	r3, #2
 80076bc:	d003      	beq.n	80076c6 <HAL_RCC_GetSysClockFreq+0xa6>
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	2b03      	cmp	r3, #3
 80076c2:	d003      	beq.n	80076cc <HAL_RCC_GetSysClockFreq+0xac>
 80076c4:	e005      	b.n	80076d2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80076c6:	4b1a      	ldr	r3, [pc, #104]	; (8007730 <HAL_RCC_GetSysClockFreq+0x110>)
 80076c8:	617b      	str	r3, [r7, #20]
      break;
 80076ca:	e005      	b.n	80076d8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80076cc:	4b19      	ldr	r3, [pc, #100]	; (8007734 <HAL_RCC_GetSysClockFreq+0x114>)
 80076ce:	617b      	str	r3, [r7, #20]
      break;
 80076d0:	e002      	b.n	80076d8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80076d2:	69fb      	ldr	r3, [r7, #28]
 80076d4:	617b      	str	r3, [r7, #20]
      break;
 80076d6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80076d8:	4b13      	ldr	r3, [pc, #76]	; (8007728 <HAL_RCC_GetSysClockFreq+0x108>)
 80076da:	68db      	ldr	r3, [r3, #12]
 80076dc:	091b      	lsrs	r3, r3, #4
 80076de:	f003 030f 	and.w	r3, r3, #15
 80076e2:	3301      	adds	r3, #1
 80076e4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80076e6:	4b10      	ldr	r3, [pc, #64]	; (8007728 <HAL_RCC_GetSysClockFreq+0x108>)
 80076e8:	68db      	ldr	r3, [r3, #12]
 80076ea:	0a1b      	lsrs	r3, r3, #8
 80076ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80076f0:	697a      	ldr	r2, [r7, #20]
 80076f2:	fb03 f202 	mul.w	r2, r3, r2
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80076fc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80076fe:	4b0a      	ldr	r3, [pc, #40]	; (8007728 <HAL_RCC_GetSysClockFreq+0x108>)
 8007700:	68db      	ldr	r3, [r3, #12]
 8007702:	0e5b      	lsrs	r3, r3, #25
 8007704:	f003 0303 	and.w	r3, r3, #3
 8007708:	3301      	adds	r3, #1
 800770a:	005b      	lsls	r3, r3, #1
 800770c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800770e:	697a      	ldr	r2, [r7, #20]
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	fbb2 f3f3 	udiv	r3, r2, r3
 8007716:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007718:	69bb      	ldr	r3, [r7, #24]
}
 800771a:	4618      	mov	r0, r3
 800771c:	3724      	adds	r7, #36	; 0x24
 800771e:	46bd      	mov	sp, r7
 8007720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007724:	4770      	bx	lr
 8007726:	bf00      	nop
 8007728:	40021000 	.word	0x40021000
 800772c:	080098f0 	.word	0x080098f0
 8007730:	00f42400 	.word	0x00f42400
 8007734:	007a1200 	.word	0x007a1200

08007738 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b086      	sub	sp, #24
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007740:	2300      	movs	r3, #0
 8007742:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007744:	4b27      	ldr	r3, [pc, #156]	; (80077e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007746:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007748:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800774c:	2b00      	cmp	r3, #0
 800774e:	d003      	beq.n	8007758 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007750:	f7ff f8ee 	bl	8006930 <HAL_PWREx_GetVoltageRange>
 8007754:	6178      	str	r0, [r7, #20]
 8007756:	e014      	b.n	8007782 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007758:	4b22      	ldr	r3, [pc, #136]	; (80077e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800775a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800775c:	4a21      	ldr	r2, [pc, #132]	; (80077e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800775e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007762:	6593      	str	r3, [r2, #88]	; 0x58
 8007764:	4b1f      	ldr	r3, [pc, #124]	; (80077e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007766:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007768:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800776c:	60fb      	str	r3, [r7, #12]
 800776e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007770:	f7ff f8de 	bl	8006930 <HAL_PWREx_GetVoltageRange>
 8007774:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007776:	4b1b      	ldr	r3, [pc, #108]	; (80077e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007778:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800777a:	4a1a      	ldr	r2, [pc, #104]	; (80077e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800777c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007780:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007788:	d10b      	bne.n	80077a2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2b80      	cmp	r3, #128	; 0x80
 800778e:	d913      	bls.n	80077b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2ba0      	cmp	r3, #160	; 0xa0
 8007794:	d902      	bls.n	800779c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007796:	2302      	movs	r3, #2
 8007798:	613b      	str	r3, [r7, #16]
 800779a:	e00d      	b.n	80077b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800779c:	2301      	movs	r3, #1
 800779e:	613b      	str	r3, [r7, #16]
 80077a0:	e00a      	b.n	80077b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2b7f      	cmp	r3, #127	; 0x7f
 80077a6:	d902      	bls.n	80077ae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80077a8:	2302      	movs	r3, #2
 80077aa:	613b      	str	r3, [r7, #16]
 80077ac:	e004      	b.n	80077b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2b70      	cmp	r3, #112	; 0x70
 80077b2:	d101      	bne.n	80077b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80077b4:	2301      	movs	r3, #1
 80077b6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80077b8:	4b0b      	ldr	r3, [pc, #44]	; (80077e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f023 020f 	bic.w	r2, r3, #15
 80077c0:	4909      	ldr	r1, [pc, #36]	; (80077e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80077c2:	693b      	ldr	r3, [r7, #16]
 80077c4:	4313      	orrs	r3, r2
 80077c6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80077c8:	4b07      	ldr	r3, [pc, #28]	; (80077e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f003 030f 	and.w	r3, r3, #15
 80077d0:	693a      	ldr	r2, [r7, #16]
 80077d2:	429a      	cmp	r2, r3
 80077d4:	d001      	beq.n	80077da <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80077d6:	2301      	movs	r3, #1
 80077d8:	e000      	b.n	80077dc <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80077da:	2300      	movs	r3, #0
}
 80077dc:	4618      	mov	r0, r3
 80077de:	3718      	adds	r7, #24
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd80      	pop	{r7, pc}
 80077e4:	40021000 	.word	0x40021000
 80077e8:	40022000 	.word	0x40022000

080077ec <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b087      	sub	sp, #28
 80077f0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80077f2:	2300      	movs	r3, #0
 80077f4:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 80077f6:	4b2d      	ldr	r3, [pc, #180]	; (80078ac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80077f8:	68db      	ldr	r3, [r3, #12]
 80077fa:	f003 0303 	and.w	r3, r3, #3
 80077fe:	2b01      	cmp	r3, #1
 8007800:	d118      	bne.n	8007834 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007802:	4b2a      	ldr	r3, [pc, #168]	; (80078ac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f003 0308 	and.w	r3, r3, #8
 800780a:	2b00      	cmp	r3, #0
 800780c:	d107      	bne.n	800781e <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800780e:	4b27      	ldr	r3, [pc, #156]	; (80078ac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007810:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007814:	0a1b      	lsrs	r3, r3, #8
 8007816:	f003 030f 	and.w	r3, r3, #15
 800781a:	617b      	str	r3, [r7, #20]
 800781c:	e005      	b.n	800782a <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800781e:	4b23      	ldr	r3, [pc, #140]	; (80078ac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	091b      	lsrs	r3, r3, #4
 8007824:	f003 030f 	and.w	r3, r3, #15
 8007828:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800782a:	4a21      	ldr	r2, [pc, #132]	; (80078b0 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800782c:	697b      	ldr	r3, [r7, #20]
 800782e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007832:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007834:	4b1d      	ldr	r3, [pc, #116]	; (80078ac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007836:	68db      	ldr	r3, [r3, #12]
 8007838:	f003 0303 	and.w	r3, r3, #3
 800783c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2b02      	cmp	r3, #2
 8007842:	d003      	beq.n	800784c <RCC_GetSysClockFreqFromPLLSource+0x60>
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	2b03      	cmp	r3, #3
 8007848:	d003      	beq.n	8007852 <RCC_GetSysClockFreqFromPLLSource+0x66>
 800784a:	e005      	b.n	8007858 <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800784c:	4b19      	ldr	r3, [pc, #100]	; (80078b4 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800784e:	613b      	str	r3, [r7, #16]
    break;
 8007850:	e005      	b.n	800785e <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8007852:	4b19      	ldr	r3, [pc, #100]	; (80078b8 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8007854:	613b      	str	r3, [r7, #16]
    break;
 8007856:	e002      	b.n	800785e <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	613b      	str	r3, [r7, #16]
    break;
 800785c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800785e:	4b13      	ldr	r3, [pc, #76]	; (80078ac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007860:	68db      	ldr	r3, [r3, #12]
 8007862:	091b      	lsrs	r3, r3, #4
 8007864:	f003 030f 	and.w	r3, r3, #15
 8007868:	3301      	adds	r3, #1
 800786a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800786c:	4b0f      	ldr	r3, [pc, #60]	; (80078ac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800786e:	68db      	ldr	r3, [r3, #12]
 8007870:	0a1b      	lsrs	r3, r3, #8
 8007872:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007876:	693a      	ldr	r2, [r7, #16]
 8007878:	fb03 f202 	mul.w	r2, r3, r2
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007882:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007884:	4b09      	ldr	r3, [pc, #36]	; (80078ac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	0e5b      	lsrs	r3, r3, #25
 800788a:	f003 0303 	and.w	r3, r3, #3
 800788e:	3301      	adds	r3, #1
 8007890:	005b      	lsls	r3, r3, #1
 8007892:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8007894:	693a      	ldr	r2, [r7, #16]
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	fbb2 f3f3 	udiv	r3, r2, r3
 800789c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800789e:	683b      	ldr	r3, [r7, #0]
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	371c      	adds	r7, #28
 80078a4:	46bd      	mov	sp, r7
 80078a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078aa:	4770      	bx	lr
 80078ac:	40021000 	.word	0x40021000
 80078b0:	080098f0 	.word	0x080098f0
 80078b4:	00f42400 	.word	0x00f42400
 80078b8:	007a1200 	.word	0x007a1200

080078bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b086      	sub	sp, #24
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80078c4:	2300      	movs	r3, #0
 80078c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80078c8:	2300      	movs	r3, #0
 80078ca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d040      	beq.n	800795a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078dc:	2b80      	cmp	r3, #128	; 0x80
 80078de:	d02a      	beq.n	8007936 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80078e0:	2b80      	cmp	r3, #128	; 0x80
 80078e2:	d825      	bhi.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80078e4:	2b60      	cmp	r3, #96	; 0x60
 80078e6:	d026      	beq.n	8007936 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80078e8:	2b60      	cmp	r3, #96	; 0x60
 80078ea:	d821      	bhi.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80078ec:	2b40      	cmp	r3, #64	; 0x40
 80078ee:	d006      	beq.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0x42>
 80078f0:	2b40      	cmp	r3, #64	; 0x40
 80078f2:	d81d      	bhi.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d009      	beq.n	800790c <HAL_RCCEx_PeriphCLKConfig+0x50>
 80078f8:	2b20      	cmp	r3, #32
 80078fa:	d010      	beq.n	800791e <HAL_RCCEx_PeriphCLKConfig+0x62>
 80078fc:	e018      	b.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80078fe:	4b89      	ldr	r3, [pc, #548]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007900:	68db      	ldr	r3, [r3, #12]
 8007902:	4a88      	ldr	r2, [pc, #544]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007904:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007908:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800790a:	e015      	b.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	3304      	adds	r3, #4
 8007910:	2100      	movs	r1, #0
 8007912:	4618      	mov	r0, r3
 8007914:	f000 fb3e 	bl	8007f94 <RCCEx_PLLSAI1_Config>
 8007918:	4603      	mov	r3, r0
 800791a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800791c:	e00c      	b.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	3320      	adds	r3, #32
 8007922:	2100      	movs	r1, #0
 8007924:	4618      	mov	r0, r3
 8007926:	f000 fc29 	bl	800817c <RCCEx_PLLSAI2_Config>
 800792a:	4603      	mov	r3, r0
 800792c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800792e:	e003      	b.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007930:	2301      	movs	r3, #1
 8007932:	74fb      	strb	r3, [r7, #19]
      break;
 8007934:	e000      	b.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8007936:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007938:	7cfb      	ldrb	r3, [r7, #19]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d10b      	bne.n	8007956 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800793e:	4b79      	ldr	r3, [pc, #484]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007940:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007944:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800794c:	4975      	ldr	r1, [pc, #468]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800794e:	4313      	orrs	r3, r2
 8007950:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8007954:	e001      	b.n	800795a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007956:	7cfb      	ldrb	r3, [r7, #19]
 8007958:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007962:	2b00      	cmp	r3, #0
 8007964:	d047      	beq.n	80079f6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800796a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800796e:	d030      	beq.n	80079d2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8007970:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007974:	d82a      	bhi.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x110>
 8007976:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800797a:	d02a      	beq.n	80079d2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800797c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007980:	d824      	bhi.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x110>
 8007982:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007986:	d008      	beq.n	800799a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8007988:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800798c:	d81e      	bhi.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x110>
 800798e:	2b00      	cmp	r3, #0
 8007990:	d00a      	beq.n	80079a8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8007992:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007996:	d010      	beq.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8007998:	e018      	b.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800799a:	4b62      	ldr	r3, [pc, #392]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800799c:	68db      	ldr	r3, [r3, #12]
 800799e:	4a61      	ldr	r2, [pc, #388]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80079a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80079a4:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80079a6:	e015      	b.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	3304      	adds	r3, #4
 80079ac:	2100      	movs	r1, #0
 80079ae:	4618      	mov	r0, r3
 80079b0:	f000 faf0 	bl	8007f94 <RCCEx_PLLSAI1_Config>
 80079b4:	4603      	mov	r3, r0
 80079b6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80079b8:	e00c      	b.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	3320      	adds	r3, #32
 80079be:	2100      	movs	r1, #0
 80079c0:	4618      	mov	r0, r3
 80079c2:	f000 fbdb 	bl	800817c <RCCEx_PLLSAI2_Config>
 80079c6:	4603      	mov	r3, r0
 80079c8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80079ca:	e003      	b.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80079cc:	2301      	movs	r3, #1
 80079ce:	74fb      	strb	r3, [r7, #19]
      break;
 80079d0:	e000      	b.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80079d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80079d4:	7cfb      	ldrb	r3, [r7, #19]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d10b      	bne.n	80079f2 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80079da:	4b52      	ldr	r3, [pc, #328]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80079dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80079e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079e8:	494e      	ldr	r1, [pc, #312]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80079ea:	4313      	orrs	r3, r2
 80079ec:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80079f0:	e001      	b.n	80079f6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079f2:	7cfb      	ldrb	r3, [r7, #19]
 80079f4:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	f000 809f 	beq.w	8007b42 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007a04:	2300      	movs	r3, #0
 8007a06:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007a08:	4b46      	ldr	r3, [pc, #280]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007a0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d101      	bne.n	8007a18 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8007a14:	2301      	movs	r3, #1
 8007a16:	e000      	b.n	8007a1a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8007a18:	2300      	movs	r3, #0
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d00d      	beq.n	8007a3a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007a1e:	4b41      	ldr	r3, [pc, #260]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007a20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a22:	4a40      	ldr	r2, [pc, #256]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007a24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a28:	6593      	str	r3, [r2, #88]	; 0x58
 8007a2a:	4b3e      	ldr	r3, [pc, #248]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007a2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a32:	60bb      	str	r3, [r7, #8]
 8007a34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007a36:	2301      	movs	r3, #1
 8007a38:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007a3a:	4b3b      	ldr	r3, [pc, #236]	; (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	4a3a      	ldr	r2, [pc, #232]	; (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8007a40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a44:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007a46:	f7fc fe6b 	bl	8004720 <HAL_GetTick>
 8007a4a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007a4c:	e009      	b.n	8007a62 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a4e:	f7fc fe67 	bl	8004720 <HAL_GetTick>
 8007a52:	4602      	mov	r2, r0
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	1ad3      	subs	r3, r2, r3
 8007a58:	2b02      	cmp	r3, #2
 8007a5a:	d902      	bls.n	8007a62 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8007a5c:	2303      	movs	r3, #3
 8007a5e:	74fb      	strb	r3, [r7, #19]
        break;
 8007a60:	e005      	b.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007a62:	4b31      	ldr	r3, [pc, #196]	; (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d0ef      	beq.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8007a6e:	7cfb      	ldrb	r3, [r7, #19]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d15b      	bne.n	8007b2c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007a74:	4b2b      	ldr	r3, [pc, #172]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a7e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d01f      	beq.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007a8c:	697a      	ldr	r2, [r7, #20]
 8007a8e:	429a      	cmp	r2, r3
 8007a90:	d019      	beq.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007a92:	4b24      	ldr	r3, [pc, #144]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007a94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a9c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007a9e:	4b21      	ldr	r3, [pc, #132]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007aa4:	4a1f      	ldr	r2, [pc, #124]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007aa6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007aaa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007aae:	4b1d      	ldr	r3, [pc, #116]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ab4:	4a1b      	ldr	r2, [pc, #108]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007ab6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007aba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007abe:	4a19      	ldr	r2, [pc, #100]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	f003 0301 	and.w	r3, r3, #1
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d016      	beq.n	8007afe <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ad0:	f7fc fe26 	bl	8004720 <HAL_GetTick>
 8007ad4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007ad6:	e00b      	b.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ad8:	f7fc fe22 	bl	8004720 <HAL_GetTick>
 8007adc:	4602      	mov	r2, r0
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	1ad3      	subs	r3, r2, r3
 8007ae2:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d902      	bls.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8007aea:	2303      	movs	r3, #3
 8007aec:	74fb      	strb	r3, [r7, #19]
            break;
 8007aee:	e006      	b.n	8007afe <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007af0:	4b0c      	ldr	r3, [pc, #48]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007af6:	f003 0302 	and.w	r3, r3, #2
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d0ec      	beq.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8007afe:	7cfb      	ldrb	r3, [r7, #19]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d10c      	bne.n	8007b1e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007b04:	4b07      	ldr	r3, [pc, #28]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b0a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007b14:	4903      	ldr	r1, [pc, #12]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007b16:	4313      	orrs	r3, r2
 8007b18:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007b1c:	e008      	b.n	8007b30 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007b1e:	7cfb      	ldrb	r3, [r7, #19]
 8007b20:	74bb      	strb	r3, [r7, #18]
 8007b22:	e005      	b.n	8007b30 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8007b24:	40021000 	.word	0x40021000
 8007b28:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b2c:	7cfb      	ldrb	r3, [r7, #19]
 8007b2e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007b30:	7c7b      	ldrb	r3, [r7, #17]
 8007b32:	2b01      	cmp	r3, #1
 8007b34:	d105      	bne.n	8007b42 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007b36:	4ba0      	ldr	r3, [pc, #640]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b3a:	4a9f      	ldr	r2, [pc, #636]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b3c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007b40:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f003 0301 	and.w	r3, r3, #1
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d00a      	beq.n	8007b64 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007b4e:	4b9a      	ldr	r3, [pc, #616]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b54:	f023 0203 	bic.w	r2, r3, #3
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b5c:	4996      	ldr	r1, [pc, #600]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f003 0302 	and.w	r3, r3, #2
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d00a      	beq.n	8007b86 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007b70:	4b91      	ldr	r3, [pc, #580]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b76:	f023 020c 	bic.w	r2, r3, #12
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b7e:	498e      	ldr	r1, [pc, #568]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b80:	4313      	orrs	r3, r2
 8007b82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f003 0304 	and.w	r3, r3, #4
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d00a      	beq.n	8007ba8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007b92:	4b89      	ldr	r3, [pc, #548]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b98:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ba0:	4985      	ldr	r1, [pc, #532]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f003 0308 	and.w	r3, r3, #8
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d00a      	beq.n	8007bca <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007bb4:	4b80      	ldr	r3, [pc, #512]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bba:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007bc2:	497d      	ldr	r1, [pc, #500]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f003 0310 	and.w	r3, r3, #16
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d00a      	beq.n	8007bec <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007bd6:	4b78      	ldr	r3, [pc, #480]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007bd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bdc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007be4:	4974      	ldr	r1, [pc, #464]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007be6:	4313      	orrs	r3, r2
 8007be8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f003 0320 	and.w	r3, r3, #32
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d00a      	beq.n	8007c0e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007bf8:	4b6f      	ldr	r3, [pc, #444]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bfe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c06:	496c      	ldr	r1, [pc, #432]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c08:	4313      	orrs	r3, r2
 8007c0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d00a      	beq.n	8007c30 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007c1a:	4b67      	ldr	r3, [pc, #412]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c20:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c28:	4963      	ldr	r1, [pc, #396]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d00a      	beq.n	8007c52 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007c3c:	4b5e      	ldr	r3, [pc, #376]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c42:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007c4a:	495b      	ldr	r1, [pc, #364]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d00a      	beq.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007c5e:	4b56      	ldr	r3, [pc, #344]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c64:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c6c:	4952      	ldr	r1, [pc, #328]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d00a      	beq.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007c80:	4b4d      	ldr	r3, [pc, #308]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c86:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c8e:	494a      	ldr	r1, [pc, #296]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c90:	4313      	orrs	r3, r2
 8007c92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d00a      	beq.n	8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007ca2:	4b45      	ldr	r3, [pc, #276]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ca4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ca8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cb0:	4941      	ldr	r1, [pc, #260]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d00a      	beq.n	8007cda <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007cc4:	4b3c      	ldr	r3, [pc, #240]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007cc6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007cca:	f023 0203 	bic.w	r2, r3, #3
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007cd2:	4939      	ldr	r1, [pc, #228]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007cd4:	4313      	orrs	r3, r2
 8007cd6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d028      	beq.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007ce6:	4b34      	ldr	r3, [pc, #208]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007cec:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007cf4:	4930      	ldr	r1, [pc, #192]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d00:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007d04:	d106      	bne.n	8007d14 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d06:	4b2c      	ldr	r3, [pc, #176]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d08:	68db      	ldr	r3, [r3, #12]
 8007d0a:	4a2b      	ldr	r2, [pc, #172]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d0c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007d10:	60d3      	str	r3, [r2, #12]
 8007d12:	e011      	b.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d18:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007d1c:	d10c      	bne.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	3304      	adds	r3, #4
 8007d22:	2101      	movs	r1, #1
 8007d24:	4618      	mov	r0, r3
 8007d26:	f000 f935 	bl	8007f94 <RCCEx_PLLSAI1_Config>
 8007d2a:	4603      	mov	r3, r0
 8007d2c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007d2e:	7cfb      	ldrb	r3, [r7, #19]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d001      	beq.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8007d34:	7cfb      	ldrb	r3, [r7, #19]
 8007d36:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d04d      	beq.n	8007de0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007d48:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007d4c:	d108      	bne.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8007d4e:	4b1a      	ldr	r3, [pc, #104]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d50:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007d54:	4a18      	ldr	r2, [pc, #96]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d56:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007d5a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8007d5e:	e012      	b.n	8007d86 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007d60:	4b15      	ldr	r3, [pc, #84]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d62:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007d66:	4a14      	ldr	r2, [pc, #80]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d68:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007d6c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8007d70:	4b11      	ldr	r3, [pc, #68]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d76:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007d7e:	490e      	ldr	r1, [pc, #56]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d80:	4313      	orrs	r3, r2
 8007d82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007d8a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007d8e:	d106      	bne.n	8007d9e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d90:	4b09      	ldr	r3, [pc, #36]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d92:	68db      	ldr	r3, [r3, #12]
 8007d94:	4a08      	ldr	r2, [pc, #32]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d96:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007d9a:	60d3      	str	r3, [r2, #12]
 8007d9c:	e020      	b.n	8007de0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007da2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007da6:	d109      	bne.n	8007dbc <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007da8:	4b03      	ldr	r3, [pc, #12]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007daa:	68db      	ldr	r3, [r3, #12]
 8007dac:	4a02      	ldr	r2, [pc, #8]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007dae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007db2:	60d3      	str	r3, [r2, #12]
 8007db4:	e014      	b.n	8007de0 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8007db6:	bf00      	nop
 8007db8:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007dc0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007dc4:	d10c      	bne.n	8007de0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	3304      	adds	r3, #4
 8007dca:	2101      	movs	r1, #1
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f000 f8e1 	bl	8007f94 <RCCEx_PLLSAI1_Config>
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007dd6:	7cfb      	ldrb	r3, [r7, #19]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d001      	beq.n	8007de0 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8007ddc:	7cfb      	ldrb	r3, [r7, #19]
 8007dde:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d028      	beq.n	8007e3e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007dec:	4b68      	ldr	r3, [pc, #416]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007df2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007dfa:	4965      	ldr	r1, [pc, #404]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007e06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007e0a:	d106      	bne.n	8007e1a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e0c:	4b60      	ldr	r3, [pc, #384]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007e0e:	68db      	ldr	r3, [r3, #12]
 8007e10:	4a5f      	ldr	r2, [pc, #380]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007e12:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007e16:	60d3      	str	r3, [r2, #12]
 8007e18:	e011      	b.n	8007e3e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007e1e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007e22:	d10c      	bne.n	8007e3e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	3304      	adds	r3, #4
 8007e28:	2101      	movs	r1, #1
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f000 f8b2 	bl	8007f94 <RCCEx_PLLSAI1_Config>
 8007e30:	4603      	mov	r3, r0
 8007e32:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007e34:	7cfb      	ldrb	r3, [r7, #19]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d001      	beq.n	8007e3e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8007e3a:	7cfb      	ldrb	r3, [r7, #19]
 8007e3c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d01e      	beq.n	8007e88 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007e4a:	4b51      	ldr	r3, [pc, #324]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007e4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e50:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007e5a:	494d      	ldr	r1, [pc, #308]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007e68:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007e6c:	d10c      	bne.n	8007e88 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	3304      	adds	r3, #4
 8007e72:	2102      	movs	r1, #2
 8007e74:	4618      	mov	r0, r3
 8007e76:	f000 f88d 	bl	8007f94 <RCCEx_PLLSAI1_Config>
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007e7e:	7cfb      	ldrb	r3, [r7, #19]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d001      	beq.n	8007e88 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8007e84:	7cfb      	ldrb	r3, [r7, #19]
 8007e86:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d00b      	beq.n	8007eac <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007e94:	4b3e      	ldr	r3, [pc, #248]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007e96:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007e9a:	f023 0204 	bic.w	r2, r3, #4
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ea4:	493a      	ldr	r1, [pc, #232]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007ea6:	4313      	orrs	r3, r2
 8007ea8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d00b      	beq.n	8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007eb8:	4b35      	ldr	r3, [pc, #212]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007eba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007ebe:	f023 0218 	bic.w	r2, r3, #24
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ec8:	4931      	ldr	r1, [pc, #196]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d035      	beq.n	8007f48 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007edc:	4b2c      	ldr	r3, [pc, #176]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4a2b      	ldr	r2, [pc, #172]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007ee2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007ee6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ee8:	f7fc fc1a 	bl	8004720 <HAL_GetTick>
 8007eec:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007eee:	e009      	b.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007ef0:	f7fc fc16 	bl	8004720 <HAL_GetTick>
 8007ef4:	4602      	mov	r2, r0
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	1ad3      	subs	r3, r2, r3
 8007efa:	2b02      	cmp	r3, #2
 8007efc:	d902      	bls.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 8007efe:	2303      	movs	r3, #3
 8007f00:	74fb      	strb	r3, [r7, #19]
        break;
 8007f02:	e005      	b.n	8007f10 <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007f04:	4b22      	ldr	r3, [pc, #136]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d1ef      	bne.n	8007ef0 <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 8007f10:	7cfb      	ldrb	r3, [r7, #19]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d113      	bne.n	8007f3e <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 8007f16:	4b1e      	ldr	r3, [pc, #120]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007f18:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007f1c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007f26:	491a      	ldr	r1, [pc, #104]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007f28:	4313      	orrs	r3, r2
 8007f2a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	3320      	adds	r3, #32
 8007f32:	2102      	movs	r1, #2
 8007f34:	4618      	mov	r0, r3
 8007f36:	f000 f921 	bl	800817c <RCCEx_PLLSAI2_Config>
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 8007f3e:	7cfb      	ldrb	r3, [r7, #19]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d001      	beq.n	8007f48 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 8007f44:	7cfb      	ldrb	r3, [r7, #19]
 8007f46:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d017      	beq.n	8007f84 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007f54:	4b0e      	ldr	r3, [pc, #56]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007f56:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007f5a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f64:	490a      	ldr	r1, [pc, #40]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007f66:	4313      	orrs	r3, r2
 8007f68:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f72:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007f76:	d105      	bne.n	8007f84 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007f78:	4b05      	ldr	r3, [pc, #20]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007f7a:	68db      	ldr	r3, [r3, #12]
 8007f7c:	4a04      	ldr	r2, [pc, #16]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8007f7e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007f82:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007f84:	7cbb      	ldrb	r3, [r7, #18]
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	3718      	adds	r7, #24
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}
 8007f8e:	bf00      	nop
 8007f90:	40021000 	.word	0x40021000

08007f94 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b084      	sub	sp, #16
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
 8007f9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007fa2:	4b72      	ldr	r3, [pc, #456]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007fa4:	68db      	ldr	r3, [r3, #12]
 8007fa6:	f003 0303 	and.w	r3, r3, #3
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d00e      	beq.n	8007fcc <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007fae:	4b6f      	ldr	r3, [pc, #444]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007fb0:	68db      	ldr	r3, [r3, #12]
 8007fb2:	f003 0203 	and.w	r2, r3, #3
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	429a      	cmp	r2, r3
 8007fbc:	d103      	bne.n	8007fc6 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
       ||
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d142      	bne.n	800804c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	73fb      	strb	r3, [r7, #15]
 8007fca:	e03f      	b.n	800804c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	2b03      	cmp	r3, #3
 8007fd2:	d018      	beq.n	8008006 <RCCEx_PLLSAI1_Config+0x72>
 8007fd4:	2b03      	cmp	r3, #3
 8007fd6:	d825      	bhi.n	8008024 <RCCEx_PLLSAI1_Config+0x90>
 8007fd8:	2b01      	cmp	r3, #1
 8007fda:	d002      	beq.n	8007fe2 <RCCEx_PLLSAI1_Config+0x4e>
 8007fdc:	2b02      	cmp	r3, #2
 8007fde:	d009      	beq.n	8007ff4 <RCCEx_PLLSAI1_Config+0x60>
 8007fe0:	e020      	b.n	8008024 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007fe2:	4b62      	ldr	r3, [pc, #392]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f003 0302 	and.w	r3, r3, #2
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d11d      	bne.n	800802a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8007fee:	2301      	movs	r3, #1
 8007ff0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007ff2:	e01a      	b.n	800802a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007ff4:	4b5d      	ldr	r3, [pc, #372]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d116      	bne.n	800802e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8008000:	2301      	movs	r3, #1
 8008002:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008004:	e013      	b.n	800802e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008006:	4b59      	ldr	r3, [pc, #356]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800800e:	2b00      	cmp	r3, #0
 8008010:	d10f      	bne.n	8008032 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008012:	4b56      	ldr	r3, [pc, #344]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800801a:	2b00      	cmp	r3, #0
 800801c:	d109      	bne.n	8008032 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800801e:	2301      	movs	r3, #1
 8008020:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008022:	e006      	b.n	8008032 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8008024:	2301      	movs	r3, #1
 8008026:	73fb      	strb	r3, [r7, #15]
      break;
 8008028:	e004      	b.n	8008034 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800802a:	bf00      	nop
 800802c:	e002      	b.n	8008034 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800802e:	bf00      	nop
 8008030:	e000      	b.n	8008034 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8008032:	bf00      	nop
    }

    if(status == HAL_OK)
 8008034:	7bfb      	ldrb	r3, [r7, #15]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d108      	bne.n	800804c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800803a:	4b4c      	ldr	r3, [pc, #304]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 800803c:	68db      	ldr	r3, [r3, #12]
 800803e:	f023 0203 	bic.w	r2, r3, #3
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4949      	ldr	r1, [pc, #292]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 8008048:	4313      	orrs	r3, r2
 800804a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800804c:	7bfb      	ldrb	r3, [r7, #15]
 800804e:	2b00      	cmp	r3, #0
 8008050:	f040 8086 	bne.w	8008160 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008054:	4b45      	ldr	r3, [pc, #276]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4a44      	ldr	r2, [pc, #272]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 800805a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800805e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008060:	f7fc fb5e 	bl	8004720 <HAL_GetTick>
 8008064:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008066:	e009      	b.n	800807c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008068:	f7fc fb5a 	bl	8004720 <HAL_GetTick>
 800806c:	4602      	mov	r2, r0
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	1ad3      	subs	r3, r2, r3
 8008072:	2b02      	cmp	r3, #2
 8008074:	d902      	bls.n	800807c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8008076:	2303      	movs	r3, #3
 8008078:	73fb      	strb	r3, [r7, #15]
        break;
 800807a:	e005      	b.n	8008088 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800807c:	4b3b      	ldr	r3, [pc, #236]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008084:	2b00      	cmp	r3, #0
 8008086:	d1ef      	bne.n	8008068 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8008088:	7bfb      	ldrb	r3, [r7, #15]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d168      	bne.n	8008160 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d113      	bne.n	80080bc <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008094:	4b35      	ldr	r3, [pc, #212]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 8008096:	691a      	ldr	r2, [r3, #16]
 8008098:	4b35      	ldr	r3, [pc, #212]	; (8008170 <RCCEx_PLLSAI1_Config+0x1dc>)
 800809a:	4013      	ands	r3, r2
 800809c:	687a      	ldr	r2, [r7, #4]
 800809e:	6892      	ldr	r2, [r2, #8]
 80080a0:	0211      	lsls	r1, r2, #8
 80080a2:	687a      	ldr	r2, [r7, #4]
 80080a4:	68d2      	ldr	r2, [r2, #12]
 80080a6:	06d2      	lsls	r2, r2, #27
 80080a8:	4311      	orrs	r1, r2
 80080aa:	687a      	ldr	r2, [r7, #4]
 80080ac:	6852      	ldr	r2, [r2, #4]
 80080ae:	3a01      	subs	r2, #1
 80080b0:	0112      	lsls	r2, r2, #4
 80080b2:	430a      	orrs	r2, r1
 80080b4:	492d      	ldr	r1, [pc, #180]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 80080b6:	4313      	orrs	r3, r2
 80080b8:	610b      	str	r3, [r1, #16]
 80080ba:	e02d      	b.n	8008118 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	2b01      	cmp	r3, #1
 80080c0:	d115      	bne.n	80080ee <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80080c2:	4b2a      	ldr	r3, [pc, #168]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 80080c4:	691a      	ldr	r2, [r3, #16]
 80080c6:	4b2b      	ldr	r3, [pc, #172]	; (8008174 <RCCEx_PLLSAI1_Config+0x1e0>)
 80080c8:	4013      	ands	r3, r2
 80080ca:	687a      	ldr	r2, [r7, #4]
 80080cc:	6892      	ldr	r2, [r2, #8]
 80080ce:	0211      	lsls	r1, r2, #8
 80080d0:	687a      	ldr	r2, [r7, #4]
 80080d2:	6912      	ldr	r2, [r2, #16]
 80080d4:	0852      	lsrs	r2, r2, #1
 80080d6:	3a01      	subs	r2, #1
 80080d8:	0552      	lsls	r2, r2, #21
 80080da:	4311      	orrs	r1, r2
 80080dc:	687a      	ldr	r2, [r7, #4]
 80080de:	6852      	ldr	r2, [r2, #4]
 80080e0:	3a01      	subs	r2, #1
 80080e2:	0112      	lsls	r2, r2, #4
 80080e4:	430a      	orrs	r2, r1
 80080e6:	4921      	ldr	r1, [pc, #132]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 80080e8:	4313      	orrs	r3, r2
 80080ea:	610b      	str	r3, [r1, #16]
 80080ec:	e014      	b.n	8008118 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80080ee:	4b1f      	ldr	r3, [pc, #124]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 80080f0:	691a      	ldr	r2, [r3, #16]
 80080f2:	4b21      	ldr	r3, [pc, #132]	; (8008178 <RCCEx_PLLSAI1_Config+0x1e4>)
 80080f4:	4013      	ands	r3, r2
 80080f6:	687a      	ldr	r2, [r7, #4]
 80080f8:	6892      	ldr	r2, [r2, #8]
 80080fa:	0211      	lsls	r1, r2, #8
 80080fc:	687a      	ldr	r2, [r7, #4]
 80080fe:	6952      	ldr	r2, [r2, #20]
 8008100:	0852      	lsrs	r2, r2, #1
 8008102:	3a01      	subs	r2, #1
 8008104:	0652      	lsls	r2, r2, #25
 8008106:	4311      	orrs	r1, r2
 8008108:	687a      	ldr	r2, [r7, #4]
 800810a:	6852      	ldr	r2, [r2, #4]
 800810c:	3a01      	subs	r2, #1
 800810e:	0112      	lsls	r2, r2, #4
 8008110:	430a      	orrs	r2, r1
 8008112:	4916      	ldr	r1, [pc, #88]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 8008114:	4313      	orrs	r3, r2
 8008116:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008118:	4b14      	ldr	r3, [pc, #80]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4a13      	ldr	r2, [pc, #76]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 800811e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008122:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008124:	f7fc fafc 	bl	8004720 <HAL_GetTick>
 8008128:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800812a:	e009      	b.n	8008140 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800812c:	f7fc faf8 	bl	8004720 <HAL_GetTick>
 8008130:	4602      	mov	r2, r0
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	1ad3      	subs	r3, r2, r3
 8008136:	2b02      	cmp	r3, #2
 8008138:	d902      	bls.n	8008140 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800813a:	2303      	movs	r3, #3
 800813c:	73fb      	strb	r3, [r7, #15]
          break;
 800813e:	e005      	b.n	800814c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008140:	4b0a      	ldr	r3, [pc, #40]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008148:	2b00      	cmp	r3, #0
 800814a:	d0ef      	beq.n	800812c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800814c:	7bfb      	ldrb	r3, [r7, #15]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d106      	bne.n	8008160 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008152:	4b06      	ldr	r3, [pc, #24]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 8008154:	691a      	ldr	r2, [r3, #16]
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	699b      	ldr	r3, [r3, #24]
 800815a:	4904      	ldr	r1, [pc, #16]	; (800816c <RCCEx_PLLSAI1_Config+0x1d8>)
 800815c:	4313      	orrs	r3, r2
 800815e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008160:	7bfb      	ldrb	r3, [r7, #15]
}
 8008162:	4618      	mov	r0, r3
 8008164:	3710      	adds	r7, #16
 8008166:	46bd      	mov	sp, r7
 8008168:	bd80      	pop	{r7, pc}
 800816a:	bf00      	nop
 800816c:	40021000 	.word	0x40021000
 8008170:	07ff800f 	.word	0x07ff800f
 8008174:	ff9f800f 	.word	0xff9f800f
 8008178:	f9ff800f 	.word	0xf9ff800f

0800817c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b084      	sub	sp, #16
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008186:	2300      	movs	r3, #0
 8008188:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800818a:	4b72      	ldr	r3, [pc, #456]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 800818c:	68db      	ldr	r3, [r3, #12]
 800818e:	f003 0303 	and.w	r3, r3, #3
 8008192:	2b00      	cmp	r3, #0
 8008194:	d00e      	beq.n	80081b4 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8008196:	4b6f      	ldr	r3, [pc, #444]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008198:	68db      	ldr	r3, [r3, #12]
 800819a:	f003 0203 	and.w	r2, r3, #3
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	429a      	cmp	r2, r3
 80081a4:	d103      	bne.n	80081ae <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
       ||
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d142      	bne.n	8008234 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80081ae:	2301      	movs	r3, #1
 80081b0:	73fb      	strb	r3, [r7, #15]
 80081b2:	e03f      	b.n	8008234 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	2b03      	cmp	r3, #3
 80081ba:	d018      	beq.n	80081ee <RCCEx_PLLSAI2_Config+0x72>
 80081bc:	2b03      	cmp	r3, #3
 80081be:	d825      	bhi.n	800820c <RCCEx_PLLSAI2_Config+0x90>
 80081c0:	2b01      	cmp	r3, #1
 80081c2:	d002      	beq.n	80081ca <RCCEx_PLLSAI2_Config+0x4e>
 80081c4:	2b02      	cmp	r3, #2
 80081c6:	d009      	beq.n	80081dc <RCCEx_PLLSAI2_Config+0x60>
 80081c8:	e020      	b.n	800820c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80081ca:	4b62      	ldr	r3, [pc, #392]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f003 0302 	and.w	r3, r3, #2
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d11d      	bne.n	8008212 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80081d6:	2301      	movs	r3, #1
 80081d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80081da:	e01a      	b.n	8008212 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80081dc:	4b5d      	ldr	r3, [pc, #372]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d116      	bne.n	8008216 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80081e8:	2301      	movs	r3, #1
 80081ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80081ec:	e013      	b.n	8008216 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80081ee:	4b59      	ldr	r3, [pc, #356]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d10f      	bne.n	800821a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80081fa:	4b56      	ldr	r3, [pc, #344]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008202:	2b00      	cmp	r3, #0
 8008204:	d109      	bne.n	800821a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8008206:	2301      	movs	r3, #1
 8008208:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800820a:	e006      	b.n	800821a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800820c:	2301      	movs	r3, #1
 800820e:	73fb      	strb	r3, [r7, #15]
      break;
 8008210:	e004      	b.n	800821c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8008212:	bf00      	nop
 8008214:	e002      	b.n	800821c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8008216:	bf00      	nop
 8008218:	e000      	b.n	800821c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800821a:	bf00      	nop
    }

    if(status == HAL_OK)
 800821c:	7bfb      	ldrb	r3, [r7, #15]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d108      	bne.n	8008234 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8008222:	4b4c      	ldr	r3, [pc, #304]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008224:	68db      	ldr	r3, [r3, #12]
 8008226:	f023 0203 	bic.w	r2, r3, #3
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	4949      	ldr	r1, [pc, #292]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008230:	4313      	orrs	r3, r2
 8008232:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8008234:	7bfb      	ldrb	r3, [r7, #15]
 8008236:	2b00      	cmp	r3, #0
 8008238:	f040 8086 	bne.w	8008348 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800823c:	4b45      	ldr	r3, [pc, #276]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a44      	ldr	r2, [pc, #272]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008242:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008246:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008248:	f7fc fa6a 	bl	8004720 <HAL_GetTick>
 800824c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800824e:	e009      	b.n	8008264 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008250:	f7fc fa66 	bl	8004720 <HAL_GetTick>
 8008254:	4602      	mov	r2, r0
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	1ad3      	subs	r3, r2, r3
 800825a:	2b02      	cmp	r3, #2
 800825c:	d902      	bls.n	8008264 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800825e:	2303      	movs	r3, #3
 8008260:	73fb      	strb	r3, [r7, #15]
        break;
 8008262:	e005      	b.n	8008270 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008264:	4b3b      	ldr	r3, [pc, #236]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800826c:	2b00      	cmp	r3, #0
 800826e:	d1ef      	bne.n	8008250 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8008270:	7bfb      	ldrb	r3, [r7, #15]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d168      	bne.n	8008348 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d113      	bne.n	80082a4 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800827c:	4b35      	ldr	r3, [pc, #212]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 800827e:	695a      	ldr	r2, [r3, #20]
 8008280:	4b35      	ldr	r3, [pc, #212]	; (8008358 <RCCEx_PLLSAI2_Config+0x1dc>)
 8008282:	4013      	ands	r3, r2
 8008284:	687a      	ldr	r2, [r7, #4]
 8008286:	6892      	ldr	r2, [r2, #8]
 8008288:	0211      	lsls	r1, r2, #8
 800828a:	687a      	ldr	r2, [r7, #4]
 800828c:	68d2      	ldr	r2, [r2, #12]
 800828e:	06d2      	lsls	r2, r2, #27
 8008290:	4311      	orrs	r1, r2
 8008292:	687a      	ldr	r2, [r7, #4]
 8008294:	6852      	ldr	r2, [r2, #4]
 8008296:	3a01      	subs	r2, #1
 8008298:	0112      	lsls	r2, r2, #4
 800829a:	430a      	orrs	r2, r1
 800829c:	492d      	ldr	r1, [pc, #180]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 800829e:	4313      	orrs	r3, r2
 80082a0:	614b      	str	r3, [r1, #20]
 80082a2:	e02d      	b.n	8008300 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	2b01      	cmp	r3, #1
 80082a8:	d115      	bne.n	80082d6 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80082aa:	4b2a      	ldr	r3, [pc, #168]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 80082ac:	695a      	ldr	r2, [r3, #20]
 80082ae:	4b2b      	ldr	r3, [pc, #172]	; (800835c <RCCEx_PLLSAI2_Config+0x1e0>)
 80082b0:	4013      	ands	r3, r2
 80082b2:	687a      	ldr	r2, [r7, #4]
 80082b4:	6892      	ldr	r2, [r2, #8]
 80082b6:	0211      	lsls	r1, r2, #8
 80082b8:	687a      	ldr	r2, [r7, #4]
 80082ba:	6912      	ldr	r2, [r2, #16]
 80082bc:	0852      	lsrs	r2, r2, #1
 80082be:	3a01      	subs	r2, #1
 80082c0:	0552      	lsls	r2, r2, #21
 80082c2:	4311      	orrs	r1, r2
 80082c4:	687a      	ldr	r2, [r7, #4]
 80082c6:	6852      	ldr	r2, [r2, #4]
 80082c8:	3a01      	subs	r2, #1
 80082ca:	0112      	lsls	r2, r2, #4
 80082cc:	430a      	orrs	r2, r1
 80082ce:	4921      	ldr	r1, [pc, #132]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 80082d0:	4313      	orrs	r3, r2
 80082d2:	614b      	str	r3, [r1, #20]
 80082d4:	e014      	b.n	8008300 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80082d6:	4b1f      	ldr	r3, [pc, #124]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 80082d8:	695a      	ldr	r2, [r3, #20]
 80082da:	4b21      	ldr	r3, [pc, #132]	; (8008360 <RCCEx_PLLSAI2_Config+0x1e4>)
 80082dc:	4013      	ands	r3, r2
 80082de:	687a      	ldr	r2, [r7, #4]
 80082e0:	6892      	ldr	r2, [r2, #8]
 80082e2:	0211      	lsls	r1, r2, #8
 80082e4:	687a      	ldr	r2, [r7, #4]
 80082e6:	6952      	ldr	r2, [r2, #20]
 80082e8:	0852      	lsrs	r2, r2, #1
 80082ea:	3a01      	subs	r2, #1
 80082ec:	0652      	lsls	r2, r2, #25
 80082ee:	4311      	orrs	r1, r2
 80082f0:	687a      	ldr	r2, [r7, #4]
 80082f2:	6852      	ldr	r2, [r2, #4]
 80082f4:	3a01      	subs	r2, #1
 80082f6:	0112      	lsls	r2, r2, #4
 80082f8:	430a      	orrs	r2, r1
 80082fa:	4916      	ldr	r1, [pc, #88]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 80082fc:	4313      	orrs	r3, r2
 80082fe:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8008300:	4b14      	ldr	r3, [pc, #80]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	4a13      	ldr	r2, [pc, #76]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008306:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800830a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800830c:	f7fc fa08 	bl	8004720 <HAL_GetTick>
 8008310:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008312:	e009      	b.n	8008328 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008314:	f7fc fa04 	bl	8004720 <HAL_GetTick>
 8008318:	4602      	mov	r2, r0
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	1ad3      	subs	r3, r2, r3
 800831e:	2b02      	cmp	r3, #2
 8008320:	d902      	bls.n	8008328 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8008322:	2303      	movs	r3, #3
 8008324:	73fb      	strb	r3, [r7, #15]
          break;
 8008326:	e005      	b.n	8008334 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008328:	4b0a      	ldr	r3, [pc, #40]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008330:	2b00      	cmp	r3, #0
 8008332:	d0ef      	beq.n	8008314 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8008334:	7bfb      	ldrb	r3, [r7, #15]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d106      	bne.n	8008348 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800833a:	4b06      	ldr	r3, [pc, #24]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 800833c:	695a      	ldr	r2, [r3, #20]
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	699b      	ldr	r3, [r3, #24]
 8008342:	4904      	ldr	r1, [pc, #16]	; (8008354 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008344:	4313      	orrs	r3, r2
 8008346:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8008348:	7bfb      	ldrb	r3, [r7, #15]
}
 800834a:	4618      	mov	r0, r3
 800834c:	3710      	adds	r7, #16
 800834e:	46bd      	mov	sp, r7
 8008350:	bd80      	pop	{r7, pc}
 8008352:	bf00      	nop
 8008354:	40021000 	.word	0x40021000
 8008358:	07ff800f 	.word	0x07ff800f
 800835c:	ff9f800f 	.word	0xff9f800f
 8008360:	f9ff800f 	.word	0xf9ff800f

08008364 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b084      	sub	sp, #16
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d101      	bne.n	8008376 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008372:	2301      	movs	r3, #1
 8008374:	e095      	b.n	80084a2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800837a:	2b00      	cmp	r3, #0
 800837c:	d108      	bne.n	8008390 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	685b      	ldr	r3, [r3, #4]
 8008382:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008386:	d009      	beq.n	800839c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2200      	movs	r2, #0
 800838c:	61da      	str	r2, [r3, #28]
 800838e:	e005      	b.n	800839c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2200      	movs	r2, #0
 8008394:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2200      	movs	r2, #0
 800839a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2200      	movs	r2, #0
 80083a0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80083a8:	b2db      	uxtb	r3, r3
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d106      	bne.n	80083bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2200      	movs	r2, #0
 80083b2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f7fb ff4a 	bl	8004250 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2202      	movs	r2, #2
 80083c0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	681a      	ldr	r2, [r3, #0]
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80083d2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	68db      	ldr	r3, [r3, #12]
 80083d8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80083dc:	d902      	bls.n	80083e4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80083de:	2300      	movs	r3, #0
 80083e0:	60fb      	str	r3, [r7, #12]
 80083e2:	e002      	b.n	80083ea <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80083e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80083e8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	68db      	ldr	r3, [r3, #12]
 80083ee:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80083f2:	d007      	beq.n	8008404 <HAL_SPI_Init+0xa0>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	68db      	ldr	r3, [r3, #12]
 80083f8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80083fc:	d002      	beq.n	8008404 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2200      	movs	r2, #0
 8008402:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	685b      	ldr	r3, [r3, #4]
 8008408:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	689b      	ldr	r3, [r3, #8]
 8008410:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008414:	431a      	orrs	r2, r3
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	691b      	ldr	r3, [r3, #16]
 800841a:	f003 0302 	and.w	r3, r3, #2
 800841e:	431a      	orrs	r2, r3
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	695b      	ldr	r3, [r3, #20]
 8008424:	f003 0301 	and.w	r3, r3, #1
 8008428:	431a      	orrs	r2, r3
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	699b      	ldr	r3, [r3, #24]
 800842e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008432:	431a      	orrs	r2, r3
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	69db      	ldr	r3, [r3, #28]
 8008438:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800843c:	431a      	orrs	r2, r3
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6a1b      	ldr	r3, [r3, #32]
 8008442:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008446:	ea42 0103 	orr.w	r1, r2, r3
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800844e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	430a      	orrs	r2, r1
 8008458:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	699b      	ldr	r3, [r3, #24]
 800845e:	0c1b      	lsrs	r3, r3, #16
 8008460:	f003 0204 	and.w	r2, r3, #4
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008468:	f003 0310 	and.w	r3, r3, #16
 800846c:	431a      	orrs	r2, r3
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008472:	f003 0308 	and.w	r3, r3, #8
 8008476:	431a      	orrs	r2, r3
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	68db      	ldr	r3, [r3, #12]
 800847c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008480:	ea42 0103 	orr.w	r1, r2, r3
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	430a      	orrs	r2, r1
 8008490:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2200      	movs	r2, #0
 8008496:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2201      	movs	r2, #1
 800849c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80084a0:	2300      	movs	r3, #0
}
 80084a2:	4618      	mov	r0, r3
 80084a4:	3710      	adds	r7, #16
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bd80      	pop	{r7, pc}

080084aa <_ZdlPvj>:
 80084aa:	f000 b800 	b.w	80084ae <_ZdlPv>

080084ae <_ZdlPv>:
 80084ae:	f000 b85b 	b.w	8008568 <free>
	...

080084b4 <__assert_func>:
 80084b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80084b6:	4614      	mov	r4, r2
 80084b8:	461a      	mov	r2, r3
 80084ba:	4b09      	ldr	r3, [pc, #36]	; (80084e0 <__assert_func+0x2c>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	4605      	mov	r5, r0
 80084c0:	68d8      	ldr	r0, [r3, #12]
 80084c2:	b14c      	cbz	r4, 80084d8 <__assert_func+0x24>
 80084c4:	4b07      	ldr	r3, [pc, #28]	; (80084e4 <__assert_func+0x30>)
 80084c6:	9100      	str	r1, [sp, #0]
 80084c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80084cc:	4906      	ldr	r1, [pc, #24]	; (80084e8 <__assert_func+0x34>)
 80084ce:	462b      	mov	r3, r5
 80084d0:	f000 f814 	bl	80084fc <fiprintf>
 80084d4:	f000 fd04 	bl	8008ee0 <abort>
 80084d8:	4b04      	ldr	r3, [pc, #16]	; (80084ec <__assert_func+0x38>)
 80084da:	461c      	mov	r4, r3
 80084dc:	e7f3      	b.n	80084c6 <__assert_func+0x12>
 80084de:	bf00      	nop
 80084e0:	2000021c 	.word	0x2000021c
 80084e4:	08009920 	.word	0x08009920
 80084e8:	0800992d 	.word	0x0800992d
 80084ec:	0800995b 	.word	0x0800995b

080084f0 <__errno>:
 80084f0:	4b01      	ldr	r3, [pc, #4]	; (80084f8 <__errno+0x8>)
 80084f2:	6818      	ldr	r0, [r3, #0]
 80084f4:	4770      	bx	lr
 80084f6:	bf00      	nop
 80084f8:	2000021c 	.word	0x2000021c

080084fc <fiprintf>:
 80084fc:	b40e      	push	{r1, r2, r3}
 80084fe:	b503      	push	{r0, r1, lr}
 8008500:	4601      	mov	r1, r0
 8008502:	ab03      	add	r3, sp, #12
 8008504:	4805      	ldr	r0, [pc, #20]	; (800851c <fiprintf+0x20>)
 8008506:	f853 2b04 	ldr.w	r2, [r3], #4
 800850a:	6800      	ldr	r0, [r0, #0]
 800850c:	9301      	str	r3, [sp, #4]
 800850e:	f000 f953 	bl	80087b8 <_vfiprintf_r>
 8008512:	b002      	add	sp, #8
 8008514:	f85d eb04 	ldr.w	lr, [sp], #4
 8008518:	b003      	add	sp, #12
 800851a:	4770      	bx	lr
 800851c:	2000021c 	.word	0x2000021c

08008520 <__libc_init_array>:
 8008520:	b570      	push	{r4, r5, r6, lr}
 8008522:	4d0d      	ldr	r5, [pc, #52]	; (8008558 <__libc_init_array+0x38>)
 8008524:	4c0d      	ldr	r4, [pc, #52]	; (800855c <__libc_init_array+0x3c>)
 8008526:	1b64      	subs	r4, r4, r5
 8008528:	10a4      	asrs	r4, r4, #2
 800852a:	2600      	movs	r6, #0
 800852c:	42a6      	cmp	r6, r4
 800852e:	d109      	bne.n	8008544 <__libc_init_array+0x24>
 8008530:	4d0b      	ldr	r5, [pc, #44]	; (8008560 <__libc_init_array+0x40>)
 8008532:	4c0c      	ldr	r4, [pc, #48]	; (8008564 <__libc_init_array+0x44>)
 8008534:	f000 fff8 	bl	8009528 <_init>
 8008538:	1b64      	subs	r4, r4, r5
 800853a:	10a4      	asrs	r4, r4, #2
 800853c:	2600      	movs	r6, #0
 800853e:	42a6      	cmp	r6, r4
 8008540:	d105      	bne.n	800854e <__libc_init_array+0x2e>
 8008542:	bd70      	pop	{r4, r5, r6, pc}
 8008544:	f855 3b04 	ldr.w	r3, [r5], #4
 8008548:	4798      	blx	r3
 800854a:	3601      	adds	r6, #1
 800854c:	e7ee      	b.n	800852c <__libc_init_array+0xc>
 800854e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008552:	4798      	blx	r3
 8008554:	3601      	adds	r6, #1
 8008556:	e7f2      	b.n	800853e <__libc_init_array+0x1e>
 8008558:	080099f4 	.word	0x080099f4
 800855c:	080099f4 	.word	0x080099f4
 8008560:	080099f4 	.word	0x080099f4
 8008564:	080099fc 	.word	0x080099fc

08008568 <free>:
 8008568:	4b02      	ldr	r3, [pc, #8]	; (8008574 <free+0xc>)
 800856a:	4601      	mov	r1, r0
 800856c:	6818      	ldr	r0, [r3, #0]
 800856e:	f000 b819 	b.w	80085a4 <_free_r>
 8008572:	bf00      	nop
 8008574:	2000021c 	.word	0x2000021c

08008578 <memcpy>:
 8008578:	440a      	add	r2, r1
 800857a:	4291      	cmp	r1, r2
 800857c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008580:	d100      	bne.n	8008584 <memcpy+0xc>
 8008582:	4770      	bx	lr
 8008584:	b510      	push	{r4, lr}
 8008586:	f811 4b01 	ldrb.w	r4, [r1], #1
 800858a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800858e:	4291      	cmp	r1, r2
 8008590:	d1f9      	bne.n	8008586 <memcpy+0xe>
 8008592:	bd10      	pop	{r4, pc}

08008594 <memset>:
 8008594:	4402      	add	r2, r0
 8008596:	4603      	mov	r3, r0
 8008598:	4293      	cmp	r3, r2
 800859a:	d100      	bne.n	800859e <memset+0xa>
 800859c:	4770      	bx	lr
 800859e:	f803 1b01 	strb.w	r1, [r3], #1
 80085a2:	e7f9      	b.n	8008598 <memset+0x4>

080085a4 <_free_r>:
 80085a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80085a6:	2900      	cmp	r1, #0
 80085a8:	d044      	beq.n	8008634 <_free_r+0x90>
 80085aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085ae:	9001      	str	r0, [sp, #4]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	f1a1 0404 	sub.w	r4, r1, #4
 80085b6:	bfb8      	it	lt
 80085b8:	18e4      	addlt	r4, r4, r3
 80085ba:	f000 feb9 	bl	8009330 <__malloc_lock>
 80085be:	4a1e      	ldr	r2, [pc, #120]	; (8008638 <_free_r+0x94>)
 80085c0:	9801      	ldr	r0, [sp, #4]
 80085c2:	6813      	ldr	r3, [r2, #0]
 80085c4:	b933      	cbnz	r3, 80085d4 <_free_r+0x30>
 80085c6:	6063      	str	r3, [r4, #4]
 80085c8:	6014      	str	r4, [r2, #0]
 80085ca:	b003      	add	sp, #12
 80085cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80085d0:	f000 beb4 	b.w	800933c <__malloc_unlock>
 80085d4:	42a3      	cmp	r3, r4
 80085d6:	d908      	bls.n	80085ea <_free_r+0x46>
 80085d8:	6825      	ldr	r5, [r4, #0]
 80085da:	1961      	adds	r1, r4, r5
 80085dc:	428b      	cmp	r3, r1
 80085de:	bf01      	itttt	eq
 80085e0:	6819      	ldreq	r1, [r3, #0]
 80085e2:	685b      	ldreq	r3, [r3, #4]
 80085e4:	1949      	addeq	r1, r1, r5
 80085e6:	6021      	streq	r1, [r4, #0]
 80085e8:	e7ed      	b.n	80085c6 <_free_r+0x22>
 80085ea:	461a      	mov	r2, r3
 80085ec:	685b      	ldr	r3, [r3, #4]
 80085ee:	b10b      	cbz	r3, 80085f4 <_free_r+0x50>
 80085f0:	42a3      	cmp	r3, r4
 80085f2:	d9fa      	bls.n	80085ea <_free_r+0x46>
 80085f4:	6811      	ldr	r1, [r2, #0]
 80085f6:	1855      	adds	r5, r2, r1
 80085f8:	42a5      	cmp	r5, r4
 80085fa:	d10b      	bne.n	8008614 <_free_r+0x70>
 80085fc:	6824      	ldr	r4, [r4, #0]
 80085fe:	4421      	add	r1, r4
 8008600:	1854      	adds	r4, r2, r1
 8008602:	42a3      	cmp	r3, r4
 8008604:	6011      	str	r1, [r2, #0]
 8008606:	d1e0      	bne.n	80085ca <_free_r+0x26>
 8008608:	681c      	ldr	r4, [r3, #0]
 800860a:	685b      	ldr	r3, [r3, #4]
 800860c:	6053      	str	r3, [r2, #4]
 800860e:	4421      	add	r1, r4
 8008610:	6011      	str	r1, [r2, #0]
 8008612:	e7da      	b.n	80085ca <_free_r+0x26>
 8008614:	d902      	bls.n	800861c <_free_r+0x78>
 8008616:	230c      	movs	r3, #12
 8008618:	6003      	str	r3, [r0, #0]
 800861a:	e7d6      	b.n	80085ca <_free_r+0x26>
 800861c:	6825      	ldr	r5, [r4, #0]
 800861e:	1961      	adds	r1, r4, r5
 8008620:	428b      	cmp	r3, r1
 8008622:	bf04      	itt	eq
 8008624:	6819      	ldreq	r1, [r3, #0]
 8008626:	685b      	ldreq	r3, [r3, #4]
 8008628:	6063      	str	r3, [r4, #4]
 800862a:	bf04      	itt	eq
 800862c:	1949      	addeq	r1, r1, r5
 800862e:	6021      	streq	r1, [r4, #0]
 8008630:	6054      	str	r4, [r2, #4]
 8008632:	e7ca      	b.n	80085ca <_free_r+0x26>
 8008634:	b003      	add	sp, #12
 8008636:	bd30      	pop	{r4, r5, pc}
 8008638:	20000744 	.word	0x20000744

0800863c <sbrk_aligned>:
 800863c:	b570      	push	{r4, r5, r6, lr}
 800863e:	4e0e      	ldr	r6, [pc, #56]	; (8008678 <sbrk_aligned+0x3c>)
 8008640:	460c      	mov	r4, r1
 8008642:	6831      	ldr	r1, [r6, #0]
 8008644:	4605      	mov	r5, r0
 8008646:	b911      	cbnz	r1, 800864e <sbrk_aligned+0x12>
 8008648:	f000 fb7a 	bl	8008d40 <_sbrk_r>
 800864c:	6030      	str	r0, [r6, #0]
 800864e:	4621      	mov	r1, r4
 8008650:	4628      	mov	r0, r5
 8008652:	f000 fb75 	bl	8008d40 <_sbrk_r>
 8008656:	1c43      	adds	r3, r0, #1
 8008658:	d00a      	beq.n	8008670 <sbrk_aligned+0x34>
 800865a:	1cc4      	adds	r4, r0, #3
 800865c:	f024 0403 	bic.w	r4, r4, #3
 8008660:	42a0      	cmp	r0, r4
 8008662:	d007      	beq.n	8008674 <sbrk_aligned+0x38>
 8008664:	1a21      	subs	r1, r4, r0
 8008666:	4628      	mov	r0, r5
 8008668:	f000 fb6a 	bl	8008d40 <_sbrk_r>
 800866c:	3001      	adds	r0, #1
 800866e:	d101      	bne.n	8008674 <sbrk_aligned+0x38>
 8008670:	f04f 34ff 	mov.w	r4, #4294967295
 8008674:	4620      	mov	r0, r4
 8008676:	bd70      	pop	{r4, r5, r6, pc}
 8008678:	20000748 	.word	0x20000748

0800867c <_malloc_r>:
 800867c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008680:	1ccd      	adds	r5, r1, #3
 8008682:	f025 0503 	bic.w	r5, r5, #3
 8008686:	3508      	adds	r5, #8
 8008688:	2d0c      	cmp	r5, #12
 800868a:	bf38      	it	cc
 800868c:	250c      	movcc	r5, #12
 800868e:	2d00      	cmp	r5, #0
 8008690:	4607      	mov	r7, r0
 8008692:	db01      	blt.n	8008698 <_malloc_r+0x1c>
 8008694:	42a9      	cmp	r1, r5
 8008696:	d905      	bls.n	80086a4 <_malloc_r+0x28>
 8008698:	230c      	movs	r3, #12
 800869a:	603b      	str	r3, [r7, #0]
 800869c:	2600      	movs	r6, #0
 800869e:	4630      	mov	r0, r6
 80086a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086a4:	4e2e      	ldr	r6, [pc, #184]	; (8008760 <_malloc_r+0xe4>)
 80086a6:	f000 fe43 	bl	8009330 <__malloc_lock>
 80086aa:	6833      	ldr	r3, [r6, #0]
 80086ac:	461c      	mov	r4, r3
 80086ae:	bb34      	cbnz	r4, 80086fe <_malloc_r+0x82>
 80086b0:	4629      	mov	r1, r5
 80086b2:	4638      	mov	r0, r7
 80086b4:	f7ff ffc2 	bl	800863c <sbrk_aligned>
 80086b8:	1c43      	adds	r3, r0, #1
 80086ba:	4604      	mov	r4, r0
 80086bc:	d14d      	bne.n	800875a <_malloc_r+0xde>
 80086be:	6834      	ldr	r4, [r6, #0]
 80086c0:	4626      	mov	r6, r4
 80086c2:	2e00      	cmp	r6, #0
 80086c4:	d140      	bne.n	8008748 <_malloc_r+0xcc>
 80086c6:	6823      	ldr	r3, [r4, #0]
 80086c8:	4631      	mov	r1, r6
 80086ca:	4638      	mov	r0, r7
 80086cc:	eb04 0803 	add.w	r8, r4, r3
 80086d0:	f000 fb36 	bl	8008d40 <_sbrk_r>
 80086d4:	4580      	cmp	r8, r0
 80086d6:	d13a      	bne.n	800874e <_malloc_r+0xd2>
 80086d8:	6821      	ldr	r1, [r4, #0]
 80086da:	3503      	adds	r5, #3
 80086dc:	1a6d      	subs	r5, r5, r1
 80086de:	f025 0503 	bic.w	r5, r5, #3
 80086e2:	3508      	adds	r5, #8
 80086e4:	2d0c      	cmp	r5, #12
 80086e6:	bf38      	it	cc
 80086e8:	250c      	movcc	r5, #12
 80086ea:	4629      	mov	r1, r5
 80086ec:	4638      	mov	r0, r7
 80086ee:	f7ff ffa5 	bl	800863c <sbrk_aligned>
 80086f2:	3001      	adds	r0, #1
 80086f4:	d02b      	beq.n	800874e <_malloc_r+0xd2>
 80086f6:	6823      	ldr	r3, [r4, #0]
 80086f8:	442b      	add	r3, r5
 80086fa:	6023      	str	r3, [r4, #0]
 80086fc:	e00e      	b.n	800871c <_malloc_r+0xa0>
 80086fe:	6822      	ldr	r2, [r4, #0]
 8008700:	1b52      	subs	r2, r2, r5
 8008702:	d41e      	bmi.n	8008742 <_malloc_r+0xc6>
 8008704:	2a0b      	cmp	r2, #11
 8008706:	d916      	bls.n	8008736 <_malloc_r+0xba>
 8008708:	1961      	adds	r1, r4, r5
 800870a:	42a3      	cmp	r3, r4
 800870c:	6025      	str	r5, [r4, #0]
 800870e:	bf18      	it	ne
 8008710:	6059      	strne	r1, [r3, #4]
 8008712:	6863      	ldr	r3, [r4, #4]
 8008714:	bf08      	it	eq
 8008716:	6031      	streq	r1, [r6, #0]
 8008718:	5162      	str	r2, [r4, r5]
 800871a:	604b      	str	r3, [r1, #4]
 800871c:	4638      	mov	r0, r7
 800871e:	f104 060b 	add.w	r6, r4, #11
 8008722:	f000 fe0b 	bl	800933c <__malloc_unlock>
 8008726:	f026 0607 	bic.w	r6, r6, #7
 800872a:	1d23      	adds	r3, r4, #4
 800872c:	1af2      	subs	r2, r6, r3
 800872e:	d0b6      	beq.n	800869e <_malloc_r+0x22>
 8008730:	1b9b      	subs	r3, r3, r6
 8008732:	50a3      	str	r3, [r4, r2]
 8008734:	e7b3      	b.n	800869e <_malloc_r+0x22>
 8008736:	6862      	ldr	r2, [r4, #4]
 8008738:	42a3      	cmp	r3, r4
 800873a:	bf0c      	ite	eq
 800873c:	6032      	streq	r2, [r6, #0]
 800873e:	605a      	strne	r2, [r3, #4]
 8008740:	e7ec      	b.n	800871c <_malloc_r+0xa0>
 8008742:	4623      	mov	r3, r4
 8008744:	6864      	ldr	r4, [r4, #4]
 8008746:	e7b2      	b.n	80086ae <_malloc_r+0x32>
 8008748:	4634      	mov	r4, r6
 800874a:	6876      	ldr	r6, [r6, #4]
 800874c:	e7b9      	b.n	80086c2 <_malloc_r+0x46>
 800874e:	230c      	movs	r3, #12
 8008750:	603b      	str	r3, [r7, #0]
 8008752:	4638      	mov	r0, r7
 8008754:	f000 fdf2 	bl	800933c <__malloc_unlock>
 8008758:	e7a1      	b.n	800869e <_malloc_r+0x22>
 800875a:	6025      	str	r5, [r4, #0]
 800875c:	e7de      	b.n	800871c <_malloc_r+0xa0>
 800875e:	bf00      	nop
 8008760:	20000744 	.word	0x20000744

08008764 <__sfputc_r>:
 8008764:	6893      	ldr	r3, [r2, #8]
 8008766:	3b01      	subs	r3, #1
 8008768:	2b00      	cmp	r3, #0
 800876a:	b410      	push	{r4}
 800876c:	6093      	str	r3, [r2, #8]
 800876e:	da08      	bge.n	8008782 <__sfputc_r+0x1e>
 8008770:	6994      	ldr	r4, [r2, #24]
 8008772:	42a3      	cmp	r3, r4
 8008774:	db01      	blt.n	800877a <__sfputc_r+0x16>
 8008776:	290a      	cmp	r1, #10
 8008778:	d103      	bne.n	8008782 <__sfputc_r+0x1e>
 800877a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800877e:	f000 baef 	b.w	8008d60 <__swbuf_r>
 8008782:	6813      	ldr	r3, [r2, #0]
 8008784:	1c58      	adds	r0, r3, #1
 8008786:	6010      	str	r0, [r2, #0]
 8008788:	7019      	strb	r1, [r3, #0]
 800878a:	4608      	mov	r0, r1
 800878c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008790:	4770      	bx	lr

08008792 <__sfputs_r>:
 8008792:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008794:	4606      	mov	r6, r0
 8008796:	460f      	mov	r7, r1
 8008798:	4614      	mov	r4, r2
 800879a:	18d5      	adds	r5, r2, r3
 800879c:	42ac      	cmp	r4, r5
 800879e:	d101      	bne.n	80087a4 <__sfputs_r+0x12>
 80087a0:	2000      	movs	r0, #0
 80087a2:	e007      	b.n	80087b4 <__sfputs_r+0x22>
 80087a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087a8:	463a      	mov	r2, r7
 80087aa:	4630      	mov	r0, r6
 80087ac:	f7ff ffda 	bl	8008764 <__sfputc_r>
 80087b0:	1c43      	adds	r3, r0, #1
 80087b2:	d1f3      	bne.n	800879c <__sfputs_r+0xa>
 80087b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080087b8 <_vfiprintf_r>:
 80087b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087bc:	460d      	mov	r5, r1
 80087be:	b09d      	sub	sp, #116	; 0x74
 80087c0:	4614      	mov	r4, r2
 80087c2:	4698      	mov	r8, r3
 80087c4:	4606      	mov	r6, r0
 80087c6:	b118      	cbz	r0, 80087d0 <_vfiprintf_r+0x18>
 80087c8:	6983      	ldr	r3, [r0, #24]
 80087ca:	b90b      	cbnz	r3, 80087d0 <_vfiprintf_r+0x18>
 80087cc:	f000 fcaa 	bl	8009124 <__sinit>
 80087d0:	4b89      	ldr	r3, [pc, #548]	; (80089f8 <_vfiprintf_r+0x240>)
 80087d2:	429d      	cmp	r5, r3
 80087d4:	d11b      	bne.n	800880e <_vfiprintf_r+0x56>
 80087d6:	6875      	ldr	r5, [r6, #4]
 80087d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087da:	07d9      	lsls	r1, r3, #31
 80087dc:	d405      	bmi.n	80087ea <_vfiprintf_r+0x32>
 80087de:	89ab      	ldrh	r3, [r5, #12]
 80087e0:	059a      	lsls	r2, r3, #22
 80087e2:	d402      	bmi.n	80087ea <_vfiprintf_r+0x32>
 80087e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087e6:	f000 fd3b 	bl	8009260 <__retarget_lock_acquire_recursive>
 80087ea:	89ab      	ldrh	r3, [r5, #12]
 80087ec:	071b      	lsls	r3, r3, #28
 80087ee:	d501      	bpl.n	80087f4 <_vfiprintf_r+0x3c>
 80087f0:	692b      	ldr	r3, [r5, #16]
 80087f2:	b9eb      	cbnz	r3, 8008830 <_vfiprintf_r+0x78>
 80087f4:	4629      	mov	r1, r5
 80087f6:	4630      	mov	r0, r6
 80087f8:	f000 fb04 	bl	8008e04 <__swsetup_r>
 80087fc:	b1c0      	cbz	r0, 8008830 <_vfiprintf_r+0x78>
 80087fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008800:	07dc      	lsls	r4, r3, #31
 8008802:	d50e      	bpl.n	8008822 <_vfiprintf_r+0x6a>
 8008804:	f04f 30ff 	mov.w	r0, #4294967295
 8008808:	b01d      	add	sp, #116	; 0x74
 800880a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800880e:	4b7b      	ldr	r3, [pc, #492]	; (80089fc <_vfiprintf_r+0x244>)
 8008810:	429d      	cmp	r5, r3
 8008812:	d101      	bne.n	8008818 <_vfiprintf_r+0x60>
 8008814:	68b5      	ldr	r5, [r6, #8]
 8008816:	e7df      	b.n	80087d8 <_vfiprintf_r+0x20>
 8008818:	4b79      	ldr	r3, [pc, #484]	; (8008a00 <_vfiprintf_r+0x248>)
 800881a:	429d      	cmp	r5, r3
 800881c:	bf08      	it	eq
 800881e:	68f5      	ldreq	r5, [r6, #12]
 8008820:	e7da      	b.n	80087d8 <_vfiprintf_r+0x20>
 8008822:	89ab      	ldrh	r3, [r5, #12]
 8008824:	0598      	lsls	r0, r3, #22
 8008826:	d4ed      	bmi.n	8008804 <_vfiprintf_r+0x4c>
 8008828:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800882a:	f000 fd1a 	bl	8009262 <__retarget_lock_release_recursive>
 800882e:	e7e9      	b.n	8008804 <_vfiprintf_r+0x4c>
 8008830:	2300      	movs	r3, #0
 8008832:	9309      	str	r3, [sp, #36]	; 0x24
 8008834:	2320      	movs	r3, #32
 8008836:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800883a:	f8cd 800c 	str.w	r8, [sp, #12]
 800883e:	2330      	movs	r3, #48	; 0x30
 8008840:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008a04 <_vfiprintf_r+0x24c>
 8008844:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008848:	f04f 0901 	mov.w	r9, #1
 800884c:	4623      	mov	r3, r4
 800884e:	469a      	mov	sl, r3
 8008850:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008854:	b10a      	cbz	r2, 800885a <_vfiprintf_r+0xa2>
 8008856:	2a25      	cmp	r2, #37	; 0x25
 8008858:	d1f9      	bne.n	800884e <_vfiprintf_r+0x96>
 800885a:	ebba 0b04 	subs.w	fp, sl, r4
 800885e:	d00b      	beq.n	8008878 <_vfiprintf_r+0xc0>
 8008860:	465b      	mov	r3, fp
 8008862:	4622      	mov	r2, r4
 8008864:	4629      	mov	r1, r5
 8008866:	4630      	mov	r0, r6
 8008868:	f7ff ff93 	bl	8008792 <__sfputs_r>
 800886c:	3001      	adds	r0, #1
 800886e:	f000 80aa 	beq.w	80089c6 <_vfiprintf_r+0x20e>
 8008872:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008874:	445a      	add	r2, fp
 8008876:	9209      	str	r2, [sp, #36]	; 0x24
 8008878:	f89a 3000 	ldrb.w	r3, [sl]
 800887c:	2b00      	cmp	r3, #0
 800887e:	f000 80a2 	beq.w	80089c6 <_vfiprintf_r+0x20e>
 8008882:	2300      	movs	r3, #0
 8008884:	f04f 32ff 	mov.w	r2, #4294967295
 8008888:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800888c:	f10a 0a01 	add.w	sl, sl, #1
 8008890:	9304      	str	r3, [sp, #16]
 8008892:	9307      	str	r3, [sp, #28]
 8008894:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008898:	931a      	str	r3, [sp, #104]	; 0x68
 800889a:	4654      	mov	r4, sl
 800889c:	2205      	movs	r2, #5
 800889e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088a2:	4858      	ldr	r0, [pc, #352]	; (8008a04 <_vfiprintf_r+0x24c>)
 80088a4:	f7f7 fcac 	bl	8000200 <memchr>
 80088a8:	9a04      	ldr	r2, [sp, #16]
 80088aa:	b9d8      	cbnz	r0, 80088e4 <_vfiprintf_r+0x12c>
 80088ac:	06d1      	lsls	r1, r2, #27
 80088ae:	bf44      	itt	mi
 80088b0:	2320      	movmi	r3, #32
 80088b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088b6:	0713      	lsls	r3, r2, #28
 80088b8:	bf44      	itt	mi
 80088ba:	232b      	movmi	r3, #43	; 0x2b
 80088bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088c0:	f89a 3000 	ldrb.w	r3, [sl]
 80088c4:	2b2a      	cmp	r3, #42	; 0x2a
 80088c6:	d015      	beq.n	80088f4 <_vfiprintf_r+0x13c>
 80088c8:	9a07      	ldr	r2, [sp, #28]
 80088ca:	4654      	mov	r4, sl
 80088cc:	2000      	movs	r0, #0
 80088ce:	f04f 0c0a 	mov.w	ip, #10
 80088d2:	4621      	mov	r1, r4
 80088d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80088d8:	3b30      	subs	r3, #48	; 0x30
 80088da:	2b09      	cmp	r3, #9
 80088dc:	d94e      	bls.n	800897c <_vfiprintf_r+0x1c4>
 80088de:	b1b0      	cbz	r0, 800890e <_vfiprintf_r+0x156>
 80088e0:	9207      	str	r2, [sp, #28]
 80088e2:	e014      	b.n	800890e <_vfiprintf_r+0x156>
 80088e4:	eba0 0308 	sub.w	r3, r0, r8
 80088e8:	fa09 f303 	lsl.w	r3, r9, r3
 80088ec:	4313      	orrs	r3, r2
 80088ee:	9304      	str	r3, [sp, #16]
 80088f0:	46a2      	mov	sl, r4
 80088f2:	e7d2      	b.n	800889a <_vfiprintf_r+0xe2>
 80088f4:	9b03      	ldr	r3, [sp, #12]
 80088f6:	1d19      	adds	r1, r3, #4
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	9103      	str	r1, [sp, #12]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	bfbb      	ittet	lt
 8008900:	425b      	neglt	r3, r3
 8008902:	f042 0202 	orrlt.w	r2, r2, #2
 8008906:	9307      	strge	r3, [sp, #28]
 8008908:	9307      	strlt	r3, [sp, #28]
 800890a:	bfb8      	it	lt
 800890c:	9204      	strlt	r2, [sp, #16]
 800890e:	7823      	ldrb	r3, [r4, #0]
 8008910:	2b2e      	cmp	r3, #46	; 0x2e
 8008912:	d10c      	bne.n	800892e <_vfiprintf_r+0x176>
 8008914:	7863      	ldrb	r3, [r4, #1]
 8008916:	2b2a      	cmp	r3, #42	; 0x2a
 8008918:	d135      	bne.n	8008986 <_vfiprintf_r+0x1ce>
 800891a:	9b03      	ldr	r3, [sp, #12]
 800891c:	1d1a      	adds	r2, r3, #4
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	9203      	str	r2, [sp, #12]
 8008922:	2b00      	cmp	r3, #0
 8008924:	bfb8      	it	lt
 8008926:	f04f 33ff 	movlt.w	r3, #4294967295
 800892a:	3402      	adds	r4, #2
 800892c:	9305      	str	r3, [sp, #20]
 800892e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008a14 <_vfiprintf_r+0x25c>
 8008932:	7821      	ldrb	r1, [r4, #0]
 8008934:	2203      	movs	r2, #3
 8008936:	4650      	mov	r0, sl
 8008938:	f7f7 fc62 	bl	8000200 <memchr>
 800893c:	b140      	cbz	r0, 8008950 <_vfiprintf_r+0x198>
 800893e:	2340      	movs	r3, #64	; 0x40
 8008940:	eba0 000a 	sub.w	r0, r0, sl
 8008944:	fa03 f000 	lsl.w	r0, r3, r0
 8008948:	9b04      	ldr	r3, [sp, #16]
 800894a:	4303      	orrs	r3, r0
 800894c:	3401      	adds	r4, #1
 800894e:	9304      	str	r3, [sp, #16]
 8008950:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008954:	482c      	ldr	r0, [pc, #176]	; (8008a08 <_vfiprintf_r+0x250>)
 8008956:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800895a:	2206      	movs	r2, #6
 800895c:	f7f7 fc50 	bl	8000200 <memchr>
 8008960:	2800      	cmp	r0, #0
 8008962:	d03f      	beq.n	80089e4 <_vfiprintf_r+0x22c>
 8008964:	4b29      	ldr	r3, [pc, #164]	; (8008a0c <_vfiprintf_r+0x254>)
 8008966:	bb1b      	cbnz	r3, 80089b0 <_vfiprintf_r+0x1f8>
 8008968:	9b03      	ldr	r3, [sp, #12]
 800896a:	3307      	adds	r3, #7
 800896c:	f023 0307 	bic.w	r3, r3, #7
 8008970:	3308      	adds	r3, #8
 8008972:	9303      	str	r3, [sp, #12]
 8008974:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008976:	443b      	add	r3, r7
 8008978:	9309      	str	r3, [sp, #36]	; 0x24
 800897a:	e767      	b.n	800884c <_vfiprintf_r+0x94>
 800897c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008980:	460c      	mov	r4, r1
 8008982:	2001      	movs	r0, #1
 8008984:	e7a5      	b.n	80088d2 <_vfiprintf_r+0x11a>
 8008986:	2300      	movs	r3, #0
 8008988:	3401      	adds	r4, #1
 800898a:	9305      	str	r3, [sp, #20]
 800898c:	4619      	mov	r1, r3
 800898e:	f04f 0c0a 	mov.w	ip, #10
 8008992:	4620      	mov	r0, r4
 8008994:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008998:	3a30      	subs	r2, #48	; 0x30
 800899a:	2a09      	cmp	r2, #9
 800899c:	d903      	bls.n	80089a6 <_vfiprintf_r+0x1ee>
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d0c5      	beq.n	800892e <_vfiprintf_r+0x176>
 80089a2:	9105      	str	r1, [sp, #20]
 80089a4:	e7c3      	b.n	800892e <_vfiprintf_r+0x176>
 80089a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80089aa:	4604      	mov	r4, r0
 80089ac:	2301      	movs	r3, #1
 80089ae:	e7f0      	b.n	8008992 <_vfiprintf_r+0x1da>
 80089b0:	ab03      	add	r3, sp, #12
 80089b2:	9300      	str	r3, [sp, #0]
 80089b4:	462a      	mov	r2, r5
 80089b6:	4b16      	ldr	r3, [pc, #88]	; (8008a10 <_vfiprintf_r+0x258>)
 80089b8:	a904      	add	r1, sp, #16
 80089ba:	4630      	mov	r0, r6
 80089bc:	f3af 8000 	nop.w
 80089c0:	4607      	mov	r7, r0
 80089c2:	1c78      	adds	r0, r7, #1
 80089c4:	d1d6      	bne.n	8008974 <_vfiprintf_r+0x1bc>
 80089c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80089c8:	07d9      	lsls	r1, r3, #31
 80089ca:	d405      	bmi.n	80089d8 <_vfiprintf_r+0x220>
 80089cc:	89ab      	ldrh	r3, [r5, #12]
 80089ce:	059a      	lsls	r2, r3, #22
 80089d0:	d402      	bmi.n	80089d8 <_vfiprintf_r+0x220>
 80089d2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80089d4:	f000 fc45 	bl	8009262 <__retarget_lock_release_recursive>
 80089d8:	89ab      	ldrh	r3, [r5, #12]
 80089da:	065b      	lsls	r3, r3, #25
 80089dc:	f53f af12 	bmi.w	8008804 <_vfiprintf_r+0x4c>
 80089e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80089e2:	e711      	b.n	8008808 <_vfiprintf_r+0x50>
 80089e4:	ab03      	add	r3, sp, #12
 80089e6:	9300      	str	r3, [sp, #0]
 80089e8:	462a      	mov	r2, r5
 80089ea:	4b09      	ldr	r3, [pc, #36]	; (8008a10 <_vfiprintf_r+0x258>)
 80089ec:	a904      	add	r1, sp, #16
 80089ee:	4630      	mov	r0, r6
 80089f0:	f000 f880 	bl	8008af4 <_printf_i>
 80089f4:	e7e4      	b.n	80089c0 <_vfiprintf_r+0x208>
 80089f6:	bf00      	nop
 80089f8:	080099b4 	.word	0x080099b4
 80089fc:	080099d4 	.word	0x080099d4
 8008a00:	08009994 	.word	0x08009994
 8008a04:	08009960 	.word	0x08009960
 8008a08:	0800996a 	.word	0x0800996a
 8008a0c:	00000000 	.word	0x00000000
 8008a10:	08008793 	.word	0x08008793
 8008a14:	08009966 	.word	0x08009966

08008a18 <_printf_common>:
 8008a18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a1c:	4616      	mov	r6, r2
 8008a1e:	4699      	mov	r9, r3
 8008a20:	688a      	ldr	r2, [r1, #8]
 8008a22:	690b      	ldr	r3, [r1, #16]
 8008a24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008a28:	4293      	cmp	r3, r2
 8008a2a:	bfb8      	it	lt
 8008a2c:	4613      	movlt	r3, r2
 8008a2e:	6033      	str	r3, [r6, #0]
 8008a30:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008a34:	4607      	mov	r7, r0
 8008a36:	460c      	mov	r4, r1
 8008a38:	b10a      	cbz	r2, 8008a3e <_printf_common+0x26>
 8008a3a:	3301      	adds	r3, #1
 8008a3c:	6033      	str	r3, [r6, #0]
 8008a3e:	6823      	ldr	r3, [r4, #0]
 8008a40:	0699      	lsls	r1, r3, #26
 8008a42:	bf42      	ittt	mi
 8008a44:	6833      	ldrmi	r3, [r6, #0]
 8008a46:	3302      	addmi	r3, #2
 8008a48:	6033      	strmi	r3, [r6, #0]
 8008a4a:	6825      	ldr	r5, [r4, #0]
 8008a4c:	f015 0506 	ands.w	r5, r5, #6
 8008a50:	d106      	bne.n	8008a60 <_printf_common+0x48>
 8008a52:	f104 0a19 	add.w	sl, r4, #25
 8008a56:	68e3      	ldr	r3, [r4, #12]
 8008a58:	6832      	ldr	r2, [r6, #0]
 8008a5a:	1a9b      	subs	r3, r3, r2
 8008a5c:	42ab      	cmp	r3, r5
 8008a5e:	dc26      	bgt.n	8008aae <_printf_common+0x96>
 8008a60:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008a64:	1e13      	subs	r3, r2, #0
 8008a66:	6822      	ldr	r2, [r4, #0]
 8008a68:	bf18      	it	ne
 8008a6a:	2301      	movne	r3, #1
 8008a6c:	0692      	lsls	r2, r2, #26
 8008a6e:	d42b      	bmi.n	8008ac8 <_printf_common+0xb0>
 8008a70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008a74:	4649      	mov	r1, r9
 8008a76:	4638      	mov	r0, r7
 8008a78:	47c0      	blx	r8
 8008a7a:	3001      	adds	r0, #1
 8008a7c:	d01e      	beq.n	8008abc <_printf_common+0xa4>
 8008a7e:	6823      	ldr	r3, [r4, #0]
 8008a80:	68e5      	ldr	r5, [r4, #12]
 8008a82:	6832      	ldr	r2, [r6, #0]
 8008a84:	f003 0306 	and.w	r3, r3, #6
 8008a88:	2b04      	cmp	r3, #4
 8008a8a:	bf08      	it	eq
 8008a8c:	1aad      	subeq	r5, r5, r2
 8008a8e:	68a3      	ldr	r3, [r4, #8]
 8008a90:	6922      	ldr	r2, [r4, #16]
 8008a92:	bf0c      	ite	eq
 8008a94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a98:	2500      	movne	r5, #0
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	bfc4      	itt	gt
 8008a9e:	1a9b      	subgt	r3, r3, r2
 8008aa0:	18ed      	addgt	r5, r5, r3
 8008aa2:	2600      	movs	r6, #0
 8008aa4:	341a      	adds	r4, #26
 8008aa6:	42b5      	cmp	r5, r6
 8008aa8:	d11a      	bne.n	8008ae0 <_printf_common+0xc8>
 8008aaa:	2000      	movs	r0, #0
 8008aac:	e008      	b.n	8008ac0 <_printf_common+0xa8>
 8008aae:	2301      	movs	r3, #1
 8008ab0:	4652      	mov	r2, sl
 8008ab2:	4649      	mov	r1, r9
 8008ab4:	4638      	mov	r0, r7
 8008ab6:	47c0      	blx	r8
 8008ab8:	3001      	adds	r0, #1
 8008aba:	d103      	bne.n	8008ac4 <_printf_common+0xac>
 8008abc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ac0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ac4:	3501      	adds	r5, #1
 8008ac6:	e7c6      	b.n	8008a56 <_printf_common+0x3e>
 8008ac8:	18e1      	adds	r1, r4, r3
 8008aca:	1c5a      	adds	r2, r3, #1
 8008acc:	2030      	movs	r0, #48	; 0x30
 8008ace:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008ad2:	4422      	add	r2, r4
 8008ad4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008ad8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008adc:	3302      	adds	r3, #2
 8008ade:	e7c7      	b.n	8008a70 <_printf_common+0x58>
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	4622      	mov	r2, r4
 8008ae4:	4649      	mov	r1, r9
 8008ae6:	4638      	mov	r0, r7
 8008ae8:	47c0      	blx	r8
 8008aea:	3001      	adds	r0, #1
 8008aec:	d0e6      	beq.n	8008abc <_printf_common+0xa4>
 8008aee:	3601      	adds	r6, #1
 8008af0:	e7d9      	b.n	8008aa6 <_printf_common+0x8e>
	...

08008af4 <_printf_i>:
 8008af4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008af8:	7e0f      	ldrb	r7, [r1, #24]
 8008afa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008afc:	2f78      	cmp	r7, #120	; 0x78
 8008afe:	4691      	mov	r9, r2
 8008b00:	4680      	mov	r8, r0
 8008b02:	460c      	mov	r4, r1
 8008b04:	469a      	mov	sl, r3
 8008b06:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008b0a:	d807      	bhi.n	8008b1c <_printf_i+0x28>
 8008b0c:	2f62      	cmp	r7, #98	; 0x62
 8008b0e:	d80a      	bhi.n	8008b26 <_printf_i+0x32>
 8008b10:	2f00      	cmp	r7, #0
 8008b12:	f000 80d8 	beq.w	8008cc6 <_printf_i+0x1d2>
 8008b16:	2f58      	cmp	r7, #88	; 0x58
 8008b18:	f000 80a3 	beq.w	8008c62 <_printf_i+0x16e>
 8008b1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008b24:	e03a      	b.n	8008b9c <_printf_i+0xa8>
 8008b26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008b2a:	2b15      	cmp	r3, #21
 8008b2c:	d8f6      	bhi.n	8008b1c <_printf_i+0x28>
 8008b2e:	a101      	add	r1, pc, #4	; (adr r1, 8008b34 <_printf_i+0x40>)
 8008b30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008b34:	08008b8d 	.word	0x08008b8d
 8008b38:	08008ba1 	.word	0x08008ba1
 8008b3c:	08008b1d 	.word	0x08008b1d
 8008b40:	08008b1d 	.word	0x08008b1d
 8008b44:	08008b1d 	.word	0x08008b1d
 8008b48:	08008b1d 	.word	0x08008b1d
 8008b4c:	08008ba1 	.word	0x08008ba1
 8008b50:	08008b1d 	.word	0x08008b1d
 8008b54:	08008b1d 	.word	0x08008b1d
 8008b58:	08008b1d 	.word	0x08008b1d
 8008b5c:	08008b1d 	.word	0x08008b1d
 8008b60:	08008cad 	.word	0x08008cad
 8008b64:	08008bd1 	.word	0x08008bd1
 8008b68:	08008c8f 	.word	0x08008c8f
 8008b6c:	08008b1d 	.word	0x08008b1d
 8008b70:	08008b1d 	.word	0x08008b1d
 8008b74:	08008ccf 	.word	0x08008ccf
 8008b78:	08008b1d 	.word	0x08008b1d
 8008b7c:	08008bd1 	.word	0x08008bd1
 8008b80:	08008b1d 	.word	0x08008b1d
 8008b84:	08008b1d 	.word	0x08008b1d
 8008b88:	08008c97 	.word	0x08008c97
 8008b8c:	682b      	ldr	r3, [r5, #0]
 8008b8e:	1d1a      	adds	r2, r3, #4
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	602a      	str	r2, [r5, #0]
 8008b94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	e0a3      	b.n	8008ce8 <_printf_i+0x1f4>
 8008ba0:	6820      	ldr	r0, [r4, #0]
 8008ba2:	6829      	ldr	r1, [r5, #0]
 8008ba4:	0606      	lsls	r6, r0, #24
 8008ba6:	f101 0304 	add.w	r3, r1, #4
 8008baa:	d50a      	bpl.n	8008bc2 <_printf_i+0xce>
 8008bac:	680e      	ldr	r6, [r1, #0]
 8008bae:	602b      	str	r3, [r5, #0]
 8008bb0:	2e00      	cmp	r6, #0
 8008bb2:	da03      	bge.n	8008bbc <_printf_i+0xc8>
 8008bb4:	232d      	movs	r3, #45	; 0x2d
 8008bb6:	4276      	negs	r6, r6
 8008bb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008bbc:	485e      	ldr	r0, [pc, #376]	; (8008d38 <_printf_i+0x244>)
 8008bbe:	230a      	movs	r3, #10
 8008bc0:	e019      	b.n	8008bf6 <_printf_i+0x102>
 8008bc2:	680e      	ldr	r6, [r1, #0]
 8008bc4:	602b      	str	r3, [r5, #0]
 8008bc6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008bca:	bf18      	it	ne
 8008bcc:	b236      	sxthne	r6, r6
 8008bce:	e7ef      	b.n	8008bb0 <_printf_i+0xbc>
 8008bd0:	682b      	ldr	r3, [r5, #0]
 8008bd2:	6820      	ldr	r0, [r4, #0]
 8008bd4:	1d19      	adds	r1, r3, #4
 8008bd6:	6029      	str	r1, [r5, #0]
 8008bd8:	0601      	lsls	r1, r0, #24
 8008bda:	d501      	bpl.n	8008be0 <_printf_i+0xec>
 8008bdc:	681e      	ldr	r6, [r3, #0]
 8008bde:	e002      	b.n	8008be6 <_printf_i+0xf2>
 8008be0:	0646      	lsls	r6, r0, #25
 8008be2:	d5fb      	bpl.n	8008bdc <_printf_i+0xe8>
 8008be4:	881e      	ldrh	r6, [r3, #0]
 8008be6:	4854      	ldr	r0, [pc, #336]	; (8008d38 <_printf_i+0x244>)
 8008be8:	2f6f      	cmp	r7, #111	; 0x6f
 8008bea:	bf0c      	ite	eq
 8008bec:	2308      	moveq	r3, #8
 8008bee:	230a      	movne	r3, #10
 8008bf0:	2100      	movs	r1, #0
 8008bf2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008bf6:	6865      	ldr	r5, [r4, #4]
 8008bf8:	60a5      	str	r5, [r4, #8]
 8008bfa:	2d00      	cmp	r5, #0
 8008bfc:	bfa2      	ittt	ge
 8008bfe:	6821      	ldrge	r1, [r4, #0]
 8008c00:	f021 0104 	bicge.w	r1, r1, #4
 8008c04:	6021      	strge	r1, [r4, #0]
 8008c06:	b90e      	cbnz	r6, 8008c0c <_printf_i+0x118>
 8008c08:	2d00      	cmp	r5, #0
 8008c0a:	d04d      	beq.n	8008ca8 <_printf_i+0x1b4>
 8008c0c:	4615      	mov	r5, r2
 8008c0e:	fbb6 f1f3 	udiv	r1, r6, r3
 8008c12:	fb03 6711 	mls	r7, r3, r1, r6
 8008c16:	5dc7      	ldrb	r7, [r0, r7]
 8008c18:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008c1c:	4637      	mov	r7, r6
 8008c1e:	42bb      	cmp	r3, r7
 8008c20:	460e      	mov	r6, r1
 8008c22:	d9f4      	bls.n	8008c0e <_printf_i+0x11a>
 8008c24:	2b08      	cmp	r3, #8
 8008c26:	d10b      	bne.n	8008c40 <_printf_i+0x14c>
 8008c28:	6823      	ldr	r3, [r4, #0]
 8008c2a:	07de      	lsls	r6, r3, #31
 8008c2c:	d508      	bpl.n	8008c40 <_printf_i+0x14c>
 8008c2e:	6923      	ldr	r3, [r4, #16]
 8008c30:	6861      	ldr	r1, [r4, #4]
 8008c32:	4299      	cmp	r1, r3
 8008c34:	bfde      	ittt	le
 8008c36:	2330      	movle	r3, #48	; 0x30
 8008c38:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008c3c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008c40:	1b52      	subs	r2, r2, r5
 8008c42:	6122      	str	r2, [r4, #16]
 8008c44:	f8cd a000 	str.w	sl, [sp]
 8008c48:	464b      	mov	r3, r9
 8008c4a:	aa03      	add	r2, sp, #12
 8008c4c:	4621      	mov	r1, r4
 8008c4e:	4640      	mov	r0, r8
 8008c50:	f7ff fee2 	bl	8008a18 <_printf_common>
 8008c54:	3001      	adds	r0, #1
 8008c56:	d14c      	bne.n	8008cf2 <_printf_i+0x1fe>
 8008c58:	f04f 30ff 	mov.w	r0, #4294967295
 8008c5c:	b004      	add	sp, #16
 8008c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c62:	4835      	ldr	r0, [pc, #212]	; (8008d38 <_printf_i+0x244>)
 8008c64:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008c68:	6829      	ldr	r1, [r5, #0]
 8008c6a:	6823      	ldr	r3, [r4, #0]
 8008c6c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008c70:	6029      	str	r1, [r5, #0]
 8008c72:	061d      	lsls	r5, r3, #24
 8008c74:	d514      	bpl.n	8008ca0 <_printf_i+0x1ac>
 8008c76:	07df      	lsls	r7, r3, #31
 8008c78:	bf44      	itt	mi
 8008c7a:	f043 0320 	orrmi.w	r3, r3, #32
 8008c7e:	6023      	strmi	r3, [r4, #0]
 8008c80:	b91e      	cbnz	r6, 8008c8a <_printf_i+0x196>
 8008c82:	6823      	ldr	r3, [r4, #0]
 8008c84:	f023 0320 	bic.w	r3, r3, #32
 8008c88:	6023      	str	r3, [r4, #0]
 8008c8a:	2310      	movs	r3, #16
 8008c8c:	e7b0      	b.n	8008bf0 <_printf_i+0xfc>
 8008c8e:	6823      	ldr	r3, [r4, #0]
 8008c90:	f043 0320 	orr.w	r3, r3, #32
 8008c94:	6023      	str	r3, [r4, #0]
 8008c96:	2378      	movs	r3, #120	; 0x78
 8008c98:	4828      	ldr	r0, [pc, #160]	; (8008d3c <_printf_i+0x248>)
 8008c9a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008c9e:	e7e3      	b.n	8008c68 <_printf_i+0x174>
 8008ca0:	0659      	lsls	r1, r3, #25
 8008ca2:	bf48      	it	mi
 8008ca4:	b2b6      	uxthmi	r6, r6
 8008ca6:	e7e6      	b.n	8008c76 <_printf_i+0x182>
 8008ca8:	4615      	mov	r5, r2
 8008caa:	e7bb      	b.n	8008c24 <_printf_i+0x130>
 8008cac:	682b      	ldr	r3, [r5, #0]
 8008cae:	6826      	ldr	r6, [r4, #0]
 8008cb0:	6961      	ldr	r1, [r4, #20]
 8008cb2:	1d18      	adds	r0, r3, #4
 8008cb4:	6028      	str	r0, [r5, #0]
 8008cb6:	0635      	lsls	r5, r6, #24
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	d501      	bpl.n	8008cc0 <_printf_i+0x1cc>
 8008cbc:	6019      	str	r1, [r3, #0]
 8008cbe:	e002      	b.n	8008cc6 <_printf_i+0x1d2>
 8008cc0:	0670      	lsls	r0, r6, #25
 8008cc2:	d5fb      	bpl.n	8008cbc <_printf_i+0x1c8>
 8008cc4:	8019      	strh	r1, [r3, #0]
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	6123      	str	r3, [r4, #16]
 8008cca:	4615      	mov	r5, r2
 8008ccc:	e7ba      	b.n	8008c44 <_printf_i+0x150>
 8008cce:	682b      	ldr	r3, [r5, #0]
 8008cd0:	1d1a      	adds	r2, r3, #4
 8008cd2:	602a      	str	r2, [r5, #0]
 8008cd4:	681d      	ldr	r5, [r3, #0]
 8008cd6:	6862      	ldr	r2, [r4, #4]
 8008cd8:	2100      	movs	r1, #0
 8008cda:	4628      	mov	r0, r5
 8008cdc:	f7f7 fa90 	bl	8000200 <memchr>
 8008ce0:	b108      	cbz	r0, 8008ce6 <_printf_i+0x1f2>
 8008ce2:	1b40      	subs	r0, r0, r5
 8008ce4:	6060      	str	r0, [r4, #4]
 8008ce6:	6863      	ldr	r3, [r4, #4]
 8008ce8:	6123      	str	r3, [r4, #16]
 8008cea:	2300      	movs	r3, #0
 8008cec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008cf0:	e7a8      	b.n	8008c44 <_printf_i+0x150>
 8008cf2:	6923      	ldr	r3, [r4, #16]
 8008cf4:	462a      	mov	r2, r5
 8008cf6:	4649      	mov	r1, r9
 8008cf8:	4640      	mov	r0, r8
 8008cfa:	47d0      	blx	sl
 8008cfc:	3001      	adds	r0, #1
 8008cfe:	d0ab      	beq.n	8008c58 <_printf_i+0x164>
 8008d00:	6823      	ldr	r3, [r4, #0]
 8008d02:	079b      	lsls	r3, r3, #30
 8008d04:	d413      	bmi.n	8008d2e <_printf_i+0x23a>
 8008d06:	68e0      	ldr	r0, [r4, #12]
 8008d08:	9b03      	ldr	r3, [sp, #12]
 8008d0a:	4298      	cmp	r0, r3
 8008d0c:	bfb8      	it	lt
 8008d0e:	4618      	movlt	r0, r3
 8008d10:	e7a4      	b.n	8008c5c <_printf_i+0x168>
 8008d12:	2301      	movs	r3, #1
 8008d14:	4632      	mov	r2, r6
 8008d16:	4649      	mov	r1, r9
 8008d18:	4640      	mov	r0, r8
 8008d1a:	47d0      	blx	sl
 8008d1c:	3001      	adds	r0, #1
 8008d1e:	d09b      	beq.n	8008c58 <_printf_i+0x164>
 8008d20:	3501      	adds	r5, #1
 8008d22:	68e3      	ldr	r3, [r4, #12]
 8008d24:	9903      	ldr	r1, [sp, #12]
 8008d26:	1a5b      	subs	r3, r3, r1
 8008d28:	42ab      	cmp	r3, r5
 8008d2a:	dcf2      	bgt.n	8008d12 <_printf_i+0x21e>
 8008d2c:	e7eb      	b.n	8008d06 <_printf_i+0x212>
 8008d2e:	2500      	movs	r5, #0
 8008d30:	f104 0619 	add.w	r6, r4, #25
 8008d34:	e7f5      	b.n	8008d22 <_printf_i+0x22e>
 8008d36:	bf00      	nop
 8008d38:	08009971 	.word	0x08009971
 8008d3c:	08009982 	.word	0x08009982

08008d40 <_sbrk_r>:
 8008d40:	b538      	push	{r3, r4, r5, lr}
 8008d42:	4d06      	ldr	r5, [pc, #24]	; (8008d5c <_sbrk_r+0x1c>)
 8008d44:	2300      	movs	r3, #0
 8008d46:	4604      	mov	r4, r0
 8008d48:	4608      	mov	r0, r1
 8008d4a:	602b      	str	r3, [r5, #0]
 8008d4c:	f7fb fbb4 	bl	80044b8 <_sbrk>
 8008d50:	1c43      	adds	r3, r0, #1
 8008d52:	d102      	bne.n	8008d5a <_sbrk_r+0x1a>
 8008d54:	682b      	ldr	r3, [r5, #0]
 8008d56:	b103      	cbz	r3, 8008d5a <_sbrk_r+0x1a>
 8008d58:	6023      	str	r3, [r4, #0]
 8008d5a:	bd38      	pop	{r3, r4, r5, pc}
 8008d5c:	20000750 	.word	0x20000750

08008d60 <__swbuf_r>:
 8008d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d62:	460e      	mov	r6, r1
 8008d64:	4614      	mov	r4, r2
 8008d66:	4605      	mov	r5, r0
 8008d68:	b118      	cbz	r0, 8008d72 <__swbuf_r+0x12>
 8008d6a:	6983      	ldr	r3, [r0, #24]
 8008d6c:	b90b      	cbnz	r3, 8008d72 <__swbuf_r+0x12>
 8008d6e:	f000 f9d9 	bl	8009124 <__sinit>
 8008d72:	4b21      	ldr	r3, [pc, #132]	; (8008df8 <__swbuf_r+0x98>)
 8008d74:	429c      	cmp	r4, r3
 8008d76:	d12b      	bne.n	8008dd0 <__swbuf_r+0x70>
 8008d78:	686c      	ldr	r4, [r5, #4]
 8008d7a:	69a3      	ldr	r3, [r4, #24]
 8008d7c:	60a3      	str	r3, [r4, #8]
 8008d7e:	89a3      	ldrh	r3, [r4, #12]
 8008d80:	071a      	lsls	r2, r3, #28
 8008d82:	d52f      	bpl.n	8008de4 <__swbuf_r+0x84>
 8008d84:	6923      	ldr	r3, [r4, #16]
 8008d86:	b36b      	cbz	r3, 8008de4 <__swbuf_r+0x84>
 8008d88:	6923      	ldr	r3, [r4, #16]
 8008d8a:	6820      	ldr	r0, [r4, #0]
 8008d8c:	1ac0      	subs	r0, r0, r3
 8008d8e:	6963      	ldr	r3, [r4, #20]
 8008d90:	b2f6      	uxtb	r6, r6
 8008d92:	4283      	cmp	r3, r0
 8008d94:	4637      	mov	r7, r6
 8008d96:	dc04      	bgt.n	8008da2 <__swbuf_r+0x42>
 8008d98:	4621      	mov	r1, r4
 8008d9a:	4628      	mov	r0, r5
 8008d9c:	f000 f92e 	bl	8008ffc <_fflush_r>
 8008da0:	bb30      	cbnz	r0, 8008df0 <__swbuf_r+0x90>
 8008da2:	68a3      	ldr	r3, [r4, #8]
 8008da4:	3b01      	subs	r3, #1
 8008da6:	60a3      	str	r3, [r4, #8]
 8008da8:	6823      	ldr	r3, [r4, #0]
 8008daa:	1c5a      	adds	r2, r3, #1
 8008dac:	6022      	str	r2, [r4, #0]
 8008dae:	701e      	strb	r6, [r3, #0]
 8008db0:	6963      	ldr	r3, [r4, #20]
 8008db2:	3001      	adds	r0, #1
 8008db4:	4283      	cmp	r3, r0
 8008db6:	d004      	beq.n	8008dc2 <__swbuf_r+0x62>
 8008db8:	89a3      	ldrh	r3, [r4, #12]
 8008dba:	07db      	lsls	r3, r3, #31
 8008dbc:	d506      	bpl.n	8008dcc <__swbuf_r+0x6c>
 8008dbe:	2e0a      	cmp	r6, #10
 8008dc0:	d104      	bne.n	8008dcc <__swbuf_r+0x6c>
 8008dc2:	4621      	mov	r1, r4
 8008dc4:	4628      	mov	r0, r5
 8008dc6:	f000 f919 	bl	8008ffc <_fflush_r>
 8008dca:	b988      	cbnz	r0, 8008df0 <__swbuf_r+0x90>
 8008dcc:	4638      	mov	r0, r7
 8008dce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008dd0:	4b0a      	ldr	r3, [pc, #40]	; (8008dfc <__swbuf_r+0x9c>)
 8008dd2:	429c      	cmp	r4, r3
 8008dd4:	d101      	bne.n	8008dda <__swbuf_r+0x7a>
 8008dd6:	68ac      	ldr	r4, [r5, #8]
 8008dd8:	e7cf      	b.n	8008d7a <__swbuf_r+0x1a>
 8008dda:	4b09      	ldr	r3, [pc, #36]	; (8008e00 <__swbuf_r+0xa0>)
 8008ddc:	429c      	cmp	r4, r3
 8008dde:	bf08      	it	eq
 8008de0:	68ec      	ldreq	r4, [r5, #12]
 8008de2:	e7ca      	b.n	8008d7a <__swbuf_r+0x1a>
 8008de4:	4621      	mov	r1, r4
 8008de6:	4628      	mov	r0, r5
 8008de8:	f000 f80c 	bl	8008e04 <__swsetup_r>
 8008dec:	2800      	cmp	r0, #0
 8008dee:	d0cb      	beq.n	8008d88 <__swbuf_r+0x28>
 8008df0:	f04f 37ff 	mov.w	r7, #4294967295
 8008df4:	e7ea      	b.n	8008dcc <__swbuf_r+0x6c>
 8008df6:	bf00      	nop
 8008df8:	080099b4 	.word	0x080099b4
 8008dfc:	080099d4 	.word	0x080099d4
 8008e00:	08009994 	.word	0x08009994

08008e04 <__swsetup_r>:
 8008e04:	4b32      	ldr	r3, [pc, #200]	; (8008ed0 <__swsetup_r+0xcc>)
 8008e06:	b570      	push	{r4, r5, r6, lr}
 8008e08:	681d      	ldr	r5, [r3, #0]
 8008e0a:	4606      	mov	r6, r0
 8008e0c:	460c      	mov	r4, r1
 8008e0e:	b125      	cbz	r5, 8008e1a <__swsetup_r+0x16>
 8008e10:	69ab      	ldr	r3, [r5, #24]
 8008e12:	b913      	cbnz	r3, 8008e1a <__swsetup_r+0x16>
 8008e14:	4628      	mov	r0, r5
 8008e16:	f000 f985 	bl	8009124 <__sinit>
 8008e1a:	4b2e      	ldr	r3, [pc, #184]	; (8008ed4 <__swsetup_r+0xd0>)
 8008e1c:	429c      	cmp	r4, r3
 8008e1e:	d10f      	bne.n	8008e40 <__swsetup_r+0x3c>
 8008e20:	686c      	ldr	r4, [r5, #4]
 8008e22:	89a3      	ldrh	r3, [r4, #12]
 8008e24:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008e28:	0719      	lsls	r1, r3, #28
 8008e2a:	d42c      	bmi.n	8008e86 <__swsetup_r+0x82>
 8008e2c:	06dd      	lsls	r5, r3, #27
 8008e2e:	d411      	bmi.n	8008e54 <__swsetup_r+0x50>
 8008e30:	2309      	movs	r3, #9
 8008e32:	6033      	str	r3, [r6, #0]
 8008e34:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008e38:	81a3      	strh	r3, [r4, #12]
 8008e3a:	f04f 30ff 	mov.w	r0, #4294967295
 8008e3e:	e03e      	b.n	8008ebe <__swsetup_r+0xba>
 8008e40:	4b25      	ldr	r3, [pc, #148]	; (8008ed8 <__swsetup_r+0xd4>)
 8008e42:	429c      	cmp	r4, r3
 8008e44:	d101      	bne.n	8008e4a <__swsetup_r+0x46>
 8008e46:	68ac      	ldr	r4, [r5, #8]
 8008e48:	e7eb      	b.n	8008e22 <__swsetup_r+0x1e>
 8008e4a:	4b24      	ldr	r3, [pc, #144]	; (8008edc <__swsetup_r+0xd8>)
 8008e4c:	429c      	cmp	r4, r3
 8008e4e:	bf08      	it	eq
 8008e50:	68ec      	ldreq	r4, [r5, #12]
 8008e52:	e7e6      	b.n	8008e22 <__swsetup_r+0x1e>
 8008e54:	0758      	lsls	r0, r3, #29
 8008e56:	d512      	bpl.n	8008e7e <__swsetup_r+0x7a>
 8008e58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e5a:	b141      	cbz	r1, 8008e6e <__swsetup_r+0x6a>
 8008e5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e60:	4299      	cmp	r1, r3
 8008e62:	d002      	beq.n	8008e6a <__swsetup_r+0x66>
 8008e64:	4630      	mov	r0, r6
 8008e66:	f7ff fb9d 	bl	80085a4 <_free_r>
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	6363      	str	r3, [r4, #52]	; 0x34
 8008e6e:	89a3      	ldrh	r3, [r4, #12]
 8008e70:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008e74:	81a3      	strh	r3, [r4, #12]
 8008e76:	2300      	movs	r3, #0
 8008e78:	6063      	str	r3, [r4, #4]
 8008e7a:	6923      	ldr	r3, [r4, #16]
 8008e7c:	6023      	str	r3, [r4, #0]
 8008e7e:	89a3      	ldrh	r3, [r4, #12]
 8008e80:	f043 0308 	orr.w	r3, r3, #8
 8008e84:	81a3      	strh	r3, [r4, #12]
 8008e86:	6923      	ldr	r3, [r4, #16]
 8008e88:	b94b      	cbnz	r3, 8008e9e <__swsetup_r+0x9a>
 8008e8a:	89a3      	ldrh	r3, [r4, #12]
 8008e8c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008e90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e94:	d003      	beq.n	8008e9e <__swsetup_r+0x9a>
 8008e96:	4621      	mov	r1, r4
 8008e98:	4630      	mov	r0, r6
 8008e9a:	f000 fa09 	bl	80092b0 <__smakebuf_r>
 8008e9e:	89a0      	ldrh	r0, [r4, #12]
 8008ea0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008ea4:	f010 0301 	ands.w	r3, r0, #1
 8008ea8:	d00a      	beq.n	8008ec0 <__swsetup_r+0xbc>
 8008eaa:	2300      	movs	r3, #0
 8008eac:	60a3      	str	r3, [r4, #8]
 8008eae:	6963      	ldr	r3, [r4, #20]
 8008eb0:	425b      	negs	r3, r3
 8008eb2:	61a3      	str	r3, [r4, #24]
 8008eb4:	6923      	ldr	r3, [r4, #16]
 8008eb6:	b943      	cbnz	r3, 8008eca <__swsetup_r+0xc6>
 8008eb8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008ebc:	d1ba      	bne.n	8008e34 <__swsetup_r+0x30>
 8008ebe:	bd70      	pop	{r4, r5, r6, pc}
 8008ec0:	0781      	lsls	r1, r0, #30
 8008ec2:	bf58      	it	pl
 8008ec4:	6963      	ldrpl	r3, [r4, #20]
 8008ec6:	60a3      	str	r3, [r4, #8]
 8008ec8:	e7f4      	b.n	8008eb4 <__swsetup_r+0xb0>
 8008eca:	2000      	movs	r0, #0
 8008ecc:	e7f7      	b.n	8008ebe <__swsetup_r+0xba>
 8008ece:	bf00      	nop
 8008ed0:	2000021c 	.word	0x2000021c
 8008ed4:	080099b4 	.word	0x080099b4
 8008ed8:	080099d4 	.word	0x080099d4
 8008edc:	08009994 	.word	0x08009994

08008ee0 <abort>:
 8008ee0:	b508      	push	{r3, lr}
 8008ee2:	2006      	movs	r0, #6
 8008ee4:	f000 fa58 	bl	8009398 <raise>
 8008ee8:	2001      	movs	r0, #1
 8008eea:	f7fb fa6d 	bl	80043c8 <_exit>
	...

08008ef0 <__sflush_r>:
 8008ef0:	898a      	ldrh	r2, [r1, #12]
 8008ef2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ef6:	4605      	mov	r5, r0
 8008ef8:	0710      	lsls	r0, r2, #28
 8008efa:	460c      	mov	r4, r1
 8008efc:	d458      	bmi.n	8008fb0 <__sflush_r+0xc0>
 8008efe:	684b      	ldr	r3, [r1, #4]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	dc05      	bgt.n	8008f10 <__sflush_r+0x20>
 8008f04:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	dc02      	bgt.n	8008f10 <__sflush_r+0x20>
 8008f0a:	2000      	movs	r0, #0
 8008f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f10:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f12:	2e00      	cmp	r6, #0
 8008f14:	d0f9      	beq.n	8008f0a <__sflush_r+0x1a>
 8008f16:	2300      	movs	r3, #0
 8008f18:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008f1c:	682f      	ldr	r7, [r5, #0]
 8008f1e:	602b      	str	r3, [r5, #0]
 8008f20:	d032      	beq.n	8008f88 <__sflush_r+0x98>
 8008f22:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008f24:	89a3      	ldrh	r3, [r4, #12]
 8008f26:	075a      	lsls	r2, r3, #29
 8008f28:	d505      	bpl.n	8008f36 <__sflush_r+0x46>
 8008f2a:	6863      	ldr	r3, [r4, #4]
 8008f2c:	1ac0      	subs	r0, r0, r3
 8008f2e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008f30:	b10b      	cbz	r3, 8008f36 <__sflush_r+0x46>
 8008f32:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008f34:	1ac0      	subs	r0, r0, r3
 8008f36:	2300      	movs	r3, #0
 8008f38:	4602      	mov	r2, r0
 8008f3a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f3c:	6a21      	ldr	r1, [r4, #32]
 8008f3e:	4628      	mov	r0, r5
 8008f40:	47b0      	blx	r6
 8008f42:	1c43      	adds	r3, r0, #1
 8008f44:	89a3      	ldrh	r3, [r4, #12]
 8008f46:	d106      	bne.n	8008f56 <__sflush_r+0x66>
 8008f48:	6829      	ldr	r1, [r5, #0]
 8008f4a:	291d      	cmp	r1, #29
 8008f4c:	d82c      	bhi.n	8008fa8 <__sflush_r+0xb8>
 8008f4e:	4a2a      	ldr	r2, [pc, #168]	; (8008ff8 <__sflush_r+0x108>)
 8008f50:	40ca      	lsrs	r2, r1
 8008f52:	07d6      	lsls	r6, r2, #31
 8008f54:	d528      	bpl.n	8008fa8 <__sflush_r+0xb8>
 8008f56:	2200      	movs	r2, #0
 8008f58:	6062      	str	r2, [r4, #4]
 8008f5a:	04d9      	lsls	r1, r3, #19
 8008f5c:	6922      	ldr	r2, [r4, #16]
 8008f5e:	6022      	str	r2, [r4, #0]
 8008f60:	d504      	bpl.n	8008f6c <__sflush_r+0x7c>
 8008f62:	1c42      	adds	r2, r0, #1
 8008f64:	d101      	bne.n	8008f6a <__sflush_r+0x7a>
 8008f66:	682b      	ldr	r3, [r5, #0]
 8008f68:	b903      	cbnz	r3, 8008f6c <__sflush_r+0x7c>
 8008f6a:	6560      	str	r0, [r4, #84]	; 0x54
 8008f6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f6e:	602f      	str	r7, [r5, #0]
 8008f70:	2900      	cmp	r1, #0
 8008f72:	d0ca      	beq.n	8008f0a <__sflush_r+0x1a>
 8008f74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f78:	4299      	cmp	r1, r3
 8008f7a:	d002      	beq.n	8008f82 <__sflush_r+0x92>
 8008f7c:	4628      	mov	r0, r5
 8008f7e:	f7ff fb11 	bl	80085a4 <_free_r>
 8008f82:	2000      	movs	r0, #0
 8008f84:	6360      	str	r0, [r4, #52]	; 0x34
 8008f86:	e7c1      	b.n	8008f0c <__sflush_r+0x1c>
 8008f88:	6a21      	ldr	r1, [r4, #32]
 8008f8a:	2301      	movs	r3, #1
 8008f8c:	4628      	mov	r0, r5
 8008f8e:	47b0      	blx	r6
 8008f90:	1c41      	adds	r1, r0, #1
 8008f92:	d1c7      	bne.n	8008f24 <__sflush_r+0x34>
 8008f94:	682b      	ldr	r3, [r5, #0]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d0c4      	beq.n	8008f24 <__sflush_r+0x34>
 8008f9a:	2b1d      	cmp	r3, #29
 8008f9c:	d001      	beq.n	8008fa2 <__sflush_r+0xb2>
 8008f9e:	2b16      	cmp	r3, #22
 8008fa0:	d101      	bne.n	8008fa6 <__sflush_r+0xb6>
 8008fa2:	602f      	str	r7, [r5, #0]
 8008fa4:	e7b1      	b.n	8008f0a <__sflush_r+0x1a>
 8008fa6:	89a3      	ldrh	r3, [r4, #12]
 8008fa8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fac:	81a3      	strh	r3, [r4, #12]
 8008fae:	e7ad      	b.n	8008f0c <__sflush_r+0x1c>
 8008fb0:	690f      	ldr	r7, [r1, #16]
 8008fb2:	2f00      	cmp	r7, #0
 8008fb4:	d0a9      	beq.n	8008f0a <__sflush_r+0x1a>
 8008fb6:	0793      	lsls	r3, r2, #30
 8008fb8:	680e      	ldr	r6, [r1, #0]
 8008fba:	bf08      	it	eq
 8008fbc:	694b      	ldreq	r3, [r1, #20]
 8008fbe:	600f      	str	r7, [r1, #0]
 8008fc0:	bf18      	it	ne
 8008fc2:	2300      	movne	r3, #0
 8008fc4:	eba6 0807 	sub.w	r8, r6, r7
 8008fc8:	608b      	str	r3, [r1, #8]
 8008fca:	f1b8 0f00 	cmp.w	r8, #0
 8008fce:	dd9c      	ble.n	8008f0a <__sflush_r+0x1a>
 8008fd0:	6a21      	ldr	r1, [r4, #32]
 8008fd2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008fd4:	4643      	mov	r3, r8
 8008fd6:	463a      	mov	r2, r7
 8008fd8:	4628      	mov	r0, r5
 8008fda:	47b0      	blx	r6
 8008fdc:	2800      	cmp	r0, #0
 8008fde:	dc06      	bgt.n	8008fee <__sflush_r+0xfe>
 8008fe0:	89a3      	ldrh	r3, [r4, #12]
 8008fe2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fe6:	81a3      	strh	r3, [r4, #12]
 8008fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8008fec:	e78e      	b.n	8008f0c <__sflush_r+0x1c>
 8008fee:	4407      	add	r7, r0
 8008ff0:	eba8 0800 	sub.w	r8, r8, r0
 8008ff4:	e7e9      	b.n	8008fca <__sflush_r+0xda>
 8008ff6:	bf00      	nop
 8008ff8:	20400001 	.word	0x20400001

08008ffc <_fflush_r>:
 8008ffc:	b538      	push	{r3, r4, r5, lr}
 8008ffe:	690b      	ldr	r3, [r1, #16]
 8009000:	4605      	mov	r5, r0
 8009002:	460c      	mov	r4, r1
 8009004:	b913      	cbnz	r3, 800900c <_fflush_r+0x10>
 8009006:	2500      	movs	r5, #0
 8009008:	4628      	mov	r0, r5
 800900a:	bd38      	pop	{r3, r4, r5, pc}
 800900c:	b118      	cbz	r0, 8009016 <_fflush_r+0x1a>
 800900e:	6983      	ldr	r3, [r0, #24]
 8009010:	b90b      	cbnz	r3, 8009016 <_fflush_r+0x1a>
 8009012:	f000 f887 	bl	8009124 <__sinit>
 8009016:	4b14      	ldr	r3, [pc, #80]	; (8009068 <_fflush_r+0x6c>)
 8009018:	429c      	cmp	r4, r3
 800901a:	d11b      	bne.n	8009054 <_fflush_r+0x58>
 800901c:	686c      	ldr	r4, [r5, #4]
 800901e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d0ef      	beq.n	8009006 <_fflush_r+0xa>
 8009026:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009028:	07d0      	lsls	r0, r2, #31
 800902a:	d404      	bmi.n	8009036 <_fflush_r+0x3a>
 800902c:	0599      	lsls	r1, r3, #22
 800902e:	d402      	bmi.n	8009036 <_fflush_r+0x3a>
 8009030:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009032:	f000 f915 	bl	8009260 <__retarget_lock_acquire_recursive>
 8009036:	4628      	mov	r0, r5
 8009038:	4621      	mov	r1, r4
 800903a:	f7ff ff59 	bl	8008ef0 <__sflush_r>
 800903e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009040:	07da      	lsls	r2, r3, #31
 8009042:	4605      	mov	r5, r0
 8009044:	d4e0      	bmi.n	8009008 <_fflush_r+0xc>
 8009046:	89a3      	ldrh	r3, [r4, #12]
 8009048:	059b      	lsls	r3, r3, #22
 800904a:	d4dd      	bmi.n	8009008 <_fflush_r+0xc>
 800904c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800904e:	f000 f908 	bl	8009262 <__retarget_lock_release_recursive>
 8009052:	e7d9      	b.n	8009008 <_fflush_r+0xc>
 8009054:	4b05      	ldr	r3, [pc, #20]	; (800906c <_fflush_r+0x70>)
 8009056:	429c      	cmp	r4, r3
 8009058:	d101      	bne.n	800905e <_fflush_r+0x62>
 800905a:	68ac      	ldr	r4, [r5, #8]
 800905c:	e7df      	b.n	800901e <_fflush_r+0x22>
 800905e:	4b04      	ldr	r3, [pc, #16]	; (8009070 <_fflush_r+0x74>)
 8009060:	429c      	cmp	r4, r3
 8009062:	bf08      	it	eq
 8009064:	68ec      	ldreq	r4, [r5, #12]
 8009066:	e7da      	b.n	800901e <_fflush_r+0x22>
 8009068:	080099b4 	.word	0x080099b4
 800906c:	080099d4 	.word	0x080099d4
 8009070:	08009994 	.word	0x08009994

08009074 <std>:
 8009074:	2300      	movs	r3, #0
 8009076:	b510      	push	{r4, lr}
 8009078:	4604      	mov	r4, r0
 800907a:	e9c0 3300 	strd	r3, r3, [r0]
 800907e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009082:	6083      	str	r3, [r0, #8]
 8009084:	8181      	strh	r1, [r0, #12]
 8009086:	6643      	str	r3, [r0, #100]	; 0x64
 8009088:	81c2      	strh	r2, [r0, #14]
 800908a:	6183      	str	r3, [r0, #24]
 800908c:	4619      	mov	r1, r3
 800908e:	2208      	movs	r2, #8
 8009090:	305c      	adds	r0, #92	; 0x5c
 8009092:	f7ff fa7f 	bl	8008594 <memset>
 8009096:	4b05      	ldr	r3, [pc, #20]	; (80090ac <std+0x38>)
 8009098:	6263      	str	r3, [r4, #36]	; 0x24
 800909a:	4b05      	ldr	r3, [pc, #20]	; (80090b0 <std+0x3c>)
 800909c:	62a3      	str	r3, [r4, #40]	; 0x28
 800909e:	4b05      	ldr	r3, [pc, #20]	; (80090b4 <std+0x40>)
 80090a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80090a2:	4b05      	ldr	r3, [pc, #20]	; (80090b8 <std+0x44>)
 80090a4:	6224      	str	r4, [r4, #32]
 80090a6:	6323      	str	r3, [r4, #48]	; 0x30
 80090a8:	bd10      	pop	{r4, pc}
 80090aa:	bf00      	nop
 80090ac:	080093d1 	.word	0x080093d1
 80090b0:	080093f3 	.word	0x080093f3
 80090b4:	0800942b 	.word	0x0800942b
 80090b8:	0800944f 	.word	0x0800944f

080090bc <_cleanup_r>:
 80090bc:	4901      	ldr	r1, [pc, #4]	; (80090c4 <_cleanup_r+0x8>)
 80090be:	f000 b8af 	b.w	8009220 <_fwalk_reent>
 80090c2:	bf00      	nop
 80090c4:	08008ffd 	.word	0x08008ffd

080090c8 <__sfmoreglue>:
 80090c8:	b570      	push	{r4, r5, r6, lr}
 80090ca:	2268      	movs	r2, #104	; 0x68
 80090cc:	1e4d      	subs	r5, r1, #1
 80090ce:	4355      	muls	r5, r2
 80090d0:	460e      	mov	r6, r1
 80090d2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80090d6:	f7ff fad1 	bl	800867c <_malloc_r>
 80090da:	4604      	mov	r4, r0
 80090dc:	b140      	cbz	r0, 80090f0 <__sfmoreglue+0x28>
 80090de:	2100      	movs	r1, #0
 80090e0:	e9c0 1600 	strd	r1, r6, [r0]
 80090e4:	300c      	adds	r0, #12
 80090e6:	60a0      	str	r0, [r4, #8]
 80090e8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80090ec:	f7ff fa52 	bl	8008594 <memset>
 80090f0:	4620      	mov	r0, r4
 80090f2:	bd70      	pop	{r4, r5, r6, pc}

080090f4 <__sfp_lock_acquire>:
 80090f4:	4801      	ldr	r0, [pc, #4]	; (80090fc <__sfp_lock_acquire+0x8>)
 80090f6:	f000 b8b3 	b.w	8009260 <__retarget_lock_acquire_recursive>
 80090fa:	bf00      	nop
 80090fc:	2000074d 	.word	0x2000074d

08009100 <__sfp_lock_release>:
 8009100:	4801      	ldr	r0, [pc, #4]	; (8009108 <__sfp_lock_release+0x8>)
 8009102:	f000 b8ae 	b.w	8009262 <__retarget_lock_release_recursive>
 8009106:	bf00      	nop
 8009108:	2000074d 	.word	0x2000074d

0800910c <__sinit_lock_acquire>:
 800910c:	4801      	ldr	r0, [pc, #4]	; (8009114 <__sinit_lock_acquire+0x8>)
 800910e:	f000 b8a7 	b.w	8009260 <__retarget_lock_acquire_recursive>
 8009112:	bf00      	nop
 8009114:	2000074e 	.word	0x2000074e

08009118 <__sinit_lock_release>:
 8009118:	4801      	ldr	r0, [pc, #4]	; (8009120 <__sinit_lock_release+0x8>)
 800911a:	f000 b8a2 	b.w	8009262 <__retarget_lock_release_recursive>
 800911e:	bf00      	nop
 8009120:	2000074e 	.word	0x2000074e

08009124 <__sinit>:
 8009124:	b510      	push	{r4, lr}
 8009126:	4604      	mov	r4, r0
 8009128:	f7ff fff0 	bl	800910c <__sinit_lock_acquire>
 800912c:	69a3      	ldr	r3, [r4, #24]
 800912e:	b11b      	cbz	r3, 8009138 <__sinit+0x14>
 8009130:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009134:	f7ff bff0 	b.w	8009118 <__sinit_lock_release>
 8009138:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800913c:	6523      	str	r3, [r4, #80]	; 0x50
 800913e:	4b13      	ldr	r3, [pc, #76]	; (800918c <__sinit+0x68>)
 8009140:	4a13      	ldr	r2, [pc, #76]	; (8009190 <__sinit+0x6c>)
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	62a2      	str	r2, [r4, #40]	; 0x28
 8009146:	42a3      	cmp	r3, r4
 8009148:	bf04      	itt	eq
 800914a:	2301      	moveq	r3, #1
 800914c:	61a3      	streq	r3, [r4, #24]
 800914e:	4620      	mov	r0, r4
 8009150:	f000 f820 	bl	8009194 <__sfp>
 8009154:	6060      	str	r0, [r4, #4]
 8009156:	4620      	mov	r0, r4
 8009158:	f000 f81c 	bl	8009194 <__sfp>
 800915c:	60a0      	str	r0, [r4, #8]
 800915e:	4620      	mov	r0, r4
 8009160:	f000 f818 	bl	8009194 <__sfp>
 8009164:	2200      	movs	r2, #0
 8009166:	60e0      	str	r0, [r4, #12]
 8009168:	2104      	movs	r1, #4
 800916a:	6860      	ldr	r0, [r4, #4]
 800916c:	f7ff ff82 	bl	8009074 <std>
 8009170:	68a0      	ldr	r0, [r4, #8]
 8009172:	2201      	movs	r2, #1
 8009174:	2109      	movs	r1, #9
 8009176:	f7ff ff7d 	bl	8009074 <std>
 800917a:	68e0      	ldr	r0, [r4, #12]
 800917c:	2202      	movs	r2, #2
 800917e:	2112      	movs	r1, #18
 8009180:	f7ff ff78 	bl	8009074 <std>
 8009184:	2301      	movs	r3, #1
 8009186:	61a3      	str	r3, [r4, #24]
 8009188:	e7d2      	b.n	8009130 <__sinit+0xc>
 800918a:	bf00      	nop
 800918c:	0800995c 	.word	0x0800995c
 8009190:	080090bd 	.word	0x080090bd

08009194 <__sfp>:
 8009194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009196:	4607      	mov	r7, r0
 8009198:	f7ff ffac 	bl	80090f4 <__sfp_lock_acquire>
 800919c:	4b1e      	ldr	r3, [pc, #120]	; (8009218 <__sfp+0x84>)
 800919e:	681e      	ldr	r6, [r3, #0]
 80091a0:	69b3      	ldr	r3, [r6, #24]
 80091a2:	b913      	cbnz	r3, 80091aa <__sfp+0x16>
 80091a4:	4630      	mov	r0, r6
 80091a6:	f7ff ffbd 	bl	8009124 <__sinit>
 80091aa:	3648      	adds	r6, #72	; 0x48
 80091ac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80091b0:	3b01      	subs	r3, #1
 80091b2:	d503      	bpl.n	80091bc <__sfp+0x28>
 80091b4:	6833      	ldr	r3, [r6, #0]
 80091b6:	b30b      	cbz	r3, 80091fc <__sfp+0x68>
 80091b8:	6836      	ldr	r6, [r6, #0]
 80091ba:	e7f7      	b.n	80091ac <__sfp+0x18>
 80091bc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80091c0:	b9d5      	cbnz	r5, 80091f8 <__sfp+0x64>
 80091c2:	4b16      	ldr	r3, [pc, #88]	; (800921c <__sfp+0x88>)
 80091c4:	60e3      	str	r3, [r4, #12]
 80091c6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80091ca:	6665      	str	r5, [r4, #100]	; 0x64
 80091cc:	f000 f847 	bl	800925e <__retarget_lock_init_recursive>
 80091d0:	f7ff ff96 	bl	8009100 <__sfp_lock_release>
 80091d4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80091d8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80091dc:	6025      	str	r5, [r4, #0]
 80091de:	61a5      	str	r5, [r4, #24]
 80091e0:	2208      	movs	r2, #8
 80091e2:	4629      	mov	r1, r5
 80091e4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80091e8:	f7ff f9d4 	bl	8008594 <memset>
 80091ec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80091f0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80091f4:	4620      	mov	r0, r4
 80091f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091f8:	3468      	adds	r4, #104	; 0x68
 80091fa:	e7d9      	b.n	80091b0 <__sfp+0x1c>
 80091fc:	2104      	movs	r1, #4
 80091fe:	4638      	mov	r0, r7
 8009200:	f7ff ff62 	bl	80090c8 <__sfmoreglue>
 8009204:	4604      	mov	r4, r0
 8009206:	6030      	str	r0, [r6, #0]
 8009208:	2800      	cmp	r0, #0
 800920a:	d1d5      	bne.n	80091b8 <__sfp+0x24>
 800920c:	f7ff ff78 	bl	8009100 <__sfp_lock_release>
 8009210:	230c      	movs	r3, #12
 8009212:	603b      	str	r3, [r7, #0]
 8009214:	e7ee      	b.n	80091f4 <__sfp+0x60>
 8009216:	bf00      	nop
 8009218:	0800995c 	.word	0x0800995c
 800921c:	ffff0001 	.word	0xffff0001

08009220 <_fwalk_reent>:
 8009220:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009224:	4606      	mov	r6, r0
 8009226:	4688      	mov	r8, r1
 8009228:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800922c:	2700      	movs	r7, #0
 800922e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009232:	f1b9 0901 	subs.w	r9, r9, #1
 8009236:	d505      	bpl.n	8009244 <_fwalk_reent+0x24>
 8009238:	6824      	ldr	r4, [r4, #0]
 800923a:	2c00      	cmp	r4, #0
 800923c:	d1f7      	bne.n	800922e <_fwalk_reent+0xe>
 800923e:	4638      	mov	r0, r7
 8009240:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009244:	89ab      	ldrh	r3, [r5, #12]
 8009246:	2b01      	cmp	r3, #1
 8009248:	d907      	bls.n	800925a <_fwalk_reent+0x3a>
 800924a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800924e:	3301      	adds	r3, #1
 8009250:	d003      	beq.n	800925a <_fwalk_reent+0x3a>
 8009252:	4629      	mov	r1, r5
 8009254:	4630      	mov	r0, r6
 8009256:	47c0      	blx	r8
 8009258:	4307      	orrs	r7, r0
 800925a:	3568      	adds	r5, #104	; 0x68
 800925c:	e7e9      	b.n	8009232 <_fwalk_reent+0x12>

0800925e <__retarget_lock_init_recursive>:
 800925e:	4770      	bx	lr

08009260 <__retarget_lock_acquire_recursive>:
 8009260:	4770      	bx	lr

08009262 <__retarget_lock_release_recursive>:
 8009262:	4770      	bx	lr

08009264 <__swhatbuf_r>:
 8009264:	b570      	push	{r4, r5, r6, lr}
 8009266:	460e      	mov	r6, r1
 8009268:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800926c:	2900      	cmp	r1, #0
 800926e:	b096      	sub	sp, #88	; 0x58
 8009270:	4614      	mov	r4, r2
 8009272:	461d      	mov	r5, r3
 8009274:	da08      	bge.n	8009288 <__swhatbuf_r+0x24>
 8009276:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800927a:	2200      	movs	r2, #0
 800927c:	602a      	str	r2, [r5, #0]
 800927e:	061a      	lsls	r2, r3, #24
 8009280:	d410      	bmi.n	80092a4 <__swhatbuf_r+0x40>
 8009282:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009286:	e00e      	b.n	80092a6 <__swhatbuf_r+0x42>
 8009288:	466a      	mov	r2, sp
 800928a:	f000 f907 	bl	800949c <_fstat_r>
 800928e:	2800      	cmp	r0, #0
 8009290:	dbf1      	blt.n	8009276 <__swhatbuf_r+0x12>
 8009292:	9a01      	ldr	r2, [sp, #4]
 8009294:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009298:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800929c:	425a      	negs	r2, r3
 800929e:	415a      	adcs	r2, r3
 80092a0:	602a      	str	r2, [r5, #0]
 80092a2:	e7ee      	b.n	8009282 <__swhatbuf_r+0x1e>
 80092a4:	2340      	movs	r3, #64	; 0x40
 80092a6:	2000      	movs	r0, #0
 80092a8:	6023      	str	r3, [r4, #0]
 80092aa:	b016      	add	sp, #88	; 0x58
 80092ac:	bd70      	pop	{r4, r5, r6, pc}
	...

080092b0 <__smakebuf_r>:
 80092b0:	898b      	ldrh	r3, [r1, #12]
 80092b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80092b4:	079d      	lsls	r5, r3, #30
 80092b6:	4606      	mov	r6, r0
 80092b8:	460c      	mov	r4, r1
 80092ba:	d507      	bpl.n	80092cc <__smakebuf_r+0x1c>
 80092bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80092c0:	6023      	str	r3, [r4, #0]
 80092c2:	6123      	str	r3, [r4, #16]
 80092c4:	2301      	movs	r3, #1
 80092c6:	6163      	str	r3, [r4, #20]
 80092c8:	b002      	add	sp, #8
 80092ca:	bd70      	pop	{r4, r5, r6, pc}
 80092cc:	ab01      	add	r3, sp, #4
 80092ce:	466a      	mov	r2, sp
 80092d0:	f7ff ffc8 	bl	8009264 <__swhatbuf_r>
 80092d4:	9900      	ldr	r1, [sp, #0]
 80092d6:	4605      	mov	r5, r0
 80092d8:	4630      	mov	r0, r6
 80092da:	f7ff f9cf 	bl	800867c <_malloc_r>
 80092de:	b948      	cbnz	r0, 80092f4 <__smakebuf_r+0x44>
 80092e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092e4:	059a      	lsls	r2, r3, #22
 80092e6:	d4ef      	bmi.n	80092c8 <__smakebuf_r+0x18>
 80092e8:	f023 0303 	bic.w	r3, r3, #3
 80092ec:	f043 0302 	orr.w	r3, r3, #2
 80092f0:	81a3      	strh	r3, [r4, #12]
 80092f2:	e7e3      	b.n	80092bc <__smakebuf_r+0xc>
 80092f4:	4b0d      	ldr	r3, [pc, #52]	; (800932c <__smakebuf_r+0x7c>)
 80092f6:	62b3      	str	r3, [r6, #40]	; 0x28
 80092f8:	89a3      	ldrh	r3, [r4, #12]
 80092fa:	6020      	str	r0, [r4, #0]
 80092fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009300:	81a3      	strh	r3, [r4, #12]
 8009302:	9b00      	ldr	r3, [sp, #0]
 8009304:	6163      	str	r3, [r4, #20]
 8009306:	9b01      	ldr	r3, [sp, #4]
 8009308:	6120      	str	r0, [r4, #16]
 800930a:	b15b      	cbz	r3, 8009324 <__smakebuf_r+0x74>
 800930c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009310:	4630      	mov	r0, r6
 8009312:	f000 f8d5 	bl	80094c0 <_isatty_r>
 8009316:	b128      	cbz	r0, 8009324 <__smakebuf_r+0x74>
 8009318:	89a3      	ldrh	r3, [r4, #12]
 800931a:	f023 0303 	bic.w	r3, r3, #3
 800931e:	f043 0301 	orr.w	r3, r3, #1
 8009322:	81a3      	strh	r3, [r4, #12]
 8009324:	89a0      	ldrh	r0, [r4, #12]
 8009326:	4305      	orrs	r5, r0
 8009328:	81a5      	strh	r5, [r4, #12]
 800932a:	e7cd      	b.n	80092c8 <__smakebuf_r+0x18>
 800932c:	080090bd 	.word	0x080090bd

08009330 <__malloc_lock>:
 8009330:	4801      	ldr	r0, [pc, #4]	; (8009338 <__malloc_lock+0x8>)
 8009332:	f7ff bf95 	b.w	8009260 <__retarget_lock_acquire_recursive>
 8009336:	bf00      	nop
 8009338:	2000074c 	.word	0x2000074c

0800933c <__malloc_unlock>:
 800933c:	4801      	ldr	r0, [pc, #4]	; (8009344 <__malloc_unlock+0x8>)
 800933e:	f7ff bf90 	b.w	8009262 <__retarget_lock_release_recursive>
 8009342:	bf00      	nop
 8009344:	2000074c 	.word	0x2000074c

08009348 <_raise_r>:
 8009348:	291f      	cmp	r1, #31
 800934a:	b538      	push	{r3, r4, r5, lr}
 800934c:	4604      	mov	r4, r0
 800934e:	460d      	mov	r5, r1
 8009350:	d904      	bls.n	800935c <_raise_r+0x14>
 8009352:	2316      	movs	r3, #22
 8009354:	6003      	str	r3, [r0, #0]
 8009356:	f04f 30ff 	mov.w	r0, #4294967295
 800935a:	bd38      	pop	{r3, r4, r5, pc}
 800935c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800935e:	b112      	cbz	r2, 8009366 <_raise_r+0x1e>
 8009360:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009364:	b94b      	cbnz	r3, 800937a <_raise_r+0x32>
 8009366:	4620      	mov	r0, r4
 8009368:	f000 f830 	bl	80093cc <_getpid_r>
 800936c:	462a      	mov	r2, r5
 800936e:	4601      	mov	r1, r0
 8009370:	4620      	mov	r0, r4
 8009372:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009376:	f000 b817 	b.w	80093a8 <_kill_r>
 800937a:	2b01      	cmp	r3, #1
 800937c:	d00a      	beq.n	8009394 <_raise_r+0x4c>
 800937e:	1c59      	adds	r1, r3, #1
 8009380:	d103      	bne.n	800938a <_raise_r+0x42>
 8009382:	2316      	movs	r3, #22
 8009384:	6003      	str	r3, [r0, #0]
 8009386:	2001      	movs	r0, #1
 8009388:	e7e7      	b.n	800935a <_raise_r+0x12>
 800938a:	2400      	movs	r4, #0
 800938c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009390:	4628      	mov	r0, r5
 8009392:	4798      	blx	r3
 8009394:	2000      	movs	r0, #0
 8009396:	e7e0      	b.n	800935a <_raise_r+0x12>

08009398 <raise>:
 8009398:	4b02      	ldr	r3, [pc, #8]	; (80093a4 <raise+0xc>)
 800939a:	4601      	mov	r1, r0
 800939c:	6818      	ldr	r0, [r3, #0]
 800939e:	f7ff bfd3 	b.w	8009348 <_raise_r>
 80093a2:	bf00      	nop
 80093a4:	2000021c 	.word	0x2000021c

080093a8 <_kill_r>:
 80093a8:	b538      	push	{r3, r4, r5, lr}
 80093aa:	4d07      	ldr	r5, [pc, #28]	; (80093c8 <_kill_r+0x20>)
 80093ac:	2300      	movs	r3, #0
 80093ae:	4604      	mov	r4, r0
 80093b0:	4608      	mov	r0, r1
 80093b2:	4611      	mov	r1, r2
 80093b4:	602b      	str	r3, [r5, #0]
 80093b6:	f7fa fff7 	bl	80043a8 <_kill>
 80093ba:	1c43      	adds	r3, r0, #1
 80093bc:	d102      	bne.n	80093c4 <_kill_r+0x1c>
 80093be:	682b      	ldr	r3, [r5, #0]
 80093c0:	b103      	cbz	r3, 80093c4 <_kill_r+0x1c>
 80093c2:	6023      	str	r3, [r4, #0]
 80093c4:	bd38      	pop	{r3, r4, r5, pc}
 80093c6:	bf00      	nop
 80093c8:	20000750 	.word	0x20000750

080093cc <_getpid_r>:
 80093cc:	f7fa bfe4 	b.w	8004398 <_getpid>

080093d0 <__sread>:
 80093d0:	b510      	push	{r4, lr}
 80093d2:	460c      	mov	r4, r1
 80093d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093d8:	f000 f894 	bl	8009504 <_read_r>
 80093dc:	2800      	cmp	r0, #0
 80093de:	bfab      	itete	ge
 80093e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80093e2:	89a3      	ldrhlt	r3, [r4, #12]
 80093e4:	181b      	addge	r3, r3, r0
 80093e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80093ea:	bfac      	ite	ge
 80093ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80093ee:	81a3      	strhlt	r3, [r4, #12]
 80093f0:	bd10      	pop	{r4, pc}

080093f2 <__swrite>:
 80093f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093f6:	461f      	mov	r7, r3
 80093f8:	898b      	ldrh	r3, [r1, #12]
 80093fa:	05db      	lsls	r3, r3, #23
 80093fc:	4605      	mov	r5, r0
 80093fe:	460c      	mov	r4, r1
 8009400:	4616      	mov	r6, r2
 8009402:	d505      	bpl.n	8009410 <__swrite+0x1e>
 8009404:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009408:	2302      	movs	r3, #2
 800940a:	2200      	movs	r2, #0
 800940c:	f000 f868 	bl	80094e0 <_lseek_r>
 8009410:	89a3      	ldrh	r3, [r4, #12]
 8009412:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009416:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800941a:	81a3      	strh	r3, [r4, #12]
 800941c:	4632      	mov	r2, r6
 800941e:	463b      	mov	r3, r7
 8009420:	4628      	mov	r0, r5
 8009422:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009426:	f000 b817 	b.w	8009458 <_write_r>

0800942a <__sseek>:
 800942a:	b510      	push	{r4, lr}
 800942c:	460c      	mov	r4, r1
 800942e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009432:	f000 f855 	bl	80094e0 <_lseek_r>
 8009436:	1c43      	adds	r3, r0, #1
 8009438:	89a3      	ldrh	r3, [r4, #12]
 800943a:	bf15      	itete	ne
 800943c:	6560      	strne	r0, [r4, #84]	; 0x54
 800943e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009442:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009446:	81a3      	strheq	r3, [r4, #12]
 8009448:	bf18      	it	ne
 800944a:	81a3      	strhne	r3, [r4, #12]
 800944c:	bd10      	pop	{r4, pc}

0800944e <__sclose>:
 800944e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009452:	f000 b813 	b.w	800947c <_close_r>
	...

08009458 <_write_r>:
 8009458:	b538      	push	{r3, r4, r5, lr}
 800945a:	4d07      	ldr	r5, [pc, #28]	; (8009478 <_write_r+0x20>)
 800945c:	4604      	mov	r4, r0
 800945e:	4608      	mov	r0, r1
 8009460:	4611      	mov	r1, r2
 8009462:	2200      	movs	r2, #0
 8009464:	602a      	str	r2, [r5, #0]
 8009466:	461a      	mov	r2, r3
 8009468:	f7fa ffd5 	bl	8004416 <_write>
 800946c:	1c43      	adds	r3, r0, #1
 800946e:	d102      	bne.n	8009476 <_write_r+0x1e>
 8009470:	682b      	ldr	r3, [r5, #0]
 8009472:	b103      	cbz	r3, 8009476 <_write_r+0x1e>
 8009474:	6023      	str	r3, [r4, #0]
 8009476:	bd38      	pop	{r3, r4, r5, pc}
 8009478:	20000750 	.word	0x20000750

0800947c <_close_r>:
 800947c:	b538      	push	{r3, r4, r5, lr}
 800947e:	4d06      	ldr	r5, [pc, #24]	; (8009498 <_close_r+0x1c>)
 8009480:	2300      	movs	r3, #0
 8009482:	4604      	mov	r4, r0
 8009484:	4608      	mov	r0, r1
 8009486:	602b      	str	r3, [r5, #0]
 8009488:	f7fa ffe1 	bl	800444e <_close>
 800948c:	1c43      	adds	r3, r0, #1
 800948e:	d102      	bne.n	8009496 <_close_r+0x1a>
 8009490:	682b      	ldr	r3, [r5, #0]
 8009492:	b103      	cbz	r3, 8009496 <_close_r+0x1a>
 8009494:	6023      	str	r3, [r4, #0]
 8009496:	bd38      	pop	{r3, r4, r5, pc}
 8009498:	20000750 	.word	0x20000750

0800949c <_fstat_r>:
 800949c:	b538      	push	{r3, r4, r5, lr}
 800949e:	4d07      	ldr	r5, [pc, #28]	; (80094bc <_fstat_r+0x20>)
 80094a0:	2300      	movs	r3, #0
 80094a2:	4604      	mov	r4, r0
 80094a4:	4608      	mov	r0, r1
 80094a6:	4611      	mov	r1, r2
 80094a8:	602b      	str	r3, [r5, #0]
 80094aa:	f7fa ffdc 	bl	8004466 <_fstat>
 80094ae:	1c43      	adds	r3, r0, #1
 80094b0:	d102      	bne.n	80094b8 <_fstat_r+0x1c>
 80094b2:	682b      	ldr	r3, [r5, #0]
 80094b4:	b103      	cbz	r3, 80094b8 <_fstat_r+0x1c>
 80094b6:	6023      	str	r3, [r4, #0]
 80094b8:	bd38      	pop	{r3, r4, r5, pc}
 80094ba:	bf00      	nop
 80094bc:	20000750 	.word	0x20000750

080094c0 <_isatty_r>:
 80094c0:	b538      	push	{r3, r4, r5, lr}
 80094c2:	4d06      	ldr	r5, [pc, #24]	; (80094dc <_isatty_r+0x1c>)
 80094c4:	2300      	movs	r3, #0
 80094c6:	4604      	mov	r4, r0
 80094c8:	4608      	mov	r0, r1
 80094ca:	602b      	str	r3, [r5, #0]
 80094cc:	f7fa ffdb 	bl	8004486 <_isatty>
 80094d0:	1c43      	adds	r3, r0, #1
 80094d2:	d102      	bne.n	80094da <_isatty_r+0x1a>
 80094d4:	682b      	ldr	r3, [r5, #0]
 80094d6:	b103      	cbz	r3, 80094da <_isatty_r+0x1a>
 80094d8:	6023      	str	r3, [r4, #0]
 80094da:	bd38      	pop	{r3, r4, r5, pc}
 80094dc:	20000750 	.word	0x20000750

080094e0 <_lseek_r>:
 80094e0:	b538      	push	{r3, r4, r5, lr}
 80094e2:	4d07      	ldr	r5, [pc, #28]	; (8009500 <_lseek_r+0x20>)
 80094e4:	4604      	mov	r4, r0
 80094e6:	4608      	mov	r0, r1
 80094e8:	4611      	mov	r1, r2
 80094ea:	2200      	movs	r2, #0
 80094ec:	602a      	str	r2, [r5, #0]
 80094ee:	461a      	mov	r2, r3
 80094f0:	f7fa ffd4 	bl	800449c <_lseek>
 80094f4:	1c43      	adds	r3, r0, #1
 80094f6:	d102      	bne.n	80094fe <_lseek_r+0x1e>
 80094f8:	682b      	ldr	r3, [r5, #0]
 80094fa:	b103      	cbz	r3, 80094fe <_lseek_r+0x1e>
 80094fc:	6023      	str	r3, [r4, #0]
 80094fe:	bd38      	pop	{r3, r4, r5, pc}
 8009500:	20000750 	.word	0x20000750

08009504 <_read_r>:
 8009504:	b538      	push	{r3, r4, r5, lr}
 8009506:	4d07      	ldr	r5, [pc, #28]	; (8009524 <_read_r+0x20>)
 8009508:	4604      	mov	r4, r0
 800950a:	4608      	mov	r0, r1
 800950c:	4611      	mov	r1, r2
 800950e:	2200      	movs	r2, #0
 8009510:	602a      	str	r2, [r5, #0]
 8009512:	461a      	mov	r2, r3
 8009514:	f7fa ff62 	bl	80043dc <_read>
 8009518:	1c43      	adds	r3, r0, #1
 800951a:	d102      	bne.n	8009522 <_read_r+0x1e>
 800951c:	682b      	ldr	r3, [r5, #0]
 800951e:	b103      	cbz	r3, 8009522 <_read_r+0x1e>
 8009520:	6023      	str	r3, [r4, #0]
 8009522:	bd38      	pop	{r3, r4, r5, pc}
 8009524:	20000750 	.word	0x20000750

08009528 <_init>:
 8009528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800952a:	bf00      	nop
 800952c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800952e:	bc08      	pop	{r3}
 8009530:	469e      	mov	lr, r3
 8009532:	4770      	bx	lr

08009534 <_fini>:
 8009534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009536:	bf00      	nop
 8009538:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800953a:	bc08      	pop	{r3}
 800953c:	469e      	mov	lr, r3
 800953e:	4770      	bx	lr
