{
  "module_name": "qcom,msm8996.h",
  "hash_id": "952d9ef20b0151172eec778c6af4c75187869816d4b209a601a50ffb98761641",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/interconnect/qcom,msm8996.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_MSM8996_H\n#define __DT_BINDINGS_INTERCONNECT_QCOM_MSM8996_H\n\n \n#define MASTER_PCIE_0\t\t\t0\n#define MASTER_PCIE_1\t\t\t1\n#define MASTER_PCIE_2\t\t\t2\n\n \n#define MASTER_CNOC_A1NOC\t\t0\n#define MASTER_CRYPTO_CORE0\t\t1\n#define MASTER_PNOC_A1NOC\t\t2\n\n \n#define MASTER_USB3\t\t\t0\n#define MASTER_IPA\t\t\t1\n#define MASTER_UFS\t\t\t2\n\n \n#define MASTER_AMPSS_M0\t\t\t0\n#define MASTER_GRAPHICS_3D\t\t1\n#define MASTER_MNOC_BIMC\t\t2\n#define MASTER_SNOC_BIMC\t\t3\n#define SLAVE_EBI_CH0\t\t\t4\n#define SLAVE_HMSS_L3\t\t\t5\n#define SLAVE_BIMC_SNOC_0\t\t6\n#define SLAVE_BIMC_SNOC_1\t\t7\n\n \n#define MASTER_SNOC_CNOC\t\t0\n#define MASTER_QDSS_DAP\t\t\t1\n#define SLAVE_CNOC_A1NOC\t\t2\n#define SLAVE_CLK_CTL\t\t\t3\n#define SLAVE_TCSR\t\t\t4\n#define SLAVE_TLMM\t\t\t5\n#define SLAVE_CRYPTO_0_CFG\t\t6\n#define SLAVE_MPM\t\t\t7\n#define SLAVE_PIMEM_CFG\t\t\t8\n#define SLAVE_IMEM_CFG\t\t\t9\n#define SLAVE_MESSAGE_RAM\t\t10\n#define SLAVE_BIMC_CFG\t\t\t11\n#define SLAVE_PMIC_ARB\t\t\t12\n#define SLAVE_PRNG\t\t\t13\n#define SLAVE_DCC_CFG\t\t\t14\n#define SLAVE_RBCPR_MX\t\t\t15\n#define SLAVE_QDSS_CFG\t\t\t16\n#define SLAVE_RBCPR_CX\t\t\t17\n#define SLAVE_QDSS_RBCPR_APU\t\t18\n#define SLAVE_CNOC_MNOC_CFG\t\t19\n#define SLAVE_SNOC_CFG\t\t\t20\n#define SLAVE_SNOC_MPU_CFG\t\t21\n#define SLAVE_EBI1_PHY_CFG\t\t22\n#define SLAVE_A0NOC_CFG\t\t\t23\n#define SLAVE_PCIE_1_CFG\t\t24\n#define SLAVE_PCIE_2_CFG\t\t25\n#define SLAVE_PCIE_0_CFG\t\t26\n#define SLAVE_PCIE20_AHB2PHY\t\t27\n#define SLAVE_A0NOC_MPU_CFG\t\t28\n#define SLAVE_UFS_CFG\t\t\t29\n#define SLAVE_A1NOC_CFG\t\t\t30\n#define SLAVE_A1NOC_MPU_CFG\t\t31\n#define SLAVE_A2NOC_CFG\t\t\t32\n#define SLAVE_A2NOC_MPU_CFG\t\t33\n#define SLAVE_SSC_CFG\t\t\t34\n#define SLAVE_A0NOC_SMMU_CFG\t\t35\n#define SLAVE_A1NOC_SMMU_CFG\t\t36\n#define SLAVE_A2NOC_SMMU_CFG\t\t37\n#define SLAVE_LPASS_SMMU_CFG\t\t38\n#define SLAVE_CNOC_MNOC_MMSS_CFG\t39\n\n \n#define MASTER_CNOC_MNOC_CFG\t\t0\n#define MASTER_CPP\t\t\t1\n#define MASTER_JPEG\t\t\t2\n#define MASTER_MDP_PORT0\t\t3\n#define MASTER_MDP_PORT1\t\t4\n#define MASTER_ROTATOR\t\t\t5\n#define MASTER_VIDEO_P0\t\t\t6\n#define MASTER_VFE\t\t\t7\n#define MASTER_SNOC_VMEM\t\t8\n#define MASTER_VIDEO_P0_OCMEM\t\t9\n#define MASTER_CNOC_MNOC_MMSS_CFG\t10\n#define SLAVE_MNOC_BIMC\t\t\t11\n#define SLAVE_VMEM\t\t\t12\n#define SLAVE_SERVICE_MNOC\t\t13\n#define SLAVE_MMAGIC_CFG\t\t14\n#define SLAVE_CPR_CFG\t\t\t15\n#define SLAVE_MISC_CFG\t\t\t16\n#define SLAVE_VENUS_THROTTLE_CFG\t17\n#define SLAVE_VENUS_CFG\t\t\t18\n#define SLAVE_VMEM_CFG\t\t\t19\n#define SLAVE_DSA_CFG\t\t\t20\n#define SLAVE_MMSS_CLK_CFG\t\t21\n#define SLAVE_DSA_MPU_CFG\t\t22\n#define SLAVE_MNOC_MPU_CFG\t\t23\n#define SLAVE_DISPLAY_CFG\t\t24\n#define SLAVE_DISPLAY_THROTTLE_CFG\t25\n#define SLAVE_CAMERA_CFG\t\t26\n#define SLAVE_CAMERA_THROTTLE_CFG\t27\n#define SLAVE_GRAPHICS_3D_CFG\t\t28\n#define SLAVE_SMMU_MDP_CFG\t\t29\n#define SLAVE_SMMU_ROT_CFG\t\t30\n#define SLAVE_SMMU_VENUS_CFG\t\t31\n#define SLAVE_SMMU_CPP_CFG\t\t32\n#define SLAVE_SMMU_JPEG_CFG\t\t33\n#define SLAVE_SMMU_VFE_CFG\t\t34\n\n \n#define MASTER_SNOC_PNOC\t\t0\n#define MASTER_SDCC_1\t\t\t1\n#define MASTER_SDCC_2\t\t\t2\n#define MASTER_SDCC_4\t\t\t3\n#define MASTER_USB_HS\t\t\t4\n#define MASTER_BLSP_1\t\t\t5\n#define MASTER_BLSP_2\t\t\t6\n#define MASTER_TSIF\t\t\t7\n#define SLAVE_PNOC_A1NOC\t\t8\n#define SLAVE_USB_HS\t\t\t9\n#define SLAVE_SDCC_2\t\t\t10\n#define SLAVE_SDCC_4\t\t\t11\n#define SLAVE_TSIF\t\t\t12\n#define SLAVE_BLSP_2\t\t\t13\n#define SLAVE_SDCC_1\t\t\t14\n#define SLAVE_BLSP_1\t\t\t15\n#define SLAVE_PDM\t\t\t16\n#define SLAVE_AHB2PHY\t\t\t17\n\n \n#define MASTER_HMSS\t\t\t0\n#define MASTER_QDSS_BAM\t\t\t1\n#define MASTER_SNOC_CFG\t\t\t2\n#define MASTER_BIMC_SNOC_0\t\t3\n#define MASTER_BIMC_SNOC_1\t\t4\n#define MASTER_A0NOC_SNOC\t\t5\n#define MASTER_A1NOC_SNOC\t\t6\n#define MASTER_A2NOC_SNOC\t\t7\n#define MASTER_QDSS_ETR\t\t\t8\n#define SLAVE_A0NOC_SNOC\t\t9\n#define SLAVE_A1NOC_SNOC\t\t10\n#define SLAVE_A2NOC_SNOC\t\t11\n#define SLAVE_HMSS\t\t\t12\n#define SLAVE_LPASS\t\t\t13\n#define SLAVE_USB3\t\t\t14\n#define SLAVE_SNOC_BIMC\t\t\t15\n#define SLAVE_SNOC_CNOC\t\t\t16\n#define SLAVE_IMEM\t\t\t17\n#define SLAVE_PIMEM\t\t\t18\n#define SLAVE_SNOC_VMEM\t\t\t19\n#define SLAVE_SNOC_PNOC\t\t\t20\n#define SLAVE_QDSS_STM\t\t\t21\n#define SLAVE_PCIE_0\t\t\t22\n#define SLAVE_PCIE_1\t\t\t23\n#define SLAVE_PCIE_2\t\t\t24\n#define SLAVE_SERVICE_SNOC\t\t25\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}