// Seed: 2235061532
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input wor id_2
    , id_16,
    input wor id_3,
    input wire id_4,
    input tri0 id_5,
    output supply0 id_6,
    input supply0 id_7,
    output tri1 id_8,
    output supply1 id_9,
    input tri0 id_10,
    output supply0 id_11,
    input tri id_12,
    output tri1 id_13,
    input tri1 id_14
);
  wire id_17;
  supply1 id_18 = id_5, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29;
  wire id_30;
  assign id_26 = id_24 & 1;
  wire id_31;
  module_0(
      id_17, id_17, id_31
  );
  assign id_27 = 1;
endmodule
