#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Nov 13 22:17:21 2022
# Process ID: 20740
# Current directory: C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/canny/xsim_script.tcl}
# Log file: C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/xsim.log
# Journal file: C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog\xsim.jou
# Running On: DESKTOP-80C962T, OS: Windows, CPU Frequency: 3700 MHz, CPU Physical cores: 8, Host memory: 32143 MB
#-----------------------------------------------------------
source xsim.dir/canny/xsim_script.tcl
# xsim {canny} -view {{canny_dataflow_ana.wcfg}} -tclbatch {canny.tcl} -protoinst {canny.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file canny.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_canny_top/AESL_inst_canny//AESL_inst_canny_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_canny_top/AESL_inst_canny/grp_canny_Pipeline_idx_idy_fu_4186/grp_canny_Pipeline_idx_idy_fu_4186_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_canny_top/AESL_inst_canny/grp_canny_Pipeline_read_img_fu_3664/grp_canny_Pipeline_read_img_fu_3664_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_canny_top/AESL_inst_canny/grp_canny_Pipeline_rest_result_fu_5097/grp_canny_Pipeline_rest_result_fu_5097_activity
Time resolution is 1 ps
open_wave_config canny_dataflow_ana.wcfg
source canny.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set upperThresh__lowerThresh__return_group [add_wave_group upperThresh__lowerThresh__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_canny_top/AESL_inst_canny/interrupt -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_BRESP -into $upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_BREADY -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_BVALID -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_RRESP -into $upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_RDATA -into $upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_RREADY -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_RVALID -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_ARREADY -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_ARVALID -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_ARADDR -into $upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_WSTRB -into $upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_WDATA -into $upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_WREADY -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_WVALID -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_AWREADY -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_AWVALID -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_AWADDR -into $upperThresh__lowerThresh__return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_canny_top/AESL_inst_canny/dst_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/dst_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/dst_TDATA -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_canny_top/AESL_inst_canny/src_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/src_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/src_TDATA -into $return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_canny_top/AESL_inst_canny/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_canny_top/AESL_inst_canny/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_canny_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_canny_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_canny_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_canny_top/LENGTH_src -into $tb_portdepth_group -radix hex
## add_wave /apatb_canny_top/LENGTH_dst -into $tb_portdepth_group -radix hex
## add_wave /apatb_canny_top/LENGTH_upperThresh -into $tb_portdepth_group -radix hex
## add_wave /apatb_canny_top/LENGTH_lowerThresh -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_upperThresh__lowerThresh__return_group [add_wave_group upperThresh__lowerThresh__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_canny_top/control_INTERRUPT -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_BRESP -into $tb_upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/control_BREADY -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_BVALID -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_RRESP -into $tb_upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/control_RDATA -into $tb_upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/control_RREADY -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_RVALID -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_ARREADY -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_ARVALID -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_ARADDR -into $tb_upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/control_WSTRB -into $tb_upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/control_WDATA -into $tb_upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/control_WREADY -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_WVALID -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_AWREADY -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_AWVALID -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_AWADDR -into $tb_upperThresh__lowerThresh__return_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]
## add_wave /apatb_canny_top/dst_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/dst_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/dst_TDATA -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_canny_top/src_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/src_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/src_TDATA -into $tb_return_group -radix hex
## save_wave_config canny.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "127000"
// RTL Simulation : 1 / 1 [100.00%] @ "80964000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 80992800 ps : File "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny.autotb.v" Line 356
run: Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1251.504 ; gain = 0.000
## quit
INFO: xsimkernel Simulation Memory Usage: 27312 KB (Peak: 27312 KB), Simulation CPU Usage: 14718 ms
INFO: [Common 17-206] Exiting xsim at Sun Nov 13 22:18:25 2022...
