QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
Start time: 15:20:00 on Oct 29,2025
vcom -2008 -work internal/ModelSimContainer/work proj/src/RISCV_types.vhd internal/testpy/tb.vhd proj/src/RISCV_types.vhd proj/src/TopLevel/mux4t1_N.vhd proj/src/TopLevel/addiSubi_N.vhd proj/src/TopLevel/andg2.vhd proj/src/TopLevel/barrelShifter.vhd proj/src/TopLevel/org2_N.vhd proj/src/TopLevel/slt_N.vhd proj/src/TopLevel/decoder5t32.vhd proj/src/TopLevel/extender.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/adder.vhd proj/src/TopLevel/RISCV_Processor.vhd proj/src/TopLevel/dffg.vhd proj/src/TopLevel/shiftBinary.vhd proj/src/TopLevel/org2.vhd proj/src/TopLevel/mux4t1.vhd proj/src/TopLevel/onesComp_N.vhd proj/src/TopLevel/invg.vhd proj/src/TopLevel/andg2_N.vhd proj/src/TopLevel/mux32t1_N.vhd proj/src/TopLevel/reg_N.vhd proj/src/TopLevel/mux2t1.vhd proj/src/TopLevel/Control.vhd proj/src/TopLevel/pcLogic.vhd proj/src/TopLevel/mux2t1_N.vhd proj/src/TopLevel/Decode.vhd proj/src/TopLevel/xorg2.vhd proj/src/TopLevel/invg_N.vhd proj/src/TopLevel/xorg2_N.vhd proj/src/TopLevel/adder_N.vhd proj/src/TopLevel/regFile.vhd proj/src/TopLevel/alu.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package RISCV_types
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/RISCV_types.vhd(15): (vcom-1615) Existing package 'RISCV_types' at line 18 will be overwritten.
-- Compiling package RISCV_types
** Warning: proj/src/RISCV_types.vhd(29): (vcom-1615) Existing package body 'RISCV_types(body)' at line 29 will be overwritten.
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Compiling entity mux4t1_N
-- Compiling architecture structural of mux4t1_N
-- Compiling entity addiSubi_N
-- Compiling architecture structural of addiSubi_N
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2
-- Loading package NUMERIC_STD
-- Compiling entity barrelShifter
-- Compiling architecture structure of barrelShifter
-- Compiling entity org2_N
-- Compiling architecture structure of org2_N
-- Compiling entity slt_N
-- Compiling architecture dataflow of slt_N
-- Compiling entity decoder5t32
-- Compiling architecture dataflow of decoder5t32
-- Compiling entity extender
-- Compiling architecture dataflow of extender
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Compiling entity adder
-- Compiling architecture structure of adder
-- Loading package RISCV_types
-- Compiling entity RISCV_Processor
-- Compiling architecture structure of RISCV_Processor
** Error: proj/src/TopLevel/RISCV_Processor.vhd(302): (vcom-1031) Formal generic "ADDR_WIDTH" has OPEN or no actual associated with it.
** Error: proj/src/TopLevel/RISCV_Processor.vhd(302): (vcom-1031) Formal generic "DATA_WIDTH" has OPEN or no actual associated with it.
** Note: proj/src/TopLevel/RISCV_Processor.vhd(383): VHDL Compiler exiting
End time: 15:20:00 on Oct 29,2025, Elapsed time: 0:00:00
Errors: 2, Warnings: 2
