<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230003774A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230003774</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17517134</doc-number><date>20211102</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>G</section><class>01</class><subclass>R</subclass><main-group>19</main-group><subgroup>155</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>03</class><subclass>H</subclass><main-group>7</main-group><subgroup>01</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>02</class><subclass>M</subclass><main-group>3</main-group><subgroup>07</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>01</class><subclass>R</subclass><main-group>19</main-group><subgroup>155</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>03</class><subclass>H</subclass><main-group>7</main-group><subgroup>0115</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>02</class><subclass>M</subclass><main-group>3</main-group><subgroup>07</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e43">ABSENCE OF VOLTAGE DETECTION DEVICE FOR MEDIUM VOLTAGE APPLICATION</invention-title><us-related-documents><us-provisional-application><document-id><country>US</country><doc-number>63217835</doc-number><date>20210702</date></document-id></us-provisional-application></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="obligated-assignee"><addressbook><orgname>Panduit Corp.</orgname><address><city>Tinley Park</city><state>IL</state><country>US</country></address></addressbook><residence><country>US</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>Bolouri-Saransar</last-name><first-name>Masud</first-name><address><city>Orland Park</city><state>IL</state><country>US</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>Balid</last-name><first-name>Walid</first-name><address><city>Orland Park</city><state>IL</state><country>US</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>Panduit Corp.</orgname><role>02</role><address><city>Tinley Park</city><state>IL</state><country>US</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A system for the verification of the absence of voltage has a first series of resistors and a first voltage limiter connected between a power line and a first voltage sensor and such as to limit a sensed voltage to a set amount above a threshold set by a standard and a first series of LC resonance filters connected between the power line and a RF signal generator. The system also has a second series of resistors and a second voltage limiter connected between the power line and a second voltage sensor and a second series of LC resonance filters connected between the power line and an RF signal detector. The system is configured to detect continuity to the voltage line by sending an RF signal generated by the RF signal generator through the first lead line and detecting it at the RF signal detector via the second lead line.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="75.95mm" wi="86.11mm" file="US20230003774A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="81.96mm" wi="88.14mm" file="US20230003774A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="86.95mm" wi="95.33mm" file="US20230003774A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="144.95mm" wi="89.24mm" orientation="landscape" file="US20230003774A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="119.21mm" wi="52.66mm" file="US20230003774A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="76.20mm" wi="72.14mm" file="US20230003774A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="135.21mm" wi="43.60mm" orientation="landscape" file="US20230003774A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="105.33mm" wi="98.47mm" file="US20230003774A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="87.46mm" wi="114.55mm" file="US20230003774A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="141.90mm" wi="81.79mm" orientation="landscape" file="US20230003774A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="117.86mm" wi="34.37mm" orientation="landscape" file="US20230003774A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="52.41mm" wi="50.12mm" file="US20230003774A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="lead"?><heading id="h-0001" level="1">CROSS REFERENCE TO RELATED APPLICATION(S)</heading><p id="p-0002" num="0001">This application claims benefit to U.S. Provisional Patent Application No. 63/217,835, filed on Jul. 2, 2021, the entirety of which is hereby incorporated by reference herein.</p><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="tail"?><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0002" level="1">FIELD OF THE INVENTION</heading><p id="p-0003" num="0002">The following invention generally relates to systems for the verification of the absence of voltage and more specifically to a system for the verification of the absence of voltage in medium voltage applications.</p><heading id="h-0003" level="1">BACKGROUND OF THE INVENTION</heading><p id="p-0004" num="0003">This application describes novel systems and methods to provide a reliable verification of Absence of Voltage and connectivity of a permanently installed absence of voltage tester (AVT) system that connects to a power line in an electrical equipment in a medium voltage application. The AVT indicates whether the equipment is in an electrically safe state or not without direct access to the equipment.</p><p id="p-0005" num="0004">In order to meet the Safety Integrity Level III (SIL-III) rating, a set of independent and redundant sensing circuitries, as well as connectivity verification technique to the power line must be implemented.</p><p id="p-0006" num="0005">In an electrical installation failure can be an undetached connection due to a faulty termination, thermal expansion, or vibration. Connectivity Verification can be accomplished by verifying that there is continuity throughout the system from the AVT to the main power lines. High isolation of the AVT equipment to the power lines needed to be accomplished. This forces any coupling to the mains to be high impedance in 10's of Mega ohm or 10's of Pico farad for a capacitive coupler.</p><heading id="h-0004" level="1">SUMMARY OF THE INVENTION</heading><p id="p-0007" num="0006">In one embodiment, a system for the verification of the absence of voltage has a first series of resistors and a first voltage limiter connected between a power line and a first voltage sensor such as to limit a sensed voltage to a set amount above a threshold set by a standard along with a first series of LC resonance filters connected between the power line and a RF signal generator wherein the RF signal generator and the first voltage sensor share a lead line. The system also has a second series of resistors and a second voltage limiter connected between the power line and a second voltage sensor such as to limit the sensed voltage to a set amount above a threshold set by a standard and a second series of LC resonance filters connected between the power line and an RF signal detector wherein the RF signal detector and the second voltage sensor share a lead line. The system is configured to detect continuity to the voltage line by sending an RF signal generated by the RF signal generator through the first lead line and detecting it at the RF signal detector via the second lead line.</p><p id="p-0008" num="0007">In another embodiment, a system for the verification of the absence of voltage has a first series of resistors and a first voltage limiter connected between a power line and a first voltage sensor such as to limit the voltage to a set amount above a threshold set by a standard and a second series of resistors and a second voltage limiter connected between the power line and a second voltage sensor such as to limit the voltage to a set amount above a threshold set by a standard. The system also has an RF charge pump connected to the power line via a series of LC resonance filters such as to apply a voltage to the voltage line that can be detected by the first and second voltage detectors</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0005" level="1">BRIEF DESCRIPTION OF THE FIGURES</heading><p id="p-0009" num="0008"><figref idref="DRAWINGS">FIG. <b>1</b></figref> shows a first embodiment of a system for the verification of the absence of voltage which illustrates a system block diagram to the two independent and redundant voltage detection channels combined with a RF coupler path from tester to the power mains.</p><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>2</b></figref> illustrates the connectivity detection block diagram.</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>3</b></figref> illustrates an implementation of the concept.</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>4</b></figref> illustrates a mechanical implementation using a HVCI that is potted with epoxy.</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>5</b></figref> illustrates an attachment method of the redundant HVCI to a Medium voltage busbar.</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>6</b></figref> illustrates integration of the two circuit in to one HVCI build.</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>7</b></figref> shows a second embodiment of an absence of voltage system which illustrates a system block diagram for another novel concept for absence of voltage detection and connectivity verification.</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. <b>8</b></figref> shows the tester generating an RF signal that is connected to RF charge pump throughout series of LC resonance filters.</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>9</b></figref> illustrates an implementation of the concept.</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. <b>10</b></figref> illustrates a potential mechanical implementation of the two resistive couplers, RF coupler, and a charge pump into an HVCI. A Set of Coaxial connection links is used to connect the HVCI to the tester.</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. <b>11</b></figref> illustrates a potential attachment of the HVCI to the Power lines.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0006" level="1">DETAILED DESCRIPTION OF THE INVENTION</heading><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. <b>1</b></figref> shows a first embodiment of a system for the verification of the absence of voltage which illustrates a system block diagram to the two independent and redundant voltage detection channels combined with a RF coupler path from tester to the power line. Activating the tester will ensure there is no voltage over threshold value on either of the sensing channels, then the tester will perform a connectivity test.</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. <b>2</b></figref> illustrates the connectivity detection block diagram. The connectivity tester generates an RF signal that is connected to the grid though the transmitter RF coupler, which is embedded into a high voltage ceramic insulator (HVCI). The connectivity RF detector is connected to a separate RF coupler in a separate HVCI. This structure ensures that the link from HVCI-1 to HVCI-2 to the power line is valid. This circuitry/procedure is implemented and performed for each one of the three phases to verify the AVT connectivity to the power lines.</p><p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. <b>3</b></figref> illustrates an implementation of the concept. A series of resistors are used between the power line and AVT for voltage sense. A voltage limiter is used on the secondary side (gigantic impedance side) to limit the voltage to 120% of the absence of voltage threshold defined by the standard.</p><p id="p-0023" num="0022">The RF couplers are mainly isolated throughout a series of LC resonance filters. These filters are constructed from X1Y1 capacitors and high-frequency inductors in series, forming a resonance band-pass filter. Each of the X1Y1 capacitors can be rated at 760 VAC/1500 VDC and form capacitive coupling and reinforced isolation between primary (i.e., power lines) and secondary (i.e., connectivity detection) circuits.</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. <b>4</b></figref> illustrates a mechanical implementation using a HVCI that is potted with epoxy. A Coaxial connection is used to connect the circuitry inside the HVCI to the main AVT system for absence of voltage detection and connectivity verification. Each phase will have two redundant channels. Each channel isolation interface (depicted in <figref idref="DRAWINGS">FIG. <b>3</b></figref>) will be embedded inside a HVCI. <figref idref="DRAWINGS">FIG. <b>5</b></figref> illustrates an attachment method of the redundant HVCI to a medium voltage busbar. <figref idref="DRAWINGS">FIG. <b>6</b></figref> illustrates integration of the two circuit in to one HVCI build.</p><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. <b>7</b></figref> shows a second embodiment of an absence of voltage system which illustrates a system block diagram for another novel concept for absence of voltage detection and connectivity verification. Like the first embodiment, there are two independent/redundant channels for verifying absence of voltage. These channels are also used for verifying connectivity but with different concept.</p><p id="p-0026" num="0025">The new concept utilizes an RF coupler and RF charge pump. Activating the tester will ensure there is voltage on either of the sensing channels, then the tester will perform a connectivity and &#x201c;test the tester&#x201d; assessment.</p><p id="p-0027" num="0026">Depicted on <figref idref="DRAWINGS">FIG. <b>8</b></figref>, the tester generates an RF signal that is connected to RF charge pump throughout series of LC resonance filters. The charge pump connects to the power line. The RF signal will build up a relatively small voltage on the charge pump. The two absence of voltage channels will be used to detect the voltage produced by the charge pump. The outcome of the detection will not only be used for connectivity verification but also verifying the sensing circuits functionality. This procedure must be performed for all three phases.</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>9</b></figref> illustrates an implementation of the concept. Series of resistors is used between the power line and AVT for voltage sense. A voltage limiter is used on the secondary side (gigantic impedance side) to limit the voltage to 120% of the Absence of voltage threshold defined by the standard.</p><p id="p-0029" num="0028">The RF couplers are mainly isolated throughout a series of LC resonance filters. These filters are constructed from X1Y1 capacitors and high-frequency inductors in series, forming a resonance band-pass filter. Each of the X1Y1 capacitors are rated at 760 VAC/1500 VDC and form capacitive coupling and reinforced isolation between primary (i.e., power lines) and secondary (i.e., connectivity detection) circuits. The charge pump functionality can be realized using two RF diodes, a capacitor and a discharge resistor. Series of resistor provides an offset/reference point to the charge pump.</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. <b>10</b></figref> illustrates a potential mechanical implementation of the two resistive couplers, RF coupler, and a charge pump into an HVCI. A set of coaxial connection links is used to connect the HVCI to the tester. <figref idref="DRAWINGS">FIG. <b>11</b></figref> illustrates a potential attachment of the HVCI to the power line.</p><p id="p-0031" num="0030">While exemplary embodiments are described above, it is not intended that these embodiments describe all possible forms of the invention. Rather, the words used in the specification are words of description rather than limitation, and it is understood that various changes may be made without departing from the spirit and scope of the invention. Additionally, the features of various implementing embodiments may be combined to form further embodiments of the invention.</p><?detailed-description description="Detailed Description" end="tail"?></description><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A system for the verification of the absence of voltage comprising:<claim-text>a first series of resistors and a first voltage limiter connected between a power line and a first voltage sensor and a such as to limit a sensed voltage to a set amount above a threshold set by a standard;</claim-text><claim-text>a first series of LC resonance filters connected between the power line and a RF signal generator wherein the RF signal generator and the first voltage sensor share a lead line;</claim-text><claim-text>a second series of resistors and a second voltage limiter connected between the power line and a second voltage sensor such as to limit the sensed voltage to a set amount above a threshold set by a standard; and</claim-text><claim-text>a second series of LC resonance filters connected between the power line and an RF signal detector wherein the RF signal detector and the second voltage sensor share a lead line and further wherein the system is configured to detect continuity to the voltage line by sending an RF signal generated by the RF signal generator through the first lead line and detecting it at the RF signal detector via the second lead line.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The system of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein the first series of LC resonance filters, the first series of resistors, and first voltage limiter are encapsulated in a first ceramic housing and the second series of LC resonance filters, the second series of resistors, and the second voltage limiter are encapsulated in a second ceramic housing.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The system of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein the first series of LC resonance filters, the first series of resistors, and the first voltage limiter along with the second series of LC resonance filters, the second series of resistors, and the second voltage limiter are encapsulated in a single ceramic housing.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. A system for the verification of the absence of voltage comprising<claim-text>a first series of resistors and a first voltage limiter connected between a power line and a first voltage sensor such as to limit the voltage to a set amount above a threshold set by a standard;</claim-text><claim-text>a second series of resistors and a second voltage limiter connected between the power line and a second voltage sensor such as to limit the voltage to a set amount above a threshold set by a standard; and</claim-text><claim-text>an RF charge pump connected to the power line via a series of LC resonance filters such as to apply a voltage to the voltage line that can be detected by the first and second voltage detectors</claim-text></claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The system of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein the first series of resistors, the second series of resistors, and the series of LC resonance filters are encapsulated in a ceramic housing.</claim-text></claim></claims></us-patent-application>