// Seed: 1744728529
module module_0 ();
  wire id_2;
  wor  id_3;
  assign id_3 = id_3 - id_3;
  id_4(
      1, 1, id_4 >> id_4
  );
  wire id_5;
  tri0 id_6;
  wire id_7 = 1;
  wire id_8;
  for (id_9 = id_2; id_2; id_1 = 1) begin : LABEL_0
    assign id_7 = 1;
  end
  assign id_4 = id_2 - id_2;
  assign id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  tri1 id_4 = 1;
  wire id_5;
  wire id_6;
  logic [7:0] id_7;
  logic [7:0] id_8;
  assign id_8[1+:1] = 1'b0 ^ 1'b0;
  assign id_7[1'b0] = 1;
  wire id_9;
  module_0 modCall_1 ();
endmodule
