INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/Mocanu_Vlad-Leonard_421A_lucrare1/Mocanu_Vlad-Leonard_421A_lucrare1/Mocanu_Vlad-Leonard_421A_lucrare1.srcs/sources_1/new/aand.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aand
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/Mocanu_Vlad-Leonard_421A_lucrare1/Mocanu_Vlad-Leonard_421A_lucrare1/Mocanu_Vlad-Leonard_421A_lucrare1.srcs/sources_1/new/andorxor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andorxor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/Mocanu_Vlad-Leonard_421A_lucrare1/Mocanu_Vlad-Leonard_421A_lucrare1/Mocanu_Vlad-Leonard_421A_lucrare1.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/Mocanu_Vlad-Leonard_421A_lucrare1/Mocanu_Vlad-Leonard_421A_lucrare1/Mocanu_Vlad-Leonard_421A_lucrare1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/Mocanu_Vlad-Leonard_421A_lucrare1/Mocanu_Vlad-Leonard_421A_lucrare1/Mocanu_Vlad-Leonard_421A_lucrare1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/Mocanu_Vlad-Leonard_421A_lucrare1/Mocanu_Vlad-Leonard_421A_lucrare1/Mocanu_Vlad-Leonard_421A_lucrare1.srcs/sources_1/new/oor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/Mocanu_Vlad-Leonard_421A_lucrare1/Mocanu_Vlad-Leonard_421A_lucrare1/Mocanu_Vlad-Leonard_421A_lucrare1.srcs/sources_1/new/sumator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sumator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/Mocanu_Vlad-Leonard_421A_lucrare1/Mocanu_Vlad-Leonard_421A_lucrare1/Mocanu_Vlad-Leonard_421A_lucrare1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/Mocanu_Vlad-Leonard_421A_lucrare1/Mocanu_Vlad-Leonard_421A_lucrare1/Mocanu_Vlad-Leonard_421A_lucrare1.srcs/sources_1/new/xoor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xoor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/Mocanu_Vlad-Leonard_421A_lucrare1/Mocanu_Vlad-Leonard_421A_lucrare1/Mocanu_Vlad-Leonard_421A_lucrare1.srcs/sim_1/new/simulare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare
