// Seed: 1280099365
module module_0 (
    output tri id_0
);
  uwire id_2;
  tri   id_3;
  assign module_1.id_7 = 0;
  assign {!(id_2), 1, 1'b0, id_2, id_3} = (id_2) == id_3 - id_3 ^ id_2;
  always @(id_3 or posedge id_2);
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input wire id_5,
    input wire id_6,
    input wire id_7,
    output tri1 id_8,
    input wor id_9,
    input supply1 id_10,
    input wire id_11,
    output wor id_12,
    input supply0 id_13,
    output supply0 id_14,
    input supply1 id_15,
    input supply1 id_16
);
  wire id_18;
  always @(*);
  module_0 modCall_1 (id_4);
endmodule
