{
  "module_name": "atmel-mc.h",
  "hash_id": "832a537ad33f718170e1200bb12a6db2077472d7cb842f64bc2ac6300c24d09f",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/syscon/atmel-mc.h",
  "human_readable_source": " \n \n\n#ifndef _LINUX_MFD_SYSCON_ATMEL_MC_H_\n#define _LINUX_MFD_SYSCON_ATMEL_MC_H_\n\n \n#define AT91_MC_RCR\t\t\t0x00\n#define AT91_MC_RCB\t\t\tBIT(0)\n\n#define AT91_MC_ASR\t\t\t0x04\n#define AT91_MC_UNADD\t\t\tBIT(0)\n#define AT91_MC_MISADD\t\t\tBIT(1)\n#define AT91_MC_ABTSZ\t\t\tGENMASK(9, 8)\n#define AT91_MC_ABTSZ_BYTE\t\t(0 << 8)\n#define AT91_MC_ABTSZ_HALFWORD\t\t(1 << 8)\n#define AT91_MC_ABTSZ_WORD\t\t(2 << 8)\n#define AT91_MC_ABTTYP\t\t\tGENMASK(11, 10)\n#define AT91_MC_ABTTYP_DATAREAD\t\t(0 << 10)\n#define AT91_MC_ABTTYP_DATAWRITE\t(1 << 10)\n#define AT91_MC_ABTTYP_FETCH\t\t(2 << 10)\n#define AT91_MC_MST(n)\t\t\tBIT(16 + (n))\n#define AT91_MC_SVMST(n)\t\tBIT(24 + (n))\n\n#define AT91_MC_AASR\t\t\t0x08\n\n#define AT91_MC_MPR\t\t\t0x0c\n#define AT91_MPR_MSTP(n)\t\tGENMASK(2 + ((x) * 4), ((x) * 4))\n\n \n#define AT91_MC_EBI_CSA\t\t\t0x60\n#define AT91_MC_EBI_CS(n)\t\tBIT(x)\n#define AT91_MC_EBI_NUM_CS\t\t8\n\n#define AT91_MC_EBI_CFGR\t\t0x64\n#define AT91_MC_EBI_DBPUC\t\tBIT(0)\n\n \n#define AT91_MC_SMC_CSR(n)\t\t(0x70 + ((n) * 4))\n#define AT91_MC_SMC_NWS\t\t\tGENMASK(6, 0)\n#define AT91_MC_SMC_NWS_(x)\t\t((x) << 0)\n#define AT91_MC_SMC_WSEN\t\tBIT(7)\n#define AT91_MC_SMC_TDF\t\t\tGENMASK(11, 8)\n#define AT91_MC_SMC_TDF_(x)\t\t((x) << 8)\n#define AT91_MC_SMC_TDF_MAX\t\t0xf\n#define AT91_MC_SMC_BAT\t\t\tBIT(12)\n#define AT91_MC_SMC_DBW\t\t\tGENMASK(14, 13)\n#define AT91_MC_SMC_DBW_16\t\t(1 << 13)\n#define AT91_MC_SMC_DBW_8\t\t(2 << 13)\n#define AT91_MC_SMC_DPR\t\t\tBIT(15)\n#define AT91_MC_SMC_ACSS\t\tGENMASK(17, 16)\n#define AT91_MC_SMC_ACSS_(x)\t\t((x) << 16)\n#define AT91_MC_SMC_ACSS_MAX\t\t3\n#define AT91_MC_SMC_RWSETUP\t\tGENMASK(26, 24)\n#define AT91_MC_SMC_RWSETUP_(x)\t\t((x) << 24)\n#define AT91_MC_SMC_RWHOLD\t\tGENMASK(30, 28)\n#define AT91_MC_SMC_RWHOLD_(x)\t\t((x) << 28)\n#define AT91_MC_SMC_RWHOLDSETUP_MAX\t7\n\n \n#define AT91_MC_SDRAMC_MR\t\t0x90\n#define AT91_MC_SDRAMC_MODE\t\tGENMASK(3, 0)\n#define AT91_MC_SDRAMC_MODE_NORMAL\t(0 << 0)\n#define AT91_MC_SDRAMC_MODE_NOP\t\t(1 << 0)\n#define AT91_MC_SDRAMC_MODE_PRECHARGE\t(2 << 0)\n#define AT91_MC_SDRAMC_MODE_LMR\t\t(3 << 0)\n#define AT91_MC_SDRAMC_MODE_REFRESH\t(4 << 0)\n#define AT91_MC_SDRAMC_DBW_16\t\tBIT(4)\n\n#define AT91_MC_SDRAMC_TR\t\t0x94\n#define AT91_MC_SDRAMC_COUNT\t\tGENMASK(11, 0)\n\n#define AT91_MC_SDRAMC_CR\t\t0x98\n#define AT91_MC_SDRAMC_NC\t\tGENMASK(1, 0)\n#define AT91_MC_SDRAMC_NC_8\t\t(0 << 0)\n#define AT91_MC_SDRAMC_NC_9\t\t(1 << 0)\n#define AT91_MC_SDRAMC_NC_10\t\t(2 << 0)\n#define AT91_MC_SDRAMC_NC_11\t\t(3 << 0)\n#define AT91_MC_SDRAMC_NR\t\tGENMASK(3, 2)\n#define AT91_MC_SDRAMC_NR_11\t\t(0 << 2)\n#define AT91_MC_SDRAMC_NR_12\t\t(1 << 2)\n#define AT91_MC_SDRAMC_NR_13\t\t(2 << 2)\n#define AT91_MC_SDRAMC_NB\t\tBIT(4)\n#define AT91_MC_SDRAMC_NB_2\t\t(0 << 4)\n#define AT91_MC_SDRAMC_NB_4\t\t(1 << 4)\n#define AT91_MC_SDRAMC_CAS\t\tGENMASK(6, 5)\n#define AT91_MC_SDRAMC_CAS_2\t\t(2 << 5)\n#define AT91_MC_SDRAMC_TWR\t\tGENMASK(10,  7)\n#define AT91_MC_SDRAMC_TRC\t\tGENMASK(14, 11)\n#define AT91_MC_SDRAMC_TRP\t\tGENMASK(18, 15)\n#define AT91_MC_SDRAMC_TRCD\t\tGENMASK(22, 19)\n#define AT91_MC_SDRAMC_TRAS\t\tGENMASK(26, 23)\n#define AT91_MC_SDRAMC_TXSR\t\tGENMASK(30, 27)\n\n#define AT91_MC_SDRAMC_SRR\t\t0x9c\n#define AT91_MC_SDRAMC_SRCB\t\tBIT(0)\n\n#define AT91_MC_SDRAMC_LPR\t\t0xa0\n#define AT91_MC_SDRAMC_LPCB\t\tBIT(0)\n\n#define AT91_MC_SDRAMC_IER\t\t0xa4\n#define AT91_MC_SDRAMC_IDR\t\t0xa8\n#define AT91_MC_SDRAMC_IMR\t\t0xac\n#define AT91_MC_SDRAMC_ISR\t\t0xb0\n#define AT91_MC_SDRAMC_RES\t\tBIT(0)\n\n \n#define AT91_MC_BFC_MR\t\t\t0xc0\n#define AT91_MC_BFC_BFCOM\t\tGENMASK(1, 0)\n#define AT91_MC_BFC_BFCOM_DISABLED\t(0 << 0)\n#define AT91_MC_BFC_BFCOM_ASYNC\t\t(1 << 0)\n#define AT91_MC_BFC_BFCOM_BURST\t\t(2 << 0)\n#define AT91_MC_BFC_BFCC\t\tGENMASK(3, 2)\n#define AT91_MC_BFC_BFCC_MCK\t\t(1 << 2)\n#define AT91_MC_BFC_BFCC_DIV2\t\t(2 << 2)\n#define AT91_MC_BFC_BFCC_DIV4\t\t(3 << 2)\n#define AT91_MC_BFC_AVL\t\t\tGENMASK(7,  4)\n#define AT91_MC_BFC_PAGES\t\tGENMASK(10, 8)\n#define AT91_MC_BFC_PAGES_NO_PAGE\t(0 << 8)\n#define AT91_MC_BFC_PAGES_16\t\t(1 << 8)\n#define AT91_MC_BFC_PAGES_32\t\t(2 << 8)\n#define AT91_MC_BFC_PAGES_64\t\t(3 << 8)\n#define AT91_MC_BFC_PAGES_128\t\t(4 << 8)\n#define AT91_MC_BFC_PAGES_256\t\t(5 << 8)\n#define AT91_MC_BFC_PAGES_512\t\t(6 << 8)\n#define AT91_MC_BFC_PAGES_1024\t\t(7 << 8)\n#define AT91_MC_BFC_OEL\t\t\tGENMASK(13, 12)\n#define AT91_MC_BFC_BAAEN\t\tBIT(16)\n#define AT91_MC_BFC_BFOEH\t\tBIT(17)\n#define AT91_MC_BFC_MUXEN\t\tBIT(18)\n#define AT91_MC_BFC_RDYEN\t\tBIT(19)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}