

================================================================
== Vitis HLS Report for 'wah'
================================================================
* Date:           Thu Apr 25 14:01:21 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      672|      672|  6.720 us|  6.720 us|  672|  672|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_wah_Pipeline_WAH_LOOP_fu_159  |wah_Pipeline_WAH_LOOP  |      632|      632|  6.320 us|  6.320 us|  632|  632|       no|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    845|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|    1625|   2043|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    286|    -|
|Register         |        -|    -|     277|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    1902|   3174|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+---------------------------+---------+----+-----+------+-----+
    |             Instance             |           Module          | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------+---------------------------+---------+----+-----+------+-----+
    |mul_32s_34ns_65_2_1_U24           |mul_32s_34ns_65_2_1        |        0|   3|  173|    54|    0|
    |srem_16ns_5ns_5_20_seq_1_U25      |srem_16ns_5ns_5_20_seq_1   |        0|   0|  202|   123|    0|
    |srem_32ns_8ns_32_36_seq_1_U23     |srem_32ns_8ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |grp_wah_Pipeline_WAH_LOOP_fu_159  |wah_Pipeline_WAH_LOOP      |        0|   0|  856|  1628|    0|
    +----------------------------------+---------------------------+---------+----+-----+------+-----+
    |Total                             |                           |        0|   3| 1625|  2043|    0|
    +----------------------------------+---------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln239_fu_290_p2       |         +|   0|  0|   15|           8|           7|
    |add_ln346_fu_329_p2       |         +|   0|  0|   14|           9|           8|
    |grp_fu_213_p0             |         +|   0|  0|   39|          32|           1|
    |result_V_2_fu_422_p2      |         -|   0|  0|   39|           1|          32|
    |sub_ln1512_fu_343_p2      |         -|   0|  0|   15|           7|           8|
    |sub_ln226_1_fu_238_p2     |         -|   0|  0|   72|           1|          65|
    |sub_ln226_2_fu_259_p2     |         -|   0|  0|   23|           1|          16|
    |sub_ln226_fu_193_p2       |         -|   0|  0|   39|          32|          32|
    |r_V_fu_381_p2             |      lshr|   0|  0|  242|          79|          79|
    |result_V_fu_427_p3        |    select|   0|  0|   32|           1|          32|
    |select_ln226_1_fu_265_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln226_fu_253_p3    |    select|   0|  0|   16|           1|          16|
    |ush_fu_353_p3             |    select|   0|  0|    9|           1|           9|
    |val_fu_415_p3             |    select|   0|  0|   32|           1|          32|
    |r_V_1_fu_387_p2           |       shl|   0|  0|  242|          79|          79|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0|  845|         254|         432|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  185|         42|    1|         42|
    |control_signal_buffer_address0  |   14|          3|    7|         21|
    |control_signal_buffer_ce0       |   14|          3|    1|          3|
    |grp_fu_533_ce                   |    9|          2|    1|          2|
    |grp_fu_537_ce                   |    9|          2|    1|          2|
    |grp_fu_541_ce                   |    9|          2|    1|          2|
    |m_axi_gmem_ARVALID              |    9|          2|    1|          2|
    |m_axi_gmem_RREADY               |    9|          2|    1|          2|
    |wah_values_buffer_address0      |   14|          3|    7|         21|
    |wah_values_buffer_ce0           |   14|          3|    1|          3|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  286|         64|   22|        100|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |add_ln239_reg_497                              |   8|   0|    8|          0|
    |ap_CS_fsm                                      |  41|   0|   41|          0|
    |grp_wah_Pipeline_WAH_LOOP_fu_159_ap_start_reg  |   1|   0|    1|          0|
    |isNeg_reg_517                                  |   1|   0|    1|          0|
    |mul_ln226_reg_476                              |  65|   0|   65|          0|
    |p_Result_7_reg_512                             |  23|   0|   23|          0|
    |p_Result_s_reg_507                             |   1|   0|    1|          0|
    |select_ln226_1_reg_487                         |  16|   0|   16|          0|
    |srem_ln230_reg_492                             |  32|   0|   32|          0|
    |sub_ln226_reg_455                              |  31|   0|   32|          1|
    |tmp_5_reg_481                                  |  16|   0|   16|          0|
    |tmp_reg_460                                    |   1|   0|    1|          0|
    |ush_reg_522                                    |   9|   0|    9|          0|
    |val_reg_527                                    |  32|   0|   32|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 277|   0|  278|          1|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|                    wah|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|                    wah|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|                    wah|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|                    wah|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|                    wah|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|                    wah|  return value|
|ap_return_0                     |  out|   32|  ap_ctrl_hs|                    wah|  return value|
|ap_return_1                     |  out|   32|  ap_ctrl_hs|                    wah|  return value|
|grp_fu_2119_p_din0              |  out|   32|  ap_ctrl_hs|                    wah|  return value|
|grp_fu_2119_p_din1              |  out|   32|  ap_ctrl_hs|                    wah|  return value|
|grp_fu_2119_p_opcode            |  out|    2|  ap_ctrl_hs|                    wah|  return value|
|grp_fu_2119_p_dout0             |   in|   32|  ap_ctrl_hs|                    wah|  return value|
|grp_fu_2119_p_ce                |  out|    1|  ap_ctrl_hs|                    wah|  return value|
|grp_fu_594_p_din0               |  out|   32|  ap_ctrl_hs|                    wah|  return value|
|grp_fu_594_p_din1               |  out|   32|  ap_ctrl_hs|                    wah|  return value|
|grp_fu_594_p_dout0              |   in|   32|  ap_ctrl_hs|                    wah|  return value|
|grp_fu_594_p_ce                 |  out|    1|  ap_ctrl_hs|                    wah|  return value|
|grp_fu_602_p_din0               |  out|   32|  ap_ctrl_hs|                    wah|  return value|
|grp_fu_602_p_dout0              |   in|   32|  ap_ctrl_hs|                    wah|  return value|
|grp_fu_602_p_ce                 |  out|    1|  ap_ctrl_hs|                    wah|  return value|
|input_r                         |   in|   32|     ap_none|                input_r|        scalar|
|p_read                          |   in|   31|     ap_none|                 p_read|        scalar|
|p_read1                         |   in|   32|     ap_none|                p_read1|        scalar|
|wah_values_buffer_address0      |  out|    7|   ap_memory|      wah_values_buffer|         array|
|wah_values_buffer_ce0           |  out|    1|   ap_memory|      wah_values_buffer|         array|
|wah_values_buffer_we0           |  out|    1|   ap_memory|      wah_values_buffer|         array|
|wah_values_buffer_d0            |  out|   32|   ap_memory|      wah_values_buffer|         array|
|wah_values_buffer_q0            |   in|   32|   ap_memory|      wah_values_buffer|         array|
|m_axi_gmem_AWVALID              |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWREADY              |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWADDR               |  out|   64|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWID                 |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWLEN                |  out|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWSIZE               |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWBURST              |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWLOCK               |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWCACHE              |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWPROT               |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWQOS                |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWREGION             |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWUSER               |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WVALID               |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WREADY               |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WDATA                |  out|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WSTRB                |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WLAST                |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WID                  |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WUSER                |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARVALID              |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARREADY              |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARADDR               |  out|   64|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARID                 |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARLEN                |  out|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARSIZE               |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARBURST              |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARLOCK               |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARCACHE              |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARPROT               |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARQOS                |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARREGION             |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARUSER               |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RVALID               |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RREADY               |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RDATA                |   in|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RLAST                |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RID                  |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RFIFONUM             |   in|    9|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RUSER                |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RRESP                |   in|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_BVALID               |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_BREADY               |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_BRESP                |   in|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_BID                  |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_BUSER                |   in|    1|       m_axi|                   gmem|       pointer|
|bandpass_coeffs                 |   in|   64|     ap_none|        bandpass_coeffs|        scalar|
|control_signal_buffer_address0  |  out|    7|   ap_memory|  control_signal_buffer|         array|
|control_signal_buffer_ce0       |  out|    1|   ap_memory|  control_signal_buffer|         array|
|control_signal_buffer_we0       |  out|    1|   ap_memory|  control_signal_buffer|         array|
|control_signal_buffer_d0        |  out|    5|   ap_memory|  control_signal_buffer|         array|
|control_signal_buffer_q0        |   in|    5|   ap_memory|  control_signal_buffer|         array|
+--------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.68>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 42 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_2 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read"   --->   Operation 43 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%temp_result_loc = alloca i64 1"   --->   Operation 44 'alloca' 'temp_result_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln226 = trunc i31 %p_read_2" [guitar_effects.cpp:226]   --->   Operation 45 'trunc' 'trunc_ln226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %trunc_ln226, i4 0" [guitar_effects.cpp:226]   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln226_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %p_read_2, i1 0" [guitar_effects.cpp:226]   --->   Operation 47 'bitconcatenate' 'shl_ln226_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (2.55ns)   --->   "%sub_ln226 = sub i32 %shl_ln, i32 %shl_ln226_1" [guitar_effects.cpp:226]   --->   Operation 48 'sub' 'sub_ln226' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln226, i32 31" [guitar_effects.cpp:226]   --->   Operation 49 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.55ns)   --->   "%add_ln230 = add i32 %p_read_1, i32 1" [guitar_effects.cpp:230]   --->   Operation 50 'add' 'add_ln230' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [36/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 51 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln226 = sext i32 %sub_ln226" [guitar_effects.cpp:226]   --->   Operation 52 'sext' 'sext_ln226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (6.91ns)   --->   "%mul_ln226 = mul i65 %sext_ln226, i65 6382652534" [guitar_effects.cpp:226]   --->   Operation 53 'mul' 'mul_ln226' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [35/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 54 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 55 [1/2] (6.91ns)   --->   "%mul_ln226 = mul i65 %sext_ln226, i65 6382652534" [guitar_effects.cpp:226]   --->   Operation 55 'mul' 'mul_ln226' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %mul_ln226, i32 49, i32 64" [guitar_effects.cpp:226]   --->   Operation 56 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [34/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 57 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 58 [1/1] (3.54ns)   --->   "%sub_ln226_1 = sub i65 0, i65 %mul_ln226" [guitar_effects.cpp:226]   --->   Operation 58 'sub' 'sub_ln226_1' <Predicate = (tmp)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node sub_ln226_2)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %sub_ln226_1, i32 49, i32 64" [guitar_effects.cpp:226]   --->   Operation 59 'partselect' 'tmp_4' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sub_ln226_2)   --->   "%select_ln226 = select i1 %tmp, i16 %tmp_4, i16 %tmp_5" [guitar_effects.cpp:226]   --->   Operation 60 'select' 'select_ln226' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (2.07ns) (out node of the LUT)   --->   "%sub_ln226_2 = sub i16 0, i16 %select_ln226" [guitar_effects.cpp:226]   --->   Operation 61 'sub' 'sub_ln226_2' <Predicate = (tmp)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.80ns)   --->   "%select_ln226_1 = select i1 %tmp, i16 %sub_ln226_2, i16 %tmp_5" [guitar_effects.cpp:226]   --->   Operation 62 'select' 'select_ln226_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [33/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 63 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 64 [20/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 64 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [32/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 65 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 66 [19/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 66 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [31/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 67 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 68 [18/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 68 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [30/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 69 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 70 [17/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 70 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [29/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 71 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 72 [16/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 72 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [28/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 73 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 74 [15/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 74 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [27/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 75 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 76 [14/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 76 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [26/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 77 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 78 [13/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 78 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [25/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 79 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 80 [12/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 80 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 81 [24/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 81 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 82 [11/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 82 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 83 [23/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 83 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 84 [10/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 84 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 85 [22/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 85 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 86 [9/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 86 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 87 [21/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 87 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 88 [8/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 88 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 89 [20/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 89 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 90 [7/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 90 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 91 [19/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 91 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 92 [6/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 92 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 93 [18/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 93 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 94 [5/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 94 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 95 [17/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 95 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 96 [4/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 96 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 97 [16/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 97 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 98 [3/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 98 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 99 [15/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 99 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 100 [2/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 100 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 101 [14/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 101 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.97>
ST_24 : Operation 102 [1/1] (0.00ns)   --->   "%input_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_r"   --->   Operation 102 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i32 %p_read_1" [guitar_effects.cpp:224]   --->   Operation 103 'zext' 'zext_ln224' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 104 [1/1] (0.00ns)   --->   "%wah_values_buffer_addr = getelementptr i32 %wah_values_buffer, i64 0, i64 %zext_ln224" [guitar_effects.cpp:224]   --->   Operation 104 'getelementptr' 'wah_values_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln224 = store i32 %input_read, i7 %wah_values_buffer_addr" [guitar_effects.cpp:224]   --->   Operation 105 'store' 'store_ln224' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_24 : Operation 106 [1/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 106 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln226_1 = trunc i5 %control_signal" [guitar_effects.cpp:226]   --->   Operation 107 'trunc' 'trunc_ln226_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 108 [1/1] (0.00ns)   --->   "%control_signal_buffer_addr = getelementptr i5 %control_signal_buffer, i64 0, i64 %zext_ln224" [guitar_effects.cpp:228]   --->   Operation 108 'getelementptr' 'control_signal_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 109 [1/1] (2.32ns)   --->   "%store_ln228 = store i5 %trunc_ln226_1, i7 %control_signal_buffer_addr" [guitar_effects.cpp:228]   --->   Operation 109 'store' 'store_ln228' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_24 : Operation 110 [13/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 110 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 111 [12/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 111 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 112 [11/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 112 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 113 [10/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 113 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 114 [9/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 114 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 115 [8/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 115 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 116 [7/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 116 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 117 [6/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 117 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 118 [5/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 118 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 119 [4/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 119 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 120 [3/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 120 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 121 [2/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 121 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.05>
ST_36 : Operation 122 [1/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 122 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln239 = trunc i32 %srem_ln230" [guitar_effects.cpp:239]   --->   Operation 123 'trunc' 'trunc_ln239' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 124 [1/1] (1.91ns)   --->   "%add_ln239 = add i8 %trunc_ln239, i8 100" [guitar_effects.cpp:239]   --->   Operation 124 'add' 'add_ln239' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.65>
ST_37 : Operation 125 [1/1] (0.00ns)   --->   "%bandpass_coeffs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bandpass_coeffs"   --->   Operation 125 'read' 'bandpass_coeffs_read' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 126 [2/2] (5.65ns)   --->   "%call_ln239 = call void @wah_Pipeline_WAH_LOOP, i8 %add_ln239, i32 %wah_values_buffer, i5 %control_signal_buffer, i64 %bandpass_coeffs_read, i32 %gmem, i32 %temp_result_loc" [guitar_effects.cpp:239]   --->   Operation 126 'call' 'call_ln239' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln239 = call void @wah_Pipeline_WAH_LOOP, i8 %add_ln239, i32 %wah_values_buffer, i5 %control_signal_buffer, i64 %bandpass_coeffs_read, i32 %gmem, i32 %temp_result_loc" [guitar_effects.cpp:239]   --->   Operation 127 'call' 'call_ln239' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 2.88>
ST_39 : Operation 128 [1/1] (0.00ns)   --->   "%temp_result_loc_load = load i32 %temp_result_loc"   --->   Operation 128 'load' 'temp_result_loc_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 129 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %temp_result_loc_load" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 129 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 130 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 131 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 131 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_7 = trunc i32 %data_V"   --->   Operation 132 'trunc' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 133 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 134 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 134 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 135 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 135 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 136 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 136 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 137 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 138 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 138 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.42>
ST_40 : Operation 139 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_7, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 139 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 140 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 141 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 142 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 143 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 144 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 145 'bitselect' 'tmp_10' <Predicate = (isNeg)> <Delay = 0.00>
ST_40 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp_10"   --->   Operation 146 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_40 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32 24, i32 55"   --->   Operation 147 'partselect' 'tmp_8' <Predicate = (!isNeg)> <Delay = 0.00>
ST_40 : Operation 148 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_8"   --->   Operation 148 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.25>
ST_41 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1000, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 150 [1/1] (2.55ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 150 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 151 [1/1] (0.69ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_2, i32 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 151 'select' 'result_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 152 [1/1] (0.00ns)   --->   "%newret = insertvalue i64 <undef>, i32 %result_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 152 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 153 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i64 %newret, i32 %srem_ln230" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 153 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln59 = ret i64 %newret2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 154 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wah_values_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ bandpass_coeffs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ control_signal_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1                   (read          ) [ 001111111111111111111111100000000000000000]
p_read_2                   (read          ) [ 000000000000000000000000000000000000000000]
temp_result_loc            (alloca        ) [ 001111111111111111111111111111111111111100]
trunc_ln226                (trunc         ) [ 000000000000000000000000000000000000000000]
shl_ln                     (bitconcatenate) [ 000000000000000000000000000000000000000000]
shl_ln226_1                (bitconcatenate) [ 000000000000000000000000000000000000000000]
sub_ln226                  (sub           ) [ 001000000000000000000000000000000000000000]
tmp                        (bitselect     ) [ 001110000000000000000000000000000000000000]
add_ln230                  (add           ) [ 001111111111111111111111111111111111100000]
sext_ln226                 (sext          ) [ 000100000000000000000000000000000000000000]
mul_ln226                  (mul           ) [ 000010000000000000000000000000000000000000]
tmp_5                      (partselect    ) [ 000010000000000000000000000000000000000000]
sub_ln226_1                (sub           ) [ 000000000000000000000000000000000000000000]
tmp_4                      (partselect    ) [ 000000000000000000000000000000000000000000]
select_ln226               (select        ) [ 000000000000000000000000000000000000000000]
sub_ln226_2                (sub           ) [ 000000000000000000000000000000000000000000]
select_ln226_1             (select        ) [ 000001111111111111111111100000000000000000]
input_read                 (read          ) [ 000000000000000000000000000000000000000000]
zext_ln224                 (zext          ) [ 000000000000000000000000000000000000000000]
wah_values_buffer_addr     (getelementptr ) [ 000000000000000000000000000000000000000000]
store_ln224                (store         ) [ 000000000000000000000000000000000000000000]
control_signal             (srem          ) [ 000000000000000000000000000000000000000000]
trunc_ln226_1              (trunc         ) [ 000000000000000000000000000000000000000000]
control_signal_buffer_addr (getelementptr ) [ 000000000000000000000000000000000000000000]
store_ln228                (store         ) [ 000000000000000000000000000000000000000000]
srem_ln230                 (srem          ) [ 000000000000000000000000000000000000011111]
trunc_ln239                (trunc         ) [ 000000000000000000000000000000000000000000]
add_ln239                  (add           ) [ 000000000000000000000000000000000000011000]
bandpass_coeffs_read       (read          ) [ 000000000000000000000000000000000000001000]
call_ln239                 (call          ) [ 000000000000000000000000000000000000000000]
temp_result_loc_load       (load          ) [ 000000000000000000000000000000000000000000]
data_V                     (bitcast       ) [ 000000000000000000000000000000000000000000]
p_Result_s                 (bitselect     ) [ 000000000000000000000000000000000000000011]
xs_exp_V                   (partselect    ) [ 000000000000000000000000000000000000000000]
p_Result_7                 (trunc         ) [ 000000000000000000000000000000000000000010]
zext_ln346                 (zext          ) [ 000000000000000000000000000000000000000000]
add_ln346                  (add           ) [ 000000000000000000000000000000000000000000]
isNeg                      (bitselect     ) [ 000000000000000000000000000000000000000010]
sub_ln1512                 (sub           ) [ 000000000000000000000000000000000000000000]
sext_ln1512                (sext          ) [ 000000000000000000000000000000000000000000]
ush                        (select        ) [ 000000000000000000000000000000000000000010]
mantissa                   (bitconcatenate) [ 000000000000000000000000000000000000000000]
zext_ln15                  (zext          ) [ 000000000000000000000000000000000000000000]
sext_ln1488                (sext          ) [ 000000000000000000000000000000000000000000]
zext_ln1488                (zext          ) [ 000000000000000000000000000000000000000000]
r_V                        (lshr          ) [ 000000000000000000000000000000000000000000]
r_V_1                      (shl           ) [ 000000000000000000000000000000000000000000]
tmp_10                     (bitselect     ) [ 000000000000000000000000000000000000000000]
zext_ln818                 (zext          ) [ 000000000000000000000000000000000000000000]
tmp_8                      (partselect    ) [ 000000000000000000000000000000000000000000]
val                        (select        ) [ 000000000000000000000000000000000000000001]
specinterface_ln0          (specinterface ) [ 000000000000000000000000000000000000000000]
result_V_2                 (sub           ) [ 000000000000000000000000000000000000000000]
result_V                   (select        ) [ 000000000000000000000000000000000000000000]
newret                     (insertvalue   ) [ 000000000000000000000000000000000000000000]
newret2                    (insertvalue   ) [ 000000000000000000000000000000000000000000]
ret_ln59                   (ret           ) [ 000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wah_values_buffer">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wah_values_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bandpass_coeffs">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bandpass_coeffs"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="control_signal_buffer">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_signal_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i28.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wah_Pipeline_WAH_LOOP"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i79.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="temp_result_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="36"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_result_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read_1_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_2_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="31" slack="0"/>
<pin id="116" dir="0" index="1" bw="31" slack="0"/>
<pin id="117" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="input_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/24 "/>
</bind>
</comp>

<comp id="126" class="1004" name="bandpass_coeffs_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bandpass_coeffs_read/37 "/>
</bind>
</comp>

<comp id="132" class="1004" name="wah_values_buffer_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wah_values_buffer_addr/24 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln224_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/24 "/>
</bind>
</comp>

<comp id="146" class="1004" name="control_signal_buffer_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="control_signal_buffer_addr/24 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln228_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="5" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln228/24 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_wah_Pipeline_WAH_LOOP_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="1"/>
<pin id="162" dir="0" index="2" bw="32" slack="0"/>
<pin id="163" dir="0" index="3" bw="5" slack="0"/>
<pin id="164" dir="0" index="4" bw="64" slack="0"/>
<pin id="165" dir="0" index="5" bw="32" slack="0"/>
<pin id="166" dir="0" index="6" bw="32" slack="36"/>
<pin id="167" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln239/37 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln226_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="31" slack="0"/>
<pin id="175" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln226/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="shl_ln_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="28" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="shl_ln226_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="31" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln226_1/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sub_ln226_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln226/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="6" slack="0"/>
<pin id="203" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln230_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln230/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln230/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sext_ln226_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln226/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="34" slack="0"/>
<pin id="225" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln226/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_5_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="65" slack="0"/>
<pin id="231" dir="0" index="2" bw="7" slack="0"/>
<pin id="232" dir="0" index="3" bw="8" slack="0"/>
<pin id="233" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sub_ln226_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="65" slack="1"/>
<pin id="241" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln226_1/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_4_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="65" slack="0"/>
<pin id="246" dir="0" index="2" bw="7" slack="0"/>
<pin id="247" dir="0" index="3" bw="8" slack="0"/>
<pin id="248" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln226_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="3"/>
<pin id="255" dir="0" index="1" bw="16" slack="0"/>
<pin id="256" dir="0" index="2" bw="16" slack="1"/>
<pin id="257" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln226/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sub_ln226_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln226_2/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="select_ln226_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="3"/>
<pin id="267" dir="0" index="1" bw="16" slack="0"/>
<pin id="268" dir="0" index="2" bw="16" slack="1"/>
<pin id="269" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln226_1/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="1"/>
<pin id="273" dir="0" index="1" bw="5" slack="0"/>
<pin id="274" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="control_signal/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln224_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="23"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224/24 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln226_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln226_1/24 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trunc_ln239_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln239/36 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln239_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln239/36 "/>
</bind>
</comp>

<comp id="296" class="1004" name="temp_result_loc_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="38"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_result_loc_load/39 "/>
</bind>
</comp>

<comp id="299" class="1004" name="data_V_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/39 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_Result_s_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="6" slack="0"/>
<pin id="307" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/39 "/>
</bind>
</comp>

<comp id="311" class="1004" name="xs_exp_V_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="0" index="2" bw="6" slack="0"/>
<pin id="315" dir="0" index="3" bw="6" slack="0"/>
<pin id="316" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/39 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_Result_7_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_7/39 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln346_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/39 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln346_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/39 "/>
</bind>
</comp>

<comp id="335" class="1004" name="isNeg_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="9" slack="0"/>
<pin id="338" dir="0" index="2" bw="5" slack="0"/>
<pin id="339" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/39 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sub_ln1512_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="0"/>
<pin id="346" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/39 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sext_ln1512_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/39 "/>
</bind>
</comp>

<comp id="353" class="1004" name="ush_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="9" slack="0"/>
<pin id="356" dir="0" index="2" bw="9" slack="0"/>
<pin id="357" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/39 "/>
</bind>
</comp>

<comp id="361" class="1004" name="mantissa_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="25" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="23" slack="1"/>
<pin id="365" dir="0" index="3" bw="1" slack="0"/>
<pin id="366" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/40 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln15_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="25" slack="0"/>
<pin id="372" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/40 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sext_ln1488_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/40 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln1488_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="0"/>
<pin id="379" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/40 "/>
</bind>
</comp>

<comp id="381" class="1004" name="r_V_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="25" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/40 "/>
</bind>
</comp>

<comp id="387" class="1004" name="r_V_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="25" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/40 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_10_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="79" slack="0"/>
<pin id="396" dir="0" index="2" bw="6" slack="0"/>
<pin id="397" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/40 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln818_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/40 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_8_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="79" slack="0"/>
<pin id="408" dir="0" index="2" bw="6" slack="0"/>
<pin id="409" dir="0" index="3" bw="7" slack="0"/>
<pin id="410" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/40 "/>
</bind>
</comp>

<comp id="415" class="1004" name="val_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="0" index="2" bw="32" slack="0"/>
<pin id="419" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/40 "/>
</bind>
</comp>

<comp id="422" class="1004" name="result_V_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="1"/>
<pin id="425" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/41 "/>
</bind>
</comp>

<comp id="427" class="1004" name="result_V_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="2"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="0" index="2" bw="32" slack="1"/>
<pin id="431" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/41 "/>
</bind>
</comp>

<comp id="433" class="1004" name="newret_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/41 "/>
</bind>
</comp>

<comp id="439" class="1004" name="newret2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="0"/>
<pin id="441" dir="0" index="1" bw="8" slack="5"/>
<pin id="442" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/41 "/>
</bind>
</comp>

<comp id="444" class="1005" name="p_read_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="23"/>
<pin id="446" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="449" class="1005" name="temp_result_loc_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="36"/>
<pin id="451" dir="1" index="1" bw="32" slack="36"/>
</pin_list>
<bind>
<opset="temp_result_loc "/>
</bind>
</comp>

<comp id="455" class="1005" name="sub_ln226_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln226 "/>
</bind>
</comp>

<comp id="460" class="1005" name="tmp_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="3"/>
<pin id="462" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="466" class="1005" name="add_ln230_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln230 "/>
</bind>
</comp>

<comp id="471" class="1005" name="sext_ln226_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="65" slack="1"/>
<pin id="473" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln226 "/>
</bind>
</comp>

<comp id="476" class="1005" name="mul_ln226_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="65" slack="1"/>
<pin id="478" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln226 "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp_5_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="1"/>
<pin id="483" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="487" class="1005" name="select_ln226_1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="1"/>
<pin id="489" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln226_1 "/>
</bind>
</comp>

<comp id="492" class="1005" name="srem_ln230_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="5"/>
<pin id="494" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="srem_ln230 "/>
</bind>
</comp>

<comp id="497" class="1005" name="add_ln239_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="1"/>
<pin id="499" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln239 "/>
</bind>
</comp>

<comp id="502" class="1005" name="bandpass_coeffs_read_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="1"/>
<pin id="504" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bandpass_coeffs_read "/>
</bind>
</comp>

<comp id="507" class="1005" name="p_Result_s_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="2"/>
<pin id="509" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="512" class="1005" name="p_Result_7_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="23" slack="1"/>
<pin id="514" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="517" class="1005" name="isNeg_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="522" class="1005" name="ush_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="9" slack="1"/>
<pin id="524" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="527" class="1005" name="val_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="533" class="1004" name="grp_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="535" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="536" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_result_1/32 "/>
</bind>
</comp>

<comp id="537" class="1004" name="grp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="539" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="540" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/28 "/>
</bind>
</comp>

<comp id="541" class="1004" name="grp_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="543" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv/22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="54" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="50" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="120" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="56" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="171"><net_src comp="126" pin="2"/><net_sink comp="159" pin=4"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="159" pin=5"/></net>

<net id="176"><net_src comp="114" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="114" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="197"><net_src comp="177" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="185" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="193" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="211"><net_src comp="108" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="226"><net_src comp="219" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="222" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="40" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="238" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="40" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="258"><net_src comp="243" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="259" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="276" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="284"><net_src comp="271" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="289"><net_src comp="213" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="28" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="30" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="317"><net_src comp="58" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="299" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="60" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="62" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="324"><net_src comp="299" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="311" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="64" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="66" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="329" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="68" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="347"><net_src comp="70" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="311" pin="4"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="335" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="329" pin="2"/><net_sink comp="353" pin=2"/></net>

<net id="367"><net_src comp="72" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="74" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="26" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="373"><net_src comp="361" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="370" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="370" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="377" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="76" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="381" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="78" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="404"><net_src comp="393" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="80" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="387" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="78" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="82" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="420"><net_src comp="401" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="421"><net_src comp="405" pin="4"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="88" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="102" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="427" pin="3"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="108" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="452"><net_src comp="104" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="159" pin=6"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="458"><net_src comp="193" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="463"><net_src comp="199" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="469"><net_src comp="207" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="474"><net_src comp="219" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="479"><net_src comp="222" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="484"><net_src comp="228" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="490"><net_src comp="265" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="495"><net_src comp="213" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="500"><net_src comp="290" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="505"><net_src comp="126" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="510"><net_src comp="303" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="515"><net_src comp="321" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="520"><net_src comp="335" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="525"><net_src comp="353" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="530"><net_src comp="415" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="427" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wah_values_buffer | {24 }
	Port: gmem | {}
	Port: control_signal_buffer | {24 }
 - Input state : 
	Port: wah : input_r | {24 }
	Port: wah : p_read | {1 }
	Port: wah : p_read1 | {1 }
	Port: wah : wah_values_buffer | {37 38 }
	Port: wah : gmem | {37 38 }
	Port: wah : bandpass_coeffs | {37 }
	Port: wah : control_signal_buffer | {37 38 }
  - Chain level:
	State 1
		shl_ln : 1
		sub_ln226 : 2
		tmp : 3
		srem_ln230 : 1
	State 2
		mul_ln226 : 1
	State 3
		tmp_5 : 1
	State 4
		tmp_4 : 1
		select_ln226 : 2
		sub_ln226_2 : 3
		select_ln226_1 : 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		wah_values_buffer_addr : 1
		store_ln224 : 2
		trunc_ln226_1 : 1
		control_signal_buffer_addr : 1
		store_ln228 : 2
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		trunc_ln239 : 1
		add_ln239 : 2
	State 37
	State 38
	State 39
		data_V : 1
		p_Result_s : 2
		xs_exp_V : 2
		p_Result_7 : 2
		zext_ln346 : 3
		add_ln346 : 4
		isNeg : 5
		sub_ln1512 : 3
		sext_ln1512 : 4
		ush : 6
	State 40
		zext_ln15 : 1
		zext_ln1488 : 1
		r_V : 2
		r_V_1 : 2
		tmp_10 : 3
		zext_ln818 : 4
		tmp_8 : 3
		val : 5
	State 41
		result_V : 1
		newret : 2
		newret2 : 3
		ret_ln59 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   | grp_wah_Pipeline_WAH_LOOP_fu_159 |    5    |  6.352  |   1202  |   1893  |
|----------|----------------------------------|---------|---------|---------|---------|
|   srem   |            grp_fu_213            |    0    |    0    |   394   |   238   |
|          |            grp_fu_271            |    0    |    0    |   202   |   123   |
|----------|----------------------------------|---------|---------|---------|---------|
|   fadd   |            grp_fu_533            |    2    |    0    |   205   |   390   |
|----------|----------------------------------|---------|---------|---------|---------|
|   fmul   |            grp_fu_537            |    3    |    0    |   143   |   321   |
|----------|----------------------------------|---------|---------|---------|---------|
|    mul   |            grp_fu_222            |    3    |    0    |   173   |    54   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         sub_ln226_fu_193         |    0    |    0    |    0    |    39   |
|          |        sub_ln226_1_fu_238        |    0    |    0    |    0    |    72   |
|    sub   |        sub_ln226_2_fu_259        |    0    |    0    |    0    |    23   |
|          |         sub_ln1512_fu_343        |    0    |    0    |    0    |    15   |
|          |         result_V_2_fu_422        |    0    |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        select_ln226_fu_253       |    0    |    0    |    0    |    16   |
|          |       select_ln226_1_fu_265      |    0    |    0    |    0    |    16   |
|  select  |            ush_fu_353            |    0    |    0    |    0    |    9    |
|          |            val_fu_415            |    0    |    0    |    0    |    32   |
|          |          result_V_fu_427         |    0    |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|---------|
|   lshr   |            r_V_fu_381            |    0    |    0    |    0    |   100   |
|----------|----------------------------------|---------|---------|---------|---------|
|    shl   |           r_V_1_fu_387           |    0    |    0    |    0    |   100   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         add_ln230_fu_207         |    0    |    0    |    0    |    39   |
|    add   |         add_ln239_fu_290         |    0    |    0    |    0    |    15   |
|          |         add_ln346_fu_329         |    0    |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |       p_read_1_read_fu_108       |    0    |    0    |    0    |    0    |
|   read   |       p_read_2_read_fu_114       |    0    |    0    |    0    |    0    |
|          |      input_read_read_fu_120      |    0    |    0    |    0    |    0    |
|          | bandpass_coeffs_read_read_fu_126 |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        trunc_ln226_fu_173        |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln226_1_fu_281       |    0    |    0    |    0    |    0    |
|          |        trunc_ln239_fu_286        |    0    |    0    |    0    |    0    |
|          |         p_Result_7_fu_321        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |           shl_ln_fu_177          |    0    |    0    |    0    |    0    |
|bitconcatenate|        shl_ln226_1_fu_185        |    0    |    0    |    0    |    0    |
|          |          mantissa_fu_361         |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_199            |    0    |    0    |    0    |    0    |
| bitselect|         p_Result_s_fu_303        |    0    |    0    |    0    |    0    |
|          |           isNeg_fu_335           |    0    |    0    |    0    |    0    |
|          |           tmp_10_fu_393          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         sext_ln226_fu_219        |    0    |    0    |    0    |    0    |
|   sext   |        sext_ln1512_fu_349        |    0    |    0    |    0    |    0    |
|          |        sext_ln1488_fu_374        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |           tmp_5_fu_228           |    0    |    0    |    0    |    0    |
|partselect|           tmp_4_fu_243           |    0    |    0    |    0    |    0    |
|          |          xs_exp_V_fu_311         |    0    |    0    |    0    |    0    |
|          |           tmp_8_fu_405           |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         zext_ln224_fu_276        |    0    |    0    |    0    |    0    |
|          |         zext_ln346_fu_325        |    0    |    0    |    0    |    0    |
|   zext   |         zext_ln15_fu_370         |    0    |    0    |    0    |    0    |
|          |        zext_ln1488_fu_377        |    0    |    0    |    0    |    0    |
|          |         zext_ln818_fu_401        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|insertvalue|           newret_fu_433          |    0    |    0    |    0    |    0    |
|          |          newret2_fu_439          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|  sitofp  |            grp_fu_541            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    13   |  6.352  |   2319  |   3581  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln230_reg_466     |   32   |
|      add_ln239_reg_497     |    8   |
|bandpass_coeffs_read_reg_502|   64   |
|        isNeg_reg_517       |    1   |
|      mul_ln226_reg_476     |   65   |
|     p_Result_7_reg_512     |   23   |
|     p_Result_s_reg_507     |    1   |
|      p_read_1_reg_444      |   32   |
|   select_ln226_1_reg_487   |   16   |
|     sext_ln226_reg_471     |   65   |
|     srem_ln230_reg_492     |   32   |
|      sub_ln226_reg_455     |   32   |
|   temp_result_loc_reg_449  |   32   |
|        tmp_5_reg_481       |   16   |
|         tmp_reg_460        |    1   |
|         ush_reg_522        |    9   |
|         val_reg_527        |   32   |
+----------------------------+--------+
|            Total           |   461  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_wah_Pipeline_WAH_LOOP_fu_159 |  p4  |   2  |  64  |   128  ||    9    |
|            grp_fu_213            |  p0  |   2  |  32  |   64   ||    9    |
|            grp_fu_222            |  p0  |   2  |  32  |   64   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   256  ||  4.764  ||    27   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |    6   |  2319  |  3581  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   461  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |   11   |  2780  |  3608  |
+-----------+--------+--------+--------+--------+
