C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\bin\c_ver.exe  -osyn C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\synthesis\final_top.srs  -top final_top  -nram -fixsmult  -I C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\synthesis\  -I C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib  -v2001  -devicelib  C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\smartfusion.v  -encrypt  -pro  -dmgen  C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\synthesis\dm  -ll 2000   -ui -fid2 -ram -sharing on -autosm -lib work C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v -lib work C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\tach_if.v -lib work C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v -lib work C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v -lib work C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v -lib work C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v -lib work C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\mss_tshell.v -lib work C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v -lib work C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\final_mss.v -lib work C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Clock_gen.v -lib work C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v -lib work C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v -lib work C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8.v -lib work C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v -lib work C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v -lib COREAPB3_LIB C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v -lib COREAPB3_LIB C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v -lib work C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\final_top.v -loga "C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\synthesis\final_top.srr"
rc:1 success:1
C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\smartfusion.v|i|1286459504
C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\synthesis\dm|o|1355285484
C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\bin\c_ver.exe|i|1286459480
