# //  Questa Sim-64
# //  Version 2023.2_2 linux_x86_64 Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlog -work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/work -refresh -force_refresh
# QuestaSim-64 vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 16:22:18 on Mar 01,2024
# vlog -reportprogress 300 -work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/work -refresh -force_refresh 
# -- Skipping entity adder1b
# -- Skipping entity andg2
# -- Skipping entity dffg
# -- Skipping entity invg
# -- Skipping entity mux2t1
# -- Skipping entity mux2t1n
# -- Skipping entity nbitregister
# -- Skipping entity org2
# -- Skipping entity pcreg
# -- Skipping entity ripplecarryaddern
# -- Skipping entity shiftleft2n
# -- Skipping entity tb_pcreg
# -- Skipping entity tb_shiftleft2n
# -- Skipping entity xorg2
# End time: 16:22:19 on Mar 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/work -refresh -force_refresh
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 16:22:19 on Mar 01,2024
# vcom -reportprogress 300 -work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/work -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder1b
# -- Compiling architecture structural of Adder1b
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1N
# -- Compiling architecture structural of mux2t1N
# -- Compiling entity nbitregister
# -- Compiling architecture structural of nbitregister
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity PCReg
# -- Compiling architecture structural of PCReg
# -- Compiling entity rippleCarryAdderN
# -- Compiling architecture structural of rippleCarryAdderN
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftleft2N
# -- Compiling architecture Behavioral of shiftleft2N
# -- Compiling entity tb_PCReg
# -- Compiling architecture behavior of tb_PCReg
# -- Compiling entity tb_shiftleft2N
# -- Compiling architecture behavior of tb_shiftleft2N
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 16:22:19 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_pcreg
# vsim work.tb_pcreg 
# Start time: 16:22:21 on Mar 01,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_pcreg(behavior)#1
# Loading work.mux2t1n(structural)#1
quit -sim
# End time: 16:22:43 on Mar 01,2024, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
vsim work.tb_pcreg -voptargs=+acc
# vsim work.tb_pcreg -voptargs="+acc" 
# Start time: 16:22:53 on Mar 01,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_pcreg(behavior)#1
# Loading work.pcreg(structural)#1
# ** Warning: (vsim-3473) Component instance "g_Mux2t1N : mux2t1N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pcreg/DUT File: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/PCReg.vhd
# Loading work.nbitregister(structural)#1
# Loading work.dffg(mixed)#1
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/tb_pcreg/s_CLK \
sim:/tb_pcreg/s_RST \
sim:/tb_pcreg/s_PC_IN \
sim:/tb_pcreg/s_PC_OUT
run
run
add wave -position insertpoint  \
sim:/tb_pcreg/DUT/s_muxOut
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Warning: (vsim-3473) Component instance "g_Mux2t1N : mux2t1N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pcreg/DUT File: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/PCReg.vhd
run
run
quit -sim
# End time: 16:23:26 on Mar 01,2024, Elapsed time: 0:00:33
# Errors: 0, Warnings: 1
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/PCReg.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 16:23:29 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/PCReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PCReg
# -- Compiling architecture structural of PCReg
# End time: 16:23:29 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_pcreg
# vsim -voptargs="+acc" work.tb_pcreg 
# Start time: 16:23:32 on Mar 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_pcreg(behavior)#1
# Loading work.pcreg(structural)#1
# Loading work.mux2t1n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.nbitregister(structural)#1
# Loading work.dffg(mixed)#1
add wave -position insertpoint  \
sim:/tb_pcreg/s_CLK \
sim:/tb_pcreg/s_RST \
sim:/tb_pcreg/s_PC_IN \
sim:/tb_pcreg/s_PC_OUT
run 100
add wave -position insertpoint  \
sim:/tb_pcreg/DUT/g_Mux2t1N/o_Out
add wave -position insertpoint  \
sim:/tb_pcreg/DUT/g_Mux2t1N/i_B
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
run
run
quit -sim
# End time: 16:24:24 on Mar 01,2024, Elapsed time: 0:00:52
# Errors: 0, Warnings: 1
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/PCReg.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 16:24:26 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/PCReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PCReg
# -- Compiling architecture structural of PCReg
# End time: 16:24:26 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_pcreg
# vsim -voptargs="+acc" work.tb_pcreg 
# Start time: 16:24:27 on Mar 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_pcreg(behavior)#1
# Loading work.pcreg(structural)#1
# Loading work.mux2t1n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.nbitregister(structural)#1
# Loading work.dffg(mixed)#1
add wave -position insertpoint  \
sim:/tb_pcreg/s_CLK \
sim:/tb_pcreg/s_RST \
sim:/tb_pcreg/s_PC_IN \
sim:/tb_pcreg/s_PC_OUT
run
quit -sim
# End time: 16:26:43 on Mar 01,2024, Elapsed time: 0:02:16
# Errors: 0, Warnings: 1
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_pcreg.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 16:26:45 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_pcreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PCReg
# -- Compiling architecture behavior of tb_PCReg
# End time: 16:26:45 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_pcreg
# vsim -voptargs="+acc" work.tb_pcreg 
# Start time: 16:26:46 on Mar 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_pcreg(behavior)#1
# Loading work.pcreg(structural)#1
# Loading work.mux2t1n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.nbitregister(structural)#1
# Loading work.dffg(mixed)#1
add wave -position insertpoint  \
sim:/tb_pcreg/s_CLK \
sim:/tb_pcreg/s_RST \
sim:/tb_pcreg/s_PC_IN \
sim:/tb_pcreg/s_PC_OUT
run
quit -sim
# End time: 16:27:01 on Mar 01,2024, Elapsed time: 0:00:15
# Errors: 0, Warnings: 1
