-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Tue Aug 15 15:51:24 2023
-- Host        : Laptop-Bavo running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Xilinx/Projects/vga_visualizer/vga_visualizer.srcs/sources_1/ip/rom_mydogs_greyscale_1of4/rom_mydogs_greyscale_1of4_sim_netlist.vhdl
-- Design      : rom_mydogs_greyscale_1of4
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_1of4_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_1of4_bindec : entity is "bindec";
end rom_mydogs_greyscale_1of4_bindec;

architecture STRUCTURE of rom_mydogs_greyscale_1of4_bindec is
begin
ENOUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_1of4_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \douta[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_1of4_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end rom_mydogs_greyscale_1of4_blk_mem_gen_mux;

architecture STRUCTURE of rom_mydogs_greyscale_1of4_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(0),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[0]\(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => \douta[2]\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => \douta[1]\(0),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => \douta[2]\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => \douta[2]_0\(0),
      O => douta(2)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0F7FFDABE87F97DFFFFCFFE18AF0F00001F6B9B30E7FFFB3C87F97DFFFF8FBE1",
      INIT_01 => X"FFFEFFE173616000039D80CF0F7FFDB3F07F97DFFFFFFBE1A7F1F000039FA0A2",
      INIT_02 => X"01342C7507FFDD30286F97DFFFFC9FE13FF54304051D8C5F037FFD30B87FB7DF",
      INIT_03 => X"3E4EBFEEFFFD6DC19FF1C49401340E2F8FFFDB392C4E9FEFFFFC6FC1DBF0470C",
      INIT_04 => X"FFF1705A014C0F0C09FFCBF9BE5EBFEEFFFF6DC167F344DA01340F0C8DFFDF39",
      INIT_05 => X"597FE3F91E7EBFEEBFFB6F89E4FDF81E012C1C7E597FEB3ABF7EBFEEBFFB2FC9",
      INIT_06 => X"EFFB0F9BD07DFB3E01A00C7FF97FF2DB9F3EBFEE9FFB4F99C77D783E01A00C7C",
      INIT_07 => X"01900B7FF32FF8FB3E7EBFEEEFFB0FDBE3FDFF3C00A20A7FDB3FFEFBBF3EFFEE",
      INIT_08 => X"7F6AFFEEF7F6E7FB7C7DFFBD00110B7FF30FF9F97E76BFEEF7F7E7FB63FDFFBC",
      INIT_09 => X"FF7CFBFF00004F7BF8DCF37D7FDEFFEE7BF866FB15FCFFBF00108A7FF7CFF9FF",
      INIT_0A => X"70187975FFFC3FEE78EA237BFFFDF83F0060087170B8F977FFFEFFEE79F8247B",
      INIT_0B => X"7C6A89FBFFFCB03E05C02C7870383D737FDD3FEE7C6B03FB77FD783F00700869",
      INIT_0C => X"00502F7870384631FFF63FEE5CAACEFB51FCB1BE04C02D6070381E71FFDD3FEE",
      INIT_0D => X"FFBC3FEF74EAE5FB7DFC71BC02502F6870386431FFF63FEF74AACC7B75FCF1BC",
      INIT_0E => X"FB7CF858013C077070387830EFA83FEF76EA6633DDFC39C000780F6870386830",
      INIT_0F => X"302058B4F7B23E6F7FEA31CBC2FFC0FE101D07F8303878B4F7863E6F7EAE738B",
      INIT_10 => X"6AEE3463E27CE06B619286A0702018B4FFB3B02F7EEA20CBECFC40F2419387FC",
      INIT_11 => X"F51250BD70101AB1DFBCA7BF7BEA4673A2FCB1C6F90252BE70041AB57FF9B3AD",
      INIT_12 => X"F7BE2FAF43EA673B93FC37FFF70650BE70101AB1F7BCA7BF73EA6733B9FC37DF",
      INIT_13 => X"FBF09FBF810659FE600400B1FFFE2FAFD2EA679BA9F03D7FF30659BC601003B1",
      INIT_14 => X"600104B2FFE02FADE2E947E723F0DDBFE8274DFF600400B1FFEC2FBDC3EA67C3",
      INIT_15 => X"F3ECD7FFE5F09DC7EEE38BFF600106B3FFE02FBDE3E9D7FF7BF01DC6282BC9FF",
      INIT_16 => X"3F202FFF600306F3FFF7BFBD3FED77FF7CF01DC7AEE30FFF600106B3FFE0BFBD",
      INIT_17 => X"EFFFBFBD3FEDE7FFB1E01BA95F602FFF600736B3FFFFBFBD3FEDF7FFD1F01BEB",
      INIT_18 => X"B3E91FADFFA006FF400932B1FFFFBFBD3FE9E7FF7FF01BA9DFE02FFF400536B2",
      INIT_19 => X"000A0331FFFFBFBE3FEBA6FFADF51FADEFF01EFF40080230FFFFBFBF3FE3A7FF",
      INIT_1A => X"7F7B853FCFC39D716FF25EFF000A033BFFFFBFBE3FFB867FFBC997256FF15EFF",
      INIT_1B => X"9AA09EFF00041139FFFFAFFE2D73B59FBEC995F307F0DEFF000A013BFFFFBFBE",
      INIT_1C => X"FFFFAFFE0D73F5CFAA839DE28AA49EFF0004D138FFFFAFFE0D73F5CF67889BE3",
      INIT_1D => X"91C19BD217A4C7FF00189678FFFFAFFE8973F7EFB8C099C28BA49EFF0014D138",
      INIT_1E => X"00080679FFFFBFFE1973D72FD4811BF21EBB537F0018167AFFFFBFFE1973D76F",
      INIT_1F => X"117DDFCFEF413BFE17F3517F000806F9FFFFA7FE1171DFEFF583BBBA1FF3537F",
      INIT_20 => X"91E353CF000800F9FFFFB3FE1D78DEEFFC14BBFE97F3513F000804F9FFFFABFE",
      INIT_21 => X"FFFFB9BE1D78BACFFF902FDE91E357E7000000F9FFFFBA3E1D74DAEFFF78AFFE",
      INIT_22 => X"FF8B0FF681E07FF100000039FFFFBDBE1D70BECFFFDA0FF691E27FF100000039",
      INIT_23 => X"0003FFC1FFFFCFFC1C74DA2FFFFA9FF280A007FF0000F5F9FFFFDF7E1D54DA2F",
      INIT_24 => X"0DD5DA2FFFEE9E0C60E247FE0003E001FFFFE7D81D55DA2FFFF99E5C20A347FE",
      INIT_25 => X"4AE120420004FFF1FFFFF9DC01D6FA3FFFFF9C486AE282CE00061FF1FFFFF3D8",
      INIT_26 => X"FFFFFE1E00DCFB7FFFFF986C6BA030400004FFF1FFFFFDDC00D77A2FFFFF9868",
      INIT_27 => X"FFFFFB6858B4534060046FF7FFFFFE1F00DCFB7FFFFFDB6C58A4404040046FFF",
      INIT_28 => X"000CFFFFFFFFFFFFC0DC5B7F7FFFF37A509087901804EFFFFFFFFF3F80D45B7F",
      INIT_29 => X"E0DC5BFF1FFFFB00709C0790633CFFEFFFFFFFFFE0DC5B7F1FFFFF70709D2690",
      INIT_2A => X"239CB7907FFCFFEBFFFFFFFFF9DE4BFF07FFFC106098078077FCFFEBFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFEF0BDF03FFFF88831C17C07FFCBFFBFFFFFFFFFFCF0BDF03FFFF40",
      INIT_2C => X"03FFFFE4C11E07C03E68EFF1FFFFFFFFFFE78BDF03FFFFD9831C07C07FFCDFF9",
      INIT_2D => X"7E00FB70FFFFFFFFFFF3EBDF03FFFFFC41BE16003E00BB71FFFFFFFFFFE7CBDF",
      INIT_2E => X"FFF9CBDF01C7FFFFC07D16005E00CB70FFFFFFFFFFFBEBDF03FFFFFE41BE1600",
      INIT_2F => X"F057E7704FFC37E2FFFFFFFFFFF80BDF03E7FFFFE07707305FF843E0FFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFE5BDF01C07FFFF866E7345FFCB7E2FFFFFFFFFFFC0BDF01C1FFFF",
      INIT_31 => X"01C03FFFFF7FF9105FFCB79AFFFFFFFFFFFFFBDF05C03FFFFF7FE3305FFCB7FA",
      INIT_32 => X"6E06B7FD9FFFFFFFFFFFFBDF01C017FFFF07DC904E1CB7F9FFFFFFFFFFFFFBDF",
      INIT_33 => X"FFFFFBDF05C001FFFFF7FD85EE03F7FD9FFFFFFFFFFFFBDF05C003FFFFC7FD60",
      INIT_34 => X"FFFFFEEFAF01D7DF7FCFFFFFFFFFFBDF01C001FFFFFFFFCFEE03F7FD1FCFFFFF",
      INIT_35 => X"1ECFFFFFFFFFFDDF09C00027FFFFFE5FABC3D7837ECFFFFFFFFFFDDF05C0003F",
      INIT_36 => X"4DC00001FFFFFF3F81F3C3805FDFFFFFFFFFFC1F45C00001FFFFFF3F2FE3D782",
      INIT_37 => X"91FB73805E3FFFFFFFFFFF3F05C000003FFFFFFF93FB73805F7FFFFFFFFFFE3F",
      INIT_38 => X"FFFFFFFF05C0000007FFFFF799FA7380013FFFFFFFFFFFFF05C000001FFFFFFF",
      INIT_39 => X"00FFFFDF19E232003F071F5FFFFFFFFF1DC0000001FFFFF791F27700131FEFDF",
      INIT_3A => X"3F3A7C3FFFFFFFFF05C00000003FFFFF91E214803F033C1FFFFFFFFF05C00000",
      INIT_3B => X"05C00000000FFFFF91C20781BF3E7C3FFFFFFFFF07C00000000FFFFF90C20581",
      INIT_3C => X"C08E0501BFFCFC7FFFFFFFFF0DC000000003FFFFC0C20581BFFD7C7FFFFFFFFF",
      INIT_3D => X"FFFFFFFF0DC0000000007FFFE00E0501BFFCBE7FFFFFFFFF05C000000001FFFF",
      INIT_3E => X"000007FFFD3E0C7F3EFF367FFFFFFFFF0FC0000000003FFFF01E040139FD367F",
      INIT_3F => X"1FBDA6FFFFFFFFFF6DC00000000003FFFF3C0C7F1F7C367FFFFFFFFF2FC00000",
      INIT_40 => X"5DC00000000000FFFFB045FF1BBFA6FFFFFFFFFF5BC00000000001FFFF3C45FF",
      INIT_41 => X"FFD841FF0F7202FFFFFFFFFF5FC00000000000FFFF9845FF0FE202FFFFFFFFFF",
      INIT_42 => X"FFFFFFFF3FE006E0000000FFFFCCC7FF0F7F02FFFFFFFFFF0FC00000000000FF",
      INIT_43 => X"000000F8FFFC87BF0BEF93FFFFFFFFFF0DCCE790000000FBFFF2C7FF0F7F13FF",
      INIT_44 => X"9BD1D3FFFFFFFFFF1FFFEFF2000000F87FFD87BF1BA7D3FFFFFFFFFF0FF8F9FC",
      INIT_45 => X"EFFFFF7EC00000F80FFF81DF9BF9F3FFFFFFFFFFDFE1FF7D800000F81FFF83BF",
      INIT_46 => X"01FFFE3F1BEDFBFFFFFFFFFFFC7FFF7FB00000F807FFFEFF9BFDF3FFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFC3E83FFEC0000F800FFFF1F9BEDE3FFFFFFFFFFFE7FFFFFD80000F8",
      INIT_48 => X"FEC000F8001FFFC7ABF8E7F01FFFFFFFFC78FE7FF70000F8007FFF9F8BF0E3F9",
      INIT_49 => X"A3F8E9FF07FFFFFFFFD000FBFF6000F8000FFFC1A3F8E3FC0FFFFFFFFFFE01F7",
      INIT_4A => X"FFFC781E7FCC00F80003FFFCA0D0E3FFFBFFFFFFFFEFF03DFF2000F80007FFF1",
      INIT_4B => X"00003FF8637ED2FF96FFFFFFFFFE1807DFF200F00000FFFCE0FAF1FFE5FFFFFF",
      INIT_4C => X"837FFFFFFFFF0701E7FC80F000007FD8637EC2FF83FFFFFFFFFF0601EFF900F0",
      INIT_4D => X"0E7FC1F2400003CABB62001D41FFFFFFFFFF01807DFF60FF80000FC53BEF007F",
      INIT_4E => X"FEF4101063DFFFFFFFFF801807BFC0F6000001E8F9F6001FC1BFFFFFFFFE0060",
      INIT_4F => X"FFFFC80380F7C0F6E0000039FF78101061FFFFFFFFFF410E01CFE1F760000079",
      INIT_50 => X"E0200003DFD801E023EFFFFFFFFFF400607DC1FEE000000FFF9031C022FFFFFF",
      INIT_51 => X"00FFFFFFFFFFF0801C0721FFE0600003FFC821A333EFFFFFFFFFC200380665FF",
      INIT_52 => X"41F7CBFFFB5F0003FFB0320E03E7FFFFFFFFFD804E1B93FFE3DE0003BFD021BB",
      INIT_53 => X"BF604401016BFFFFFFFFFFB003F1DFFFF80F0003BF60560C01E3FFFFFFFFFDE4",
      INIT_54 => X"FFFFFDFC9FF1DFFFF046B8038D6004001FB1BFFFFFFFFFD01FD3DBFFF25EC003",
      INIT_55 => X"FFC6DC0383CA04080DCE3FFFFFFFFFE3FFF5DFFFFF96C10383C80C000C0FBFFF",
      INIT_56 => X"0AC37FFFFFFFFFFFFFFFFFFFFFE6F68387C24C100AAA7FFFFFFFFDDFFFF3CFFF",
      INIT_57 => X"FFFFFFFFFBC67283864218100D2DFFFFFFFFFFFFFFFFFBF3FFE6F28387C24810",
      INIT_58 => X"8E4A000200E46FFFFFFFFFFFFFFFFFFFFBCF7283864A08304174DFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFBFFCF32D38A60001200676FFFFFFFFFFFFFFFFFFBFFCE7293",
      INIT_5A => X"FFCEFBDB856220120837AFFBFFFFFFFFFFFFFFF3FFCFB2D38B6280120077EFFF",
      INIT_5B => X"0037BFFFFFFFFFFFFFFFFFFBDFCEF3DF856020140037BFFFFFFFFFFFFFFFFFFB",
      INIT_5C => X"FFFFFFFBFFCEF3DBA2C070100C295FFFFFFFFFFFFFFFFFFBFFEEF3DB8762A014",
      INIT_5D => X"A2C0501434EF77FFFFFFFFFFFFFFFFFAFFCFF3DF32C070101CAD7FFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFBFF0EF3DBEEE047142168F7FEFFFFFFFFFFFFFFFBEBCEF3D3",
      INIT_5F => X"E79FF3CBECEBC91525A867FEFFFFFFFFFFFFFFFFF88FF3DBAEE1ED140348E7FE",
      INIT_60 => X"343DF3FCFFFFFFFFFFFFFFFADCEFF3CFE47CC73D3C3FBBFCFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFEFF3DBB56A3D6DB29EF3FCFFFFFFFFFFFFFFFEDCEFE3DBA478E50D",
      INIT_62 => X"0B44FB4DAB9EB3FEFFFFFFFFFFFFFFFFD02DE3DBA9652F0DB398F3FCFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFEB8DF35F0F4BDB45ABDC35F4FFFFFFFFFFFFFFFFFFAFE3DB",
      INIT_64 => X"FF2FF3DB7E0FA51E1DF8F5FFFFFFFFFFFFFFFFFFDFAFF3DF5F777154DFF8F7FF",
      INIT_65 => X"39F875FFFFFFFFFFFFFFFFFFFBAFF3DF5E0F158E39FA77FFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFEBF63DFCE0CA2053FB865FFFFFFFFFFFFFFFFFFFAAF63DF7E1D108D",
      INIT_67 => X"CFF6A89D7FF9E5FFFFFFFFFFFFFFFFFFFFBD63DBCECCA2853FF865FFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFF5BD62DF5FE7A2096E79EDFFFFFFFFFFFFFFFFFFFEBE62DB",
      INIT_69 => X"FDBD62F3DB44890170F9EDF1FFFFFFFFFFFFFFFFF9B562DE5F428F017379EDFF",
      INIT_6A => X"81FCC7F0FFFFFFFFFFFFFFFFF3B562FFD5D0FD02E0FC67F8FFFFFFFFFFFFFFFB",
      INIT_6B => X"FFFFFFFFF3BB6ADFDB60F80783FCCDF0FFFFFFFFFFFFFFFFF7BD63DFD5ECBC03",
      INIT_6C => X"DD71885441FC6FF0FFFFFFFFFFFFFFFFF3BB6ADFDB604801C3FECFF0FFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFB9B296ADFDC63800641FCEEE0FFFFFFFFFFFFFFFB9B296EDF",
      INIT_6E => X"9E296ED64A2B801613FCFFE0FFFFFFFFFFFFFFFB9F396AD76A6B801213FCFE50",
      INIT_6F => X"137DBE70FFFFFFFFFFFFFFFB9EB96ADA5E07841413FCFFF0FFFFFFFFFFFFFFFB",
      INIT_70 => X"FFFFFFFBB92DEAD86C652C1C537D3AE0FFFFFFFFFFFFFFFBBFA96BD26A659C1C",
      INIT_71 => X"7D213C1C03F9EFC0FFFFFFFFFFFFFFFBB12D6AF864652C1CD33DBAF0FFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFBA3216B7A7C41345C13F9F6E0FFFFFFFFFFFFFFFBA1256B78",
      INIT_73 => X"D8236BD6FA4324C95759F440FFFFFFFFFFFFFFFB9D336BD6F66336C913F9F5C0",
      INIT_74 => X"47FBF400FFFFFFFFFFFFFFFBE0A16AF2EA59640CD7F975E0FFFFFFFFFFFFFFFB",
      INIT_75 => X"FFFFFFFB80E36EF66F00648C05FB44C0FFFFFFFFFFFFFFFBFFF36AD2E242648C",
      INIT_76 => X"6F227C8C05FE44201FFFFFFFFFFFFFFBBFE26AF66F006CC401F344A07FFFFFFF",
      INIT_77 => X"1FFFFFFFFFFFFFFA8FEF6AF66FA87C8C11FE62109FFFFFFFFFFFFFFABFE76AF6",
      INIT_78 => X"1FA76AFE52187E4C0BF2470027FFFFFFFFFFFFFB3FE76AFE561A7C1C1BF24F00",
      INIT_79 => X"00E2070075FFFFFFFFFFFFFB9F276AFB728A7A4801E2050047FFFFFFFFFFFFFB",
      INIT_7A => X"FFFFFFFFBFEFE2F062C88A4209E25D8033FFFFFFFFFFFFFB1F2762FB668E7A8E",
      INIT_7B => X"26C09B6201E258000CFFFFFFFFFFFFFCBFAFE2F022C29A420DE25E0014FFFFFF",
      INIT_7C => X"067FFFFFFFFFFFF7FFEF6AF126C3126407E20B00087FFFFFFFFFFFFCBFEFEAF3",
      INIT_7D => X"1F2E6A71627796E79BE29B06017FFFFFFFFFFFFC3FAA6A7162B392EF03E34F02",
      INIT_7E => X"AFE3161F039FFFFFFFFFFFFF00FE6A71667887FEBBE31E0F027FFFFFFFFFFFFC",
      INIT_7F => X"FFFFFFFF200F98F56A3E2BF8BFE7161F013FFFFFFFFFFFFF001E2AF16E1287FC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal ram_ena : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6A1A8FBCBFCF0E2BC09FFFFFFFFFFFFEC01161DD6A3A2DBCBFCF0E2F00DFFFFF",
      INIT_01 => X"406FFFFFFFFFFFFF80001F7DCA1FCB1CF7CF0E30C01FFFFFFFFFFFFC00002B59",
      INIT_02 => X"8000002DDA1FDF03CFC5EE2F200FFFFFFFFFFFFF8000007DDA1BCC069EC78A26",
      INIT_03 => X"CF83FF1FA033FFFFFFFFFFFF840000055A7FD701EFC1EF1FB01FFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFED000003905CFE03EF81FFFFA02BFFFFFFFFFFFD2D0000035A7ED600",
      INIT_05 => X"A7FC6E01FF83FFFFC813FFFFFFFFFFFFAC800003AC55FE216F83FFFFC81BFFFF",
      INIT_06 => X"EC0DFFFFFFFFFFFFDE000001A1FDFC01BF07FEFFC011FFFFFFFFFFFFFE902003",
      INIT_07 => X"FE000000A02FFE4ABF85FFFFEE01FFFFFFFFFFFDFE000001A03EEE93BF87FEFF",
      INIT_08 => X"FFC1FFFF7609FFFFFFFFFFFFAF080003A06FF82BFFC1FFFFF609FFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFF0B80028074FE03F6E2FD7F7606FFFFFFFFFFFFBF080002A07FFC40",
      INIT_0A => X"8073F807CFE0FE7B3800FFFFFFFFFFFFFF8884038077EA07DFE0FC7B3A04FFFF",
      INIT_0B => X"8C047FFFFFFFFFFFBE60C20380F7E427CFE0FC7B98007FFFFFFFFFFFFF7C8603",
      INIT_0C => X"FF9D000180C5C6F37FB8FF73CC073FFFFFFFFFFFFFBC400382F5C7EB7FB0FC7F",
      INIT_0D => X"5FB87F3744C23FFFFFFFFFFF7FB9640180C5C6727FB87F73C4463FFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFBED801C1E40CF15FB03FB76E823FFFFFFFFFFFFFBF7A0182C54472",
      INIT_0F => X"C16D1F6A37B03F9B2802BFFFFFFFFFFFBFFFF303C16C9FFC37B43FBF2A82BFFF",
      INIT_10 => X"3101BFFFFFFFFFFFFFFF1A03C1690F7237B41F9F2102BFFFFFFFFFFFFF7BBE83",
      INIT_11 => X"FFBFA283C16F6DFD36E00BD63531BFFFFFFFFFFFFFFFF403C1674F7C37B01F96",
      INIT_12 => X"6F6601C217A19FFFFFFFFFFFFFBFE503C14FFFFB666203C036A13FFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFEE8701EFFCFE4F6600C407B19FFFFFFFFFFFFFFFFD47C347F5FF",
      INIT_14 => X"C1EFFFCBFFE701C00B919FFFFFFFFFFFFBFFEC8340EEF6FFCD6701C00B813FFF",
      INIT_15 => X"39C385FFFFFFFFFFFFFFEBC3C16FFC88FFFE00C029C18FFFFFFFFFFFFFFFFD83",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => DOADO(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ena,
      I1 => addra(15),
      I2 => addra(14),
      O => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F0003E6BE87F6FEFFFFFF3FF00003007FE76C7F4F0003E73C87F6FEFFFFFF3FF",
      INIT_01 => X"FFFFF3FF00002007FC1DFFC8F0003E73F07F6FEFFFFFF3FF00003007FC1FDFE5",
      INIT_02 => X"FEBC6FFAF8003EF0287F6FEFFFFFF3FF00000307FA9DEFD8FC003EF0B87F4FEF",
      INIT_03 => X"3E7F4FDEFFFE93FF00000797FEBC0FF070003CF92C7F6FDFFFFF93FF0000070F",
      INIT_04 => X"000037DBFECC0FF3F6003CF9BE7F4FDEFFFC93FF000007DBFEBC0FF372003CF9",
      INIT_05 => X"A6001CF91E7F4FDEFFFCD3FF00003FDFFEAC1C81A6001CFABF7F4FDEFFFCD3FF",
      INIT_06 => X"9FFCF3FF00003FFFFEAC0C8006000DFB9F3F4FDEFFFCF3FF00003FFFFEAC0C83",
      INIT_07 => X"FE9E0F800C0007FB3E7F4FDE9FFCF3FF00003FFFFFAE0E80240001FBBF3F4FDE",
      INIT_08 => X"7F634FDE8FF913FF00003FFFFF1F0F800C0007F97E774FDE8FF813FF00003FFF",
      INIT_09 => X"00003FFFFF1FCF8407030F7D7FC34FDE87F192FF00003FFFFF1F8E80080007FF",
      INIT_0A => X"8FC78775FFC1CFDE87F1D47F00003FFFFF7FCC8E8F470777FFC34FDE87F1D07F",
      INIT_0B => X"83F1747F00003FFFFBFFEC878FC7C3737FC0CFDE83F0F47F00003FFFFF7FCC96",
      INIT_0C => X"FEFFEF878FC7FA31FFF1CFDE8371327F00003E7FFAFFED9F8FC7E271FFC0CFDE",
      INIT_0D => X"FFB9CFDF83711BFF00003E7FFEFFEF978FC7FA31FFF1CFDF8371327F00003E7F",
      INIT_0E => X"00003FC3FDBFE78F8FC7FE30EFB9CFDF817199FF00003E43FCFFEF978FC7FE30",
      INIT_0F => X"CFDFFE34F7AFCE5F8071CE3F000007839D9FE707CFC7FE34F7BFCE5F81718C7F",
      INIT_10 => X"8571FF9F0000270B0D92E75F8FDFFE34FFAFC01F8171DF3F000007830D93E703",
      INIT_11 => X"071277428FEFFE31DFA3D01F8471CF8F000037060F0277418FFBFE357FE7C01D",
      INIT_12 => X"F7A1D01F8C71CFC70000367E070677418FEFFE31F7A3D01F8C71CFCF0000365E",
      INIT_13 => X"00003CFE01067E019FFBFE31FFE1D01F0D71CFE700003C7E03067E439FEFFF31",
      INIT_14 => X"9FFEFE32FFFFD01D0D73AFFF00003CFE68077E009FFBFE31FFF3D01D0C71CFFF",
      INIT_15 => X"0C72BFFF00003CC7AE03FE009FFEFE33FFFFD01D0C73BFFF00003CC6280BFE00",
      INIT_16 => X"BF03DE009FFCFE73FFFFD01DC0721FFF00003CC7AE03FE009FFEFE33FFFFD01D",
      INIT_17 => X"EFFFD01DC0721FFF00003E8DFF43DE009FF8CE33FFFFD01DC0721FFF00003ECF",
      INIT_18 => X"00003E8DFF87F700BFF0CE31FFFFD01DC0721FFF00003E8DFFC3DE00BFF8CE32",
      INIT_19 => X"FFF1FF31FFFFD01FC0721FFF00003EADEFDF7F00BFF1FE30FFFFD01FC0721FFF",
      INIT_1A => X"80E21EFF00003C616FDE7F00FFF1FF3BFFFFD01FC0621FFF000036256FDF7F00",
      INIT_1B => X"FFC0BF00FFF3FF39FFFFC05FD2E22E7F000035E367D0FF00FFF1FF3BFFFFD01F",
      INIT_1C => X"FFFFC05FF2E26E3F00003DE3FFC0BF00FFF3FF38FFFFC05FF2E26E3F000039E3",
      INIT_1D => X"00003BC3EFC0E700FFE7FF78FFFFC05F76E26C1F000039C3FFC0BF00FFE3FF38",
      INIT_1E => X"FFF7FF79FFFFD05FE6E26CDF00003BC3E7D87380FFE7FF7AFFFFD05FE6E26C9F",
      INIT_1F => X"EEE06CFF00001B83EFD87180FFF7FFF9FFFFD05FEEE06CDF00001B83E7D87380",
      INIT_20 => X"6FC873F0FFF7FFF9FFFFCE5FE2E06DDF00001B836FD871C0FFF7FFF9FFFFD85F",
      INIT_21 => X"FFFFC7DFE2E02DFF00001B836FC877F8FFFFFFF9FFFFC65FE2E06DDF00001B83",
      INIT_22 => X"00103BE37FC87FFEFFFFFFF9FFFFC3DFE2E02DFF00003BE36FC87FFEFFFFFFF9",
      INIT_23 => X"FFFFFFC1FFFFF01FE3E00DDF00102BE37F883FFEFFFFFFF9FFFFE09FE2E00DDF",
      INIT_24 => X"F2E00DDF00102A03FF887FFFFFFFE001FFFFF83FE2E00DDF00102A43FF887FFF",
      INIT_25 => X"F589FFFFFFFC2001FFFFFE3FFEE20DDF00002803F588FFFFFFFE0001FFFFFC3F",
      INIT_26 => X"FFFFFFFFFFE38C9F00002807F489FFFFFFFC2001FFFFFE3FFFE30DDF00002803",
      INIT_27 => X"00000907E78FDFFFFFFC2007FFFFFFFFFFE38C9F00002907E78FDFFFFFFC200F",
      INIT_28 => X"FFF4000FFFFFFFFFFFE38C9F00000905EF8F9FEFFFFC200FFFFFFFFFFFE38C9F",
      INIT_29 => X"FFE38C1F00000707CF821FEF9CC4000FFFFFFFFFFFE38C9F00000707CF833FEF",
      INIT_2A => X"DF83FFEF8004800BFFFFFFFFFFE1FC1F00000307DF861FFF8804000BFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFF0FC3F0000006FFF03FFFF8004801BFFFFFFFFFFF0FC3F000000C7",
      INIT_2C => X"0000001BBF01FFFFC194E019FFFFFFFFFFF87C3F0000003FFF03FFFF8004C019",
      INIT_2D => X"C1FCF818FFFFFFFFFFFC1C3F00000003BF81FFFFC1FCF819FFFFFFFFFFF83C3F",
      INIT_2E => X"FFFE3C3F020000003FC3FFFFE1FCF818FFFFFFFFFFFC1C3F00000001BF81FFFF",
      INIT_2F => X"0FC91FFFF000F898FFFFFFFFFFFFFC3F000000001FC9FFFFE004F898FFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFC3F0200000007E91FFBE000F898FFFFFFFFFFFFFC3F02000000",
      INIT_31 => X"0200000000F007FFE000F898FFFFFFFFFFFFFC3F0200000000F01FFFE000F898",
      INIT_32 => X"F1FAF8FD9FFFFFFFFFFFFC3F0200000000F8237FF1E0F8F9FFFFFFFFFFFFFC3F",
      INIT_33 => X"FFFFFC3F02000000000803FA71FFF8FD9FFFFFFFFFFFFC3F02000000003803DF",
      INIT_34 => X"000001F070FFF8DF1FCFFFFFFFFFFC3F02000000000001F071FFF8FD1FCFFFFF",
      INIT_35 => X"1ECFFFFFFFFFFE3F02000000000001E0743FF8831ECFFFFFFFFFFE3F02000000",
      INIT_36 => X"02000000000000C07E0FF8801FDFFFFFFFFFFFFF02000000000000C0F01FF882",
      INIT_37 => X"6E07F8801FFFFFFFFFFFFFFF02000000000000006C07F8801FFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFF02000000000000086607F8801EFFFFFFFFFFFFFF0200000000000000",
      INIT_39 => X"00000020E61FF80020FF0F5FFFFFFFFF02000000000000086E0FFC000CFFEFDF",
      INIT_3A => X"20C60C3FFFFFFFFF02000000000000006E1FFC8020FF0C1FFFFFFFFF02000000",
      INIT_3B => X"02000000000000006E3FFF81A0C20C3FFFFFFFFF00000000000000006F3FFD81",
      INIT_3C => X"3F7FFD01A0038C7FFFFFFFFF02000000000000003F3FFD81A0030C7FFFFFFFFF",
      INIT_3D => X"FFFFFFFF02000000000000001FFFFD01A0038E7FFFFFFFFF0200000000000000",
      INIT_3E => X"0000000002FFFC7F27008E7FFFFFFFFF00000000000000000FFFFC0126028E7F",
      INIT_3F => X"27C38EFFFFFFFFFF020000000000000000FDFC7F27838E7FFFFFFFFF00000000",
      INIT_40 => X"02000000000000000071FDFF27C38EFFFFFFFFFF000000000000000000FDFDFF",
      INIT_41 => X"0039F9FF27FE0EFFFFFFFFFF00000000000000000079FDFF27FE0EFFFFFFFFFF",
      INIT_42 => X"FFFFFFFF0000010000000000003D7FFF27FF0EFFFFFFFFFF0000000000000000",
      INIT_43 => X"0000000000037FFF27FF9FFFFFFFFFFF02301FE000000000000F7FFF27FF1FFF",
      INIT_44 => X"A7DFDFFFFFFFFFFF003FC0FC0000000000027FFF27BFDFFFFFFFFFFF003FF8F0",
      INIT_45 => X"0020007F0000000000007FFFA7FFFFFFFFFFFFFF0020007E0000000000007FFF",
      INIT_46 => X"000001FF27FFF7FFFFFFFFFF03A0007FC0000000000001FFA7FFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFF03E003FFF0000000000000FFA7FFFFFFFFFFFFFF01A000FFE0000000",
      INIT_48 => X"FF0000000000003F87FFFBFFFFFFFFFF03A0FFFFF80000000000007FA7FFFFFF",
      INIT_49 => X"87FFF7FFFFFFFFFF003FFF07FF8000000000003F87FFFFFFFFFFFFFF003FFE0F",
      INIT_4A => X"000007E1FFF000000000000387DFFFFFFFFFFFFF00100FC3FFC000000000000F",
      INIT_4B => X"00000007C7FDD2FF97FFFFFF000007F83FFC000000000003C7FDF1FFE7FFFFFF",
      INIT_4C => X"83FFFFFF000000FE1FFF000000000027C7FDC2FF83FFFFFF000001FE1FFE0000",
      INIT_4D => X"F1FFE00F80000035477C001D41FFFFFF0000007F83FF80000000003AC7FD007F",
      INIT_4E => X"01FC001063FFFFFF00000007F87FE00FC000001707FA001FC1FFFFFF0000001F",
      INIT_4F => X"000000007F0FC00F4000000600F8001061FFFFFF00000001FE3FC00EC0000006",
      INIT_50 => X"C00000002030000023FFFFFF000000001F83C00F400000000070000022FFFFFF",
      INIT_51 => X"10FFFFFF0000000003F8C00FC00000000020000033FFFFFF0000000007F9C00F",
      INIT_52 => X"0014000FC4E000000060000013FFFFFF0000000001FC400FC020000040200000",
      INIT_53 => X"00E0000011F7FFFF000000000012000FC7E0000000E0000011FFFFFF00000000",
      INIT_54 => X"000000000000000FCFE1400002E000001FFDFFFF000000000012000FCDE10000",
      INIT_55 => X"C0217F00064A00080FF63FFF00000000000C000FC0617E00064800000FF7BFFF",
      INIT_56 => X"0FFF7FFF000000000000000FC0017700064240100FF67FFF00000000000E000F",
      INIT_57 => X"0000000FC021F300074200100FF3FFFF0000000000000007C001730006424010",
      INIT_58 => X"074A001000FBFFFF000000000000000FC021F300074A003001FBFFFF00000000",
      INIT_59 => X"000000000000000FC021F320036000100078FFFF000000000000000FC021F320",
      INIT_5A => X"C0217B200660201008387FFF000000000000000FC02173200A60001000787FFF",
      INIT_5B => X"00387FFF0000000000000007C02173200660201000387FFF0000000000000007",
      INIT_5C => X"00000007C0217320144070100C363FFF0000000000000007C001732004602010",
      INIT_5D => X"044070103CF61FFF0000000000000006C0217320144070101CB61FFF00000000",
      INIT_5E => X"0000000000000007C0E173200860771039711FFF0000000000000007C0217320",
      INIT_5F => X"DFE07330086BD9113E511FFF0000000000000007C7E073200861FD101BF11FFF",
      INIT_60 => X"3A040FFF0000000000000006FC40733028F8D7113C040FFF0000000000000007",
      INIT_61 => X"00000007FF40732038F07F01BA070FFF0000000000000006FC40632028F87701",
      INIT_62 => X"40E23B01B4054FFF0000000000000007FF40632020F36F01BC030FFF00000000",
      INIT_63 => X"0000000000000007C06073A040E03B01B0074FFF0000000000000007C0406320",
      INIT_64 => X"C040732071F05F03E2070FFF0000000000000007C040732050C09B01E0070FFF",
      INIT_65 => X"C6070FFF0000000000000007C440732051F1EF03C6050FFF0000000000000007",
      INIT_66 => X"00000007C140E32051E35E01C0071FFF0000000000000007C540E32071F3EE01",
      INIT_67 => X"51F9560180061FFF0000000000000007C040E32051E35E01C0071FFF00000000",
      INIT_68 => X"0000000000000007CA40E320C1F01E0180061FFF0000000000000007C140E320",
      INIT_69 => X"C240E300C1FC7C018F061FFF0000000000000007C640E320C1FD7E018C861FFF",
      INIT_6A => X"FE033DFF0000000000000007CC40E300CBFFFC029F031DFF0000000000000007",
      INIT_6B => X"00000007CC44EB20C7FFF807FC033FFF0000000000000007C840E320CBF3BC03",
      INIT_6C => X"C3FF8857FE003FFF0000000000000007CC44EB20C7FF4803FC013FFF00000000",
      INIT_6D => X"0000000000000007C444EB20C3EF8007FE003FFF0000000000000007C444EB20",
      INIT_6E => X"C144EB21D1EF8017FC003FFF0000000000000007C044EB20D1EF8013FC003FFF",
      INIT_6F => X"FC807FFF0000000000000007C144EB21C1C38417FC003FFF0000000000000007",
      INIT_70 => X"00000007C7406B23F7E73C1FBC807FFF0000000000000007C144EB21F5E39C1F",
      INIT_71 => X"F7E33C1FFC006FFF0000000000000007CF40EB03FFE73C1F3CC07FFF00000000",
      INIT_72 => X"0000000000000007DF40EB03F7E33C1FFC007FFF0000000000000007DF40EB03",
      INIT_73 => X"F840EB236FE33C0FB8A07FFF0000000000000007FD40EB236FE33E0FFC007FFF",
      INIT_74 => X"B8007FFF0000000000000007E0C0EB077FFB7C0F3800FFFF0000000000000007",
      INIT_75 => X"00000007FF00EB07F6F87C0FFA00FFFF0000000000000007FF80EB277FF27C0F",
      INIT_76 => X"F6DA7C0FFA01FFFF0000000000000007C001EB07F6F87C07FE00FFFF00000000",
      INIT_77 => X"8000000000000006C000EB07F6D07C0FFE01FFFF0000000000000006C000EB07",
      INIT_78 => X"4048EB07DBE07C0FFE09FFFF40000000000000074008EB07DFE27C1FFE09FFFF",
      INIT_79 => X"FE19FFFF6000000000000007C0C8EB07FBF2780FFE19FFFF6000000000000007",
      INIT_7A => X"00000003C0C0EB05FF70E847FE19FFFF300000000000000740C8EB07FFF6780F",
      INIT_7B => X"BB78F867FE19FFFF0800000000000003C080EB05BF7AF847FE19FFFF18000000",
      INIT_7C => X"040000000000000000C0EB05BB7B7067F819FFFF0C00000000000003C0C0EB07",
      INIT_7D => X"00C1EB05FFFFF0E7F419EFF9020000000000000000C1EB05FF7BF0EFFC18FFFD",
      INIT_7E => X"D018EFE003000000000000000001EB05FFFDE1FED418EFF00300000000000000",
      INIT_7F => X"0000000000007B01F7FFE1F8C018EFE001800000000000000001EB05F7DFE1FC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000000015404095555555556A9555A5000054055155000AAAA400000000000",
      INIT_01 => X"555559551AA9555A50000540551550105AAA5000000000000000000000000000",
      INIT_02 => X"50400540551550555AAA90000000000000000000000000000000000001100409",
      INIT_03 => X"9AAA90000000000000000000000000000000000000000009555559551AA9555A",
      INIT_04 => X"00000000000000000000000000000009545559555AAA55565401054015155155",
      INIT_05 => X"0000000000000009545559555AAA55555500054001055155A6AAA40000000000",
      INIT_06 => X"945545555AAA55555500055001055555A5AAA400000000000000000000000000",
      INIT_07 => X"5500055000055555A6AAA4000000000000000000000000000000000000000009",
      INIT_08 => X"A6AAA5000000000000000000000000000000000000000005945545565AAA5555",
      INIT_09 => X"000000000000000000000000000000055455455A6AAA55505500055000015555",
      INIT_0A => X"00000000000000055005459A69AA51545500055000015555AA6AA90000000000",
      INIT_0B => X"5000015AAAA955541500055000015555AA6AA940000000000000000000000000",
      INIT_0C => X"2500055000015555AAAAA9400000000000000000000000000000000000000005",
      INIT_0D => X"AA5AAA40000000000000000000000000000000000000000550000159A9A95554",
      INIT_0E => X"0000000000000000000000000000000550000156AAA969502500055000015555",
      INIT_0F => X"000000000000000550000156AAA9AA512500055400005555AA56AA5000000000",
      INIT_10 => X"50000156AAAAA6501500055400005555AA96AA50000000000000000000000000",
      INIT_11 => X"1500055400005555AA96AA500000000000000000000000000000000000000005",
      INIT_12 => X"AA96AA90000000000000000000000000000000000000000550000056AAA69555",
      INIT_13 => X"000000000000000000000000000000055000005AAAA155501540015500045555",
      INIT_14 => X"00000000000000055000005AAAA155401900015500055555AAA6AA9400000000",
      INIT_15 => X"5000005AAAA555401900015500015555AAAAAAA4000000000000000000000000",
      INIT_16 => X"19000155000555556AAAAAA40000000000000000000000000000000000000005",
      INIT_17 => X"6AAAAA9400000000000000000000000000000000000000055000005AAA955140",
      INIT_18 => X"000000000000000000000000000000055000005AAA9001005400015500055555",
      INIT_19 => X"00000000000000055000055AAA90000054000155000055555AAAAA9400000000",
      INIT_1A => X"5000055AAA90000054000155400055555AAA9A95000000000000000000000000",
      INIT_1B => X"54000155400055559AAA5AA50000000000000000000000000000000000000005",
      INIT_1C => X"96AA6AA500000000000000000000000000000000000000055000055AAA900000",
      INIT_1D => X"000000000000000000000000000000054000015AAA9000005400019550001555",
      INIT_1E => X"00000000000000054000015AA99000015040019550001555A6AA6AA500000000",
      INIT_1F => X"40000169A99040015040019550001555A6AAAAA5000000000000000000000000",
      INIT_20 => X"5040019554001555A6AAAAA50000000000000000000000000000000000000005",
      INIT_21 => X"A5AAAAA9000000000000000000000000000000000000000540010169AA904001",
      INIT_22 => X"00000000000000000000000000000005400101559A904005504001A554001555",
      INIT_23 => X"00000000000000054001015596900004504101A555100555A5AAA5A900000000",
      INIT_24 => X"40010555559000104141016555500555A5AAA6A9400000000000000000000000",
      INIT_25 => X"4100015555540555A9AAA6A90000000000000000000000000000000000000005",
      INIT_26 => X"AAAAA5A900000000000000000000000000000000000000054001055555900000",
      INIT_27 => X"0000000000000000000000000000000540050155559000014500015555550555",
      INIT_28 => X"000000000000000540010155559400000504015555540555AA6AAAA940000000",
      INIT_29 => X"00000155555405000000015555540555AA6AA9A9000000000000000000000000",
      INIT_2A => X"0000011555550555A66AAAA90000000000000000000000000000000000000005",
      INIT_2B => X"A56AAAA500000000000000000000000000000000000000050000015555591500",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => addra(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(1 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000014178000000000000000000FF8000900080000000C3780000000000000",
      INIT_01 => X"0000000000001FF8006200300000000C0F8000000000000000000FF800600018",
      INIT_02 => X"004390000000000FD78000000000000000003CF8006210200000000F47800000",
      INIT_03 => X"C180000100000000000038680043F00000000006D380000000000000000038F0",
      INIT_04 => X"000008240033F000000000064180000100000000000038240043F00000000006",
      INIT_05 => X"00000006E180000100000000000000200053E300000000054080000100000000",
      INIT_06 => X"00000000000000000053F3000000000460C0000100000000000000000053F300",
      INIT_07 => X"0061F00000000004C180000100000000000000000051F1000000000440C00001",
      INIT_08 => X"809C0001000000000000000000E0F00000000006818800010000000000000000",
      INIT_09 => X"0000000000E0300000000082803C0001000001000000000000E0710000000000",
      INIT_0A => X"0000008A003E000100000380000000000080330000000088003C000100000380",
      INIT_0B => X"0000038000000000000013000000008C803E0001000003800000000000803300",
      INIT_0C => X"01001000000001CE000E00010000018000000000010012000000018E003E0001",
      INIT_0D => X"00460000000000000000000001001000000001CE000E00000000018000000000",
      INIT_0E => X"0000003C02401800000001CF10460000000000000000003C03001000000001CF",
      INIT_0F => X"000001CB08400180000000000000387C62601800000001CB0840018000000000",
      INIT_10 => X"00000000000018F4F26D1800000001CB00400FC0000000000000387CF26C1800",
      INIT_11 => X"F8ED8800000001CE20400FC000003000000008F9F0FD8800000001CA80000FC2",
      INIT_12 => X"08400FC00000300000000981F8F98800000001CE08400FC000003000000009A1",
      INIT_13 => X"00000301FEF98000000001CE00000FC00000300000000381FCF98000000000CE",
      INIT_14 => X"000001CD00000FC2000070000000030197F88000000001CE00000FC200003000",
      INIT_15 => X"000160000000033851FC0000000001CC00000FC20000600000000339D7F40000",
      INIT_16 => X"40FC00000000018C00000FC20001E0000000033851FC0000000001CC00000FC2",
      INIT_17 => X"10000FC20001E0000000017200BC0000000001CC00000FC20001E00000000130",
      INIT_18 => X"0000017200780800000001CE00000FC20001E00000000172003C0000000001CD",
      INIT_19 => X"000000CE00000FC00001E0000000015210208000000001CF00000FC00001E000",
      INIT_1A => X"0001E0000000039E90218000000000C400000FC00001E000000009DA90208000",
      INIT_1B => X"003F4000000000C600001F800001C00000000A1C982F0000000000C400000FC0",
      INIT_1C => X"00001F80000180000000021C003F4000000000C700001F80000180000000061C",
      INIT_1D => X"0000043C003F18000000008700001F80000180000000063C003F4000000000C7",
      INIT_1E => X"0000008600000F80000180000000043C00278C000000008500000F8000018000",
      INIT_1F => X"000380000000047C00278E000000000600000F80000380000000047C00278C00",
      INIT_20 => X"00378C000000000600000180000380000000047C00278E000000000600000780",
      INIT_21 => X"000000000003C0000000047C003788000000000600000180000380000000047C",
      INIT_22 => X"0000041C0037800000000006000000000003C0000000041C0037800000000006",
      INIT_23 => X"0000003E000000000003E0000000041C0077C00000000006000000000003E000",
      INIT_24 => X"0003E000000005FC0077800000001FFE000000000003E000000005BC00778000",
      INIT_25 => X"007600000003DFFE000000000001E000000007FC007700000001FFFE00000000",
      INIT_26 => X"0000000000006000000007F8007600000003DFFE000000000000E000000007FC",
      INIT_27 => X"000006F8007020000003DFF80000000000006000000006F8007020000003DFF0",
      INIT_28 => X"0003FFF00000000000006000000006F8007060000003DFF00000000000006000",
      INIT_29 => X"00006000000000F80071E0000003FFF00000000000006000000000F80070C000",
      INIT_2A => X"0070000000037FF40000000000000000000000F80071E0000003FFF400000000",
      INIT_2B => X"00000000000000000000001000F0000000037FE4000000000000000000000038",
      INIT_2C => X"0000000000F0000000031FE600000000000000000000000000F0000000033FE6",
      INIT_2D => X"000307E700000000000000000000000000700000000307E60000000000000000",
      INIT_2E => X"000000000000000000300000000307E700000000000000000000000000700000",
      INIT_2F => X"0030000000030767000000000000000000000000003000000003076700000000",
      INIT_30 => X"0000000000000000000000000010000000030767000000000000000000000000",
      INIT_31 => X"0000000000000000000307670000000000000000000000000000000000030767",
      INIT_32 => X"0001070260000000000000000000000000000000000307060000000000000000",
      INIT_33 => X"0000000000000000000000000000070260000000000000000000000000000000",
      INIT_34 => X"0000000000000720E030000000000000000000000000000000000702E0300000",
      INIT_35 => X"E13000000000000000000000000000000000077CE13000000000000000000000",
      INIT_36 => X"00000000000000000000077FE02000000000000000000000000000000000077D",
      INIT_37 => X"0000077FE00000000000000000000000000000000000077FE000000000000000",
      INIT_38 => X"0000000000000000000000000000077FE0000000000000000000000000000000",
      INIT_39 => X"00000000000007FFC000F0A0000000000000000000000000000003FFE0001020",
      INIT_3A => X"C001F3C00000000000000000000000000000037FC000F3E00000000000000000",
      INIT_3B => X"00000000000000000000007E4001F3C00000000000000000000000000000027E",
      INIT_3C => X"000002FE400073800000000000000000000000000000027E4000F38000000000",
      INIT_3D => X"000000000000000000000000000002FE40007180000000000000000000000000",
      INIT_3E => X"0000000000000380C0007180000000000000000000000000000003FEC0007180",
      INIT_3F => X"C000710000000000000000000000000000020380C00071800000000000000000",
      INIT_40 => X"0000000000000000000E0200C000710000000000000000000000000000020200",
      INIT_41 => X"00060600C001F10000000000000000000000000000060200C001F10000000000",
      INIT_42 => X"00000000000000000000000000020000C000F100000000000000000000000000",
      INIT_43 => X"0000000000000000C000600000000000000000000000000000000000C000E000",
      INIT_44 => X"402020000000000000003F000000000000000000C04020000000000000000700",
      INIT_45 => X"001FFF8000000000000000004000000000000000001FFF800000000000000000",
      INIT_46 => X"00000000C000000000000000001FFF8000000000000000004000000000000000",
      INIT_47 => X"00000000001FFC0000000000000000004000000000000000001FFF0000000000",
      INIT_48 => X"00000000000000004000000000000000001F0000000000000000000040000000",
      INIT_49 => X"4000000000000000000000000000000000000000400000000000000000000000",
      INIT_4A => X"0000000000000000000000004020000000000000000000000000000000000000",
      INIT_4B => X"0000000000002D006800000000000000000000000000000000000E0018000000",
      INIT_4C => X"7C00000000000000000000000000000000003D007C0000000000000000000000",
      INIT_4D => X"00000000000000000081FFE2BE0000000000000000000000000000000000FF80",
      INIT_4E => X"0003FFEF9C0000000000000000000000000000000001FFE03E00000000000000",
      INIT_4F => X"0000000000000000000000000007FFEF9E000000000000000000000000000000",
      INIT_50 => X"00000000000FFFFFDC000000000000000000000000000000000FFFFFDD000000",
      INIT_51 => X"EF000000000000000000000000000000001FFFFFCC0000000000000000000000",
      INIT_52 => X"0008000000000000001FFFFFEC000000000000000000000000000000001FFFFF",
      INIT_53 => X"001FFFFFEE00000000000000000C000000000000001FFFFFEE00000000000000",
      INIT_54 => X"00000000000E000000000000001FFFFFE002000000000000000C000000000000",
      INIT_55 => X"000000000035FFF7F001C0000000000000020000000000000037FFFFF0004000",
      INIT_56 => X"F0008000000000000000000000000800003DBFEFF00180000000000000000000",
      INIT_57 => X"0000000000000C00003DFFEFF0000000000000000000000800000C00003DBFEF",
      INIT_58 => X"0035FFEFFF000000000000000000000000000C000035FFCFFE00000000000000",
      INIT_59 => X"000000000000000000000C00041FFFEFFF800000000000000000000000000C00",
      INIT_5A => X"00000400081FDFEFF7C00000000000000000000000000C00041FFFEFFF800000",
      INIT_5B => X"FFC00000000000000000000000000C00081FDFEFFFC000000000000000000000",
      INIT_5C => X"0000000000000C00083F8FEFF3C00000000000000000000000000C00081FDFEF",
      INIT_5D => X"183F8FEFC3000000000000000000000100000C00083F8FEFE340000000000000",
      INIT_5E => X"000000000000000000000C00101F88EFC6860000000000000000000000000C00",
      INIT_5F => X"00000C00101426EEC0060000000000000000000000000C00101E02EFE4060000",
      INIT_60 => X"C0020000000000000000000103800C00100028EEC00200000000000000000000",
      INIT_61 => X"0000000000800C00000300FE40000000000000000000000103801C00100008FE",
      INIT_62 => X"300104FE40000000000000000000000000801C00100210FE4004000000000000",
      INIT_63 => X"000000000000000000800C00300004FE40000000000000000000000000801C00",
      INIT_64 => X"00800C00000000FC00000000000000000000000000800C00200004FE00000000",
      INIT_65 => X"00000000000000000000000000800C00200000FC000000000000000000000000",
      INIT_66 => X"0000000000801C00201001FE00000000000000000000000000801C00000001FE",
      INIT_67 => X"200001FE00000000000000000000000000801C00201001FE0000000000000000",
      INIT_68 => X"000000000000000000801C00200841FE00000000000000000000000000801C00",
      INIT_69 => X"00801C00200383FE00000000000000000000000000801C00200081FE00000000",
      INIT_6A => X"00000000000000000000000000801C00200003FD000000000000000000000000",
      INIT_6B => X"0000000000801400200007F800000000000000000000000000801C00200043FC",
      INIT_6C => X"200077A8000000000000000000000000008014002000B7FC0000000000000000",
      INIT_6D => X"00000000000000000080140020107FF800000000000000000000000000801400",
      INIT_6E => X"0080140020107FE80000000000000000000000000080140020107FEC00000000",
      INIT_6F => X"0000000000000000000000000080140020387BE8000000000000000000000000",
      INIT_70 => X"00000000008014000018C3E000000000000000000000000000801400001863E0",
      INIT_71 => X"001CC3E0000010000000000000000000008014000018C3E00000000000000000",
      INIT_72 => X"000000000000000000801400001CC3E000000000000000000000000000801400",
      INIT_73 => X"07801400001CC3F000000000000000000000000002801400001CC1F000000000",
      INIT_74 => X"0000000000000000000000001F001400000483F0000000000000000000000000",
      INIT_75 => X"0000000000001400000783F000000000000000000000000000001400000D83F0",
      INIT_76 => X"000583F000000000000000000000000000001400000783F80000000000000000",
      INIT_77 => X"000000000000000100001400000783F000000000000000000000000100001400",
      INIT_78 => X"80001400240783F000000000800000000000000080001400200583E000000000",
      INIT_79 => X"00000000800000000000000000001400040587F0000000008000000000000000",
      INIT_7A => X"0000000000001402000717B800000000C00000000000000080001400000187F0",
      INIT_7B => X"4007079800000000F00000000000000000401402400507B800000000E0000000",
      INIT_7C => X"F8000000000000000000140240048F9800000000F00000000000000000001400",
      INIT_7D => X"0000140200000F1800000000FC000000000000000000140200040F1000000000",
      INIT_7E => X"00000000FC000000000000000000140200021E0100000000FC00000000000000",
      INIT_7F => X"000000000000040200001E0700000000FE000000000000000000140200201E03",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width;

architecture STRUCTURE of rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(0) => DOADO(0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\rom_mydogs_greyscale_1of4_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_1of4_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_1of4_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end rom_mydogs_greyscale_1of4_blk_mem_gen_generic_cstr;

architecture STRUCTURE of rom_mydogs_greyscale_1of4_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC;
  signal ram_ena_n_0 : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.rom_mydogs_greyscale_1of4_bindec
     port map (
      addra(2 downto 0) => addra(15 downto 13),
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.rom_mydogs_greyscale_1of4_blk_mem_gen_mux
     port map (
      DOADO(0) => \ramloop[1].ram.r_n_0\,
      addra(2 downto 0) => addra(15 downto 13),
      clka => clka,
      douta(2 downto 0) => douta(2 downto 0),
      \douta[0]\(0) => ram_douta,
      \douta[1]\(0) => \ramloop[2].ram.r_n_0\,
      \douta[2]\(1) => \ramloop[3].ram.r_n_0\,
      \douta[2]\(0) => \ramloop[3].ram.r_n_1\,
      \douta[2]_0\(0) => \ramloop[4].ram.r_n_0\,
      ena => ena
    );
ram_ena: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(15),
      I1 => ena,
      O => ram_ena_n_0
    );
\ramloop[0].ram.r\: entity work.rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => ram_douta,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => ram_ena_n_0,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(0) => \ramloop[1].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => ram_ena_n_0,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[3].ram.r\: entity work.\rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => \ramloop[3].ram.r_n_1\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\ramloop[4].ram.r\: entity work.\rom_mydogs_greyscale_1of4_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => ram_ena_n_0,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_1of4_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_1of4_blk_mem_gen_top : entity is "blk_mem_gen_top";
end rom_mydogs_greyscale_1of4_blk_mem_gen_top;

architecture STRUCTURE of rom_mydogs_greyscale_1of4_blk_mem_gen_top is
begin
\valid.cstr\: entity work.rom_mydogs_greyscale_1of4_blk_mem_gen_generic_cstr
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(2 downto 0) => douta(2 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.rom_mydogs_greyscale_1of4_blk_mem_gen_top
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(2 downto 0) => douta(2 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 2 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 2 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 2 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     6.011362 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is "rom_mydogs_greyscale_1of4.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is "rom_mydogs_greyscale_1of4.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 38400;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 38400;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 38400;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 38400;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 : entity is "yes";
end rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4;

architecture STRUCTURE of rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4_synth
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(2 downto 0) => douta(2 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_1of4 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rom_mydogs_greyscale_1of4 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_mydogs_greyscale_1of4 : entity is "rom_mydogs_greyscale_1of4,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_mydogs_greyscale_1of4 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_mydogs_greyscale_1of4 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end rom_mydogs_greyscale_1of4;

architecture STRUCTURE of rom_mydogs_greyscale_1of4 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 16;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 16;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     6.011362 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_mydogs_greyscale_1of4.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_mydogs_greyscale_1of4.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 38400;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 38400;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 3;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 3;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 38400;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 38400;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 3;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 3;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.rom_mydogs_greyscale_1of4_blk_mem_gen_v8_4_4
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => B"0000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(2 downto 0) => B"000",
      dinb(2 downto 0) => B"000",
      douta(2 downto 0) => douta(2 downto 0),
      doutb(2 downto 0) => NLW_U0_doutb_UNCONNECTED(2 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(15 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(15 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(15 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(15 downto 0),
      s_axi_rdata(2 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(2 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(2 downto 0) => B"000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
