$comment
	File created using the following command:
		vcd file Test2.msim.vcd -direction
$end
$date
	Thu Nov  9 17:09:28 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module test2_vhd_vec_tst $end
$var wire 1 ! pin_name1 $end
$var wire 1 " pin_name2 $end
$var wire 1 # pin_name3 $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var wire 1 ' devoe $end
$var wire 1 ( devclrn $end
$var wire 1 ) devpor $end
$var wire 1 * ww_devoe $end
$var wire 1 + ww_devclrn $end
$var wire 1 , ww_devpor $end
$var wire 1 - ww_pin_name3 $end
$var wire 1 . ww_pin_name1 $end
$var wire 1 / ww_pin_name2 $end
$var wire 1 0 \pin_name3~output_o\ $end
$var wire 1 1 \pin_name1~input_o\ $end
$var wire 1 2 \pin_name2~input_o\ $end
$var wire 1 3 \inst~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
x&
1'
1(
1)
1*
1+
1,
0-
0.
0/
00
01
02
03
$end
#40000
1!
1"
1.
1/
12
11
13
10
1-
1#
#230000
0!
0"
0.
0/
02
01
03
00
0-
0#
#1000000
