Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Aug  1 18:35:26 2024
| Host         : BELSPC0027 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file basys3_control_sets_placed.rpt
| Design       : basys3
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           18 |
| Yes          | No                    | No                     |               4 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------------------------------+-----------------------------+------------------+----------------+--------------+
|           Clock Signal          |             Enable Signal             |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+---------------------------------------+-----------------------------+------------------+----------------+--------------+
|  clk_100_IBUF_BUFG              | synchronizer/p_4_out[0]               |                             |                1 |              1 |         1.00 |
|  clk_100_IBUF_BUFG              | synchronizer/p_4_out[1]               |                             |                1 |              1 |         1.00 |
|  clk_100_IBUF_BUFG              | synchronizer/p_4_out[2]               |                             |                1 |              1 |         1.00 |
|  clk_100_IBUF_BUFG              | synchronizer/p_4_out[3]               |                             |                1 |              1 |         1.00 |
|  clk_100M_to_clk_1k/clk_1k_o    |                                       |                             |                2 |              2 |         1.00 |
|  clk_100_IBUF_BUFG              |                                       |                             |                3 |              4 |         1.33 |
|  clk_100M_to_clk_4/clk_4_o_BUFG | stop_it/gameEn                        | stop_it/gameRes             |                2 |              5 |         2.50 |
|  clk_100M_to_clk_4/clk_4_o_BUFG | stop_it/timeEn                        | stop_it/timeRes             |                1 |              5 |         5.00 |
|  clk_100M_to_clk_4/clk_4_o_BUFG |                                       | synchronizer/sync_data_o[0] |                5 |              6 |         1.20 |
|  clk_100M_to_clk_4/clk_4_o_BUFG | stop_it/shift                         | synchronizer/sync_data_o[0] |                4 |              8 |         2.00 |
|  clk_100M_to_clk_4/clk_4_o_BUFG | stop_it/led_shifter/state[15]_i_2_n_0 | synchronizer/sync_data_o[0] |                9 |             16 |         1.78 |
|  clk_100_IBUF_BUFG              |                                       | clk_100M_to_clk_1k/p_0_in   |                5 |             18 |         3.60 |
|  clk_100_IBUF_BUFG              |                                       | clk_100M_to_clk_4/p_0_in    |                8 |             26 |         3.25 |
+---------------------------------+---------------------------------------+-----------------------------+------------------+----------------+--------------+


