ModuleName selReg
LanguageType Vhdl
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 216 ,Y1: 80 ,X2: 232 ,Y2: 80
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 144 ,Y1: 112 ,X2: 232 ,Y2: 112
Edge X1: 144 ,Y1: 80 ,X2: 144 ,Y2: 112
Edge X1: 144 ,Y1: 80 ,X2: 160 ,Y2: 80
Edge X1: 80 ,Y1: 80 ,X2: 144 ,Y2: 80
End
Branches
End
Wire Name: b2
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 120 ,Y1: 96 ,X2: 232 ,Y2: 96
Edge X1: 120 ,Y1: 64 ,X2: 120 ,Y2: 96
Edge X1: 80 ,Y1: 64 ,X2: 120 ,Y2: 64
Edge X1: 120 ,Y1: 64 ,X2: 232 ,Y2: 64
End
Branches
End
Wire Name: b3
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 416 ,Y1: 64 ,X2: 432 ,Y2: 64
End
Branches
End
Wire Name: b4
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 416 ,Y1: 96 ,X2: 432 ,Y2: 96
End
Branches
End
End
Ports
Port Left: 80 Top: 64 ,Orientation: 0
Portname: dataIn ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
31
,Width:
32
,RV:
0
Port Left: 80 Top: 80 ,Orientation: 0
Portname: Sig_selR ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 432 Top: 64 ,Orientation: 0
Portname: out1 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
31
,Width:
32
,RV:
0
Port Left: 432 Top: 96 ,Orientation: 0
Portname: out2 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
31
,Width:
32
,RV:
0
End
Symbols
Symbol Left: 256 Top: 56
Name: s0
LibraryName: (NoLibraryName)
IpName: Enable32Bit
SymbolParameters
End
Symbol Left: 256 Top: 88
Name: s1
LibraryName: (NoLibraryName)
IpName: Enable32Bit
SymbolParameters
End
Symbol Left: 160 Top: 72
Name: s2
LibraryName: gtlib
IpName: GT_NOT
SymbolParameters
End
End
Texts
End
Links
End
