INFO-FLOW: Workspace /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1 opened at Tue Dec 17 15:06:22 CST 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 0.11 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/zedongpeng/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 2.13 sec.
Execute       source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.26 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 754.238 MB.
INFO: [HLS 200-10] Analyzing design file 'rendering.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling rendering.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang rendering.cpp -foptimization-record-file=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.pp.0.cpp -hls-platform-db-name=/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.cpp.clang.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.cpp.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rendering -name=rendering 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.pp.0.cpp -hls-platform-db-name=/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/clang.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.77 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.pp.0.cpp std=gnu++14 -target fpga  -directive=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/.systemc_flag -fix-errors /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.44 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.pp.0.cpp std=gnu++14 -target fpga  -directive=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/all.directive.json -fix-errors /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.63 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.49 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.pp.0.cpp.clang-tidy.loop-label.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.74 sec.
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.78 sec.
Execute         ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.43 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.bc -hls-platform-db-name=/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.pp.0.cpp.clang.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.57 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.75 seconds. CPU system time: 0.69 seconds. Elapsed time: 4.45 seconds; current allocated memory: 755.914 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.0.bc -args  "/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.g.bc"  
Execute           ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.g.bc -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.0.bc > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.1.lower.bc > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.2.m1.bc > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.54 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.54 sec.
Execute         run_link_or_opt -opt -out /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=rendering -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=rendering -reflow-float-conversion -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.39 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.39 sec.
Execute         run_link_or_opt -out /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.4.m2.bc > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         run_link_or_opt -opt -out /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=rendering 
Execute           ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=rendering -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=rendering -mllvm -hls-db-dir -mllvm /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 2.43 sec.
INFO: [HLS 214-131] Inlining function 'output_FB(ap_uint<8> (*) [256], ap_uint<32>*)' into 'rendering(ap_uint<32>*, ap_uint<32>*)' (rendering.cpp:345:3)
INFO: [HLS 214-291] Loop 'COLORING_FB_INIT_COL' is marked as complete unroll implied by the pipeline pragma (rendering.cpp:260:24)
INFO: [HLS 214-186] Unrolling loop 'COLORING_FB_INIT_COL' (rendering.cpp:260:24) in function 'coloringFB' completely with a factor of 256 (rendering.cpp:251:0)
INFO: [HLS 214-178] Inlining function 'check_clockwise(Triangle_2D)' into 'rasterization1(Triangle_2D, ap_uint<8>*, Triangle_2D*, ap_uint<16>*)' (rendering.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'clockwise_vertices(Triangle_2D*)' into 'rasterization1(Triangle_2D, ap_uint<8>*, Triangle_2D*, ap_uint<16>*)' (rendering.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'find_min(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'rasterization1(Triangle_2D, ap_uint<8>*, Triangle_2D*, ap_uint<16>*)' (rendering.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'find_max(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'rasterization1(Triangle_2D, ap_uint<8>*, Triangle_2D*, ap_uint<16>*)' (rendering.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'pixel_in_triangle(ap_uint<8>, ap_uint<8>, Triangle_2D)' into 'rasterization2(ap_uint<2>, ap_uint<8>*, ap_uint<16>*, Triangle_2D, CandidatePixel*)' (rendering.cpp:181:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'frame_buffer' due to pipeline pragma (rendering.cpp:259:9)
INFO: [HLS 214-248] Applying array_partition to 'frame_buffer': Complete partitioning on dimension 2. (rendering.cpp:308:8)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (rendering.cpp:284:41)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.95 seconds. CPU system time: 0.86 seconds. Elapsed time: 6.79 seconds; current allocated memory: 756.336 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.336 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top rendering -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.0.bc -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.96 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 771.465 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.1.bc -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.57 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.2.prechk.bc -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 784.609 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.g.1.bc to /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.o.1.bc -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'ZCULLING_INIT_COL' (rendering.cpp:222) in function 'zculling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_FB_COL' in function 'rendering' automatically.
INFO: [XFORM 203-102] Partitioning array 'max_min.V' (rendering.cpp:311) automatically.
INFO: [XFORM 203-102] Partitioning array 'max_index.V' (rendering.cpp:312) automatically.
Command           transform done; 1.05 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.o.1.tmp.bc -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rendering.cpp:150:9) to (rendering.cpp:177:1) in function 'rasterization1'... converting 3 basic blocks.
Command           transform done; 0.24 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 823.805 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.o.2.bc -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ZCULLING_INIT_ROW' (rendering.cpp:219:36) in function 'zculling'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_FB_ROW' (rendering.cpp:282:32) in function 'rendering'.
INFO: [HLS 200-472] Inferring partial write operation for 'z_buffer.V' (rendering.cpp:224:24)
INFO: [HLS 200-472] Inferring partial write operation for 'pixels_x' (rendering.cpp:238:28)
INFO: [HLS 200-472] Inferring partial write operation for 'pixels_y' (rendering.cpp:239:28)
INFO: [HLS 200-472] Inferring partial write operation for 'pixels_color' (rendering.cpp:240:32)
INFO: [HLS 200-472] Inferring partial write operation for 'z_buffer.V' (rendering.cpp:242:48)
INFO: [HLS 200-472] Inferring partial write operation for 'fragment2_x' (rendering.cpp:199:22)
INFO: [HLS 200-472] Inferring partial write operation for 'fragment2_y' (rendering.cpp:200:22)
INFO: [HLS 200-472] Inferring partial write operation for 'fragment2_z' (rendering.cpp:201:22)
INFO: [HLS 200-472] Inferring partial write operation for 'fragment2_color' (rendering.cpp:202:26)
INFO: [HLS 200-472] Inferring partial write operation for 'frame_buffer_0' (rendering.cpp:261:28)
INFO: [HLS 200-472] Inferring partial write operation for 'frame_buffer_0' (rendering.cpp:269:45)
Command           transform done; 2.02 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.02 seconds; current allocated memory: 965.512 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4.91 sec.
Command       elaborate done; 16.15 sec.
Execute       ap_eval exec zip -j /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'rendering' ...
Execute         ap_set_top_model rendering 
Execute         get_model_list rendering -filter all-wo-channel -topdown 
Execute         preproc_iomode -model rendering 
Execute         preproc_iomode -model rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL 
Execute         preproc_iomode -model coloringFB 
Execute         preproc_iomode -model coloringFB_Pipeline_COLORING_FB 
Execute         preproc_iomode -model coloringFB_Pipeline_COLORING_FB_INIT_ROW 
Execute         preproc_iomode -model zculling 
Execute         preproc_iomode -model zculling_Pipeline_ZCULLING 
Execute         preproc_iomode -model zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL 
Execute         preproc_iomode -model rasterization2 
Execute         preproc_iomode -model rasterization2_Pipeline_RAST2 
Execute         preproc_iomode -model rasterization1 
Execute         preproc_iomode -model projection 
Execute         get_model_list rendering -filter all-wo-channel 
INFO-FLOW: Model list for configure: projection rasterization1 rasterization2_Pipeline_RAST2 rasterization2 zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL zculling_Pipeline_ZCULLING zculling coloringFB_Pipeline_COLORING_FB_INIT_ROW coloringFB_Pipeline_COLORING_FB coloringFB rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL rendering
INFO-FLOW: Configuring Module : projection ...
Execute         set_default_model projection 
Execute         apply_spec_resource_limit projection 
INFO-FLOW: Configuring Module : rasterization1 ...
Execute         set_default_model rasterization1 
Execute         apply_spec_resource_limit rasterization1 
INFO-FLOW: Configuring Module : rasterization2_Pipeline_RAST2 ...
Execute         set_default_model rasterization2_Pipeline_RAST2 
Execute         apply_spec_resource_limit rasterization2_Pipeline_RAST2 
INFO-FLOW: Configuring Module : rasterization2 ...
Execute         set_default_model rasterization2 
Execute         apply_spec_resource_limit rasterization2 
INFO-FLOW: Configuring Module : zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL ...
Execute         set_default_model zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL 
Execute         apply_spec_resource_limit zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL 
INFO-FLOW: Configuring Module : zculling_Pipeline_ZCULLING ...
Execute         set_default_model zculling_Pipeline_ZCULLING 
Execute         apply_spec_resource_limit zculling_Pipeline_ZCULLING 
INFO-FLOW: Configuring Module : zculling ...
Execute         set_default_model zculling 
Execute         apply_spec_resource_limit zculling 
INFO-FLOW: Configuring Module : coloringFB_Pipeline_COLORING_FB_INIT_ROW ...
Execute         set_default_model coloringFB_Pipeline_COLORING_FB_INIT_ROW 
Execute         apply_spec_resource_limit coloringFB_Pipeline_COLORING_FB_INIT_ROW 
INFO-FLOW: Configuring Module : coloringFB_Pipeline_COLORING_FB ...
Execute         set_default_model coloringFB_Pipeline_COLORING_FB 
Execute         apply_spec_resource_limit coloringFB_Pipeline_COLORING_FB 
INFO-FLOW: Configuring Module : coloringFB ...
Execute         set_default_model coloringFB 
Execute         apply_spec_resource_limit coloringFB 
INFO-FLOW: Configuring Module : rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL ...
Execute         set_default_model rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL 
Execute         apply_spec_resource_limit rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL 
INFO-FLOW: Configuring Module : rendering ...
Execute         set_default_model rendering 
Execute         apply_spec_resource_limit rendering 
INFO-FLOW: Model list for preprocess: projection rasterization1 rasterization2_Pipeline_RAST2 rasterization2 zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL zculling_Pipeline_ZCULLING zculling coloringFB_Pipeline_COLORING_FB_INIT_ROW coloringFB_Pipeline_COLORING_FB coloringFB rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL rendering
INFO-FLOW: Preprocessing Module: projection ...
Execute         set_default_model projection 
Execute         cdfg_preprocess -model projection 
Execute         rtl_gen_preprocess projection 
INFO-FLOW: Preprocessing Module: rasterization1 ...
Execute         set_default_model rasterization1 
Execute         cdfg_preprocess -model rasterization1 
Execute         rtl_gen_preprocess rasterization1 
INFO-FLOW: Preprocessing Module: rasterization2_Pipeline_RAST2 ...
Execute         set_default_model rasterization2_Pipeline_RAST2 
Execute         cdfg_preprocess -model rasterization2_Pipeline_RAST2 
Execute         rtl_gen_preprocess rasterization2_Pipeline_RAST2 
INFO-FLOW: Preprocessing Module: rasterization2 ...
Execute         set_default_model rasterization2 
Execute         cdfg_preprocess -model rasterization2 
Execute         rtl_gen_preprocess rasterization2 
INFO-FLOW: Preprocessing Module: zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL ...
Execute         set_default_model zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL 
Execute         cdfg_preprocess -model zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL 
Execute         rtl_gen_preprocess zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL 
INFO-FLOW: Preprocessing Module: zculling_Pipeline_ZCULLING ...
Execute         set_default_model zculling_Pipeline_ZCULLING 
Execute         cdfg_preprocess -model zculling_Pipeline_ZCULLING 
Execute         rtl_gen_preprocess zculling_Pipeline_ZCULLING 
INFO-FLOW: Preprocessing Module: zculling ...
Execute         set_default_model zculling 
Execute         cdfg_preprocess -model zculling 
Execute         rtl_gen_preprocess zculling 
INFO-FLOW: Preprocessing Module: coloringFB_Pipeline_COLORING_FB_INIT_ROW ...
Execute         set_default_model coloringFB_Pipeline_COLORING_FB_INIT_ROW 
Execute         cdfg_preprocess -model coloringFB_Pipeline_COLORING_FB_INIT_ROW 
Execute         rtl_gen_preprocess coloringFB_Pipeline_COLORING_FB_INIT_ROW 
INFO-FLOW: Preprocessing Module: coloringFB_Pipeline_COLORING_FB ...
Execute         set_default_model coloringFB_Pipeline_COLORING_FB 
Execute         cdfg_preprocess -model coloringFB_Pipeline_COLORING_FB 
Execute         rtl_gen_preprocess coloringFB_Pipeline_COLORING_FB 
INFO-FLOW: Preprocessing Module: coloringFB ...
Execute         set_default_model coloringFB 
Execute         cdfg_preprocess -model coloringFB 
Execute         rtl_gen_preprocess coloringFB 
INFO-FLOW: Preprocessing Module: rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL ...
Execute         set_default_model rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL 
Execute         cdfg_preprocess -model rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL 
Execute         rtl_gen_preprocess rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL 
INFO-FLOW: Preprocessing Module: rendering ...
Execute         set_default_model rendering 
Execute         cdfg_preprocess -model rendering 
Execute         rtl_gen_preprocess rendering 
INFO-FLOW: Model list for synthesis: projection rasterization1 rasterization2_Pipeline_RAST2 rasterization2 zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL zculling_Pipeline_ZCULLING zculling coloringFB_Pipeline_COLORING_FB_INIT_ROW coloringFB_Pipeline_COLORING_FB coloringFB rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL rendering
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'projection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model projection 
Execute         schedule -model projection 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.14 seconds; current allocated memory: 967.066 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/projection.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/projection.sched.adb -f 
INFO-FLOW: Finish scheduling projection.
Execute         set_default_model projection 
Execute         bind -model projection 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 967.082 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/projection.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/projection.bind.adb -f 
INFO-FLOW: Finish binding projection.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rasterization1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rasterization1 
Execute         schedule -model rasterization1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 968.875 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization1.sched.adb -f 
INFO-FLOW: Finish scheduling rasterization1.
Execute         set_default_model rasterization1 
Execute         bind -model rasterization1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 968.875 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization1.bind.adb -f 
INFO-FLOW: Finish binding rasterization1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rasterization2_Pipeline_RAST2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rasterization2_Pipeline_RAST2 
Execute         schedule -model rasterization2_Pipeline_RAST2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_20) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'RAST2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 23, loop 'RAST2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 969.469 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2_Pipeline_RAST2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2_Pipeline_RAST2.sched.adb -f 
INFO-FLOW: Finish scheduling rasterization2_Pipeline_RAST2.
Execute         set_default_model rasterization2_Pipeline_RAST2 
Execute         bind -model rasterization2_Pipeline_RAST2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 969.469 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2_Pipeline_RAST2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2_Pipeline_RAST2.bind.adb -f 
INFO-FLOW: Finish binding rasterization2_Pipeline_RAST2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rasterization2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rasterization2 
Execute         schedule -model rasterization2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 969.902 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2.sched.adb -f 
INFO-FLOW: Finish scheduling rasterization2.
Execute         set_default_model rasterization2 
Execute         bind -model rasterization2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 969.902 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2.bind.adb -f 
INFO-FLOW: Finish binding rasterization2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL 
Execute         schedule -model zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ZCULLING_INIT_ROW_ZCULLING_INIT_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ZCULLING_INIT_ROW_ZCULLING_INIT_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 970.457 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL.sched.adb -f 
INFO-FLOW: Finish scheduling zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL.
Execute         set_default_model zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL 
Execute         bind -model zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 970.457 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL.bind.adb -f 
INFO-FLOW: Finish binding zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zculling_Pipeline_ZCULLING' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model zculling_Pipeline_ZCULLING 
Execute         schedule -model zculling_Pipeline_ZCULLING 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ZCULLING'.
WARNING: [HLS 200-880] The II Violation in module 'zculling_Pipeline_ZCULLING' (loop 'ZCULLING'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('z_buffer_V_addr_write_ln242', rendering.cpp:242) of variable 'fragments_z_load' on array 'z_buffer_V' and 'load' operation ('z_buffer_V_load') on array 'z_buffer_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'ZCULLING'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 970.707 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING.sched.adb -f 
INFO-FLOW: Finish scheduling zculling_Pipeline_ZCULLING.
Execute         set_default_model zculling_Pipeline_ZCULLING 
Execute         bind -model zculling_Pipeline_ZCULLING 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 970.707 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING.bind.adb -f 
INFO-FLOW: Finish binding zculling_Pipeline_ZCULLING.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zculling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model zculling 
Execute         schedule -model zculling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 971.000 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling.sched.adb -f 
INFO-FLOW: Finish scheduling zculling.
Execute         set_default_model zculling 
Execute         bind -model zculling 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 971.000 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling.bind.adb -f 
INFO-FLOW: Finish binding zculling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coloringFB_Pipeline_COLORING_FB_INIT_ROW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model coloringFB_Pipeline_COLORING_FB_INIT_ROW 
Execute         schedule -model coloringFB_Pipeline_COLORING_FB_INIT_ROW 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLORING_FB_INIT_ROW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'COLORING_FB_INIT_ROW'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 974.270 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB_INIT_ROW.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.51 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB_INIT_ROW.sched.adb -f 
INFO-FLOW: Finish scheduling coloringFB_Pipeline_COLORING_FB_INIT_ROW.
Execute         set_default_model coloringFB_Pipeline_COLORING_FB_INIT_ROW 
Execute         bind -model coloringFB_Pipeline_COLORING_FB_INIT_ROW 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 974.332 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB_INIT_ROW.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.39 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB_INIT_ROW.bind.adb -f 
INFO-FLOW: Finish binding coloringFB_Pipeline_COLORING_FB_INIT_ROW.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coloringFB_Pipeline_COLORING_FB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model coloringFB_Pipeline_COLORING_FB 
Execute         schedule -model coloringFB_Pipeline_COLORING_FB 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLORING_FB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'COLORING_FB'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.96 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.38 seconds; current allocated memory: 985.008 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.95 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB.sched.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish scheduling coloringFB_Pipeline_COLORING_FB.
Execute         set_default_model coloringFB_Pipeline_COLORING_FB 
Execute         bind -model coloringFB_Pipeline_COLORING_FB 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0 seconds. Elapsed time: 1.41 seconds; current allocated memory: 985.008 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.72 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding coloringFB_Pipeline_COLORING_FB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coloringFB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model coloringFB 
Execute         schedule -model coloringFB 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 985.008 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB.sched.adb -f 
INFO-FLOW: Finish scheduling coloringFB.
Execute         set_default_model coloringFB 
Execute         bind -model coloringFB 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.92 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 985.008 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB.bind.adb -f 
INFO-FLOW: Finish binding coloringFB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL 
Execute         schedule -model rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_FB_ROW_OUTPUT_FB_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'OUTPUT_FB_ROW_OUTPUT_FB_COL'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.79 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.84 seconds; current allocated memory: 990.480 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.11 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL.sched.adb -f 
INFO-FLOW: Finish scheduling rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL.
Execute         set_default_model rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL 
Execute         bind -model rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.48 seconds; current allocated memory: 991.219 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.19 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL.bind.adb -f 
INFO-FLOW: Finish binding rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rendering' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rendering 
Execute         schedule -model rendering 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.43 seconds; current allocated memory: 994.465 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.sched.adb -f 
INFO-FLOW: Finish scheduling rendering.
Execute         set_default_model rendering 
Execute         bind -model rendering 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.59 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.65 seconds. CPU system time: 0 seconds. Elapsed time: 2.65 seconds; current allocated memory: 994.465 MB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.45 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.bind.adb -f 
INFO-FLOW: Finish binding rendering.
Execute         get_model_list rendering -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess projection 
Execute         rtl_gen_preprocess rasterization1 
Execute         rtl_gen_preprocess rasterization2_Pipeline_RAST2 
Execute         rtl_gen_preprocess rasterization2 
Execute         rtl_gen_preprocess zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL 
Execute         rtl_gen_preprocess zculling_Pipeline_ZCULLING 
Execute         rtl_gen_preprocess zculling 
Execute         rtl_gen_preprocess coloringFB_Pipeline_COLORING_FB_INIT_ROW 
Execute         rtl_gen_preprocess coloringFB_Pipeline_COLORING_FB 
Execute         rtl_gen_preprocess coloringFB 
Execute         rtl_gen_preprocess rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL 
Execute         rtl_gen_preprocess rendering 
INFO-FLOW: Model list for RTL generation: projection rasterization1 rasterization2_Pipeline_RAST2 rasterization2 zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL zculling_Pipeline_ZCULLING zculling coloringFB_Pipeline_COLORING_FB_INIT_ROW coloringFB_Pipeline_COLORING_FB coloringFB rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL rendering
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'projection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model projection -top_prefix rendering_ -sub_prefix rendering_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/projection.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'projection'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.5 seconds; current allocated memory: 994.465 MB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.rtl_wrap.cfg.tcl 
Execute         gen_rtl projection -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/vhdl/rendering_projection 
Execute         gen_rtl projection -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/verilog/rendering_projection 
Execute         syn_report -csynth -model projection -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/projection_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model projection -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/projection_csynth.xml 
Execute         syn_report -verbosereport -model projection -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/projection.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model projection -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/projection.adb 
Execute         db_write -model projection -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info projection -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/projection 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rasterization1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model rasterization1 -top_prefix rendering_ -sub_prefix rendering_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_18_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rasterization1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 996.176 MB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.rtl_wrap.cfg.tcl 
Execute         gen_rtl rasterization1 -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/vhdl/rendering_rasterization1 
Execute         gen_rtl rasterization1 -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/verilog/rendering_rasterization1 
Execute         syn_report -csynth -model rasterization1 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/rasterization1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model rasterization1 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/rasterization1_csynth.xml 
Execute         syn_report -verbosereport -model rasterization1 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.24 sec.
Execute         db_write -model rasterization1 -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization1.adb 
Execute         db_write -model rasterization1 -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info rasterization1 -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rasterization2_Pipeline_RAST2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model rasterization2_Pipeline_RAST2 -top_prefix rendering_ -sub_prefix rendering_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2_Pipeline_RAST2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rasterization2_Pipeline_RAST2' pipeline 'RAST2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_9s_9s_18s_18_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_18_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_16ns_8ns_8_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_16ns_8ns_8_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rasterization2_Pipeline_RAST2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 999.680 MB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.rtl_wrap.cfg.tcl 
Execute         gen_rtl rasterization2_Pipeline_RAST2 -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/vhdl/rendering_rasterization2_Pipeline_RAST2 
Execute         gen_rtl rasterization2_Pipeline_RAST2 -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/verilog/rendering_rasterization2_Pipeline_RAST2 
Execute         syn_report -csynth -model rasterization2_Pipeline_RAST2 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/rasterization2_Pipeline_RAST2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model rasterization2_Pipeline_RAST2 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/rasterization2_Pipeline_RAST2_csynth.xml 
Execute         syn_report -verbosereport -model rasterization2_Pipeline_RAST2 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2_Pipeline_RAST2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model rasterization2_Pipeline_RAST2 -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2_Pipeline_RAST2.adb 
Execute         db_write -model rasterization2_Pipeline_RAST2 -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info rasterization2_Pipeline_RAST2 -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2_Pipeline_RAST2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rasterization2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model rasterization2 -top_prefix rendering_ -sub_prefix rendering_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rasterization2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1001.754 MB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.rtl_wrap.cfg.tcl 
Execute         gen_rtl rasterization2 -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/vhdl/rendering_rasterization2 
Execute         gen_rtl rasterization2 -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/verilog/rendering_rasterization2 
Execute         syn_report -csynth -model rasterization2 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/rasterization2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model rasterization2 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/rasterization2_csynth.xml 
Execute         syn_report -verbosereport -model rasterization2 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model rasterization2 -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2.adb 
Execute         db_write -model rasterization2 -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info rasterization2 -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL -top_prefix rendering_ -sub_prefix rendering_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL' pipeline 'ZCULLING_INIT_ROW_ZCULLING_INIT_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1002.699 MB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.rtl_wrap.cfg.tcl 
Execute         gen_rtl zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/vhdl/rendering_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL 
Execute         gen_rtl zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/verilog/rendering_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL 
Execute         syn_report -csynth -model zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_csynth.xml 
Execute         syn_report -verbosereport -model zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL.adb 
Execute         db_write -model zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zculling_Pipeline_ZCULLING' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model zculling_Pipeline_ZCULLING -top_prefix rendering_ -sub_prefix rendering_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zculling_Pipeline_ZCULLING' pipeline 'ZCULLING' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'zculling_Pipeline_ZCULLING'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1003.723 MB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.rtl_wrap.cfg.tcl 
Execute         gen_rtl zculling_Pipeline_ZCULLING -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/vhdl/rendering_zculling_Pipeline_ZCULLING 
Execute         gen_rtl zculling_Pipeline_ZCULLING -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/verilog/rendering_zculling_Pipeline_ZCULLING 
Execute         syn_report -csynth -model zculling_Pipeline_ZCULLING -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/zculling_Pipeline_ZCULLING_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model zculling_Pipeline_ZCULLING -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/zculling_Pipeline_ZCULLING_csynth.xml 
Execute         syn_report -verbosereport -model zculling_Pipeline_ZCULLING -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model zculling_Pipeline_ZCULLING -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING.adb 
Execute         db_write -model zculling_Pipeline_ZCULLING -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info zculling_Pipeline_ZCULLING -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zculling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model zculling -top_prefix rendering_ -sub_prefix rendering_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'zculling'.
INFO: [RTMG 210-278] Implementing memory 'rendering_zculling_z_buffer_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1005.059 MB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.rtl_wrap.cfg.tcl 
Execute         gen_rtl zculling -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/vhdl/rendering_zculling 
Execute         gen_rtl zculling -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/verilog/rendering_zculling 
Execute         syn_report -csynth -model zculling -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/zculling_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model zculling -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/zculling_csynth.xml 
Execute         syn_report -verbosereport -model zculling -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model zculling -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling.adb 
Execute         db_write -model zculling -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info zculling -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coloringFB_Pipeline_COLORING_FB_INIT_ROW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model coloringFB_Pipeline_COLORING_FB_INIT_ROW -top_prefix rendering_ -sub_prefix rendering_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB_INIT_ROW.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'coloringFB_Pipeline_COLORING_FB_INIT_ROW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1009.223 MB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.rtl_wrap.cfg.tcl 
Execute         gen_rtl coloringFB_Pipeline_COLORING_FB_INIT_ROW -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/vhdl/rendering_coloringFB_Pipeline_COLORING_FB_INIT_ROW 
Execute         gen_rtl coloringFB_Pipeline_COLORING_FB_INIT_ROW -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/verilog/rendering_coloringFB_Pipeline_COLORING_FB_INIT_ROW 
Execute         syn_report -csynth -model coloringFB_Pipeline_COLORING_FB_INIT_ROW -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/coloringFB_Pipeline_COLORING_FB_INIT_ROW_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model coloringFB_Pipeline_COLORING_FB_INIT_ROW -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/coloringFB_Pipeline_COLORING_FB_INIT_ROW_csynth.xml 
Execute         syn_report -verbosereport -model coloringFB_Pipeline_COLORING_FB_INIT_ROW -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB_INIT_ROW.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.42 sec.
Execute         db_write -model coloringFB_Pipeline_COLORING_FB_INIT_ROW -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB_INIT_ROW.adb 
Execute         db_write -model coloringFB_Pipeline_COLORING_FB_INIT_ROW -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info coloringFB_Pipeline_COLORING_FB_INIT_ROW -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB_INIT_ROW 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coloringFB_Pipeline_COLORING_FB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model coloringFB_Pipeline_COLORING_FB -top_prefix rendering_ -sub_prefix rendering_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'coloringFB_Pipeline_COLORING_FB' pipeline 'COLORING_FB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'coloringFB_Pipeline_COLORING_FB'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1023.531 MB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.rtl_wrap.cfg.tcl 
Execute         gen_rtl coloringFB_Pipeline_COLORING_FB -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/vhdl/rendering_coloringFB_Pipeline_COLORING_FB 
Execute         gen_rtl coloringFB_Pipeline_COLORING_FB -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/verilog/rendering_coloringFB_Pipeline_COLORING_FB 
Execute         syn_report -csynth -model coloringFB_Pipeline_COLORING_FB -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/coloringFB_Pipeline_COLORING_FB_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model coloringFB_Pipeline_COLORING_FB -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/coloringFB_Pipeline_COLORING_FB_csynth.xml 
Execute         syn_report -verbosereport -model coloringFB_Pipeline_COLORING_FB -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.46 sec.
Execute         db_write -model coloringFB_Pipeline_COLORING_FB -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB.adb 
Execute         db_write -model coloringFB_Pipeline_COLORING_FB -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info coloringFB_Pipeline_COLORING_FB -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coloringFB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model coloringFB -top_prefix rendering_ -sub_prefix rendering_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'coloringFB'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.024 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.rtl_wrap.cfg.tcl 
Execute         gen_rtl coloringFB -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/vhdl/rendering_coloringFB 
Execute         gen_rtl coloringFB -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/verilog/rendering_coloringFB 
Execute         syn_report -csynth -model coloringFB -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/coloringFB_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model coloringFB -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/coloringFB_csynth.xml 
Execute         syn_report -verbosereport -model coloringFB -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model coloringFB -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB.adb 
Execute         db_write -model coloringFB -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info coloringFB -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL -top_prefix rendering_ -sub_prefix rendering_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL' pipeline 'OUTPUT_FB_ROW_OUTPUT_FB_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2538_6_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.037 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.rtl_wrap.cfg.tcl 
Execute         gen_rtl rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/vhdl/rendering_rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL 
Execute         gen_rtl rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/verilog/rendering_rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL 
Execute         syn_report -csynth -model rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL_csynth.xml 
Execute         syn_report -verbosereport -model rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.1 sec.
Execute         db_write -model rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL.adb 
Execute         db_write -model rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rendering' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model rendering -top_prefix  -sub_prefix rendering_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rendering' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rendering'.
INFO: [RTMG 210-278] Implementing memory 'rendering_fragment_x_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rendering_fragment_color_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rendering_frame_buffer_0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.93 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.24 seconds; current allocated memory: 1.063 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.rtl_wrap.cfg.tcl 
Execute         gen_rtl rendering -istop -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/vhdl/rendering 
Command         gen_rtl done; 2.26 sec.
Execute         gen_rtl rendering -istop -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/verilog/rendering 
Command         gen_rtl done; 1.03 sec.
Execute         syn_report -csynth -model rendering -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/rendering_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.05 sec.
Execute         syn_report -rtlxml -model rendering -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/rendering_csynth.xml 
Command         syn_report done; 1.02 sec.
Execute         syn_report -verbosereport -model rendering -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.34 sec.
Execute         db_write -model rendering -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.adb 
Command         db_write done; 1.08 sec.
Execute         db_write -model rendering -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.7 sec.
Execute         gen_tb_info rendering -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering 
Execute         export_constraint_db -f -tool general -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.constraint.tcl 
Execute         syn_report -designview -model rendering -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.design.xml 
Command         syn_report done; 2.38 sec.
Execute         syn_report -csynthDesign -model rendering -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model rendering -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model rendering -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.protoinst 
Execute         sc_get_clocks rendering 
Execute         sc_get_portdomain rendering 
INFO-FLOW: Model list for RTL component generation: projection rasterization1 rasterization2_Pipeline_RAST2 rasterization2 zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL zculling_Pipeline_ZCULLING zculling coloringFB_Pipeline_COLORING_FB_INIT_ROW coloringFB_Pipeline_COLORING_FB coloringFB rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL rendering
INFO-FLOW: Handling components in module [projection] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/projection.compgen.tcl 
INFO-FLOW: Found component rendering_mul_8ns_10ns_17_1_1.
INFO-FLOW: Append model rendering_mul_8ns_10ns_17_1_1
INFO-FLOW: Handling components in module [rasterization1] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization1.compgen.tcl 
INFO-FLOW: Found component rendering_mul_9s_9s_18_1_1.
INFO-FLOW: Append model rendering_mul_9s_9s_18_1_1
INFO-FLOW: Found component rendering_mul_9s_9s_16_1_1.
INFO-FLOW: Append model rendering_mul_9s_9s_16_1_1
INFO-FLOW: Handling components in module [rasterization2_Pipeline_RAST2] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2_Pipeline_RAST2.compgen.tcl 
INFO-FLOW: Found component rendering_urem_16ns_8ns_8_20_1.
INFO-FLOW: Append model rendering_urem_16ns_8ns_8_20_1
INFO-FLOW: Found component rendering_udiv_16ns_8ns_8_20_1.
INFO-FLOW: Append model rendering_udiv_16ns_8ns_8_20_1
INFO-FLOW: Found component rendering_mac_mulsub_9s_9s_18s_18_4_1.
INFO-FLOW: Append model rendering_mac_mulsub_9s_9s_18s_18_4_1
INFO-FLOW: Found component rendering_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rendering_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rasterization2] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2.compgen.tcl 
INFO-FLOW: Handling components in module [zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL.compgen.tcl 
INFO-FLOW: Found component rendering_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rendering_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [zculling_Pipeline_ZCULLING] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING.compgen.tcl 
INFO-FLOW: Found component rendering_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rendering_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [zculling] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling.compgen.tcl 
INFO-FLOW: Found component rendering_zculling_z_buffer_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model rendering_zculling_z_buffer_V_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [coloringFB_Pipeline_COLORING_FB_INIT_ROW] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB_INIT_ROW.compgen.tcl 
INFO-FLOW: Found component rendering_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rendering_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [coloringFB_Pipeline_COLORING_FB] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB.compgen.tcl 
INFO-FLOW: Found component rendering_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rendering_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [coloringFB] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB.compgen.tcl 
INFO-FLOW: Handling components in module [rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL.compgen.tcl 
INFO-FLOW: Found component rendering_mux_2538_6_1_1.
INFO-FLOW: Append model rendering_mux_2538_6_1_1
INFO-FLOW: Found component rendering_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rendering_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rendering] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.compgen.tcl 
INFO-FLOW: Found component rendering_fragment_x_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model rendering_fragment_x_V_RAM_AUTO_1R1W
INFO-FLOW: Found component rendering_fragment_color_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model rendering_fragment_color_V_RAM_AUTO_1R1W
INFO-FLOW: Found component rendering_frame_buffer_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model rendering_frame_buffer_0_RAM_AUTO_1R1W
INFO-FLOW: Append model projection
INFO-FLOW: Append model rasterization1
INFO-FLOW: Append model rasterization2_Pipeline_RAST2
INFO-FLOW: Append model rasterization2
INFO-FLOW: Append model zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL
INFO-FLOW: Append model zculling_Pipeline_ZCULLING
INFO-FLOW: Append model zculling
INFO-FLOW: Append model coloringFB_Pipeline_COLORING_FB_INIT_ROW
INFO-FLOW: Append model coloringFB_Pipeline_COLORING_FB
INFO-FLOW: Append model coloringFB
INFO-FLOW: Append model rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL
INFO-FLOW: Append model rendering
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: rendering_mul_8ns_10ns_17_1_1 rendering_mul_9s_9s_18_1_1 rendering_mul_9s_9s_16_1_1 rendering_urem_16ns_8ns_8_20_1 rendering_udiv_16ns_8ns_8_20_1 rendering_mac_mulsub_9s_9s_18s_18_4_1 rendering_flow_control_loop_pipe_sequential_init rendering_flow_control_loop_pipe_sequential_init rendering_flow_control_loop_pipe_sequential_init rendering_zculling_z_buffer_V_RAM_AUTO_1R1W rendering_flow_control_loop_pipe_sequential_init rendering_flow_control_loop_pipe_sequential_init rendering_mux_2538_6_1_1 rendering_flow_control_loop_pipe_sequential_init rendering_fragment_x_V_RAM_AUTO_1R1W rendering_fragment_color_V_RAM_AUTO_1R1W rendering_frame_buffer_0_RAM_AUTO_1R1W projection rasterization1 rasterization2_Pipeline_RAST2 rasterization2 zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL zculling_Pipeline_ZCULLING zculling coloringFB_Pipeline_COLORING_FB_INIT_ROW coloringFB_Pipeline_COLORING_FB coloringFB rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL rendering
INFO-FLOW: Generating /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model rendering_mul_8ns_10ns_17_1_1
INFO-FLOW: To file: write model rendering_mul_9s_9s_18_1_1
INFO-FLOW: To file: write model rendering_mul_9s_9s_16_1_1
INFO-FLOW: To file: write model rendering_urem_16ns_8ns_8_20_1
INFO-FLOW: To file: write model rendering_udiv_16ns_8ns_8_20_1
INFO-FLOW: To file: write model rendering_mac_mulsub_9s_9s_18s_18_4_1
INFO-FLOW: To file: write model rendering_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rendering_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rendering_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rendering_zculling_z_buffer_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rendering_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rendering_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rendering_mux_2538_6_1_1
INFO-FLOW: To file: write model rendering_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rendering_fragment_x_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rendering_fragment_color_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rendering_frame_buffer_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model projection
INFO-FLOW: To file: write model rasterization1
INFO-FLOW: To file: write model rasterization2_Pipeline_RAST2
INFO-FLOW: To file: write model rasterization2
INFO-FLOW: To file: write model zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL
INFO-FLOW: To file: write model zculling_Pipeline_ZCULLING
INFO-FLOW: To file: write model zculling
INFO-FLOW: To file: write model coloringFB_Pipeline_COLORING_FB_INIT_ROW
INFO-FLOW: To file: write model coloringFB_Pipeline_COLORING_FB
INFO-FLOW: To file: write model coloringFB
INFO-FLOW: To file: write model rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL
INFO-FLOW: To file: write model rendering
INFO-FLOW: Generating /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/vhdl' dstVlogDir='/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/vlog' tclDir='/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db' modelList='rendering_mul_8ns_10ns_17_1_1
rendering_mul_9s_9s_18_1_1
rendering_mul_9s_9s_16_1_1
rendering_urem_16ns_8ns_8_20_1
rendering_udiv_16ns_8ns_8_20_1
rendering_mac_mulsub_9s_9s_18s_18_4_1
rendering_flow_control_loop_pipe_sequential_init
rendering_flow_control_loop_pipe_sequential_init
rendering_flow_control_loop_pipe_sequential_init
rendering_zculling_z_buffer_V_RAM_AUTO_1R1W
rendering_flow_control_loop_pipe_sequential_init
rendering_flow_control_loop_pipe_sequential_init
rendering_mux_2538_6_1_1
rendering_flow_control_loop_pipe_sequential_init
rendering_fragment_x_V_RAM_AUTO_1R1W
rendering_fragment_color_V_RAM_AUTO_1R1W
rendering_frame_buffer_0_RAM_AUTO_1R1W
projection
rasterization1
rasterization2_Pipeline_RAST2
rasterization2
zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL
zculling_Pipeline_ZCULLING
zculling
coloringFB_Pipeline_COLORING_FB_INIT_ROW
coloringFB_Pipeline_COLORING_FB
coloringFB
rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL
rendering
' expOnly='0'
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/projection.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization1.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2_Pipeline_RAST2.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB_INIT_ROW.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 12.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 12.3 seconds; current allocated memory: 1.073 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='rendering_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name coloringFB
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='rendering_mul_8ns_10ns_17_1_1
rendering_mul_9s_9s_18_1_1
rendering_mul_9s_9s_16_1_1
rendering_urem_16ns_8ns_8_20_1
rendering_udiv_16ns_8ns_8_20_1
rendering_mac_mulsub_9s_9s_18s_18_4_1
rendering_flow_control_loop_pipe_sequential_init
rendering_flow_control_loop_pipe_sequential_init
rendering_flow_control_loop_pipe_sequential_init
rendering_zculling_z_buffer_V_RAM_AUTO_1R1W
rendering_flow_control_loop_pipe_sequential_init
rendering_flow_control_loop_pipe_sequential_init
rendering_mux_2538_6_1_1
rendering_flow_control_loop_pipe_sequential_init
rendering_fragment_x_V_RAM_AUTO_1R1W
rendering_fragment_color_V_RAM_AUTO_1R1W
rendering_frame_buffer_0_RAM_AUTO_1R1W
projection
rasterization1
rasterization2_Pipeline_RAST2
rasterization2
zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL
zculling_Pipeline_ZCULLING
zculling
coloringFB_Pipeline_COLORING_FB_INIT_ROW
coloringFB_Pipeline_COLORING_FB
coloringFB
rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL
rendering
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.rtl_wrap.cfg.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.compgen.dataonly.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/projection.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization1.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2_Pipeline_RAST2.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rasterization2.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling_Pipeline_ZCULLING.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/zculling.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB_INIT_ROW.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB_Pipeline_COLORING_FB.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/coloringFB.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/rendering.constraint.tcl 
Execute         sc_get_clocks rendering 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/3d-rendering/project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST rendering MODULE2INSTS {rendering rendering rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL grp_rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL_fu_1217 projection call_ret_projection_fu_1479 rasterization1 grp_rasterization1_fu_1492 rasterization2 grp_rasterization2_fu_1516 rasterization2_Pipeline_RAST2 grp_rasterization2_Pipeline_RAST2_fu_133 zculling grp_zculling_fu_1536 zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48 zculling_Pipeline_ZCULLING grp_zculling_Pipeline_ZCULLING_fu_54 coloringFB grp_coloringFB_fu_1551 coloringFB_Pipeline_COLORING_FB_INIT_ROW grp_coloringFB_Pipeline_COLORING_FB_INIT_ROW_fu_544 coloringFB_Pipeline_COLORING_FB grp_coloringFB_Pipeline_COLORING_FB_fu_1060} INST2MODULE {rendering rendering grp_rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL_fu_1217 rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL call_ret_projection_fu_1479 projection grp_rasterization1_fu_1492 rasterization1 grp_rasterization2_fu_1516 rasterization2 grp_rasterization2_Pipeline_RAST2_fu_133 rasterization2_Pipeline_RAST2 grp_zculling_fu_1536 zculling grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48 zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL grp_zculling_Pipeline_ZCULLING_fu_54 zculling_Pipeline_ZCULLING grp_coloringFB_fu_1551 coloringFB grp_coloringFB_Pipeline_COLORING_FB_INIT_ROW_fu_544 coloringFB_Pipeline_COLORING_FB_INIT_ROW grp_coloringFB_Pipeline_COLORING_FB_fu_1060 coloringFB_Pipeline_COLORING_FB} INSTDATA {rendering {DEPTH 1 CHILDREN {grp_rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL_fu_1217 call_ret_projection_fu_1479 grp_rasterization1_fu_1492 grp_rasterization2_fu_1516 grp_zculling_fu_1536 grp_coloringFB_fu_1551}} grp_rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL_fu_1217 {DEPTH 2 CHILDREN {}} call_ret_projection_fu_1479 {DEPTH 2 CHILDREN {}} grp_rasterization1_fu_1492 {DEPTH 2 CHILDREN {}} grp_rasterization2_fu_1516 {DEPTH 2 CHILDREN grp_rasterization2_Pipeline_RAST2_fu_133} grp_rasterization2_Pipeline_RAST2_fu_133 {DEPTH 3 CHILDREN {}} grp_zculling_fu_1536 {DEPTH 2 CHILDREN {grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48 grp_zculling_Pipeline_ZCULLING_fu_54}} grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48 {DEPTH 3 CHILDREN {}} grp_zculling_Pipeline_ZCULLING_fu_54 {DEPTH 3 CHILDREN {}} grp_coloringFB_fu_1551 {DEPTH 2 CHILDREN {grp_coloringFB_Pipeline_COLORING_FB_INIT_ROW_fu_544 grp_coloringFB_Pipeline_COLORING_FB_fu_1060}} grp_coloringFB_Pipeline_COLORING_FB_INIT_ROW_fu_544 {DEPTH 3 CHILDREN {}} grp_coloringFB_Pipeline_COLORING_FB_fu_1060 {DEPTH 3 CHILDREN {}}} MODULEDATA {projection {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U1 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1513 VARIABLE mul_ln1513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1513 VARIABLE mul_ln1513_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1513 VARIABLE mul_ln1513_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 0 BRAM 0 URAM 0}} rasterization1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_37_fu_178_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_38_fu_192_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_1_1_U14 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_40_fu_216_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_41_fu_226_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_1_1_U15 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_fu_246_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_35_fu_434_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_36_fu_452_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_16_1_1_U16 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE mul_ln186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 0 BRAM 0 URAM 0}} rasterization2_Pipeline_RAST2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_321_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP RAST2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_fu_348_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE x_V LOOP RAST2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_V_fu_357_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE y_V LOOP RAST2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_17_fu_396_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_17 LOOP RAST2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_1_1_U41 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_18 LOOP RAST2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_19_fu_366_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_19 LOOP RAST2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_9s_9s_18s_18_4_1_U44 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_20 LOOP RAST2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_9s_9s_18s_18_4_1_U44 SOURCE rendering.cpp:61 VARIABLE sub_ln61 LOOP RAST2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_21_fu_410_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_21 LOOP RAST2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_1_1_U42 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_22 LOOP RAST2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_23_fu_375_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_23 LOOP RAST2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_9s_9s_18s_18_4_1_U45 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_24 LOOP RAST2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_9s_9s_18s_18_4_1_U45 SOURCE rendering.cpp:61 VARIABLE sub_ln61_1 LOOP RAST2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_25_fu_424_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_25 LOOP RAST2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_1_1_U43 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_26 LOOP RAST2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_27_fu_384_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_27 LOOP RAST2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_9s_9s_18s_18_4_1_U46 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_28 LOOP RAST2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_9s_9s_18s_18_4_1_U46 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_16 LOOP RAST2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_V_2_fu_466_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE i_V_2 LOOP RAST2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} rasterization2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_27_fu_188_p2 SOURCE {} VARIABLE ret_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_30_fu_203_p2 SOURCE {} VARIABLE ret_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_33_fu_214_p2 SOURCE {} VARIABLE ret_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_36_fu_225_p2 SOURCE {} VARIABLE ret_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_39_fu_232_p2 SOURCE {} VARIABLE ret_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_42_fu_239_p2 SOURCE {} VARIABLE ret_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 3 BRAM 0 URAM 0}} zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_92_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP ZCULLING_INIT_ROW_ZCULLING_INIT_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_104_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP ZCULLING_INIT_ROW_ZCULLING_INIT_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln224_fu_148_p2 SOURCE rendering.cpp:224 VARIABLE add_ln224 LOOP ZCULLING_INIT_ROW_ZCULLING_INIT_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_1_fu_159_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_1 LOOP ZCULLING_INIT_ROW_ZCULLING_INIT_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} zculling_Pipeline_ZCULLING {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_202_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP ZCULLING BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pixel_cntr_V_fu_247_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE pixel_cntr_V LOOP ZCULLING BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} zculling {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME z_buffer_V_U SOURCE {} VARIABLE z_buffer_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 4 URAM 0}} coloringFB_Pipeline_COLORING_FB_INIT_ROW {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_4140_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP COLORING_FB_INIT_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} coloringFB_Pipeline_COLORING_FB {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_4701_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP COLORING_FB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rendering_Pipeline_OUTPUT_FB_ROW_OUTPUT_FB_COL {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_3949_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP OUTPUT_FB_ROW_OUTPUT_FB_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_3961_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP OUTPUT_FB_ROW_OUTPUT_FB_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_4269_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186 LOOP OUTPUT_FB_ROW_OUTPUT_FB_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rendering {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fragment_x_V_U SOURCE rendering.cpp:303 VARIABLE fragment_x_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fragment_y_V_U SOURCE rendering.cpp:303 VARIABLE fragment_y_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fragment_z_V_U SOURCE rendering.cpp:303 VARIABLE fragment_z_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fragment_color_V_U SOURCE rendering.cpp:303 VARIABLE fragment_color_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pixels_x_V_U SOURCE rendering.cpp:306 VARIABLE pixels_x_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pixels_y_V_U SOURCE rendering.cpp:306 VARIABLE pixels_y_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pixels_color_V_U SOURCE rendering.cpp:306 VARIABLE pixels_color_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_0_U SOURCE {} VARIABLE frame_buffer_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_1_U SOURCE {} VARIABLE frame_buffer_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_2_U SOURCE {} VARIABLE frame_buffer_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_3_U SOURCE {} VARIABLE frame_buffer_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_4_U SOURCE {} VARIABLE frame_buffer_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_5_U SOURCE {} VARIABLE frame_buffer_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_6_U SOURCE {} VARIABLE frame_buffer_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_7_U SOURCE {} VARIABLE frame_buffer_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_8_U SOURCE {} VARIABLE frame_buffer_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_9_U SOURCE {} VARIABLE frame_buffer_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_10_U SOURCE {} VARIABLE frame_buffer_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_11_U SOURCE {} VARIABLE frame_buffer_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_12_U SOURCE {} VARIABLE frame_buffer_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_13_U SOURCE {} VARIABLE frame_buffer_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_14_U SOURCE {} VARIABLE frame_buffer_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_15_U SOURCE {} VARIABLE frame_buffer_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_16_U SOURCE {} VARIABLE frame_buffer_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_17_U SOURCE {} VARIABLE frame_buffer_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_18_U SOURCE {} VARIABLE frame_buffer_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_19_U SOURCE {} VARIABLE frame_buffer_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_20_U SOURCE {} VARIABLE frame_buffer_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_21_U SOURCE {} VARIABLE frame_buffer_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_22_U SOURCE {} VARIABLE frame_buffer_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_23_U SOURCE {} VARIABLE frame_buffer_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_24_U SOURCE {} VARIABLE frame_buffer_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_25_U SOURCE {} VARIABLE frame_buffer_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_26_U SOURCE {} VARIABLE frame_buffer_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_27_U SOURCE {} VARIABLE frame_buffer_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_28_U SOURCE {} VARIABLE frame_buffer_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_29_U SOURCE {} VARIABLE frame_buffer_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_30_U SOURCE {} VARIABLE frame_buffer_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_31_U SOURCE {} VARIABLE frame_buffer_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_32_U SOURCE {} VARIABLE frame_buffer_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_33_U SOURCE {} VARIABLE frame_buffer_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_34_U SOURCE {} VARIABLE frame_buffer_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_35_U SOURCE {} VARIABLE frame_buffer_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_36_U SOURCE {} VARIABLE frame_buffer_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_37_U SOURCE {} VARIABLE frame_buffer_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_38_U SOURCE {} VARIABLE frame_buffer_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_39_U SOURCE {} VARIABLE frame_buffer_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_40_U SOURCE {} VARIABLE frame_buffer_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_41_U SOURCE {} VARIABLE frame_buffer_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_42_U SOURCE {} VARIABLE frame_buffer_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_43_U SOURCE {} VARIABLE frame_buffer_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_44_U SOURCE {} VARIABLE frame_buffer_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_45_U SOURCE {} VARIABLE frame_buffer_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_46_U SOURCE {} VARIABLE frame_buffer_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_47_U SOURCE {} VARIABLE frame_buffer_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_48_U SOURCE {} VARIABLE frame_buffer_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_49_U SOURCE {} VARIABLE frame_buffer_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_50_U SOURCE {} VARIABLE frame_buffer_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_51_U SOURCE {} VARIABLE frame_buffer_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_52_U SOURCE {} VARIABLE frame_buffer_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_53_U SOURCE {} VARIABLE frame_buffer_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_54_U SOURCE {} VARIABLE frame_buffer_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_55_U SOURCE {} VARIABLE frame_buffer_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_56_U SOURCE {} VARIABLE frame_buffer_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_57_U SOURCE {} VARIABLE frame_buffer_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_58_U SOURCE {} VARIABLE frame_buffer_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_59_U SOURCE {} VARIABLE frame_buffer_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_60_U SOURCE {} VARIABLE frame_buffer_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_61_U SOURCE {} VARIABLE frame_buffer_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_62_U SOURCE {} VARIABLE frame_buffer_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_63_U SOURCE {} VARIABLE frame_buffer_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_64_U SOURCE {} VARIABLE frame_buffer_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_65_U SOURCE {} VARIABLE frame_buffer_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_66_U SOURCE {} VARIABLE frame_buffer_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_67_U SOURCE {} VARIABLE frame_buffer_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_68_U SOURCE {} VARIABLE frame_buffer_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_69_U SOURCE {} VARIABLE frame_buffer_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_70_U SOURCE {} VARIABLE frame_buffer_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_71_U SOURCE {} VARIABLE frame_buffer_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_72_U SOURCE {} VARIABLE frame_buffer_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_73_U SOURCE {} VARIABLE frame_buffer_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_74_U SOURCE {} VARIABLE frame_buffer_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_75_U SOURCE {} VARIABLE frame_buffer_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_76_U SOURCE {} VARIABLE frame_buffer_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_77_U SOURCE {} VARIABLE frame_buffer_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_78_U SOURCE {} VARIABLE frame_buffer_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_79_U SOURCE {} VARIABLE frame_buffer_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_80_U SOURCE {} VARIABLE frame_buffer_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_81_U SOURCE {} VARIABLE frame_buffer_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_82_U SOURCE {} VARIABLE frame_buffer_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_83_U SOURCE {} VARIABLE frame_buffer_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_84_U SOURCE {} VARIABLE frame_buffer_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_85_U SOURCE {} VARIABLE frame_buffer_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_86_U SOURCE {} VARIABLE frame_buffer_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_87_U SOURCE {} VARIABLE frame_buffer_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_88_U SOURCE {} VARIABLE frame_buffer_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_89_U SOURCE {} VARIABLE frame_buffer_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_90_U SOURCE {} VARIABLE frame_buffer_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_91_U SOURCE {} VARIABLE frame_buffer_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_92_U SOURCE {} VARIABLE frame_buffer_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_93_U SOURCE {} VARIABLE frame_buffer_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_94_U SOURCE {} VARIABLE frame_buffer_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_95_U SOURCE {} VARIABLE frame_buffer_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_96_U SOURCE {} VARIABLE frame_buffer_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_97_U SOURCE {} VARIABLE frame_buffer_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_98_U SOURCE {} VARIABLE frame_buffer_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_99_U SOURCE {} VARIABLE frame_buffer_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_100_U SOURCE {} VARIABLE frame_buffer_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_101_U SOURCE {} VARIABLE frame_buffer_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_102_U SOURCE {} VARIABLE frame_buffer_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_103_U SOURCE {} VARIABLE frame_buffer_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_104_U SOURCE {} VARIABLE frame_buffer_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_105_U SOURCE {} VARIABLE frame_buffer_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_106_U SOURCE {} VARIABLE frame_buffer_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_107_U SOURCE {} VARIABLE frame_buffer_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_108_U SOURCE {} VARIABLE frame_buffer_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_109_U SOURCE {} VARIABLE frame_buffer_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_110_U SOURCE {} VARIABLE frame_buffer_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_111_U SOURCE {} VARIABLE frame_buffer_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_112_U SOURCE {} VARIABLE frame_buffer_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_113_U SOURCE {} VARIABLE frame_buffer_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_114_U SOURCE {} VARIABLE frame_buffer_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_115_U SOURCE {} VARIABLE frame_buffer_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_116_U SOURCE {} VARIABLE frame_buffer_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_117_U SOURCE {} VARIABLE frame_buffer_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_118_U SOURCE {} VARIABLE frame_buffer_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_119_U SOURCE {} VARIABLE frame_buffer_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_120_U SOURCE {} VARIABLE frame_buffer_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_121_U SOURCE {} VARIABLE frame_buffer_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_122_U SOURCE {} VARIABLE frame_buffer_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_123_U SOURCE {} VARIABLE frame_buffer_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_124_U SOURCE {} VARIABLE frame_buffer_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_125_U SOURCE {} VARIABLE frame_buffer_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_126_U SOURCE {} VARIABLE frame_buffer_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_127_U SOURCE {} VARIABLE frame_buffer_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_128_U SOURCE {} VARIABLE frame_buffer_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_129_U SOURCE {} VARIABLE frame_buffer_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_130_U SOURCE {} VARIABLE frame_buffer_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_131_U SOURCE {} VARIABLE frame_buffer_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_132_U SOURCE {} VARIABLE frame_buffer_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_133_U SOURCE {} VARIABLE frame_buffer_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_134_U SOURCE {} VARIABLE frame_buffer_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_135_U SOURCE {} VARIABLE frame_buffer_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_136_U SOURCE {} VARIABLE frame_buffer_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_137_U SOURCE {} VARIABLE frame_buffer_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_138_U SOURCE {} VARIABLE frame_buffer_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_139_U SOURCE {} VARIABLE frame_buffer_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_140_U SOURCE {} VARIABLE frame_buffer_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_141_U SOURCE {} VARIABLE frame_buffer_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_142_U SOURCE {} VARIABLE frame_buffer_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_143_U SOURCE {} VARIABLE frame_buffer_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_144_U SOURCE {} VARIABLE frame_buffer_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_145_U SOURCE {} VARIABLE frame_buffer_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_146_U SOURCE {} VARIABLE frame_buffer_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_147_U SOURCE {} VARIABLE frame_buffer_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_148_U SOURCE {} VARIABLE frame_buffer_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_149_U SOURCE {} VARIABLE frame_buffer_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_150_U SOURCE {} VARIABLE frame_buffer_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_151_U SOURCE {} VARIABLE frame_buffer_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_152_U SOURCE {} VARIABLE frame_buffer_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_153_U SOURCE {} VARIABLE frame_buffer_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_154_U SOURCE {} VARIABLE frame_buffer_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_155_U SOURCE {} VARIABLE frame_buffer_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_156_U SOURCE {} VARIABLE frame_buffer_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_157_U SOURCE {} VARIABLE frame_buffer_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_158_U SOURCE {} VARIABLE frame_buffer_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_159_U SOURCE {} VARIABLE frame_buffer_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_160_U SOURCE {} VARIABLE frame_buffer_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_161_U SOURCE {} VARIABLE frame_buffer_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_162_U SOURCE {} VARIABLE frame_buffer_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_163_U SOURCE {} VARIABLE frame_buffer_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_164_U SOURCE {} VARIABLE frame_buffer_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_165_U SOURCE {} VARIABLE frame_buffer_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_166_U SOURCE {} VARIABLE frame_buffer_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_167_U SOURCE {} VARIABLE frame_buffer_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_168_U SOURCE {} VARIABLE frame_buffer_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_169_U SOURCE {} VARIABLE frame_buffer_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_170_U SOURCE {} VARIABLE frame_buffer_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_171_U SOURCE {} VARIABLE frame_buffer_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_172_U SOURCE {} VARIABLE frame_buffer_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_173_U SOURCE {} VARIABLE frame_buffer_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_174_U SOURCE {} VARIABLE frame_buffer_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_175_U SOURCE {} VARIABLE frame_buffer_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_176_U SOURCE {} VARIABLE frame_buffer_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_177_U SOURCE {} VARIABLE frame_buffer_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_178_U SOURCE {} VARIABLE frame_buffer_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_179_U SOURCE {} VARIABLE frame_buffer_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_180_U SOURCE {} VARIABLE frame_buffer_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_181_U SOURCE {} VARIABLE frame_buffer_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_182_U SOURCE {} VARIABLE frame_buffer_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_183_U SOURCE {} VARIABLE frame_buffer_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_184_U SOURCE {} VARIABLE frame_buffer_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_185_U SOURCE {} VARIABLE frame_buffer_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_186_U SOURCE {} VARIABLE frame_buffer_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_187_U SOURCE {} VARIABLE frame_buffer_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_188_U SOURCE {} VARIABLE frame_buffer_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_189_U SOURCE {} VARIABLE frame_buffer_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_190_U SOURCE {} VARIABLE frame_buffer_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_191_U SOURCE {} VARIABLE frame_buffer_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_192_U SOURCE {} VARIABLE frame_buffer_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_193_U SOURCE {} VARIABLE frame_buffer_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_194_U SOURCE {} VARIABLE frame_buffer_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_195_U SOURCE {} VARIABLE frame_buffer_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_196_U SOURCE {} VARIABLE frame_buffer_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_197_U SOURCE {} VARIABLE frame_buffer_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_198_U SOURCE {} VARIABLE frame_buffer_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_199_U SOURCE {} VARIABLE frame_buffer_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_200_U SOURCE {} VARIABLE frame_buffer_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_201_U SOURCE {} VARIABLE frame_buffer_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_202_U SOURCE {} VARIABLE frame_buffer_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_203_U SOURCE {} VARIABLE frame_buffer_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_204_U SOURCE {} VARIABLE frame_buffer_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_205_U SOURCE {} VARIABLE frame_buffer_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_206_U SOURCE {} VARIABLE frame_buffer_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_207_U SOURCE {} VARIABLE frame_buffer_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_208_U SOURCE {} VARIABLE frame_buffer_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_209_U SOURCE {} VARIABLE frame_buffer_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_210_U SOURCE {} VARIABLE frame_buffer_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_211_U SOURCE {} VARIABLE frame_buffer_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_212_U SOURCE {} VARIABLE frame_buffer_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_213_U SOURCE {} VARIABLE frame_buffer_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_214_U SOURCE {} VARIABLE frame_buffer_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_215_U SOURCE {} VARIABLE frame_buffer_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_216_U SOURCE {} VARIABLE frame_buffer_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_217_U SOURCE {} VARIABLE frame_buffer_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_218_U SOURCE {} VARIABLE frame_buffer_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_219_U SOURCE {} VARIABLE frame_buffer_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_220_U SOURCE {} VARIABLE frame_buffer_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_221_U SOURCE {} VARIABLE frame_buffer_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_222_U SOURCE {} VARIABLE frame_buffer_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_223_U SOURCE {} VARIABLE frame_buffer_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_224_U SOURCE {} VARIABLE frame_buffer_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_225_U SOURCE {} VARIABLE frame_buffer_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_226_U SOURCE {} VARIABLE frame_buffer_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_227_U SOURCE {} VARIABLE frame_buffer_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_228_U SOURCE {} VARIABLE frame_buffer_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_229_U SOURCE {} VARIABLE frame_buffer_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_230_U SOURCE {} VARIABLE frame_buffer_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_231_U SOURCE {} VARIABLE frame_buffer_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_232_U SOURCE {} VARIABLE frame_buffer_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_233_U SOURCE {} VARIABLE frame_buffer_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_234_U SOURCE {} VARIABLE frame_buffer_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_235_U SOURCE {} VARIABLE frame_buffer_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_236_U SOURCE {} VARIABLE frame_buffer_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_237_U SOURCE {} VARIABLE frame_buffer_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_238_U SOURCE {} VARIABLE frame_buffer_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_239_U SOURCE {} VARIABLE frame_buffer_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_240_U SOURCE {} VARIABLE frame_buffer_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_241_U SOURCE {} VARIABLE frame_buffer_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_242_U SOURCE {} VARIABLE frame_buffer_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_243_U SOURCE {} VARIABLE frame_buffer_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_244_U SOURCE {} VARIABLE frame_buffer_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_245_U SOURCE {} VARIABLE frame_buffer_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_246_U SOURCE {} VARIABLE frame_buffer_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_247_U SOURCE {} VARIABLE frame_buffer_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_248_U SOURCE {} VARIABLE frame_buffer_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_249_U SOURCE {} VARIABLE frame_buffer_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_250_U SOURCE {} VARIABLE frame_buffer_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_251_U SOURCE {} VARIABLE frame_buffer_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_252_U SOURCE {} VARIABLE frame_buffer_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_253_U SOURCE {} VARIABLE frame_buffer_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_254_U SOURCE {} VARIABLE frame_buffer_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME frame_buffer_255_U SOURCE {} VARIABLE frame_buffer_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_V_fu_1830_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE i_V LOOP TRIANGLES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_3_fu_1848_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_3 LOOP TRIANGLES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_1864_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495 VARIABLE ret_V LOOP TRIANGLES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_2_fu_1874_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495 VARIABLE ret_V_2 LOOP TRIANGLES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 11 URAM 0}} coloringFB {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.087 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for rendering.
INFO: [VLOG 209-307] Generating Verilog RTL for rendering.
Execute         syn_report -model rendering -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.83 MHz
Command       autosyn done; 36.36 sec.
Command     csynth_design done; 52.56 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 50.42 seconds. CPU system time: 2.12 seconds. Elapsed time: 52.56 seconds; current allocated memory: 359.469 MB.
Execute     close_solution 
INFO: [HLS 200-1510] Running: close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
