Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 53373002cf6644d9943d9f69ad51d6c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot my_axi_ip_v1_0_tb_behav xil_defaultlib.my_axi_ip_v1_0_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'M00_AXIS_0_tready' is not connected on this instance [C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.srcs/sim_1/imports/bfm_design/my_axi_ip_v1_0_tb.sv:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.my_axi_ip_v1_0_bfm_1_master_0_0
Compiling module xil_defaultlib.my_axi_ip_v1_0_S00_AXI_default
Compiling module xil_defaultlib.my_axi_ip_v1_0_M00_AXI(C_M_AXI_A...
Compiling module xil_defaultlib.my_axi_ip_v1_0_S00_AXIS_default
Compiling module xil_defaultlib.my_axi_ip_v1_0_M00_AXIS_default
Compiling module xil_defaultlib.my_axi_ip_v1_0(C_M00_AXI_AWUSER_...
Compiling module xil_defaultlib.my_axi_ip_v1_0_bfm_1_my_axi_ip_0...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_WID_WIDTH=1,C_A...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_WID_WI...
Compiling module xil_defaultlib.my_axi_ip_v1_0_bfm_1_slave_0_0
Compiling module xil_defaultlib.my_axi_ip_v1_0_bfm_1
Compiling module xil_defaultlib.my_axi_ip_v1_0_bfm_1_wrapper
Compiling module xil_defaultlib.my_axi_ip_v1_0_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_axi_ip_v1_0_tb_behav
