{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698259710559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698259710559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 15:48:30 2023 " "Processing started: Wed Oct 25 15:48:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698259710559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698259710559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_reg -c DE10_LITE_reg " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_reg -c DE10_LITE_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698259710559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698259710809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698259710809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/11734490/documents/sel0606_2/de10_lite_reg/src/de10_lite_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/11734490/documents/sel0606_2/de10_lite_reg/src/de10_lite_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_LITE_reg-top " "Found design unit 1: DE10_LITE_reg-top" {  } { { "../src/DE10_LITE_reg.vhd" "" { Text "C:/Users/11734490/Documents/SEL0606_2/DE10_LITE_reg/src/DE10_LITE_reg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698259717183 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_reg " "Found entity 1: DE10_LITE_reg" {  } { { "../src/DE10_LITE_reg.vhd" "" { Text "C:/Users/11734490/Documents/SEL0606_2/DE10_LITE_reg/src/DE10_LITE_reg.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698259717183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698259717183 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"(\", or \"'\", or \".\" reg.vhd(20) " "VHDL syntax error at reg.vhd(20) near text \"process\";  expecting \"(\", or \"'\", or \".\"" {  } { { "../src/reg.vhd" "" { Text "C:/Users/11734490/Documents/SEL0606_2/DE10_LITE_reg/src/reg.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698259717183 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"abc\";  expecting \"process\" reg.vhd(34) " "VHDL syntax error at reg.vhd(34) near text \"abc\";  expecting \"process\"" {  } { { "../src/reg.vhd" "" { Text "C:/Users/11734490/Documents/SEL0606_2/DE10_LITE_reg/src/reg.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698259717183 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"rtl\";  expecting \"process\" reg.vhd(36) " "VHDL syntax error at reg.vhd(36) near text \"rtl\";  expecting \"process\"" {  } { { "../src/reg.vhd" "" { Text "C:/Users/11734490/Documents/SEL0606_2/DE10_LITE_reg/src/reg.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698259717183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/11734490/documents/sel0606_2/de10_lite_reg/src/reg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/11734490/documents/sel0606_2/de10_lite_reg/src/reg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698259717183 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698259717292 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 25 15:48:37 2023 " "Processing ended: Wed Oct 25 15:48:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698259717292 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698259717292 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698259717292 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698259717292 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698259717870 ""}
