// ============================================================
//  routing_table.v
// ============================================================
module routing_table #(
    parameter ADDR_WIDTH = 4,
    parameter PORT_WIDTH = 2
)(
    input  wire                  clk,
    input  wire                  rst_n,

    // Lookup port
    input  wire [ADDR_WIDTH-1:0] lookup_addr,
    output reg  [PORT_WIDTH-1:0] lookup_port,
    output reg                   lookup_valid,

    // Update port
    input  wire                  wr_en,
    input  wire [ADDR_WIDTH-1:0] wr_addr,
    input  wire [PORT_WIDTH-1:0] wr_port,
    input  wire                  wr_valid
);

    localparam TABLE_SIZE = 2 ** ADDR_WIDTH;

    reg [PORT_WIDTH:0] rt_mem [0:TABLE_SIZE-1];
    integer i;

    // --- Reset and Write ---
	/*
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            for (i = 0; i < TABLE_SIZE; i = i + 1)
                rt_mem[i] <= {(PORT_WIDTH+1){1'b0}};
        end else if (wr_en) begin
            rt_mem[wr_addr] <= {wr_valid, wr_port};
        end
    end
*/

			// --- Reset and Write --- defaul
	always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        for (i = 0; i < TABLE_SIZE; i = i + 1) begin
            
            if (i < 4) begin
                rt_mem[i] <= {1'b1, 2'b00}; 
            end 
            else if (i < 8) begin
                rt_mem[i] <= {1'b1, 2'b01}; 
            end 
            else if (i < 12) begin
                rt_mem[i] <= {1'b1, 2'b10}; 
            end 
            else begin
                rt_mem[i] <= {1'b1, 2'b11}; 
            end

        end
    end else if (wr_en) begin
        rt_mem[wr_addr] <= {wr_valid, wr_port};
    end
	end




    // --- Lookup ---
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            lookup_port  <= {PORT_WIDTH{1'b0}};
            lookup_valid <= 1'b0;
        end else if (!wr_en) begin
            lookup_port  <= rt_mem[lookup_addr][PORT_WIDTH-1:0];
            lookup_valid <= rt_mem[lookup_addr][PORT_WIDTH];
        end
    end

endmodule