{
  "module_name": "mt8173-larb-port.h",
  "hash_id": "e6267f6fdb93b0137e2832f13e0dda5c2ee6295db3815139b8067939fc439634",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/memory/mt8173-larb-port.h",
  "human_readable_source": " \n \n#ifndef _DT_BINDINGS_MEMORY_MT8173_LARB_PORT_H_\n#define _DT_BINDINGS_MEMORY_MT8173_LARB_PORT_H_\n\n#include <dt-bindings/memory/mtk-memory-port.h>\n\n#define M4U_LARB0_ID\t\t\t0\n#define M4U_LARB1_ID\t\t\t1\n#define M4U_LARB2_ID\t\t\t2\n#define M4U_LARB3_ID\t\t\t3\n#define M4U_LARB4_ID\t\t\t4\n#define M4U_LARB5_ID\t\t\t5\n\n \n#define M4U_PORT_DISP_OVL0\t\tMTK_M4U_ID(M4U_LARB0_ID, 0)\n#define M4U_PORT_DISP_RDMA0\t\tMTK_M4U_ID(M4U_LARB0_ID, 1)\n#define M4U_PORT_DISP_WDMA0\t\tMTK_M4U_ID(M4U_LARB0_ID, 2)\n#define M4U_PORT_DISP_OD_R\t\tMTK_M4U_ID(M4U_LARB0_ID, 3)\n#define M4U_PORT_DISP_OD_W\t\tMTK_M4U_ID(M4U_LARB0_ID, 4)\n#define M4U_PORT_MDP_RDMA0\t\tMTK_M4U_ID(M4U_LARB0_ID, 5)\n#define M4U_PORT_MDP_WDMA\t\tMTK_M4U_ID(M4U_LARB0_ID, 6)\n#define M4U_PORT_MDP_WROT0\t\tMTK_M4U_ID(M4U_LARB0_ID, 7)\n\n \n#define M4U_PORT_HW_VDEC_MC_EXT\t\tMTK_M4U_ID(M4U_LARB1_ID, 0)\n#define M4U_PORT_HW_VDEC_PP_EXT\t\tMTK_M4U_ID(M4U_LARB1_ID, 1)\n#define M4U_PORT_HW_VDEC_UFO_EXT\tMTK_M4U_ID(M4U_LARB1_ID, 2)\n#define M4U_PORT_HW_VDEC_VLD_EXT\tMTK_M4U_ID(M4U_LARB1_ID, 3)\n#define M4U_PORT_HW_VDEC_VLD2_EXT\tMTK_M4U_ID(M4U_LARB1_ID, 4)\n#define M4U_PORT_HW_VDEC_AVC_MV_EXT\tMTK_M4U_ID(M4U_LARB1_ID, 5)\n#define M4U_PORT_HW_VDEC_PRED_RD_EXT\tMTK_M4U_ID(M4U_LARB1_ID, 6)\n#define M4U_PORT_HW_VDEC_PRED_WR_EXT\tMTK_M4U_ID(M4U_LARB1_ID, 7)\n#define M4U_PORT_HW_VDEC_PPWRAP_EXT\tMTK_M4U_ID(M4U_LARB1_ID, 8)\n#define M4U_PORT_HW_VDEC_TILE\t\tMTK_M4U_ID(M4U_LARB1_ID, 9)\n\n \n#define M4U_PORT_IMGO\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 0)\n#define M4U_PORT_RRZO\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 1)\n#define M4U_PORT_AAO\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 2)\n#define M4U_PORT_LCSO\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 3)\n#define M4U_PORT_ESFKO\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 4)\n#define M4U_PORT_IMGO_D\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 5)\n#define M4U_PORT_LSCI\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 6)\n#define M4U_PORT_LSCI_D\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 7)\n#define M4U_PORT_BPCI\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 8)\n#define M4U_PORT_BPCI_D\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 9)\n#define M4U_PORT_UFDI\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 10)\n#define M4U_PORT_IMGI\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 11)\n#define M4U_PORT_IMG2O\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 12)\n#define M4U_PORT_IMG3O\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 13)\n#define M4U_PORT_VIPI\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 14)\n#define M4U_PORT_VIP2I\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 15)\n#define M4U_PORT_VIP3I\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 16)\n#define M4U_PORT_LCEI\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 17)\n#define M4U_PORT_RB\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 18)\n#define M4U_PORT_RP\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 19)\n#define M4U_PORT_WR\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 20)\n\n \n#define M4U_PORT_VENC_RCPU\t\tMTK_M4U_ID(M4U_LARB3_ID, 0)\n#define M4U_PORT_VENC_REC\t\tMTK_M4U_ID(M4U_LARB3_ID, 1)\n#define M4U_PORT_VENC_BSDMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 2)\n#define M4U_PORT_VENC_SV_COMV\t\tMTK_M4U_ID(M4U_LARB3_ID, 3)\n#define M4U_PORT_VENC_RD_COMV\t\tMTK_M4U_ID(M4U_LARB3_ID, 4)\n#define M4U_PORT_JPGENC_RDMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 5)\n#define M4U_PORT_JPGENC_BSDMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 6)\n#define M4U_PORT_JPGDEC_WDMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 7)\n#define M4U_PORT_JPGDEC_BSDMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 8)\n#define M4U_PORT_VENC_CUR_LUMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 9)\n#define M4U_PORT_VENC_CUR_CHROMA\tMTK_M4U_ID(M4U_LARB3_ID, 10)\n#define M4U_PORT_VENC_REF_LUMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 11)\n#define M4U_PORT_VENC_REF_CHROMA\tMTK_M4U_ID(M4U_LARB3_ID, 12)\n#define M4U_PORT_VENC_NBM_RDMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 13)\n#define M4U_PORT_VENC_NBM_WDMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 14)\n\n \n#define M4U_PORT_DISP_OVL1\t\tMTK_M4U_ID(M4U_LARB4_ID, 0)\n#define M4U_PORT_DISP_RDMA1\t\tMTK_M4U_ID(M4U_LARB4_ID, 1)\n#define M4U_PORT_DISP_RDMA2\t\tMTK_M4U_ID(M4U_LARB4_ID, 2)\n#define M4U_PORT_DISP_WDMA1\t\tMTK_M4U_ID(M4U_LARB4_ID, 3)\n#define M4U_PORT_MDP_RDMA1\t\tMTK_M4U_ID(M4U_LARB4_ID, 4)\n#define M4U_PORT_MDP_WROT1\t\tMTK_M4U_ID(M4U_LARB4_ID, 5)\n\n \n#define M4U_PORT_VENC_RCPU_SET2\t\tMTK_M4U_ID(M4U_LARB5_ID, 0)\n#define M4U_PORT_VENC_REC_FRM_SET2\tMTK_M4U_ID(M4U_LARB5_ID, 1)\n#define M4U_PORT_VENC_REF_LUMA_SET2\tMTK_M4U_ID(M4U_LARB5_ID, 2)\n#define M4U_PORT_VENC_REC_CHROMA_SET2\tMTK_M4U_ID(M4U_LARB5_ID, 3)\n#define M4U_PORT_VENC_BSDMA_SET2\tMTK_M4U_ID(M4U_LARB5_ID, 4)\n#define M4U_PORT_VENC_CUR_LUMA_SET2\tMTK_M4U_ID(M4U_LARB5_ID, 5)\n#define M4U_PORT_VENC_CUR_CHROMA_SET2\tMTK_M4U_ID(M4U_LARB5_ID, 6)\n#define M4U_PORT_VENC_RD_COMA_SET2\tMTK_M4U_ID(M4U_LARB5_ID, 7)\n#define M4U_PORT_VENC_SV_COMA_SET2\tMTK_M4U_ID(M4U_LARB5_ID, 8)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}