// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fully1_cnn_fc_layer1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_V_TDATA,
        in_V_TVALID,
        in_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        out_V_TREADY
);

parameter    ap_ST_fsm_state1 = 56'd1;
parameter    ap_ST_fsm_state2 = 56'd2;
parameter    ap_ST_fsm_state3 = 56'd4;
parameter    ap_ST_fsm_state4 = 56'd8;
parameter    ap_ST_fsm_state5 = 56'd16;
parameter    ap_ST_fsm_state6 = 56'd32;
parameter    ap_ST_fsm_state7 = 56'd64;
parameter    ap_ST_fsm_state8 = 56'd128;
parameter    ap_ST_fsm_state9 = 56'd256;
parameter    ap_ST_fsm_state10 = 56'd512;
parameter    ap_ST_fsm_state11 = 56'd1024;
parameter    ap_ST_fsm_state12 = 56'd2048;
parameter    ap_ST_fsm_state13 = 56'd4096;
parameter    ap_ST_fsm_state14 = 56'd8192;
parameter    ap_ST_fsm_state15 = 56'd16384;
parameter    ap_ST_fsm_state16 = 56'd32768;
parameter    ap_ST_fsm_state17 = 56'd65536;
parameter    ap_ST_fsm_state18 = 56'd131072;
parameter    ap_ST_fsm_state19 = 56'd262144;
parameter    ap_ST_fsm_state20 = 56'd524288;
parameter    ap_ST_fsm_state21 = 56'd1048576;
parameter    ap_ST_fsm_state22 = 56'd2097152;
parameter    ap_ST_fsm_state23 = 56'd4194304;
parameter    ap_ST_fsm_state24 = 56'd8388608;
parameter    ap_ST_fsm_state25 = 56'd16777216;
parameter    ap_ST_fsm_state26 = 56'd33554432;
parameter    ap_ST_fsm_state27 = 56'd67108864;
parameter    ap_ST_fsm_state28 = 56'd134217728;
parameter    ap_ST_fsm_state29 = 56'd268435456;
parameter    ap_ST_fsm_state30 = 56'd536870912;
parameter    ap_ST_fsm_state31 = 56'd1073741824;
parameter    ap_ST_fsm_state32 = 56'd2147483648;
parameter    ap_ST_fsm_state33 = 56'd4294967296;
parameter    ap_ST_fsm_state34 = 56'd8589934592;
parameter    ap_ST_fsm_state35 = 56'd17179869184;
parameter    ap_ST_fsm_state36 = 56'd34359738368;
parameter    ap_ST_fsm_state37 = 56'd68719476736;
parameter    ap_ST_fsm_state38 = 56'd137438953472;
parameter    ap_ST_fsm_state39 = 56'd274877906944;
parameter    ap_ST_fsm_state40 = 56'd549755813888;
parameter    ap_ST_fsm_state41 = 56'd1099511627776;
parameter    ap_ST_fsm_state42 = 56'd2199023255552;
parameter    ap_ST_fsm_state43 = 56'd4398046511104;
parameter    ap_ST_fsm_state44 = 56'd8796093022208;
parameter    ap_ST_fsm_state45 = 56'd17592186044416;
parameter    ap_ST_fsm_state46 = 56'd35184372088832;
parameter    ap_ST_fsm_state47 = 56'd70368744177664;
parameter    ap_ST_fsm_state48 = 56'd140737488355328;
parameter    ap_ST_fsm_state49 = 56'd281474976710656;
parameter    ap_ST_fsm_state50 = 56'd562949953421312;
parameter    ap_ST_fsm_state51 = 56'd1125899906842624;
parameter    ap_ST_fsm_state52 = 56'd2251799813685248;
parameter    ap_ST_fsm_state53 = 56'd4503599627370496;
parameter    ap_ST_fsm_state54 = 56'd9007199254740992;
parameter    ap_ST_fsm_pp2_stage0 = 56'd18014398509481984;
parameter    ap_ST_fsm_state57 = 56'd36028797018963968;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] in_V_TDATA;
input   in_V_TVALID;
output   in_V_TREADY;
output  [31:0] out_V_TDATA;
output   out_V_TVALID;
input   out_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_TREADY;
reg out_V_TVALID;

(* fsm_encoding = "none" *) reg   [55:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [10:0] fc_layer1_weights_V_0_address0;
reg    fc_layer1_weights_V_0_ce0;
wire  signed [21:0] fc_layer1_weights_V_0_q0;
reg   [10:0] fc_layer1_weights_V_1_address0;
reg    fc_layer1_weights_V_1_ce0;
wire  signed [22:0] fc_layer1_weights_V_1_q0;
reg   [10:0] fc_layer1_weights_V_2_address0;
reg    fc_layer1_weights_V_2_ce0;
wire   [22:0] fc_layer1_weights_V_2_q0;
reg   [10:0] fc_layer1_weights_V_3_address0;
reg    fc_layer1_weights_V_3_ce0;
wire   [22:0] fc_layer1_weights_V_3_q0;
reg   [10:0] fc_layer1_weights_V_4_address0;
reg    fc_layer1_weights_V_4_ce0;
wire   [23:0] fc_layer1_weights_V_4_q0;
reg   [10:0] fc_layer1_weights_V_5_address0;
reg    fc_layer1_weights_V_5_ce0;
wire   [22:0] fc_layer1_weights_V_5_q0;
reg   [10:0] fc_layer1_weights_V_6_address0;
reg    fc_layer1_weights_V_6_ce0;
wire   [20:0] fc_layer1_weights_V_6_q0;
reg   [10:0] fc_layer1_weights_V_7_address0;
reg    fc_layer1_weights_V_7_ce0;
wire   [21:0] fc_layer1_weights_V_7_q0;
reg   [10:0] fc_layer1_weights_V_8_address0;
reg    fc_layer1_weights_V_8_ce0;
wire   [19:0] fc_layer1_weights_V_8_q0;
reg   [10:0] fc_layer1_weights_V_9_address0;
reg    fc_layer1_weights_V_9_ce0;
wire   [22:0] fc_layer1_weights_V_9_q0;
wire   [3:0] fc_layer1_bias_V_address0;
reg    fc_layer1_bias_V_ce0;
wire   [22:0] fc_layer1_bias_V_q0;
reg    in_V_TDATA_blk_n;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
reg    out_V_TDATA_blk_n;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] icmp_ln35_reg_5764;
reg   [3:0] i_1_reg_1080;
reg  signed [31:0] reg_1091;
reg  signed [22:0] reg_1095;
reg  signed [22:0] reg_1099;
reg  signed [23:0] reg_1103;
reg  signed [22:0] reg_1107;
reg  signed [20:0] reg_1111;
reg  signed [21:0] reg_1115;
reg  signed [19:0] reg_1119;
reg  signed [22:0] reg_1123;
reg  signed [21:0] reg_1127;
reg  signed [22:0] reg_1131;
reg  signed [23:0] reg_1135;
reg  signed [22:0] reg_1139;
wire   [3:0] output_V_addr_reg_4406;
wire   [3:0] add_ln17_fu_1143_p2;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire   [3:0] output_V_addr_2_reg_4426;
wire    ap_CS_fsm_state4;
wire   [3:0] output_V_addr_3_reg_4431;
wire   [31:0] output_V_q1;
reg   [31:0] output_V_load_reg_4436;
wire   [31:0] output_V_q0;
reg   [31:0] output_V_load_1_reg_4441;
wire   [3:0] output_V_addr_4_reg_4446;
wire    ap_CS_fsm_state5;
wire   [3:0] output_V_addr_5_reg_4451;
reg   [31:0] output_V_load_2_reg_4456;
reg   [31:0] output_V_load_3_reg_4461;
wire   [3:0] output_V_addr_6_reg_4466;
wire    ap_CS_fsm_state6;
wire   [3:0] output_V_addr_7_reg_4471;
reg   [31:0] output_V_load_4_reg_4476;
reg   [31:0] output_V_load_5_reg_4481;
wire   [3:0] output_V_addr_8_reg_4486;
wire    ap_CS_fsm_state7;
wire   [3:0] output_V_addr_9_reg_4491;
reg   [31:0] output_V_load_6_reg_4496;
reg   [31:0] output_V_load_7_reg_4501;
wire    ap_CS_fsm_state8;
wire   [7:0] add_ln20_fu_1160_p2;
reg   [7:0] add_ln20_reg_4516;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln20_fu_1166_p2;
wire   [8:0] zext_ln20_3_fu_1186_p1;
reg   [8:0] zext_ln20_3_reg_4574;
wire  signed [53:0] sext_ln1116_3_fu_1190_p1;
reg  signed [53:0] sext_ln1116_3_reg_4579;
wire  signed [52:0] sext_ln1116_4_fu_1194_p1;
reg  signed [52:0] sext_ln1116_4_reg_4587;
reg   [31:0] tmp_reg_4597;
reg   [31:0] tmp_1_reg_4607;
wire   [10:0] zext_ln20_1_fu_1294_p1;
reg   [10:0] zext_ln20_1_reg_4652;
wire   [9:0] zext_ln20_2_fu_1298_p1;
reg   [9:0] zext_ln20_2_reg_4659;
reg  signed [31:0] read_V_1_reg_4664;
reg   [31:0] tmp_2_reg_4673;
reg   [31:0] tmp_3_reg_4678;
reg  signed [20:0] r_V_32_reg_4683;
reg  signed [21:0] r_V_34_reg_4688;
reg  signed [19:0] r_V_36_reg_4693;
reg  signed [22:0] r_V_38_reg_4698;
reg   [31:0] tmp_4_reg_4753;
reg   [31:0] tmp_5_reg_4758;
reg  signed [31:0] read_V_2_reg_4763;
reg  signed [21:0] r_V_40_reg_4772;
reg  signed [22:0] r_V_42_reg_4777;
reg  signed [22:0] r_V_44_reg_4782;
reg  signed [22:0] r_V_46_reg_4787;
reg  signed [20:0] r_V_52_reg_4792;
reg  signed [21:0] r_V_54_reg_4797;
reg  signed [19:0] r_V_56_reg_4802;
reg  signed [22:0] r_V_58_reg_4807;
reg   [31:0] tmp_6_reg_4862;
reg   [31:0] tmp_7_reg_4867;
reg  signed [31:0] read_V_3_reg_4872;
reg  signed [21:0] r_V_60_reg_4881;
reg  signed [22:0] r_V_62_reg_4886;
reg  signed [22:0] r_V_64_reg_4891;
reg  signed [22:0] r_V_66_reg_4896;
reg  signed [23:0] r_V_68_reg_4901;
reg  signed [22:0] r_V_70_reg_4906;
reg  signed [19:0] r_V_76_reg_4911;
reg  signed [22:0] r_V_78_reg_4916;
reg   [31:0] tmp_8_reg_4971;
reg   [31:0] tmp_9_reg_4976;
reg  signed [21:0] r_V_80_reg_4981;
reg  signed [22:0] r_V_82_reg_4986;
reg  signed [22:0] r_V_84_reg_4991;
reg  signed [22:0] r_V_86_reg_4996;
reg  signed [23:0] r_V_88_reg_5001;
reg  signed [22:0] r_V_90_reg_5006;
reg  signed [20:0] r_V_92_reg_5011;
reg  signed [21:0] r_V_94_reg_5016;
wire  signed [53:0] sext_ln1116_8_fu_1694_p1;
reg  signed [53:0] sext_ln1116_8_reg_5071;
wire  signed [52:0] sext_ln1116_9_fu_1697_p1;
reg  signed [52:0] sext_ln1116_9_reg_5079;
reg   [31:0] tmp_s_reg_5084;
reg   [31:0] tmp_10_reg_5089;
reg  signed [31:0] read_V_5_reg_5094;
reg  signed [22:0] r_V_104_reg_5103;
reg  signed [22:0] r_V_106_reg_5108;
reg  signed [23:0] r_V_108_reg_5113;
reg  signed [22:0] r_V_110_reg_5118;
reg  signed [20:0] r_V_112_reg_5123;
reg  signed [21:0] r_V_114_reg_5128;
reg  signed [19:0] r_V_116_reg_5133;
reg  signed [22:0] r_V_118_reg_5138;
reg   [31:0] tmp_11_reg_5193;
reg   [31:0] tmp_12_reg_5198;
reg  signed [31:0] read_V_6_reg_5203;
reg  signed [21:0] r_V_120_reg_5212;
reg  signed [22:0] r_V_122_reg_5217;
reg  signed [23:0] r_V_128_reg_5222;
reg  signed [22:0] r_V_130_reg_5227;
reg  signed [20:0] r_V_132_reg_5232;
reg  signed [21:0] r_V_134_reg_5237;
reg  signed [19:0] r_V_136_reg_5242;
reg  signed [22:0] r_V_138_reg_5247;
reg   [31:0] tmp_13_reg_5302;
reg   [31:0] tmp_14_reg_5307;
reg  signed [31:0] read_V_7_reg_5312;
reg  signed [21:0] r_V_140_reg_5321;
reg  signed [22:0] r_V_142_reg_5326;
reg  signed [22:0] r_V_144_reg_5331;
reg  signed [22:0] r_V_146_reg_5336;
reg  signed [20:0] r_V_152_reg_5341;
reg  signed [21:0] r_V_154_reg_5346;
reg  signed [19:0] r_V_156_reg_5351;
reg  signed [22:0] r_V_158_reg_5356;
reg   [31:0] tmp_15_reg_5361;
wire    ap_CS_fsm_state18;
reg   [31:0] tmp_16_reg_5366;
reg   [31:0] tmp_17_reg_5371;
wire    ap_CS_fsm_state19;
reg   [31:0] tmp_18_reg_5376;
wire  signed [53:0] sext_ln1116_13_fu_2108_p1;
reg  signed [53:0] sext_ln1116_13_reg_5381;
wire    ap_CS_fsm_state20;
wire  signed [52:0] sext_ln1116_14_fu_2111_p1;
reg  signed [52:0] sext_ln1116_14_reg_5389;
reg   [31:0] tmp_19_reg_5394;
reg   [31:0] tmp_20_reg_5399;
reg   [31:0] tmp_21_reg_5404;
wire    ap_CS_fsm_state21;
reg   [31:0] tmp_22_reg_5409;
reg   [31:0] tmp_23_reg_5414;
wire    ap_CS_fsm_state22;
reg   [31:0] tmp_24_reg_5419;
reg   [31:0] tmp_25_reg_5424;
wire    ap_CS_fsm_state23;
reg   [31:0] tmp_26_reg_5429;
reg   [31:0] tmp_27_reg_5434;
wire    ap_CS_fsm_state24;
reg   [31:0] tmp_28_reg_5439;
wire  signed [53:0] sext_ln1116_18_fu_2480_p1;
reg  signed [53:0] sext_ln1116_18_reg_5444;
wire    ap_CS_fsm_state25;
wire  signed [52:0] sext_ln1116_19_fu_2483_p1;
reg  signed [52:0] sext_ln1116_19_reg_5452;
reg   [31:0] tmp_29_reg_5457;
reg   [31:0] tmp_30_reg_5462;
reg   [31:0] tmp_31_reg_5467;
wire    ap_CS_fsm_state26;
reg   [31:0] tmp_32_reg_5472;
reg   [31:0] tmp_33_reg_5477;
wire    ap_CS_fsm_state27;
reg   [31:0] tmp_34_reg_5482;
reg   [31:0] tmp_35_reg_5487;
wire    ap_CS_fsm_state28;
reg   [31:0] tmp_36_reg_5492;
reg   [31:0] tmp_37_reg_5497;
wire    ap_CS_fsm_state29;
reg   [31:0] tmp_38_reg_5502;
wire  signed [53:0] sext_ln1116_23_fu_2852_p1;
reg  signed [53:0] sext_ln1116_23_reg_5507;
wire    ap_CS_fsm_state30;
wire  signed [52:0] sext_ln1116_24_fu_2856_p1;
reg  signed [52:0] sext_ln1116_24_reg_5515;
reg   [31:0] tmp_39_reg_5520;
reg   [31:0] tmp_40_reg_5525;
reg   [31:0] tmp_41_reg_5530;
wire    ap_CS_fsm_state31;
reg   [31:0] tmp_42_reg_5535;
reg   [31:0] tmp_43_reg_5540;
wire    ap_CS_fsm_state32;
reg   [31:0] tmp_44_reg_5545;
reg   [31:0] tmp_45_reg_5550;
wire    ap_CS_fsm_state33;
reg   [31:0] tmp_46_reg_5555;
reg   [31:0] tmp_47_reg_5560;
wire    ap_CS_fsm_state34;
reg   [31:0] tmp_48_reg_5565;
wire  signed [53:0] sext_ln1116_28_fu_3229_p1;
reg  signed [53:0] sext_ln1116_28_reg_5570;
wire    ap_CS_fsm_state35;
wire  signed [52:0] sext_ln1116_29_fu_3232_p1;
reg  signed [52:0] sext_ln1116_29_reg_5578;
reg   [31:0] tmp_49_reg_5583;
reg   [31:0] tmp_50_reg_5588;
reg   [31:0] tmp_51_reg_5593;
wire    ap_CS_fsm_state36;
reg   [31:0] tmp_52_reg_5598;
reg   [31:0] tmp_53_reg_5603;
wire    ap_CS_fsm_state37;
reg   [31:0] tmp_54_reg_5608;
reg   [31:0] tmp_55_reg_5613;
wire    ap_CS_fsm_state38;
reg   [31:0] tmp_56_reg_5618;
reg   [31:0] tmp_57_reg_5623;
wire    ap_CS_fsm_state39;
reg   [31:0] tmp_58_reg_5628;
wire  signed [53:0] sext_ln1116_33_fu_3601_p1;
reg  signed [53:0] sext_ln1116_33_reg_5633;
wire    ap_CS_fsm_state40;
wire  signed [52:0] sext_ln1116_34_fu_3604_p1;
reg  signed [52:0] sext_ln1116_34_reg_5641;
reg   [31:0] tmp_59_reg_5646;
reg   [31:0] tmp_60_reg_5651;
reg   [31:0] tmp_61_reg_5656;
wire    ap_CS_fsm_state41;
reg   [31:0] tmp_62_reg_5661;
reg   [31:0] tmp_63_reg_5666;
wire    ap_CS_fsm_state42;
reg   [31:0] tmp_64_reg_5671;
reg   [31:0] tmp_65_reg_5676;
wire    ap_CS_fsm_state43;
reg   [31:0] tmp_66_reg_5681;
reg   [31:0] tmp_67_reg_5686;
wire    ap_CS_fsm_state44;
reg   [31:0] tmp_68_reg_5691;
wire  signed [53:0] sext_ln1116_38_fu_3973_p1;
reg  signed [53:0] sext_ln1116_38_reg_5696;
wire    ap_CS_fsm_state45;
wire  signed [52:0] sext_ln1116_39_fu_3976_p1;
reg  signed [52:0] sext_ln1116_39_reg_5704;
reg   [31:0] trunc_ln_reg_5709;
reg   [31:0] trunc_ln708_s_reg_5714;
reg   [31:0] trunc_ln708_1_reg_5719;
wire    ap_CS_fsm_state46;
reg   [31:0] trunc_ln708_2_reg_5724;
reg   [31:0] trunc_ln708_3_reg_5729;
wire    ap_CS_fsm_state47;
reg   [31:0] trunc_ln708_4_reg_5734;
reg   [31:0] trunc_ln708_5_reg_5739;
wire    ap_CS_fsm_state48;
reg   [31:0] trunc_ln708_6_reg_5744;
wire    ap_CS_fsm_state49;
wire   [3:0] add_ln35_fu_4345_p2;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state55_pp2_stage0_iter0;
reg    ap_block_state56_pp2_stage0_iter1;
reg    ap_block_state56_io;
reg    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln35_fu_4351_p2;
wire    ap_CS_fsm_state54;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state55;
reg   [3:0] output_V_address0;
reg    output_V_ce0;
reg    output_V_we0;
reg   [31:0] output_V_d0;
reg   [3:0] output_V_address1;
reg    output_V_ce1;
reg    output_V_we1;
reg   [31:0] output_V_d1;
reg   [3:0] i_reg_947;
wire   [0:0] icmp_ln17_fu_1149_p2;
reg   [7:0] j_reg_958;
reg   [31:0] lhs_18_reg_970;
reg   [31:0] lhs_16_reg_981;
reg   [31:0] lhs_14_reg_992;
reg   [31:0] lhs_12_reg_1003;
reg   [31:0] lhs_10_reg_1014;
reg   [31:0] lhs_8_reg_1025;
reg   [31:0] lhs_6_reg_1036;
reg   [31:0] lhs_4_reg_1047;
reg   [31:0] lhs_2_reg_1058;
reg   [31:0] lhs_reg_1069;
wire   [63:0] i_cast_fu_1155_p1;
wire   [63:0] zext_ln20_fu_1172_p1;
wire   [63:0] p_cast45_fu_1260_p1;
wire   [63:0] p_cast46_fu_1382_p1;
wire   [63:0] p_cast47_fu_1480_p1;
wire   [63:0] p_cast48_cast_cast_cast_fu_1582_p1;
wire   [63:0] p_cast49_fu_1680_p1;
wire   [63:0] p_cast50_fu_1779_p1;
wire   [63:0] p_cast51_fu_1870_p1;
wire   [63:0] i_1_cast_fu_4357_p1;
reg    ap_block_pp2_stage0_01001;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state53;
wire  signed [31:0] sext_ln1116_3_fu_1190_p0;
wire  signed [31:0] sext_ln1116_4_fu_1194_p0;
wire   [52:0] r_V_1_fu_1202_p2;
wire   [55:0] lhs_1_fu_1208_p3;
wire  signed [55:0] sext_ln703_fu_1216_p1;
wire   [53:0] r_V_3_fu_1230_p2;
wire   [55:0] lhs_3_fu_1236_p3;
wire  signed [55:0] sext_ln703_1_fu_1244_p1;
wire   [8:0] empty_13_fu_1254_p2;
wire   [55:0] ret_V_fu_1220_p2;
wire   [55:0] ret_V_1_fu_1248_p2;
wire  signed [31:0] r_V_5_fu_1306_p1;
wire   [53:0] r_V_5_fu_1306_p2;
wire   [55:0] lhs_5_fu_1311_p3;
wire  signed [55:0] sext_ln703_2_fu_1319_p1;
wire  signed [31:0] r_V_7_fu_1333_p1;
wire   [53:0] r_V_7_fu_1333_p2;
wire   [55:0] lhs_7_fu_1338_p3;
wire  signed [55:0] sext_ln703_3_fu_1346_p1;
wire   [55:0] ret_V_2_fu_1323_p2;
wire   [55:0] ret_V_3_fu_1350_p2;
wire   [9:0] empty_14_fu_1376_p2;
wire   [54:0] r_V_9_fu_1404_p2;
wire   [55:0] lhs_9_fu_1410_p3;
wire  signed [55:0] sext_ln703_4_fu_1418_p1;
wire  signed [31:0] r_V_11_fu_1432_p1;
wire   [53:0] r_V_11_fu_1432_p2;
wire   [55:0] lhs_11_fu_1437_p3;
wire  signed [55:0] sext_ln703_5_fu_1445_p1;
wire   [55:0] ret_V_4_fu_1422_p2;
wire   [55:0] ret_V_5_fu_1449_p2;
wire   [9:0] empty_15_fu_1475_p2;
wire   [51:0] r_V_13_fu_1502_p2;
wire   [55:0] lhs_13_fu_1508_p3;
wire  signed [55:0] sext_ln703_6_fu_1516_p1;
wire  signed [31:0] r_V_15_fu_1530_p1;
wire   [52:0] r_V_15_fu_1530_p2;
wire   [55:0] lhs_15_fu_1535_p3;
wire  signed [55:0] sext_ln703_7_fu_1543_p1;
wire   [55:0] ret_V_6_fu_1520_p2;
wire   [55:0] ret_V_7_fu_1547_p2;
wire   [8:0] empty_16_fu_1573_p2;
wire  signed [9:0] p_cast48_cast_cast_fu_1578_p1;
wire   [50:0] r_V_17_fu_1604_p2;
wire   [55:0] lhs_17_fu_1610_p3;
wire  signed [55:0] sext_ln703_8_fu_1618_p1;
wire  signed [31:0] r_V_19_fu_1632_p1;
wire   [53:0] r_V_19_fu_1632_p2;
wire   [55:0] lhs_19_fu_1637_p3;
wire  signed [55:0] sext_ln703_9_fu_1645_p1;
wire   [55:0] ret_V_8_fu_1622_p2;
wire   [55:0] ret_V_9_fu_1649_p2;
wire   [10:0] empty_17_fu_1675_p2;
wire   [52:0] r_V_21_fu_1704_p2;
wire   [55:0] lhs_20_fu_1710_p3;
wire  signed [55:0] sext_ln703_10_fu_1717_p1;
wire   [53:0] r_V_23_fu_1731_p2;
wire   [55:0] lhs_21_fu_1737_p3;
wire  signed [55:0] sext_ln703_11_fu_1744_p1;
wire   [55:0] ret_V_10_fu_1721_p2;
wire   [55:0] ret_V_11_fu_1748_p2;
wire   [10:0] empty_18_fu_1774_p2;
wire  signed [31:0] r_V_25_fu_1797_p1;
wire   [53:0] r_V_25_fu_1797_p2;
wire   [55:0] lhs_22_fu_1802_p3;
wire  signed [55:0] sext_ln703_12_fu_1809_p1;
wire  signed [31:0] r_V_27_fu_1823_p1;
wire   [53:0] r_V_27_fu_1823_p2;
wire   [55:0] lhs_23_fu_1828_p3;
wire  signed [55:0] sext_ln703_13_fu_1835_p1;
wire   [55:0] ret_V_12_fu_1813_p2;
wire   [55:0] ret_V_13_fu_1839_p2;
wire   [10:0] empty_19_fu_1865_p2;
wire   [54:0] r_V_29_fu_1891_p2;
wire   [55:0] lhs_24_fu_1897_p3;
wire  signed [55:0] sext_ln703_14_fu_1904_p1;
wire  signed [31:0] r_V_31_fu_1918_p1;
wire   [53:0] r_V_31_fu_1918_p2;
wire   [55:0] lhs_25_fu_1923_p3;
wire  signed [55:0] sext_ln703_15_fu_1930_p1;
wire   [55:0] ret_V_14_fu_1908_p2;
wire   [55:0] ret_V_15_fu_1934_p2;
wire   [51:0] r_V_33_fu_1966_p2;
wire   [55:0] lhs_26_fu_1972_p3;
wire  signed [55:0] sext_ln703_16_fu_1979_p1;
wire  signed [31:0] r_V_35_fu_1992_p1;
wire   [52:0] r_V_35_fu_1992_p2;
wire   [55:0] lhs_27_fu_1997_p3;
wire  signed [55:0] sext_ln703_17_fu_2004_p1;
wire   [55:0] ret_V_16_fu_1983_p2;
wire   [55:0] ret_V_17_fu_2008_p2;
wire   [50:0] r_V_37_fu_2040_p2;
wire   [55:0] lhs_28_fu_2046_p3;
wire  signed [55:0] sext_ln703_18_fu_2053_p1;
wire  signed [31:0] r_V_39_fu_2066_p1;
wire   [53:0] r_V_39_fu_2066_p2;
wire   [55:0] lhs_29_fu_2071_p3;
wire  signed [55:0] sext_ln703_19_fu_2078_p1;
wire   [55:0] ret_V_18_fu_2057_p2;
wire   [55:0] ret_V_19_fu_2082_p2;
wire   [52:0] r_V_41_fu_2117_p2;
wire   [55:0] lhs_30_fu_2123_p3;
wire  signed [55:0] sext_ln703_20_fu_2130_p1;
wire   [53:0] r_V_43_fu_2143_p2;
wire   [55:0] lhs_31_fu_2149_p3;
wire  signed [55:0] sext_ln703_21_fu_2156_p1;
wire   [55:0] ret_V_20_fu_2134_p2;
wire   [55:0] ret_V_21_fu_2160_p2;
wire  signed [31:0] r_V_45_fu_2189_p1;
wire   [53:0] r_V_45_fu_2189_p2;
wire   [55:0] lhs_32_fu_2194_p3;
wire  signed [55:0] sext_ln703_22_fu_2201_p1;
wire  signed [31:0] r_V_47_fu_2214_p1;
wire   [53:0] r_V_47_fu_2214_p2;
wire   [55:0] lhs_33_fu_2219_p3;
wire  signed [55:0] sext_ln703_23_fu_2226_p1;
wire   [55:0] ret_V_22_fu_2205_p2;
wire   [55:0] ret_V_23_fu_2230_p2;
wire   [54:0] r_V_49_fu_2263_p2;
wire   [55:0] lhs_34_fu_2269_p3;
wire  signed [55:0] sext_ln703_24_fu_2276_p1;
wire  signed [31:0] r_V_51_fu_2290_p1;
wire   [53:0] r_V_51_fu_2290_p2;
wire   [55:0] lhs_35_fu_2295_p3;
wire  signed [55:0] sext_ln703_25_fu_2302_p1;
wire   [55:0] ret_V_24_fu_2280_p2;
wire   [55:0] ret_V_25_fu_2306_p2;
wire   [51:0] r_V_53_fu_2338_p2;
wire   [55:0] lhs_36_fu_2344_p3;
wire  signed [55:0] sext_ln703_26_fu_2351_p1;
wire  signed [31:0] r_V_55_fu_2364_p1;
wire   [52:0] r_V_55_fu_2364_p2;
wire   [55:0] lhs_37_fu_2369_p3;
wire  signed [55:0] sext_ln703_27_fu_2376_p1;
wire   [55:0] ret_V_26_fu_2355_p2;
wire   [55:0] ret_V_27_fu_2380_p2;
wire   [50:0] r_V_57_fu_2412_p2;
wire   [55:0] lhs_38_fu_2418_p3;
wire  signed [55:0] sext_ln703_28_fu_2425_p1;
wire  signed [31:0] r_V_59_fu_2438_p1;
wire   [53:0] r_V_59_fu_2438_p2;
wire   [55:0] lhs_39_fu_2443_p3;
wire  signed [55:0] sext_ln703_29_fu_2450_p1;
wire   [55:0] ret_V_28_fu_2429_p2;
wire   [55:0] ret_V_29_fu_2454_p2;
wire   [52:0] r_V_61_fu_2489_p2;
wire   [55:0] lhs_40_fu_2495_p3;
wire  signed [55:0] sext_ln703_30_fu_2502_p1;
wire   [53:0] r_V_63_fu_2515_p2;
wire   [55:0] lhs_41_fu_2521_p3;
wire  signed [55:0] sext_ln703_31_fu_2528_p1;
wire   [55:0] ret_V_30_fu_2506_p2;
wire   [55:0] ret_V_31_fu_2532_p2;
wire  signed [31:0] r_V_65_fu_2561_p1;
wire   [53:0] r_V_65_fu_2561_p2;
wire   [55:0] lhs_42_fu_2566_p3;
wire  signed [55:0] sext_ln703_32_fu_2573_p1;
wire  signed [31:0] r_V_67_fu_2586_p1;
wire   [53:0] r_V_67_fu_2586_p2;
wire   [55:0] lhs_43_fu_2591_p3;
wire  signed [55:0] sext_ln703_33_fu_2598_p1;
wire   [55:0] ret_V_32_fu_2577_p2;
wire   [55:0] ret_V_33_fu_2602_p2;
wire   [54:0] r_V_69_fu_2634_p2;
wire   [55:0] lhs_44_fu_2640_p3;
wire  signed [55:0] sext_ln703_34_fu_2647_p1;
wire  signed [31:0] r_V_71_fu_2660_p1;
wire   [53:0] r_V_71_fu_2660_p2;
wire   [55:0] lhs_45_fu_2665_p3;
wire  signed [55:0] sext_ln703_35_fu_2672_p1;
wire   [55:0] ret_V_34_fu_2651_p2;
wire   [55:0] ret_V_35_fu_2676_p2;
wire   [51:0] r_V_73_fu_2709_p2;
wire   [55:0] lhs_46_fu_2715_p3;
wire  signed [55:0] sext_ln703_36_fu_2722_p1;
wire  signed [31:0] r_V_75_fu_2736_p1;
wire   [52:0] r_V_75_fu_2736_p2;
wire   [55:0] lhs_47_fu_2741_p3;
wire  signed [55:0] sext_ln703_37_fu_2748_p1;
wire   [55:0] ret_V_36_fu_2726_p2;
wire   [55:0] ret_V_37_fu_2752_p2;
wire   [50:0] r_V_77_fu_2784_p2;
wire   [55:0] lhs_48_fu_2790_p3;
wire  signed [55:0] sext_ln703_38_fu_2797_p1;
wire  signed [31:0] r_V_79_fu_2810_p1;
wire   [53:0] r_V_79_fu_2810_p2;
wire   [55:0] lhs_49_fu_2815_p3;
wire  signed [55:0] sext_ln703_39_fu_2822_p1;
wire   [55:0] ret_V_38_fu_2801_p2;
wire   [55:0] ret_V_39_fu_2826_p2;
wire   [52:0] r_V_81_fu_2863_p2;
wire   [55:0] lhs_50_fu_2869_p3;
wire  signed [55:0] sext_ln703_40_fu_2876_p1;
wire   [53:0] r_V_83_fu_2889_p2;
wire   [55:0] lhs_51_fu_2895_p3;
wire  signed [55:0] sext_ln703_41_fu_2902_p1;
wire   [55:0] ret_V_40_fu_2880_p2;
wire   [55:0] ret_V_41_fu_2906_p2;
wire  signed [31:0] r_V_85_fu_2935_p1;
wire   [53:0] r_V_85_fu_2935_p2;
wire   [55:0] lhs_52_fu_2940_p3;
wire  signed [55:0] sext_ln703_42_fu_2947_p1;
wire  signed [31:0] r_V_87_fu_2960_p1;
wire   [53:0] r_V_87_fu_2960_p2;
wire   [55:0] lhs_53_fu_2965_p3;
wire  signed [55:0] sext_ln703_43_fu_2972_p1;
wire   [55:0] ret_V_42_fu_2951_p2;
wire   [55:0] ret_V_43_fu_2976_p2;
wire   [54:0] r_V_89_fu_3009_p2;
wire   [55:0] lhs_54_fu_3015_p3;
wire  signed [55:0] sext_ln703_44_fu_3022_p1;
wire  signed [31:0] r_V_91_fu_3035_p1;
wire   [53:0] r_V_91_fu_3035_p2;
wire   [55:0] lhs_55_fu_3040_p3;
wire  signed [55:0] sext_ln703_45_fu_3047_p1;
wire   [55:0] ret_V_44_fu_3026_p2;
wire   [55:0] ret_V_45_fu_3051_p2;
wire   [51:0] r_V_93_fu_3084_p2;
wire   [55:0] lhs_56_fu_3090_p3;
wire  signed [55:0] sext_ln703_46_fu_3097_p1;
wire  signed [31:0] r_V_95_fu_3110_p1;
wire   [52:0] r_V_95_fu_3110_p2;
wire   [55:0] lhs_57_fu_3115_p3;
wire  signed [55:0] sext_ln703_47_fu_3122_p1;
wire   [55:0] ret_V_46_fu_3101_p2;
wire   [55:0] ret_V_47_fu_3126_p2;
wire   [50:0] r_V_97_fu_3160_p2;
wire   [55:0] lhs_58_fu_3166_p3;
wire  signed [55:0] sext_ln703_48_fu_3173_p1;
wire  signed [31:0] r_V_99_fu_3187_p1;
wire   [53:0] r_V_99_fu_3187_p2;
wire   [55:0] lhs_59_fu_3192_p3;
wire  signed [55:0] sext_ln703_49_fu_3199_p1;
wire   [55:0] ret_V_48_fu_3177_p2;
wire   [55:0] ret_V_49_fu_3203_p2;
wire   [52:0] r_V_101_fu_3239_p2;
wire   [55:0] lhs_60_fu_3245_p3;
wire  signed [55:0] sext_ln703_50_fu_3252_p1;
wire   [53:0] r_V_103_fu_3266_p2;
wire   [55:0] lhs_61_fu_3272_p3;
wire  signed [55:0] sext_ln703_51_fu_3279_p1;
wire   [55:0] ret_V_50_fu_3256_p2;
wire   [55:0] ret_V_51_fu_3283_p2;
wire  signed [31:0] r_V_105_fu_3312_p1;
wire   [53:0] r_V_105_fu_3312_p2;
wire   [55:0] lhs_62_fu_3317_p3;
wire  signed [55:0] sext_ln703_52_fu_3324_p1;
wire  signed [31:0] r_V_107_fu_3337_p1;
wire   [53:0] r_V_107_fu_3337_p2;
wire   [55:0] lhs_63_fu_3342_p3;
wire  signed [55:0] sext_ln703_53_fu_3349_p1;
wire   [55:0] ret_V_52_fu_3328_p2;
wire   [55:0] ret_V_53_fu_3353_p2;
wire   [54:0] r_V_109_fu_3385_p2;
wire   [55:0] lhs_64_fu_3391_p3;
wire  signed [55:0] sext_ln703_54_fu_3398_p1;
wire  signed [31:0] r_V_111_fu_3411_p1;
wire   [53:0] r_V_111_fu_3411_p2;
wire   [55:0] lhs_65_fu_3416_p3;
wire  signed [55:0] sext_ln703_55_fu_3423_p1;
wire   [55:0] ret_V_54_fu_3402_p2;
wire   [55:0] ret_V_55_fu_3427_p2;
wire   [51:0] r_V_113_fu_3459_p2;
wire   [55:0] lhs_66_fu_3465_p3;
wire  signed [55:0] sext_ln703_56_fu_3472_p1;
wire  signed [31:0] r_V_115_fu_3485_p1;
wire   [52:0] r_V_115_fu_3485_p2;
wire   [55:0] lhs_67_fu_3490_p3;
wire  signed [55:0] sext_ln703_57_fu_3497_p1;
wire   [55:0] ret_V_56_fu_3476_p2;
wire   [55:0] ret_V_57_fu_3501_p2;
wire   [50:0] r_V_117_fu_3533_p2;
wire   [55:0] lhs_68_fu_3539_p3;
wire  signed [55:0] sext_ln703_58_fu_3546_p1;
wire  signed [31:0] r_V_119_fu_3559_p1;
wire   [53:0] r_V_119_fu_3559_p2;
wire   [55:0] lhs_69_fu_3564_p3;
wire  signed [55:0] sext_ln703_59_fu_3571_p1;
wire   [55:0] ret_V_58_fu_3550_p2;
wire   [55:0] ret_V_59_fu_3575_p2;
wire   [52:0] r_V_121_fu_3610_p2;
wire   [55:0] lhs_70_fu_3616_p3;
wire  signed [55:0] sext_ln703_60_fu_3623_p1;
wire   [53:0] r_V_123_fu_3636_p2;
wire   [55:0] lhs_71_fu_3642_p3;
wire  signed [55:0] sext_ln703_61_fu_3649_p1;
wire   [55:0] ret_V_60_fu_3627_p2;
wire   [55:0] ret_V_61_fu_3653_p2;
wire  signed [31:0] r_V_125_fu_3683_p1;
wire   [53:0] r_V_125_fu_3683_p2;
wire   [55:0] lhs_72_fu_3688_p3;
wire  signed [55:0] sext_ln703_62_fu_3695_p1;
wire  signed [31:0] r_V_127_fu_3709_p1;
wire   [53:0] r_V_127_fu_3709_p2;
wire   [55:0] lhs_73_fu_3714_p3;
wire  signed [55:0] sext_ln703_63_fu_3721_p1;
wire   [55:0] ret_V_62_fu_3699_p2;
wire   [55:0] ret_V_63_fu_3725_p2;
wire   [54:0] r_V_129_fu_3757_p2;
wire   [55:0] lhs_74_fu_3763_p3;
wire  signed [55:0] sext_ln703_64_fu_3770_p1;
wire  signed [31:0] r_V_131_fu_3783_p1;
wire   [53:0] r_V_131_fu_3783_p2;
wire   [55:0] lhs_75_fu_3788_p3;
wire  signed [55:0] sext_ln703_65_fu_3795_p1;
wire   [55:0] ret_V_64_fu_3774_p2;
wire   [55:0] ret_V_65_fu_3799_p2;
wire   [51:0] r_V_133_fu_3831_p2;
wire   [55:0] lhs_76_fu_3837_p3;
wire  signed [55:0] sext_ln703_66_fu_3844_p1;
wire  signed [31:0] r_V_135_fu_3857_p1;
wire   [52:0] r_V_135_fu_3857_p2;
wire   [55:0] lhs_77_fu_3862_p3;
wire  signed [55:0] sext_ln703_67_fu_3869_p1;
wire   [55:0] ret_V_66_fu_3848_p2;
wire   [55:0] ret_V_67_fu_3873_p2;
wire   [50:0] r_V_137_fu_3905_p2;
wire   [55:0] lhs_78_fu_3911_p3;
wire  signed [55:0] sext_ln703_68_fu_3918_p1;
wire  signed [31:0] r_V_139_fu_3931_p1;
wire   [53:0] r_V_139_fu_3931_p2;
wire   [55:0] lhs_79_fu_3936_p3;
wire  signed [55:0] sext_ln703_69_fu_3943_p1;
wire   [55:0] ret_V_68_fu_3922_p2;
wire   [55:0] ret_V_69_fu_3947_p2;
wire   [52:0] r_V_141_fu_3982_p2;
wire   [55:0] lhs_80_fu_3988_p3;
wire  signed [55:0] sext_ln703_70_fu_3995_p1;
wire   [55:0] ret_V_70_fu_3999_p2;
wire   [53:0] r_V_143_fu_4018_p2;
wire   [55:0] lhs_81_fu_4024_p3;
wire  signed [55:0] sext_ln703_71_fu_4031_p1;
wire   [55:0] ret_V_71_fu_4035_p2;
wire  signed [31:0] r_V_145_fu_4054_p1;
wire   [53:0] r_V_145_fu_4054_p2;
wire   [55:0] lhs_82_fu_4059_p3;
wire  signed [55:0] sext_ln703_72_fu_4066_p1;
wire   [55:0] ret_V_72_fu_4070_p2;
wire  signed [31:0] r_V_147_fu_4089_p1;
wire   [53:0] r_V_147_fu_4089_p2;
wire   [55:0] lhs_83_fu_4094_p3;
wire  signed [55:0] sext_ln703_73_fu_4101_p1;
wire   [55:0] ret_V_73_fu_4105_p2;
wire   [54:0] r_V_149_fu_4128_p2;
wire   [55:0] lhs_84_fu_4134_p3;
wire  signed [55:0] sext_ln703_74_fu_4141_p1;
wire   [55:0] ret_V_74_fu_4145_p2;
wire  signed [31:0] r_V_151_fu_4165_p1;
wire   [53:0] r_V_151_fu_4165_p2;
wire   [55:0] lhs_85_fu_4170_p3;
wire  signed [55:0] sext_ln703_75_fu_4177_p1;
wire   [55:0] ret_V_75_fu_4181_p2;
wire   [51:0] r_V_153_fu_4203_p2;
wire   [55:0] lhs_86_fu_4209_p3;
wire  signed [55:0] sext_ln703_76_fu_4216_p1;
wire   [55:0] ret_V_76_fu_4220_p2;
wire  signed [31:0] r_V_155_fu_4239_p1;
wire   [52:0] r_V_155_fu_4239_p2;
wire   [55:0] lhs_87_fu_4244_p3;
wire  signed [55:0] sext_ln703_77_fu_4251_p1;
wire   [55:0] ret_V_77_fu_4255_p2;
wire   [50:0] r_V_157_fu_4277_p2;
wire   [55:0] lhs_88_fu_4283_p3;
wire  signed [55:0] sext_ln703_78_fu_4290_p1;
wire   [55:0] ret_V_78_fu_4294_p2;
wire  signed [31:0] r_V_159_fu_4313_p1;
wire   [53:0] r_V_159_fu_4313_p2;
wire   [55:0] lhs_89_fu_4318_p3;
wire  signed [55:0] sext_ln703_79_fu_4325_p1;
wire   [55:0] ret_V_79_fu_4329_p2;
wire  signed [22:0] sext_ln703_80_fu_4363_p0;
wire  signed [22:0] sext_ln703_81_fu_4371_p0;
wire  signed [31:0] sext_ln703_80_fu_4363_p1;
wire  signed [30:0] sext_ln703_81_fu_4371_p1;
wire   [30:0] trunc_ln703_fu_4367_p1;
wire   [31:0] a_V_fu_4375_p2;
wire   [0:0] icmp_ln1494_fu_4387_p2;
wire   [30:0] add_ln32_fu_4381_p2;
wire   [30:0] select_ln34_fu_4393_p3;
wire    ap_CS_fsm_state57;
reg   [55:0] ap_NS_fsm;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 56'd1;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
end

fully1_cnn_fc_layer1_fc_layer1_weights_V_0 #(
    .DataWidth( 22 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
fc_layer1_weights_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fc_layer1_weights_V_0_address0),
    .ce0(fc_layer1_weights_V_0_ce0),
    .q0(fc_layer1_weights_V_0_q0)
);

fully1_cnn_fc_layer1_fc_layer1_weights_V_1 #(
    .DataWidth( 23 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
fc_layer1_weights_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fc_layer1_weights_V_1_address0),
    .ce0(fc_layer1_weights_V_1_ce0),
    .q0(fc_layer1_weights_V_1_q0)
);

fully1_cnn_fc_layer1_fc_layer1_weights_V_2 #(
    .DataWidth( 23 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
fc_layer1_weights_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fc_layer1_weights_V_2_address0),
    .ce0(fc_layer1_weights_V_2_ce0),
    .q0(fc_layer1_weights_V_2_q0)
);

fully1_cnn_fc_layer1_fc_layer1_weights_V_3 #(
    .DataWidth( 23 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
fc_layer1_weights_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fc_layer1_weights_V_3_address0),
    .ce0(fc_layer1_weights_V_3_ce0),
    .q0(fc_layer1_weights_V_3_q0)
);

fully1_cnn_fc_layer1_fc_layer1_weights_V_4 #(
    .DataWidth( 24 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
fc_layer1_weights_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fc_layer1_weights_V_4_address0),
    .ce0(fc_layer1_weights_V_4_ce0),
    .q0(fc_layer1_weights_V_4_q0)
);

fully1_cnn_fc_layer1_fc_layer1_weights_V_5 #(
    .DataWidth( 23 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
fc_layer1_weights_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fc_layer1_weights_V_5_address0),
    .ce0(fc_layer1_weights_V_5_ce0),
    .q0(fc_layer1_weights_V_5_q0)
);

fully1_cnn_fc_layer1_fc_layer1_weights_V_6 #(
    .DataWidth( 21 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
fc_layer1_weights_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fc_layer1_weights_V_6_address0),
    .ce0(fc_layer1_weights_V_6_ce0),
    .q0(fc_layer1_weights_V_6_q0)
);

fully1_cnn_fc_layer1_fc_layer1_weights_V_7 #(
    .DataWidth( 22 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
fc_layer1_weights_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fc_layer1_weights_V_7_address0),
    .ce0(fc_layer1_weights_V_7_ce0),
    .q0(fc_layer1_weights_V_7_q0)
);

fully1_cnn_fc_layer1_fc_layer1_weights_V_8 #(
    .DataWidth( 20 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
fc_layer1_weights_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fc_layer1_weights_V_8_address0),
    .ce0(fc_layer1_weights_V_8_ce0),
    .q0(fc_layer1_weights_V_8_q0)
);

fully1_cnn_fc_layer1_fc_layer1_weights_V_9 #(
    .DataWidth( 23 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
fc_layer1_weights_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fc_layer1_weights_V_9_address0),
    .ce0(fc_layer1_weights_V_9_ce0),
    .q0(fc_layer1_weights_V_9_q0)
);

fully1_cnn_fc_layer1_fc_layer1_bias_V #(
    .DataWidth( 23 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
fc_layer1_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fc_layer1_bias_V_address0),
    .ce0(fc_layer1_bias_V_ce0),
    .q0(fc_layer1_bias_V_q0)
);

fully1_cnn_fc_layer1_output_V #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
output_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_V_address0),
    .ce0(output_V_ce0),
    .we0(output_V_we0),
    .d0(output_V_d0),
    .q0(output_V_q0),
    .address1(output_V_address1),
    .ce1(output_V_ce1),
    .we1(output_V_we1),
    .d1(output_V_d1),
    .q1(output_V_q1)
);

fully1_cnn_mul_22s_32s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 53 ))
mul_22s_32s_53_1_1_U1(
    .din0(fc_layer1_weights_V_0_q0),
    .din1(in_V_TDATA),
    .dout(r_V_1_fu_1202_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U2(
    .din0(fc_layer1_weights_V_1_q0),
    .din1(in_V_TDATA),
    .dout(r_V_3_fu_1230_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U3(
    .din0(reg_1095),
    .din1(r_V_5_fu_1306_p1),
    .dout(r_V_5_fu_1306_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U4(
    .din0(reg_1099),
    .din1(r_V_7_fu_1333_p1),
    .dout(r_V_7_fu_1333_p2)
);

fully1_cnn_mul_24s_32s_55_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 55 ))
mul_24s_32s_55_1_1_U5(
    .din0(reg_1103),
    .din1(reg_1091),
    .dout(r_V_9_fu_1404_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U6(
    .din0(reg_1107),
    .din1(r_V_11_fu_1432_p1),
    .dout(r_V_11_fu_1432_p2)
);

fully1_cnn_mul_21s_32s_52_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_21s_32s_52_1_1_U7(
    .din0(reg_1111),
    .din1(reg_1091),
    .dout(r_V_13_fu_1502_p2)
);

fully1_cnn_mul_22s_32s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 53 ))
mul_22s_32s_53_1_1_U8(
    .din0(reg_1115),
    .din1(r_V_15_fu_1530_p1),
    .dout(r_V_15_fu_1530_p2)
);

fully1_cnn_mul_20s_32s_51_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_20s_32s_51_1_1_U9(
    .din0(reg_1119),
    .din1(reg_1091),
    .dout(r_V_17_fu_1604_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U10(
    .din0(reg_1123),
    .din1(r_V_19_fu_1632_p1),
    .dout(r_V_19_fu_1632_p2)
);

fully1_cnn_mul_22s_32s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 53 ))
mul_22s_32s_53_1_1_U11(
    .din0(reg_1127),
    .din1(read_V_1_reg_4664),
    .dout(r_V_21_fu_1704_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U12(
    .din0(reg_1131),
    .din1(read_V_1_reg_4664),
    .dout(r_V_23_fu_1731_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U13(
    .din0(reg_1095),
    .din1(r_V_25_fu_1797_p1),
    .dout(r_V_25_fu_1797_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U14(
    .din0(reg_1099),
    .din1(r_V_27_fu_1823_p1),
    .dout(r_V_27_fu_1823_p2)
);

fully1_cnn_mul_24s_32s_55_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 55 ))
mul_24s_32s_55_1_1_U15(
    .din0(reg_1135),
    .din1(read_V_1_reg_4664),
    .dout(r_V_29_fu_1891_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U16(
    .din0(reg_1139),
    .din1(r_V_31_fu_1918_p1),
    .dout(r_V_31_fu_1918_p2)
);

fully1_cnn_mul_21s_32s_52_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_21s_32s_52_1_1_U17(
    .din0(r_V_32_reg_4683),
    .din1(read_V_1_reg_4664),
    .dout(r_V_33_fu_1966_p2)
);

fully1_cnn_mul_22s_32s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 53 ))
mul_22s_32s_53_1_1_U18(
    .din0(r_V_34_reg_4688),
    .din1(r_V_35_fu_1992_p1),
    .dout(r_V_35_fu_1992_p2)
);

fully1_cnn_mul_20s_32s_51_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_20s_32s_51_1_1_U19(
    .din0(r_V_36_reg_4693),
    .din1(read_V_1_reg_4664),
    .dout(r_V_37_fu_2040_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U20(
    .din0(r_V_38_reg_4698),
    .din1(r_V_39_fu_2066_p1),
    .dout(r_V_39_fu_2066_p2)
);

fully1_cnn_mul_22s_32s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 53 ))
mul_22s_32s_53_1_1_U21(
    .din0(r_V_40_reg_4772),
    .din1(read_V_2_reg_4763),
    .dout(r_V_41_fu_2117_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U22(
    .din0(r_V_42_reg_4777),
    .din1(read_V_2_reg_4763),
    .dout(r_V_43_fu_2143_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U23(
    .din0(r_V_44_reg_4782),
    .din1(r_V_45_fu_2189_p1),
    .dout(r_V_45_fu_2189_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U24(
    .din0(r_V_46_reg_4787),
    .din1(r_V_47_fu_2214_p1),
    .dout(r_V_47_fu_2214_p2)
);

fully1_cnn_mul_24s_32s_55_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 55 ))
mul_24s_32s_55_1_1_U25(
    .din0(reg_1103),
    .din1(read_V_2_reg_4763),
    .dout(r_V_49_fu_2263_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U26(
    .din0(reg_1107),
    .din1(r_V_51_fu_2290_p1),
    .dout(r_V_51_fu_2290_p2)
);

fully1_cnn_mul_21s_32s_52_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_21s_32s_52_1_1_U27(
    .din0(r_V_52_reg_4792),
    .din1(read_V_2_reg_4763),
    .dout(r_V_53_fu_2338_p2)
);

fully1_cnn_mul_22s_32s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 53 ))
mul_22s_32s_53_1_1_U28(
    .din0(r_V_54_reg_4797),
    .din1(r_V_55_fu_2364_p1),
    .dout(r_V_55_fu_2364_p2)
);

fully1_cnn_mul_20s_32s_51_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_20s_32s_51_1_1_U29(
    .din0(r_V_56_reg_4802),
    .din1(read_V_2_reg_4763),
    .dout(r_V_57_fu_2412_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U30(
    .din0(r_V_58_reg_4807),
    .din1(r_V_59_fu_2438_p1),
    .dout(r_V_59_fu_2438_p2)
);

fully1_cnn_mul_22s_32s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 53 ))
mul_22s_32s_53_1_1_U31(
    .din0(r_V_60_reg_4881),
    .din1(read_V_3_reg_4872),
    .dout(r_V_61_fu_2489_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U32(
    .din0(r_V_62_reg_4886),
    .din1(read_V_3_reg_4872),
    .dout(r_V_63_fu_2515_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U33(
    .din0(r_V_64_reg_4891),
    .din1(r_V_65_fu_2561_p1),
    .dout(r_V_65_fu_2561_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U34(
    .din0(r_V_66_reg_4896),
    .din1(r_V_67_fu_2586_p1),
    .dout(r_V_67_fu_2586_p2)
);

fully1_cnn_mul_24s_32s_55_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 55 ))
mul_24s_32s_55_1_1_U35(
    .din0(r_V_68_reg_4901),
    .din1(read_V_3_reg_4872),
    .dout(r_V_69_fu_2634_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U36(
    .din0(r_V_70_reg_4906),
    .din1(r_V_71_fu_2660_p1),
    .dout(r_V_71_fu_2660_p2)
);

fully1_cnn_mul_21s_32s_52_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_21s_32s_52_1_1_U37(
    .din0(reg_1111),
    .din1(read_V_3_reg_4872),
    .dout(r_V_73_fu_2709_p2)
);

fully1_cnn_mul_22s_32s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 53 ))
mul_22s_32s_53_1_1_U38(
    .din0(reg_1115),
    .din1(r_V_75_fu_2736_p1),
    .dout(r_V_75_fu_2736_p2)
);

fully1_cnn_mul_20s_32s_51_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_20s_32s_51_1_1_U39(
    .din0(r_V_76_reg_4911),
    .din1(read_V_3_reg_4872),
    .dout(r_V_77_fu_2784_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U40(
    .din0(r_V_78_reg_4916),
    .din1(r_V_79_fu_2810_p1),
    .dout(r_V_79_fu_2810_p2)
);

fully1_cnn_mul_22s_32s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 53 ))
mul_22s_32s_53_1_1_U41(
    .din0(r_V_80_reg_4981),
    .din1(reg_1091),
    .dout(r_V_81_fu_2863_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U42(
    .din0(r_V_82_reg_4986),
    .din1(reg_1091),
    .dout(r_V_83_fu_2889_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U43(
    .din0(r_V_84_reg_4991),
    .din1(r_V_85_fu_2935_p1),
    .dout(r_V_85_fu_2935_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U44(
    .din0(r_V_86_reg_4996),
    .din1(r_V_87_fu_2960_p1),
    .dout(r_V_87_fu_2960_p2)
);

fully1_cnn_mul_24s_32s_55_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 55 ))
mul_24s_32s_55_1_1_U45(
    .din0(r_V_88_reg_5001),
    .din1(reg_1091),
    .dout(r_V_89_fu_3009_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U46(
    .din0(r_V_90_reg_5006),
    .din1(r_V_91_fu_3035_p1),
    .dout(r_V_91_fu_3035_p2)
);

fully1_cnn_mul_21s_32s_52_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_21s_32s_52_1_1_U47(
    .din0(r_V_92_reg_5011),
    .din1(reg_1091),
    .dout(r_V_93_fu_3084_p2)
);

fully1_cnn_mul_22s_32s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 53 ))
mul_22s_32s_53_1_1_U48(
    .din0(r_V_94_reg_5016),
    .din1(r_V_95_fu_3110_p1),
    .dout(r_V_95_fu_3110_p2)
);

fully1_cnn_mul_20s_32s_51_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_20s_32s_51_1_1_U49(
    .din0(reg_1119),
    .din1(reg_1091),
    .dout(r_V_97_fu_3160_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U50(
    .din0(reg_1123),
    .din1(r_V_99_fu_3187_p1),
    .dout(r_V_99_fu_3187_p2)
);

fully1_cnn_mul_22s_32s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 53 ))
mul_22s_32s_53_1_1_U51(
    .din0(reg_1127),
    .din1(read_V_5_reg_5094),
    .dout(r_V_101_fu_3239_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U52(
    .din0(reg_1131),
    .din1(read_V_5_reg_5094),
    .dout(r_V_103_fu_3266_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U53(
    .din0(r_V_104_reg_5103),
    .din1(r_V_105_fu_3312_p1),
    .dout(r_V_105_fu_3312_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U54(
    .din0(r_V_106_reg_5108),
    .din1(r_V_107_fu_3337_p1),
    .dout(r_V_107_fu_3337_p2)
);

fully1_cnn_mul_24s_32s_55_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 55 ))
mul_24s_32s_55_1_1_U55(
    .din0(r_V_108_reg_5113),
    .din1(read_V_5_reg_5094),
    .dout(r_V_109_fu_3385_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U56(
    .din0(r_V_110_reg_5118),
    .din1(r_V_111_fu_3411_p1),
    .dout(r_V_111_fu_3411_p2)
);

fully1_cnn_mul_21s_32s_52_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_21s_32s_52_1_1_U57(
    .din0(r_V_112_reg_5123),
    .din1(read_V_5_reg_5094),
    .dout(r_V_113_fu_3459_p2)
);

fully1_cnn_mul_22s_32s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 53 ))
mul_22s_32s_53_1_1_U58(
    .din0(r_V_114_reg_5128),
    .din1(r_V_115_fu_3485_p1),
    .dout(r_V_115_fu_3485_p2)
);

fully1_cnn_mul_20s_32s_51_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_20s_32s_51_1_1_U59(
    .din0(r_V_116_reg_5133),
    .din1(read_V_5_reg_5094),
    .dout(r_V_117_fu_3533_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U60(
    .din0(r_V_118_reg_5138),
    .din1(r_V_119_fu_3559_p1),
    .dout(r_V_119_fu_3559_p2)
);

fully1_cnn_mul_22s_32s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 53 ))
mul_22s_32s_53_1_1_U61(
    .din0(r_V_120_reg_5212),
    .din1(read_V_6_reg_5203),
    .dout(r_V_121_fu_3610_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U62(
    .din0(r_V_122_reg_5217),
    .din1(read_V_6_reg_5203),
    .dout(r_V_123_fu_3636_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U63(
    .din0(reg_1095),
    .din1(r_V_125_fu_3683_p1),
    .dout(r_V_125_fu_3683_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U64(
    .din0(reg_1099),
    .din1(r_V_127_fu_3709_p1),
    .dout(r_V_127_fu_3709_p2)
);

fully1_cnn_mul_24s_32s_55_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 55 ))
mul_24s_32s_55_1_1_U65(
    .din0(r_V_128_reg_5222),
    .din1(read_V_6_reg_5203),
    .dout(r_V_129_fu_3757_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U66(
    .din0(r_V_130_reg_5227),
    .din1(r_V_131_fu_3783_p1),
    .dout(r_V_131_fu_3783_p2)
);

fully1_cnn_mul_21s_32s_52_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_21s_32s_52_1_1_U67(
    .din0(r_V_132_reg_5232),
    .din1(read_V_6_reg_5203),
    .dout(r_V_133_fu_3831_p2)
);

fully1_cnn_mul_22s_32s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 53 ))
mul_22s_32s_53_1_1_U68(
    .din0(r_V_134_reg_5237),
    .din1(r_V_135_fu_3857_p1),
    .dout(r_V_135_fu_3857_p2)
);

fully1_cnn_mul_20s_32s_51_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_20s_32s_51_1_1_U69(
    .din0(r_V_136_reg_5242),
    .din1(read_V_6_reg_5203),
    .dout(r_V_137_fu_3905_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U70(
    .din0(r_V_138_reg_5247),
    .din1(r_V_139_fu_3931_p1),
    .dout(r_V_139_fu_3931_p2)
);

fully1_cnn_mul_22s_32s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 53 ))
mul_22s_32s_53_1_1_U71(
    .din0(r_V_140_reg_5321),
    .din1(read_V_7_reg_5312),
    .dout(r_V_141_fu_3982_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U72(
    .din0(r_V_142_reg_5326),
    .din1(read_V_7_reg_5312),
    .dout(r_V_143_fu_4018_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U73(
    .din0(r_V_144_reg_5331),
    .din1(r_V_145_fu_4054_p1),
    .dout(r_V_145_fu_4054_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U74(
    .din0(r_V_146_reg_5336),
    .din1(r_V_147_fu_4089_p1),
    .dout(r_V_147_fu_4089_p2)
);

fully1_cnn_mul_24s_32s_55_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 55 ))
mul_24s_32s_55_1_1_U75(
    .din0(reg_1135),
    .din1(read_V_7_reg_5312),
    .dout(r_V_149_fu_4128_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U76(
    .din0(reg_1139),
    .din1(r_V_151_fu_4165_p1),
    .dout(r_V_151_fu_4165_p2)
);

fully1_cnn_mul_21s_32s_52_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_21s_32s_52_1_1_U77(
    .din0(r_V_152_reg_5341),
    .din1(read_V_7_reg_5312),
    .dout(r_V_153_fu_4203_p2)
);

fully1_cnn_mul_22s_32s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 53 ))
mul_22s_32s_53_1_1_U78(
    .din0(r_V_154_reg_5346),
    .din1(r_V_155_fu_4239_p1),
    .dout(r_V_155_fu_4239_p2)
);

fully1_cnn_mul_20s_32s_51_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_20s_32s_51_1_1_U79(
    .din0(r_V_156_reg_5351),
    .din1(read_V_7_reg_5312),
    .dout(r_V_157_fu_4277_p2)
);

fully1_cnn_mul_23s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_23s_32s_54_1_1_U80(
    .din0(r_V_158_reg_5356),
    .din1(r_V_159_fu_4313_p1),
    .dout(r_V_159_fu_4313_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state55) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state54)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state55))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state55);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state54)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln35_fu_4351_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        i_1_reg_1080 <= add_ln35_fu_4345_p2;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        i_1_reg_1080 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17_fu_1149_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_947 <= add_ln17_fu_1143_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_947 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        j_reg_958 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        j_reg_958 <= add_ln20_reg_4516;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        lhs_10_reg_1014 <= output_V_load_5_reg_4481;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        lhs_10_reg_1014 <= trunc_ln708_4_reg_5734;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        lhs_12_reg_1003 <= output_V_load_6_reg_4496;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        lhs_12_reg_1003 <= trunc_ln708_5_reg_5739;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        lhs_14_reg_992 <= output_V_load_7_reg_4501;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        lhs_14_reg_992 <= trunc_ln708_6_reg_5744;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        lhs_16_reg_981 <= output_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        lhs_16_reg_981 <= {{ret_V_78_fu_4294_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        lhs_18_reg_970 <= output_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        lhs_18_reg_970 <= {{ret_V_79_fu_4329_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        lhs_2_reg_1058 <= output_V_load_1_reg_4441;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        lhs_2_reg_1058 <= trunc_ln708_s_reg_5714;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        lhs_4_reg_1047 <= output_V_load_2_reg_4456;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        lhs_4_reg_1047 <= trunc_ln708_1_reg_5719;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        lhs_6_reg_1036 <= output_V_load_3_reg_4461;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        lhs_6_reg_1036 <= trunc_ln708_2_reg_5724;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        lhs_8_reg_1025 <= output_V_load_4_reg_4476;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        lhs_8_reg_1025 <= trunc_ln708_3_reg_5729;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        lhs_reg_1069 <= output_V_load_reg_4436;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        lhs_reg_1069 <= trunc_ln_reg_5709;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln20_reg_4516 <= add_ln20_fu_1160_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln35_reg_5764 <= icmp_ln35_fu_4351_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        output_V_load_1_reg_4441 <= output_V_q0;
        output_V_load_reg_4436 <= output_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_V_load_2_reg_4456 <= output_V_q0;
        output_V_load_3_reg_4461 <= output_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        output_V_load_4_reg_4476 <= output_V_q0;
        output_V_load_5_reg_4481 <= output_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_V_load_6_reg_4496 <= output_V_q0;
        output_V_load_7_reg_4501 <= output_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        r_V_104_reg_5103 <= fc_layer1_weights_V_2_q0;
        r_V_106_reg_5108 <= fc_layer1_weights_V_3_q0;
        r_V_108_reg_5113 <= fc_layer1_weights_V_4_q0;
        r_V_110_reg_5118 <= fc_layer1_weights_V_5_q0;
        r_V_112_reg_5123 <= fc_layer1_weights_V_6_q0;
        r_V_114_reg_5128 <= fc_layer1_weights_V_7_q0;
        r_V_116_reg_5133 <= fc_layer1_weights_V_8_q0;
        r_V_118_reg_5138 <= fc_layer1_weights_V_9_q0;
        read_V_5_reg_5094 <= in_V_TDATA;
        sext_ln1116_8_reg_5071 <= sext_ln1116_8_fu_1694_p1;
        sext_ln1116_9_reg_5079 <= sext_ln1116_9_fu_1697_p1;
        tmp_10_reg_5089 <= {{ret_V_11_fu_1748_p2[55:24]}};
        tmp_s_reg_5084 <= {{ret_V_10_fu_1721_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        r_V_120_reg_5212 <= fc_layer1_weights_V_0_q0;
        r_V_122_reg_5217 <= fc_layer1_weights_V_1_q0;
        r_V_128_reg_5222 <= fc_layer1_weights_V_4_q0;
        r_V_130_reg_5227 <= fc_layer1_weights_V_5_q0;
        r_V_132_reg_5232 <= fc_layer1_weights_V_6_q0;
        r_V_134_reg_5237 <= fc_layer1_weights_V_7_q0;
        r_V_136_reg_5242 <= fc_layer1_weights_V_8_q0;
        r_V_138_reg_5247 <= fc_layer1_weights_V_9_q0;
        read_V_6_reg_5203 <= in_V_TDATA;
        tmp_11_reg_5193 <= {{ret_V_12_fu_1813_p2[55:24]}};
        tmp_12_reg_5198 <= {{ret_V_13_fu_1839_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        r_V_140_reg_5321 <= fc_layer1_weights_V_0_q0;
        r_V_142_reg_5326 <= fc_layer1_weights_V_1_q0;
        r_V_144_reg_5331 <= fc_layer1_weights_V_2_q0;
        r_V_146_reg_5336 <= fc_layer1_weights_V_3_q0;
        r_V_152_reg_5341 <= fc_layer1_weights_V_6_q0;
        r_V_154_reg_5346 <= fc_layer1_weights_V_7_q0;
        r_V_156_reg_5351 <= fc_layer1_weights_V_8_q0;
        r_V_158_reg_5356 <= fc_layer1_weights_V_9_q0;
        read_V_7_reg_5312 <= in_V_TDATA;
        tmp_13_reg_5302 <= {{ret_V_14_fu_1908_p2[55:24]}};
        tmp_14_reg_5307 <= {{ret_V_15_fu_1934_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        r_V_32_reg_4683 <= fc_layer1_weights_V_6_q0;
        r_V_34_reg_4688 <= fc_layer1_weights_V_7_q0;
        r_V_36_reg_4693 <= fc_layer1_weights_V_8_q0;
        r_V_38_reg_4698 <= fc_layer1_weights_V_9_q0;
        read_V_1_reg_4664 <= in_V_TDATA;
        tmp_2_reg_4673 <= {{ret_V_2_fu_1323_p2[55:24]}};
        tmp_3_reg_4678 <= {{ret_V_3_fu_1350_p2[55:24]}};
        zext_ln20_1_reg_4652[7 : 0] <= zext_ln20_1_fu_1294_p1[7 : 0];
        zext_ln20_2_reg_4659[7 : 0] <= zext_ln20_2_fu_1298_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        r_V_40_reg_4772 <= fc_layer1_weights_V_0_q0;
        r_V_42_reg_4777 <= fc_layer1_weights_V_1_q0;
        r_V_44_reg_4782 <= fc_layer1_weights_V_2_q0;
        r_V_46_reg_4787 <= fc_layer1_weights_V_3_q0;
        r_V_52_reg_4792 <= fc_layer1_weights_V_6_q0;
        r_V_54_reg_4797 <= fc_layer1_weights_V_7_q0;
        r_V_56_reg_4802 <= fc_layer1_weights_V_8_q0;
        r_V_58_reg_4807 <= fc_layer1_weights_V_9_q0;
        read_V_2_reg_4763 <= in_V_TDATA;
        tmp_4_reg_4753 <= {{ret_V_4_fu_1422_p2[55:24]}};
        tmp_5_reg_4758 <= {{ret_V_5_fu_1449_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        r_V_60_reg_4881 <= fc_layer1_weights_V_0_q0;
        r_V_62_reg_4886 <= fc_layer1_weights_V_1_q0;
        r_V_64_reg_4891 <= fc_layer1_weights_V_2_q0;
        r_V_66_reg_4896 <= fc_layer1_weights_V_3_q0;
        r_V_68_reg_4901 <= fc_layer1_weights_V_4_q0;
        r_V_70_reg_4906 <= fc_layer1_weights_V_5_q0;
        r_V_76_reg_4911 <= fc_layer1_weights_V_8_q0;
        r_V_78_reg_4916 <= fc_layer1_weights_V_9_q0;
        read_V_3_reg_4872 <= in_V_TDATA;
        tmp_6_reg_4862 <= {{ret_V_6_fu_1520_p2[55:24]}};
        tmp_7_reg_4867 <= {{ret_V_7_fu_1547_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        r_V_80_reg_4981 <= fc_layer1_weights_V_0_q0;
        r_V_82_reg_4986 <= fc_layer1_weights_V_1_q0;
        r_V_84_reg_4991 <= fc_layer1_weights_V_2_q0;
        r_V_86_reg_4996 <= fc_layer1_weights_V_3_q0;
        r_V_88_reg_5001 <= fc_layer1_weights_V_4_q0;
        r_V_90_reg_5006 <= fc_layer1_weights_V_5_q0;
        r_V_92_reg_5011 <= fc_layer1_weights_V_6_q0;
        r_V_94_reg_5016 <= fc_layer1_weights_V_7_q0;
        tmp_8_reg_4971 <= {{ret_V_8_fu_1622_p2[55:24]}};
        tmp_9_reg_4976 <= {{ret_V_9_fu_1649_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10)))) begin
        reg_1091 <= in_V_TDATA;
        reg_1119 <= fc_layer1_weights_V_8_q0;
        reg_1123 <= fc_layer1_weights_V_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10)))) begin
        reg_1095 <= fc_layer1_weights_V_2_q0;
        reg_1099 <= fc_layer1_weights_V_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10)))) begin
        reg_1103 <= fc_layer1_weights_V_4_q0;
        reg_1107 <= fc_layer1_weights_V_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10)))) begin
        reg_1111 <= fc_layer1_weights_V_6_q0;
        reg_1115 <= fc_layer1_weights_V_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state11)))) begin
        reg_1127 <= fc_layer1_weights_V_0_q0;
        reg_1131 <= fc_layer1_weights_V_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state17)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state11)))) begin
        reg_1135 <= fc_layer1_weights_V_4_q0;
        reg_1139 <= fc_layer1_weights_V_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        sext_ln1116_13_reg_5381 <= sext_ln1116_13_fu_2108_p1;
        sext_ln1116_14_reg_5389 <= sext_ln1116_14_fu_2111_p1;
        tmp_19_reg_5394 <= {{ret_V_20_fu_2134_p2[55:24]}};
        tmp_20_reg_5399 <= {{ret_V_21_fu_2160_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        sext_ln1116_18_reg_5444 <= sext_ln1116_18_fu_2480_p1;
        sext_ln1116_19_reg_5452 <= sext_ln1116_19_fu_2483_p1;
        tmp_29_reg_5457 <= {{ret_V_30_fu_2506_p2[55:24]}};
        tmp_30_reg_5462 <= {{ret_V_31_fu_2532_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        sext_ln1116_23_reg_5507 <= sext_ln1116_23_fu_2852_p1;
        sext_ln1116_24_reg_5515 <= sext_ln1116_24_fu_2856_p1;
        tmp_39_reg_5520 <= {{ret_V_40_fu_2880_p2[55:24]}};
        tmp_40_reg_5525 <= {{ret_V_41_fu_2906_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        sext_ln1116_28_reg_5570 <= sext_ln1116_28_fu_3229_p1;
        sext_ln1116_29_reg_5578 <= sext_ln1116_29_fu_3232_p1;
        tmp_49_reg_5583 <= {{ret_V_50_fu_3256_p2[55:24]}};
        tmp_50_reg_5588 <= {{ret_V_51_fu_3283_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        sext_ln1116_33_reg_5633 <= sext_ln1116_33_fu_3601_p1;
        sext_ln1116_34_reg_5641 <= sext_ln1116_34_fu_3604_p1;
        tmp_59_reg_5646 <= {{ret_V_60_fu_3627_p2[55:24]}};
        tmp_60_reg_5651 <= {{ret_V_61_fu_3653_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        sext_ln1116_38_reg_5696 <= sext_ln1116_38_fu_3973_p1;
        sext_ln1116_39_reg_5704 <= sext_ln1116_39_fu_3976_p1;
        trunc_ln708_s_reg_5714 <= {{ret_V_71_fu_4035_p2[55:24]}};
        trunc_ln_reg_5709 <= {{ret_V_70_fu_3999_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sext_ln1116_3_reg_4579 <= sext_ln1116_3_fu_1190_p1;
        sext_ln1116_4_reg_4587 <= sext_ln1116_4_fu_1194_p1;
        tmp_1_reg_4607 <= {{ret_V_1_fu_1248_p2[55:24]}};
        tmp_reg_4597 <= {{ret_V_fu_1220_p2[55:24]}};
        zext_ln20_3_reg_4574[7 : 0] <= zext_ln20_3_fu_1186_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        tmp_15_reg_5361 <= {{ret_V_16_fu_1983_p2[55:24]}};
        tmp_16_reg_5366 <= {{ret_V_17_fu_2008_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        tmp_17_reg_5371 <= {{ret_V_18_fu_2057_p2[55:24]}};
        tmp_18_reg_5376 <= {{ret_V_19_fu_2082_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        tmp_21_reg_5404 <= {{ret_V_22_fu_2205_p2[55:24]}};
        tmp_22_reg_5409 <= {{ret_V_23_fu_2230_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_23_reg_5414 <= {{ret_V_24_fu_2280_p2[55:24]}};
        tmp_24_reg_5419 <= {{ret_V_25_fu_2306_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        tmp_25_reg_5424 <= {{ret_V_26_fu_2355_p2[55:24]}};
        tmp_26_reg_5429 <= {{ret_V_27_fu_2380_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        tmp_27_reg_5434 <= {{ret_V_28_fu_2429_p2[55:24]}};
        tmp_28_reg_5439 <= {{ret_V_29_fu_2454_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        tmp_31_reg_5467 <= {{ret_V_32_fu_2577_p2[55:24]}};
        tmp_32_reg_5472 <= {{ret_V_33_fu_2602_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        tmp_33_reg_5477 <= {{ret_V_34_fu_2651_p2[55:24]}};
        tmp_34_reg_5482 <= {{ret_V_35_fu_2676_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        tmp_35_reg_5487 <= {{ret_V_36_fu_2726_p2[55:24]}};
        tmp_36_reg_5492 <= {{ret_V_37_fu_2752_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        tmp_37_reg_5497 <= {{ret_V_38_fu_2801_p2[55:24]}};
        tmp_38_reg_5502 <= {{ret_V_39_fu_2826_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        tmp_41_reg_5530 <= {{ret_V_42_fu_2951_p2[55:24]}};
        tmp_42_reg_5535 <= {{ret_V_43_fu_2976_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        tmp_43_reg_5540 <= {{ret_V_44_fu_3026_p2[55:24]}};
        tmp_44_reg_5545 <= {{ret_V_45_fu_3051_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        tmp_45_reg_5550 <= {{ret_V_46_fu_3101_p2[55:24]}};
        tmp_46_reg_5555 <= {{ret_V_47_fu_3126_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        tmp_47_reg_5560 <= {{ret_V_48_fu_3177_p2[55:24]}};
        tmp_48_reg_5565 <= {{ret_V_49_fu_3203_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        tmp_51_reg_5593 <= {{ret_V_52_fu_3328_p2[55:24]}};
        tmp_52_reg_5598 <= {{ret_V_53_fu_3353_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        tmp_53_reg_5603 <= {{ret_V_54_fu_3402_p2[55:24]}};
        tmp_54_reg_5608 <= {{ret_V_55_fu_3427_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        tmp_55_reg_5613 <= {{ret_V_56_fu_3476_p2[55:24]}};
        tmp_56_reg_5618 <= {{ret_V_57_fu_3501_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        tmp_57_reg_5623 <= {{ret_V_58_fu_3550_p2[55:24]}};
        tmp_58_reg_5628 <= {{ret_V_59_fu_3575_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        tmp_61_reg_5656 <= {{ret_V_62_fu_3699_p2[55:24]}};
        tmp_62_reg_5661 <= {{ret_V_63_fu_3725_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        tmp_63_reg_5666 <= {{ret_V_64_fu_3774_p2[55:24]}};
        tmp_64_reg_5671 <= {{ret_V_65_fu_3799_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        tmp_65_reg_5676 <= {{ret_V_66_fu_3848_p2[55:24]}};
        tmp_66_reg_5681 <= {{ret_V_67_fu_3873_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        tmp_67_reg_5686 <= {{ret_V_68_fu_3922_p2[55:24]}};
        tmp_68_reg_5691 <= {{ret_V_69_fu_3947_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        trunc_ln708_1_reg_5719 <= {{ret_V_72_fu_4070_p2[55:24]}};
        trunc_ln708_2_reg_5724 <= {{ret_V_73_fu_4105_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        trunc_ln708_3_reg_5729 <= {{ret_V_74_fu_4145_p2[55:24]}};
        trunc_ln708_4_reg_5734 <= {{ret_V_75_fu_4181_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        trunc_ln708_5_reg_5739 <= {{ret_V_76_fu_4220_p2[55:24]}};
        trunc_ln708_6_reg_5744 <= {{ret_V_77_fu_4255_p2[55:24]}};
    end
end

always @ (*) begin
    if ((icmp_ln35_fu_4351_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state55 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state55 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        fc_layer1_bias_V_ce0 = 1'b1;
    end else begin
        fc_layer1_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fc_layer1_weights_V_0_address0 = p_cast51_fu_1870_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        fc_layer1_weights_V_0_address0 = p_cast50_fu_1779_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fc_layer1_weights_V_0_address0 = p_cast49_fu_1680_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fc_layer1_weights_V_0_address0 = p_cast48_cast_cast_cast_fu_1582_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fc_layer1_weights_V_0_address0 = p_cast47_fu_1480_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        fc_layer1_weights_V_0_address0 = p_cast46_fu_1382_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        fc_layer1_weights_V_0_address0 = p_cast45_fu_1260_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        fc_layer1_weights_V_0_address0 = zext_ln20_fu_1172_p1;
    end else begin
        fc_layer1_weights_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10)))) begin
        fc_layer1_weights_V_0_ce0 = 1'b1;
    end else begin
        fc_layer1_weights_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fc_layer1_weights_V_1_address0 = p_cast51_fu_1870_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        fc_layer1_weights_V_1_address0 = p_cast50_fu_1779_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fc_layer1_weights_V_1_address0 = p_cast49_fu_1680_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fc_layer1_weights_V_1_address0 = p_cast48_cast_cast_cast_fu_1582_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fc_layer1_weights_V_1_address0 = p_cast47_fu_1480_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        fc_layer1_weights_V_1_address0 = p_cast46_fu_1382_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        fc_layer1_weights_V_1_address0 = p_cast45_fu_1260_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        fc_layer1_weights_V_1_address0 = zext_ln20_fu_1172_p1;
    end else begin
        fc_layer1_weights_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10)))) begin
        fc_layer1_weights_V_1_ce0 = 1'b1;
    end else begin
        fc_layer1_weights_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fc_layer1_weights_V_2_address0 = p_cast51_fu_1870_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        fc_layer1_weights_V_2_address0 = p_cast50_fu_1779_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fc_layer1_weights_V_2_address0 = p_cast49_fu_1680_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fc_layer1_weights_V_2_address0 = p_cast48_cast_cast_cast_fu_1582_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fc_layer1_weights_V_2_address0 = p_cast47_fu_1480_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        fc_layer1_weights_V_2_address0 = p_cast46_fu_1382_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        fc_layer1_weights_V_2_address0 = p_cast45_fu_1260_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        fc_layer1_weights_V_2_address0 = zext_ln20_fu_1172_p1;
    end else begin
        fc_layer1_weights_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10)))) begin
        fc_layer1_weights_V_2_ce0 = 1'b1;
    end else begin
        fc_layer1_weights_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fc_layer1_weights_V_3_address0 = p_cast51_fu_1870_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        fc_layer1_weights_V_3_address0 = p_cast50_fu_1779_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fc_layer1_weights_V_3_address0 = p_cast49_fu_1680_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fc_layer1_weights_V_3_address0 = p_cast48_cast_cast_cast_fu_1582_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fc_layer1_weights_V_3_address0 = p_cast47_fu_1480_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        fc_layer1_weights_V_3_address0 = p_cast46_fu_1382_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        fc_layer1_weights_V_3_address0 = p_cast45_fu_1260_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        fc_layer1_weights_V_3_address0 = zext_ln20_fu_1172_p1;
    end else begin
        fc_layer1_weights_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10)))) begin
        fc_layer1_weights_V_3_ce0 = 1'b1;
    end else begin
        fc_layer1_weights_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fc_layer1_weights_V_4_address0 = p_cast51_fu_1870_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        fc_layer1_weights_V_4_address0 = p_cast50_fu_1779_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fc_layer1_weights_V_4_address0 = p_cast49_fu_1680_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fc_layer1_weights_V_4_address0 = p_cast48_cast_cast_cast_fu_1582_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fc_layer1_weights_V_4_address0 = p_cast47_fu_1480_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        fc_layer1_weights_V_4_address0 = p_cast46_fu_1382_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        fc_layer1_weights_V_4_address0 = p_cast45_fu_1260_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        fc_layer1_weights_V_4_address0 = zext_ln20_fu_1172_p1;
    end else begin
        fc_layer1_weights_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10)))) begin
        fc_layer1_weights_V_4_ce0 = 1'b1;
    end else begin
        fc_layer1_weights_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fc_layer1_weights_V_5_address0 = p_cast51_fu_1870_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        fc_layer1_weights_V_5_address0 = p_cast50_fu_1779_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fc_layer1_weights_V_5_address0 = p_cast49_fu_1680_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fc_layer1_weights_V_5_address0 = p_cast48_cast_cast_cast_fu_1582_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fc_layer1_weights_V_5_address0 = p_cast47_fu_1480_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        fc_layer1_weights_V_5_address0 = p_cast46_fu_1382_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        fc_layer1_weights_V_5_address0 = p_cast45_fu_1260_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        fc_layer1_weights_V_5_address0 = zext_ln20_fu_1172_p1;
    end else begin
        fc_layer1_weights_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10)))) begin
        fc_layer1_weights_V_5_ce0 = 1'b1;
    end else begin
        fc_layer1_weights_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fc_layer1_weights_V_6_address0 = p_cast51_fu_1870_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        fc_layer1_weights_V_6_address0 = p_cast50_fu_1779_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fc_layer1_weights_V_6_address0 = p_cast49_fu_1680_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fc_layer1_weights_V_6_address0 = p_cast48_cast_cast_cast_fu_1582_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fc_layer1_weights_V_6_address0 = p_cast47_fu_1480_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        fc_layer1_weights_V_6_address0 = p_cast46_fu_1382_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        fc_layer1_weights_V_6_address0 = p_cast45_fu_1260_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        fc_layer1_weights_V_6_address0 = zext_ln20_fu_1172_p1;
    end else begin
        fc_layer1_weights_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10)))) begin
        fc_layer1_weights_V_6_ce0 = 1'b1;
    end else begin
        fc_layer1_weights_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fc_layer1_weights_V_7_address0 = p_cast51_fu_1870_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        fc_layer1_weights_V_7_address0 = p_cast50_fu_1779_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fc_layer1_weights_V_7_address0 = p_cast49_fu_1680_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fc_layer1_weights_V_7_address0 = p_cast48_cast_cast_cast_fu_1582_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fc_layer1_weights_V_7_address0 = p_cast47_fu_1480_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        fc_layer1_weights_V_7_address0 = p_cast46_fu_1382_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        fc_layer1_weights_V_7_address0 = p_cast45_fu_1260_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        fc_layer1_weights_V_7_address0 = zext_ln20_fu_1172_p1;
    end else begin
        fc_layer1_weights_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10)))) begin
        fc_layer1_weights_V_7_ce0 = 1'b1;
    end else begin
        fc_layer1_weights_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fc_layer1_weights_V_8_address0 = p_cast51_fu_1870_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        fc_layer1_weights_V_8_address0 = p_cast50_fu_1779_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fc_layer1_weights_V_8_address0 = p_cast49_fu_1680_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fc_layer1_weights_V_8_address0 = p_cast48_cast_cast_cast_fu_1582_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fc_layer1_weights_V_8_address0 = p_cast47_fu_1480_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        fc_layer1_weights_V_8_address0 = p_cast46_fu_1382_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        fc_layer1_weights_V_8_address0 = p_cast45_fu_1260_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        fc_layer1_weights_V_8_address0 = zext_ln20_fu_1172_p1;
    end else begin
        fc_layer1_weights_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10)))) begin
        fc_layer1_weights_V_8_ce0 = 1'b1;
    end else begin
        fc_layer1_weights_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fc_layer1_weights_V_9_address0 = p_cast51_fu_1870_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        fc_layer1_weights_V_9_address0 = p_cast50_fu_1779_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fc_layer1_weights_V_9_address0 = p_cast49_fu_1680_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fc_layer1_weights_V_9_address0 = p_cast48_cast_cast_cast_fu_1582_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fc_layer1_weights_V_9_address0 = p_cast47_fu_1480_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        fc_layer1_weights_V_9_address0 = p_cast46_fu_1382_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        fc_layer1_weights_V_9_address0 = p_cast45_fu_1260_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        fc_layer1_weights_V_9_address0 = zext_ln20_fu_1172_p1;
    end else begin
        fc_layer1_weights_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10)))) begin
        fc_layer1_weights_V_9_ce0 = 1'b1;
    end else begin
        fc_layer1_weights_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        in_V_TDATA_blk_n = in_V_TVALID;
    end else begin
        in_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state17)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10)))) begin
        in_V_TREADY = 1'b1;
    end else begin
        in_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln35_reg_5764 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln35_reg_5764 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        output_V_address0 = output_V_addr_8_reg_4486;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        output_V_address0 = output_V_addr_6_reg_4466;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        output_V_address0 = output_V_addr_4_reg_4446;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        output_V_address0 = output_V_addr_2_reg_4426;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        output_V_address0 = output_V_addr_reg_4406;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        output_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        output_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        output_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        output_V_address0 = i_cast_fu_1155_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        output_V_address0 = 64'd0;
    end else begin
        output_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        output_V_address1 = i_1_cast_fu_4357_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        output_V_address1 = output_V_addr_9_reg_4491;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        output_V_address1 = output_V_addr_7_reg_4471;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        output_V_address1 = output_V_addr_5_reg_4451;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        output_V_address1 = output_V_addr_3_reg_4431;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        output_V_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        output_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        output_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        output_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_V_address1 = 64'd0;
    end else begin
        output_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        output_V_ce0 = 1'b1;
    end else begin
        output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        output_V_ce1 = 1'b1;
    end else begin
        output_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        output_V_d0 = lhs_16_reg_981;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        output_V_d0 = lhs_12_reg_1003;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        output_V_d0 = lhs_8_reg_1025;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        output_V_d0 = lhs_4_reg_1047;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        output_V_d0 = lhs_reg_1069;
    end else if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state2))) begin
        output_V_d0 = 32'd0;
    end else begin
        output_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        output_V_d1 = lhs_18_reg_970;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        output_V_d1 = lhs_14_reg_992;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        output_V_d1 = lhs_10_reg_1014;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        output_V_d1 = lhs_6_reg_1036;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        output_V_d1 = lhs_2_reg_1058;
    end else begin
        output_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | ((icmp_ln17_fu_1149_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        output_V_we0 = 1'b1;
    end else begin
        output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50))) begin
        output_V_we1 = 1'b1;
    end else begin
        output_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln17_fu_1149_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln20_fu_1166_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((in_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((icmp_ln35_fu_4351_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((icmp_ln35_fu_4351_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_V_fu_4375_p2 = ($signed(sext_ln703_80_fu_4363_p1) + $signed(output_V_q1));

assign add_ln17_fu_1143_p2 = (i_reg_947 + 4'd1);

assign add_ln20_fu_1160_p2 = (j_reg_958 + 8'd1);

assign add_ln32_fu_4381_p2 = ($signed(sext_ln703_81_fu_4371_p1) + $signed(trunc_ln703_fu_4367_p1));

assign add_ln35_fu_4345_p2 = (i_1_reg_1080 + 4'd1);

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((out_V_TREADY == 1'b0) & (icmp_ln35_reg_5764 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((ap_enable_reg_pp2_iter1 == 1'b1) & ((1'b1 == ap_block_state56_io) | ((out_V_TREADY == 1'b0) & (icmp_ln35_reg_5764 == 1'd0))));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((ap_enable_reg_pp2_iter1 == 1'b1) & ((1'b1 == ap_block_state56_io) | ((out_V_TREADY == 1'b0) & (icmp_ln35_reg_5764 == 1'd0))));
end

assign ap_block_state55_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state56_io = ((out_V_TREADY == 1'b0) & (icmp_ln35_reg_5764 == 1'd0));
end

always @ (*) begin
    ap_block_state56_pp2_stage0_iter1 = ((out_V_TREADY == 1'b0) & (icmp_ln35_reg_5764 == 1'd0));
end

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign empty_13_fu_1254_p2 = (zext_ln20_3_fu_1186_p1 + 9'd196);

assign empty_14_fu_1376_p2 = (zext_ln20_2_fu_1298_p1 + 10'd392);

assign empty_15_fu_1475_p2 = ($signed(zext_ln20_2_reg_4659) + $signed(10'd588));

assign empty_16_fu_1573_p2 = ($signed(zext_ln20_3_reg_4574) + $signed(9'd272));

assign empty_17_fu_1675_p2 = (zext_ln20_1_reg_4652 + 11'd980);

assign empty_18_fu_1774_p2 = ($signed(zext_ln20_1_reg_4652) + $signed(11'd1176));

assign empty_19_fu_1865_p2 = ($signed(zext_ln20_1_reg_4652) + $signed(11'd1372));

assign fc_layer1_bias_V_address0 = i_1_cast_fu_4357_p1;

assign i_1_cast_fu_4357_p1 = i_1_reg_1080;

assign i_cast_fu_1155_p1 = i_reg_947;

assign icmp_ln1494_fu_4387_p2 = (($signed(a_V_fu_4375_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln17_fu_1149_p2 = ((i_reg_947 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln20_fu_1166_p2 = ((j_reg_958 == 8'd196) ? 1'b1 : 1'b0);

assign icmp_ln35_fu_4351_p2 = ((i_1_reg_1080 == 4'd10) ? 1'b1 : 1'b0);

assign lhs_11_fu_1437_p3 = {{lhs_10_reg_1014}, {24'd0}};

assign lhs_13_fu_1508_p3 = {{lhs_12_reg_1003}, {24'd0}};

assign lhs_15_fu_1535_p3 = {{lhs_14_reg_992}, {24'd0}};

assign lhs_17_fu_1610_p3 = {{lhs_16_reg_981}, {24'd0}};

assign lhs_19_fu_1637_p3 = {{lhs_18_reg_970}, {24'd0}};

assign lhs_1_fu_1208_p3 = {{lhs_reg_1069}, {24'd0}};

assign lhs_20_fu_1710_p3 = {{tmp_reg_4597}, {24'd0}};

assign lhs_21_fu_1737_p3 = {{tmp_1_reg_4607}, {24'd0}};

assign lhs_22_fu_1802_p3 = {{tmp_2_reg_4673}, {24'd0}};

assign lhs_23_fu_1828_p3 = {{tmp_3_reg_4678}, {24'd0}};

assign lhs_24_fu_1897_p3 = {{tmp_4_reg_4753}, {24'd0}};

assign lhs_25_fu_1923_p3 = {{tmp_5_reg_4758}, {24'd0}};

assign lhs_26_fu_1972_p3 = {{tmp_6_reg_4862}, {24'd0}};

assign lhs_27_fu_1997_p3 = {{tmp_7_reg_4867}, {24'd0}};

assign lhs_28_fu_2046_p3 = {{tmp_8_reg_4971}, {24'd0}};

assign lhs_29_fu_2071_p3 = {{tmp_9_reg_4976}, {24'd0}};

assign lhs_30_fu_2123_p3 = {{tmp_s_reg_5084}, {24'd0}};

assign lhs_31_fu_2149_p3 = {{tmp_10_reg_5089}, {24'd0}};

assign lhs_32_fu_2194_p3 = {{tmp_11_reg_5193}, {24'd0}};

assign lhs_33_fu_2219_p3 = {{tmp_12_reg_5198}, {24'd0}};

assign lhs_34_fu_2269_p3 = {{tmp_13_reg_5302}, {24'd0}};

assign lhs_35_fu_2295_p3 = {{tmp_14_reg_5307}, {24'd0}};

assign lhs_36_fu_2344_p3 = {{tmp_15_reg_5361}, {24'd0}};

assign lhs_37_fu_2369_p3 = {{tmp_16_reg_5366}, {24'd0}};

assign lhs_38_fu_2418_p3 = {{tmp_17_reg_5371}, {24'd0}};

assign lhs_39_fu_2443_p3 = {{tmp_18_reg_5376}, {24'd0}};

assign lhs_3_fu_1236_p3 = {{lhs_2_reg_1058}, {24'd0}};

assign lhs_40_fu_2495_p3 = {{tmp_19_reg_5394}, {24'd0}};

assign lhs_41_fu_2521_p3 = {{tmp_20_reg_5399}, {24'd0}};

assign lhs_42_fu_2566_p3 = {{tmp_21_reg_5404}, {24'd0}};

assign lhs_43_fu_2591_p3 = {{tmp_22_reg_5409}, {24'd0}};

assign lhs_44_fu_2640_p3 = {{tmp_23_reg_5414}, {24'd0}};

assign lhs_45_fu_2665_p3 = {{tmp_24_reg_5419}, {24'd0}};

assign lhs_46_fu_2715_p3 = {{tmp_25_reg_5424}, {24'd0}};

assign lhs_47_fu_2741_p3 = {{tmp_26_reg_5429}, {24'd0}};

assign lhs_48_fu_2790_p3 = {{tmp_27_reg_5434}, {24'd0}};

assign lhs_49_fu_2815_p3 = {{tmp_28_reg_5439}, {24'd0}};

assign lhs_50_fu_2869_p3 = {{tmp_29_reg_5457}, {24'd0}};

assign lhs_51_fu_2895_p3 = {{tmp_30_reg_5462}, {24'd0}};

assign lhs_52_fu_2940_p3 = {{tmp_31_reg_5467}, {24'd0}};

assign lhs_53_fu_2965_p3 = {{tmp_32_reg_5472}, {24'd0}};

assign lhs_54_fu_3015_p3 = {{tmp_33_reg_5477}, {24'd0}};

assign lhs_55_fu_3040_p3 = {{tmp_34_reg_5482}, {24'd0}};

assign lhs_56_fu_3090_p3 = {{tmp_35_reg_5487}, {24'd0}};

assign lhs_57_fu_3115_p3 = {{tmp_36_reg_5492}, {24'd0}};

assign lhs_58_fu_3166_p3 = {{tmp_37_reg_5497}, {24'd0}};

assign lhs_59_fu_3192_p3 = {{tmp_38_reg_5502}, {24'd0}};

assign lhs_5_fu_1311_p3 = {{lhs_4_reg_1047}, {24'd0}};

assign lhs_60_fu_3245_p3 = {{tmp_39_reg_5520}, {24'd0}};

assign lhs_61_fu_3272_p3 = {{tmp_40_reg_5525}, {24'd0}};

assign lhs_62_fu_3317_p3 = {{tmp_41_reg_5530}, {24'd0}};

assign lhs_63_fu_3342_p3 = {{tmp_42_reg_5535}, {24'd0}};

assign lhs_64_fu_3391_p3 = {{tmp_43_reg_5540}, {24'd0}};

assign lhs_65_fu_3416_p3 = {{tmp_44_reg_5545}, {24'd0}};

assign lhs_66_fu_3465_p3 = {{tmp_45_reg_5550}, {24'd0}};

assign lhs_67_fu_3490_p3 = {{tmp_46_reg_5555}, {24'd0}};

assign lhs_68_fu_3539_p3 = {{tmp_47_reg_5560}, {24'd0}};

assign lhs_69_fu_3564_p3 = {{tmp_48_reg_5565}, {24'd0}};

assign lhs_70_fu_3616_p3 = {{tmp_49_reg_5583}, {24'd0}};

assign lhs_71_fu_3642_p3 = {{tmp_50_reg_5588}, {24'd0}};

assign lhs_72_fu_3688_p3 = {{tmp_51_reg_5593}, {24'd0}};

assign lhs_73_fu_3714_p3 = {{tmp_52_reg_5598}, {24'd0}};

assign lhs_74_fu_3763_p3 = {{tmp_53_reg_5603}, {24'd0}};

assign lhs_75_fu_3788_p3 = {{tmp_54_reg_5608}, {24'd0}};

assign lhs_76_fu_3837_p3 = {{tmp_55_reg_5613}, {24'd0}};

assign lhs_77_fu_3862_p3 = {{tmp_56_reg_5618}, {24'd0}};

assign lhs_78_fu_3911_p3 = {{tmp_57_reg_5623}, {24'd0}};

assign lhs_79_fu_3936_p3 = {{tmp_58_reg_5628}, {24'd0}};

assign lhs_7_fu_1338_p3 = {{lhs_6_reg_1036}, {24'd0}};

assign lhs_80_fu_3988_p3 = {{tmp_59_reg_5646}, {24'd0}};

assign lhs_81_fu_4024_p3 = {{tmp_60_reg_5651}, {24'd0}};

assign lhs_82_fu_4059_p3 = {{tmp_61_reg_5656}, {24'd0}};

assign lhs_83_fu_4094_p3 = {{tmp_62_reg_5661}, {24'd0}};

assign lhs_84_fu_4134_p3 = {{tmp_63_reg_5666}, {24'd0}};

assign lhs_85_fu_4170_p3 = {{tmp_64_reg_5671}, {24'd0}};

assign lhs_86_fu_4209_p3 = {{tmp_65_reg_5676}, {24'd0}};

assign lhs_87_fu_4244_p3 = {{tmp_66_reg_5681}, {24'd0}};

assign lhs_88_fu_4283_p3 = {{tmp_67_reg_5686}, {24'd0}};

assign lhs_89_fu_4318_p3 = {{tmp_68_reg_5691}, {24'd0}};

assign lhs_9_fu_1410_p3 = {{lhs_8_reg_1025}, {24'd0}};

assign out_V_TDATA = select_ln34_fu_4393_p3;

assign output_V_addr_2_reg_4426 = 64'd2;

assign output_V_addr_3_reg_4431 = 64'd3;

assign output_V_addr_4_reg_4446 = 64'd4;

assign output_V_addr_5_reg_4451 = 64'd5;

assign output_V_addr_6_reg_4466 = 64'd6;

assign output_V_addr_7_reg_4471 = 64'd7;

assign output_V_addr_8_reg_4486 = 64'd8;

assign output_V_addr_9_reg_4491 = 64'd9;

assign output_V_addr_reg_4406 = 64'd0;

assign p_cast45_fu_1260_p1 = empty_13_fu_1254_p2;

assign p_cast46_fu_1382_p1 = empty_14_fu_1376_p2;

assign p_cast47_fu_1480_p1 = empty_15_fu_1475_p2;

assign p_cast48_cast_cast_cast_fu_1582_p1 = $unsigned(p_cast48_cast_cast_fu_1578_p1);

assign p_cast48_cast_cast_fu_1578_p1 = $signed(empty_16_fu_1573_p2);

assign p_cast49_fu_1680_p1 = empty_17_fu_1675_p2;

assign p_cast50_fu_1779_p1 = empty_18_fu_1774_p2;

assign p_cast51_fu_1870_p1 = empty_19_fu_1865_p2;

assign r_V_105_fu_3312_p1 = sext_ln1116_28_reg_5570;

assign r_V_107_fu_3337_p1 = sext_ln1116_28_reg_5570;

assign r_V_111_fu_3411_p1 = sext_ln1116_28_reg_5570;

assign r_V_115_fu_3485_p1 = sext_ln1116_29_reg_5578;

assign r_V_119_fu_3559_p1 = sext_ln1116_28_reg_5570;

assign r_V_11_fu_1432_p1 = sext_ln1116_3_reg_4579;

assign r_V_125_fu_3683_p1 = sext_ln1116_33_reg_5633;

assign r_V_127_fu_3709_p1 = sext_ln1116_33_reg_5633;

assign r_V_131_fu_3783_p1 = sext_ln1116_33_reg_5633;

assign r_V_135_fu_3857_p1 = sext_ln1116_34_reg_5641;

assign r_V_139_fu_3931_p1 = sext_ln1116_33_reg_5633;

assign r_V_145_fu_4054_p1 = sext_ln1116_38_reg_5696;

assign r_V_147_fu_4089_p1 = sext_ln1116_38_reg_5696;

assign r_V_151_fu_4165_p1 = sext_ln1116_38_reg_5696;

assign r_V_155_fu_4239_p1 = sext_ln1116_39_reg_5704;

assign r_V_159_fu_4313_p1 = sext_ln1116_38_reg_5696;

assign r_V_15_fu_1530_p1 = sext_ln1116_4_reg_4587;

assign r_V_19_fu_1632_p1 = sext_ln1116_3_reg_4579;

assign r_V_25_fu_1797_p1 = sext_ln1116_8_reg_5071;

assign r_V_27_fu_1823_p1 = sext_ln1116_8_reg_5071;

assign r_V_31_fu_1918_p1 = sext_ln1116_8_reg_5071;

assign r_V_35_fu_1992_p1 = sext_ln1116_9_reg_5079;

assign r_V_39_fu_2066_p1 = sext_ln1116_8_reg_5071;

assign r_V_45_fu_2189_p1 = sext_ln1116_13_reg_5381;

assign r_V_47_fu_2214_p1 = sext_ln1116_13_reg_5381;

assign r_V_51_fu_2290_p1 = sext_ln1116_13_reg_5381;

assign r_V_55_fu_2364_p1 = sext_ln1116_14_reg_5389;

assign r_V_59_fu_2438_p1 = sext_ln1116_13_reg_5381;

assign r_V_5_fu_1306_p1 = sext_ln1116_3_reg_4579;

assign r_V_65_fu_2561_p1 = sext_ln1116_18_reg_5444;

assign r_V_67_fu_2586_p1 = sext_ln1116_18_reg_5444;

assign r_V_71_fu_2660_p1 = sext_ln1116_18_reg_5444;

assign r_V_75_fu_2736_p1 = sext_ln1116_19_reg_5452;

assign r_V_79_fu_2810_p1 = sext_ln1116_18_reg_5444;

assign r_V_7_fu_1333_p1 = sext_ln1116_3_reg_4579;

assign r_V_85_fu_2935_p1 = sext_ln1116_23_reg_5507;

assign r_V_87_fu_2960_p1 = sext_ln1116_23_reg_5507;

assign r_V_91_fu_3035_p1 = sext_ln1116_23_reg_5507;

assign r_V_95_fu_3110_p1 = sext_ln1116_24_reg_5515;

assign r_V_99_fu_3187_p1 = sext_ln1116_23_reg_5507;

assign ret_V_10_fu_1721_p2 = ($signed(lhs_20_fu_1710_p3) + $signed(sext_ln703_10_fu_1717_p1));

assign ret_V_11_fu_1748_p2 = ($signed(lhs_21_fu_1737_p3) + $signed(sext_ln703_11_fu_1744_p1));

assign ret_V_12_fu_1813_p2 = ($signed(lhs_22_fu_1802_p3) + $signed(sext_ln703_12_fu_1809_p1));

assign ret_V_13_fu_1839_p2 = ($signed(lhs_23_fu_1828_p3) + $signed(sext_ln703_13_fu_1835_p1));

assign ret_V_14_fu_1908_p2 = ($signed(lhs_24_fu_1897_p3) + $signed(sext_ln703_14_fu_1904_p1));

assign ret_V_15_fu_1934_p2 = ($signed(lhs_25_fu_1923_p3) + $signed(sext_ln703_15_fu_1930_p1));

assign ret_V_16_fu_1983_p2 = ($signed(lhs_26_fu_1972_p3) + $signed(sext_ln703_16_fu_1979_p1));

assign ret_V_17_fu_2008_p2 = ($signed(lhs_27_fu_1997_p3) + $signed(sext_ln703_17_fu_2004_p1));

assign ret_V_18_fu_2057_p2 = ($signed(lhs_28_fu_2046_p3) + $signed(sext_ln703_18_fu_2053_p1));

assign ret_V_19_fu_2082_p2 = ($signed(lhs_29_fu_2071_p3) + $signed(sext_ln703_19_fu_2078_p1));

assign ret_V_1_fu_1248_p2 = ($signed(lhs_3_fu_1236_p3) + $signed(sext_ln703_1_fu_1244_p1));

assign ret_V_20_fu_2134_p2 = ($signed(lhs_30_fu_2123_p3) + $signed(sext_ln703_20_fu_2130_p1));

assign ret_V_21_fu_2160_p2 = ($signed(lhs_31_fu_2149_p3) + $signed(sext_ln703_21_fu_2156_p1));

assign ret_V_22_fu_2205_p2 = ($signed(lhs_32_fu_2194_p3) + $signed(sext_ln703_22_fu_2201_p1));

assign ret_V_23_fu_2230_p2 = ($signed(lhs_33_fu_2219_p3) + $signed(sext_ln703_23_fu_2226_p1));

assign ret_V_24_fu_2280_p2 = ($signed(lhs_34_fu_2269_p3) + $signed(sext_ln703_24_fu_2276_p1));

assign ret_V_25_fu_2306_p2 = ($signed(lhs_35_fu_2295_p3) + $signed(sext_ln703_25_fu_2302_p1));

assign ret_V_26_fu_2355_p2 = ($signed(lhs_36_fu_2344_p3) + $signed(sext_ln703_26_fu_2351_p1));

assign ret_V_27_fu_2380_p2 = ($signed(lhs_37_fu_2369_p3) + $signed(sext_ln703_27_fu_2376_p1));

assign ret_V_28_fu_2429_p2 = ($signed(lhs_38_fu_2418_p3) + $signed(sext_ln703_28_fu_2425_p1));

assign ret_V_29_fu_2454_p2 = ($signed(lhs_39_fu_2443_p3) + $signed(sext_ln703_29_fu_2450_p1));

assign ret_V_2_fu_1323_p2 = ($signed(lhs_5_fu_1311_p3) + $signed(sext_ln703_2_fu_1319_p1));

assign ret_V_30_fu_2506_p2 = ($signed(lhs_40_fu_2495_p3) + $signed(sext_ln703_30_fu_2502_p1));

assign ret_V_31_fu_2532_p2 = ($signed(lhs_41_fu_2521_p3) + $signed(sext_ln703_31_fu_2528_p1));

assign ret_V_32_fu_2577_p2 = ($signed(lhs_42_fu_2566_p3) + $signed(sext_ln703_32_fu_2573_p1));

assign ret_V_33_fu_2602_p2 = ($signed(lhs_43_fu_2591_p3) + $signed(sext_ln703_33_fu_2598_p1));

assign ret_V_34_fu_2651_p2 = ($signed(lhs_44_fu_2640_p3) + $signed(sext_ln703_34_fu_2647_p1));

assign ret_V_35_fu_2676_p2 = ($signed(lhs_45_fu_2665_p3) + $signed(sext_ln703_35_fu_2672_p1));

assign ret_V_36_fu_2726_p2 = ($signed(lhs_46_fu_2715_p3) + $signed(sext_ln703_36_fu_2722_p1));

assign ret_V_37_fu_2752_p2 = ($signed(lhs_47_fu_2741_p3) + $signed(sext_ln703_37_fu_2748_p1));

assign ret_V_38_fu_2801_p2 = ($signed(lhs_48_fu_2790_p3) + $signed(sext_ln703_38_fu_2797_p1));

assign ret_V_39_fu_2826_p2 = ($signed(lhs_49_fu_2815_p3) + $signed(sext_ln703_39_fu_2822_p1));

assign ret_V_3_fu_1350_p2 = ($signed(lhs_7_fu_1338_p3) + $signed(sext_ln703_3_fu_1346_p1));

assign ret_V_40_fu_2880_p2 = ($signed(lhs_50_fu_2869_p3) + $signed(sext_ln703_40_fu_2876_p1));

assign ret_V_41_fu_2906_p2 = ($signed(lhs_51_fu_2895_p3) + $signed(sext_ln703_41_fu_2902_p1));

assign ret_V_42_fu_2951_p2 = ($signed(lhs_52_fu_2940_p3) + $signed(sext_ln703_42_fu_2947_p1));

assign ret_V_43_fu_2976_p2 = ($signed(lhs_53_fu_2965_p3) + $signed(sext_ln703_43_fu_2972_p1));

assign ret_V_44_fu_3026_p2 = ($signed(lhs_54_fu_3015_p3) + $signed(sext_ln703_44_fu_3022_p1));

assign ret_V_45_fu_3051_p2 = ($signed(lhs_55_fu_3040_p3) + $signed(sext_ln703_45_fu_3047_p1));

assign ret_V_46_fu_3101_p2 = ($signed(lhs_56_fu_3090_p3) + $signed(sext_ln703_46_fu_3097_p1));

assign ret_V_47_fu_3126_p2 = ($signed(lhs_57_fu_3115_p3) + $signed(sext_ln703_47_fu_3122_p1));

assign ret_V_48_fu_3177_p2 = ($signed(lhs_58_fu_3166_p3) + $signed(sext_ln703_48_fu_3173_p1));

assign ret_V_49_fu_3203_p2 = ($signed(lhs_59_fu_3192_p3) + $signed(sext_ln703_49_fu_3199_p1));

assign ret_V_4_fu_1422_p2 = ($signed(lhs_9_fu_1410_p3) + $signed(sext_ln703_4_fu_1418_p1));

assign ret_V_50_fu_3256_p2 = ($signed(lhs_60_fu_3245_p3) + $signed(sext_ln703_50_fu_3252_p1));

assign ret_V_51_fu_3283_p2 = ($signed(lhs_61_fu_3272_p3) + $signed(sext_ln703_51_fu_3279_p1));

assign ret_V_52_fu_3328_p2 = ($signed(lhs_62_fu_3317_p3) + $signed(sext_ln703_52_fu_3324_p1));

assign ret_V_53_fu_3353_p2 = ($signed(lhs_63_fu_3342_p3) + $signed(sext_ln703_53_fu_3349_p1));

assign ret_V_54_fu_3402_p2 = ($signed(lhs_64_fu_3391_p3) + $signed(sext_ln703_54_fu_3398_p1));

assign ret_V_55_fu_3427_p2 = ($signed(lhs_65_fu_3416_p3) + $signed(sext_ln703_55_fu_3423_p1));

assign ret_V_56_fu_3476_p2 = ($signed(lhs_66_fu_3465_p3) + $signed(sext_ln703_56_fu_3472_p1));

assign ret_V_57_fu_3501_p2 = ($signed(lhs_67_fu_3490_p3) + $signed(sext_ln703_57_fu_3497_p1));

assign ret_V_58_fu_3550_p2 = ($signed(lhs_68_fu_3539_p3) + $signed(sext_ln703_58_fu_3546_p1));

assign ret_V_59_fu_3575_p2 = ($signed(lhs_69_fu_3564_p3) + $signed(sext_ln703_59_fu_3571_p1));

assign ret_V_5_fu_1449_p2 = ($signed(lhs_11_fu_1437_p3) + $signed(sext_ln703_5_fu_1445_p1));

assign ret_V_60_fu_3627_p2 = ($signed(lhs_70_fu_3616_p3) + $signed(sext_ln703_60_fu_3623_p1));

assign ret_V_61_fu_3653_p2 = ($signed(lhs_71_fu_3642_p3) + $signed(sext_ln703_61_fu_3649_p1));

assign ret_V_62_fu_3699_p2 = ($signed(lhs_72_fu_3688_p3) + $signed(sext_ln703_62_fu_3695_p1));

assign ret_V_63_fu_3725_p2 = ($signed(lhs_73_fu_3714_p3) + $signed(sext_ln703_63_fu_3721_p1));

assign ret_V_64_fu_3774_p2 = ($signed(lhs_74_fu_3763_p3) + $signed(sext_ln703_64_fu_3770_p1));

assign ret_V_65_fu_3799_p2 = ($signed(lhs_75_fu_3788_p3) + $signed(sext_ln703_65_fu_3795_p1));

assign ret_V_66_fu_3848_p2 = ($signed(lhs_76_fu_3837_p3) + $signed(sext_ln703_66_fu_3844_p1));

assign ret_V_67_fu_3873_p2 = ($signed(lhs_77_fu_3862_p3) + $signed(sext_ln703_67_fu_3869_p1));

assign ret_V_68_fu_3922_p2 = ($signed(lhs_78_fu_3911_p3) + $signed(sext_ln703_68_fu_3918_p1));

assign ret_V_69_fu_3947_p2 = ($signed(lhs_79_fu_3936_p3) + $signed(sext_ln703_69_fu_3943_p1));

assign ret_V_6_fu_1520_p2 = ($signed(lhs_13_fu_1508_p3) + $signed(sext_ln703_6_fu_1516_p1));

assign ret_V_70_fu_3999_p2 = ($signed(lhs_80_fu_3988_p3) + $signed(sext_ln703_70_fu_3995_p1));

assign ret_V_71_fu_4035_p2 = ($signed(lhs_81_fu_4024_p3) + $signed(sext_ln703_71_fu_4031_p1));

assign ret_V_72_fu_4070_p2 = ($signed(lhs_82_fu_4059_p3) + $signed(sext_ln703_72_fu_4066_p1));

assign ret_V_73_fu_4105_p2 = ($signed(lhs_83_fu_4094_p3) + $signed(sext_ln703_73_fu_4101_p1));

assign ret_V_74_fu_4145_p2 = ($signed(lhs_84_fu_4134_p3) + $signed(sext_ln703_74_fu_4141_p1));

assign ret_V_75_fu_4181_p2 = ($signed(lhs_85_fu_4170_p3) + $signed(sext_ln703_75_fu_4177_p1));

assign ret_V_76_fu_4220_p2 = ($signed(lhs_86_fu_4209_p3) + $signed(sext_ln703_76_fu_4216_p1));

assign ret_V_77_fu_4255_p2 = ($signed(lhs_87_fu_4244_p3) + $signed(sext_ln703_77_fu_4251_p1));

assign ret_V_78_fu_4294_p2 = ($signed(lhs_88_fu_4283_p3) + $signed(sext_ln703_78_fu_4290_p1));

assign ret_V_79_fu_4329_p2 = ($signed(lhs_89_fu_4318_p3) + $signed(sext_ln703_79_fu_4325_p1));

assign ret_V_7_fu_1547_p2 = ($signed(lhs_15_fu_1535_p3) + $signed(sext_ln703_7_fu_1543_p1));

assign ret_V_8_fu_1622_p2 = ($signed(lhs_17_fu_1610_p3) + $signed(sext_ln703_8_fu_1618_p1));

assign ret_V_9_fu_1649_p2 = ($signed(lhs_19_fu_1637_p3) + $signed(sext_ln703_9_fu_1645_p1));

assign ret_V_fu_1220_p2 = ($signed(lhs_1_fu_1208_p3) + $signed(sext_ln703_fu_1216_p1));

assign select_ln34_fu_4393_p3 = ((icmp_ln1494_fu_4387_p2[0:0] == 1'b1) ? add_ln32_fu_4381_p2 : 31'd0);

assign sext_ln1116_13_fu_2108_p1 = read_V_2_reg_4763;

assign sext_ln1116_14_fu_2111_p1 = read_V_2_reg_4763;

assign sext_ln1116_18_fu_2480_p1 = read_V_3_reg_4872;

assign sext_ln1116_19_fu_2483_p1 = read_V_3_reg_4872;

assign sext_ln1116_23_fu_2852_p1 = reg_1091;

assign sext_ln1116_24_fu_2856_p1 = reg_1091;

assign sext_ln1116_28_fu_3229_p1 = read_V_5_reg_5094;

assign sext_ln1116_29_fu_3232_p1 = read_V_5_reg_5094;

assign sext_ln1116_33_fu_3601_p1 = read_V_6_reg_5203;

assign sext_ln1116_34_fu_3604_p1 = read_V_6_reg_5203;

assign sext_ln1116_38_fu_3973_p1 = read_V_7_reg_5312;

assign sext_ln1116_39_fu_3976_p1 = read_V_7_reg_5312;

assign sext_ln1116_3_fu_1190_p0 = in_V_TDATA;

assign sext_ln1116_3_fu_1190_p1 = sext_ln1116_3_fu_1190_p0;

assign sext_ln1116_4_fu_1194_p0 = in_V_TDATA;

assign sext_ln1116_4_fu_1194_p1 = sext_ln1116_4_fu_1194_p0;

assign sext_ln1116_8_fu_1694_p1 = read_V_1_reg_4664;

assign sext_ln1116_9_fu_1697_p1 = read_V_1_reg_4664;

assign sext_ln703_10_fu_1717_p1 = $signed(r_V_21_fu_1704_p2);

assign sext_ln703_11_fu_1744_p1 = $signed(r_V_23_fu_1731_p2);

assign sext_ln703_12_fu_1809_p1 = $signed(r_V_25_fu_1797_p2);

assign sext_ln703_13_fu_1835_p1 = $signed(r_V_27_fu_1823_p2);

assign sext_ln703_14_fu_1904_p1 = $signed(r_V_29_fu_1891_p2);

assign sext_ln703_15_fu_1930_p1 = $signed(r_V_31_fu_1918_p2);

assign sext_ln703_16_fu_1979_p1 = $signed(r_V_33_fu_1966_p2);

assign sext_ln703_17_fu_2004_p1 = $signed(r_V_35_fu_1992_p2);

assign sext_ln703_18_fu_2053_p1 = $signed(r_V_37_fu_2040_p2);

assign sext_ln703_19_fu_2078_p1 = $signed(r_V_39_fu_2066_p2);

assign sext_ln703_1_fu_1244_p1 = $signed(r_V_3_fu_1230_p2);

assign sext_ln703_20_fu_2130_p1 = $signed(r_V_41_fu_2117_p2);

assign sext_ln703_21_fu_2156_p1 = $signed(r_V_43_fu_2143_p2);

assign sext_ln703_22_fu_2201_p1 = $signed(r_V_45_fu_2189_p2);

assign sext_ln703_23_fu_2226_p1 = $signed(r_V_47_fu_2214_p2);

assign sext_ln703_24_fu_2276_p1 = $signed(r_V_49_fu_2263_p2);

assign sext_ln703_25_fu_2302_p1 = $signed(r_V_51_fu_2290_p2);

assign sext_ln703_26_fu_2351_p1 = $signed(r_V_53_fu_2338_p2);

assign sext_ln703_27_fu_2376_p1 = $signed(r_V_55_fu_2364_p2);

assign sext_ln703_28_fu_2425_p1 = $signed(r_V_57_fu_2412_p2);

assign sext_ln703_29_fu_2450_p1 = $signed(r_V_59_fu_2438_p2);

assign sext_ln703_2_fu_1319_p1 = $signed(r_V_5_fu_1306_p2);

assign sext_ln703_30_fu_2502_p1 = $signed(r_V_61_fu_2489_p2);

assign sext_ln703_31_fu_2528_p1 = $signed(r_V_63_fu_2515_p2);

assign sext_ln703_32_fu_2573_p1 = $signed(r_V_65_fu_2561_p2);

assign sext_ln703_33_fu_2598_p1 = $signed(r_V_67_fu_2586_p2);

assign sext_ln703_34_fu_2647_p1 = $signed(r_V_69_fu_2634_p2);

assign sext_ln703_35_fu_2672_p1 = $signed(r_V_71_fu_2660_p2);

assign sext_ln703_36_fu_2722_p1 = $signed(r_V_73_fu_2709_p2);

assign sext_ln703_37_fu_2748_p1 = $signed(r_V_75_fu_2736_p2);

assign sext_ln703_38_fu_2797_p1 = $signed(r_V_77_fu_2784_p2);

assign sext_ln703_39_fu_2822_p1 = $signed(r_V_79_fu_2810_p2);

assign sext_ln703_3_fu_1346_p1 = $signed(r_V_7_fu_1333_p2);

assign sext_ln703_40_fu_2876_p1 = $signed(r_V_81_fu_2863_p2);

assign sext_ln703_41_fu_2902_p1 = $signed(r_V_83_fu_2889_p2);

assign sext_ln703_42_fu_2947_p1 = $signed(r_V_85_fu_2935_p2);

assign sext_ln703_43_fu_2972_p1 = $signed(r_V_87_fu_2960_p2);

assign sext_ln703_44_fu_3022_p1 = $signed(r_V_89_fu_3009_p2);

assign sext_ln703_45_fu_3047_p1 = $signed(r_V_91_fu_3035_p2);

assign sext_ln703_46_fu_3097_p1 = $signed(r_V_93_fu_3084_p2);

assign sext_ln703_47_fu_3122_p1 = $signed(r_V_95_fu_3110_p2);

assign sext_ln703_48_fu_3173_p1 = $signed(r_V_97_fu_3160_p2);

assign sext_ln703_49_fu_3199_p1 = $signed(r_V_99_fu_3187_p2);

assign sext_ln703_4_fu_1418_p1 = $signed(r_V_9_fu_1404_p2);

assign sext_ln703_50_fu_3252_p1 = $signed(r_V_101_fu_3239_p2);

assign sext_ln703_51_fu_3279_p1 = $signed(r_V_103_fu_3266_p2);

assign sext_ln703_52_fu_3324_p1 = $signed(r_V_105_fu_3312_p2);

assign sext_ln703_53_fu_3349_p1 = $signed(r_V_107_fu_3337_p2);

assign sext_ln703_54_fu_3398_p1 = $signed(r_V_109_fu_3385_p2);

assign sext_ln703_55_fu_3423_p1 = $signed(r_V_111_fu_3411_p2);

assign sext_ln703_56_fu_3472_p1 = $signed(r_V_113_fu_3459_p2);

assign sext_ln703_57_fu_3497_p1 = $signed(r_V_115_fu_3485_p2);

assign sext_ln703_58_fu_3546_p1 = $signed(r_V_117_fu_3533_p2);

assign sext_ln703_59_fu_3571_p1 = $signed(r_V_119_fu_3559_p2);

assign sext_ln703_5_fu_1445_p1 = $signed(r_V_11_fu_1432_p2);

assign sext_ln703_60_fu_3623_p1 = $signed(r_V_121_fu_3610_p2);

assign sext_ln703_61_fu_3649_p1 = $signed(r_V_123_fu_3636_p2);

assign sext_ln703_62_fu_3695_p1 = $signed(r_V_125_fu_3683_p2);

assign sext_ln703_63_fu_3721_p1 = $signed(r_V_127_fu_3709_p2);

assign sext_ln703_64_fu_3770_p1 = $signed(r_V_129_fu_3757_p2);

assign sext_ln703_65_fu_3795_p1 = $signed(r_V_131_fu_3783_p2);

assign sext_ln703_66_fu_3844_p1 = $signed(r_V_133_fu_3831_p2);

assign sext_ln703_67_fu_3869_p1 = $signed(r_V_135_fu_3857_p2);

assign sext_ln703_68_fu_3918_p1 = $signed(r_V_137_fu_3905_p2);

assign sext_ln703_69_fu_3943_p1 = $signed(r_V_139_fu_3931_p2);

assign sext_ln703_6_fu_1516_p1 = $signed(r_V_13_fu_1502_p2);

assign sext_ln703_70_fu_3995_p1 = $signed(r_V_141_fu_3982_p2);

assign sext_ln703_71_fu_4031_p1 = $signed(r_V_143_fu_4018_p2);

assign sext_ln703_72_fu_4066_p1 = $signed(r_V_145_fu_4054_p2);

assign sext_ln703_73_fu_4101_p1 = $signed(r_V_147_fu_4089_p2);

assign sext_ln703_74_fu_4141_p1 = $signed(r_V_149_fu_4128_p2);

assign sext_ln703_75_fu_4177_p1 = $signed(r_V_151_fu_4165_p2);

assign sext_ln703_76_fu_4216_p1 = $signed(r_V_153_fu_4203_p2);

assign sext_ln703_77_fu_4251_p1 = $signed(r_V_155_fu_4239_p2);

assign sext_ln703_78_fu_4290_p1 = $signed(r_V_157_fu_4277_p2);

assign sext_ln703_79_fu_4325_p1 = $signed(r_V_159_fu_4313_p2);

assign sext_ln703_7_fu_1543_p1 = $signed(r_V_15_fu_1530_p2);

assign sext_ln703_80_fu_4363_p0 = fc_layer1_bias_V_q0;

assign sext_ln703_80_fu_4363_p1 = sext_ln703_80_fu_4363_p0;

assign sext_ln703_81_fu_4371_p0 = fc_layer1_bias_V_q0;

assign sext_ln703_81_fu_4371_p1 = sext_ln703_81_fu_4371_p0;

assign sext_ln703_8_fu_1618_p1 = $signed(r_V_17_fu_1604_p2);

assign sext_ln703_9_fu_1645_p1 = $signed(r_V_19_fu_1632_p2);

assign sext_ln703_fu_1216_p1 = $signed(r_V_1_fu_1202_p2);

assign trunc_ln703_fu_4367_p1 = output_V_q1[30:0];

assign zext_ln20_1_fu_1294_p1 = j_reg_958;

assign zext_ln20_2_fu_1298_p1 = j_reg_958;

assign zext_ln20_3_fu_1186_p1 = j_reg_958;

assign zext_ln20_fu_1172_p1 = j_reg_958;

always @ (posedge ap_clk) begin
    zext_ln20_3_reg_4574[8] <= 1'b0;
    zext_ln20_1_reg_4652[10:8] <= 3'b000;
    zext_ln20_2_reg_4659[9:8] <= 2'b00;
end

endmodule //fully1_cnn_fc_layer1
