{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634095625969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634095625970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 21:27:05 2021 " "Processing started: Tue Oct 12 21:27:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634095625970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1634095625970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1634095625970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1634095626637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1634095626637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "method_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file method_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 method_adder " "Found entity 1: method_adder" {  } { { "method_adder.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/method_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634095648774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634095648774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "method_substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file method_substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 method_substractor " "Found entity 1: method_substractor" {  } { { "method_substractor.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/method_substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634095648780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634095648780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "method_addersub.sv 1 1 " "Found 1 design units, including 1 entities, in source file method_addersub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 method_addersub " "Found entity 1: method_addersub" {  } { { "method_addersub.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/method_addersub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634095648786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634095648786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_tiempos.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_tiempos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tiempos " "Found entity 1: mux_tiempos" {  } { { "mux_tiempos.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/mux_tiempos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634095648790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634095648790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634095648794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634095648794 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slow_counter.sv(9) " "Verilog HDL information at slow_counter.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "slow_counter.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/slow_counter.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1634095648798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slow_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file slow_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slow_counter " "Found entity 1: slow_counter" {  } { { "slow_counter.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/slow_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634095648799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634095648799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmcompleta.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsmcompleta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSMCompleta " "Found entity 1: FSMCompleta" {  } { { "FSMCompleta.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/FSMCompleta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634095648804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634095648804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmcompleta_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsmcompleta_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSMCompleta_tb " "Found entity 1: FSMCompleta_tb" {  } { { "FSMCompleta_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/FSMCompleta_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634095648808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634095648808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_coins.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_coins.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_coins " "Found entity 1: Counter_coins" {  } { { "Counter_coins.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Counter_coins.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634095648812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634095648812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_coins.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_coins.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_coins " "Found entity 1: Comparator_coins" {  } { { "Comparator_coins.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Comparator_coins.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634095648818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634095648818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_compact.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_compact.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_compact " "Found entity 1: lab_compact" {  } { { "lab_compact.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634095648825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634095648825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634095648831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634095648831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_compac_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_compac_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_compac_tb " "Found entity 1: lab_compac_tb" {  } { { "lab_compac_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compac_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634095648835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634095648835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_compac_tb " "Elaborating entity \"lab_compac_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1634095648896 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk lab_compac_tb.sv(10) " "Verilog HDL warning at lab_compac_tb.sv(10): assignments to clk create a combinational loop" {  } { { "lab_compac_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compac_tb.sv" 10 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1634095648897 "|lab_compac_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_compact lab_compact:machine " "Elaborating entity \"lab_compact\" for hierarchy \"lab_compact:machine\"" {  } { { "lab_compac_tb.sv" "machine" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compac_tb.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634095648912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMCompleta lab_compact:machine\|FSMCompleta:machine " "Elaborating entity \"FSMCompleta\" for hierarchy \"lab_compact:machine\|FSMCompleta:machine\"" {  } { { "lab_compact.sv" "machine" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634095648935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_coins lab_compact:machine\|Counter_coins:contador " "Elaborating entity \"Counter_coins\" for hierarchy \"lab_compact:machine\|Counter_coins:contador\"" {  } { { "lab_compact.sv" "contador" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634095648938 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Counter_coins.sv(7) " "Verilog HDL assignment warning at Counter_coins.sv(7): truncated value with size 32 to match size of target (1)" {  } { { "Counter_coins.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Counter_coins.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1634095648939 "|lab_compact|Counter_coins:contador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Counter_coins.sv(8) " "Verilog HDL assignment warning at Counter_coins.sv(8): truncated value with size 32 to match size of target (1)" {  } { { "Counter_coins.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Counter_coins.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1634095648939 "|lab_compact|Counter_coins:contador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q Counter_coins.sv(4) " "Verilog HDL Always Construct warning at Counter_coins.sv(4): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "Counter_coins.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Counter_coins.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1634095648940 "|lab_compact|Counter_coins:contador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q Counter_coins.sv(7) " "Inferred latch for \"Q\" at Counter_coins.sv(7)" {  } { { "Counter_coins.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Counter_coins.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634095648940 "|lab_compact|Counter_coins:contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register lab_compact:machine\|Register:registro " "Elaborating entity \"Register\" for hierarchy \"lab_compact:machine\|Register:registro\"" {  } { { "lab_compact.sv" "registro" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634095648943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_coins lab_compact:machine\|Comparator_coins:comparador " "Elaborating entity \"Comparator_coins\" for hierarchy \"lab_compact:machine\|Comparator_coins:comparador\"" {  } { { "lab_compact.sv" "comparador" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634095648946 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vuelto Comparator_coins.sv(2) " "Output port \"vuelto\" at Comparator_coins.sv(2) has no driver" {  } { { "Comparator_coins.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Comparator_coins.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1634095648947 "|lab_compac_tb|lab_compact:machine|Comparator_coins:comparador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control lab_compact:machine\|control:preparacion " "Elaborating entity \"control\" for hierarchy \"lab_compact:machine\|control:preparacion\"" {  } { { "lab_compact.sv" "preparacion" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634095648949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tiempos lab_compact:machine\|control:preparacion\|mux_tiempos:mux_t " "Elaborating entity \"mux_tiempos\" for hierarchy \"lab_compact:machine\|control:preparacion\|mux_tiempos:mux_t\"" {  } { { "control.sv" "mux_t" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/control.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634095648952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slow_counter lab_compact:machine\|control:preparacion\|slow_counter:counter_segundos " "Elaborating entity \"slow_counter\" for hierarchy \"lab_compact:machine\|control:preparacion\|slow_counter:counter_segundos\"" {  } { { "control.sv" "counter_segundos" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/control.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634095648955 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 slow_counter.sv(12) " "Verilog HDL assignment warning at slow_counter.sv(12): truncated value with size 32 to match size of target (26)" {  } { { "slow_counter.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/slow_counter.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1634095648958 "|control|slow_counter:counter_segundos"}
{ "Warning" "WSGN_SEARCH_FILE" "fsm_preparadora.sv 1 1 " "Using design file fsm_preparadora.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Preparadora " "Found entity 1: FSM_Preparadora" {  } { { "fsm_preparadora.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/fsm_preparadora.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634095648986 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1634095648986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Preparadora lab_compact:machine\|control:preparacion\|FSM_Preparadora:preparadora " "Elaborating entity \"FSM_Preparadora\" for hierarchy \"lab_compact:machine\|control:preparacion\|FSM_Preparadora:preparadora\"" {  } { { "control.sv" "preparadora" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/control.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634095648987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fsm_preparadora.sv(12) " "Verilog HDL assignment warning at fsm_preparadora.sv(12): truncated value with size 3 to match size of target (2)" {  } { { "fsm_preparadora.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/fsm_preparadora.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1634095648989 "|control|FSM_Preparadora:preparadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fsm_preparadora.sv(19) " "Verilog HDL assignment warning at fsm_preparadora.sv(19): truncated value with size 3 to match size of target (2)" {  } { { "fsm_preparadora.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/fsm_preparadora.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1634095648989 "|control|FSM_Preparadora:preparadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fsm_preparadora.sv(20) " "Verilog HDL assignment warning at fsm_preparadora.sv(20): truncated value with size 3 to match size of target (2)" {  } { { "fsm_preparadora.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/fsm_preparadora.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1634095648989 "|control|FSM_Preparadora:preparadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fsm_preparadora.sv(21) " "Verilog HDL assignment warning at fsm_preparadora.sv(21): truncated value with size 3 to match size of target (2)" {  } { { "fsm_preparadora.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/fsm_preparadora.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1634095648989 "|control|FSM_Preparadora:preparadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fsm_preparadora.sv(22) " "Verilog HDL assignment warning at fsm_preparadora.sv(22): truncated value with size 3 to match size of target (2)" {  } { { "fsm_preparadora.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/fsm_preparadora.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1634095648989 "|control|FSM_Preparadora:preparadora"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "fsm_preparadora.sv(23) " "Verilog HDL Case Statement warning at fsm_preparadora.sv(23): case item expression never matches the case expression" {  } { { "fsm_preparadora.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/fsm_preparadora.sv" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1634095648989 "|control|FSM_Preparadora:preparadora"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "fsm_preparadora.sv(24) " "Verilog HDL Case Statement warning at fsm_preparadora.sv(24): case item expression never matches the case expression" {  } { { "fsm_preparadora.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/fsm_preparadora.sv" 24 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1634095648989 "|control|FSM_Preparadora:preparadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fsm_preparadora.sv(25) " "Verilog HDL assignment warning at fsm_preparadora.sv(25): truncated value with size 3 to match size of target (2)" {  } { { "fsm_preparadora.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/fsm_preparadora.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1634095648989 "|control|FSM_Preparadora:preparadora"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "lab_compac_tb.sv" "clk" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compac_tb.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1634095649016 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1634095649016 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1634095649087 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/output_files/FSM.map.smsg " "Generated suppressed messages file C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/output_files/FSM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1634095649159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634095649181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 21:27:29 2021 " "Processing ended: Tue Oct 12 21:27:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634095649181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634095649181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634095649181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1634095649181 ""}
