
D:\cortex\gateway\stm32f10x_spi.o:     file format elf32-littlearm
D:\cortex\gateway\stm32f10x_spi.o

Disassembly of section .text.SPI_StructInit:

00000000 <SPI_StructInit>:
SPI_StructInit():
   0:	f04f 0300 	mov.w	r3, #0	; 0x0
   4:	8003      	strh	r3, [r0, #0]
   6:	8043      	strh	r3, [r0, #2]
   8:	8083      	strh	r3, [r0, #4]
   a:	80c3      	strh	r3, [r0, #6]
   c:	8103      	strh	r3, [r0, #8]
   e:	8143      	strh	r3, [r0, #10]
  10:	8183      	strh	r3, [r0, #12]
  12:	81c3      	strh	r3, [r0, #14]
  14:	f04f 0307 	mov.w	r3, #7	; 0x7
  18:	8203      	strh	r3, [r0, #16]
  1a:	4770      	bx	lr
Disassembly of section .text.I2S_StructInit:

00000000 <I2S_StructInit>:
I2S_StructInit():
   0:	f04f 0300 	mov.w	r3, #0	; 0x0
   4:	8003      	strh	r3, [r0, #0]
   6:	8043      	strh	r3, [r0, #2]
   8:	8083      	strh	r3, [r0, #4]
   a:	80c3      	strh	r3, [r0, #6]
   c:	f04f 0202 	mov.w	r2, #2	; 0x2
  10:	8102      	strh	r2, [r0, #8]
  12:	8143      	strh	r3, [r0, #10]
  14:	4770      	bx	lr
  16:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.SPI_I2S_ClearITPendingBit:

00000000 <SPI_I2S_ClearITPendingBit>:
SPI_I2S_ClearITPendingBit():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f243 0200 	movw	r2, #12288	; 0x3000
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f643 0300 	movw	r3, #14336	; 0x3800
  12:	f2c4 0300 	movt	r3, #16384	; 0x4000
  16:	4298      	cmp	r0, r3
  18:	bf14      	ite	ne
  1a:	2300      	movne	r3, #0
  1c:	2301      	moveq	r3, #1
  1e:	4290      	cmp	r0, r2
  20:	bf08      	it	eq
  22:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  26:	b113      	cbz	r3, 2e <SPI_I2S_ClearITPendingBit+0x2e>
  28:	f04f 0001 	mov.w	r0, #1	; 0x1
  2c:	e007      	b.n	3e <SPI_I2S_ClearITPendingBit+0x3e>
  2e:	f643 4300 	movw	r3, #15360	; 0x3c00
  32:	f2c4 0300 	movt	r3, #16384	; 0x4000
  36:	4298      	cmp	r0, r3
  38:	bf14      	ite	ne
  3a:	2000      	movne	r0, #0
  3c:	2001      	moveq	r0, #1
  3e:	f7ff fffe 	bl	0 <assert_param>
  42:	2d54      	cmp	r5, #84
  44:	bf14      	ite	ne
  46:	2000      	movne	r0, #0
  48:	2001      	moveq	r0, #1
  4a:	f7ff fffe 	bl	0 <assert_param>
  4e:	f005 020f 	and.w	r2, r5, #15	; 0xf
  52:	f04f 0301 	mov.w	r3, #1	; 0x1
  56:	fa03 f302 	lsl.w	r3, r3, r2
  5a:	ea6f 0303 	mvn.w	r3, r3
  5e:	b29b      	uxth	r3, r3
  60:	8123      	strh	r3, [r4, #8]
  62:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.SPI_I2S_GetITStatus:

00000000 <SPI_I2S_GetITStatus>:
SPI_I2S_GetITStatus():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4605      	mov	r5, r0
   4:	460c      	mov	r4, r1
   6:	f243 0200 	movw	r2, #12288	; 0x3000
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f643 0300 	movw	r3, #14336	; 0x3800
  12:	f2c4 0300 	movt	r3, #16384	; 0x4000
  16:	4298      	cmp	r0, r3
  18:	bf14      	ite	ne
  1a:	2300      	movne	r3, #0
  1c:	2301      	moveq	r3, #1
  1e:	4290      	cmp	r0, r2
  20:	bf08      	it	eq
  22:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  26:	b113      	cbz	r3, 2e <SPI_I2S_GetITStatus+0x2e>
  28:	f04f 0001 	mov.w	r0, #1	; 0x1
  2c:	e007      	b.n	3e <SPI_I2S_GetITStatus+0x3e>
  2e:	f643 4300 	movw	r3, #15360	; 0x3c00
  32:	f2c4 0300 	movt	r3, #16384	; 0x4000
  36:	4298      	cmp	r0, r3
  38:	bf14      	ite	ne
  3a:	2000      	movne	r0, #0
  3c:	2001      	moveq	r0, #1
  3e:	f7ff fffe 	bl	0 <assert_param>
  42:	2c71      	cmp	r4, #113
  44:	bf14      	ite	ne
  46:	2300      	movne	r3, #0
  48:	2301      	moveq	r3, #1
  4a:	2c60      	cmp	r4, #96
  4c:	bf08      	it	eq
  4e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  52:	b993      	cbnz	r3, 7a <SPI_I2S_GetITStatus+0x7a>
  54:	2c54      	cmp	r4, #84
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	2c53      	cmp	r4, #83
  5e:	bf08      	it	eq
  60:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  64:	b94b      	cbnz	r3, 7a <SPI_I2S_GetITStatus+0x7a>
  66:	2c56      	cmp	r4, #86
  68:	bf14      	ite	ne
  6a:	2300      	movne	r3, #0
  6c:	2301      	moveq	r3, #1
  6e:	2c55      	cmp	r4, #85
  70:	bf14      	ite	ne
  72:	4618      	movne	r0, r3
  74:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  78:	e001      	b.n	7e <SPI_I2S_GetITStatus+0x7e>
  7a:	f04f 0001 	mov.w	r0, #1	; 0x1
  7e:	f7ff fffe 	bl	0 <assert_param>
  82:	88ab      	ldrh	r3, [r5, #4]
  84:	b298      	uxth	r0, r3
  86:	892a      	ldrh	r2, [r5, #8]
  88:	b292      	uxth	r2, r2
  8a:	f004 010f 	and.w	r1, r4, #15	; 0xf
  8e:	f04f 0301 	mov.w	r3, #1	; 0x1
  92:	fa03 f301 	lsl.w	r3, r3, r1
  96:	421a      	tst	r2, r3
  98:	bf08      	it	eq
  9a:	2000      	moveq	r0, #0
  9c:	d009      	beq.n	b2 <assert_param+0xb2>
  9e:	ea4f 1214 	mov.w	r2, r4, lsr #4
  a2:	f04f 0301 	mov.w	r3, #1	; 0x1
  a6:	fa03 f302 	lsl.w	r3, r3, r2
  aa:	4218      	tst	r0, r3
  ac:	bf0c      	ite	eq
  ae:	2000      	moveq	r0, #0
  b0:	2001      	movne	r0, #1
  b2:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.SPI_I2S_ClearFlag:

00000000 <SPI_I2S_ClearFlag>:
SPI_I2S_ClearFlag():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f243 0200 	movw	r2, #12288	; 0x3000
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f643 0300 	movw	r3, #14336	; 0x3800
  12:	f2c4 0300 	movt	r3, #16384	; 0x4000
  16:	4298      	cmp	r0, r3
  18:	bf14      	ite	ne
  1a:	2300      	movne	r3, #0
  1c:	2301      	moveq	r3, #1
  1e:	4290      	cmp	r0, r2
  20:	bf08      	it	eq
  22:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  26:	b113      	cbz	r3, 2e <SPI_I2S_ClearFlag+0x2e>
  28:	f04f 0001 	mov.w	r0, #1	; 0x1
  2c:	e007      	b.n	3e <SPI_I2S_ClearFlag+0x3e>
  2e:	f643 4300 	movw	r3, #15360	; 0x3c00
  32:	f2c4 0300 	movt	r3, #16384	; 0x4000
  36:	4298      	cmp	r0, r3
  38:	bf14      	ite	ne
  3a:	2000      	movne	r0, #0
  3c:	2001      	moveq	r0, #1
  3e:	f7ff fffe 	bl	0 <assert_param>
  42:	2d10      	cmp	r5, #16
  44:	bf14      	ite	ne
  46:	2000      	movne	r0, #0
  48:	2001      	moveq	r0, #1
  4a:	f7ff fffe 	bl	0 <assert_param>
  4e:	ea6f 0305 	mvn.w	r3, r5
  52:	b29b      	uxth	r3, r3
  54:	8123      	strh	r3, [r4, #8]
  56:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.SPI_I2S_GetFlagStatus:

00000000 <SPI_I2S_GetFlagStatus>:
SPI_I2S_GetFlagStatus():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4605      	mov	r5, r0
   4:	460c      	mov	r4, r1
   6:	f243 0200 	movw	r2, #12288	; 0x3000
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f643 0300 	movw	r3, #14336	; 0x3800
  12:	f2c4 0300 	movt	r3, #16384	; 0x4000
  16:	4298      	cmp	r0, r3
  18:	bf14      	ite	ne
  1a:	2300      	movne	r3, #0
  1c:	2301      	moveq	r3, #1
  1e:	4290      	cmp	r0, r2
  20:	bf08      	it	eq
  22:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  26:	b113      	cbz	r3, 2e <SPI_I2S_GetFlagStatus+0x2e>
  28:	f04f 0001 	mov.w	r0, #1	; 0x1
  2c:	e007      	b.n	3e <SPI_I2S_GetFlagStatus+0x3e>
  2e:	f643 4300 	movw	r3, #15360	; 0x3c00
  32:	f2c4 0300 	movt	r3, #16384	; 0x4000
  36:	4298      	cmp	r0, r3
  38:	bf14      	ite	ne
  3a:	2000      	movne	r0, #0
  3c:	2001      	moveq	r0, #1
  3e:	f7ff fffe 	bl	0 <assert_param>
  42:	2c40      	cmp	r4, #64
  44:	bf14      	ite	ne
  46:	2300      	movne	r3, #0
  48:	2301      	moveq	r3, #1
  4a:	2c80      	cmp	r4, #128
  4c:	bf08      	it	eq
  4e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  52:	b9db      	cbnz	r3, 8c <SPI_I2S_GetFlagStatus+0x8c>
  54:	2c10      	cmp	r4, #16
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	2c20      	cmp	r4, #32
  5e:	bf08      	it	eq
  60:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  64:	b993      	cbnz	r3, 8c <SPI_I2S_GetFlagStatus+0x8c>
  66:	2c04      	cmp	r4, #4
  68:	bf14      	ite	ne
  6a:	2300      	movne	r3, #0
  6c:	2301      	moveq	r3, #1
  6e:	2c08      	cmp	r4, #8
  70:	bf08      	it	eq
  72:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  76:	b94b      	cbnz	r3, 8c <SPI_I2S_GetFlagStatus+0x8c>
  78:	2c01      	cmp	r4, #1
  7a:	bf14      	ite	ne
  7c:	2300      	movne	r3, #0
  7e:	2301      	moveq	r3, #1
  80:	2c02      	cmp	r4, #2
  82:	bf14      	ite	ne
  84:	4618      	movne	r0, r3
  86:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  8a:	e001      	b.n	90 <SPI_I2S_GetFlagStatus+0x90>
  8c:	f04f 0001 	mov.w	r0, #1	; 0x1
  90:	f7ff fffe 	bl	0 <assert_param>
  94:	892b      	ldrh	r3, [r5, #8]
  96:	421c      	tst	r4, r3
  98:	bf0c      	ite	eq
  9a:	2000      	moveq	r0, #0
  9c:	2001      	movne	r0, #1
  9e:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.SPI_BiDirectionalLineConfig:

00000000 <SPI_BiDirectionalLineConfig>:
SPI_BiDirectionalLineConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f243 0200 	movw	r2, #12288	; 0x3000
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f643 0300 	movw	r3, #14336	; 0x3800
  12:	f2c4 0300 	movt	r3, #16384	; 0x4000
  16:	4298      	cmp	r0, r3
  18:	bf14      	ite	ne
  1a:	2300      	movne	r3, #0
  1c:	2301      	moveq	r3, #1
  1e:	4290      	cmp	r0, r2
  20:	bf08      	it	eq
  22:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  26:	b113      	cbz	r3, 2e <SPI_BiDirectionalLineConfig+0x2e>
  28:	f04f 0001 	mov.w	r0, #1	; 0x1
  2c:	e007      	b.n	3e <SPI_BiDirectionalLineConfig+0x3e>
  2e:	f643 4300 	movw	r3, #15360	; 0x3c00
  32:	f2c4 0300 	movt	r3, #16384	; 0x4000
  36:	4298      	cmp	r0, r3
  38:	bf14      	ite	ne
  3a:	2000      	movne	r0, #0
  3c:	2001      	moveq	r0, #1
  3e:	f7ff fffe 	bl	0 <assert_param>
  42:	f5b5 4f80 	cmp.w	r5, #16384	; 0x4000
  46:	bf14      	ite	ne
  48:	2300      	movne	r3, #0
  4a:	2301      	moveq	r3, #1
  4c:	f64b 70ff 	movw	r0, #49151	; 0xbfff
  50:	4285      	cmp	r5, r0
  52:	bf14      	ite	ne
  54:	4618      	movne	r0, r3
  56:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  5a:	f7ff fffe 	bl	0 <assert_param>
  5e:	f5b5 4f80 	cmp.w	r5, #16384	; 0x4000
  62:	bf01      	itttt	eq
  64:	8823      	ldrheq	r3, [r4, #0]
  66:	b29b      	uxtheq	r3, r3
  68:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  6c:	8023      	strheq	r3, [r4, #0]
  6e:	bf1f      	itttt	ne
  70:	8823      	ldrhne	r3, [r4, #0]
  72:	f423 4380 	bicne.w	r3, r3, #16384	; 0x4000
  76:	041b      	lslne	r3, r3, #16
  78:	0c1b      	lsrne	r3, r3, #16
  7a:	bf18      	it	ne
  7c:	8023      	strhne	r3, [r4, #0]
  7e:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.SPI_GetCRCPolynomial:

00000000 <SPI_GetCRCPolynomial>:
SPI_GetCRCPolynomial():
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f243 0200 	movw	r2, #12288	; 0x3000
   8:	f2c4 0201 	movt	r2, #16385	; 0x4001
   c:	f643 0300 	movw	r3, #14336	; 0x3800
  10:	f2c4 0300 	movt	r3, #16384	; 0x4000
  14:	4298      	cmp	r0, r3
  16:	bf14      	ite	ne
  18:	2300      	movne	r3, #0
  1a:	2301      	moveq	r3, #1
  1c:	4290      	cmp	r0, r2
  1e:	bf08      	it	eq
  20:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  24:	b113      	cbz	r3, 2c <SPI_GetCRCPolynomial+0x2c>
  26:	f04f 0001 	mov.w	r0, #1	; 0x1
  2a:	e007      	b.n	3c <SPI_GetCRCPolynomial+0x3c>
  2c:	f643 4300 	movw	r3, #15360	; 0x3c00
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	4298      	cmp	r0, r3
  36:	bf14      	ite	ne
  38:	2000      	movne	r0, #0
  3a:	2001      	moveq	r0, #1
  3c:	f7ff fffe 	bl	0 <assert_param>
  40:	8a20      	ldrh	r0, [r4, #16]
  42:	b280      	uxth	r0, r0
  44:	bd10      	pop	{r4, pc}
  46:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.SPI_GetCRC:

00000000 <SPI_GetCRC>:
SPI_GetCRC():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f243 0200 	movw	r2, #12288	; 0x3000
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f643 0300 	movw	r3, #14336	; 0x3800
  12:	f2c4 0300 	movt	r3, #16384	; 0x4000
  16:	4298      	cmp	r0, r3
  18:	bf14      	ite	ne
  1a:	2300      	movne	r3, #0
  1c:	2301      	moveq	r3, #1
  1e:	4290      	cmp	r0, r2
  20:	bf08      	it	eq
  22:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  26:	b113      	cbz	r3, 2e <SPI_GetCRC+0x2e>
  28:	f04f 0001 	mov.w	r0, #1	; 0x1
  2c:	e007      	b.n	3e <SPI_GetCRC+0x3e>
  2e:	f643 4300 	movw	r3, #15360	; 0x3c00
  32:	f2c4 0300 	movt	r3, #16384	; 0x4000
  36:	4298      	cmp	r0, r3
  38:	bf14      	ite	ne
  3a:	2000      	movne	r0, #0
  3c:	2001      	moveq	r0, #1
  3e:	f7ff fffe 	bl	0 <assert_param>
  42:	2d01      	cmp	r5, #1
  44:	bf8c      	ite	hi
  46:	2000      	movhi	r0, #0
  48:	2001      	movls	r0, #1
  4a:	f7ff fffe 	bl	0 <assert_param>
  4e:	2d01      	cmp	r5, #1
  50:	bf19      	ittee	ne
  52:	8b23      	ldrhne	r3, [r4, #24]
  54:	b298      	uxthne	r0, r3
  56:	8aa3      	ldrheq	r3, [r4, #20]
  58:	b298      	uxtheq	r0, r3
  5a:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.SPI_CalculateCRC:

00000000 <SPI_CalculateCRC>:
SPI_CalculateCRC():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f243 0200 	movw	r2, #12288	; 0x3000
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f643 0300 	movw	r3, #14336	; 0x3800
  12:	f2c4 0300 	movt	r3, #16384	; 0x4000
  16:	4298      	cmp	r0, r3
  18:	bf14      	ite	ne
  1a:	2300      	movne	r3, #0
  1c:	2301      	moveq	r3, #1
  1e:	4290      	cmp	r0, r2
  20:	bf08      	it	eq
  22:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  26:	b113      	cbz	r3, 2e <SPI_CalculateCRC+0x2e>
  28:	f04f 0001 	mov.w	r0, #1	; 0x1
  2c:	e007      	b.n	3e <SPI_CalculateCRC+0x3e>
  2e:	f643 4300 	movw	r3, #15360	; 0x3c00
  32:	f2c4 0300 	movt	r3, #16384	; 0x4000
  36:	4298      	cmp	r0, r3
  38:	bf14      	ite	ne
  3a:	2000      	movne	r0, #0
  3c:	2001      	moveq	r0, #1
  3e:	f7ff fffe 	bl	0 <assert_param>
  42:	2d01      	cmp	r5, #1
  44:	bf8c      	ite	hi
  46:	2000      	movhi	r0, #0
  48:	2001      	movls	r0, #1
  4a:	f7ff fffe 	bl	0 <assert_param>
  4e:	b12d      	cbz	r5, 5c <assert_param+0x5c>
  50:	8823      	ldrh	r3, [r4, #0]
  52:	b29b      	uxth	r3, r3
  54:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  58:	8023      	strh	r3, [r4, #0]
  5a:	e007      	b.n	6c <assert_param+0x6c>
  5c:	8823      	ldrh	r3, [r4, #0]
  5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  62:	ea4f 4303 	mov.w	r3, r3, lsl #16
  66:	ea4f 4313 	mov.w	r3, r3, lsr #16
  6a:	8023      	strh	r3, [r4, #0]
  6c:	bd70      	pop	{r4, r5, r6, pc}
  6e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.SPI_TransmitCRC:

00000000 <SPI_TransmitCRC>:
SPI_TransmitCRC():
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f243 0200 	movw	r2, #12288	; 0x3000
   8:	f2c4 0201 	movt	r2, #16385	; 0x4001
   c:	f643 0300 	movw	r3, #14336	; 0x3800
  10:	f2c4 0300 	movt	r3, #16384	; 0x4000
  14:	4298      	cmp	r0, r3
  16:	bf14      	ite	ne
  18:	2300      	movne	r3, #0
  1a:	2301      	moveq	r3, #1
  1c:	4290      	cmp	r0, r2
  1e:	bf08      	it	eq
  20:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  24:	b113      	cbz	r3, 2c <SPI_TransmitCRC+0x2c>
  26:	f04f 0001 	mov.w	r0, #1	; 0x1
  2a:	e007      	b.n	3c <SPI_TransmitCRC+0x3c>
  2c:	f643 4300 	movw	r3, #15360	; 0x3c00
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	4298      	cmp	r0, r3
  36:	bf14      	ite	ne
  38:	2000      	movne	r0, #0
  3a:	2001      	moveq	r0, #1
  3c:	f7ff fffe 	bl	0 <assert_param>
  40:	8823      	ldrh	r3, [r4, #0]
  42:	b29b      	uxth	r3, r3
  44:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  48:	8023      	strh	r3, [r4, #0]
  4a:	bd10      	pop	{r4, pc}
Disassembly of section .text.SPI_DataSizeConfig:

00000000 <SPI_DataSizeConfig>:
SPI_DataSizeConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f243 0200 	movw	r2, #12288	; 0x3000
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f643 0300 	movw	r3, #14336	; 0x3800
  12:	f2c4 0300 	movt	r3, #16384	; 0x4000
  16:	4298      	cmp	r0, r3
  18:	bf14      	ite	ne
  1a:	2300      	movne	r3, #0
  1c:	2301      	moveq	r3, #1
  1e:	4290      	cmp	r0, r2
  20:	bf08      	it	eq
  22:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  26:	b113      	cbz	r3, 2e <SPI_DataSizeConfig+0x2e>
  28:	f04f 0001 	mov.w	r0, #1	; 0x1
  2c:	e007      	b.n	3e <SPI_DataSizeConfig+0x3e>
  2e:	f643 4300 	movw	r3, #15360	; 0x3c00
  32:	f2c4 0300 	movt	r3, #16384	; 0x4000
  36:	4298      	cmp	r0, r3
  38:	bf14      	ite	ne
  3a:	2000      	movne	r0, #0
  3c:	2001      	moveq	r0, #1
  3e:	f7ff fffe 	bl	0 <assert_param>
  42:	f1d5 0001 	rsbs	r0, r5, #1	; 0x1
  46:	bf38      	it	cc
  48:	2000      	movcc	r0, #0
  4a:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
  4e:	bf08      	it	eq
  50:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  54:	f7ff fffe 	bl	0 <assert_param>
  58:	8823      	ldrh	r3, [r4, #0]
  5a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  5e:	ea4f 4303 	mov.w	r3, r3, lsl #16
  62:	ea4f 4313 	mov.w	r3, r3, lsr #16
  66:	8023      	strh	r3, [r4, #0]
  68:	8823      	ldrh	r3, [r4, #0]
  6a:	b29b      	uxth	r3, r3
  6c:	ea45 0303 	orr.w	r3, r5, r3
  70:	8023      	strh	r3, [r4, #0]
  72:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.SPI_SSOutputCmd:

00000000 <SPI_SSOutputCmd>:
SPI_SSOutputCmd():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f243 0200 	movw	r2, #12288	; 0x3000
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f643 0300 	movw	r3, #14336	; 0x3800
  12:	f2c4 0300 	movt	r3, #16384	; 0x4000
  16:	4298      	cmp	r0, r3
  18:	bf14      	ite	ne
  1a:	2300      	movne	r3, #0
  1c:	2301      	moveq	r3, #1
  1e:	4290      	cmp	r0, r2
  20:	bf08      	it	eq
  22:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  26:	b113      	cbz	r3, 2e <SPI_SSOutputCmd+0x2e>
  28:	f04f 0001 	mov.w	r0, #1	; 0x1
  2c:	e007      	b.n	3e <SPI_SSOutputCmd+0x3e>
  2e:	f643 4300 	movw	r3, #15360	; 0x3c00
  32:	f2c4 0300 	movt	r3, #16384	; 0x4000
  36:	4298      	cmp	r0, r3
  38:	bf14      	ite	ne
  3a:	2000      	movne	r0, #0
  3c:	2001      	moveq	r0, #1
  3e:	f7ff fffe 	bl	0 <assert_param>
  42:	2d01      	cmp	r5, #1
  44:	bf8c      	ite	hi
  46:	2000      	movhi	r0, #0
  48:	2001      	movls	r0, #1
  4a:	f7ff fffe 	bl	0 <assert_param>
  4e:	b12d      	cbz	r5, 5c <assert_param+0x5c>
  50:	88a3      	ldrh	r3, [r4, #4]
  52:	b29b      	uxth	r3, r3
  54:	f043 0304 	orr.w	r3, r3, #4	; 0x4
  58:	80a3      	strh	r3, [r4, #4]
  5a:	e007      	b.n	6c <assert_param+0x6c>
  5c:	88a3      	ldrh	r3, [r4, #4]
  5e:	f023 0304 	bic.w	r3, r3, #4	; 0x4
  62:	ea4f 4303 	mov.w	r3, r3, lsl #16
  66:	ea4f 4313 	mov.w	r3, r3, lsr #16
  6a:	80a3      	strh	r3, [r4, #4]
  6c:	bd70      	pop	{r4, r5, r6, pc}
  6e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.SPI_NSSInternalSoftwareConfig:

00000000 <SPI_NSSInternalSoftwareConfig>:
SPI_NSSInternalSoftwareConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4605      	mov	r5, r0
   4:	460e      	mov	r6, r1
   6:	f243 0200 	movw	r2, #12288	; 0x3000
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f643 0300 	movw	r3, #14336	; 0x3800
  12:	f2c4 0300 	movt	r3, #16384	; 0x4000
  16:	4298      	cmp	r0, r3
  18:	bf14      	ite	ne
  1a:	2300      	movne	r3, #0
  1c:	2301      	moveq	r3, #1
  1e:	4290      	cmp	r0, r2
  20:	bf08      	it	eq
  22:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  26:	b113      	cbz	r3, 2e <SPI_NSSInternalSoftwareConfig+0x2e>
  28:	f04f 0001 	mov.w	r0, #1	; 0x1
  2c:	e007      	b.n	3e <SPI_NSSInternalSoftwareConfig+0x3e>
  2e:	f643 4300 	movw	r3, #15360	; 0x3c00
  32:	f2c4 0300 	movt	r3, #16384	; 0x4000
  36:	4298      	cmp	r0, r3
  38:	bf14      	ite	ne
  3a:	2000      	movne	r0, #0
  3c:	2001      	moveq	r0, #1
  3e:	f7ff fffe 	bl	0 <assert_param>
  42:	f64f 64ff 	movw	r4, #65279	; 0xfeff
  46:	42a6      	cmp	r6, r4
  48:	bf14      	ite	ne
  4a:	2000      	movne	r0, #0
  4c:	2001      	moveq	r0, #1
  4e:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
  52:	bf08      	it	eq
  54:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  58:	f7ff fffe 	bl	0 <assert_param>
  5c:	42a6      	cmp	r6, r4
  5e:	bf1f      	itttt	ne
  60:	882b      	ldrhne	r3, [r5, #0]
  62:	b29b      	uxthne	r3, r3
  64:	f443 7380 	orrne.w	r3, r3, #256	; 0x100
  68:	802b      	strhne	r3, [r5, #0]
  6a:	bf01      	itttt	eq
  6c:	882b      	ldrheq	r3, [r5, #0]
  6e:	f423 7380 	biceq.w	r3, r3, #256	; 0x100
  72:	041b      	lsleq	r3, r3, #16
  74:	0c1b      	lsreq	r3, r3, #16
  76:	bf08      	it	eq
  78:	802b      	strheq	r3, [r5, #0]
  7a:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.SPI_I2S_ReceiveData:

00000000 <SPI_I2S_ReceiveData>:
SPI_I2S_ReceiveData():
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f243 0200 	movw	r2, #12288	; 0x3000
   8:	f2c4 0201 	movt	r2, #16385	; 0x4001
   c:	f643 0300 	movw	r3, #14336	; 0x3800
  10:	f2c4 0300 	movt	r3, #16384	; 0x4000
  14:	4298      	cmp	r0, r3
  16:	bf14      	ite	ne
  18:	2300      	movne	r3, #0
  1a:	2301      	moveq	r3, #1
  1c:	4290      	cmp	r0, r2
  1e:	bf08      	it	eq
  20:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  24:	b113      	cbz	r3, 2c <SPI_I2S_ReceiveData+0x2c>
  26:	f04f 0001 	mov.w	r0, #1	; 0x1
  2a:	e007      	b.n	3c <SPI_I2S_ReceiveData+0x3c>
  2c:	f643 4300 	movw	r3, #15360	; 0x3c00
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	4298      	cmp	r0, r3
  36:	bf14      	ite	ne
  38:	2000      	movne	r0, #0
  3a:	2001      	moveq	r0, #1
  3c:	f7ff fffe 	bl	0 <assert_param>
  40:	89a0      	ldrh	r0, [r4, #12]
  42:	b280      	uxth	r0, r0
  44:	bd10      	pop	{r4, pc}
  46:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.SPI_I2S_SendData:

00000000 <SPI_I2S_SendData>:
SPI_I2S_SendData():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f243 0200 	movw	r2, #12288	; 0x3000
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f643 0300 	movw	r3, #14336	; 0x3800
  12:	f2c4 0300 	movt	r3, #16384	; 0x4000
  16:	4298      	cmp	r0, r3
  18:	bf14      	ite	ne
  1a:	2300      	movne	r3, #0
  1c:	2301      	moveq	r3, #1
  1e:	4290      	cmp	r0, r2
  20:	bf08      	it	eq
  22:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  26:	b113      	cbz	r3, 2e <SPI_I2S_SendData+0x2e>
  28:	f04f 0001 	mov.w	r0, #1	; 0x1
  2c:	e007      	b.n	3e <SPI_I2S_SendData+0x3e>
  2e:	f643 4300 	movw	r3, #15360	; 0x3c00
  32:	f2c4 0300 	movt	r3, #16384	; 0x4000
  36:	4298      	cmp	r0, r3
  38:	bf14      	ite	ne
  3a:	2000      	movne	r0, #0
  3c:	2001      	moveq	r0, #1
  3e:	f7ff fffe 	bl	0 <assert_param>
  42:	81a5      	strh	r5, [r4, #12]
  44:	bd70      	pop	{r4, r5, r6, pc}
  46:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.SPI_I2S_DMACmd:

00000000 <SPI_I2S_DMACmd>:
SPI_I2S_DMACmd():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	4616      	mov	r6, r2
   8:	f243 0200 	movw	r2, #12288	; 0x3000
   c:	f2c4 0201 	movt	r2, #16385	; 0x4001
  10:	f643 0300 	movw	r3, #14336	; 0x3800
  14:	f2c4 0300 	movt	r3, #16384	; 0x4000
  18:	4298      	cmp	r0, r3
  1a:	bf14      	ite	ne
  1c:	2300      	movne	r3, #0
  1e:	2301      	moveq	r3, #1
  20:	4290      	cmp	r0, r2
  22:	bf08      	it	eq
  24:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  28:	b113      	cbz	r3, 30 <SPI_I2S_DMACmd+0x30>
  2a:	f04f 0001 	mov.w	r0, #1	; 0x1
  2e:	e007      	b.n	40 <SPI_I2S_DMACmd+0x40>
  30:	f643 4300 	movw	r3, #15360	; 0x3c00
  34:	f2c4 0300 	movt	r3, #16384	; 0x4000
  38:	4298      	cmp	r0, r3
  3a:	bf14      	ite	ne
  3c:	2000      	movne	r0, #0
  3e:	2001      	moveq	r0, #1
  40:	f7ff fffe 	bl	0 <assert_param>
  44:	2e01      	cmp	r6, #1
  46:	bf8c      	ite	hi
  48:	2000      	movhi	r0, #0
  4a:	2001      	movls	r0, #1
  4c:	f7ff fffe 	bl	0 <assert_param>
  50:	f64f 70fc 	movw	r0, #65532	; 0xfffc
  54:	f2c0 0000 	movt	r0, #0	; 0x0
  58:	ea05 0000 	and.w	r0, r5, r0
  5c:	1e2b      	subs	r3, r5, #0
  5e:	bf18      	it	ne
  60:	2301      	movne	r3, #1
  62:	2800      	cmp	r0, #0
  64:	bf14      	ite	ne
  66:	2000      	movne	r0, #0
  68:	f003 0001 	andeq.w	r0, r3, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	b12e      	cbz	r6, 7e <assert_param+0x7e>
  72:	88a3      	ldrh	r3, [r4, #4]
  74:	b29b      	uxth	r3, r3
  76:	ea45 0303 	orr.w	r3, r5, r3
  7a:	80a3      	strh	r3, [r4, #4]
  7c:	e006      	b.n	8c <assert_param+0x8c>
  7e:	88a3      	ldrh	r3, [r4, #4]
  80:	b29b      	uxth	r3, r3
  82:	ea6f 0205 	mvn.w	r2, r5
  86:	ea03 0302 	and.w	r3, r3, r2
  8a:	80a3      	strh	r3, [r4, #4]
  8c:	bd70      	pop	{r4, r5, r6, pc}
  8e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.SPI_I2S_ITConfig:

00000000 <SPI_I2S_ITConfig>:
SPI_I2S_ITConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	4616      	mov	r6, r2
   8:	f243 0200 	movw	r2, #12288	; 0x3000
   c:	f2c4 0201 	movt	r2, #16385	; 0x4001
  10:	f643 0300 	movw	r3, #14336	; 0x3800
  14:	f2c4 0300 	movt	r3, #16384	; 0x4000
  18:	4298      	cmp	r0, r3
  1a:	bf14      	ite	ne
  1c:	2300      	movne	r3, #0
  1e:	2301      	moveq	r3, #1
  20:	4290      	cmp	r0, r2
  22:	bf08      	it	eq
  24:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  28:	b113      	cbz	r3, 30 <SPI_I2S_ITConfig+0x30>
  2a:	f04f 0001 	mov.w	r0, #1	; 0x1
  2e:	e007      	b.n	40 <SPI_I2S_ITConfig+0x40>
  30:	f643 4300 	movw	r3, #15360	; 0x3c00
  34:	f2c4 0300 	movt	r3, #16384	; 0x4000
  38:	4298      	cmp	r0, r3
  3a:	bf14      	ite	ne
  3c:	2000      	movne	r0, #0
  3e:	2001      	moveq	r0, #1
  40:	f7ff fffe 	bl	0 <assert_param>
  44:	2e01      	cmp	r6, #1
  46:	bf8c      	ite	hi
  48:	2000      	movhi	r0, #0
  4a:	2001      	movls	r0, #1
  4c:	f7ff fffe 	bl	0 <assert_param>
  50:	2d60      	cmp	r5, #96
  52:	bf14      	ite	ne
  54:	2300      	movne	r3, #0
  56:	2301      	moveq	r3, #1
  58:	2d71      	cmp	r5, #113
  5a:	bf08      	it	eq
  5c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  60:	b113      	cbz	r3, 68 <SPI_I2S_ITConfig+0x68>
  62:	f04f 0001 	mov.w	r0, #1	; 0x1
  66:	e003      	b.n	70 <SPI_I2S_ITConfig+0x70>
  68:	2d50      	cmp	r5, #80
  6a:	bf14      	ite	ne
  6c:	2000      	movne	r0, #0
  6e:	2001      	moveq	r0, #1
  70:	f7ff fffe 	bl	0 <assert_param>
  74:	ea4f 1215 	mov.w	r2, r5, lsr #4
  78:	f04f 0301 	mov.w	r3, #1	; 0x1
  7c:	fa03 f302 	lsl.w	r3, r3, r2
  80:	b299      	uxth	r1, r3
  82:	b12e      	cbz	r6, 90 <assert_param+0x90>
  84:	88a3      	ldrh	r3, [r4, #4]
  86:	b29b      	uxth	r3, r3
  88:	ea41 0303 	orr.w	r3, r1, r3
  8c:	80a3      	strh	r3, [r4, #4]
  8e:	e006      	b.n	9e <assert_param+0x9e>
  90:	88a3      	ldrh	r3, [r4, #4]
  92:	b29b      	uxth	r3, r3
  94:	ea6f 0201 	mvn.w	r2, r1
  98:	ea03 0302 	and.w	r3, r3, r2
  9c:	80a3      	strh	r3, [r4, #4]
  9e:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.I2S_Cmd:

00000000 <I2S_Cmd>:
I2S_Cmd():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4605      	mov	r5, r0
   4:	460c      	mov	r4, r1
   6:	f643 0300 	movw	r3, #14336	; 0x3800
   a:	f2c4 0300 	movt	r3, #16384	; 0x4000
   e:	f643 4000 	movw	r0, #15360	; 0x3c00
  12:	f2c4 0000 	movt	r0, #16384	; 0x4000
  16:	4285      	cmp	r5, r0
  18:	bf14      	ite	ne
  1a:	2000      	movne	r0, #0
  1c:	2001      	moveq	r0, #1
  1e:	429d      	cmp	r5, r3
  20:	bf08      	it	eq
  22:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  26:	f7ff fffe 	bl	0 <assert_param>
  2a:	2c01      	cmp	r4, #1
  2c:	bf8c      	ite	hi
  2e:	2000      	movhi	r0, #0
  30:	2001      	movls	r0, #1
  32:	f7ff fffe 	bl	0 <assert_param>
  36:	b12c      	cbz	r4, 44 <assert_param+0x44>
  38:	8bab      	ldrh	r3, [r5, #28]
  3a:	b29b      	uxth	r3, r3
  3c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  40:	83ab      	strh	r3, [r5, #28]
  42:	e007      	b.n	54 <assert_param+0x54>
  44:	8bab      	ldrh	r3, [r5, #28]
  46:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  4a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  4e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  52:	83ab      	strh	r3, [r5, #28]
  54:	bd70      	pop	{r4, r5, r6, pc}
  56:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.SPI_Cmd:

00000000 <SPI_Cmd>:
SPI_Cmd():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f243 0200 	movw	r2, #12288	; 0x3000
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f643 0300 	movw	r3, #14336	; 0x3800
  12:	f2c4 0300 	movt	r3, #16384	; 0x4000
  16:	4298      	cmp	r0, r3
  18:	bf14      	ite	ne
  1a:	2300      	movne	r3, #0
  1c:	2301      	moveq	r3, #1
  1e:	4290      	cmp	r0, r2
  20:	bf08      	it	eq
  22:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  26:	b113      	cbz	r3, 2e <SPI_Cmd+0x2e>
  28:	f04f 0001 	mov.w	r0, #1	; 0x1
  2c:	e007      	b.n	3e <SPI_Cmd+0x3e>
  2e:	f643 4300 	movw	r3, #15360	; 0x3c00
  32:	f2c4 0300 	movt	r3, #16384	; 0x4000
  36:	4298      	cmp	r0, r3
  38:	bf14      	ite	ne
  3a:	2000      	movne	r0, #0
  3c:	2001      	moveq	r0, #1
  3e:	f7ff fffe 	bl	0 <assert_param>
  42:	2d01      	cmp	r5, #1
  44:	bf8c      	ite	hi
  46:	2000      	movhi	r0, #0
  48:	2001      	movls	r0, #1
  4a:	f7ff fffe 	bl	0 <assert_param>
  4e:	b12d      	cbz	r5, 5c <assert_param+0x5c>
  50:	8823      	ldrh	r3, [r4, #0]
  52:	b29b      	uxth	r3, r3
  54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  58:	8023      	strh	r3, [r4, #0]
  5a:	e007      	b.n	6c <assert_param+0x6c>
  5c:	8823      	ldrh	r3, [r4, #0]
  5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  62:	ea4f 4303 	mov.w	r3, r3, lsl #16
  66:	ea4f 4313 	mov.w	r3, r3, lsr #16
  6a:	8023      	strh	r3, [r4, #0]
  6c:	bd70      	pop	{r4, r5, r6, pc}
  6e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.SPI_Init:

00000000 <SPI_Init>:
SPI_Init():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4605      	mov	r5, r0
   4:	460c      	mov	r4, r1
   6:	f243 0200 	movw	r2, #12288	; 0x3000
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f643 0300 	movw	r3, #14336	; 0x3800
  12:	f2c4 0300 	movt	r3, #16384	; 0x4000
  16:	4298      	cmp	r0, r3
  18:	bf14      	ite	ne
  1a:	2300      	movne	r3, #0
  1c:	2301      	moveq	r3, #1
  1e:	4290      	cmp	r0, r2
  20:	bf08      	it	eq
  22:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  26:	b113      	cbz	r3, 2e <SPI_Init+0x2e>
  28:	f04f 0001 	mov.w	r0, #1	; 0x1
  2c:	e007      	b.n	3e <SPI_Init+0x3e>
  2e:	f643 4300 	movw	r3, #15360	; 0x3c00
  32:	f2c4 0300 	movt	r3, #16384	; 0x4000
  36:	4298      	cmp	r0, r3
  38:	bf14      	ite	ne
  3a:	2000      	movne	r0, #0
  3c:	2001      	moveq	r0, #1
  3e:	f7ff fffe 	bl	0 <assert_param>
  42:	8820      	ldrh	r0, [r4, #0]
  44:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
  48:	bf14      	ite	ne
  4a:	2300      	movne	r3, #0
  4c:	2301      	moveq	r3, #1
  4e:	2800      	cmp	r0, #0
  50:	bf08      	it	eq
  52:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  56:	b943      	cbnz	r3, 6a <SPI_Init+0x6a>
  58:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  5c:	d005      	beq.n	6a <SPI_Init+0x6a>
  5e:	f5b0 4f40 	cmp.w	r0, #49152	; 0xc000
  62:	bf14      	ite	ne
  64:	2000      	movne	r0, #0
  66:	2001      	moveq	r0, #1
  68:	e001      	b.n	6e <SPI_Init+0x6e>
  6a:	f04f 0001 	mov.w	r0, #1	; 0x1
  6e:	f7ff fffe 	bl	0 <assert_param>
  72:	8863      	ldrh	r3, [r4, #2]
  74:	f1d3 0001 	rsbs	r0, r3, #1	; 0x1
  78:	bf38      	it	cc
  7a:	2000      	movcc	r0, #0
  7c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
  80:	bf08      	it	eq
  82:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  86:	f7ff fffe 	bl	0 <assert_param>
  8a:	88a3      	ldrh	r3, [r4, #4]
  8c:	f1d3 0001 	rsbs	r0, r3, #1	; 0x1
  90:	bf38      	it	cc
  92:	2000      	movcc	r0, #0
  94:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
  98:	bf08      	it	eq
  9a:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  9e:	f7ff fffe 	bl	0 <assert_param>
  a2:	88e3      	ldrh	r3, [r4, #6]
  a4:	2b02      	cmp	r3, #2
  a6:	bf14      	ite	ne
  a8:	2000      	movne	r0, #0
  aa:	2001      	moveq	r0, #1
  ac:	2b00      	cmp	r3, #0
  ae:	bf08      	it	eq
  b0:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  b4:	f7ff fffe 	bl	0 <assert_param>
  b8:	8920      	ldrh	r0, [r4, #8]
  ba:	2801      	cmp	r0, #1
  bc:	bf8c      	ite	hi
  be:	2000      	movhi	r0, #0
  c0:	2001      	movls	r0, #1
  c2:	f7ff fffe 	bl	0 <assert_param>
  c6:	8963      	ldrh	r3, [r4, #10]
  c8:	f1d3 0001 	rsbs	r0, r3, #1	; 0x1
  cc:	bf38      	it	cc
  ce:	2000      	movcc	r0, #0
  d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  d4:	bf08      	it	eq
  d6:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  da:	f7ff fffe 	bl	0 <assert_param>
  de:	89a0      	ldrh	r0, [r4, #12]
  e0:	2808      	cmp	r0, #8
  e2:	bf14      	ite	ne
  e4:	2300      	movne	r3, #0
  e6:	2301      	moveq	r3, #1
  e8:	2800      	cmp	r0, #0
  ea:	bf08      	it	eq
  ec:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  f0:	b973      	cbnz	r3, 110 <SPI_Init+0x110>
  f2:	2810      	cmp	r0, #16
  f4:	d00c      	beq.n	110 <SPI_Init+0x110>
  f6:	2818      	cmp	r0, #24
  f8:	d00a      	beq.n	110 <SPI_Init+0x110>
  fa:	2820      	cmp	r0, #32
  fc:	d008      	beq.n	110 <SPI_Init+0x110>
  fe:	2828      	cmp	r0, #40
 100:	d006      	beq.n	110 <SPI_Init+0x110>
 102:	2830      	cmp	r0, #48
 104:	d004      	beq.n	110 <SPI_Init+0x110>
 106:	2838      	cmp	r0, #56
 108:	bf14      	ite	ne
 10a:	2000      	movne	r0, #0
 10c:	2001      	moveq	r0, #1
 10e:	e001      	b.n	114 <SPI_Init+0x114>
 110:	f04f 0001 	mov.w	r0, #1	; 0x1
 114:	f7ff fffe 	bl	0 <assert_param>
 118:	89e3      	ldrh	r3, [r4, #14]
 11a:	2b80      	cmp	r3, #128
 11c:	bf14      	ite	ne
 11e:	2000      	movne	r0, #0
 120:	2001      	moveq	r0, #1
 122:	2b00      	cmp	r3, #0
 124:	bf08      	it	eq
 126:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
 12a:	f7ff fffe 	bl	0 <assert_param>
 12e:	8a20      	ldrh	r0, [r4, #16]
 130:	3800      	subs	r0, #0
 132:	bf18      	it	ne
 134:	2001      	movne	r0, #1
 136:	f7ff fffe 	bl	0 <assert_param>
 13a:	8829      	ldrh	r1, [r5, #0]
 13c:	f401 5141 	and.w	r1, r1, #12352	; 0x3040
 140:	8863      	ldrh	r3, [r4, #2]
 142:	8822      	ldrh	r2, [r4, #0]
 144:	ea43 0302 	orr.w	r3, r3, r2
 148:	88a2      	ldrh	r2, [r4, #4]
 14a:	ea43 0302 	orr.w	r3, r3, r2
 14e:	88e2      	ldrh	r2, [r4, #6]
 150:	ea43 0302 	orr.w	r3, r3, r2
 154:	8922      	ldrh	r2, [r4, #8]
 156:	ea43 0302 	orr.w	r3, r3, r2
 15a:	8962      	ldrh	r2, [r4, #10]
 15c:	ea43 0302 	orr.w	r3, r3, r2
 160:	89a2      	ldrh	r2, [r4, #12]
 162:	ea43 0302 	orr.w	r3, r3, r2
 166:	89e2      	ldrh	r2, [r4, #14]
 168:	ea43 0302 	orr.w	r3, r3, r2
 16c:	ea41 0103 	orr.w	r1, r1, r3
 170:	b289      	uxth	r1, r1
 172:	8029      	strh	r1, [r5, #0]
 174:	8bab      	ldrh	r3, [r5, #28]
 176:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 17a:	ea4f 4303 	mov.w	r3, r3, lsl #16
 17e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 182:	83ab      	strh	r3, [r5, #28]
 184:	8a23      	ldrh	r3, [r4, #16]
 186:	822b      	strh	r3, [r5, #16]
 188:	bd70      	pop	{r4, r5, r6, pc}
 18a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.I2S_Init:

00000000 <I2S_Init>:
I2S_Init():
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	b087      	sub	sp, #28
   4:	4605      	mov	r5, r0
   6:	460c      	mov	r4, r1
   8:	f643 0300 	movw	r3, #14336	; 0x3800
   c:	f2c4 0300 	movt	r3, #16384	; 0x4000
  10:	f643 4000 	movw	r0, #15360	; 0x3c00
  14:	f2c4 0000 	movt	r0, #16384	; 0x4000
  18:	4285      	cmp	r5, r0
  1a:	bf14      	ite	ne
  1c:	2000      	movne	r0, #0
  1e:	2001      	moveq	r0, #1
  20:	429d      	cmp	r5, r3
  22:	bf08      	it	eq
  24:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  28:	f7ff fffe 	bl	0 <assert_param>
  2c:	8820      	ldrh	r0, [r4, #0]
  2e:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  32:	bf14      	ite	ne
  34:	2300      	movne	r3, #0
  36:	2301      	moveq	r3, #1
  38:	2800      	cmp	r0, #0
  3a:	bf08      	it	eq
  3c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  40:	b943      	cbnz	r3, 54 <I2S_Init+0x54>
  42:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
  46:	d005      	beq.n	54 <I2S_Init+0x54>
  48:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
  4c:	bf14      	ite	ne
  4e:	2000      	movne	r0, #0
  50:	2001      	moveq	r0, #1
  52:	e001      	b.n	58 <I2S_Init+0x58>
  54:	f04f 0001 	mov.w	r0, #1	; 0x1
  58:	f7ff fffe 	bl	0 <assert_param>
  5c:	8860      	ldrh	r0, [r4, #2]
  5e:	2810      	cmp	r0, #16
  60:	bf14      	ite	ne
  62:	2300      	movne	r3, #0
  64:	2301      	moveq	r3, #1
  66:	2800      	cmp	r0, #0
  68:	bf08      	it	eq
  6a:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  6e:	b943      	cbnz	r3, 82 <I2S_Init+0x82>
  70:	2820      	cmp	r0, #32
  72:	d006      	beq.n	82 <I2S_Init+0x82>
  74:	2830      	cmp	r0, #48
  76:	d004      	beq.n	82 <I2S_Init+0x82>
  78:	28b0      	cmp	r0, #176
  7a:	bf14      	ite	ne
  7c:	2000      	movne	r0, #0
  7e:	2001      	moveq	r0, #1
  80:	e001      	b.n	86 <I2S_Init+0x86>
  82:	f04f 0001 	mov.w	r0, #1	; 0x1
  86:	f7ff fffe 	bl	0 <assert_param>
  8a:	88a0      	ldrh	r0, [r4, #4]
  8c:	2803      	cmp	r0, #3
  8e:	bf14      	ite	ne
  90:	2300      	movne	r3, #0
  92:	2301      	moveq	r3, #1
  94:	2801      	cmp	r0, #1
  96:	bf98      	it	ls
  98:	f043 0301 	orrls.w	r3, r3, #1	; 0x1
  9c:	b113      	cbz	r3, a4 <I2S_Init+0xa4>
  9e:	f04f 0001 	mov.w	r0, #1	; 0x1
  a2:	e003      	b.n	ac <I2S_Init+0xac>
  a4:	2805      	cmp	r0, #5
  a6:	bf14      	ite	ne
  a8:	2000      	movne	r0, #0
  aa:	2001      	moveq	r0, #1
  ac:	f7ff fffe 	bl	0 <assert_param>
  b0:	88e3      	ldrh	r3, [r4, #6]
  b2:	f1d3 0001 	rsbs	r0, r3, #1	; 0x1
  b6:	bf38      	it	cc
  b8:	2000      	movcc	r0, #0
  ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  be:	bf08      	it	eq
  c0:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  c4:	f7ff fffe 	bl	0 <assert_param>
  c8:	8920      	ldrh	r0, [r4, #8]
  ca:	f64b 3380 	movw	r3, #48000	; 0xbb80
  ce:	4298      	cmp	r0, r3
  d0:	bf14      	ite	ne
  d2:	2300      	movne	r3, #0
  d4:	2301      	moveq	r3, #1
  d6:	f5b0 4fee 	cmp.w	r0, #30464	; 0x7700
  da:	bf08      	it	eq
  dc:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  e0:	b9cb      	cbnz	r3, 116 <I2S_Init+0x116>
  e2:	f64a 4344 	movw	r3, #44100	; 0xac44
  e6:	4298      	cmp	r0, r3
  e8:	d015      	beq.n	116 <I2S_Init+0x116>
  ea:	f5b0 4ffa 	cmp.w	r0, #32000	; 0x7d00
  ee:	d012      	beq.n	116 <I2S_Init+0x116>
  f0:	f245 6322 	movw	r3, #22050	; 0x5622
  f4:	4298      	cmp	r0, r3
  f6:	d00e      	beq.n	116 <I2S_Init+0x116>
  f8:	f5b0 5f7a 	cmp.w	r0, #16000	; 0x3e80
  fc:	d00b      	beq.n	116 <I2S_Init+0x116>
  fe:	f642 3311 	movw	r3, #11025	; 0x2b11
 102:	4298      	cmp	r0, r3
 104:	d007      	beq.n	116 <I2S_Init+0x116>
 106:	f5b0 5ffa 	cmp.w	r0, #8000	; 0x1f40
 10a:	d004      	beq.n	116 <I2S_Init+0x116>
 10c:	2802      	cmp	r0, #2
 10e:	bf14      	ite	ne
 110:	2000      	movne	r0, #0
 112:	2001      	moveq	r0, #1
 114:	e001      	b.n	11a <I2S_Init+0x11a>
 116:	f04f 0001 	mov.w	r0, #1	; 0x1
 11a:	f7ff fffe 	bl	0 <assert_param>
 11e:	8963      	ldrh	r3, [r4, #10]
 120:	2b08      	cmp	r3, #8
 122:	bf14      	ite	ne
 124:	2000      	movne	r0, #0
 126:	2001      	moveq	r0, #1
 128:	2b00      	cmp	r3, #0
 12a:	bf08      	it	eq
 12c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
 130:	f7ff fffe 	bl	0 <assert_param>
 134:	8bab      	ldrh	r3, [r5, #28]
 136:	f423 637a 	bic.w	r3, r3, #4000	; 0xfa0
 13a:	f023 031f 	bic.w	r3, r3, #31	; 0x1f
 13e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 142:	ea4f 4313 	mov.w	r3, r3, lsr #16
 146:	83ab      	strh	r3, [r5, #28]
 148:	f04f 0102 	mov.w	r1, #2	; 0x2
 14c:	8429      	strh	r1, [r5, #32]
 14e:	8bab      	ldrh	r3, [r5, #28]
 150:	b29f      	uxth	r7, r3
 152:	8923      	ldrh	r3, [r4, #8]
 154:	2b02      	cmp	r3, #2
 156:	bf04      	itt	eq
 158:	2202      	moveq	r2, #2
 15a:	3b02      	subeq	r3, #2
 15c:	d03e      	beq.n	1dc <I2S_Init+0x1dc>
 15e:	88a3      	ldrh	r3, [r4, #4]
 160:	2b00      	cmp	r3, #0
 162:	bf0c      	ite	eq
 164:	2601      	moveq	r6, #1
 166:	2602      	movne	r6, #2
 168:	a801      	add	r0, sp, #4
 16a:	f7ff fffe 	bl	0 <RCC_GetClocksFreq>
 16e:	9a01      	ldr	r2, [sp, #4]
 170:	88e3      	ldrh	r3, [r4, #6]
 172:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 176:	d10d      	bne.n	194 <RCC_GetClocksFreq+0x194>
 178:	ea4f 2312 	mov.w	r3, r2, lsr #8
 17c:	ea4f 0243 	mov.w	r2, r3, lsl #1
 180:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 184:	441a      	add	r2, r3
 186:	8923      	ldrh	r3, [r4, #8]
 188:	fbb2 f2f3 	udiv	r2, r2, r3
 18c:	f102 0205 	add.w	r2, r2, #5	; 0x5
 190:	b292      	uxth	r2, r2
 192:	e00e      	b.n	1b2 <RCC_GetClocksFreq+0x1b2>
 194:	ea4f 1346 	mov.w	r3, r6, lsl #5
 198:	fbb2 f3f3 	udiv	r3, r2, r3
 19c:	ea4f 0243 	mov.w	r2, r3, lsl #1
 1a0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 1a4:	441a      	add	r2, r3
 1a6:	8923      	ldrh	r3, [r4, #8]
 1a8:	fbb2 f2f3 	udiv	r2, r2, r3
 1ac:	f102 0205 	add.w	r2, r2, #5	; 0x5
 1b0:	b292      	uxth	r2, r2
 1b2:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 1b6:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 1ba:	fba3 1302 	umull	r1, r3, r3, r2
 1be:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 1c2:	f003 0101 	and.w	r1, r3, #1	; 0x1
 1c6:	ea4f 0253 	mov.w	r2, r3, lsr #1
 1ca:	f1a2 0302 	sub.w	r3, r2, #2	; 0x2
 1ce:	b29b      	uxth	r3, r3
 1d0:	2bfd      	cmp	r3, #253
 1d2:	bf87      	ittee	hi
 1d4:	2202      	movhi	r2, #2
 1d6:	2300      	movhi	r3, #0
 1d8:	020b      	lslls	r3, r1, #8
 1da:	b29b      	uxthls	r3, r3
 1dc:	ea42 0303 	orr.w	r3, r2, r3
 1e0:	88e2      	ldrh	r2, [r4, #6]
 1e2:	ea43 0302 	orr.w	r3, r3, r2
 1e6:	b29b      	uxth	r3, r3
 1e8:	842b      	strh	r3, [r5, #32]
 1ea:	8823      	ldrh	r3, [r4, #0]
 1ec:	ea47 0303 	orr.w	r3, r7, r3
 1f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 1f4:	8862      	ldrh	r2, [r4, #2]
 1f6:	ea43 0302 	orr.w	r3, r3, r2
 1fa:	88a2      	ldrh	r2, [r4, #4]
 1fc:	ea43 0302 	orr.w	r3, r3, r2
 200:	8962      	ldrh	r2, [r4, #10]
 202:	ea43 0302 	orr.w	r3, r3, r2
 206:	b29b      	uxth	r3, r3
 208:	83ab      	strh	r3, [r5, #28]
 20a:	b007      	add	sp, #28
 20c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 20e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.SPI_I2S_DeInit:

00000000 <SPI_I2S_DeInit>:
SPI_I2S_DeInit():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	f243 0300 	movw	r3, #12288	; 0x3000
   8:	f2c4 0301 	movt	r3, #16385	; 0x4001
   c:	4298      	cmp	r0, r3
   e:	bf14      	ite	ne
  10:	2500      	movne	r5, #0
  12:	2501      	moveq	r5, #1
  14:	f643 0300 	movw	r3, #14336	; 0x3800
  18:	f2c4 0300 	movt	r3, #16384	; 0x4000
  1c:	4298      	cmp	r0, r3
  1e:	bf14      	ite	ne
  20:	2600      	movne	r6, #0
  22:	2601      	moveq	r6, #1
  24:	ea55 0306 	orrs.w	r3, r5, r6
  28:	bf18      	it	ne
  2a:	2001      	movne	r0, #1
  2c:	d107      	bne.n	3e <SPI_I2S_DeInit+0x3e>
  2e:	f643 4300 	movw	r3, #15360	; 0x3c00
  32:	f2c4 0300 	movt	r3, #16384	; 0x4000
  36:	429c      	cmp	r4, r3
  38:	d032      	beq.n	a0 <SPI_I2S_DeInit+0xa0>
  3a:	f04f 0000 	mov.w	r0, #0	; 0x0
  3e:	f7ff fffe 	bl	0 <assert_param>
  42:	b165      	cbz	r5, 5e <SPI_I2S_DeInit+0x5e>
  44:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  48:	f04f 0101 	mov.w	r1, #1	; 0x1
  4c:	f7ff fffe 	bl	0 <RCC_APB2PeriphResetCmd>
  50:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  54:	f04f 0100 	mov.w	r1, #0	; 0x0
  58:	f7ff fffe 	bl	0 <RCC_APB2PeriphResetCmd>
  5c:	e025      	b.n	aa <SPI_I2S_DeInit+0xaa>
  5e:	b166      	cbz	r6, 7a <SPI_I2S_DeInit+0x7a>
  60:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  64:	f04f 0101 	mov.w	r1, #1	; 0x1
  68:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
  6c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  70:	f04f 0100 	mov.w	r1, #0	; 0x0
  74:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
  78:	e017      	b.n	aa <SPI_I2S_DeInit+0xaa>
  7a:	f643 4300 	movw	r3, #15360	; 0x3c00
  7e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  82:	429c      	cmp	r4, r3
  84:	d111      	bne.n	aa <SPI_I2S_DeInit+0xaa>
  86:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  8a:	f04f 0101 	mov.w	r1, #1	; 0x1
  8e:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
  92:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  96:	f04f 0100 	mov.w	r1, #0	; 0x0
  9a:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
  9e:	e004      	b.n	aa <SPI_I2S_DeInit+0xaa>
  a0:	f04f 0001 	mov.w	r0, #1	; 0x1
  a4:	f7ff fffe 	bl	0 <assert_param>
  a8:	e7d9      	b.n	5e <assert_param+0x5e>
  aa:	bd70      	pop	{r4, r5, r6, pc}
