{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424636440875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424636440875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 22 15:20:40 2015 " "Processing started: Sun Feb 22 15:20:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424636440875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424636440875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sseg -c sseg " "Command: quartus_map --read_settings_files=on --write_settings_files=off sseg -c sseg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424636440875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1424636441191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSEG-DISPLAY " "Found design unit 1: SSEG-DISPLAY" {  } { { "sseg.vhd" "" { Text "D:/Acer/Documents/Documents/GitHub/DE1SOC/Practice/7seg/sseg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424636449447 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSEG " "Found entity 1: SSEG" {  } { { "sseg.vhd" "" { Text "D:/Acer/Documents/Documents/GitHub/DE1SOC/Practice/7seg/sseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424636449447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424636449447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sseg " "Elaborating entity \"sseg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1424636449467 ""}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "VALU\[0\] sseg.vhd(29) " "Netlist error at sseg.vhd(29): can't infer register for VALU\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "sseg.vhd" "" { Text "D:/Acer/Documents/Documents/GitHub/DE1SOC/Practice/7seg/sseg.vhd" 29 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1424636449477 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALU\[0\] sseg.vhd(18) " "Inferred latch for \"VALU\[0\]\" at sseg.vhd(18)" {  } { { "sseg.vhd" "" { Text "D:/Acer/Documents/Documents/GitHub/DE1SOC/Practice/7seg/sseg.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424636449477 "|sseg"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "VALU\[1\] sseg.vhd(29) " "Netlist error at sseg.vhd(29): can't infer register for VALU\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "sseg.vhd" "" { Text "D:/Acer/Documents/Documents/GitHub/DE1SOC/Practice/7seg/sseg.vhd" 29 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1424636449477 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALU\[1\] sseg.vhd(18) " "Inferred latch for \"VALU\[1\]\" at sseg.vhd(18)" {  } { { "sseg.vhd" "" { Text "D:/Acer/Documents/Documents/GitHub/DE1SOC/Practice/7seg/sseg.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424636449477 "|sseg"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "VALU\[2\] sseg.vhd(29) " "Netlist error at sseg.vhd(29): can't infer register for VALU\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "sseg.vhd" "" { Text "D:/Acer/Documents/Documents/GitHub/DE1SOC/Practice/7seg/sseg.vhd" 29 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1424636449477 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALU\[2\] sseg.vhd(18) " "Inferred latch for \"VALU\[2\]\" at sseg.vhd(18)" {  } { { "sseg.vhd" "" { Text "D:/Acer/Documents/Documents/GitHub/DE1SOC/Practice/7seg/sseg.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424636449477 "|sseg"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "VALU\[3\] sseg.vhd(29) " "Netlist error at sseg.vhd(29): can't infer register for VALU\[3\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "sseg.vhd" "" { Text "D:/Acer/Documents/Documents/GitHub/DE1SOC/Practice/7seg/sseg.vhd" 29 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1424636449477 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALU\[3\] sseg.vhd(18) " "Inferred latch for \"VALU\[3\]\" at sseg.vhd(18)" {  } { { "sseg.vhd" "" { Text "D:/Acer/Documents/Documents/GitHub/DE1SOC/Practice/7seg/sseg.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424636449477 "|sseg"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "sseg.vhd(21) " "HDL error at sseg.vhd(21): couldn't implement registers for assignments on this clock edge" {  } { { "sseg.vhd" "" { Text "D:/Acer/Documents/Documents/GitHub/DE1SOC/Practice/7seg/sseg.vhd" 21 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1424636449477 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "sseg.vhd(29) " "HDL error at sseg.vhd(29): couldn't implement registers for assignments on this clock edge" {  } { { "sseg.vhd" "" { Text "D:/Acer/Documents/Documents/GitHub/DE1SOC/Practice/7seg/sseg.vhd" 29 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1424636449477 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1424636449477 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "689 " "Peak virtual memory: 689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424636449583 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 22 15:20:49 2015 " "Processing ended: Sun Feb 22 15:20:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424636449583 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424636449583 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424636449583 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424636449583 ""}
