ncverilog: 10.20-s114: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
TOOL:	ncverilog	10.20-s114: Started on Apr 12, 2018 at 00:15:44 CST
ncverilog
	alu_tb2.v
	alu.v
	+access+r
Loading snapshot worklib.alu_tb:v .................... Done
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
PASS --- 0000 boolean add
PASS --- 0001 boolean sub
PASS --- 0010 boolean and
PASS --- 0011 boolean or
PASS --- 0100 boolean not
PASS --- 0101 boolean xor
PASS --- 0110 boolean nor
PASS --- 0111 boolean Shift left logical variable
PASS --- 1000 boolean Shift right logical variable
PASS --- 1001 boolean Shift right arithmetic
PASS --- 1010 boolean Rotate left
PASS --- 1011 boolean Rotate right
PASS --- 1100 boolean Equal
==========================================

======  Congratulation! You Pass!  =======

==========================================

Simulation complete via $finish(1) at time 32 NS + 0
./alu_tb2.v:145     $finish;
ncsim> exit
TOOL:	ncverilog	10.20-s114: Exiting on Apr 12, 2018 at 00:15:45 CST  (total: 00:00:01)
