# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../projekt_DE1.srcs/sources_1/new/translator.vhd" \
"../../../../projekt_DE1.srcs/sim_1/new/tb_translator.vhd" \

# Do not sort compile order
nosort
