=====
SETUP
-0.172
17.881
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s39
6.515
6.968
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
7.853
8.370
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
9.026
9.397
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s4
10.844
11.297
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_2_s15
12.848
13.099
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s5
13.955
14.326
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
14.982
15.499
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
16.293
16.746
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6873_s1
17.419
17.881
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_transparent_0_s0
17.881
=====
SETUP
-0.172
17.881
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s39
6.515
6.968
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
7.853
8.370
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
9.026
9.397
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s4
10.844
11.297
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_2_s15
12.848
13.099
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s5
13.955
14.326
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
14.982
15.499
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
16.293
16.746
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6871_s1
17.419
17.881
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_0_s0
17.881
=====
SETUP
-0.109
17.818
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s39
6.515
6.968
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
7.853
8.370
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
9.026
9.397
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s4
10.844
11.297
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_2_s15
12.848
13.099
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s5
13.955
14.326
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
14.982
15.499
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
16.293
16.746
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s0
17.447
17.818
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_en_s0
17.818
=====
SETUP
-0.081
17.790
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s39
6.515
6.968
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
7.853
8.370
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
9.026
9.397
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s4
10.844
11.297
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_2_s15
12.848
13.099
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s5
13.955
14.326
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
14.982
15.499
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
16.293
16.746
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6872_s1
17.419
17.790
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_transparent_1_s0
17.790
=====
SETUP
-0.018
17.726
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s39
6.515
6.968
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
7.853
8.370
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
9.026
9.397
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s4
10.844
11.297
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_2_s15
12.848
13.099
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s5
13.955
14.326
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
14.982
15.499
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
16.293
16.746
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6870_s1
17.264
17.726
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_1_s0
17.726
=====
SETUP
-0.018
17.726
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s39
6.515
6.968
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
7.853
8.370
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
9.026
9.397
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s4
10.844
11.297
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_2_s15
12.848
13.099
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s5
13.955
14.326
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
14.982
15.499
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
16.293
16.746
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6869_s1
17.264
17.726
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_2_s0
17.726
=====
SETUP
-0.018
17.726
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s39
6.515
6.968
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
7.853
8.370
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
9.026
9.397
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s4
10.844
11.297
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_2_s15
12.848
13.099
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s5
13.955
14.326
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
14.982
15.499
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
16.293
16.746
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6868_s1
17.264
17.726
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_3_s0
17.726
=====
SETUP
0.468
17.241
17.709
u_v9958/u_command/u_cache/ff_cache3_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n58_s0
7.717
8.266
u_v9958/u_command/u_cache/n59_s0
8.266
8.301
u_v9958/u_command/u_cache/n60_s0
8.301
8.336
u_v9958/u_command/u_cache/n61_s0
8.336
8.371
u_v9958/u_command/u_cache/n62_s0
8.371
8.406
u_v9958/u_command/u_cache/n63_s0
8.406
8.442
u_v9958/u_command/u_cache/n64_s0
8.442
8.477
u_v9958/u_command/u_cache/n65_s0
8.477
8.512
u_v9958/u_command/u_cache/n66_s0
8.512
8.547
u_v9958/u_command/u_cache/n67_s0
8.547
8.582
u_v9958/u_command/u_cache/n68_s0
8.582
8.618
u_v9958/u_command/u_cache/n69_s0
8.618
8.653
u_v9958/u_command/u_cache/n70_s0
8.653
8.688
u_v9958/u_command/u_cache/n71_s0
8.688
8.723
u_v9958/u_command/u_cache/n72_s0
8.723
8.758
u_v9958/u_command/u_cache/n73_s0
8.758
8.794
u_v9958/u_command/u_cache/n5753_s5
10.449
10.966
u_v9958/u_command/u_cache/ff_vram_wdata_31_s5
11.857
12.412
u_v9958/u_command/u_cache/ff_cache2_address_17_s9
13.094
13.664
u_v9958/u_command/u_cache/ff_cache2_data_mask_3_s11
13.667
14.216
u_v9958/u_command/u_cache/ff_cache2_data_mask_3_s13
14.217
14.670
u_v9958/u_command/u_cache/ff_cache2_data_mask_1_s6
15.825
16.374
u_v9958/u_command/u_cache/ff_cache2_data_mask_1_s0
17.241
=====
SETUP
0.487
11.364
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n810_s4
7.012
7.529
u_sdram/n810_s2
8.056
8.605
u_sdram/ff_sdr_read_data_0_s0
11.364
=====
SETUP
0.487
11.364
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n810_s4
7.012
7.529
u_sdram/n810_s2
8.056
8.605
u_sdram/ff_sdr_read_data_2_s0
11.364
=====
SETUP
0.487
11.364
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n810_s4
7.012
7.529
u_sdram/n810_s2
8.056
8.605
u_sdram/ff_sdr_read_data_4_s0
11.364
=====
SETUP
0.487
11.364
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n810_s4
7.012
7.529
u_sdram/n810_s2
8.056
8.605
u_sdram/ff_sdr_read_data_7_s0
11.364
=====
SETUP
0.526
11.325
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n810_s4
7.012
7.529
u_sdram/n810_s2
8.056
8.605
u_sdram/ff_sdr_read_data_1_s0
11.325
=====
SETUP
0.526
11.325
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n810_s4
7.012
7.529
u_sdram/n810_s2
8.056
8.605
u_sdram/ff_sdr_read_data_3_s0
11.325
=====
SETUP
0.526
11.325
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n810_s4
7.012
7.529
u_sdram/n810_s2
8.056
8.605
u_sdram/ff_sdr_read_data_5_s0
11.325
=====
SETUP
0.526
11.325
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n810_s4
7.012
7.529
u_sdram/n810_s2
8.056
8.605
u_sdram/ff_sdr_read_data_6_s0
11.325
=====
SETUP
0.774
16.934
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s39
6.515
6.968
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
7.853
8.370
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
9.026
9.397
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s4
10.844
11.297
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_2_s15
12.848
13.099
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s5
13.955
14.326
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
14.982
15.499
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s0
16.563
16.934
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_2_s0
16.934
=====
SETUP
0.800
16.909
17.709
u_v9958/u_command/u_cache/ff_cache2_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n40_s0
7.729
8.278
u_v9958/u_command/u_cache/n41_s0
8.278
8.314
u_v9958/u_command/u_cache/n42_s0
8.314
8.349
u_v9958/u_command/u_cache/n43_s0
8.349
8.384
u_v9958/u_command/u_cache/n44_s0
8.384
8.419
u_v9958/u_command/u_cache/n45_s0
8.419
8.454
u_v9958/u_command/u_cache/n46_s0
8.454
8.490
u_v9958/u_command/u_cache/n47_s0
8.490
8.525
u_v9958/u_command/u_cache/n48_s0
8.525
8.560
u_v9958/u_command/u_cache/n49_s0
8.560
8.595
u_v9958/u_command/u_cache/n50_s0
8.595
8.630
u_v9958/u_command/u_cache/n51_s0
8.630
8.666
u_v9958/u_command/u_cache/n52_s0
8.666
8.701
u_v9958/u_command/u_cache/n53_s0
8.701
8.736
u_v9958/u_command/u_cache/n54_s0
8.736
8.771
u_v9958/u_command/u_cache/n55_s0
8.771
8.806
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.250
10.805
u_v9958/u_command/u_cache/ff_cache0_already_read_s12
11.674
12.191
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6
12.878
13.433
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s4
13.931
14.302
u_v9958/u_command/u_cache/ff_cache_vram_rdata_7_s6
15.476
15.803
u_v9958/u_command/u_cache/ff_cache_vram_rdata_4_s0
16.909
=====
SETUP
0.894
10.957
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n810_s4
7.012
7.529
u_sdram/n810_s2
8.056
8.605
u_sdram/ff_sdr_read_data_22_s0
10.957
=====
SETUP
0.926
16.782
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_mode_8_s3
8.463
9.033
u_v9958/u_color_palette/n631_s8
9.206
9.723
u_v9958/u_color_palette/n869_s1
12.010
12.527
u_v9958/u_color_palette/n930_s9
13.373
13.826
u_v9958/u_color_palette/n930_s10
14.736
15.189
u_v9958/u_color_palette/n938_s7
16.100
16.670
u_v9958/u_color_palette/n938_s5
16.670
16.775
u_v9958/u_color_palette/ff_display_g16_1_s1
16.782
=====
SETUP
0.962
16.747
17.709
u_v9958/u_command/u_cache/ff_cache2_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n40_s0
7.729
8.278
u_v9958/u_command/u_cache/n41_s0
8.278
8.314
u_v9958/u_command/u_cache/n42_s0
8.314
8.349
u_v9958/u_command/u_cache/n43_s0
8.349
8.384
u_v9958/u_command/u_cache/n44_s0
8.384
8.419
u_v9958/u_command/u_cache/n45_s0
8.419
8.454
u_v9958/u_command/u_cache/n46_s0
8.454
8.490
u_v9958/u_command/u_cache/n47_s0
8.490
8.525
u_v9958/u_command/u_cache/n48_s0
8.525
8.560
u_v9958/u_command/u_cache/n49_s0
8.560
8.595
u_v9958/u_command/u_cache/n50_s0
8.595
8.630
u_v9958/u_command/u_cache/n51_s0
8.630
8.666
u_v9958/u_command/u_cache/n52_s0
8.666
8.701
u_v9958/u_command/u_cache/n53_s0
8.701
8.736
u_v9958/u_command/u_cache/n54_s0
8.736
8.771
u_v9958/u_command/u_cache/n55_s0
8.771
8.806
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.250
10.805
u_v9958/u_command/u_cache/ff_cache0_already_read_s12
11.674
12.191
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6
12.878
13.433
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s4
13.931
14.302
u_v9958/u_command/u_cache/ff_cache_vram_rdata_7_s6
15.476
15.803
u_v9958/u_command/u_cache/ff_cache_vram_rdata_0_s0
16.747
=====
SETUP
0.977
16.732
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s39
6.515
6.968
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
7.853
8.370
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
9.026
9.397
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s4
10.844
11.297
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_3_s15
13.081
13.332
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s5
14.293
14.863
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s2
15.035
15.406
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s0
16.361
16.732
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_3_s0
16.732
=====
SETUP
0.996
16.712
17.709
u_v9958/u_command/ff_screen_mode_6_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.146
7.701
u_v9958/u_command/w_next_dx[0]_1_s
8.826
9.396
u_v9958/u_command/w_next_dx[1]_1_s
9.396
9.432
u_v9958/u_command/w_next_dx[2]_1_s
9.432
9.467
u_v9958/u_command/w_next_dx[3]_1_s
9.467
9.502
u_v9958/u_command/w_next_dx[4]_1_s
9.502
9.537
u_v9958/u_command/w_next_dx[5]_1_s
9.537
9.572
u_v9958/u_command/w_next_dx[6]_1_s
9.572
9.608
u_v9958/u_command/w_next_dx[7]_1_s
9.608
9.643
u_v9958/u_command/w_next_dx[8]_1_s
9.643
10.113
u_v9958/u_command/n1432_s5
10.514
11.069
u_v9958/u_command/n566_s5
11.743
12.298
u_v9958/u_command/ff_cache_vram_address_17_s16
13.221
13.592
u_v9958/u_command/ff_wait_counter_7_s13
14.270
14.641
u_v9958/u_command/ff_wait_counter_7_s10
15.131
15.701
u_v9958/u_command/ff_wait_counter_7_s9
15.702
16.164
u_v9958/u_command/ff_wait_counter_0_s0
16.712
=====
SETUP
0.996
16.712
17.709
u_v9958/u_command/ff_screen_mode_6_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.146
7.701
u_v9958/u_command/w_next_dx[0]_1_s
8.826
9.396
u_v9958/u_command/w_next_dx[1]_1_s
9.396
9.432
u_v9958/u_command/w_next_dx[2]_1_s
9.432
9.467
u_v9958/u_command/w_next_dx[3]_1_s
9.467
9.502
u_v9958/u_command/w_next_dx[4]_1_s
9.502
9.537
u_v9958/u_command/w_next_dx[5]_1_s
9.537
9.572
u_v9958/u_command/w_next_dx[6]_1_s
9.572
9.608
u_v9958/u_command/w_next_dx[7]_1_s
9.608
9.643
u_v9958/u_command/w_next_dx[8]_1_s
9.643
10.113
u_v9958/u_command/n1432_s5
10.514
11.069
u_v9958/u_command/n566_s5
11.743
12.298
u_v9958/u_command/ff_cache_vram_address_17_s16
13.221
13.592
u_v9958/u_command/ff_wait_counter_7_s13
14.270
14.641
u_v9958/u_command/ff_wait_counter_7_s10
15.131
15.701
u_v9958/u_command/ff_wait_counter_7_s9
15.702
16.164
u_v9958/u_command/ff_wait_counter_1_s0
16.712
=====
SETUP
0.996
16.712
17.709
u_v9958/u_command/ff_screen_mode_6_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.146
7.701
u_v9958/u_command/w_next_dx[0]_1_s
8.826
9.396
u_v9958/u_command/w_next_dx[1]_1_s
9.396
9.432
u_v9958/u_command/w_next_dx[2]_1_s
9.432
9.467
u_v9958/u_command/w_next_dx[3]_1_s
9.467
9.502
u_v9958/u_command/w_next_dx[4]_1_s
9.502
9.537
u_v9958/u_command/w_next_dx[5]_1_s
9.537
9.572
u_v9958/u_command/w_next_dx[6]_1_s
9.572
9.608
u_v9958/u_command/w_next_dx[7]_1_s
9.608
9.643
u_v9958/u_command/w_next_dx[8]_1_s
9.643
10.113
u_v9958/u_command/n1432_s5
10.514
11.069
u_v9958/u_command/n566_s5
11.743
12.298
u_v9958/u_command/ff_cache_vram_address_17_s16
13.221
13.592
u_v9958/u_command/ff_wait_counter_7_s13
14.270
14.641
u_v9958/u_command/ff_wait_counter_7_s10
15.131
15.701
u_v9958/u_command/ff_wait_counter_7_s9
15.702
16.164
u_v9958/u_command/ff_wait_counter_3_s0
16.712
=====
HOLD
0.203
5.796
5.592
u_v9958/u_color_palette/ff_vdp_b_3_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.796
=====
HOLD
0.208
5.669
5.461
u_v9958/u_color_palette/ff_display_color_2_s1
5.343
5.544
u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s
5.669
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_7_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.673
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_4_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.673
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_9_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.673
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_4_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_3_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_2_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_1_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_0_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_4_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.227
5.819
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_19_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_g_3_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_b_1_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_23_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_22_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_17_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_16_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.820
