15:32:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
15:32:07 INFO  : Registering command handlers for Vitis TCF services
15:32:07 INFO  : Platform repository initialization has completed.
15:32:11 INFO  : XSCT server has started successfully.
15:32:12 INFO  : Successfully done setting XSCT server connection channel  
15:32:12 INFO  : plnx-install-location is set to ''
15:32:12 INFO  : Successfully done query RDI_DATADIR 
15:32:12 INFO  : Successfully done setting workspace for the tool. 
15:43:41 INFO  : Result from executing command 'getProjects': logicanalyze
15:43:41 INFO  : Result from executing command 'getPlatforms': 
15:43:41 WARN  : An unexpected exception occurred in the module 'platform project logging'
15:43:41 INFO  : Platform 'logicanalyze' is added to custom repositories.
15:44:00 INFO  : Platform 'logicanalyze' is added to custom repositories.
15:48:11 INFO  : Result from executing command 'getProjects': logicanalyze
15:48:11 INFO  : Result from executing command 'getPlatforms': logicanalyze|E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/logicanalyze.xpfm
15:48:11 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:49:23 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:50:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:03 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:50:03 INFO  : 'jtag frequency' command is executed.
15:50:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:50:07 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:50:08 INFO  : Context for processor 'microblaze_0' is selected.
15:50:09 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:50:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:50:10 INFO  : Context for processor 'microblaze_0' is selected.
15:50:10 INFO  : System reset is completed.
15:50:13 INFO  : 'after 3000' command is executed.
15:50:13 INFO  : Context for processor 'microblaze_0' is selected.
15:50:14 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:50:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:50:15 INFO  : Context for processor 'microblaze_0' is selected.
15:50:15 INFO  : 'con' command is executed.
15:50:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:50:15 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:11:39 INFO  : Disconnected from the channel tcfchan#2.
20:25:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
20:25:55 INFO  : Registering command handlers for Vitis TCF services
20:25:55 INFO  : Platform repository initialization has completed.
20:25:55 INFO  : XSCT server has started successfully.
20:25:55 INFO  : plnx-install-location is set to ''
20:25:56 INFO  : Successfully done setting XSCT server connection channel  
20:25:56 INFO  : Successfully done query RDI_DATADIR 
20:25:56 INFO  : Successfully done setting workspace for the tool. 
20:51:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:49 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:51:50 INFO  : 'jtag frequency' command is executed.
20:51:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:51:53 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:51:54 INFO  : Context for processor 'microblaze_0' is selected.
20:51:54 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:51:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:51:55 INFO  : Context for processor 'microblaze_0' is selected.
20:51:56 INFO  : System reset is completed.
20:51:59 INFO  : 'after 3000' command is executed.
20:51:59 INFO  : Context for processor 'microblaze_0' is selected.
20:51:59 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:51:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:52:00 INFO  : Context for processor 'microblaze_0' is selected.
20:52:00 INFO  : 'con' command is executed.
20:52:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:52:00 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:52:56 INFO  : Disconnected from the channel tcfchan#1.
20:52:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:53:06 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:53:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:13 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:53:13 INFO  : 'jtag frequency' command is executed.
20:53:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:53:15 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:53:15 INFO  : Context for processor 'microblaze_0' is selected.
20:53:23 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:53:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:53:23 INFO  : Context for processor 'microblaze_0' is selected.
20:53:24 INFO  : System reset is completed.
20:53:27 INFO  : 'after 3000' command is executed.
20:53:27 INFO  : Context for processor 'microblaze_0' is selected.
20:53:27 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:53:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:53:28 INFO  : Context for processor 'microblaze_0' is selected.
20:53:28 INFO  : 'con' command is executed.
20:53:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:53:28 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
22:21:56 INFO  : Disconnected from the channel tcfchan#2.
16:57:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
16:57:23 INFO  : Registering command handlers for Vitis TCF services
16:57:23 INFO  : Platform repository initialization has completed.
16:57:24 INFO  : XSCT server has started successfully.
16:57:24 INFO  : Successfully done setting XSCT server connection channel  
16:57:24 INFO  : plnx-install-location is set to ''
16:57:24 INFO  : Successfully done setting workspace for the tool. 
16:57:24 INFO  : Successfully done query RDI_DATADIR 
16:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:48 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:57:48 INFO  : 'jtag frequency' command is executed.
16:57:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:57:52 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:57:53 INFO  : Context for processor 'microblaze_0' is selected.
16:57:53 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:57:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:57:55 INFO  : Context for processor 'microblaze_0' is selected.
16:57:55 INFO  : System reset is completed.
16:57:58 INFO  : 'after 3000' command is executed.
16:57:58 INFO  : Context for processor 'microblaze_0' is selected.
16:57:58 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:57:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:57:59 INFO  : Context for processor 'microblaze_0' is selected.
16:58:00 INFO  : 'con' command is executed.
16:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:58:00 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:58:16 INFO  : Disconnected from the channel tcfchan#1.
16:58:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:58:27 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:58:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:32 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:58:32 INFO  : 'jtag frequency' command is executed.
16:58:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:58:34 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:58:34 INFO  : Context for processor 'microblaze_0' is selected.
16:58:42 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:58:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:58:42 INFO  : Context for processor 'microblaze_0' is selected.
16:58:43 INFO  : System reset is completed.
16:58:46 INFO  : 'after 3000' command is executed.
16:58:46 INFO  : Context for processor 'microblaze_0' is selected.
16:58:46 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:58:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:58:47 INFO  : Context for processor 'microblaze_0' is selected.
16:58:47 INFO  : 'con' command is executed.
16:58:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:58:47 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:05:11 INFO  : Disconnected from the channel tcfchan#2.
17:05:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:05:22 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:05:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:58 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:05:58 INFO  : 'jtag frequency' command is executed.
17:05:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:06:00 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:06:00 INFO  : Context for processor 'microblaze_0' is selected.
17:06:10 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:06:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:06:10 INFO  : Context for processor 'microblaze_0' is selected.
17:06:10 INFO  : System reset is completed.
17:06:13 INFO  : 'after 3000' command is executed.
17:06:13 INFO  : Context for processor 'microblaze_0' is selected.
17:06:14 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:06:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:06:14 INFO  : Context for processor 'microblaze_0' is selected.
17:06:14 INFO  : 'con' command is executed.
17:06:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:06:14 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:06:37 INFO  : Disconnected from the channel tcfchan#3.
17:06:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:06:47 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:07:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:00 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:07:00 INFO  : 'jtag frequency' command is executed.
17:07:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:07:02 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:07:02 INFO  : Context for processor 'microblaze_0' is selected.
17:07:15 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:07:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:07:15 INFO  : Context for processor 'microblaze_0' is selected.
17:07:15 INFO  : System reset is completed.
17:07:18 INFO  : 'after 3000' command is executed.
17:07:19 INFO  : Context for processor 'microblaze_0' is selected.
17:07:19 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:07:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:07:19 INFO  : Context for processor 'microblaze_0' is selected.
17:07:20 INFO  : 'con' command is executed.
17:07:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:07:20 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:20:57 INFO  : Disconnected from the channel tcfchan#4.
17:20:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:21:07 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:21:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:14 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:21:14 INFO  : 'jtag frequency' command is executed.
17:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:21:15 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:21:16 INFO  : Context for processor 'microblaze_0' is selected.
17:21:25 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:21:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:21:25 INFO  : Context for processor 'microblaze_0' is selected.
17:21:25 INFO  : System reset is completed.
17:21:28 INFO  : 'after 3000' command is executed.
17:21:29 INFO  : Context for processor 'microblaze_0' is selected.
17:21:29 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:21:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:21:30 INFO  : Context for processor 'microblaze_0' is selected.
17:21:30 INFO  : 'con' command is executed.
17:21:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:21:30 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:26:00 INFO  : Disconnected from the channel tcfchan#5.
17:26:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:26:10 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:26:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:17 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:26:17 INFO  : 'jtag frequency' command is executed.
17:26:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:26:19 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:26:19 INFO  : Context for processor 'microblaze_0' is selected.
17:26:30 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:26:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:26:30 INFO  : Context for processor 'microblaze_0' is selected.
17:26:30 INFO  : System reset is completed.
17:26:33 INFO  : 'after 3000' command is executed.
17:26:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:33 INFO  : Context for processor 'microblaze_0' is selected.
17:26:34 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:26:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:26:35 INFO  : Context for processor 'microblaze_0' is selected.
17:26:35 INFO  : 'con' command is executed.
17:26:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:26:35 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:26:35 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:26:35 INFO  : 'jtag frequency' command is executed.
17:26:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:26:38 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:26:38 INFO  : Context for processor 'microblaze_0' is selected.
17:26:38 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:26:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:26:38 INFO  : Context for processor 'microblaze_0' is selected.
17:26:38 INFO  : System reset is completed.
17:26:41 INFO  : 'after 3000' command is executed.
17:26:41 INFO  : Context for processor 'microblaze_0' is selected.
17:26:42 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:26:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:26:42 INFO  : Context for processor 'microblaze_0' is selected.
17:26:42 INFO  : 'con' command is executed.
17:26:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:26:42 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:34:13 INFO  : Disconnected from the channel tcfchan#6.
17:34:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:15 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:34:15 INFO  : 'jtag frequency' command is executed.
17:34:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:34:17 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:34:17 INFO  : Context for processor 'microblaze_0' is selected.
17:34:26 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:34:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:34:26 INFO  : Context for processor 'microblaze_0' is selected.
17:34:26 INFO  : System reset is completed.
17:34:30 INFO  : 'after 3000' command is executed.
17:34:30 INFO  : Context for processor 'microblaze_0' is selected.
17:34:30 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:34:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:34:30 INFO  : Context for processor 'microblaze_0' is selected.
17:34:31 INFO  : 'con' command is executed.
17:34:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:34:31 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:36:16 INFO  : Disconnected from the channel tcfchan#7.
17:36:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:17 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:36:17 INFO  : 'jtag frequency' command is executed.
17:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:36:19 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:36:20 INFO  : Context for processor 'microblaze_0' is selected.
17:36:29 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:36:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:36:29 INFO  : Context for processor 'microblaze_0' is selected.
17:36:29 INFO  : System reset is completed.
17:36:32 INFO  : 'after 3000' command is executed.
17:36:33 INFO  : Context for processor 'microblaze_0' is selected.
17:36:33 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:36:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:36:34 INFO  : Context for processor 'microblaze_0' is selected.
17:36:34 INFO  : 'con' command is executed.
17:36:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:36:34 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:39:11 INFO  : Disconnected from the channel tcfchan#8.
20:19:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
20:19:41 INFO  : Platform repository initialization has completed.
20:19:41 INFO  : Registering command handlers for Vitis TCF services
20:19:41 INFO  : XSCT server has started successfully.
20:19:43 INFO  : plnx-install-location is set to ''
20:19:43 INFO  : Successfully done setting XSCT server connection channel  
20:19:43 INFO  : Successfully done query RDI_DATADIR 
20:19:43 INFO  : Successfully done setting workspace for the tool. 
13:51:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
13:51:22 INFO  : Platform repository initialization has completed.
13:51:22 INFO  : Registering command handlers for Vitis TCF services
13:51:23 INFO  : XSCT server has started successfully.
13:51:23 INFO  : plnx-install-location is set to ''
13:51:23 INFO  : Successfully done setting XSCT server connection channel  
13:51:24 INFO  : Successfully done setting workspace for the tool. 
13:51:24 INFO  : Successfully done query RDI_DATADIR 
14:11:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:40 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:11:40 INFO  : 'jtag frequency' command is executed.
14:11:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:11:44 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:11:45 INFO  : Context for processor 'microblaze_0' is selected.
14:11:45 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:11:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:11:47 INFO  : Context for processor 'microblaze_0' is selected.
14:11:47 INFO  : System reset is completed.
14:11:50 INFO  : 'after 3000' command is executed.
14:11:50 INFO  : Context for processor 'microblaze_0' is selected.
14:11:51 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:11:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:11:51 INFO  : Context for processor 'microblaze_0' is selected.
14:11:52 INFO  : 'con' command is executed.
14:11:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:11:52 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:36:13 INFO  : Disconnected from the channel tcfchan#1.
14:36:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:36:24 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:36:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:29 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:36:29 INFO  : 'jtag frequency' command is executed.
14:36:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:36:31 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:36:31 INFO  : Context for processor 'microblaze_0' is selected.
14:36:50 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:36:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:36:50 INFO  : Context for processor 'microblaze_0' is selected.
14:36:51 INFO  : System reset is completed.
14:36:54 INFO  : 'after 3000' command is executed.
14:36:54 INFO  : Context for processor 'microblaze_0' is selected.
14:36:54 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:36:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:36:55 INFO  : Context for processor 'microblaze_0' is selected.
14:36:55 INFO  : 'con' command is executed.
14:36:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:36:55 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:54:05 INFO  : Disconnected from the channel tcfchan#2.
17:34:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
17:34:20 INFO  : Registering command handlers for Vitis TCF services
17:34:20 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_test-Default'. 
Make sure that the application 'test' is built properly for configuration 'Debug' before launching.
17:34:20 INFO  : Platform repository initialization has completed.
17:34:21 INFO  : XSCT server has started successfully.
17:34:22 INFO  : plnx-install-location is set to ''
17:34:22 INFO  : Successfully done setting XSCT server connection channel  
17:34:22 INFO  : Successfully done query RDI_DATADIR 
17:34:22 INFO  : Successfully done setting workspace for the tool. 
17:34:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:35:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:35:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:36:00 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:36:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:16 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:36:16 INFO  : 'jtag frequency' command is executed.
17:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:36:20 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:36:21 INFO  : Context for processor 'microblaze_0' is selected.
17:36:22 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:36:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:36:23 INFO  : Context for processor 'microblaze_0' is selected.
17:36:23 INFO  : System reset is completed.
17:36:26 INFO  : 'after 3000' command is executed.
17:36:26 INFO  : Context for processor 'microblaze_0' is selected.
17:36:26 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:36:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:36:27 INFO  : Context for processor 'microblaze_0' is selected.
17:36:27 INFO  : 'con' command is executed.
17:36:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:36:27 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:36:43 INFO  : Disconnected from the channel tcfchan#1.
17:36:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:44 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:36:45 INFO  : 'jtag frequency' command is executed.
17:36:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:36:46 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:36:47 INFO  : Context for processor 'microblaze_0' is selected.
17:37:02 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:37:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:37:02 INFO  : Context for processor 'microblaze_0' is selected.
17:37:02 INFO  : System reset is completed.
17:37:05 INFO  : 'after 3000' command is executed.
17:37:05 INFO  : Context for processor 'microblaze_0' is selected.
17:37:06 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:37:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:37:06 INFO  : Context for processor 'microblaze_0' is selected.
17:37:07 INFO  : 'con' command is executed.
17:37:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:37:07 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:48:25 INFO  : Disconnected from the channel tcfchan#2.
17:48:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:27 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:48:27 INFO  : 'jtag frequency' command is executed.
17:48:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:48:29 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:48:30 INFO  : Context for processor 'microblaze_0' is selected.
17:48:49 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:48:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:48:49 INFO  : Context for processor 'microblaze_0' is selected.
17:48:49 INFO  : System reset is completed.
17:48:52 INFO  : 'after 3000' command is executed.
17:48:52 INFO  : Context for processor 'microblaze_0' is selected.
17:48:53 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:48:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:48:53 INFO  : Context for processor 'microblaze_0' is selected.
17:48:53 INFO  : 'con' command is executed.
17:48:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:48:53 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:49:16 INFO  : Disconnected from the channel tcfchan#3.
17:49:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:49:27 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:49:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:49 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:49:50 INFO  : 'jtag frequency' command is executed.
17:49:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:49:51 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:49:52 INFO  : Context for processor 'microblaze_0' is selected.
17:50:06 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:50:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:50:06 INFO  : Context for processor 'microblaze_0' is selected.
17:50:06 INFO  : System reset is completed.
17:50:09 INFO  : 'after 3000' command is executed.
17:50:10 INFO  : Context for processor 'microblaze_0' is selected.
17:50:10 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:50:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:50:11 INFO  : Context for processor 'microblaze_0' is selected.
17:50:11 INFO  : 'con' command is executed.
17:50:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:50:11 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:07:02 INFO  : Disconnected from the channel tcfchan#4.
20:07:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:04 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:07:04 INFO  : 'jtag frequency' command is executed.
20:07:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:07:05 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:07:06 INFO  : Context for processor 'microblaze_0' is selected.
20:07:18 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:07:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:07:18 INFO  : Context for processor 'microblaze_0' is selected.
20:07:18 INFO  : System reset is completed.
20:07:21 INFO  : 'after 3000' command is executed.
20:07:21 INFO  : Context for processor 'microblaze_0' is selected.
20:07:21 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:07:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:07:22 INFO  : Context for processor 'microblaze_0' is selected.
20:07:22 INFO  : 'con' command is executed.
20:07:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:07:22 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:07:37 INFO  : Disconnected from the channel tcfchan#5.
20:07:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:07:47 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:07:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:55 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:07:55 INFO  : 'jtag frequency' command is executed.
20:07:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:07:56 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:07:57 INFO  : Context for processor 'microblaze_0' is selected.
20:08:08 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:08:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:08:08 INFO  : Context for processor 'microblaze_0' is selected.
20:08:08 INFO  : System reset is completed.
20:08:11 INFO  : 'after 3000' command is executed.
20:08:11 INFO  : Context for processor 'microblaze_0' is selected.
20:08:12 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:08:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:08:12 INFO  : Context for processor 'microblaze_0' is selected.
20:08:13 INFO  : 'con' command is executed.
20:08:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:08:13 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:36:51 INFO  : Disconnected from the channel tcfchan#6.
20:36:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:52 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:36:52 INFO  : 'jtag frequency' command is executed.
20:36:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:36:54 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:36:54 INFO  : Context for processor 'microblaze_0' is selected.
20:37:07 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:37:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:37:07 INFO  : Context for processor 'microblaze_0' is selected.
20:37:07 INFO  : System reset is completed.
20:37:11 INFO  : 'after 3000' command is executed.
20:37:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:11 INFO  : Context for processor 'microblaze_0' is selected.
20:37:11 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:37:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:37:12 INFO  : Context for processor 'microblaze_0' is selected.
20:37:12 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:37:13 INFO  : 'con' command is executed.
20:37:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:37:13 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:37:13 INFO  : 'jtag frequency' command is executed.
20:37:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:37:15 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:37:16 INFO  : Context for processor 'microblaze_0' is selected.
20:37:16 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:37:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:37:16 INFO  : Context for processor 'microblaze_0' is selected.
20:37:16 INFO  : System reset is completed.
20:37:19 INFO  : 'after 3000' command is executed.
20:37:19 INFO  : Context for processor 'microblaze_0' is selected.
20:37:19 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:37:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:37:20 INFO  : Context for processor 'microblaze_0' is selected.
20:37:20 INFO  : 'con' command is executed.
20:37:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:37:20 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:42:36 INFO  : Disconnected from the channel tcfchan#7.
14:52:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
14:52:21 INFO  : XSCT server has started successfully.
14:52:21 INFO  : Successfully done setting XSCT server connection channel  
14:52:21 INFO  : plnx-install-location is set to ''
14:52:21 INFO  : Successfully done setting workspace for the tool. 
14:52:22 INFO  : Platform repository initialization has completed.
14:52:22 INFO  : Registering command handlers for Vitis TCF services
14:52:22 INFO  : Successfully done query RDI_DATADIR 
14:52:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:46 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:52:47 INFO  : 'jtag frequency' command is executed.
14:52:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:52:50 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:52:51 INFO  : Context for processor 'microblaze_0' is selected.
14:52:51 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:52:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:52:52 INFO  : Context for processor 'microblaze_0' is selected.
14:52:53 INFO  : System reset is completed.
14:52:56 INFO  : 'after 3000' command is executed.
14:52:56 INFO  : Context for processor 'microblaze_0' is selected.
14:52:56 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:52:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:52:57 INFO  : Context for processor 'microblaze_0' is selected.
14:52:57 INFO  : 'con' command is executed.
14:52:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:52:57 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:53:38 INFO  : Disconnected from the channel tcfchan#1.
14:53:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:53:49 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:53:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:53 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:53:53 INFO  : 'jtag frequency' command is executed.
14:53:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:53:55 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:53:55 INFO  : Context for processor 'microblaze_0' is selected.
14:54:04 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:54:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:54:05 INFO  : Context for processor 'microblaze_0' is selected.
14:54:05 INFO  : System reset is completed.
14:54:08 INFO  : 'after 3000' command is executed.
14:54:08 INFO  : Context for processor 'microblaze_0' is selected.
14:54:08 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:54:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:54:09 INFO  : Context for processor 'microblaze_0' is selected.
14:54:09 INFO  : 'con' command is executed.
14:54:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:54:09 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:04:33 INFO  : Disconnected from the channel tcfchan#2.
16:14:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
16:14:57 INFO  : Registering command handlers for Vitis TCF services
16:14:57 INFO  : Platform repository initialization has completed.
16:14:58 INFO  : XSCT server has started successfully.
16:14:58 INFO  : plnx-install-location is set to ''
16:14:58 INFO  : Successfully done setting XSCT server connection channel  
16:14:58 INFO  : Successfully done query RDI_DATADIR 
16:14:58 INFO  : Successfully done setting workspace for the tool. 
16:15:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:11 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:15:11 INFO  : 'jtag frequency' command is executed.
16:15:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:15:14 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:15:15 INFO  : Context for processor 'microblaze_0' is selected.
16:15:15 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:15:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:15:16 INFO  : Context for processor 'microblaze_0' is selected.
16:15:16 INFO  : System reset is completed.
16:15:19 INFO  : 'after 3000' command is executed.
16:15:20 INFO  : Context for processor 'microblaze_0' is selected.
16:15:21 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:15:21 INFO  : Context for processor 'microblaze_0' is selected.
16:15:21 INFO  : 'con' command is executed.
16:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:15:21 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:15:47 INFO  : Disconnected from the channel tcfchan#1.
16:15:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:48 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:15:48 INFO  : 'jtag frequency' command is executed.
16:15:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:15:49 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:15:50 INFO  : Context for processor 'microblaze_0' is selected.
16:15:55 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:15:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:15:55 INFO  : Context for processor 'microblaze_0' is selected.
16:15:55 INFO  : System reset is completed.
16:15:58 INFO  : 'after 3000' command is executed.
16:15:58 INFO  : Context for processor 'microblaze_0' is selected.
16:15:58 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:15:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:15:59 INFO  : Context for processor 'microblaze_0' is selected.
16:15:59 INFO  : 'con' command is executed.
16:15:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:15:59 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:04:50 INFO  : Disconnected from the channel tcfchan#2.
12:18:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
12:18:32 INFO  : Platform repository initialization has completed.
12:18:32 INFO  : Registering command handlers for Vitis TCF services
12:18:32 INFO  : XSCT server has started successfully.
12:18:33 INFO  : plnx-install-location is set to ''
12:18:33 INFO  : Successfully done setting XSCT server connection channel  
12:18:33 INFO  : Successfully done query RDI_DATADIR 
12:18:33 INFO  : Successfully done setting workspace for the tool. 
12:21:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:51 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:21:51 INFO  : 'jtag frequency' command is executed.
12:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:21:55 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:21:57 INFO  : Context for processor 'microblaze_0' is selected.
12:21:57 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:21:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:21:58 INFO  : Context for processor 'microblaze_0' is selected.
12:21:59 INFO  : System reset is completed.
12:22:02 INFO  : 'after 3000' command is executed.
12:22:02 INFO  : Context for processor 'microblaze_0' is selected.
12:22:03 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:22:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:22:03 INFO  : Context for processor 'microblaze_0' is selected.
12:22:03 INFO  : 'con' command is executed.
12:22:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:22:03 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:22:42 INFO  : Disconnected from the channel tcfchan#1.
12:22:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:23:01 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:23:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:21 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:23:21 INFO  : 'jtag frequency' command is executed.
12:23:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:23:24 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:23:25 INFO  : Context for processor 'microblaze_0' is selected.
12:23:33 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:23:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:23:33 INFO  : Context for processor 'microblaze_0' is selected.
12:23:33 INFO  : System reset is completed.
12:23:36 INFO  : 'after 3000' command is executed.
12:23:36 INFO  : Context for processor 'microblaze_0' is selected.
12:23:37 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:23:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:23:38 INFO  : Context for processor 'microblaze_0' is selected.
12:23:38 INFO  : 'con' command is executed.
12:23:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:23:38 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:31:14 INFO  : Disconnected from the channel tcfchan#2.
17:31:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:15 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:31:15 INFO  : 'jtag frequency' command is executed.
17:31:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:31:17 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:31:17 INFO  : Context for processor 'microblaze_0' is selected.
17:31:34 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:31:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:31:34 INFO  : Context for processor 'microblaze_0' is selected.
17:31:34 INFO  : System reset is completed.
17:31:37 INFO  : 'after 3000' command is executed.
17:31:37 INFO  : Context for processor 'microblaze_0' is selected.
17:31:38 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:31:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:31:38 INFO  : Context for processor 'microblaze_0' is selected.
17:31:38 INFO  : 'con' command is executed.
17:31:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:31:38 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:32:17 INFO  : Disconnected from the channel tcfchan#3.
17:32:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:19 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:32:19 INFO  : 'jtag frequency' command is executed.
17:32:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:32:21 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:32:21 INFO  : Context for processor 'microblaze_0' is selected.
17:32:39 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:32:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:32:39 INFO  : Context for processor 'microblaze_0' is selected.
17:32:40 INFO  : System reset is completed.
17:32:43 INFO  : 'after 3000' command is executed.
17:32:43 INFO  : Context for processor 'microblaze_0' is selected.
17:32:43 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:32:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:32:44 INFO  : Context for processor 'microblaze_0' is selected.
17:32:44 INFO  : 'con' command is executed.
17:32:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:32:44 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
23:20:30 INFO  : Disconnected from the channel tcfchan#4.
19:50:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
19:50:35 INFO  : Registering command handlers for Vitis TCF services
19:50:35 INFO  : Platform repository initialization has completed.
19:50:36 INFO  : XSCT server has started successfully.
19:50:36 INFO  : Successfully done setting XSCT server connection channel  
19:50:36 INFO  : plnx-install-location is set to ''
19:50:37 INFO  : Successfully done setting workspace for the tool. 
19:50:37 INFO  : Successfully done query RDI_DATADIR 
19:51:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:14 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:51:14 INFO  : 'jtag frequency' command is executed.
19:51:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:51:17 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:51:17 INFO  : Context for processor 'microblaze_0' is selected.
19:51:18 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:51:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:51:18 INFO  : Context for processor 'microblaze_0' is selected.
19:51:19 INFO  : System reset is completed.
19:51:22 INFO  : 'after 3000' command is executed.
19:51:22 INFO  : Context for processor 'microblaze_0' is selected.
19:51:23 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:51:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:51:24 INFO  : Context for processor 'microblaze_0' is selected.
19:51:24 INFO  : 'con' command is executed.
19:51:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:51:24 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:52:06 INFO  : Disconnected from the channel tcfchan#1.
19:52:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:52:16 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:52:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:34 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:52:34 INFO  : 'jtag frequency' command is executed.
19:52:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:52:36 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:52:36 INFO  : Context for processor 'microblaze_0' is selected.
19:52:41 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:52:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:52:41 INFO  : Context for processor 'microblaze_0' is selected.
19:52:41 INFO  : System reset is completed.
19:52:44 INFO  : 'after 3000' command is executed.
19:52:44 INFO  : Context for processor 'microblaze_0' is selected.
19:52:44 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:52:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:52:45 INFO  : Context for processor 'microblaze_0' is selected.
19:52:45 INFO  : 'con' command is executed.
19:52:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:52:45 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:42:13 INFO  : Disconnected from the channel tcfchan#2.
14:21:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
14:21:56 INFO  : XSCT server has started successfully.
14:21:56 INFO  : plnx-install-location is set to ''
14:21:56 INFO  : Successfully done setting XSCT server connection channel  
14:21:56 INFO  : Successfully done setting workspace for the tool. 
14:21:57 INFO  : Platform repository initialization has completed.
14:21:57 INFO  : Registering command handlers for Vitis TCF services
14:21:58 INFO  : Successfully done query RDI_DATADIR 
14:22:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:10 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:22:10 INFO  : 'jtag frequency' command is executed.
14:22:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:22:13 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:22:14 INFO  : Context for processor 'microblaze_0' is selected.
14:22:14 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:22:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:22:14 INFO  : Context for processor 'microblaze_0' is selected.
14:22:14 INFO  : System reset is completed.
14:22:17 INFO  : 'after 3000' command is executed.
14:22:18 INFO  : Context for processor 'microblaze_0' is selected.
14:22:19 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:22:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:22:20 INFO  : Context for processor 'microblaze_0' is selected.
14:22:20 INFO  : 'con' command is executed.
14:22:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:22:20 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:22:54 INFO  : Disconnected from the channel tcfchan#1.
14:22:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:23:04 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:24:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:38 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:24:38 INFO  : 'jtag frequency' command is executed.
14:24:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:24:40 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:24:40 INFO  : Context for processor 'microblaze_0' is selected.
14:24:46 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:24:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:24:46 INFO  : Context for processor 'microblaze_0' is selected.
14:24:46 INFO  : System reset is completed.
14:24:49 INFO  : 'after 3000' command is executed.
14:24:49 INFO  : Context for processor 'microblaze_0' is selected.
14:24:49 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:24:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:24:50 INFO  : Context for processor 'microblaze_0' is selected.
14:24:50 INFO  : 'con' command is executed.
14:24:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:24:50 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:42:55 INFO  : Disconnected from the channel tcfchan#2.
14:42:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:43:06 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:43:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:47 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:43:47 INFO  : 'jtag frequency' command is executed.
14:43:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:43:49 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:43:49 INFO  : Context for processor 'microblaze_0' is selected.
14:43:55 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:43:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:43:55 INFO  : Context for processor 'microblaze_0' is selected.
14:43:55 INFO  : System reset is completed.
14:43:58 INFO  : 'after 3000' command is executed.
14:43:58 INFO  : Context for processor 'microblaze_0' is selected.
14:43:58 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:43:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:43:59 INFO  : Context for processor 'microblaze_0' is selected.
14:43:59 INFO  : 'con' command is executed.
14:43:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:43:59 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:57:06 INFO  : Disconnected from the channel tcfchan#3.
16:50:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
16:50:21 INFO  : Registering command handlers for Vitis TCF services
16:50:21 INFO  : Platform repository initialization has completed.
16:50:23 INFO  : XSCT server has started successfully.
16:50:38 INFO  : plnx-install-location is set to ''
16:50:38 INFO  : Successfully done setting XSCT server connection channel  
16:50:38 INFO  : Successfully done setting workspace for the tool. 
16:50:38 INFO  : Successfully done query RDI_DATADIR 
16:50:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:51:03 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:52:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:11 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:52:11 INFO  : 'jtag frequency' command is executed.
16:52:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:52:13 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:52:13 INFO  : Context for processor 'microblaze_0' is selected.
16:52:13 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:52:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:52:13 INFO  : Context for processor 'microblaze_0' is selected.
16:52:13 INFO  : System reset is completed.
16:52:16 INFO  : 'after 3000' command is executed.
16:52:16 INFO  : Context for processor 'microblaze_0' is selected.
16:52:17 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:52:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:52:18 INFO  : Context for processor 'microblaze_0' is selected.
16:52:18 INFO  : 'con' command is executed.
16:52:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:52:18 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:53:06 INFO  : Disconnected from the channel tcfchan#1.
16:53:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:08 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:53:08 INFO  : 'jtag frequency' command is executed.
16:53:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:53:10 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:53:10 INFO  : Context for processor 'microblaze_0' is selected.
16:53:23 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:53:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:53:23 INFO  : Context for processor 'microblaze_0' is selected.
16:53:23 INFO  : System reset is completed.
16:53:26 INFO  : 'after 3000' command is executed.
16:53:26 INFO  : Context for processor 'microblaze_0' is selected.
16:53:26 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:53:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:53:27 INFO  : Context for processor 'microblaze_0' is selected.
16:53:27 INFO  : 'con' command is executed.
16:53:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:53:27 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:56:19 INFO  : Disconnected from the channel tcfchan#2.
12:47:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
12:47:07 INFO  : XSCT server has started successfully.
12:47:07 INFO  : plnx-install-location is set to ''
12:47:07 INFO  : Successfully done setting XSCT server connection channel  
12:47:07 INFO  : Successfully done setting workspace for the tool. 
12:47:09 INFO  : Platform repository initialization has completed.
12:47:09 INFO  : Registering command handlers for Vitis TCF services
12:47:09 INFO  : Successfully done query RDI_DATADIR 
12:47:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:25 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:47:25 INFO  : 'jtag frequency' command is executed.
12:47:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:47:28 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:47:30 INFO  : Context for processor 'microblaze_0' is selected.
12:47:30 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:47:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:47:31 INFO  : Context for processor 'microblaze_0' is selected.
12:47:31 INFO  : System reset is completed.
12:47:34 INFO  : 'after 3000' command is executed.
12:47:34 INFO  : Context for processor 'microblaze_0' is selected.
12:47:34 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:47:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:47:35 INFO  : Context for processor 'microblaze_0' is selected.
12:47:35 INFO  : 'con' command is executed.
12:47:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:47:35 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:48:21 INFO  : Disconnected from the channel tcfchan#1.
12:48:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:48:31 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:48:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:38 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:48:39 INFO  : 'jtag frequency' command is executed.
12:48:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:48:40 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:48:40 INFO  : Context for processor 'microblaze_0' is selected.
12:48:48 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:48:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:48:48 INFO  : Context for processor 'microblaze_0' is selected.
12:48:49 INFO  : System reset is completed.
12:48:52 INFO  : 'after 3000' command is executed.
12:48:52 INFO  : Context for processor 'microblaze_0' is selected.
12:48:52 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:48:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:48:53 INFO  : Context for processor 'microblaze_0' is selected.
12:48:53 INFO  : 'con' command is executed.
12:48:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:48:53 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:04:46 INFO  : Disconnected from the channel tcfchan#2.
13:37:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
13:37:12 INFO  : Platform repository initialization has completed.
13:37:12 INFO  : Registering command handlers for Vitis TCF services
13:37:13 INFO  : XSCT server has started successfully.
13:37:13 INFO  : Successfully done setting XSCT server connection channel  
13:37:13 INFO  : plnx-install-location is set to ''
13:37:14 INFO  : Successfully done setting workspace for the tool. 
13:37:14 INFO  : Successfully done query RDI_DATADIR 
13:37:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:52 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:37:53 INFO  : 'jtag frequency' command is executed.
13:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:37:57 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:37:58 INFO  : Context for processor 'microblaze_0' is selected.
13:37:58 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:37:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:38:00 INFO  : Context for processor 'microblaze_0' is selected.
13:38:00 INFO  : System reset is completed.
13:38:03 INFO  : 'after 3000' command is executed.
13:38:03 INFO  : Context for processor 'microblaze_0' is selected.
13:38:04 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:38:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:38:04 INFO  : Context for processor 'microblaze_0' is selected.
13:38:05 INFO  : 'con' command is executed.
13:38:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:38:05 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:38:31 INFO  : Disconnected from the channel tcfchan#1.
13:38:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:33 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:38:33 INFO  : 'jtag frequency' command is executed.
13:38:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:38:35 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:38:35 INFO  : Context for processor 'microblaze_0' is selected.
13:38:57 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:38:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:38:57 INFO  : Context for processor 'microblaze_0' is selected.
13:38:57 INFO  : System reset is completed.
13:39:00 INFO  : 'after 3000' command is executed.
13:39:01 INFO  : Context for processor 'microblaze_0' is selected.
13:39:01 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:39:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:39:02 INFO  : Context for processor 'microblaze_0' is selected.
13:39:02 INFO  : 'con' command is executed.
13:39:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:39:02 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:30:05 INFO  : Disconnected from the channel tcfchan#2.
15:15:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
15:15:36 INFO  : Registering command handlers for Vitis TCF services
15:15:36 INFO  : Platform repository initialization has completed.
15:15:37 INFO  : XSCT server has started successfully.
15:15:37 INFO  : Successfully done setting XSCT server connection channel  
15:15:38 INFO  : plnx-install-location is set to ''
15:15:38 INFO  : Successfully done setting workspace for the tool. 
15:15:38 INFO  : Successfully done query RDI_DATADIR 
15:16:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:56 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:16:56 INFO  : 'jtag frequency' command is executed.
15:16:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:17:00 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:17:01 INFO  : Context for processor 'microblaze_0' is selected.
15:17:01 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:17:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:17:02 INFO  : Context for processor 'microblaze_0' is selected.
15:17:02 INFO  : System reset is completed.
15:17:05 INFO  : 'after 3000' command is executed.
15:17:05 INFO  : Context for processor 'microblaze_0' is selected.
15:17:06 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:17:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:17:07 INFO  : Context for processor 'microblaze_0' is selected.
15:17:07 INFO  : 'con' command is executed.
15:17:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:17:07 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:17:51 INFO  : Disconnected from the channel tcfchan#1.
15:17:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:52 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:17:52 INFO  : 'jtag frequency' command is executed.
15:17:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:17:54 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:17:54 INFO  : Context for processor 'microblaze_0' is selected.
15:18:03 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:18:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:18:03 INFO  : Context for processor 'microblaze_0' is selected.
15:18:03 INFO  : System reset is completed.
15:18:06 INFO  : 'after 3000' command is executed.
15:18:06 INFO  : Context for processor 'microblaze_0' is selected.
15:18:06 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:18:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:18:07 INFO  : Context for processor 'microblaze_0' is selected.
15:18:07 INFO  : 'con' command is executed.
15:18:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:18:07 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:18:46 INFO  : Disconnected from the channel tcfchan#2.
15:18:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:47 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:18:47 INFO  : 'jtag frequency' command is executed.
15:18:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:18:49 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:18:49 INFO  : Context for processor 'microblaze_0' is selected.
15:18:58 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:18:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:18:58 INFO  : Context for processor 'microblaze_0' is selected.
15:18:58 INFO  : System reset is completed.
15:19:01 INFO  : 'after 3000' command is executed.
15:19:01 INFO  : Context for processor 'microblaze_0' is selected.
15:19:02 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:19:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:19:02 INFO  : Context for processor 'microblaze_0' is selected.
15:19:03 INFO  : 'con' command is executed.
15:19:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:19:03 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:22:01 INFO  : Disconnected from the channel tcfchan#3.
13:30:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
13:30:55 INFO  : Registering command handlers for Vitis TCF services
13:30:56 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_test-Default'. 
Make sure that the application 'test' is built properly for configuration 'Debug' before launching.
13:30:56 INFO  : Platform repository initialization has completed.
13:30:56 INFO  : XSCT server has started successfully.
13:30:56 INFO  : plnx-install-location is set to ''
13:30:56 INFO  : Successfully done setting XSCT server connection channel  
13:30:56 INFO  : Successfully done query RDI_DATADIR 
13:30:56 INFO  : Successfully done setting workspace for the tool. 
13:31:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:15 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:31:16 INFO  : 'jtag frequency' command is executed.
13:31:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:31:19 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:31:20 INFO  : Context for processor 'microblaze_0' is selected.
13:31:20 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:31:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:31:22 INFO  : Context for processor 'microblaze_0' is selected.
13:31:22 INFO  : System reset is completed.
13:31:25 INFO  : 'after 3000' command is executed.
13:31:25 INFO  : Context for processor 'microblaze_0' is selected.
13:31:25 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:31:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:31:26 INFO  : Context for processor 'microblaze_0' is selected.
13:31:26 INFO  : 'con' command is executed.
13:31:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:31:26 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:31:43 INFO  : Disconnected from the channel tcfchan#1.
13:31:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:44 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:31:45 INFO  : 'jtag frequency' command is executed.
13:31:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:31:46 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:31:47 INFO  : Context for processor 'microblaze_0' is selected.
13:31:55 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:31:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:31:55 INFO  : Context for processor 'microblaze_0' is selected.
13:31:55 INFO  : System reset is completed.
13:31:58 INFO  : 'after 3000' command is executed.
13:31:58 INFO  : Context for processor 'microblaze_0' is selected.
13:31:59 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:31:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:31:59 INFO  : Context for processor 'microblaze_0' is selected.
13:31:59 INFO  : 'con' command is executed.
13:31:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:32:00 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:54:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
20:54:24 INFO  : Platform repository initialization has completed.
20:54:25 INFO  : Registering command handlers for Vitis TCF services
20:54:28 INFO  : XSCT server has started successfully.
20:54:28 INFO  : Successfully done setting XSCT server connection channel  
20:54:29 INFO  : plnx-install-location is set to ''
20:54:29 INFO  : Successfully done setting workspace for the tool. 
20:54:29 INFO  : Successfully done query RDI_DATADIR 
20:54:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:52 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:54:52 INFO  : 'jtag frequency' command is executed.
20:54:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:54:56 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:54:57 INFO  : Context for processor 'microblaze_0' is selected.
20:54:57 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:54:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:54:59 INFO  : Context for processor 'microblaze_0' is selected.
20:54:59 INFO  : System reset is completed.
20:55:02 INFO  : 'after 3000' command is executed.
20:55:02 INFO  : Context for processor 'microblaze_0' is selected.
20:55:03 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:55:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:55:03 INFO  : Context for processor 'microblaze_0' is selected.
20:55:03 INFO  : 'con' command is executed.
20:55:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:55:03 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:55:39 INFO  : Disconnected from the channel tcfchan#1.
20:55:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:41 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:55:41 INFO  : 'jtag frequency' command is executed.
20:55:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:55:43 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:55:43 INFO  : Context for processor 'microblaze_0' is selected.
20:55:51 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:55:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:55:51 INFO  : Context for processor 'microblaze_0' is selected.
20:55:51 INFO  : System reset is completed.
20:55:54 INFO  : 'after 3000' command is executed.
20:55:55 INFO  : Context for processor 'microblaze_0' is selected.
20:55:55 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:55:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:55:55 INFO  : Context for processor 'microblaze_0' is selected.
20:55:56 INFO  : 'con' command is executed.
20:55:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:55:56 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:57:39 INFO  : Disconnected from the channel tcfchan#2.
12:58:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
12:58:10 INFO  : XSCT server has started successfully.
12:58:10 INFO  : Successfully done setting XSCT server connection channel  
12:58:10 INFO  : plnx-install-location is set to ''
12:58:10 INFO  : Successfully done setting workspace for the tool. 
12:58:10 INFO  : Platform repository initialization has completed.
12:58:11 INFO  : Registering command handlers for Vitis TCF services
12:58:11 INFO  : Successfully done query RDI_DATADIR 
12:58:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:29 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:58:30 INFO  : 'jtag frequency' command is executed.
12:58:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:58:33 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:58:34 INFO  : Context for processor 'microblaze_0' is selected.
12:58:34 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:58:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:58:35 INFO  : Context for processor 'microblaze_0' is selected.
12:58:36 INFO  : System reset is completed.
12:58:39 INFO  : 'after 3000' command is executed.
12:58:39 INFO  : Context for processor 'microblaze_0' is selected.
12:58:39 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:58:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:58:40 INFO  : Context for processor 'microblaze_0' is selected.
12:58:40 INFO  : 'con' command is executed.
12:58:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:58:40 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:59:19 INFO  : Disconnected from the channel tcfchan#1.
12:59:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:21 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:59:21 INFO  : 'jtag frequency' command is executed.
12:59:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:59:23 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:59:23 INFO  : Context for processor 'microblaze_0' is selected.
12:59:32 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:59:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:59:32 INFO  : Context for processor 'microblaze_0' is selected.
12:59:32 INFO  : System reset is completed.
12:59:35 INFO  : 'after 3000' command is executed.
12:59:35 INFO  : Context for processor 'microblaze_0' is selected.
12:59:36 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:59:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:59:36 INFO  : Context for processor 'microblaze_0' is selected.
12:59:36 INFO  : 'con' command is executed.
12:59:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:59:36 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:10:58 INFO  : Disconnected from the channel tcfchan#2.
14:10:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:00 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:11:00 INFO  : 'jtag frequency' command is executed.
14:11:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:11:02 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:11:02 INFO  : Context for processor 'microblaze_0' is selected.
14:11:12 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:11:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:11:12 INFO  : Context for processor 'microblaze_0' is selected.
14:11:12 INFO  : System reset is completed.
14:11:15 INFO  : 'after 3000' command is executed.
14:11:15 INFO  : Context for processor 'microblaze_0' is selected.
14:11:15 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:11:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:11:16 INFO  : Context for processor 'microblaze_0' is selected.
14:11:16 INFO  : 'con' command is executed.
14:11:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:11:16 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:11:56 INFO  : Disconnected from the channel tcfchan#3.
14:11:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:58 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:11:58 INFO  : 'jtag frequency' command is executed.
14:11:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:11:59 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:12:00 INFO  : Context for processor 'microblaze_0' is selected.
14:12:08 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:12:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:12:08 INFO  : Context for processor 'microblaze_0' is selected.
14:12:08 INFO  : System reset is completed.
14:12:11 INFO  : 'after 3000' command is executed.
14:12:11 INFO  : Context for processor 'microblaze_0' is selected.
14:12:11 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:12:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:12:12 INFO  : Context for processor 'microblaze_0' is selected.
14:12:12 INFO  : 'con' command is executed.
14:12:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:12:12 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:42:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
17:42:46 INFO  : Platform repository initialization has completed.
17:42:46 INFO  : Registering command handlers for Vitis TCF services
17:42:47 INFO  : XSCT server has started successfully.
17:42:47 INFO  : plnx-install-location is set to ''
17:42:47 INFO  : Successfully done setting XSCT server connection channel  
17:42:47 INFO  : Successfully done setting workspace for the tool. 
17:42:47 INFO  : Successfully done query RDI_DATADIR 
17:43:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:36 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:43:36 INFO  : 'jtag frequency' command is executed.
17:43:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:43:39 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:43:40 INFO  : Context for processor 'microblaze_0' is selected.
17:43:41 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:43:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:43:42 INFO  : Context for processor 'microblaze_0' is selected.
17:43:43 INFO  : System reset is completed.
17:43:46 INFO  : 'after 3000' command is executed.
17:43:46 INFO  : Context for processor 'microblaze_0' is selected.
17:43:46 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:43:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:43:47 INFO  : Context for processor 'microblaze_0' is selected.
17:43:47 INFO  : 'con' command is executed.
17:43:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:43:47 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:45:14 INFO  : Disconnected from the channel tcfchan#1.
17:45:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:45:24 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:45:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:57 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:45:57 INFO  : 'jtag frequency' command is executed.
17:45:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:45:59 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:45:59 INFO  : Context for processor 'microblaze_0' is selected.
17:46:13 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:46:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:46:13 INFO  : Context for processor 'microblaze_0' is selected.
17:46:13 INFO  : System reset is completed.
17:46:16 INFO  : 'after 3000' command is executed.
17:46:16 INFO  : Context for processor 'microblaze_0' is selected.
17:46:17 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:46:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:46:17 INFO  : Context for processor 'microblaze_0' is selected.
17:46:18 INFO  : 'con' command is executed.
17:46:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:46:18 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:01:34 INFO  : Disconnected from the channel tcfchan#2.
21:01:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:01:44 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:01:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:59 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
21:01:59 INFO  : 'jtag frequency' command is executed.
21:01:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
21:02:01 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:02:01 INFO  : Context for processor 'microblaze_0' is selected.
21:02:12 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:02:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:02:12 INFO  : Context for processor 'microblaze_0' is selected.
21:02:12 INFO  : System reset is completed.
21:02:16 INFO  : 'after 3000' command is executed.
21:02:16 INFO  : Context for processor 'microblaze_0' is selected.
21:02:16 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:02:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:02:17 INFO  : Context for processor 'microblaze_0' is selected.
21:02:17 INFO  : 'con' command is executed.
21:02:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:02:17 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:02:47 INFO  : Disconnected from the channel tcfchan#3.
21:02:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:02:57 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:03:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:38 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
21:03:38 INFO  : 'jtag frequency' command is executed.
21:03:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
21:03:40 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:03:40 INFO  : Context for processor 'microblaze_0' is selected.
21:03:51 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:03:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:03:51 INFO  : Context for processor 'microblaze_0' is selected.
21:03:51 INFO  : System reset is completed.
21:03:54 INFO  : 'after 3000' command is executed.
21:03:55 INFO  : Context for processor 'microblaze_0' is selected.
21:03:55 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:03:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:03:55 INFO  : Context for processor 'microblaze_0' is selected.
21:03:56 INFO  : 'con' command is executed.
21:03:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:03:56 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:14:44 INFO  : Disconnected from the channel tcfchan#4.
21:14:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:14:55 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:15:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:03 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
21:15:03 INFO  : 'jtag frequency' command is executed.
21:15:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
21:15:05 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:15:05 INFO  : Context for processor 'microblaze_0' is selected.
21:15:15 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:15:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:15:15 INFO  : Context for processor 'microblaze_0' is selected.
21:15:16 INFO  : System reset is completed.
21:15:19 INFO  : 'after 3000' command is executed.
21:15:19 INFO  : Context for processor 'microblaze_0' is selected.
21:15:19 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:15:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:15:20 INFO  : Context for processor 'microblaze_0' is selected.
21:15:20 INFO  : 'con' command is executed.
21:15:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:15:20 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:15:55 INFO  : Disconnected from the channel tcfchan#5.
21:15:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:16:05 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:16:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:09 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
21:16:09 INFO  : 'jtag frequency' command is executed.
21:16:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
21:16:11 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:16:11 INFO  : Context for processor 'microblaze_0' is selected.
21:16:22 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:16:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:16:22 INFO  : Context for processor 'microblaze_0' is selected.
21:16:22 INFO  : System reset is completed.
21:16:25 INFO  : 'after 3000' command is executed.
21:16:25 INFO  : Context for processor 'microblaze_0' is selected.
21:16:26 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:16:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:16:26 INFO  : Context for processor 'microblaze_0' is selected.
21:16:26 INFO  : 'con' command is executed.
21:16:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:16:26 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:36:15 INFO  : Disconnected from the channel tcfchan#6.
13:49:47 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
13:49:56 INFO  : Platform repository initialization has completed.
13:49:56 INFO  : Registering command handlers for Vitis TCF services
13:49:59 INFO  : XSCT server has started successfully.
13:49:59 INFO  : plnx-install-location is set to ''
13:49:59 INFO  : Successfully done setting XSCT server connection channel  
13:49:59 INFO  : Successfully done query RDI_DATADIR 
13:49:59 INFO  : Successfully done setting workspace for the tool. 
13:51:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:46 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:51:47 INFO  : 'jtag frequency' command is executed.
13:51:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:51:50 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:51:51 INFO  : Context for processor 'microblaze_0' is selected.
13:51:51 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:51:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:51:51 INFO  : Context for processor 'microblaze_0' is selected.
13:51:51 INFO  : System reset is completed.
13:51:54 INFO  : 'after 3000' command is executed.
13:51:55 INFO  : Context for processor 'microblaze_0' is selected.
13:51:55 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:51:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:51:56 INFO  : Context for processor 'microblaze_0' is selected.
13:51:56 INFO  : 'con' command is executed.
13:51:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:51:56 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:03:07 INFO  : Disconnected from the channel tcfchan#1.
14:03:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:03:17 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:05 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:08:05 INFO  : 'jtag frequency' command is executed.
14:08:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:08:06 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:08:06 INFO  : Context for processor 'microblaze_0' is selected.
14:08:13 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:08:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:08:13 INFO  : Context for processor 'microblaze_0' is selected.
14:08:13 INFO  : System reset is completed.
14:08:16 INFO  : 'after 3000' command is executed.
14:08:16 INFO  : Context for processor 'microblaze_0' is selected.
14:08:16 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:08:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:08:17 INFO  : Context for processor 'microblaze_0' is selected.
14:08:17 INFO  : 'con' command is executed.
14:08:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:08:17 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:24:35 INFO  : Disconnected from the channel tcfchan#2.
16:24:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:36 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:24:36 INFO  : 'jtag frequency' command is executed.
16:24:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:24:38 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:24:38 INFO  : Context for processor 'microblaze_0' is selected.
16:24:44 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:24:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:24:44 INFO  : Context for processor 'microblaze_0' is selected.
16:24:44 INFO  : System reset is completed.
16:24:47 INFO  : 'after 3000' command is executed.
16:24:47 INFO  : Context for processor 'microblaze_0' is selected.
16:24:47 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:24:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:24:47 INFO  : Context for processor 'microblaze_0' is selected.
16:24:47 INFO  : 'con' command is executed.
16:24:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:24:47 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:52:40 INFO  : Disconnected from the channel tcfchan#3.
16:52:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:52:50 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:53:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:12 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:53:12 INFO  : 'jtag frequency' command is executed.
16:53:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:53:14 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:53:14 INFO  : Context for processor 'microblaze_0' is selected.
16:53:27 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:53:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:53:27 INFO  : Context for processor 'microblaze_0' is selected.
16:53:27 INFO  : System reset is completed.
16:53:30 INFO  : 'after 3000' command is executed.
16:53:30 INFO  : Context for processor 'microblaze_0' is selected.
16:53:31 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:53:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:53:31 INFO  : Context for processor 'microblaze_0' is selected.
16:53:31 INFO  : 'con' command is executed.
16:53:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:53:31 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:54:38 INFO  : Disconnected from the channel tcfchan#4.
16:54:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:41 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:54:41 INFO  : 'jtag frequency' command is executed.
16:54:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:54:43 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:54:43 INFO  : Context for processor 'microblaze_0' is selected.
16:54:52 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:54:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:54:52 INFO  : Context for processor 'microblaze_0' is selected.
16:54:52 INFO  : System reset is completed.
16:54:55 INFO  : 'after 3000' command is executed.
16:54:55 INFO  : Context for processor 'microblaze_0' is selected.
16:54:55 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:54:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:54:55 INFO  : Context for processor 'microblaze_0' is selected.
16:54:55 INFO  : 'con' command is executed.
16:54:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:54:55 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:55:10 INFO  : Disconnected from the channel tcfchan#5.
16:55:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:55:21 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:55:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:25 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:55:25 INFO  : 'jtag frequency' command is executed.
16:55:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:55:27 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:55:27 INFO  : Context for processor 'microblaze_0' is selected.
16:55:34 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:55:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:55:34 INFO  : Context for processor 'microblaze_0' is selected.
16:55:34 INFO  : System reset is completed.
16:55:37 INFO  : 'after 3000' command is executed.
16:55:37 INFO  : Context for processor 'microblaze_0' is selected.
16:55:38 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:55:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:55:38 INFO  : Context for processor 'microblaze_0' is selected.
16:55:38 INFO  : 'con' command is executed.
16:55:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:55:38 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:25:02 INFO  : Disconnected from the channel tcfchan#6.
17:25:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:25:12 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:25:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:15 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:25:16 INFO  : 'jtag frequency' command is executed.
17:25:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:25:17 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:25:17 INFO  : Context for processor 'microblaze_0' is selected.
17:25:26 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:25:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:25:26 INFO  : Context for processor 'microblaze_0' is selected.
17:25:26 INFO  : System reset is completed.
17:25:29 INFO  : 'after 3000' command is executed.
17:25:29 INFO  : Context for processor 'microblaze_0' is selected.
17:25:29 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:25:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:25:29 INFO  : Context for processor 'microblaze_0' is selected.
17:25:29 INFO  : 'con' command is executed.
17:25:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:25:29 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:36:27 INFO  : Disconnected from the channel tcfchan#7.
18:36:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:36:46 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:36:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:37:14 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:38:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:23 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:38:23 INFO  : 'jtag frequency' command is executed.
18:38:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:38:24 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:38:25 INFO  : Context for processor 'microblaze_0' is selected.
18:38:34 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:38:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:38:34 INFO  : Context for processor 'microblaze_0' is selected.
18:38:34 INFO  : System reset is completed.
18:38:37 INFO  : 'after 3000' command is executed.
18:38:37 INFO  : Context for processor 'microblaze_0' is selected.
18:38:38 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:38:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:38:38 INFO  : Context for processor 'microblaze_0' is selected.
18:38:38 INFO  : 'con' command is executed.
18:38:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:38:38 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:38:59 INFO  : Disconnected from the channel tcfchan#8.
18:39:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:39:10 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:39:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:36 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:39:36 INFO  : 'jtag frequency' command is executed.
18:39:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:39:38 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:39:38 INFO  : Context for processor 'microblaze_0' is selected.
18:39:46 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:39:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:39:46 INFO  : Context for processor 'microblaze_0' is selected.
18:39:46 INFO  : System reset is completed.
18:39:49 INFO  : 'after 3000' command is executed.
18:39:49 INFO  : Context for processor 'microblaze_0' is selected.
18:39:49 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:39:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:39:50 INFO  : Context for processor 'microblaze_0' is selected.
18:39:50 INFO  : 'con' command is executed.
18:39:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:39:50 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:44:48 INFO  : Disconnected from the channel tcfchan#9.
20:23:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
20:23:56 INFO  : Registering command handlers for Vitis TCF services
20:23:56 INFO  : Platform repository initialization has completed.
20:23:57 INFO  : XSCT server has started successfully.
20:23:57 INFO  : plnx-install-location is set to ''
20:23:57 INFO  : Successfully done setting XSCT server connection channel  
20:23:57 INFO  : Successfully done query RDI_DATADIR 
20:23:57 INFO  : Successfully done setting workspace for the tool. 
20:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:22 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:24:22 INFO  : 'jtag frequency' command is executed.
20:24:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:24:26 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:24:27 INFO  : Context for processor 'microblaze_0' is selected.
20:24:27 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:24:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:24:29 INFO  : Context for processor 'microblaze_0' is selected.
20:24:29 INFO  : System reset is completed.
20:24:32 INFO  : 'after 3000' command is executed.
20:24:32 INFO  : Context for processor 'microblaze_0' is selected.
20:24:32 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:24:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:24:33 INFO  : Context for processor 'microblaze_0' is selected.
20:24:33 INFO  : 'con' command is executed.
20:24:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:24:33 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:29:49 INFO  : Disconnected from the channel tcfchan#1.
20:29:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:30:00 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:30:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:04 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:30:04 INFO  : 'jtag frequency' command is executed.
20:30:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:30:05 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:30:06 INFO  : Context for processor 'microblaze_0' is selected.
20:30:11 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:30:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:30:11 INFO  : Context for processor 'microblaze_0' is selected.
20:30:11 INFO  : System reset is completed.
20:30:14 INFO  : 'after 3000' command is executed.
20:30:14 INFO  : Context for processor 'microblaze_0' is selected.
20:30:14 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:30:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:30:15 INFO  : Context for processor 'microblaze_0' is selected.
20:30:15 INFO  : 'con' command is executed.
20:30:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:30:15 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:30:33 INFO  : Disconnected from the channel tcfchan#2.
20:30:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:35 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:30:35 INFO  : 'jtag frequency' command is executed.
20:30:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:30:36 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:30:36 INFO  : Context for processor 'microblaze_0' is selected.
20:30:42 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:30:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:30:42 INFO  : Context for processor 'microblaze_0' is selected.
20:30:42 INFO  : System reset is completed.
20:30:45 INFO  : 'after 3000' command is executed.
20:30:45 INFO  : Context for processor 'microblaze_0' is selected.
20:30:45 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:30:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:30:45 INFO  : Context for processor 'microblaze_0' is selected.
20:30:46 INFO  : 'con' command is executed.
20:30:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:30:46 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:01:48 INFO  : Disconnected from the channel tcfchan#3.
18:20:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
18:20:33 INFO  : XSCT server has started successfully.
18:20:33 INFO  : plnx-install-location is set to ''
18:20:33 INFO  : Successfully done setting XSCT server connection channel  
18:20:33 INFO  : Successfully done setting workspace for the tool. 
18:20:33 INFO  : Platform repository initialization has completed.
18:20:34 INFO  : Registering command handlers for Vitis TCF services
18:20:34 INFO  : Successfully done query RDI_DATADIR 
18:20:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:00 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:21:01 INFO  : 'jtag frequency' command is executed.
18:21:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:21:04 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:21:05 INFO  : Context for processor 'microblaze_0' is selected.
18:21:06 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:21:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:21:07 INFO  : Context for processor 'microblaze_0' is selected.
18:21:08 INFO  : System reset is completed.
18:21:11 INFO  : 'after 3000' command is executed.
18:21:11 INFO  : Context for processor 'microblaze_0' is selected.
18:21:11 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:21:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:21:12 INFO  : Context for processor 'microblaze_0' is selected.
18:21:12 INFO  : 'con' command is executed.
18:21:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:21:12 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:22:37 INFO  : Disconnected from the channel tcfchan#1.
18:22:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:22:48 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:22:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:52 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:22:52 INFO  : 'jtag frequency' command is executed.
18:22:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:22:53 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:22:54 INFO  : Context for processor 'microblaze_0' is selected.
18:23:07 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:23:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:23:07 INFO  : Context for processor 'microblaze_0' is selected.
18:23:07 INFO  : System reset is completed.
18:23:10 INFO  : 'after 3000' command is executed.
18:23:10 INFO  : Context for processor 'microblaze_0' is selected.
18:23:11 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:23:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:23:11 INFO  : Context for processor 'microblaze_0' is selected.
18:23:12 INFO  : 'con' command is executed.
18:23:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:23:12 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:47:48 INFO  : Disconnected from the channel tcfchan#2.
18:47:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:48:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:48:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:37 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:48:38 INFO  : 'jtag frequency' command is executed.
18:48:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:48:41 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:48:42 INFO  : Context for processor 'microblaze_0' is selected.
18:48:53 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:48:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:48:53 INFO  : Context for processor 'microblaze_0' is selected.
18:48:53 INFO  : System reset is completed.
18:48:56 INFO  : 'after 3000' command is executed.
18:48:56 INFO  : Context for processor 'microblaze_0' is selected.
18:48:57 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:48:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:48:57 INFO  : Context for processor 'microblaze_0' is selected.
18:48:58 INFO  : 'con' command is executed.
18:48:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:48:58 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:35:22 INFO  : Disconnected from the channel tcfchan#3.
20:32:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
20:32:18 INFO  : XSCT server has started successfully.
20:32:18 INFO  : plnx-install-location is set to ''
20:32:18 INFO  : Successfully done setting XSCT server connection channel  
20:32:18 INFO  : Successfully done setting workspace for the tool. 
20:32:19 INFO  : Platform repository initialization has completed.
20:32:19 INFO  : Successfully done query RDI_DATADIR 
20:32:19 INFO  : Registering command handlers for Vitis TCF services
20:32:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:43 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:32:44 INFO  : 'jtag frequency' command is executed.
20:32:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:32:48 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:32:49 INFO  : Context for processor 'microblaze_0' is selected.
20:32:50 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:32:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:32:51 INFO  : Context for processor 'microblaze_0' is selected.
20:32:51 INFO  : System reset is completed.
20:32:54 INFO  : 'after 3000' command is executed.
20:32:54 INFO  : Context for processor 'microblaze_0' is selected.
20:32:55 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:32:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:32:55 INFO  : Context for processor 'microblaze_0' is selected.
20:32:56 INFO  : 'con' command is executed.
20:32:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:32:56 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:34:09 INFO  : Disconnected from the channel tcfchan#1.
20:34:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:34:19 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:34:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:57 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:34:57 INFO  : 'jtag frequency' command is executed.
20:34:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:34:58 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:34:59 INFO  : Context for processor 'microblaze_0' is selected.
20:35:10 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:35:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:35:10 INFO  : Context for processor 'microblaze_0' is selected.
20:35:10 INFO  : System reset is completed.
20:35:13 INFO  : 'after 3000' command is executed.
20:35:14 INFO  : Context for processor 'microblaze_0' is selected.
20:35:14 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:35:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:35:15 INFO  : Context for processor 'microblaze_0' is selected.
20:35:15 INFO  : 'con' command is executed.
20:35:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:35:15 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:38:40 INFO  : Disconnected from the channel tcfchan#2.
10:56:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
10:56:41 INFO  : Registering command handlers for Vitis TCF services
10:56:41 INFO  : Platform repository initialization has completed.
10:56:42 INFO  : XSCT server has started successfully.
10:56:42 INFO  : plnx-install-location is set to ''
10:56:42 INFO  : Successfully done setting XSCT server connection channel  
10:56:43 INFO  : Successfully done setting workspace for the tool. 
10:56:43 INFO  : Successfully done query RDI_DATADIR 
10:58:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:51 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
10:58:51 INFO  : 'jtag frequency' command is executed.
10:58:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
10:58:54 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
10:58:56 INFO  : Context for processor 'microblaze_0' is selected.
10:58:56 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
10:58:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:58:57 INFO  : Context for processor 'microblaze_0' is selected.
10:58:57 INFO  : System reset is completed.
10:59:00 INFO  : 'after 3000' command is executed.
10:59:00 INFO  : Context for processor 'microblaze_0' is selected.
10:59:00 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
10:59:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

10:59:01 INFO  : Context for processor 'microblaze_0' is selected.
10:59:01 INFO  : 'con' command is executed.
10:59:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:59:01 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
11:00:35 INFO  : Disconnected from the channel tcfchan#1.
11:00:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:36 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
11:00:36 INFO  : 'jtag frequency' command is executed.
11:00:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
11:00:38 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
11:00:39 INFO  : Context for processor 'microblaze_0' is selected.
11:00:49 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
11:00:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:00:49 INFO  : Context for processor 'microblaze_0' is selected.
11:00:49 INFO  : System reset is completed.
11:00:52 INFO  : 'after 3000' command is executed.
11:00:53 INFO  : Context for processor 'microblaze_0' is selected.
11:00:53 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
11:00:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

11:00:54 INFO  : Context for processor 'microblaze_0' is selected.
11:00:54 INFO  : 'con' command is executed.
11:00:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:00:54 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
11:03:40 INFO  : Disconnected from the channel tcfchan#2.
15:17:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
15:17:04 INFO  : Platform repository initialization has completed.
15:17:04 INFO  : XSCT server has started successfully.
15:17:04 INFO  : Registering command handlers for Vitis TCF services
15:17:05 INFO  : Successfully done setting XSCT server connection channel  
15:17:05 INFO  : plnx-install-location is set to ''
15:17:05 INFO  : Successfully done query RDI_DATADIR 
15:17:05 INFO  : Successfully done setting workspace for the tool. 
15:17:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:23 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:17:23 INFO  : 'jtag frequency' command is executed.
15:17:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:17:26 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:17:27 INFO  : Context for processor 'microblaze_0' is selected.
15:17:28 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:17:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:17:28 INFO  : Context for processor 'microblaze_0' is selected.
15:17:29 INFO  : System reset is completed.
15:17:32 INFO  : 'after 3000' command is executed.
15:17:32 INFO  : Context for processor 'microblaze_0' is selected.
15:17:33 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:17:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:17:34 INFO  : Context for processor 'microblaze_0' is selected.
15:17:34 INFO  : 'con' command is executed.
15:17:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:17:34 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:18:13 INFO  : Disconnected from the channel tcfchan#1.
15:18:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:18:33 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:18:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:19:04 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:19:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:19:42 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:19:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:20:11 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:20:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:20:43 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:20:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:21:13 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:21:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:22:03 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:22:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:58 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:22:58 INFO  : 'jtag frequency' command is executed.
15:22:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:22:59 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:22:59 INFO  : Context for processor 'microblaze_0' is selected.
15:23:05 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:23:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:23:05 INFO  : Context for processor 'microblaze_0' is selected.
15:23:05 INFO  : System reset is completed.
15:23:08 INFO  : 'after 3000' command is executed.
15:23:08 INFO  : Context for processor 'microblaze_0' is selected.
15:23:08 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:23:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:23:09 INFO  : Context for processor 'microblaze_0' is selected.
15:23:09 INFO  : 'con' command is executed.
15:23:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:23:09 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:23:53 INFO  : Disconnected from the channel tcfchan#2.
15:23:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:24:12 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:24:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:24:41 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:24:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:25:06 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:25:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:25:53 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:26:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:26:34 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:27:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:50 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:27:50 INFO  : 'jtag frequency' command is executed.
15:27:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:27:52 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:27:52 INFO  : Context for processor 'microblaze_0' is selected.
15:27:57 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:27:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:27:57 INFO  : Context for processor 'microblaze_0' is selected.
15:27:57 INFO  : System reset is completed.
15:28:00 INFO  : 'after 3000' command is executed.
15:28:00 INFO  : Context for processor 'microblaze_0' is selected.
15:28:01 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:28:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:28:01 INFO  : Context for processor 'microblaze_0' is selected.
15:28:01 INFO  : 'con' command is executed.
15:28:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:28:01 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:23:44 INFO  : Disconnected from the channel tcfchan#3.
16:23:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:24:03 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:24:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:24:36 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:24:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:25:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:25:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:38 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:25:38 INFO  : 'jtag frequency' command is executed.
16:25:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:25:41 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:25:41 INFO  : Context for processor 'microblaze_0' is selected.
16:25:47 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:25:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:25:47 INFO  : Context for processor 'microblaze_0' is selected.
16:25:47 INFO  : System reset is completed.
16:25:50 INFO  : 'after 3000' command is executed.
16:25:50 INFO  : Context for processor 'microblaze_0' is selected.
16:25:51 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:25:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:25:51 INFO  : Context for processor 'microblaze_0' is selected.
16:25:52 INFO  : 'con' command is executed.
16:25:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:25:52 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:26:17 INFO  : Disconnected from the channel tcfchan#4.
16:26:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:26:36 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:26:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:27:02 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:27:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:27:26 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:27:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:00 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:28:00 INFO  : 'jtag frequency' command is executed.
16:28:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:28:01 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:28:02 INFO  : Context for processor 'microblaze_0' is selected.
16:28:07 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:28:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:28:07 INFO  : Context for processor 'microblaze_0' is selected.
16:28:07 INFO  : System reset is completed.
16:28:10 INFO  : 'after 3000' command is executed.
16:28:10 INFO  : Context for processor 'microblaze_0' is selected.
16:28:10 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:28:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:28:10 INFO  : Context for processor 'microblaze_0' is selected.
16:28:11 INFO  : 'con' command is executed.
16:28:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:28:11 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:28:55 INFO  : Disconnected from the channel tcfchan#5.
16:28:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:56 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:28:56 INFO  : 'jtag frequency' command is executed.
16:28:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:28:57 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:28:58 INFO  : Context for processor 'microblaze_0' is selected.
16:29:03 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:29:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:29:03 INFO  : Context for processor 'microblaze_0' is selected.
16:29:03 INFO  : System reset is completed.
16:29:06 INFO  : 'after 3000' command is executed.
16:29:06 INFO  : Context for processor 'microblaze_0' is selected.
16:29:06 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:29:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:29:07 INFO  : Context for processor 'microblaze_0' is selected.
16:29:07 INFO  : 'con' command is executed.
16:29:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:29:07 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:29:56 INFO  : Disconnected from the channel tcfchan#6.
16:29:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:30:15 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:30:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:30:54 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:31:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:31:42 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:31:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:32:18 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:32:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:32:27 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:32:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:32:51 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:32:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:33:15 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:34:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:04 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:34:04 INFO  : 'jtag frequency' command is executed.
16:34:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:34:08 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:34:09 INFO  : Context for processor 'microblaze_0' is selected.
16:34:14 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:34:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:34:14 INFO  : Context for processor 'microblaze_0' is selected.
16:34:14 INFO  : System reset is completed.
16:34:17 INFO  : 'after 3000' command is executed.
16:34:17 INFO  : Context for processor 'microblaze_0' is selected.
16:34:17 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:34:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:34:18 INFO  : Context for processor 'microblaze_0' is selected.
16:34:18 INFO  : 'con' command is executed.
16:34:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:34:18 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:34:58 INFO  : Disconnected from the channel tcfchan#7.
16:34:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:35:17 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:35:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:35:40 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:35:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:36:03 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:36:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:36:48 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:37:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:37:32 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:01:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:37 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:01:37 INFO  : 'jtag frequency' command is executed.
17:01:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:01:39 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:01:39 INFO  : Context for processor 'microblaze_0' is selected.
17:01:44 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:01:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:01:44 INFO  : Context for processor 'microblaze_0' is selected.
17:01:44 INFO  : System reset is completed.
17:01:47 INFO  : 'after 3000' command is executed.
17:01:47 INFO  : Context for processor 'microblaze_0' is selected.
17:01:48 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:01:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:01:48 INFO  : Context for processor 'microblaze_0' is selected.
17:01:49 INFO  : 'con' command is executed.
17:01:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:01:49 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:04:01 INFO  : Disconnected from the channel tcfchan#8.
17:04:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:04:20 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:04:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:05:00 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:05:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:05:24 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:05:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:06:06 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:06:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:06:30 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:06:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:06:58 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:07:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:08:01 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:08:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:08:54 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:10:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:03 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:10:03 INFO  : 'jtag frequency' command is executed.
17:10:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:10:04 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:10:05 INFO  : Context for processor 'microblaze_0' is selected.
17:10:10 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:10:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:10:10 INFO  : Context for processor 'microblaze_0' is selected.
17:10:10 INFO  : System reset is completed.
17:10:13 INFO  : 'after 3000' command is executed.
17:10:13 INFO  : Context for processor 'microblaze_0' is selected.
17:10:13 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:10:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:10:13 INFO  : Context for processor 'microblaze_0' is selected.
17:10:14 INFO  : 'con' command is executed.
17:10:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:10:14 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:11:15 INFO  : Disconnected from the channel tcfchan#9.
17:11:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:11:34 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:11:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:12:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:13:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:14:00 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:14:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:23 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:14:23 INFO  : 'jtag frequency' command is executed.
17:14:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:14:24 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:14:25 INFO  : Context for processor 'microblaze_0' is selected.
17:14:33 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:14:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:14:33 INFO  : Context for processor 'microblaze_0' is selected.
17:14:33 INFO  : System reset is completed.
17:14:36 INFO  : 'after 3000' command is executed.
17:14:36 INFO  : Context for processor 'microblaze_0' is selected.
17:14:36 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:14:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:14:37 INFO  : Context for processor 'microblaze_0' is selected.
17:14:38 INFO  : 'con' command is executed.
17:14:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:14:38 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:16:12 INFO  : Disconnected from the channel tcfchan#10.
17:16:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:16:23 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:16:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:28 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:16:28 INFO  : 'jtag frequency' command is executed.
17:16:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:16:29 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:16:29 INFO  : Context for processor 'microblaze_0' is selected.
17:16:35 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:16:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:16:35 INFO  : Context for processor 'microblaze_0' is selected.
17:16:35 INFO  : System reset is completed.
17:16:38 INFO  : 'after 3000' command is executed.
17:16:38 INFO  : Context for processor 'microblaze_0' is selected.
17:16:38 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:16:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:16:39 INFO  : Context for processor 'microblaze_0' is selected.
17:16:39 INFO  : 'con' command is executed.
17:16:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:16:39 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:22:27 INFO  : Disconnected from the channel tcfchan#11.
12:38:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
12:38:29 INFO  : Platform repository initialization has completed.
12:38:29 INFO  : Registering command handlers for Vitis TCF services
12:38:29 INFO  : XSCT server has started successfully.
12:38:29 INFO  : Successfully done setting XSCT server connection channel  
12:38:29 INFO  : plnx-install-location is set to ''
12:38:30 INFO  : Successfully done setting workspace for the tool. 
12:38:30 INFO  : Successfully done query RDI_DATADIR 
12:38:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:51 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:38:51 INFO  : 'jtag frequency' command is executed.
12:38:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:38:55 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:38:56 INFO  : Context for processor 'microblaze_0' is selected.
12:38:56 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:38:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:38:57 INFO  : Context for processor 'microblaze_0' is selected.
12:38:58 INFO  : System reset is completed.
12:39:01 INFO  : 'after 3000' command is executed.
12:39:01 INFO  : Context for processor 'microblaze_0' is selected.
12:39:01 ERROR : Code 16 Time 1659091141235 Format {Invalid context}
12:39:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:39:01 ERROR : Code 16 Time 1659091141235 Format {Invalid context}
12:39:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:43 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:39:43 INFO  : 'jtag frequency' command is executed.
12:39:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:39:46 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:39:47 INFO  : Context for processor 'microblaze_0' is selected.
12:39:47 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:39:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:39:47 INFO  : Context for processor 'microblaze_0' is selected.
12:39:47 INFO  : System reset is completed.
12:39:50 INFO  : 'after 3000' command is executed.
12:39:50 INFO  : Context for processor 'microblaze_0' is selected.
12:39:51 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:39:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:39:52 INFO  : Context for processor 'microblaze_0' is selected.
12:39:52 INFO  : 'con' command is executed.
12:39:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:39:52 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:40:27 INFO  : Disconnected from the channel tcfchan#1.
12:40:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:40:38 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:40:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:41 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:40:42 INFO  : 'jtag frequency' command is executed.
12:40:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:40:43 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:40:44 INFO  : Context for processor 'microblaze_0' is selected.
12:40:52 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:40:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:40:52 INFO  : Context for processor 'microblaze_0' is selected.
12:40:52 INFO  : System reset is completed.
12:40:55 INFO  : 'after 3000' command is executed.
12:40:55 INFO  : Context for processor 'microblaze_0' is selected.
12:40:55 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:40:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:40:56 INFO  : Context for processor 'microblaze_0' is selected.
12:40:56 INFO  : 'con' command is executed.
12:40:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:40:56 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:15:21 INFO  : Disconnected from the channel tcfchan#2.
13:20:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
13:20:50 INFO  : XSCT server has started successfully.
13:20:50 INFO  : Successfully done setting XSCT server connection channel  
13:20:50 INFO  : plnx-install-location is set to ''
13:20:50 INFO  : Successfully done setting workspace for the tool. 
13:20:51 INFO  : Platform repository initialization has completed.
13:20:51 INFO  : Successfully done query RDI_DATADIR 
13:20:51 INFO  : Registering command handlers for Vitis TCF services
13:21:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:07 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:21:07 INFO  : 'jtag frequency' command is executed.
13:21:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:21:11 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:21:12 INFO  : Context for processor 'microblaze_0' is selected.
13:21:13 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:21:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:21:14 INFO  : Context for processor 'microblaze_0' is selected.
13:21:14 INFO  : System reset is completed.
13:21:17 INFO  : 'after 3000' command is executed.
13:21:17 INFO  : Context for processor 'microblaze_0' is selected.
13:21:18 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:21:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:21:18 INFO  : Context for processor 'microblaze_0' is selected.
13:21:19 INFO  : 'con' command is executed.
13:21:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:21:19 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:22:22 INFO  : Disconnected from the channel tcfchan#1.
13:22:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:22:32 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:22:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:34 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:22:35 INFO  : 'jtag frequency' command is executed.
13:22:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:22:36 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:22:37 INFO  : Context for processor 'microblaze_0' is selected.
13:22:45 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:22:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:22:45 INFO  : Context for processor 'microblaze_0' is selected.
13:22:45 INFO  : System reset is completed.
13:22:48 INFO  : 'after 3000' command is executed.
13:22:48 INFO  : Context for processor 'microblaze_0' is selected.
13:22:49 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:22:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:22:49 INFO  : Context for processor 'microblaze_0' is selected.
13:22:50 INFO  : 'con' command is executed.
13:22:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:22:50 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:24:56 INFO  : Disconnected from the channel tcfchan#2.
14:13:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
14:13:12 INFO  : XSCT server has started successfully.
14:13:12 INFO  : plnx-install-location is set to ''
14:13:12 INFO  : Successfully done setting XSCT server connection channel  
14:13:12 INFO  : Successfully done setting workspace for the tool. 
14:13:13 INFO  : Platform repository initialization has completed.
14:13:13 INFO  : Successfully done query RDI_DATADIR 
14:13:14 INFO  : Registering command handlers for Vitis TCF services
14:13:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:29 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:13:30 INFO  : 'jtag frequency' command is executed.
14:13:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:13:34 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:13:35 INFO  : Context for processor 'microblaze_0' is selected.
14:13:35 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:13:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:13:36 INFO  : Context for processor 'microblaze_0' is selected.
14:13:36 INFO  : System reset is completed.
14:13:40 INFO  : 'after 3000' command is executed.
14:13:40 INFO  : Context for processor 'microblaze_0' is selected.
14:13:40 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:13:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:13:41 INFO  : Context for processor 'microblaze_0' is selected.
14:13:41 INFO  : 'con' command is executed.
14:13:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:13:41 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:14:27 INFO  : Disconnected from the channel tcfchan#1.
14:14:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:29 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:14:29 INFO  : 'jtag frequency' command is executed.
14:14:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:14:31 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:14:31 INFO  : Context for processor 'microblaze_0' is selected.
14:14:40 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:14:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:14:40 INFO  : Context for processor 'microblaze_0' is selected.
14:14:40 INFO  : System reset is completed.
14:14:43 INFO  : 'after 3000' command is executed.
14:14:44 INFO  : Context for processor 'microblaze_0' is selected.
14:14:44 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:14:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:14:45 INFO  : Context for processor 'microblaze_0' is selected.
14:14:45 INFO  : 'con' command is executed.
14:14:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:14:45 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:20:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
14:20:51 INFO  : XSCT server has started successfully.
14:20:51 INFO  : Platform repository initialization has completed.
14:20:51 INFO  : Registering command handlers for Vitis TCF services
14:20:52 INFO  : plnx-install-location is set to ''
14:20:52 INFO  : Successfully done setting XSCT server connection channel  
14:20:52 INFO  : Successfully done query RDI_DATADIR 
14:20:52 INFO  : Successfully done setting workspace for the tool. 
14:21:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:13 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:21:13 INFO  : 'jtag frequency' command is executed.
14:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:21:16 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:21:17 INFO  : Context for processor 'microblaze_0' is selected.
14:21:17 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:21:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:21:18 INFO  : Context for processor 'microblaze_0' is selected.
14:21:18 INFO  : System reset is completed.
14:21:21 INFO  : 'after 3000' command is executed.
14:21:21 INFO  : Context for processor 'microblaze_0' is selected.
14:21:22 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:21:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:21:23 INFO  : Context for processor 'microblaze_0' is selected.
14:21:23 INFO  : 'con' command is executed.
14:21:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:21:23 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:21:54 INFO  : Disconnected from the channel tcfchan#1.
14:21:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:22:13 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:22:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:22:38 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:22:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:22:47 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:22:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:23:06 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:23:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:23:18 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:23:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:23:40 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:23:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:24:14 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:24:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:24:49 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:25:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:16 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:25:16 INFO  : 'jtag frequency' command is executed.
14:25:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:25:18 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:25:19 INFO  : Context for processor 'microblaze_0' is selected.
14:25:25 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:25:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:25:25 INFO  : Context for processor 'microblaze_0' is selected.
14:25:25 INFO  : System reset is completed.
14:25:28 INFO  : 'after 3000' command is executed.
14:25:28 INFO  : Context for processor 'microblaze_0' is selected.
14:25:28 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:25:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:25:28 INFO  : Context for processor 'microblaze_0' is selected.
14:25:29 INFO  : 'con' command is executed.
14:25:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:25:29 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:30:07 INFO  : Disconnected from the channel tcfchan#2.
14:30:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:30:17 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:30:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:29 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:30:29 INFO  : 'jtag frequency' command is executed.
14:30:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:30:33 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:30:34 INFO  : Context for processor 'microblaze_0' is selected.
14:30:39 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:30:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:30:39 INFO  : Context for processor 'microblaze_0' is selected.
14:30:39 INFO  : System reset is completed.
14:30:42 INFO  : 'after 3000' command is executed.
14:30:42 INFO  : Context for processor 'microblaze_0' is selected.
14:30:43 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:30:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:30:43 INFO  : Context for processor 'microblaze_0' is selected.
14:30:43 INFO  : 'con' command is executed.
14:30:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:30:43 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:31:14 INFO  : Disconnected from the channel tcfchan#3.
14:31:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:31:24 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:31:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:26 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:31:26 INFO  : 'jtag frequency' command is executed.
14:31:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:31:27 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:31:27 INFO  : Context for processor 'microblaze_0' is selected.
14:31:33 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:31:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:31:33 INFO  : Context for processor 'microblaze_0' is selected.
14:31:33 INFO  : System reset is completed.
14:31:36 INFO  : 'after 3000' command is executed.
14:31:36 INFO  : Context for processor 'microblaze_0' is selected.
14:31:36 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:31:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:31:36 INFO  : Context for processor 'microblaze_0' is selected.
14:31:37 INFO  : 'con' command is executed.
14:31:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:31:37 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:41:12 INFO  : Disconnected from the channel tcfchan#4.
16:11:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
16:12:03 INFO  : Platform repository initialization has completed.
16:12:03 INFO  : Registering command handlers for Vitis TCF services
16:12:04 INFO  : XSCT server has started successfully.
16:12:04 INFO  : Successfully done setting XSCT server connection channel  
16:12:04 INFO  : plnx-install-location is set to ''
16:12:05 INFO  : Successfully done setting workspace for the tool. 
16:12:05 INFO  : Successfully done query RDI_DATADIR 
16:12:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:24 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:12:25 INFO  : 'jtag frequency' command is executed.
16:12:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:12:29 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:12:30 INFO  : Context for processor 'microblaze_0' is selected.
16:12:31 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:12:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:12:32 INFO  : Context for processor 'microblaze_0' is selected.
16:12:32 INFO  : System reset is completed.
16:12:35 INFO  : 'after 3000' command is executed.
16:12:35 INFO  : Context for processor 'microblaze_0' is selected.
16:12:36 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:12:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:12:36 INFO  : Context for processor 'microblaze_0' is selected.
16:12:37 INFO  : 'con' command is executed.
16:12:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:12:37 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:13:22 INFO  : Disconnected from the channel tcfchan#1.
16:13:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:13:32 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:13:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:35 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:13:35 INFO  : 'jtag frequency' command is executed.
16:13:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:13:36 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:13:37 INFO  : Context for processor 'microblaze_0' is selected.
16:13:44 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:13:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:13:44 INFO  : Context for processor 'microblaze_0' is selected.
16:13:44 INFO  : System reset is completed.
16:13:47 INFO  : 'after 3000' command is executed.
16:13:48 INFO  : Context for processor 'microblaze_0' is selected.
16:13:48 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:13:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:13:49 INFO  : Context for processor 'microblaze_0' is selected.
16:13:49 INFO  : 'con' command is executed.
16:13:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:13:49 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:18:20 INFO  : Disconnected from the channel tcfchan#2.
20:45:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
20:45:47 INFO  : Registering command handlers for Vitis TCF services
20:45:47 INFO  : Platform repository initialization has completed.
20:45:48 INFO  : XSCT server has started successfully.
20:45:48 INFO  : Successfully done setting XSCT server connection channel  
20:45:48 INFO  : plnx-install-location is set to ''
20:45:50 INFO  : Successfully done setting workspace for the tool. 
20:45:50 INFO  : Successfully done query RDI_DATADIR 
20:46:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:26 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
20:46:27 INFO  : 'jtag frequency' command is executed.
20:46:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
20:46:31 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:46:32 INFO  : Context for processor 'microblaze_0' is selected.
20:46:32 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:46:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:46:34 INFO  : Context for processor 'microblaze_0' is selected.
20:46:34 INFO  : System reset is completed.
20:46:37 INFO  : 'after 3000' command is executed.
20:46:37 INFO  : Context for processor 'microblaze_0' is selected.
20:46:38 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:46:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:46:38 INFO  : Context for processor 'microblaze_0' is selected.
20:46:38 INFO  : 'con' command is executed.
20:46:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:46:38 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:47:52 INFO  : Disconnected from the channel tcfchan#1.
20:47:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:48:04 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:55:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:26 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
20:55:26 INFO  : 'jtag frequency' command is executed.
20:55:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
20:55:27 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:55:28 INFO  : Context for processor 'microblaze_0' is selected.
20:55:39 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:55:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:55:39 INFO  : Context for processor 'microblaze_0' is selected.
20:55:39 INFO  : System reset is completed.
20:55:42 INFO  : 'after 3000' command is executed.
20:55:45 ERROR : no targets found with "name =~ "*microblaze*#0" && bscan=="USER2" ". available targets: none
20:55:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
----------------End of Script----------------

20:55:45 ERROR : no targets found with "name =~ "*microblaze*#0" && bscan=="USER2" ". available targets: none
20:55:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:53 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
20:55:53 INFO  : 'jtag frequency' command is executed.
20:55:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
20:55:57 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:55:58 INFO  : Context for processor 'microblaze_0' is selected.
20:55:58 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:55:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:55:58 INFO  : Context for processor 'microblaze_0' is selected.
20:55:58 INFO  : System reset is completed.
20:56:01 INFO  : 'after 3000' command is executed.
20:56:01 INFO  : Context for processor 'microblaze_0' is selected.
20:56:01 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:56:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:56:02 INFO  : Context for processor 'microblaze_0' is selected.
20:56:02 INFO  : 'con' command is executed.
20:56:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:56:02 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:16:35 INFO  : Disconnected from the channel tcfchan#2.
21:16:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:16:54 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:16:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:17:16 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:17:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:18:10 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:22:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:23:11 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:53:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:26 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
21:53:26 INFO  : 'jtag frequency' command is executed.
21:53:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
21:53:27 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:53:28 INFO  : Context for processor 'microblaze_0' is selected.
21:53:39 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:53:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:53:39 INFO  : Context for processor 'microblaze_0' is selected.
21:53:40 INFO  : System reset is completed.
21:53:43 INFO  : 'after 3000' command is executed.
21:53:43 INFO  : Context for processor 'microblaze_0' is selected.
21:53:43 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:53:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:53:43 INFO  : Context for processor 'microblaze_0' is selected.
21:53:44 INFO  : 'con' command is executed.
21:53:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:53:44 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:54:36 INFO  : Disconnected from the channel tcfchan#3.
21:54:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:38 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B3E6C4A' is selected.
21:54:38 INFO  : 'jtag frequency' command is executed.
21:54:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}' command is executed.
21:54:42 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:54:43 INFO  : Context for processor 'microblaze_0' is selected.
21:54:59 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:54:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:54:59 INFO  : Context for processor 'microblaze_0' is selected.
21:54:59 INFO  : System reset is completed.
21:55:02 INFO  : 'after 3000' command is executed.
21:55:02 INFO  : Context for processor 'microblaze_0' is selected.
21:55:03 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:55:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:55:03 INFO  : Context for processor 'microblaze_0' is selected.
21:55:03 INFO  : 'con' command is executed.
21:55:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:55:03 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:56:50 INFO  : Disconnected from the channel tcfchan#4.
21:56:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:53 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
21:56:53 INFO  : 'jtag frequency' command is executed.
21:56:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
21:56:57 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:56:57 INFO  : Context for processor 'microblaze_0' is selected.
21:57:08 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:57:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:57:08 INFO  : Context for processor 'microblaze_0' is selected.
21:57:08 INFO  : System reset is completed.
21:57:11 INFO  : 'after 3000' command is executed.
21:57:11 INFO  : Context for processor 'microblaze_0' is selected.
21:57:11 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:57:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:57:12 INFO  : Context for processor 'microblaze_0' is selected.
21:57:12 INFO  : 'con' command is executed.
21:57:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:57:12 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:57:41 INFO  : Disconnected from the channel tcfchan#5.
21:57:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:57:52 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:57:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:55 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B3E6C4A' is selected.
21:57:55 INFO  : 'jtag frequency' command is executed.
21:57:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}' command is executed.
21:57:57 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:57:57 INFO  : Context for processor 'microblaze_0' is selected.
21:58:09 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:58:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:58:09 INFO  : Context for processor 'microblaze_0' is selected.
21:58:09 INFO  : System reset is completed.
21:58:12 INFO  : 'after 3000' command is executed.
21:58:12 INFO  : Context for processor 'microblaze_0' is selected.
21:58:12 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:58:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:58:13 INFO  : Context for processor 'microblaze_0' is selected.
21:58:13 INFO  : 'con' command is executed.
21:58:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:58:13 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:59:07 INFO  : Disconnected from the channel tcfchan#6.
21:59:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:09 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B3E6C4A' is selected.
21:59:09 INFO  : 'jtag frequency' command is executed.
21:59:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}' command is executed.
21:59:10 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:59:11 INFO  : Context for processor 'microblaze_0' is selected.
21:59:22 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:59:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:59:22 INFO  : Context for processor 'microblaze_0' is selected.
21:59:22 INFO  : System reset is completed.
21:59:25 INFO  : 'after 3000' command is executed.
21:59:25 INFO  : Context for processor 'microblaze_0' is selected.
21:59:26 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:59:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:59:26 INFO  : Context for processor 'microblaze_0' is selected.
21:59:26 INFO  : 'con' command is executed.
21:59:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:59:26 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
22:00:57 INFO  : Disconnected from the channel tcfchan#7.
22:00:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:01:07 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:01:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:17 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
22:01:17 INFO  : 'jtag frequency' command is executed.
22:01:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
22:01:19 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
22:01:19 INFO  : Context for processor 'microblaze_0' is selected.
22:01:30 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
22:01:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:01:30 INFO  : Context for processor 'microblaze_0' is selected.
22:01:31 INFO  : System reset is completed.
22:01:34 INFO  : 'after 3000' command is executed.
22:01:34 INFO  : Context for processor 'microblaze_0' is selected.
22:01:34 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
22:01:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

22:01:35 INFO  : Context for processor 'microblaze_0' is selected.
22:01:35 INFO  : 'con' command is executed.
22:01:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:01:35 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
22:01:48 INFO  : Disconnected from the channel tcfchan#8.
22:01:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:01:59 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:02:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:01 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
22:02:01 INFO  : 'jtag frequency' command is executed.
22:02:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
22:02:02 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
22:02:03 INFO  : Context for processor 'microblaze_0' is selected.
22:02:14 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
22:02:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:02:14 INFO  : Context for processor 'microblaze_0' is selected.
22:02:14 INFO  : System reset is completed.
22:02:17 INFO  : 'after 3000' command is executed.
22:02:17 INFO  : Context for processor 'microblaze_0' is selected.
22:02:17 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
22:02:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

22:02:18 INFO  : Context for processor 'microblaze_0' is selected.
22:02:18 INFO  : 'con' command is executed.
22:02:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:02:18 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
22:02:43 INFO  : Disconnected from the channel tcfchan#9.
22:02:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:45 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B3E6C4A' is selected.
22:02:46 INFO  : 'jtag frequency' command is executed.
22:02:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}' command is executed.
22:02:50 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
22:02:50 INFO  : Context for processor 'microblaze_0' is selected.
22:03:02 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
22:03:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:03:02 INFO  : Context for processor 'microblaze_0' is selected.
22:03:02 INFO  : System reset is completed.
22:03:05 INFO  : 'after 3000' command is executed.
22:03:06 INFO  : Context for processor 'microblaze_0' is selected.
22:03:06 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
22:03:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

22:03:07 INFO  : Context for processor 'microblaze_0' is selected.
22:03:07 INFO  : 'con' command is executed.
22:03:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:03:07 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
22:03:56 INFO  : Disconnected from the channel tcfchan#10.
22:03:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:04:07 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:04:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:17 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B3E6C4A' is selected.
22:04:17 INFO  : 'jtag frequency' command is executed.
22:04:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}' command is executed.
22:04:19 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
22:04:19 INFO  : Context for processor 'microblaze_0' is selected.
22:04:48 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
22:04:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:04:48 INFO  : Context for processor 'microblaze_0' is selected.
22:04:48 INFO  : System reset is completed.
22:04:51 INFO  : 'after 3000' command is executed.
22:04:52 INFO  : Context for processor 'microblaze_0' is selected.
22:04:52 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
22:04:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

22:04:53 INFO  : Context for processor 'microblaze_0' is selected.
22:04:53 INFO  : 'con' command is executed.
22:04:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:04:53 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
22:05:50 INFO  : Disconnected from the channel tcfchan#11.
22:05:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:06:01 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:06:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:34 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
22:06:34 INFO  : 'jtag frequency' command is executed.
22:06:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
22:06:36 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
22:06:37 INFO  : Context for processor 'microblaze_0' is selected.
22:06:57 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
22:06:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:06:57 INFO  : Context for processor 'microblaze_0' is selected.
22:06:57 INFO  : System reset is completed.
22:07:00 INFO  : 'after 3000' command is executed.
22:07:00 INFO  : Context for processor 'microblaze_0' is selected.
22:07:01 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
22:07:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

22:07:01 INFO  : Context for processor 'microblaze_0' is selected.
22:07:01 INFO  : 'con' command is executed.
22:07:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:07:01 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
22:59:54 INFO  : Disconnected from the channel tcfchan#12.
23:05:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
23:05:15 INFO  : Platform repository initialization has completed.
23:05:16 INFO  : Registering command handlers for Vitis TCF services
23:05:17 INFO  : XSCT server has started successfully.
23:05:17 INFO  : Successfully done setting XSCT server connection channel  
23:05:17 INFO  : plnx-install-location is set to ''
23:05:17 INFO  : Successfully done query RDI_DATADIR 
23:05:17 INFO  : Successfully done setting workspace for the tool. 
11:06:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
11:07:00 INFO  : XSCT server has started successfully.
11:07:00 INFO  : plnx-install-location is set to ''
11:07:00 INFO  : Successfully done setting XSCT server connection channel  
11:07:00 INFO  : Successfully done setting workspace for the tool. 
11:07:01 INFO  : Platform repository initialization has completed.
11:07:01 INFO  : Successfully done query RDI_DATADIR 
11:07:01 INFO  : Registering command handlers for Vitis TCF services
11:07:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:27 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
11:07:28 INFO  : 'jtag frequency' command is executed.
11:07:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
11:07:31 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
11:07:32 INFO  : Context for processor 'microblaze_0' is selected.
11:07:33 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
11:07:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:07:34 INFO  : Context for processor 'microblaze_0' is selected.
11:07:34 INFO  : System reset is completed.
11:07:37 INFO  : 'after 3000' command is executed.
11:07:38 INFO  : Context for processor 'microblaze_0' is selected.
11:07:38 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
11:07:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

11:07:39 INFO  : Context for processor 'microblaze_0' is selected.
11:07:39 INFO  : 'con' command is executed.
11:07:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:07:39 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
11:07:53 INFO  : Disconnected from the channel tcfchan#1.
11:07:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:55 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B3E6C4A' is selected.
11:07:55 INFO  : 'jtag frequency' command is executed.
11:07:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}' command is executed.
11:07:59 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
11:07:59 INFO  : Context for processor 'microblaze_0' is selected.
11:08:09 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
11:08:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:08:09 INFO  : Context for processor 'microblaze_0' is selected.
11:08:09 INFO  : System reset is completed.
11:08:12 INFO  : 'after 3000' command is executed.
11:08:12 INFO  : Context for processor 'microblaze_0' is selected.
11:08:13 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
11:08:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

11:08:13 INFO  : Context for processor 'microblaze_0' is selected.
11:08:14 INFO  : 'con' command is executed.
11:08:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:08:14 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
11:08:52 INFO  : Disconnected from the channel tcfchan#2.
11:08:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:09:03 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:09:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:06 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
11:09:06 INFO  : 'jtag frequency' command is executed.
11:09:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
11:09:08 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
11:09:08 INFO  : Context for processor 'microblaze_0' is selected.
11:09:20 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
11:09:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:09:20 INFO  : Context for processor 'microblaze_0' is selected.
11:09:20 INFO  : System reset is completed.
11:09:23 INFO  : 'after 3000' command is executed.
11:09:23 INFO  : Context for processor 'microblaze_0' is selected.
11:09:24 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
11:09:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

11:09:24 INFO  : Context for processor 'microblaze_0' is selected.
11:09:25 INFO  : 'con' command is executed.
11:09:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:09:25 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
11:09:40 INFO  : Disconnected from the channel tcfchan#3.
16:45:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
16:46:02 INFO  : XSCT server has started successfully.
16:46:02 INFO  : plnx-install-location is set to ''
16:46:02 INFO  : Successfully done setting XSCT server connection channel  
16:46:02 INFO  : Successfully done setting workspace for the tool. 
16:46:03 INFO  : Platform repository initialization has completed.
16:46:03 INFO  : Successfully done query RDI_DATADIR 
16:46:04 INFO  : Registering command handlers for Vitis TCF services
16:46:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:20 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:46:20 INFO  : 'jtag frequency' command is executed.
16:46:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:46:24 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:46:25 INFO  : Context for processor 'microblaze_0' is selected.
16:46:26 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:46:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:46:27 INFO  : Context for processor 'microblaze_0' is selected.
16:46:27 INFO  : System reset is completed.
16:46:30 INFO  : 'after 3000' command is executed.
16:46:30 INFO  : Context for processor 'microblaze_0' is selected.
16:46:31 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:46:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:46:32 INFO  : Context for processor 'microblaze_0' is selected.
16:46:32 INFO  : 'con' command is executed.
16:46:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:46:32 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:46:56 INFO  : Disconnected from the channel tcfchan#1.
16:49:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
16:50:01 INFO  : XSCT server has started successfully.
16:50:01 INFO  : plnx-install-location is set to ''
16:50:01 INFO  : Successfully done setting XSCT server connection channel  
16:50:01 INFO  : Successfully done setting workspace for the tool. 
16:50:01 INFO  : Platform repository initialization has completed.
16:50:02 INFO  : Successfully done query RDI_DATADIR 
16:50:02 INFO  : Registering command handlers for Vitis TCF services
16:50:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:18 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:50:18 INFO  : 'jtag frequency' command is executed.
16:50:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:50:22 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:50:23 INFO  : Context for processor 'microblaze_0' is selected.
16:50:24 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:50:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:50:25 INFO  : Context for processor 'microblaze_0' is selected.
16:50:25 INFO  : System reset is completed.
16:50:28 INFO  : 'after 3000' command is executed.
16:50:28 INFO  : Context for processor 'microblaze_0' is selected.
16:50:28 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:50:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:50:29 INFO  : Context for processor 'microblaze_0' is selected.
16:50:29 INFO  : 'con' command is executed.
16:50:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:50:29 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:51:14 INFO  : Disconnected from the channel tcfchan#1.
16:51:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:16 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:51:16 INFO  : 'jtag frequency' command is executed.
16:51:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:51:18 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:51:18 INFO  : Context for processor 'microblaze_0' is selected.
16:51:26 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:51:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:51:26 INFO  : Context for processor 'microblaze_0' is selected.
16:51:27 INFO  : System reset is completed.
16:51:30 INFO  : 'after 3000' command is executed.
16:51:30 INFO  : Context for processor 'microblaze_0' is selected.
16:51:30 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:51:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:51:31 INFO  : Context for processor 'microblaze_0' is selected.
16:51:31 INFO  : 'con' command is executed.
16:51:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:51:31 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:52:13 INFO  : Disconnected from the channel tcfchan#2.
19:20:47 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
19:20:54 INFO  : Registering command handlers for Vitis TCF services
19:20:54 INFO  : Platform repository initialization has completed.
19:20:55 INFO  : XSCT server has started successfully.
19:20:57 INFO  : Successfully done setting XSCT server connection channel  
19:20:57 INFO  : plnx-install-location is set to ''
19:20:57 INFO  : Successfully done query RDI_DATADIR 
19:20:57 INFO  : Successfully done setting workspace for the tool. 
19:22:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:22 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:22:22 INFO  : 'jtag frequency' command is executed.
19:22:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:22:27 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:22:28 INFO  : Context for processor 'microblaze_0' is selected.
19:22:28 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:22:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:22:29 INFO  : Context for processor 'microblaze_0' is selected.
19:22:30 INFO  : System reset is completed.
19:22:33 INFO  : 'after 3000' command is executed.
19:22:33 INFO  : Context for processor 'microblaze_0' is selected.
19:22:33 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:22:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:22:34 INFO  : Context for processor 'microblaze_0' is selected.
19:22:34 INFO  : 'con' command is executed.
19:22:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:22:34 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:23:03 INFO  : Disconnected from the channel tcfchan#1.
19:23:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:23:13 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:23:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:18 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:23:19 INFO  : 'jtag frequency' command is executed.
19:23:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:23:20 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:23:21 INFO  : Context for processor 'microblaze_0' is selected.
19:23:32 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:23:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:23:32 INFO  : Context for processor 'microblaze_0' is selected.
19:23:32 INFO  : System reset is completed.
19:23:35 INFO  : 'after 3000' command is executed.
19:23:35 INFO  : Context for processor 'microblaze_0' is selected.
19:23:36 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:23:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:23:36 INFO  : Context for processor 'microblaze_0' is selected.
19:23:37 INFO  : 'con' command is executed.
19:23:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:23:37 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:25:18 INFO  : Disconnected from the channel tcfchan#2.
19:25:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:25:37 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:25:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:58 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:25:58 INFO  : 'jtag frequency' command is executed.
19:25:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:26:02 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:26:03 INFO  : Context for processor 'microblaze_0' is selected.
19:26:15 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:26:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:26:15 INFO  : Context for processor 'microblaze_0' is selected.
19:26:15 INFO  : System reset is completed.
19:26:18 INFO  : 'after 3000' command is executed.
19:26:18 INFO  : Context for processor 'microblaze_0' is selected.
19:26:19 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:26:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:26:19 INFO  : Context for processor 'microblaze_0' is selected.
19:26:19 INFO  : 'con' command is executed.
19:26:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:26:19 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:27:04 INFO  : Disconnected from the channel tcfchan#3.
19:27:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:27:14 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:27:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:24 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:27:24 INFO  : 'jtag frequency' command is executed.
19:27:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:27:26 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:27:26 INFO  : Context for processor 'microblaze_0' is selected.
19:27:39 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:27:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:27:39 INFO  : Context for processor 'microblaze_0' is selected.
19:27:39 INFO  : System reset is completed.
19:27:42 INFO  : 'after 3000' command is executed.
19:27:43 INFO  : Context for processor 'microblaze_0' is selected.
19:27:43 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:27:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:27:44 INFO  : Context for processor 'microblaze_0' is selected.
19:27:44 INFO  : 'con' command is executed.
19:27:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:27:44 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:29:42 INFO  : Disconnected from the channel tcfchan#4.
12:49:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
12:50:06 INFO  : Platform repository initialization has completed.
12:50:06 INFO  : Registering command handlers for Vitis TCF services
12:50:07 INFO  : XSCT server has started successfully.
12:50:07 INFO  : Successfully done setting XSCT server connection channel  
12:50:07 INFO  : plnx-install-location is set to ''
12:50:07 INFO  : Successfully done setting workspace for the tool. 
12:50:08 INFO  : Successfully done query RDI_DATADIR 
12:53:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:58 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:53:58 INFO  : 'jtag frequency' command is executed.
12:54:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:54:02 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:54:03 INFO  : Context for processor 'microblaze_0' is selected.
12:54:04 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:54:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:54:05 INFO  : Context for processor 'microblaze_0' is selected.
12:54:05 INFO  : System reset is completed.
12:54:08 INFO  : 'after 3000' command is executed.
12:54:08 INFO  : Context for processor 'microblaze_0' is selected.
12:54:09 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:54:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:54:09 INFO  : Context for processor 'microblaze_0' is selected.
12:54:10 INFO  : 'con' command is executed.
12:54:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:54:10 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:55:42 INFO  : Disconnected from the channel tcfchan#1.
12:55:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:55:53 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:56:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:08 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:56:08 INFO  : 'jtag frequency' command is executed.
12:56:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:56:10 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:56:10 INFO  : Context for processor 'microblaze_0' is selected.
12:56:31 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:56:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:56:31 INFO  : Context for processor 'microblaze_0' is selected.
12:56:31 INFO  : System reset is completed.
12:56:34 INFO  : 'after 3000' command is executed.
12:56:34 INFO  : Context for processor 'microblaze_0' is selected.
12:56:35 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:56:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:56:35 INFO  : Context for processor 'microblaze_0' is selected.
12:56:36 INFO  : 'con' command is executed.
12:56:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:56:36 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:23:16 INFO  : Disconnected from the channel tcfchan#2.
16:58:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
16:58:18 INFO  : Platform repository initialization has completed.
16:58:18 INFO  : Registering command handlers for Vitis TCF services
16:58:18 INFO  : XSCT server has started successfully.
16:58:18 INFO  : plnx-install-location is set to ''
16:58:19 INFO  : Successfully done setting XSCT server connection channel  
16:58:19 INFO  : Successfully done query RDI_DATADIR 
16:58:19 INFO  : Successfully done setting workspace for the tool. 
16:58:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:50 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:58:51 INFO  : 'jtag frequency' command is executed.
16:58:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:58:54 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:58:55 INFO  : Context for processor 'microblaze_0' is selected.
16:58:56 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:58:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:58:57 INFO  : Context for processor 'microblaze_0' is selected.
16:58:57 INFO  : System reset is completed.
16:59:00 INFO  : 'after 3000' command is executed.
16:59:00 INFO  : Context for processor 'microblaze_0' is selected.
16:59:01 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:59:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:59:01 INFO  : Context for processor 'microblaze_0' is selected.
16:59:02 INFO  : 'con' command is executed.
16:59:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:59:02 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:59:36 INFO  : Disconnected from the channel tcfchan#1.
16:59:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:37 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:59:38 INFO  : 'jtag frequency' command is executed.
16:59:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:59:39 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:59:40 INFO  : Context for processor 'microblaze_0' is selected.
16:59:53 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:59:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:59:53 INFO  : Context for processor 'microblaze_0' is selected.
16:59:53 INFO  : System reset is completed.
16:59:56 INFO  : 'after 3000' command is executed.
16:59:57 INFO  : Context for processor 'microblaze_0' is selected.
16:59:57 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:59:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:59:58 INFO  : Context for processor 'microblaze_0' is selected.
16:59:58 INFO  : 'con' command is executed.
16:59:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:59:58 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:29:18 INFO  : Disconnected from the channel tcfchan#2.
14:52:09 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
14:52:16 INFO  : Platform repository initialization has completed.
14:52:16 INFO  : Registering command handlers for Vitis TCF services
14:52:16 INFO  : XSCT server has started successfully.
14:52:16 INFO  : Successfully done setting XSCT server connection channel  
14:52:16 INFO  : plnx-install-location is set to ''
14:52:17 INFO  : Successfully done setting workspace for the tool. 
14:52:17 INFO  : Successfully done query RDI_DATADIR 
14:52:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:38 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:52:38 INFO  : 'jtag frequency' command is executed.
14:52:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:52:42 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:52:44 INFO  : Context for processor 'microblaze_0' is selected.
14:52:44 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:52:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:52:45 INFO  : Context for processor 'microblaze_0' is selected.
14:52:46 INFO  : System reset is completed.
14:52:49 INFO  : 'after 3000' command is executed.
14:52:49 INFO  : Context for processor 'microblaze_0' is selected.
14:52:49 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:52:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:52:50 INFO  : Context for processor 'microblaze_0' is selected.
14:52:50 INFO  : 'con' command is executed.
14:52:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:52:50 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:55:42 INFO  : Disconnected from the channel tcfchan#1.
20:08:42 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
20:08:48 INFO  : Registering command handlers for Vitis TCF services
20:08:48 INFO  : Platform repository initialization has completed.
20:08:49 INFO  : XSCT server has started successfully.
20:08:50 INFO  : Successfully done setting XSCT server connection channel  
20:08:50 INFO  : plnx-install-location is set to ''
20:08:50 INFO  : Successfully done query RDI_DATADIR 
20:08:50 INFO  : Successfully done setting workspace for the tool. 
20:10:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:25 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:10:25 INFO  : 'jtag frequency' command is executed.
20:10:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:10:29 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:10:30 INFO  : Context for processor 'microblaze_0' is selected.
20:10:30 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:10:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:10:32 INFO  : Context for processor 'microblaze_0' is selected.
20:10:32 INFO  : System reset is completed.
20:10:35 INFO  : 'after 3000' command is executed.
20:10:35 INFO  : Context for processor 'microblaze_0' is selected.
20:10:35 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:10:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:10:36 INFO  : Context for processor 'microblaze_0' is selected.
20:10:37 INFO  : 'con' command is executed.
20:10:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:10:37 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:11:14 INFO  : Disconnected from the channel tcfchan#1.
20:11:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:11:25 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:11:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:34 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:11:34 INFO  : 'jtag frequency' command is executed.
20:11:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:11:36 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:11:36 INFO  : Context for processor 'microblaze_0' is selected.
20:11:52 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:11:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:11:52 INFO  : Context for processor 'microblaze_0' is selected.
20:11:52 INFO  : System reset is completed.
20:11:55 INFO  : 'after 3000' command is executed.
20:11:55 INFO  : Context for processor 'microblaze_0' is selected.
20:11:56 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:11:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:11:56 INFO  : Context for processor 'microblaze_0' is selected.
20:11:56 INFO  : 'con' command is executed.
20:11:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:11:56 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:15:37 INFO  : Disconnected from the channel tcfchan#2.
20:15:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:45 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:15:46 INFO  : 'jtag frequency' command is executed.
20:15:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:15:49 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:15:51 INFO  : Context for processor 'microblaze_0' is selected.
20:16:06 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:16:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:16:06 INFO  : Context for processor 'microblaze_0' is selected.
20:16:06 INFO  : System reset is completed.
20:16:09 INFO  : 'after 3000' command is executed.
20:16:09 INFO  : Context for processor 'microblaze_0' is selected.
20:16:10 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:16:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:16:10 INFO  : Context for processor 'microblaze_0' is selected.
20:16:10 INFO  : 'con' command is executed.
20:16:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:16:10 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:16:49 INFO  : Disconnected from the channel tcfchan#3.
20:16:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:51 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:16:51 INFO  : 'jtag frequency' command is executed.
20:16:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:16:52 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:16:53 INFO  : Context for processor 'microblaze_0' is selected.
20:17:06 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:17:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:17:06 INFO  : Context for processor 'microblaze_0' is selected.
20:17:06 INFO  : System reset is completed.
20:17:09 INFO  : 'after 3000' command is executed.
20:17:10 INFO  : Context for processor 'microblaze_0' is selected.
20:17:10 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:17:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:17:11 INFO  : Context for processor 'microblaze_0' is selected.
20:17:11 INFO  : 'con' command is executed.
20:17:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:17:11 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
09:43:10 INFO  : Disconnected from the channel tcfchan#4.
09:43:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:13 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
09:43:13 INFO  : 'jtag frequency' command is executed.
09:43:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
09:43:15 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
09:43:16 INFO  : Context for processor 'microblaze_0' is selected.
09:43:30 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
09:43:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:43:31 INFO  : Context for processor 'microblaze_0' is selected.
09:43:31 INFO  : System reset is completed.
09:43:34 INFO  : 'after 3000' command is executed.
09:43:34 INFO  : Context for processor 'microblaze_0' is selected.
09:43:34 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
09:43:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

09:43:35 INFO  : Context for processor 'microblaze_0' is selected.
09:43:35 INFO  : 'con' command is executed.
09:43:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:43:35 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
09:43:57 INFO  : Disconnected from the channel tcfchan#5.
09:43:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:59 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
09:43:59 INFO  : 'jtag frequency' command is executed.
09:44:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
09:44:01 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
09:44:01 INFO  : Context for processor 'microblaze_0' is selected.
09:44:16 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
09:44:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:44:16 INFO  : Context for processor 'microblaze_0' is selected.
09:44:16 INFO  : System reset is completed.
09:44:19 INFO  : 'after 3000' command is executed.
09:44:19 INFO  : Context for processor 'microblaze_0' is selected.
09:44:20 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
09:44:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

09:44:20 INFO  : Context for processor 'microblaze_0' is selected.
09:44:21 INFO  : 'con' command is executed.
09:44:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:44:21 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
10:01:05 INFO  : Disconnected from the channel tcfchan#6.
15:10:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
15:10:13 INFO  : Platform repository initialization has completed.
15:10:13 INFO  : Registering command handlers for Vitis TCF services
15:10:14 INFO  : XSCT server has started successfully.
15:10:16 INFO  : Successfully done setting XSCT server connection channel  
15:10:16 INFO  : plnx-install-location is set to ''
15:10:16 INFO  : Successfully done query RDI_DATADIR 
15:10:16 INFO  : Successfully done setting workspace for the tool. 
15:10:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:36 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:10:37 INFO  : 'jtag frequency' command is executed.
15:10:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:10:40 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:10:41 INFO  : Context for processor 'microblaze_0' is selected.
15:10:41 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:10:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:10:42 INFO  : Context for processor 'microblaze_0' is selected.
15:10:43 INFO  : System reset is completed.
15:10:46 INFO  : 'after 3000' command is executed.
15:10:46 INFO  : Context for processor 'microblaze_0' is selected.
15:10:46 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:10:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:10:47 INFO  : Context for processor 'microblaze_0' is selected.
15:10:47 INFO  : 'con' command is executed.
15:10:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:10:47 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:21:09 INFO  : Disconnected from the channel tcfchan#1.
17:21:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:21:19 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:21:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:36 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:21:36 INFO  : 'jtag frequency' command is executed.
17:21:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:21:38 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:21:38 INFO  : Context for processor 'microblaze_0' is selected.
17:21:56 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:21:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:21:56 INFO  : Context for processor 'microblaze_0' is selected.
17:21:56 INFO  : System reset is completed.
17:21:59 INFO  : 'after 3000' command is executed.
17:21:59 INFO  : Context for processor 'microblaze_0' is selected.
17:22:00 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:22:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:22:00 INFO  : Context for processor 'microblaze_0' is selected.
17:22:00 INFO  : 'con' command is executed.
17:22:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:22:00 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:22:29 INFO  : Disconnected from the channel tcfchan#2.
17:22:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:31 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:22:31 INFO  : 'jtag frequency' command is executed.
17:22:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:22:32 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:22:33 INFO  : Context for processor 'microblaze_0' is selected.
17:22:49 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:22:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:22:52 ERROR : no targets found with "name =~ "*microblaze*#0" && bscan=="USER2" ". available targets: none
17:22:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
----------------End of Script----------------

17:22:52 ERROR : no targets found with "name =~ "*microblaze*#0" && bscan=="USER2" ". available targets: none
18:13:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:40 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:13:40 INFO  : 'jtag frequency' command is executed.
18:13:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:13:42 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:13:42 INFO  : Context for processor 'microblaze_0' is selected.
18:13:43 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:13:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:13:43 INFO  : Context for processor 'microblaze_0' is selected.
18:13:43 INFO  : System reset is completed.
18:13:46 INFO  : 'after 3000' command is executed.
18:13:46 INFO  : Context for processor 'microblaze_0' is selected.
18:13:46 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:13:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:13:47 INFO  : Context for processor 'microblaze_0' is selected.
18:13:47 INFO  : 'con' command is executed.
18:13:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:13:47 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:49:17 INFO  : Disconnected from the channel tcfchan#3.
12:50:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
12:50:31 INFO  : Registering command handlers for Vitis TCF services
12:50:31 INFO  : Platform repository initialization has completed.
12:50:34 INFO  : XSCT server has started successfully.
12:50:34 INFO  : Successfully done setting XSCT server connection channel  
12:50:35 INFO  : plnx-install-location is set to ''
12:50:35 INFO  : Successfully done setting workspace for the tool. 
12:50:35 INFO  : Successfully done query RDI_DATADIR 
12:51:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:10 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:51:11 INFO  : 'jtag frequency' command is executed.
12:51:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:51:14 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:51:15 INFO  : Context for processor 'microblaze_0' is selected.
12:51:16 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:51:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:51:16 INFO  : Context for processor 'microblaze_0' is selected.
12:51:16 INFO  : System reset is completed.
12:51:19 INFO  : 'after 3000' command is executed.
12:51:20 INFO  : Context for processor 'microblaze_0' is selected.
12:51:20 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:51:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:51:21 INFO  : Context for processor 'microblaze_0' is selected.
12:51:21 INFO  : 'con' command is executed.
12:51:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:51:21 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:52:36 INFO  : Disconnected from the channel tcfchan#1.
12:52:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:52:46 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:52:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:00 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:53:00 INFO  : 'jtag frequency' command is executed.
12:53:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:53:01 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:53:02 INFO  : Context for processor 'microblaze_0' is selected.
12:53:13 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:53:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:53:13 INFO  : Context for processor 'microblaze_0' is selected.
12:53:13 INFO  : System reset is completed.
12:53:16 INFO  : 'after 3000' command is executed.
12:53:17 INFO  : Context for processor 'microblaze_0' is selected.
12:53:17 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:53:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:53:18 INFO  : Context for processor 'microblaze_0' is selected.
12:53:18 INFO  : 'con' command is executed.
12:53:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:53:18 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:28:58 INFO  : Disconnected from the channel tcfchan#2.
17:00:42 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
17:00:50 INFO  : Platform repository initialization has completed.
17:00:50 INFO  : XSCT server has started successfully.
17:00:50 INFO  : plnx-install-location is set to ''
17:00:51 INFO  : Registering command handlers for Vitis TCF services
17:00:52 INFO  : Successfully done setting XSCT server connection channel  
17:00:52 INFO  : Successfully done query RDI_DATADIR 
17:00:52 INFO  : Successfully done setting workspace for the tool. 
17:01:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:49 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:01:49 INFO  : 'jtag frequency' command is executed.
17:01:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:01:53 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:01:54 INFO  : Context for processor 'microblaze_0' is selected.
17:01:55 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:01:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:01:55 INFO  : Context for processor 'microblaze_0' is selected.
17:01:56 INFO  : System reset is completed.
17:01:59 INFO  : 'after 3000' command is executed.
17:01:59 INFO  : Context for processor 'microblaze_0' is selected.
17:01:59 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:01:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:02:00 INFO  : Context for processor 'microblaze_0' is selected.
17:02:00 INFO  : 'con' command is executed.
17:02:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:02:00 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:02:24 INFO  : Disconnected from the channel tcfchan#1.
17:02:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:02:34 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:02:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:45 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:02:45 INFO  : 'jtag frequency' command is executed.
17:02:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:02:46 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:02:47 INFO  : Context for processor 'microblaze_0' is selected.
17:02:57 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:02:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:02:57 INFO  : Context for processor 'microblaze_0' is selected.
17:02:57 INFO  : System reset is completed.
17:03:00 INFO  : 'after 3000' command is executed.
17:03:00 INFO  : Context for processor 'microblaze_0' is selected.
17:03:01 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:03:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:03:01 INFO  : Context for processor 'microblaze_0' is selected.
17:03:02 INFO  : 'con' command is executed.
17:03:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:03:02 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:27:47 INFO  : Disconnected from the channel tcfchan#2.
19:37:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
19:37:18 INFO  : XSCT server has started successfully.
19:37:18 INFO  : plnx-install-location is set to ''
19:37:18 INFO  : Successfully done setting XSCT server connection channel  
19:37:18 INFO  : Successfully done setting workspace for the tool. 
19:37:19 INFO  : Platform repository initialization has completed.
19:37:19 INFO  : Registering command handlers for Vitis TCF services
19:37:19 INFO  : Successfully done query RDI_DATADIR 
19:37:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:36 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:37:37 INFO  : 'jtag frequency' command is executed.
19:37:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:37:40 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:37:41 INFO  : Context for processor 'microblaze_0' is selected.
19:37:41 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:37:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:37:43 INFO  : Context for processor 'microblaze_0' is selected.
19:37:43 INFO  : System reset is completed.
19:37:46 INFO  : 'after 3000' command is executed.
19:37:46 INFO  : Context for processor 'microblaze_0' is selected.
19:37:46 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:37:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:37:47 INFO  : Context for processor 'microblaze_0' is selected.
19:37:48 INFO  : 'con' command is executed.
19:37:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:37:48 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:38:22 INFO  : Disconnected from the channel tcfchan#1.
19:38:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:23 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:38:23 INFO  : 'jtag frequency' command is executed.
19:38:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:38:25 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:38:25 INFO  : Context for processor 'microblaze_0' is selected.
19:38:35 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:38:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:38:35 INFO  : Context for processor 'microblaze_0' is selected.
19:38:35 INFO  : System reset is completed.
19:38:38 INFO  : 'after 3000' command is executed.
19:38:38 INFO  : Context for processor 'microblaze_0' is selected.
19:38:39 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:38:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:38:39 INFO  : Context for processor 'microblaze_0' is selected.
19:38:40 INFO  : 'con' command is executed.
19:38:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:38:40 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:34:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
18:34:32 INFO  : Platform repository initialization has completed.
18:34:32 INFO  : XSCT server has started successfully.
18:34:32 INFO  : Registering command handlers for Vitis TCF services
18:34:32 INFO  : plnx-install-location is set to ''
18:34:32 INFO  : Successfully done setting XSCT server connection channel  
18:34:32 INFO  : Successfully done query RDI_DATADIR 
18:34:32 INFO  : Successfully done setting workspace for the tool. 
18:35:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:04 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:35:04 INFO  : 'jtag frequency' command is executed.
18:35:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:35:08 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:35:09 INFO  : Context for processor 'microblaze_0' is selected.
18:35:09 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:35:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:35:09 INFO  : Context for processor 'microblaze_0' is selected.
18:35:09 INFO  : System reset is completed.
18:35:12 INFO  : 'after 3000' command is executed.
18:35:13 INFO  : Context for processor 'microblaze_0' is selected.
18:35:13 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:35:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:35:14 INFO  : Context for processor 'microblaze_0' is selected.
18:35:14 INFO  : 'con' command is executed.
18:35:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:35:14 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:35:59 INFO  : Disconnected from the channel tcfchan#1.
18:36:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:36:09 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:36:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:13 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:36:13 INFO  : 'jtag frequency' command is executed.
18:36:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:36:15 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:36:15 INFO  : Context for processor 'microblaze_0' is selected.
18:36:20 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:36:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:36:20 INFO  : Context for processor 'microblaze_0' is selected.
18:36:20 INFO  : System reset is completed.
18:36:23 INFO  : 'after 3000' command is executed.
18:36:23 INFO  : Context for processor 'microblaze_0' is selected.
18:36:24 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:36:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:36:24 INFO  : Context for processor 'microblaze_0' is selected.
18:36:24 INFO  : 'con' command is executed.
18:36:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:36:24 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:38:09 INFO  : Disconnected from the channel tcfchan#2.
18:38:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:10 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:38:10 INFO  : 'jtag frequency' command is executed.
18:38:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:38:12 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:38:12 INFO  : Context for processor 'microblaze_0' is selected.
18:38:18 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:38:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:38:18 INFO  : Context for processor 'microblaze_0' is selected.
18:38:18 INFO  : System reset is completed.
18:38:21 INFO  : 'after 3000' command is executed.
18:38:21 INFO  : Context for processor 'microblaze_0' is selected.
18:38:21 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:38:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:38:21 INFO  : Context for processor 'microblaze_0' is selected.
18:38:22 INFO  : 'con' command is executed.
18:38:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:38:22 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:41:35 INFO  : Disconnected from the channel tcfchan#3.
18:41:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:36 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:41:36 INFO  : 'jtag frequency' command is executed.
18:41:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:41:37 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:41:38 INFO  : Context for processor 'microblaze_0' is selected.
18:41:43 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:41:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:41:43 INFO  : Context for processor 'microblaze_0' is selected.
18:41:43 INFO  : System reset is completed.
18:41:46 INFO  : 'after 3000' command is executed.
18:41:46 INFO  : Context for processor 'microblaze_0' is selected.
18:41:46 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:41:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:41:47 INFO  : Context for processor 'microblaze_0' is selected.
18:41:47 INFO  : 'con' command is executed.
18:41:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:41:47 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:42:22 INFO  : Disconnected from the channel tcfchan#4.
18:42:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:42:33 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:43:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:28 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:43:28 INFO  : 'jtag frequency' command is executed.
18:43:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:43:30 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:43:30 INFO  : Context for processor 'microblaze_0' is selected.
18:43:35 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:43:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:43:35 INFO  : Context for processor 'microblaze_0' is selected.
18:43:35 INFO  : System reset is completed.
18:43:38 INFO  : 'after 3000' command is executed.
18:43:38 INFO  : Context for processor 'microblaze_0' is selected.
18:43:39 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:43:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:43:39 INFO  : Context for processor 'microblaze_0' is selected.
18:43:39 INFO  : 'con' command is executed.
18:43:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:43:39 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:53:23 INFO  : Disconnected from the channel tcfchan#5.
18:53:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:24 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:53:24 INFO  : 'jtag frequency' command is executed.
18:53:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:53:26 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:53:26 INFO  : Context for processor 'microblaze_0' is selected.
18:53:31 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:53:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:53:32 INFO  : Context for processor 'microblaze_0' is selected.
18:53:32 INFO  : System reset is completed.
18:53:35 INFO  : 'after 3000' command is executed.
18:53:35 INFO  : Context for processor 'microblaze_0' is selected.
18:53:35 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:53:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:53:35 INFO  : Context for processor 'microblaze_0' is selected.
18:53:36 INFO  : 'con' command is executed.
18:53:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:53:36 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:54:34 INFO  : Disconnected from the channel tcfchan#6.
18:54:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:35 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:54:35 INFO  : 'jtag frequency' command is executed.
18:54:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:54:37 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:54:37 INFO  : Context for processor 'microblaze_0' is selected.
18:54:42 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:54:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:54:42 INFO  : Context for processor 'microblaze_0' is selected.
18:54:42 INFO  : System reset is completed.
18:54:45 INFO  : 'after 3000' command is executed.
18:54:46 INFO  : Context for processor 'microblaze_0' is selected.
18:54:46 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:54:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:54:46 INFO  : Context for processor 'microblaze_0' is selected.
18:54:46 INFO  : 'con' command is executed.
18:54:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:54:46 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:05:47 INFO  : Disconnected from the channel tcfchan#7.
20:05:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:05:58 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:06:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:23 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:06:23 INFO  : 'jtag frequency' command is executed.
20:06:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:06:25 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:06:25 INFO  : Context for processor 'microblaze_0' is selected.
20:06:39 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:06:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:06:39 INFO  : Context for processor 'microblaze_0' is selected.
20:06:39 INFO  : System reset is completed.
20:06:42 INFO  : 'after 3000' command is executed.
20:06:43 INFO  : Context for processor 'microblaze_0' is selected.
20:06:43 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:06:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:06:44 INFO  : Context for processor 'microblaze_0' is selected.
20:06:44 INFO  : 'con' command is executed.
20:06:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:06:44 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:07:28 INFO  : Disconnected from the channel tcfchan#8.
20:07:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:07:39 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:07:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:52 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:07:52 INFO  : 'jtag frequency' command is executed.
20:07:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:07:53 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:07:54 INFO  : Context for processor 'microblaze_0' is selected.
20:08:20 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:08:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:08:20 INFO  : Context for processor 'microblaze_0' is selected.
20:08:20 INFO  : System reset is completed.
20:08:23 INFO  : 'after 3000' command is executed.
20:08:23 INFO  : Context for processor 'microblaze_0' is selected.
20:08:24 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:08:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:08:25 INFO  : Context for processor 'microblaze_0' is selected.
20:08:25 INFO  : 'con' command is executed.
20:08:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:08:25 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:11:51 INFO  : Disconnected from the channel tcfchan#9.
20:43:47 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
20:43:53 INFO  : XSCT server has started successfully.
20:43:53 INFO  : plnx-install-location is set to ''
20:43:53 INFO  : Successfully done setting XSCT server connection channel  
20:43:53 INFO  : Successfully done setting workspace for the tool. 
20:43:54 INFO  : Platform repository initialization has completed.
20:43:54 INFO  : Registering command handlers for Vitis TCF services
20:43:55 INFO  : Successfully done query RDI_DATADIR 
20:44:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:25 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:44:26 INFO  : 'jtag frequency' command is executed.
20:44:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:44:30 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:44:31 INFO  : Context for processor 'microblaze_0' is selected.
20:44:31 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:44:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:44:33 INFO  : Context for processor 'microblaze_0' is selected.
20:44:33 INFO  : System reset is completed.
20:44:36 INFO  : 'after 3000' command is executed.
20:44:36 INFO  : Context for processor 'microblaze_0' is selected.
20:44:37 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:44:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:44:38 INFO  : Context for processor 'microblaze_0' is selected.
20:44:38 INFO  : 'con' command is executed.
20:44:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:44:38 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:45:11 INFO  : Disconnected from the channel tcfchan#1.
20:45:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:45:21 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:45:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:26 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:45:26 INFO  : 'jtag frequency' command is executed.
20:45:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:45:28 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:45:28 INFO  : Context for processor 'microblaze_0' is selected.
20:45:55 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:45:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:45:55 INFO  : Context for processor 'microblaze_0' is selected.
20:45:55 INFO  : System reset is completed.
20:45:58 INFO  : 'after 3000' command is executed.
20:45:58 INFO  : Context for processor 'microblaze_0' is selected.
20:45:59 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:45:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:46:00 INFO  : Context for processor 'microblaze_0' is selected.
20:46:00 INFO  : 'con' command is executed.
20:46:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:46:00 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:46:15 INFO  : Disconnected from the channel tcfchan#2.
14:41:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
14:41:47 INFO  : Registering command handlers for Vitis TCF services
14:41:47 INFO  : Platform repository initialization has completed.
14:41:49 INFO  : XSCT server has started successfully.
14:41:49 INFO  : Successfully done setting XSCT server connection channel  
14:42:07 INFO  : plnx-install-location is set to ''
14:42:07 INFO  : Successfully done setting workspace for the tool. 
14:42:07 INFO  : Successfully done query RDI_DATADIR 
14:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:13 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:42:13 INFO  : 'jtag frequency' command is executed.
14:42:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:42:17 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:42:19 INFO  : Context for processor 'microblaze_0' is selected.
14:42:19 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:42:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:42:21 INFO  : Context for processor 'microblaze_0' is selected.
14:42:21 INFO  : System reset is completed.
14:42:24 INFO  : 'after 3000' command is executed.
14:42:24 INFO  : Context for processor 'microblaze_0' is selected.
14:42:25 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:42:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:42:25 INFO  : Context for processor 'microblaze_0' is selected.
14:42:25 INFO  : 'con' command is executed.
14:42:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:42:25 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:53:43 INFO  : Disconnected from the channel tcfchan#1.
14:53:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:53:53 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:54:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:55 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:54:55 INFO  : 'jtag frequency' command is executed.
14:54:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:54:57 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:54:57 INFO  : Context for processor 'microblaze_0' is selected.
14:55:11 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:55:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:55:11 INFO  : Context for processor 'microblaze_0' is selected.
14:55:11 INFO  : System reset is completed.
14:55:14 INFO  : 'after 3000' command is executed.
14:55:14 INFO  : Context for processor 'microblaze_0' is selected.
14:55:14 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:55:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:55:15 INFO  : Context for processor 'microblaze_0' is selected.
14:55:15 INFO  : 'con' command is executed.
14:55:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:55:15 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:42:39 INFO  : Disconnected from the channel tcfchan#2.
14:21:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
14:21:52 INFO  : XSCT server has started successfully.
14:21:52 INFO  : Registering command handlers for Vitis TCF services
14:21:52 INFO  : Platform repository initialization has completed.
14:21:53 INFO  : plnx-install-location is set to ''
14:21:53 INFO  : Successfully done setting XSCT server connection channel  
14:21:53 INFO  : Successfully done query RDI_DATADIR 
14:21:53 INFO  : Successfully done setting workspace for the tool. 
14:23:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:09 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:23:09 INFO  : 'jtag frequency' command is executed.
14:23:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:23:14 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:23:15 INFO  : Context for processor 'microblaze_0' is selected.
14:23:16 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:23:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:23:17 INFO  : Context for processor 'microblaze_0' is selected.
14:23:17 INFO  : System reset is completed.
14:23:20 INFO  : 'after 3000' command is executed.
14:23:20 INFO  : Context for processor 'microblaze_0' is selected.
14:23:21 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:23:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:23:21 INFO  : Context for processor 'microblaze_0' is selected.
14:23:22 INFO  : 'con' command is executed.
14:23:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:23:22 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:24:43 INFO  : Disconnected from the channel tcfchan#1.
14:24:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:45 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:24:45 INFO  : 'jtag frequency' command is executed.
14:24:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:24:47 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:24:48 INFO  : Context for processor 'microblaze_0' is selected.
14:25:04 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:25:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:25:04 INFO  : Context for processor 'microblaze_0' is selected.
14:25:04 INFO  : System reset is completed.
14:25:07 INFO  : 'after 3000' command is executed.
14:25:08 INFO  : Context for processor 'microblaze_0' is selected.
14:25:08 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:25:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:25:09 INFO  : Context for processor 'microblaze_0' is selected.
14:25:09 INFO  : 'con' command is executed.
14:25:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:25:09 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:36:43 INFO  : Disconnected from the channel tcfchan#2.
12:34:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
12:35:05 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_test-Default'. 
Make sure that the application 'test' is built properly for configuration 'Debug' before launching.
12:35:06 INFO  : Registering command handlers for Vitis TCF services
12:35:06 INFO  : Platform repository initialization has completed.
12:35:09 INFO  : XSCT server has started successfully.
12:35:09 INFO  : plnx-install-location is set to ''
12:35:22 INFO  : Successfully done setting XSCT server connection channel  
12:35:22 INFO  : Successfully done query RDI_DATADIR 
12:35:22 INFO  : Successfully done setting workspace for the tool. 
12:35:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:28 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:35:28 INFO  : 'jtag frequency' command is executed.
12:35:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:35:32 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:35:32 INFO  : Context for processor 'microblaze_0' is selected.
12:35:33 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:35:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:35:33 INFO  : Context for processor 'microblaze_0' is selected.
12:35:33 INFO  : System reset is completed.
12:35:36 INFO  : 'after 3000' command is executed.
12:35:37 INFO  : Context for processor 'microblaze_0' is selected.
12:35:37 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:35:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:35:37 INFO  : Context for processor 'microblaze_0' is selected.
12:35:38 INFO  : 'con' command is executed.
12:35:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:35:38 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:40:13 INFO  : Disconnected from the channel tcfchan#1.
12:40:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:40:23 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:41:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:18 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:41:18 INFO  : 'jtag frequency' command is executed.
12:41:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:41:20 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:41:20 INFO  : Context for processor 'microblaze_0' is selected.
12:41:32 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:41:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:41:32 INFO  : Context for processor 'microblaze_0' is selected.
12:41:33 INFO  : System reset is completed.
12:41:36 INFO  : 'after 3000' command is executed.
12:41:36 INFO  : Context for processor 'microblaze_0' is selected.
12:41:36 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:41:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:41:37 INFO  : Context for processor 'microblaze_0' is selected.
12:41:37 INFO  : 'con' command is executed.
12:41:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:41:37 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:51:08 INFO  : Disconnected from the channel tcfchan#2.
16:51:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:10 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
16:51:10 INFO  : 'jtag frequency' command is executed.
16:51:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
16:51:11 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:51:11 INFO  : Context for processor 'microblaze_0' is selected.
16:51:29 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:51:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:51:29 INFO  : Context for processor 'microblaze_0' is selected.
16:51:29 INFO  : System reset is completed.
16:51:32 INFO  : 'after 3000' command is executed.
16:51:32 INFO  : Context for processor 'microblaze_0' is selected.
16:51:33 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:51:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:51:34 INFO  : Context for processor 'microblaze_0' is selected.
16:51:34 INFO  : 'con' command is executed.
16:51:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:51:34 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:52:07 INFO  : Disconnected from the channel tcfchan#3.
16:52:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:52:18 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:52:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:31 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
16:52:31 INFO  : 'jtag frequency' command is executed.
16:52:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
16:52:33 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:52:33 INFO  : Context for processor 'microblaze_0' is selected.
16:52:45 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:52:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:52:45 INFO  : Context for processor 'microblaze_0' is selected.
16:52:45 INFO  : System reset is completed.
16:52:48 INFO  : 'after 3000' command is executed.
16:52:49 INFO  : Context for processor 'microblaze_0' is selected.
16:52:49 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:52:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:52:50 INFO  : Context for processor 'microblaze_0' is selected.
16:52:50 INFO  : 'con' command is executed.
16:52:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:52:50 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:23:37 INFO  : Disconnected from the channel tcfchan#4.
17:23:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:23:48 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:23:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:51 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
17:23:51 INFO  : 'jtag frequency' command is executed.
17:23:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
17:23:53 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:23:53 INFO  : Context for processor 'microblaze_0' is selected.
17:24:12 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:24:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:24:12 INFO  : Context for processor 'microblaze_0' is selected.
17:24:12 INFO  : System reset is completed.
17:24:15 INFO  : 'after 3000' command is executed.
17:24:15 INFO  : Context for processor 'microblaze_0' is selected.
17:24:16 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:24:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:24:16 INFO  : Context for processor 'microblaze_0' is selected.
17:24:17 INFO  : 'con' command is executed.
17:24:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:24:17 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:47:13 INFO  : Disconnected from the channel tcfchan#5.
12:31:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
12:31:24 INFO  : Platform repository initialization has completed.
12:31:25 INFO  : Registering command handlers for Vitis TCF services
12:31:27 INFO  : XSCT server has started successfully.
12:31:27 INFO  : Successfully done setting XSCT server connection channel  
12:31:28 INFO  : plnx-install-location is set to ''
12:31:28 INFO  : Successfully done setting workspace for the tool. 
12:31:36 INFO  : Successfully done query RDI_DATADIR 
12:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:42 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
12:31:42 INFO  : 'jtag frequency' command is executed.
12:31:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
12:31:46 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:31:47 INFO  : Context for processor 'microblaze_0' is selected.
12:31:48 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:31:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:31:49 INFO  : Context for processor 'microblaze_0' is selected.
12:31:49 INFO  : System reset is completed.
12:31:52 INFO  : 'after 3000' command is executed.
12:31:52 INFO  : Context for processor 'microblaze_0' is selected.
12:31:53 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:31:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:31:53 INFO  : Context for processor 'microblaze_0' is selected.
12:31:53 INFO  : 'con' command is executed.
12:31:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:31:53 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:32:48 INFO  : Disconnected from the channel tcfchan#1.
12:32:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:32:59 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:33:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:06 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
12:33:06 INFO  : 'jtag frequency' command is executed.
12:33:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
12:33:08 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:33:08 INFO  : Context for processor 'microblaze_0' is selected.
12:33:16 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:33:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:33:16 INFO  : Context for processor 'microblaze_0' is selected.
12:33:16 INFO  : System reset is completed.
12:33:19 INFO  : 'after 3000' command is executed.
12:33:20 INFO  : Context for processor 'microblaze_0' is selected.
12:33:20 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:33:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:33:21 INFO  : Context for processor 'microblaze_0' is selected.
12:33:21 INFO  : 'con' command is executed.
12:33:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:33:21 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:54:18 INFO  : Disconnected from the channel tcfchan#2.
19:01:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
19:01:18 INFO  : XSCT server has started successfully.
19:01:18 INFO  : plnx-install-location is set to ''
19:01:18 INFO  : Successfully done setting XSCT server connection channel  
19:01:18 INFO  : Successfully done setting workspace for the tool. 
19:01:22 INFO  : Registering command handlers for Vitis TCF services
19:01:22 INFO  : Platform repository initialization has completed.
19:01:23 INFO  : Successfully done query RDI_DATADIR 
19:02:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:02:25 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:03:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:03:23 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:05:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:05:30 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:11:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:11:26 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:11:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:11:50 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:12:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
19:12:37 INFO  : XSCT server has started successfully.
19:12:37 INFO  : plnx-install-location is set to ''
19:12:37 INFO  : Successfully done setting XSCT server connection channel  
19:12:37 INFO  : Successfully done setting workspace for the tool. 
19:12:38 INFO  : Platform repository initialization has completed.
19:12:38 INFO  : Successfully done query RDI_DATADIR 
19:12:38 INFO  : Registering command handlers for Vitis TCF services
19:13:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:13:51 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:14:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:14:38 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:15:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:16:14 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:17:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:56 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
19:17:56 INFO  : 'jtag frequency' command is executed.
19:17:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
19:18:00 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:18:01 INFO  : Context for processor 'microblaze_0' is selected.
19:18:01 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:18:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:18:01 INFO  : Context for processor 'microblaze_0' is selected.
19:18:01 INFO  : System reset is completed.
19:18:04 INFO  : 'after 3000' command is executed.
19:18:04 INFO  : Context for processor 'microblaze_0' is selected.
19:18:05 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:18:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:18:05 INFO  : Context for processor 'microblaze_0' is selected.
19:18:06 INFO  : 'con' command is executed.
19:18:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:18:06 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:18:36 INFO  : Disconnected from the channel tcfchan#1.
19:18:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:37 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
19:18:38 INFO  : 'jtag frequency' command is executed.
19:18:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
19:18:39 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:18:39 INFO  : Context for processor 'microblaze_0' is selected.
19:18:48 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:18:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:18:48 INFO  : Context for processor 'microblaze_0' is selected.
19:18:48 INFO  : System reset is completed.
19:18:51 INFO  : 'after 3000' command is executed.
19:18:51 INFO  : Context for processor 'microblaze_0' is selected.
19:18:52 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:18:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:18:52 INFO  : Context for processor 'microblaze_0' is selected.
19:18:53 INFO  : 'con' command is executed.
19:18:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:18:53 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:51:42 INFO  : Disconnected from the channel tcfchan#2.
17:31:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
17:31:55 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_test-Default'. 
Make sure that the application 'test' is built properly for configuration 'Debug' before launching.
17:31:55 INFO  : Registering command handlers for Vitis TCF services
17:31:55 INFO  : Platform repository initialization has completed.
17:31:59 INFO  : XSCT server has started successfully.
17:31:59 INFO  : plnx-install-location is set to ''
17:31:59 INFO  : Successfully done setting XSCT server connection channel  
17:32:00 INFO  : Successfully done setting workspace for the tool. 
17:32:00 INFO  : Successfully done query RDI_DATADIR 
17:32:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:19 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
17:32:19 INFO  : 'jtag frequency' command is executed.
17:32:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
17:32:23 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:32:24 INFO  : Context for processor 'microblaze_0' is selected.
17:32:24 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:32:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:32:25 INFO  : Context for processor 'microblaze_0' is selected.
17:32:26 INFO  : System reset is completed.
17:32:29 INFO  : 'after 3000' command is executed.
17:32:29 INFO  : Context for processor 'microblaze_0' is selected.
17:32:29 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:32:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:32:30 INFO  : Context for processor 'microblaze_0' is selected.
17:32:30 INFO  : 'con' command is executed.
17:32:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:32:30 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:32:54 INFO  : Disconnected from the channel tcfchan#1.
17:32:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:33:05 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:33:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:08 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
17:33:09 INFO  : 'jtag frequency' command is executed.
17:33:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
17:33:10 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:33:11 INFO  : Context for processor 'microblaze_0' is selected.
17:33:23 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:33:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:33:23 INFO  : Context for processor 'microblaze_0' is selected.
17:33:23 INFO  : System reset is completed.
17:33:26 INFO  : 'after 3000' command is executed.
17:33:26 INFO  : Context for processor 'microblaze_0' is selected.
17:33:27 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:33:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:33:27 INFO  : Context for processor 'microblaze_0' is selected.
17:33:27 INFO  : 'con' command is executed.
17:33:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:33:27 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:57:36 INFO  : Disconnected from the channel tcfchan#2.
20:17:47 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
20:17:53 INFO  : Platform repository initialization has completed.
20:17:53 INFO  : Registering command handlers for Vitis TCF services
20:17:53 INFO  : XSCT server has started successfully.
20:17:54 INFO  : Successfully done setting XSCT server connection channel  
20:17:54 INFO  : plnx-install-location is set to ''
20:17:54 INFO  : Successfully done query RDI_DATADIR 
20:17:54 INFO  : Successfully done setting workspace for the tool. 
20:18:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:11 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
20:18:11 INFO  : 'jtag frequency' command is executed.
20:18:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
20:18:15 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:18:16 INFO  : Context for processor 'microblaze_0' is selected.
20:18:16 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:18:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:18:17 INFO  : Context for processor 'microblaze_0' is selected.
20:18:17 INFO  : System reset is completed.
20:18:20 INFO  : 'after 3000' command is executed.
20:18:21 INFO  : Context for processor 'microblaze_0' is selected.
20:18:21 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:18:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:18:22 INFO  : Context for processor 'microblaze_0' is selected.
20:18:22 INFO  : 'con' command is executed.
20:18:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:18:22 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:18:55 INFO  : Disconnected from the channel tcfchan#1.
20:18:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:19:05 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:19:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:12 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
20:19:12 INFO  : 'jtag frequency' command is executed.
20:19:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
20:19:14 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:19:14 INFO  : Context for processor 'microblaze_0' is selected.
20:19:24 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:19:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:19:24 INFO  : Context for processor 'microblaze_0' is selected.
20:19:24 INFO  : System reset is completed.
20:19:27 INFO  : 'after 3000' command is executed.
20:19:27 INFO  : Context for processor 'microblaze_0' is selected.
20:19:28 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:19:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:19:28 INFO  : Context for processor 'microblaze_0' is selected.
20:19:28 INFO  : 'con' command is executed.
20:19:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:19:28 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:41:42 INFO  : Disconnected from the channel tcfchan#2.
12:12:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
12:12:23 INFO  : Registering command handlers for Vitis TCF services
12:12:23 INFO  : Platform repository initialization has completed.
12:12:24 INFO  : XSCT server has started successfully.
12:12:25 INFO  : plnx-install-location is set to ''
12:12:25 INFO  : Successfully done setting XSCT server connection channel  
12:12:40 INFO  : Successfully done query RDI_DATADIR 
12:12:40 INFO  : Successfully done setting workspace for the tool. 
12:12:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:46 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
12:12:47 INFO  : 'jtag frequency' command is executed.
12:12:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
12:12:50 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:12:51 INFO  : Context for processor 'microblaze_0' is selected.
12:12:52 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:12:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:12:53 INFO  : Context for processor 'microblaze_0' is selected.
12:12:53 INFO  : System reset is completed.
12:12:56 INFO  : 'after 3000' command is executed.
12:12:56 INFO  : Context for processor 'microblaze_0' is selected.
12:12:56 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:12:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:12:57 INFO  : Context for processor 'microblaze_0' is selected.
12:12:57 INFO  : 'con' command is executed.
12:12:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:12:57 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:17:44 INFO  : Disconnected from the channel tcfchan#1.
12:17:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:17:54 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:18:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:01 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
12:18:01 INFO  : 'jtag frequency' command is executed.
12:18:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
12:18:03 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:18:03 INFO  : Context for processor 'microblaze_0' is selected.
12:18:16 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:18:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:18:16 INFO  : Context for processor 'microblaze_0' is selected.
12:18:16 INFO  : System reset is completed.
12:18:19 INFO  : 'after 3000' command is executed.
12:18:19 INFO  : Context for processor 'microblaze_0' is selected.
12:18:19 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:18:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:18:20 INFO  : Context for processor 'microblaze_0' is selected.
12:18:20 INFO  : 'con' command is executed.
12:18:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:18:20 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:49:45 INFO  : Disconnected from the channel tcfchan#2.
13:49:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:49:56 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:18 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:50:18 INFO  : 'jtag frequency' command is executed.
13:50:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:50:20 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:50:20 INFO  : Context for processor 'microblaze_0' is selected.
13:50:38 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:50:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:50:38 INFO  : Context for processor 'microblaze_0' is selected.
13:50:38 INFO  : System reset is completed.
13:50:41 INFO  : 'after 3000' command is executed.
13:50:41 INFO  : Context for processor 'microblaze_0' is selected.
13:50:42 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:50:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:50:43 INFO  : Context for processor 'microblaze_0' is selected.
13:50:43 INFO  : 'con' command is executed.
13:50:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:50:43 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:57:32 INFO  : Disconnected from the channel tcfchan#3.
13:57:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:33 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:57:33 INFO  : 'jtag frequency' command is executed.
13:57:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:57:35 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:57:35 INFO  : Context for processor 'microblaze_0' is selected.
13:57:47 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:57:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:57:47 INFO  : Context for processor 'microblaze_0' is selected.
13:57:47 INFO  : System reset is completed.
13:57:50 INFO  : 'after 3000' command is executed.
13:57:51 INFO  : Context for processor 'microblaze_0' is selected.
13:57:51 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:57:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:57:52 INFO  : Context for processor 'microblaze_0' is selected.
13:57:52 INFO  : 'con' command is executed.
13:57:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:57:52 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:31:28 INFO  : Disconnected from the channel tcfchan#4.
14:31:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:30 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:31:30 INFO  : 'jtag frequency' command is executed.
14:31:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:31:32 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:31:32 INFO  : Context for processor 'microblaze_0' is selected.
14:31:49 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:31:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:31:49 INFO  : Context for processor 'microblaze_0' is selected.
14:31:49 INFO  : System reset is completed.
14:31:52 INFO  : 'after 3000' command is executed.
14:31:52 INFO  : Context for processor 'microblaze_0' is selected.
14:31:53 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:31:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:31:53 INFO  : Context for processor 'microblaze_0' is selected.
14:31:53 INFO  : 'con' command is executed.
14:31:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:31:53 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:25:28 INFO  : Disconnected from the channel tcfchan#5.
19:25:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:29 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:25:29 INFO  : 'jtag frequency' command is executed.
19:25:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:25:31 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:25:31 INFO  : Context for processor 'microblaze_0' is selected.
19:25:54 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:25:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:25:54 INFO  : Context for processor 'microblaze_0' is selected.
19:25:54 INFO  : System reset is completed.
19:25:57 INFO  : 'after 3000' command is executed.
19:25:57 INFO  : Context for processor 'microblaze_0' is selected.
19:25:58 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:25:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:25:58 INFO  : Context for processor 'microblaze_0' is selected.
19:25:59 INFO  : 'con' command is executed.
19:25:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:25:59 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:26:36 INFO  : Disconnected from the channel tcfchan#6.
19:26:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:38 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:26:39 INFO  : 'jtag frequency' command is executed.
19:26:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:26:40 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:26:41 INFO  : Context for processor 'microblaze_0' is selected.
19:27:04 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:27:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:27:04 INFO  : Context for processor 'microblaze_0' is selected.
19:27:04 INFO  : System reset is completed.
19:27:07 INFO  : 'after 3000' command is executed.
19:27:07 INFO  : Context for processor 'microblaze_0' is selected.
19:27:08 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:27:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:27:08 INFO  : Context for processor 'microblaze_0' is selected.
19:27:09 INFO  : 'con' command is executed.
19:27:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:27:09 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:53:41 INFO  : Disconnected from the channel tcfchan#7.
13:09:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
13:09:43 INFO  : Registering command handlers for Vitis TCF services
13:09:43 INFO  : Platform repository initialization has completed.
13:09:44 INFO  : XSCT server has started successfully.
13:09:44 INFO  : Successfully done setting XSCT server connection channel  
13:09:44 INFO  : plnx-install-location is set to ''
13:10:02 INFO  : Successfully done query RDI_DATADIR 
13:10:02 INFO  : Successfully done setting workspace for the tool. 
13:10:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:08 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:10:09 INFO  : 'jtag frequency' command is executed.
13:10:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:10:12 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:10:13 INFO  : Context for processor 'microblaze_0' is selected.
13:10:13 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:10:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:10:14 INFO  : Context for processor 'microblaze_0' is selected.
13:10:14 INFO  : System reset is completed.
13:10:17 INFO  : 'after 3000' command is executed.
13:10:18 INFO  : Context for processor 'microblaze_0' is selected.
13:10:18 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:10:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:10:18 INFO  : Context for processor 'microblaze_0' is selected.
13:10:19 INFO  : 'con' command is executed.
13:10:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:10:19 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:11:25 INFO  : Disconnected from the channel tcfchan#1.
13:11:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:11:35 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:11:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:40 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:11:40 INFO  : 'jtag frequency' command is executed.
13:11:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:11:41 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:11:42 INFO  : Context for processor 'microblaze_0' is selected.
13:11:52 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:11:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:11:52 INFO  : Context for processor 'microblaze_0' is selected.
13:11:52 INFO  : System reset is completed.
13:11:55 INFO  : 'after 3000' command is executed.
13:11:55 INFO  : Context for processor 'microblaze_0' is selected.
13:11:55 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:11:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:11:56 INFO  : Context for processor 'microblaze_0' is selected.
13:11:56 INFO  : 'con' command is executed.
13:11:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:11:56 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:19:27 INFO  : Disconnected from the channel tcfchan#2.
15:58:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
15:58:14 INFO  : Platform repository initialization has completed.
15:58:14 INFO  : Registering command handlers for Vitis TCF services
15:58:14 ERROR : Invalid hardware specification '${sdxTcfLaunchFile:project=test;fileType=hw;}' in launch configuration 'Debugger_test-Default'.
15:58:16 INFO  : XSCT server has started successfully.
15:58:17 INFO  : plnx-install-location is set to ''
15:58:17 INFO  : Successfully done setting XSCT server connection channel  
15:58:17 INFO  : Successfully done query RDI_DATADIR 
15:58:17 INFO  : Successfully done setting workspace for the tool. 
15:58:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:59 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:58:59 INFO  : 'jtag frequency' command is executed.
15:59:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:59:03 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:59:03 INFO  : Context for processor 'microblaze_0' is selected.
15:59:04 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:59:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:59:05 INFO  : Context for processor 'microblaze_0' is selected.
15:59:05 INFO  : System reset is completed.
15:59:08 INFO  : 'after 3000' command is executed.
15:59:08 INFO  : Context for processor 'microblaze_0' is selected.
15:59:08 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:59:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:59:08 INFO  : Context for processor 'microblaze_0' is selected.
15:59:09 INFO  : 'con' command is executed.
15:59:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:59:09 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:59:31 INFO  : Disconnected from the channel tcfchan#1.
15:59:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:59:41 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:59:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:45 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:59:45 INFO  : 'jtag frequency' command is executed.
15:59:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:59:46 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:59:47 INFO  : Context for processor 'microblaze_0' is selected.
16:00:06 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:00:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:00:06 INFO  : Context for processor 'microblaze_0' is selected.
16:00:06 INFO  : System reset is completed.
16:00:09 INFO  : 'after 3000' command is executed.
16:00:09 INFO  : Context for processor 'microblaze_0' is selected.
16:00:10 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:00:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:00:10 INFO  : Context for processor 'microblaze_0' is selected.
16:00:10 INFO  : 'con' command is executed.
16:00:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:00:10 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:05:39 INFO  : Disconnected from the channel tcfchan#2.
16:05:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:05:58 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:07:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:53 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:07:53 INFO  : 'jtag frequency' command is executed.
16:07:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:07:55 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:07:55 INFO  : Context for processor 'microblaze_0' is selected.
16:08:07 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:08:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:08:07 INFO  : Context for processor 'microblaze_0' is selected.
16:08:07 INFO  : System reset is completed.
16:08:10 INFO  : 'after 3000' command is executed.
16:08:10 INFO  : Context for processor 'microblaze_0' is selected.
16:08:10 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:08:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:08:11 INFO  : Context for processor 'microblaze_0' is selected.
16:08:11 INFO  : 'con' command is executed.
16:08:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:08:11 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:30:02 INFO  : Disconnected from the channel tcfchan#3.
16:30:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:04 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:30:05 INFO  : 'jtag frequency' command is executed.
16:30:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:30:07 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:30:07 INFO  : Context for processor 'microblaze_0' is selected.
16:30:19 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:30:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:30:19 INFO  : Context for processor 'microblaze_0' is selected.
16:30:20 INFO  : System reset is completed.
16:30:23 INFO  : 'after 3000' command is executed.
16:30:23 INFO  : Context for processor 'microblaze_0' is selected.
16:30:23 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:30:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:30:24 INFO  : Context for processor 'microblaze_0' is selected.
16:30:24 INFO  : 'con' command is executed.
16:30:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:30:24 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:27:40 INFO  : Disconnected from the channel tcfchan#4.
19:40:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
19:40:40 INFO  : Platform repository initialization has completed.
19:40:40 INFO  : Registering command handlers for Vitis TCF services
19:40:41 INFO  : XSCT server has started successfully.
19:40:41 INFO  : plnx-install-location is set to ''
19:40:41 INFO  : Successfully done setting XSCT server connection channel  
19:40:41 INFO  : Successfully done setting workspace for the tool. 
19:40:41 INFO  : Successfully done query RDI_DATADIR 
19:40:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:56 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:40:56 INFO  : 'jtag frequency' command is executed.
19:40:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:41:00 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:41:00 INFO  : Context for processor 'microblaze_0' is selected.
19:41:00 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:41:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:41:00 INFO  : Context for processor 'microblaze_0' is selected.
19:41:01 INFO  : System reset is completed.
19:41:04 INFO  : 'after 3000' command is executed.
19:41:05 INFO  : Context for processor 'microblaze_0' is selected.
19:41:05 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:41:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:41:06 INFO  : Context for processor 'microblaze_0' is selected.
19:41:06 INFO  : 'con' command is executed.
19:41:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:41:06 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:41:25 INFO  : Disconnected from the channel tcfchan#1.
19:41:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:41:35 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:41:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:39 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:41:39 INFO  : 'jtag frequency' command is executed.
19:41:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:41:41 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:41:41 INFO  : Context for processor 'microblaze_0' is selected.
19:41:46 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:41:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:41:46 INFO  : Context for processor 'microblaze_0' is selected.
19:41:46 INFO  : System reset is completed.
19:41:49 INFO  : 'after 3000' command is executed.
19:41:49 INFO  : Context for processor 'microblaze_0' is selected.
19:41:50 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:41:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:41:50 INFO  : Context for processor 'microblaze_0' is selected.
19:41:50 INFO  : 'con' command is executed.
19:41:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:41:50 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:41:26 INFO  : Disconnected from the channel tcfchan#2.
13:06:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
13:06:58 INFO  : Platform repository initialization has completed.
13:06:58 INFO  : Registering command handlers for Vitis TCF services
13:06:59 INFO  : XSCT server has started successfully.
13:06:59 INFO  : plnx-install-location is set to ''
13:07:00 INFO  : Successfully done setting XSCT server connection channel  
13:07:05 INFO  : Successfully done query RDI_DATADIR 
13:07:05 INFO  : Successfully done setting workspace for the tool. 
13:07:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:10 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:07:10 INFO  : 'jtag frequency' command is executed.
13:07:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:07:13 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:07:14 INFO  : Context for processor 'microblaze_0' is selected.
13:07:15 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:07:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:07:15 INFO  : Context for processor 'microblaze_0' is selected.
13:07:15 INFO  : System reset is completed.
13:07:18 INFO  : 'after 3000' command is executed.
13:07:19 INFO  : Context for processor 'microblaze_0' is selected.
13:07:19 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:07:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:07:20 INFO  : Context for processor 'microblaze_0' is selected.
13:07:20 INFO  : 'con' command is executed.
13:07:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:07:20 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:07:34 INFO  : Disconnected from the channel tcfchan#1.
13:07:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:07:45 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:29:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:12 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:29:12 INFO  : 'jtag frequency' command is executed.
13:29:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:29:14 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:29:14 INFO  : Context for processor 'microblaze_0' is selected.
13:29:20 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:29:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:29:20 INFO  : Context for processor 'microblaze_0' is selected.
13:29:20 INFO  : System reset is completed.
13:29:23 INFO  : 'after 3000' command is executed.
13:29:23 INFO  : Context for processor 'microblaze_0' is selected.
13:29:23 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:29:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:29:23 INFO  : Context for processor 'microblaze_0' is selected.
13:29:24 INFO  : 'con' command is executed.
13:29:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:29:24 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:34:50 INFO  : Disconnected from the channel tcfchan#2.
13:34:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:35:00 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:36:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:26 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:36:26 INFO  : 'jtag frequency' command is executed.
13:36:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:36:27 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:36:27 INFO  : Context for processor 'microblaze_0' is selected.
13:36:33 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:36:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:36:33 INFO  : Context for processor 'microblaze_0' is selected.
13:36:33 INFO  : System reset is completed.
13:36:36 INFO  : 'after 3000' command is executed.
13:36:36 INFO  : Context for processor 'microblaze_0' is selected.
13:36:37 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:36:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:36:37 INFO  : Context for processor 'microblaze_0' is selected.
13:36:37 INFO  : 'con' command is executed.
13:36:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:36:37 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:31:37 INFO  : Disconnected from the channel tcfchan#3.
14:31:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:39 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
14:31:39 INFO  : 'jtag frequency' command is executed.
14:31:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
14:31:41 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:31:41 INFO  : Context for processor 'microblaze_0' is selected.
14:31:50 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:31:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:31:50 INFO  : Context for processor 'microblaze_0' is selected.
14:31:50 INFO  : System reset is completed.
14:31:53 INFO  : 'after 3000' command is executed.
14:31:53 INFO  : Context for processor 'microblaze_0' is selected.
14:31:53 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:31:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:31:54 INFO  : Context for processor 'microblaze_0' is selected.
14:31:54 INFO  : 'con' command is executed.
14:31:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:31:54 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:32:38 INFO  : Disconnected from the channel tcfchan#4.
14:32:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:32:57 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:33:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:33:18 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:33:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:33:41 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:33:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:34:10 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:34:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:34:37 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:34:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:35:03 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:35:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:35:31 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:35:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:56 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
14:35:56 INFO  : 'jtag frequency' command is executed.
14:35:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
14:35:59 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:36:01 INFO  : Context for processor 'microblaze_0' is selected.
14:36:09 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:36:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:36:09 INFO  : Context for processor 'microblaze_0' is selected.
14:36:09 INFO  : System reset is completed.
14:36:12 INFO  : 'after 3000' command is executed.
14:36:12 INFO  : Context for processor 'microblaze_0' is selected.
14:36:13 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:36:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:36:13 INFO  : Context for processor 'microblaze_0' is selected.
14:36:14 INFO  : 'con' command is executed.
14:36:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:36:14 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:36:16 INFO  : Disconnected from the channel tcfchan#5.
14:36:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:36:26 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:36:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:32 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
14:36:32 INFO  : 'jtag frequency' command is executed.
14:36:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
14:36:33 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:36:34 INFO  : Context for processor 'microblaze_0' is selected.
14:36:42 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:36:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:36:42 INFO  : Context for processor 'microblaze_0' is selected.
14:36:42 INFO  : System reset is completed.
14:36:45 INFO  : 'after 3000' command is executed.
14:36:45 INFO  : Context for processor 'microblaze_0' is selected.
14:36:46 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:36:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:36:46 INFO  : Context for processor 'microblaze_0' is selected.
14:36:46 INFO  : 'con' command is executed.
14:36:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:36:46 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:56:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
15:56:11 INFO  : Registering command handlers for Vitis TCF services
15:56:11 INFO  : Platform repository initialization has completed.
15:56:11 INFO  : XSCT server has started successfully.
15:56:12 INFO  : plnx-install-location is set to ''
15:56:12 INFO  : Successfully done setting XSCT server connection channel  
15:56:12 INFO  : Successfully done query RDI_DATADIR 
15:56:12 INFO  : Successfully done setting workspace for the tool. 
15:57:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:17 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:57:17 INFO  : 'jtag frequency' command is executed.
15:57:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:57:20 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:57:21 INFO  : Context for processor 'microblaze_0' is selected.
15:57:22 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:57:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:57:22 INFO  : Context for processor 'microblaze_0' is selected.
15:57:23 INFO  : System reset is completed.
15:57:26 INFO  : 'after 3000' command is executed.
15:57:26 INFO  : Context for processor 'microblaze_0' is selected.
15:57:26 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:57:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:57:27 INFO  : Context for processor 'microblaze_0' is selected.
15:57:27 INFO  : 'con' command is executed.
15:57:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:57:27 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:59:24 INFO  : Disconnected from the channel tcfchan#1.
15:59:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:59:34 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:59:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:38 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:59:38 INFO  : 'jtag frequency' command is executed.
15:59:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:59:40 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:59:40 INFO  : Context for processor 'microblaze_0' is selected.
15:59:50 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:59:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:59:50 INFO  : Context for processor 'microblaze_0' is selected.
15:59:51 INFO  : System reset is completed.
15:59:54 INFO  : 'after 3000' command is executed.
15:59:54 INFO  : Context for processor 'microblaze_0' is selected.
15:59:54 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:59:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:59:55 INFO  : Context for processor 'microblaze_0' is selected.
15:59:55 INFO  : 'con' command is executed.
15:59:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:59:55 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:56:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
16:56:19 INFO  : Platform repository initialization has completed.
16:56:19 INFO  : Registering command handlers for Vitis TCF services
16:56:21 INFO  : XSCT server has started successfully.
16:56:22 INFO  : Successfully done setting XSCT server connection channel  
16:56:22 INFO  : plnx-install-location is set to ''
16:56:37 INFO  : Successfully done query RDI_DATADIR 
16:56:37 INFO  : Successfully done setting workspace for the tool. 
16:56:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:43 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:56:43 INFO  : 'jtag frequency' command is executed.
16:56:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:56:47 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:56:48 INFO  : Context for processor 'microblaze_0' is selected.
16:56:48 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:56:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:56:49 INFO  : Context for processor 'microblaze_0' is selected.
16:56:50 INFO  : System reset is completed.
16:56:53 INFO  : 'after 3000' command is executed.
16:56:53 INFO  : Context for processor 'microblaze_0' is selected.
16:56:53 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:56:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:56:54 INFO  : Context for processor 'microblaze_0' is selected.
16:56:54 INFO  : 'con' command is executed.
16:56:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:56:54 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:00:18 INFO  : Disconnected from the channel tcfchan#1.
18:00:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:00:28 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:00:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:33 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:00:33 INFO  : 'jtag frequency' command is executed.
18:00:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:00:34 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:00:35 INFO  : Context for processor 'microblaze_0' is selected.
18:00:43 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:00:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:00:43 INFO  : Context for processor 'microblaze_0' is selected.
18:00:43 INFO  : System reset is completed.
18:00:46 INFO  : 'after 3000' command is executed.
18:00:47 INFO  : Context for processor 'microblaze_0' is selected.
18:00:47 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:00:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:00:47 INFO  : Context for processor 'microblaze_0' is selected.
18:00:47 INFO  : 'con' command is executed.
18:00:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:00:47 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:48:25 INFO  : Disconnected from the channel tcfchan#2.
18:48:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:48:35 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:48:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:58 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:48:58 INFO  : 'jtag frequency' command is executed.
18:48:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:49:00 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:49:00 INFO  : Context for processor 'microblaze_0' is selected.
18:49:11 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:49:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:49:11 INFO  : Context for processor 'microblaze_0' is selected.
18:49:12 INFO  : System reset is completed.
18:49:15 INFO  : 'after 3000' command is executed.
18:49:15 INFO  : Context for processor 'microblaze_0' is selected.
18:49:15 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:49:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:49:16 INFO  : Context for processor 'microblaze_0' is selected.
18:49:16 INFO  : 'con' command is executed.
18:49:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:49:16 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:06:11 INFO  : Disconnected from the channel tcfchan#3.
19:06:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:06:22 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:06:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:29 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:06:29 INFO  : 'jtag frequency' command is executed.
19:06:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:06:31 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:06:31 INFO  : Context for processor 'microblaze_0' is selected.
19:06:49 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:06:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:06:49 INFO  : Context for processor 'microblaze_0' is selected.
19:06:49 INFO  : System reset is completed.
19:06:52 INFO  : 'after 3000' command is executed.
19:06:52 INFO  : Context for processor 'microblaze_0' is selected.
19:06:53 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:06:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:06:54 INFO  : Context for processor 'microblaze_0' is selected.
19:06:54 INFO  : 'con' command is executed.
19:06:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:06:54 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:08:11 INFO  : Disconnected from the channel tcfchan#4.
19:08:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:08:22 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:08:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:35 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:08:35 INFO  : 'jtag frequency' command is executed.
19:08:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:08:36 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:08:37 INFO  : Context for processor 'microblaze_0' is selected.
19:08:54 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:08:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:08:54 INFO  : Context for processor 'microblaze_0' is selected.
19:08:54 INFO  : System reset is completed.
19:08:57 INFO  : 'after 3000' command is executed.
19:08:57 INFO  : Context for processor 'microblaze_0' is selected.
19:08:58 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:08:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:08:58 INFO  : Context for processor 'microblaze_0' is selected.
19:08:58 INFO  : 'con' command is executed.
19:08:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:08:58 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:12:49 INFO  : Disconnected from the channel tcfchan#5.
14:52:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
14:52:43 INFO  : Platform repository initialization has completed.
14:52:43 INFO  : Registering command handlers for Vitis TCF services
14:52:44 INFO  : XSCT server has started successfully.
14:52:45 INFO  : plnx-install-location is set to ''
14:52:45 INFO  : Successfully done setting XSCT server connection channel  
14:52:45 INFO  : Successfully done query RDI_DATADIR 
14:52:45 INFO  : Successfully done setting workspace for the tool. 
14:53:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:13 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:53:14 INFO  : 'jtag frequency' command is executed.
14:53:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:53:18 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:53:19 INFO  : Context for processor 'microblaze_0' is selected.
14:53:20 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:53:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:53:20 INFO  : Context for processor 'microblaze_0' is selected.
14:53:20 INFO  : System reset is completed.
14:53:23 INFO  : 'after 3000' command is executed.
14:53:23 INFO  : Context for processor 'microblaze_0' is selected.
14:53:24 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:53:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:53:24 INFO  : Context for processor 'microblaze_0' is selected.
14:53:25 INFO  : 'con' command is executed.
14:53:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:53:25 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:54:19 INFO  : Disconnected from the channel tcfchan#1.
14:54:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:20 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:54:20 INFO  : 'jtag frequency' command is executed.
14:54:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:54:22 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:54:22 INFO  : Context for processor 'microblaze_0' is selected.
14:54:33 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:54:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:54:33 INFO  : Context for processor 'microblaze_0' is selected.
14:54:33 INFO  : System reset is completed.
14:54:36 INFO  : 'after 3000' command is executed.
14:54:36 INFO  : Context for processor 'microblaze_0' is selected.
14:54:37 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:54:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:54:37 INFO  : Context for processor 'microblaze_0' is selected.
14:54:37 INFO  : 'con' command is executed.
14:54:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:54:37 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:01:05 INFO  : Disconnected from the channel tcfchan#2.
15:01:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:01:16 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:01:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:21 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:01:21 INFO  : 'jtag frequency' command is executed.
15:01:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:01:23 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:01:23 INFO  : Context for processor 'microblaze_0' is selected.
15:01:35 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:01:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:01:35 INFO  : Context for processor 'microblaze_0' is selected.
15:01:35 INFO  : System reset is completed.
15:01:38 INFO  : 'after 3000' command is executed.
15:01:38 INFO  : Context for processor 'microblaze_0' is selected.
15:01:39 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:01:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:01:39 INFO  : Context for processor 'microblaze_0' is selected.
15:01:40 INFO  : 'con' command is executed.
15:01:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:01:40 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:54:35 INFO  : Disconnected from the channel tcfchan#3.
16:54:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:54:45 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:54:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:52 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:54:52 INFO  : 'jtag frequency' command is executed.
16:54:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:54:54 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:54:54 INFO  : Context for processor 'microblaze_0' is selected.
16:55:02 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:55:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:55:02 INFO  : Context for processor 'microblaze_0' is selected.
16:55:02 INFO  : System reset is completed.
16:55:05 INFO  : 'after 3000' command is executed.
16:55:05 INFO  : Context for processor 'microblaze_0' is selected.
16:55:06 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:55:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:55:06 INFO  : Context for processor 'microblaze_0' is selected.
16:55:07 INFO  : 'con' command is executed.
16:55:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:55:07 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:31:58 INFO  : Disconnected from the channel tcfchan#4.
12:53:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
12:53:11 INFO  : Platform repository initialization has completed.
12:53:11 INFO  : Registering command handlers for Vitis TCF services
12:53:13 INFO  : XSCT server has started successfully.
12:53:13 INFO  : plnx-install-location is set to ''
12:53:13 INFO  : Successfully done setting XSCT server connection channel  
12:53:13 INFO  : Successfully done query RDI_DATADIR 
12:53:13 INFO  : Successfully done setting workspace for the tool. 
12:58:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:01 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
12:59:01 INFO  : 'jtag frequency' command is executed.
12:59:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
12:59:05 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:59:06 INFO  : Context for processor 'microblaze_0' is selected.
12:59:06 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:59:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:59:08 INFO  : Context for processor 'microblaze_0' is selected.
12:59:08 INFO  : System reset is completed.
12:59:11 INFO  : 'after 3000' command is executed.
12:59:11 INFO  : Context for processor 'microblaze_0' is selected.
12:59:11 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:59:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:59:12 INFO  : Context for processor 'microblaze_0' is selected.
12:59:13 INFO  : 'con' command is executed.
12:59:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:59:13 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:00:56 INFO  : Disconnected from the channel tcfchan#1.
13:00:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:58 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
13:00:58 INFO  : 'jtag frequency' command is executed.
13:00:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
13:01:00 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:01:00 INFO  : Context for processor 'microblaze_0' is selected.
13:01:08 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:01:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:01:08 INFO  : Context for processor 'microblaze_0' is selected.
13:01:08 INFO  : System reset is completed.
13:01:11 INFO  : 'after 3000' command is executed.
13:01:11 INFO  : Context for processor 'microblaze_0' is selected.
13:01:12 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:01:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:01:12 INFO  : Context for processor 'microblaze_0' is selected.
13:01:12 INFO  : 'con' command is executed.
13:01:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:01:12 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:15:21 INFO  : Disconnected from the channel tcfchan#2.
14:15:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:22 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
14:15:22 INFO  : 'jtag frequency' command is executed.
14:15:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
14:15:24 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:15:24 INFO  : Context for processor 'microblaze_0' is selected.
14:15:32 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:15:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:15:32 INFO  : Context for processor 'microblaze_0' is selected.
14:15:33 INFO  : System reset is completed.
14:15:36 INFO  : 'after 3000' command is executed.
14:15:36 INFO  : Context for processor 'microblaze_0' is selected.
14:15:36 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:15:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:15:37 INFO  : Context for processor 'microblaze_0' is selected.
14:15:37 INFO  : 'con' command is executed.
14:15:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:15:37 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:26:13 INFO  : Disconnected from the channel tcfchan#3.
14:26:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:26:23 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:26:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:38 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
14:26:38 INFO  : 'jtag frequency' command is executed.
14:26:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
14:26:40 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:26:40 INFO  : Context for processor 'microblaze_0' is selected.
14:26:50 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:26:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:26:50 INFO  : Context for processor 'microblaze_0' is selected.
14:26:50 INFO  : System reset is completed.
14:26:53 INFO  : 'after 3000' command is executed.
14:26:53 INFO  : Context for processor 'microblaze_0' is selected.
14:26:53 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:26:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:26:54 INFO  : Context for processor 'microblaze_0' is selected.
14:26:54 INFO  : 'con' command is executed.
14:26:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:26:54 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:46:25 INFO  : Disconnected from the channel tcfchan#4.
18:26:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
18:26:13 INFO  : Platform repository initialization has completed.
18:26:13 INFO  : Registering command handlers for Vitis TCF services
18:26:14 INFO  : XSCT server has started successfully.
18:26:14 INFO  : Successfully done setting XSCT server connection channel  
18:26:14 INFO  : plnx-install-location is set to ''
18:26:14 INFO  : Successfully done query RDI_DATADIR 
18:26:14 INFO  : Successfully done setting workspace for the tool. 
18:26:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:36 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
18:26:37 INFO  : 'jtag frequency' command is executed.
18:26:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
18:26:40 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:26:41 INFO  : Context for processor 'microblaze_0' is selected.
18:26:42 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:26:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:26:42 INFO  : Context for processor 'microblaze_0' is selected.
18:26:43 INFO  : System reset is completed.
18:26:46 INFO  : 'after 3000' command is executed.
18:26:46 INFO  : Context for processor 'microblaze_0' is selected.
18:26:46 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:26:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:26:47 INFO  : Context for processor 'microblaze_0' is selected.
18:26:47 INFO  : 'con' command is executed.
18:26:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:26:47 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:27:43 INFO  : Disconnected from the channel tcfchan#1.
18:27:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:45 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
18:27:45 INFO  : 'jtag frequency' command is executed.
18:27:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
18:27:47 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:27:47 INFO  : Context for processor 'microblaze_0' is selected.
18:27:56 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:27:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:27:56 INFO  : Context for processor 'microblaze_0' is selected.
18:27:56 INFO  : System reset is completed.
18:27:59 INFO  : 'after 3000' command is executed.
18:27:59 INFO  : Context for processor 'microblaze_0' is selected.
18:27:59 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:27:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:28:00 INFO  : Context for processor 'microblaze_0' is selected.
18:28:00 INFO  : 'con' command is executed.
18:28:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:28:00 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:51:43 INFO  : Disconnected from the channel tcfchan#2.
11:59:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
11:59:39 INFO  : Platform repository initialization has completed.
11:59:39 INFO  : Registering command handlers for Vitis TCF services
11:59:40 INFO  : XSCT server has started successfully.
11:59:40 INFO  : plnx-install-location is set to ''
11:59:40 INFO  : Successfully done setting XSCT server connection channel  
11:59:40 INFO  : Successfully done query RDI_DATADIR 
11:59:40 INFO  : Successfully done setting workspace for the tool. 
12:00:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:18 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
12:00:18 INFO  : 'jtag frequency' command is executed.
12:00:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
12:00:21 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:00:22 INFO  : Context for processor 'microblaze_0' is selected.
12:00:22 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:00:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:00:23 INFO  : Context for processor 'microblaze_0' is selected.
12:00:23 INFO  : System reset is completed.
12:00:26 INFO  : 'after 3000' command is executed.
12:00:26 INFO  : Context for processor 'microblaze_0' is selected.
12:00:27 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:00:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:00:27 INFO  : Context for processor 'microblaze_0' is selected.
12:00:27 INFO  : 'con' command is executed.
12:00:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:00:27 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:01:35 INFO  : Disconnected from the channel tcfchan#1.
12:01:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:01:45 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:02:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:01 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
12:02:01 INFO  : 'jtag frequency' command is executed.
12:02:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
12:02:02 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:02:03 INFO  : Context for processor 'microblaze_0' is selected.
12:02:08 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:02:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:02:08 INFO  : Context for processor 'microblaze_0' is selected.
12:02:08 INFO  : System reset is completed.
12:02:11 INFO  : 'after 3000' command is executed.
12:02:11 INFO  : Context for processor 'microblaze_0' is selected.
12:02:11 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:02:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:02:12 INFO  : Context for processor 'microblaze_0' is selected.
12:02:12 INFO  : 'con' command is executed.
12:02:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:02:12 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:02:06 INFO  : Disconnected from the channel tcfchan#2.
13:02:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:07 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
13:02:07 INFO  : 'jtag frequency' command is executed.
13:02:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
13:02:09 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:02:09 INFO  : Context for processor 'microblaze_0' is selected.
13:02:14 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:02:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:02:14 INFO  : Context for processor 'microblaze_0' is selected.
13:02:14 INFO  : System reset is completed.
13:02:17 INFO  : 'after 3000' command is executed.
13:02:17 INFO  : Context for processor 'microblaze_0' is selected.
13:02:18 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:02:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:02:18 INFO  : Context for processor 'microblaze_0' is selected.
13:02:18 INFO  : 'con' command is executed.
13:02:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:02:18 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:05:23 INFO  : Disconnected from the channel tcfchan#3.
13:05:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:24 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
13:05:24 INFO  : 'jtag frequency' command is executed.
13:05:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
13:05:26 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:05:26 INFO  : Context for processor 'microblaze_0' is selected.
13:05:31 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:05:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:05:31 INFO  : Context for processor 'microblaze_0' is selected.
13:05:31 INFO  : System reset is completed.
13:05:34 INFO  : 'after 3000' command is executed.
13:05:34 INFO  : Context for processor 'microblaze_0' is selected.
13:05:35 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:05:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:05:35 INFO  : Context for processor 'microblaze_0' is selected.
13:05:35 INFO  : 'con' command is executed.
13:05:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:05:35 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:40:40 INFO  : Disconnected from the channel tcfchan#4.
17:40:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:40:50 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:40:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:53 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
17:40:53 INFO  : 'jtag frequency' command is executed.
17:40:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
17:40:55 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:40:55 INFO  : Context for processor 'microblaze_0' is selected.
17:41:04 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:41:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:41:04 INFO  : Context for processor 'microblaze_0' is selected.
17:41:04 INFO  : System reset is completed.
17:41:07 INFO  : 'after 3000' command is executed.
17:41:07 INFO  : Context for processor 'microblaze_0' is selected.
17:41:07 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:41:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:41:08 INFO  : Context for processor 'microblaze_0' is selected.
17:41:08 INFO  : 'con' command is executed.
17:41:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:41:08 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:41:36 INFO  : Disconnected from the channel tcfchan#5.
17:41:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:38 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
17:41:38 INFO  : 'jtag frequency' command is executed.
17:41:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
17:41:39 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:41:40 INFO  : Context for processor 'microblaze_0' is selected.
17:41:48 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:41:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:41:49 INFO  : Context for processor 'microblaze_0' is selected.
17:41:49 INFO  : System reset is completed.
17:41:52 INFO  : 'after 3000' command is executed.
17:41:52 INFO  : Context for processor 'microblaze_0' is selected.
17:41:52 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:41:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:41:53 INFO  : Context for processor 'microblaze_0' is selected.
17:41:53 INFO  : 'con' command is executed.
17:41:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:41:53 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:54:50 INFO  : Disconnected from the channel tcfchan#6.
14:54:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:55:00 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:55:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:23 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
14:55:23 INFO  : 'jtag frequency' command is executed.
14:55:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
14:55:25 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:55:25 INFO  : Context for processor 'microblaze_0' is selected.
14:55:30 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:55:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:55:30 INFO  : Context for processor 'microblaze_0' is selected.
14:55:30 INFO  : System reset is completed.
14:55:33 INFO  : 'after 3000' command is executed.
14:55:34 INFO  : Context for processor 'microblaze_0' is selected.
14:55:34 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:55:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:55:35 INFO  : Context for processor 'microblaze_0' is selected.
14:55:35 INFO  : 'con' command is executed.
14:55:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:55:35 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:56:00 INFO  : Disconnected from the channel tcfchan#7.
14:56:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:56:10 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:57:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:34 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
14:57:35 INFO  : 'jtag frequency' command is executed.
14:57:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
14:57:36 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:57:36 INFO  : Context for processor 'microblaze_0' is selected.
14:57:41 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:57:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:57:41 INFO  : Context for processor 'microblaze_0' is selected.
14:57:42 INFO  : System reset is completed.
14:57:45 INFO  : 'after 3000' command is executed.
14:57:45 INFO  : Context for processor 'microblaze_0' is selected.
14:57:45 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:57:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:57:45 INFO  : Context for processor 'microblaze_0' is selected.
14:57:45 INFO  : 'con' command is executed.
14:57:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:57:45 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:28:24 INFO  : Disconnected from the channel tcfchan#8.
20:28:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:28:34 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:28:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:58 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
20:28:58 INFO  : 'jtag frequency' command is executed.
20:28:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
20:28:59 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:28:59 INFO  : Context for processor 'microblaze_0' is selected.
20:29:05 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:29:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:29:05 INFO  : Context for processor 'microblaze_0' is selected.
20:29:05 INFO  : System reset is completed.
20:29:08 INFO  : 'after 3000' command is executed.
20:29:08 INFO  : Context for processor 'microblaze_0' is selected.
20:29:08 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:29:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:29:09 INFO  : Context for processor 'microblaze_0' is selected.
20:29:09 INFO  : 'con' command is executed.
20:29:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:29:09 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:30:36 INFO  : Disconnected from the channel tcfchan#9.
20:30:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:30:47 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:50 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
20:30:50 INFO  : 'jtag frequency' command is executed.
20:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
20:30:51 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:30:51 INFO  : Context for processor 'microblaze_0' is selected.
20:30:57 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:30:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:30:57 INFO  : Context for processor 'microblaze_0' is selected.
20:30:57 INFO  : System reset is completed.
20:31:00 INFO  : 'after 3000' command is executed.
20:31:00 INFO  : Context for processor 'microblaze_0' is selected.
20:31:00 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:31:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:31:01 INFO  : Context for processor 'microblaze_0' is selected.
20:31:01 INFO  : 'con' command is executed.
20:31:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:31:01 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:39:18 INFO  : Disconnected from the channel tcfchan#10.
20:39:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:39:28 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:39:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:49 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
20:39:49 INFO  : 'jtag frequency' command is executed.
20:39:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
20:39:50 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:39:50 INFO  : Context for processor 'microblaze_0' is selected.
20:39:56 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:39:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:39:56 INFO  : Context for processor 'microblaze_0' is selected.
20:39:56 INFO  : System reset is completed.
20:39:59 INFO  : 'after 3000' command is executed.
20:39:59 INFO  : Context for processor 'microblaze_0' is selected.
20:40:00 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:40:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:40:00 INFO  : Context for processor 'microblaze_0' is selected.
20:40:00 INFO  : 'con' command is executed.
20:40:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:40:00 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
22:00:05 INFO  : Disconnected from the channel tcfchan#11.
15:00:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
15:00:48 INFO  : Platform repository initialization has completed.
15:00:49 INFO  : Registering command handlers for Vitis TCF services
15:00:52 INFO  : XSCT server has started successfully.
15:00:52 INFO  : Successfully done setting XSCT server connection channel  
15:00:52 INFO  : plnx-install-location is set to ''
15:00:53 INFO  : Successfully done setting workspace for the tool. 
15:00:53 INFO  : Successfully done query RDI_DATADIR 
15:01:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:09 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
15:01:09 INFO  : 'jtag frequency' command is executed.
15:01:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
15:01:13 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:01:14 INFO  : Context for processor 'microblaze_0' is selected.
15:01:14 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:01:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:01:16 INFO  : Context for processor 'microblaze_0' is selected.
15:01:16 INFO  : System reset is completed.
15:01:19 INFO  : 'after 3000' command is executed.
15:01:19 INFO  : Context for processor 'microblaze_0' is selected.
15:01:19 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:01:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:01:19 INFO  : Context for processor 'microblaze_0' is selected.
15:01:19 INFO  : 'con' command is executed.
15:01:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:01:19 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:02:09 INFO  : Disconnected from the channel tcfchan#1.
15:02:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:02:19 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:02:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:24 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
15:02:24 INFO  : 'jtag frequency' command is executed.
15:02:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
15:02:25 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:02:26 INFO  : Context for processor 'microblaze_0' is selected.
15:02:31 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:02:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:02:31 INFO  : Context for processor 'microblaze_0' is selected.
15:02:31 INFO  : System reset is completed.
15:02:34 INFO  : 'after 3000' command is executed.
15:02:34 INFO  : Context for processor 'microblaze_0' is selected.
15:02:34 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:02:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:02:35 INFO  : Context for processor 'microblaze_0' is selected.
15:02:35 INFO  : 'con' command is executed.
15:02:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:02:35 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:26:33 INFO  : Disconnected from the channel tcfchan#2.
13:01:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
13:02:00 INFO  : Platform repository initialization has completed.
13:02:00 INFO  : Registering command handlers for Vitis TCF services
13:02:01 INFO  : XSCT server has started successfully.
13:02:01 INFO  : plnx-install-location is set to ''
13:02:15 INFO  : Successfully done setting XSCT server connection channel  
13:02:15 INFO  : Successfully done query RDI_DATADIR 
13:02:15 INFO  : Successfully done setting workspace for the tool. 
13:02:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:23 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
13:02:23 INFO  : 'jtag frequency' command is executed.
13:02:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
13:02:26 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:02:27 INFO  : Context for processor 'microblaze_0' is selected.
13:02:27 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:02:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:02:29 INFO  : Context for processor 'microblaze_0' is selected.
13:02:29 INFO  : System reset is completed.
13:02:32 INFO  : 'after 3000' command is executed.
13:02:32 INFO  : Context for processor 'microblaze_0' is selected.
13:02:33 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:02:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:02:33 INFO  : Context for processor 'microblaze_0' is selected.
13:02:34 INFO  : 'con' command is executed.
13:02:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:02:34 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:04:28 INFO  : Disconnected from the channel tcfchan#1.
13:04:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:04:39 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:08:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:11 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
13:08:11 INFO  : 'jtag frequency' command is executed.
13:08:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
13:08:12 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:08:13 INFO  : Context for processor 'microblaze_0' is selected.
13:08:30 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:08:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:08:31 INFO  : Context for processor 'microblaze_0' is selected.
13:08:31 INFO  : System reset is completed.
13:08:34 INFO  : 'after 3000' command is executed.
13:08:35 INFO  : Context for processor 'microblaze_0' is selected.
13:08:36 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:08:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:08:38 INFO  : Context for processor 'microblaze_0' is selected.
13:08:38 INFO  : 'con' command is executed.
13:08:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:08:38 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:46:40 INFO  : Disconnected from the channel tcfchan#2.
12:14:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
12:14:11 INFO  : XSCT server has started successfully.
12:14:11 INFO  : plnx-install-location is set to ''
12:14:11 INFO  : Successfully done setting XSCT server connection channel  
12:14:11 INFO  : Successfully done setting workspace for the tool. 
12:14:11 INFO  : Platform repository initialization has completed.
12:14:12 INFO  : Registering command handlers for Vitis TCF services
12:14:12 INFO  : Successfully done query RDI_DATADIR 
12:14:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:33 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:14:34 INFO  : 'jtag frequency' command is executed.
12:14:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:14:38 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:14:39 INFO  : Context for processor 'microblaze_0' is selected.
12:14:39 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:14:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:14:39 INFO  : Context for processor 'microblaze_0' is selected.
12:14:40 INFO  : System reset is completed.
12:14:43 INFO  : 'after 3000' command is executed.
12:14:43 INFO  : Context for processor 'microblaze_0' is selected.
12:14:44 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:14:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:14:44 INFO  : Context for processor 'microblaze_0' is selected.
12:14:45 INFO  : 'con' command is executed.
12:14:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:14:45 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:18:09 INFO  : Disconnected from the channel tcfchan#1.
12:18:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:11 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:18:11 INFO  : 'jtag frequency' command is executed.
12:18:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:18:13 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:18:13 INFO  : Context for processor 'microblaze_0' is selected.
12:18:29 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:18:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:18:29 INFO  : Context for processor 'microblaze_0' is selected.
12:18:30 INFO  : System reset is completed.
12:18:33 INFO  : 'after 3000' command is executed.
12:18:33 INFO  : Context for processor 'microblaze_0' is selected.
12:18:33 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:18:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:18:34 INFO  : Context for processor 'microblaze_0' is selected.
12:18:34 INFO  : 'con' command is executed.
12:18:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:18:34 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:44:50 INFO  : Disconnected from the channel tcfchan#2.
19:07:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
19:07:21 INFO  : Platform repository initialization has completed.
19:07:22 INFO  : Registering command handlers for Vitis TCF services
19:07:23 INFO  : XSCT server has started successfully.
19:07:38 INFO  : plnx-install-location is set to ''
19:07:38 INFO  : Successfully done setting XSCT server connection channel  
19:07:38 INFO  : Successfully done query RDI_DATADIR 
19:07:38 INFO  : Successfully done setting workspace for the tool. 
19:07:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:44 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:07:45 INFO  : 'jtag frequency' command is executed.
19:07:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:07:49 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:07:50 INFO  : Context for processor 'microblaze_0' is selected.
19:07:50 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:07:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:07:51 INFO  : Context for processor 'microblaze_0' is selected.
19:07:52 INFO  : System reset is completed.
19:07:55 INFO  : 'after 3000' command is executed.
19:07:55 INFO  : Context for processor 'microblaze_0' is selected.
19:07:55 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:07:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:07:56 INFO  : Context for processor 'microblaze_0' is selected.
19:07:56 INFO  : 'con' command is executed.
19:07:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:07:56 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:08:50 INFO  : Disconnected from the channel tcfchan#1.
19:08:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:52 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:08:52 INFO  : 'jtag frequency' command is executed.
19:08:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:08:53 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:08:54 INFO  : Context for processor 'microblaze_0' is selected.
19:09:03 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:09:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:09:03 INFO  : Context for processor 'microblaze_0' is selected.
19:09:03 INFO  : System reset is completed.
19:09:06 INFO  : 'after 3000' command is executed.
19:09:06 INFO  : Context for processor 'microblaze_0' is selected.
19:09:06 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:09:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:09:07 INFO  : Context for processor 'microblaze_0' is selected.
19:09:07 INFO  : 'con' command is executed.
19:09:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:09:07 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
09:14:23 INFO  : Disconnected from the channel tcfchan#2.
14:15:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
14:15:50 INFO  : Registering command handlers for Vitis TCF services
14:15:50 INFO  : Platform repository initialization has completed.
14:15:51 INFO  : XSCT server has started successfully.
14:15:51 INFO  : Successfully done setting XSCT server connection channel  
14:16:01 INFO  : plnx-install-location is set to ''
14:16:01 INFO  : Successfully done setting workspace for the tool. 
14:16:01 INFO  : Successfully done query RDI_DATADIR 
14:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:07 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:16:07 INFO  : 'jtag frequency' command is executed.
14:16:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:16:11 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:16:12 INFO  : Context for processor 'microblaze_0' is selected.
14:16:12 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:16:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:16:14 INFO  : Context for processor 'microblaze_0' is selected.
14:16:14 INFO  : System reset is completed.
14:16:17 INFO  : 'after 3000' command is executed.
14:16:17 INFO  : Context for processor 'microblaze_0' is selected.
14:16:17 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:16:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:16:18 INFO  : Context for processor 'microblaze_0' is selected.
14:16:18 INFO  : 'con' command is executed.
14:16:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:16:18 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:17:28 INFO  : Disconnected from the channel tcfchan#1.
14:17:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:30 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:17:30 INFO  : 'jtag frequency' command is executed.
14:17:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:17:31 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:17:32 INFO  : Context for processor 'microblaze_0' is selected.
14:17:45 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:17:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:17:45 INFO  : Context for processor 'microblaze_0' is selected.
14:17:45 INFO  : System reset is completed.
14:17:48 INFO  : 'after 3000' command is executed.
14:17:48 INFO  : Context for processor 'microblaze_0' is selected.
14:17:49 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:17:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:17:50 INFO  : Context for processor 'microblaze_0' is selected.
14:17:50 INFO  : 'con' command is executed.
14:17:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:17:50 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:56:57 INFO  : Disconnected from the channel tcfchan#2.
18:56:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:59 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:56:59 INFO  : 'jtag frequency' command is executed.
18:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:57:01 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:57:02 INFO  : Context for processor 'microblaze_0' is selected.
18:57:19 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:57:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:57:20 INFO  : Context for processor 'microblaze_0' is selected.
18:57:20 INFO  : System reset is completed.
18:57:23 INFO  : 'after 3000' command is executed.
18:57:24 INFO  : Context for processor 'microblaze_0' is selected.
18:57:25 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:57:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:57:25 INFO  : Context for processor 'microblaze_0' is selected.
18:57:25 INFO  : 'con' command is executed.
18:57:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:57:25 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:58:56 INFO  : Disconnected from the channel tcfchan#3.
18:58:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:58 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:58:59 INFO  : 'jtag frequency' command is executed.
18:58:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:59:00 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:59:01 INFO  : Context for processor 'microblaze_0' is selected.
18:59:15 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:59:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:59:15 INFO  : Context for processor 'microblaze_0' is selected.
18:59:15 INFO  : System reset is completed.
18:59:18 INFO  : 'after 3000' command is executed.
18:59:18 INFO  : Context for processor 'microblaze_0' is selected.
18:59:19 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:59:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:59:19 INFO  : Context for processor 'microblaze_0' is selected.
18:59:20 INFO  : 'con' command is executed.
18:59:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:59:20 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:51:47 INFO  : Disconnected from the channel tcfchan#4.
19:51:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:48 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:51:48 INFO  : 'jtag frequency' command is executed.
19:51:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:51:50 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:51:50 INFO  : Context for processor 'microblaze_0' is selected.
19:52:00 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:52:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:52:00 INFO  : Context for processor 'microblaze_0' is selected.
19:52:00 INFO  : System reset is completed.
19:52:03 INFO  : 'after 3000' command is executed.
19:52:03 INFO  : Context for processor 'microblaze_0' is selected.
19:52:04 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:52:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:52:04 INFO  : Context for processor 'microblaze_0' is selected.
19:52:05 INFO  : 'con' command is executed.
19:52:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:52:05 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:25:42 INFO  : Disconnected from the channel tcfchan#5.
14:50:10 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
14:50:15 INFO  : XSCT server has started successfully.
14:50:16 INFO  : plnx-install-location is set to ''
14:50:16 INFO  : Successfully done setting XSCT server connection channel  
14:50:16 INFO  : Successfully done setting workspace for the tool. 
14:50:16 INFO  : Platform repository initialization has completed.
14:50:16 INFO  : Registering command handlers for Vitis TCF services
14:50:16 INFO  : Successfully done query RDI_DATADIR 
14:51:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:06 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:51:07 INFO  : 'jtag frequency' command is executed.
14:51:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:51:11 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:51:12 INFO  : Context for processor 'microblaze_0' is selected.
14:51:13 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:51:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:51:13 INFO  : Context for processor 'microblaze_0' is selected.
14:51:14 INFO  : System reset is completed.
14:51:17 INFO  : 'after 3000' command is executed.
14:51:17 INFO  : Context for processor 'microblaze_0' is selected.
14:51:17 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:51:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:51:18 INFO  : Context for processor 'microblaze_0' is selected.
14:51:18 INFO  : 'con' command is executed.
14:51:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:51:18 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:06:18 INFO  : Disconnected from the channel tcfchan#1.
15:06:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:06:29 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:06:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:37 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
15:06:37 INFO  : 'jtag frequency' command is executed.
15:06:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
15:06:39 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:06:39 INFO  : Context for processor 'microblaze_0' is selected.
15:06:50 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:06:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:06:51 INFO  : Context for processor 'microblaze_0' is selected.
15:06:51 INFO  : System reset is completed.
15:06:54 INFO  : 'after 3000' command is executed.
15:06:54 INFO  : Context for processor 'microblaze_0' is selected.
15:06:54 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:06:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:06:55 INFO  : Context for processor 'microblaze_0' is selected.
15:06:55 INFO  : 'con' command is executed.
15:06:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:06:55 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:39:27 INFO  : Disconnected from the channel tcfchan#2.
16:39:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:39:37 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:40:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:42 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:40:42 INFO  : 'jtag frequency' command is executed.
16:40:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:40:44 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:40:44 INFO  : Context for processor 'microblaze_0' is selected.
16:40:50 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:40:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:40:50 INFO  : Context for processor 'microblaze_0' is selected.
16:40:50 INFO  : System reset is completed.
16:40:53 INFO  : 'after 3000' command is executed.
16:40:53 INFO  : Context for processor 'microblaze_0' is selected.
16:40:54 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:40:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:40:54 INFO  : Context for processor 'microblaze_0' is selected.
16:40:54 INFO  : 'con' command is executed.
16:40:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:40:54 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:41:22 INFO  : Disconnected from the channel tcfchan#3.
16:41:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:23 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:41:23 INFO  : 'jtag frequency' command is executed.
16:41:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:41:25 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:41:25 INFO  : Context for processor 'microblaze_0' is selected.
16:41:31 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:41:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:41:31 INFO  : Context for processor 'microblaze_0' is selected.
16:41:31 INFO  : System reset is completed.
16:41:34 INFO  : 'after 3000' command is executed.
16:41:34 INFO  : Context for processor 'microblaze_0' is selected.
16:41:34 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:41:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:41:35 INFO  : Context for processor 'microblaze_0' is selected.
16:41:35 INFO  : 'con' command is executed.
16:41:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:41:35 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:43:54 INFO  : Disconnected from the channel tcfchan#4.
16:43:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:44:05 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:44:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:20 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
16:44:21 INFO  : 'jtag frequency' command is executed.
16:44:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
16:44:22 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:44:22 INFO  : Context for processor 'microblaze_0' is selected.
16:44:28 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:44:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:44:28 INFO  : Context for processor 'microblaze_0' is selected.
16:44:28 INFO  : System reset is completed.
16:44:31 INFO  : 'after 3000' command is executed.
16:44:31 INFO  : Context for processor 'microblaze_0' is selected.
16:44:31 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:44:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:44:32 INFO  : Context for processor 'microblaze_0' is selected.
16:44:32 INFO  : 'con' command is executed.
16:44:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:44:32 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:45:17 INFO  : Disconnected from the channel tcfchan#5.
16:45:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:18 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
16:45:18 INFO  : 'jtag frequency' command is executed.
16:45:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
16:45:20 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:45:20 INFO  : Context for processor 'microblaze_0' is selected.
16:45:25 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:45:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:45:25 INFO  : Context for processor 'microblaze_0' is selected.
16:45:25 INFO  : System reset is completed.
16:45:28 INFO  : 'after 3000' command is executed.
16:45:28 INFO  : Context for processor 'microblaze_0' is selected.
16:45:29 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:45:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:45:29 INFO  : Context for processor 'microblaze_0' is selected.
16:45:29 INFO  : 'con' command is executed.
16:45:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:45:29 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:45:38 INFO  : Disconnected from the channel tcfchan#6.
18:27:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
18:27:58 INFO  : XSCT server has started successfully.
18:27:58 INFO  : plnx-install-location is set to ''
18:27:58 INFO  : Successfully done setting XSCT server connection channel  
18:27:58 INFO  : Successfully done setting workspace for the tool. 
18:27:59 INFO  : Platform repository initialization has completed.
18:27:59 INFO  : Registering command handlers for Vitis TCF services
18:28:00 INFO  : Successfully done query RDI_DATADIR 
18:29:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:06 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
18:29:06 INFO  : 'jtag frequency' command is executed.
18:29:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
18:29:10 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:29:12 INFO  : Context for processor 'microblaze_0' is selected.
18:29:12 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:29:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:29:13 INFO  : Context for processor 'microblaze_0' is selected.
18:29:13 INFO  : System reset is completed.
18:29:16 INFO  : 'after 3000' command is executed.
18:29:16 INFO  : Context for processor 'microblaze_0' is selected.
18:29:16 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:29:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:29:17 INFO  : Context for processor 'microblaze_0' is selected.
18:29:17 INFO  : 'con' command is executed.
18:29:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:29:17 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:30:00 INFO  : Disconnected from the channel tcfchan#1.
18:30:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:02 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
18:30:02 INFO  : 'jtag frequency' command is executed.
18:30:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
18:30:04 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:30:04 INFO  : Context for processor 'microblaze_0' is selected.
18:30:17 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:30:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:30:17 INFO  : Context for processor 'microblaze_0' is selected.
18:30:17 INFO  : System reset is completed.
18:30:20 INFO  : 'after 3000' command is executed.
18:30:20 INFO  : Context for processor 'microblaze_0' is selected.
18:30:21 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:30:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:30:21 INFO  : Context for processor 'microblaze_0' is selected.
18:30:22 INFO  : 'con' command is executed.
18:30:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:30:22 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:32:13 INFO  : Disconnected from the channel tcfchan#2.
18:32:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:15 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:32:15 INFO  : 'jtag frequency' command is executed.
18:32:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:32:17 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:32:18 INFO  : Context for processor 'microblaze_0' is selected.
18:32:34 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:32:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:32:34 INFO  : Context for processor 'microblaze_0' is selected.
18:32:35 INFO  : System reset is completed.
18:32:38 INFO  : 'after 3000' command is executed.
18:32:38 INFO  : Context for processor 'microblaze_0' is selected.
18:32:38 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:32:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:32:39 INFO  : Context for processor 'microblaze_0' is selected.
18:32:39 INFO  : 'con' command is executed.
18:32:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:32:39 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:33:06 INFO  : Disconnected from the channel tcfchan#3.
18:33:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:08 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:33:08 INFO  : 'jtag frequency' command is executed.
18:33:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:33:10 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:33:10 INFO  : Context for processor 'microblaze_0' is selected.
18:33:27 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:33:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:33:27 INFO  : Context for processor 'microblaze_0' is selected.
18:33:27 INFO  : System reset is completed.
18:33:30 INFO  : 'after 3000' command is executed.
18:33:30 INFO  : Context for processor 'microblaze_0' is selected.
18:33:30 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:33:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:33:31 INFO  : Context for processor 'microblaze_0' is selected.
18:33:31 INFO  : 'con' command is executed.
18:33:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:33:31 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:42:59 INFO  : Disconnected from the channel tcfchan#4.
18:43:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:00 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:43:00 INFO  : 'jtag frequency' command is executed.
18:43:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:43:02 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:43:02 INFO  : Context for processor 'microblaze_0' is selected.
18:43:24 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:43:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:43:24 INFO  : Context for processor 'microblaze_0' is selected.
18:43:24 INFO  : System reset is completed.
18:43:27 INFO  : 'after 3000' command is executed.
18:43:27 INFO  : Context for processor 'microblaze_0' is selected.
18:43:27 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:43:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:43:28 INFO  : Context for processor 'microblaze_0' is selected.
18:43:28 INFO  : 'con' command is executed.
18:43:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:43:28 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:48:19 INFO  : Disconnected from the channel tcfchan#5.
16:46:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
16:46:39 INFO  : Platform repository initialization has completed.
16:46:40 INFO  : Registering command handlers for Vitis TCF services
16:46:41 INFO  : XSCT server has started successfully.
16:46:54 INFO  : Successfully done setting XSCT server connection channel  
16:46:54 INFO  : plnx-install-location is set to ''
16:46:55 INFO  : Successfully done setting workspace for the tool. 
16:46:55 INFO  : Successfully done query RDI_DATADIR 
16:46:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:01 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:47:01 INFO  : 'jtag frequency' command is executed.
16:47:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:47:06 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:47:07 INFO  : Context for processor 'microblaze_0' is selected.
16:47:07 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:47:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:47:09 INFO  : Context for processor 'microblaze_0' is selected.
16:47:09 INFO  : System reset is completed.
16:47:12 INFO  : 'after 3000' command is executed.
16:47:12 INFO  : Context for processor 'microblaze_0' is selected.
16:47:12 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:47:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:47:13 INFO  : Context for processor 'microblaze_0' is selected.
16:47:13 INFO  : 'con' command is executed.
16:47:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:47:13 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:49:12 INFO  : Disconnected from the channel tcfchan#1.
16:49:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:14 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:49:14 INFO  : 'jtag frequency' command is executed.
16:49:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:49:16 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:49:17 INFO  : Context for processor 'microblaze_0' is selected.
16:49:32 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:49:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:49:33 INFO  : Context for processor 'microblaze_0' is selected.
16:49:33 INFO  : System reset is completed.
16:49:36 INFO  : 'after 3000' command is executed.
16:49:36 INFO  : Context for processor 'microblaze_0' is selected.
16:49:37 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:49:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:49:37 INFO  : Context for processor 'microblaze_0' is selected.
16:49:37 INFO  : 'con' command is executed.
16:49:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:49:37 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:34:11 INFO  : Disconnected from the channel tcfchan#2.
19:34:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:13 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:34:13 INFO  : 'jtag frequency' command is executed.
19:34:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:34:15 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:34:15 INFO  : Context for processor 'microblaze_0' is selected.
19:34:28 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:34:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:34:28 INFO  : Context for processor 'microblaze_0' is selected.
19:34:28 INFO  : System reset is completed.
19:34:31 INFO  : 'after 3000' command is executed.
19:34:31 INFO  : Context for processor 'microblaze_0' is selected.
19:34:32 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:34:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:34:32 INFO  : Context for processor 'microblaze_0' is selected.
19:34:32 INFO  : 'con' command is executed.
19:34:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:34:32 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:05:04 INFO  : Disconnected from the channel tcfchan#3.
12:40:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
12:40:48 INFO  : Platform repository initialization has completed.
12:40:48 INFO  : XSCT server has started successfully.
12:40:48 INFO  : plnx-install-location is set to ''
12:40:48 INFO  : Registering command handlers for Vitis TCF services
12:40:49 INFO  : Successfully done setting XSCT server connection channel  
12:40:49 INFO  : Successfully done query RDI_DATADIR 
12:40:49 INFO  : Successfully done setting workspace for the tool. 
12:41:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:33 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:41:33 INFO  : 'jtag frequency' command is executed.
12:41:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:41:38 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:41:39 INFO  : Context for processor 'microblaze_0' is selected.
12:41:39 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:41:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:41:40 INFO  : Context for processor 'microblaze_0' is selected.
12:41:41 INFO  : System reset is completed.
12:41:44 INFO  : 'after 3000' command is executed.
12:41:44 INFO  : Context for processor 'microblaze_0' is selected.
12:41:44 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:41:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:41:45 INFO  : Context for processor 'microblaze_0' is selected.
12:41:45 INFO  : 'con' command is executed.
12:41:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:41:45 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:44:03 INFO  : Disconnected from the channel tcfchan#1.
12:44:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:44:14 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:44:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:22 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:44:22 INFO  : 'jtag frequency' command is executed.
12:44:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:44:24 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:44:24 INFO  : Context for processor 'microblaze_0' is selected.
12:44:36 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:44:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:44:36 INFO  : Context for processor 'microblaze_0' is selected.
12:44:36 INFO  : System reset is completed.
12:44:39 INFO  : 'after 3000' command is executed.
12:44:40 INFO  : Context for processor 'microblaze_0' is selected.
12:44:40 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:44:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:44:41 INFO  : Context for processor 'microblaze_0' is selected.
12:44:41 INFO  : 'con' command is executed.
12:44:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:44:41 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:48:07 INFO  : Disconnected from the channel tcfchan#2.
12:48:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:09 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:48:09 INFO  : 'jtag frequency' command is executed.
12:48:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:48:11 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:48:11 INFO  : Context for processor 'microblaze_0' is selected.
12:48:22 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:48:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:48:22 INFO  : Context for processor 'microblaze_0' is selected.
12:48:22 INFO  : System reset is completed.
12:48:25 INFO  : 'after 3000' command is executed.
12:48:25 INFO  : Context for processor 'microblaze_0' is selected.
12:48:26 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:48:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:48:26 INFO  : Context for processor 'microblaze_0' is selected.
12:48:26 INFO  : 'con' command is executed.
12:48:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:48:26 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:50:45 INFO  : Disconnected from the channel tcfchan#3.
12:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:50:55 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:48:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
10:48:16 INFO  : Platform repository initialization has completed.
10:48:16 INFO  : Registering command handlers for Vitis TCF services
10:48:17 INFO  : XSCT server has started successfully.
10:48:17 INFO  : Successfully done setting XSCT server connection channel  
10:48:17 INFO  : plnx-install-location is set to ''
10:48:17 INFO  : Successfully done query RDI_DATADIR 
10:48:17 INFO  : Successfully done setting workspace for the tool. 
10:48:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:33 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
10:48:34 INFO  : 'jtag frequency' command is executed.
10:48:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
10:48:38 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
10:48:39 INFO  : Context for processor 'microblaze_0' is selected.
10:48:39 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
10:48:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:48:41 INFO  : Context for processor 'microblaze_0' is selected.
10:48:41 INFO  : System reset is completed.
10:48:44 INFO  : 'after 3000' command is executed.
10:48:44 INFO  : Context for processor 'microblaze_0' is selected.
10:48:44 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
10:48:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

10:48:45 INFO  : Context for processor 'microblaze_0' is selected.
10:48:45 INFO  : 'con' command is executed.
10:48:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:48:45 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
10:55:07 INFO  : Disconnected from the channel tcfchan#1.
10:55:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:55:18 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:55:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:32 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
10:55:32 INFO  : 'jtag frequency' command is executed.
10:55:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
10:55:34 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
10:55:34 INFO  : Context for processor 'microblaze_0' is selected.
10:55:44 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
10:55:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:55:44 INFO  : Context for processor 'microblaze_0' is selected.
10:55:44 INFO  : System reset is completed.
10:55:47 INFO  : 'after 3000' command is executed.
10:55:47 INFO  : Context for processor 'microblaze_0' is selected.
10:55:48 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
10:55:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

10:55:48 INFO  : Context for processor 'microblaze_0' is selected.
10:55:49 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
10:55:49 INFO  : 'con' command is executed.
10:55:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:55:49 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
10:55:49 INFO  : 'jtag frequency' command is executed.
10:55:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
10:55:51 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
10:55:51 INFO  : Context for processor 'microblaze_0' is selected.
10:55:51 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
10:55:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:55:51 INFO  : Context for processor 'microblaze_0' is selected.
10:55:51 INFO  : System reset is completed.
10:55:54 INFO  : 'after 3000' command is executed.
10:55:54 INFO  : Context for processor 'microblaze_0' is selected.
10:55:55 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
10:55:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

10:55:55 INFO  : Context for processor 'microblaze_0' is selected.
10:55:56 INFO  : 'con' command is executed.
10:55:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:55:56 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
10:56:33 INFO  : Disconnected from the channel tcfchan#2.
10:56:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:35 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
10:56:35 INFO  : 'jtag frequency' command is executed.
10:56:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
10:56:36 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
10:56:37 INFO  : Context for processor 'microblaze_0' is selected.
10:56:46 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
10:56:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:56:46 INFO  : Context for processor 'microblaze_0' is selected.
10:56:46 INFO  : System reset is completed.
10:56:49 INFO  : 'after 3000' command is executed.
10:56:50 INFO  : Context for processor 'microblaze_0' is selected.
10:56:50 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
10:56:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

10:56:51 INFO  : Context for processor 'microblaze_0' is selected.
10:56:51 INFO  : 'con' command is executed.
10:56:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:56:51 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:31:02 INFO  : Disconnected from the channel tcfchan#3.
12:31:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:04 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:31:04 INFO  : 'jtag frequency' command is executed.
12:31:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:31:06 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:31:06 INFO  : Context for processor 'microblaze_0' is selected.
12:31:16 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:31:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:31:16 INFO  : Context for processor 'microblaze_0' is selected.
12:31:16 INFO  : System reset is completed.
12:31:19 INFO  : 'after 3000' command is executed.
12:31:20 INFO  : Context for processor 'microblaze_0' is selected.
12:31:20 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:31:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:31:21 INFO  : Context for processor 'microblaze_0' is selected.
12:31:21 INFO  : 'con' command is executed.
12:31:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:31:21 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:32:49 INFO  : Disconnected from the channel tcfchan#4.
12:32:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:51 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
12:32:51 INFO  : 'jtag frequency' command is executed.
12:32:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
12:32:53 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:32:53 INFO  : Context for processor 'microblaze_0' is selected.
12:33:04 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:33:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:33:04 INFO  : Context for processor 'microblaze_0' is selected.
12:33:04 INFO  : System reset is completed.
12:33:07 ERROR : 'after 3000' is cancelled.
12:33:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
----------------End of Script----------------

13:35:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
13:35:05 INFO  : XSCT server has started successfully.
13:35:05 INFO  : plnx-install-location is set to ''
13:35:05 INFO  : Successfully done setting XSCT server connection channel  
13:35:05 INFO  : Successfully done setting workspace for the tool. 
13:35:06 INFO  : Platform repository initialization has completed.
13:35:06 INFO  : Successfully done query RDI_DATADIR 
13:35:06 INFO  : Registering command handlers for Vitis TCF services
13:35:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:30 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:35:31 INFO  : 'jtag frequency' command is executed.
13:35:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:35:35 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:35:36 INFO  : Context for processor 'microblaze_0' is selected.
13:35:36 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:35:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:35:37 INFO  : Context for processor 'microblaze_0' is selected.
13:35:38 INFO  : System reset is completed.
13:35:41 INFO  : 'after 3000' command is executed.
13:35:41 INFO  : Context for processor 'microblaze_0' is selected.
13:35:41 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:35:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:35:42 INFO  : Context for processor 'microblaze_0' is selected.
13:35:42 INFO  : 'con' command is executed.
13:35:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:35:42 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:41:39 INFO  : Disconnected from the channel tcfchan#1.
13:41:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:41 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:41:41 INFO  : 'jtag frequency' command is executed.
13:41:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:41:43 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:41:43 INFO  : Context for processor 'microblaze_0' is selected.
13:41:53 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:41:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:41:53 INFO  : Context for processor 'microblaze_0' is selected.
13:41:53 INFO  : System reset is completed.
13:41:56 INFO  : 'after 3000' command is executed.
13:41:56 INFO  : Context for processor 'microblaze_0' is selected.
13:41:57 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:41:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:41:57 INFO  : Context for processor 'microblaze_0' is selected.
13:41:58 INFO  : 'con' command is executed.
13:41:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:41:58 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:43:36 INFO  : Disconnected from the channel tcfchan#2.
13:43:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:43:47 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:43:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:52 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:43:52 INFO  : 'jtag frequency' command is executed.
13:43:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:43:54 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:43:54 INFO  : Context for processor 'microblaze_0' is selected.
13:44:04 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:44:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:44:04 INFO  : Context for processor 'microblaze_0' is selected.
13:44:04 INFO  : System reset is completed.
13:44:07 INFO  : 'after 3000' command is executed.
13:44:07 INFO  : Context for processor 'microblaze_0' is selected.
13:44:08 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:44:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:44:08 INFO  : Context for processor 'microblaze_0' is selected.
13:44:09 INFO  : 'con' command is executed.
13:44:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:44:09 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:44:48 INFO  : Disconnected from the channel tcfchan#3.
10:16:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
10:16:59 INFO  : Registering command handlers for Vitis TCF services
10:16:59 INFO  : Platform repository initialization has completed.
10:17:00 INFO  : XSCT server has started successfully.
10:17:01 INFO  : plnx-install-location is set to ''
10:17:01 INFO  : Successfully done setting XSCT server connection channel  
10:17:01 INFO  : Successfully done query RDI_DATADIR 
10:17:01 INFO  : Successfully done setting workspace for the tool. 
10:17:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:29 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
10:17:31 INFO  : 'jtag frequency' command is executed.
10:17:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
10:17:35 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
10:17:35 ERROR : more than one targets found with "name =~ "*microblaze*#0" && bscan=="USER2" ":
        3  MicroBlaze #0 (Running)
        6  MicroBlaze #0 (Running)
10:17:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
----------------End of Script----------------

10:17:35 ERROR : more than one targets found with "name =~ "*microblaze*#0" && bscan=="USER2" ":
        3  MicroBlaze #0 (Running)
        6  MicroBlaze #0 (Running)
22:16:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
22:16:09 INFO  : Platform repository initialization has completed.
22:16:09 INFO  : Registering command handlers for Vitis TCF services
22:16:10 INFO  : XSCT server has started successfully.
22:16:27 INFO  : plnx-install-location is set to ''
22:16:27 INFO  : Successfully done setting XSCT server connection channel  
22:16:27 INFO  : Successfully done query RDI_DATADIR 
22:16:27 INFO  : Successfully done setting workspace for the tool. 
22:16:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:33 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
22:16:34 INFO  : 'jtag frequency' command is executed.
22:16:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
22:16:38 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
22:16:39 INFO  : Context for processor 'microblaze_0' is selected.
22:16:39 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
22:16:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:16:41 INFO  : Context for processor 'microblaze_0' is selected.
22:16:41 INFO  : System reset is completed.
22:16:44 INFO  : 'after 3000' command is executed.
22:16:44 INFO  : Context for processor 'microblaze_0' is selected.
22:16:44 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
22:16:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

22:16:45 INFO  : Context for processor 'microblaze_0' is selected.
22:16:45 INFO  : 'con' command is executed.
22:16:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:16:45 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
22:20:09 INFO  : Disconnected from the channel tcfchan#1.
22:20:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:20:20 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:20:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:25 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
22:20:26 INFO  : 'jtag frequency' command is executed.
22:20:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
22:20:27 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
22:20:28 INFO  : Context for processor 'microblaze_0' is selected.
22:20:40 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
22:20:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:20:40 INFO  : Context for processor 'microblaze_0' is selected.
22:20:41 INFO  : System reset is completed.
22:20:44 INFO  : 'after 3000' command is executed.
22:20:44 INFO  : Context for processor 'microblaze_0' is selected.
22:20:44 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
22:20:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

22:20:45 INFO  : Context for processor 'microblaze_0' is selected.
22:20:45 INFO  : 'con' command is executed.
22:20:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:20:45 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
00:14:19 INFO  : Disconnected from the channel tcfchan#2.
15:08:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
15:09:02 INFO  : Platform repository initialization has completed.
15:09:03 INFO  : Registering command handlers for Vitis TCF services
15:09:06 INFO  : XSCT server has started successfully.
15:09:06 INFO  : Successfully done setting XSCT server connection channel  
15:09:07 INFO  : plnx-install-location is set to ''
15:09:07 INFO  : Successfully done setting workspace for the tool. 
15:09:07 INFO  : Successfully done query RDI_DATADIR 
15:10:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:14 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:10:14 INFO  : 'jtag frequency' command is executed.
15:10:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:10:18 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:10:19 INFO  : Context for processor 'microblaze_0' is selected.
15:10:19 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:10:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:10:20 INFO  : Context for processor 'microblaze_0' is selected.
15:10:20 INFO  : System reset is completed.
15:10:23 INFO  : 'after 3000' command is executed.
15:10:23 INFO  : Context for processor 'microblaze_0' is selected.
15:10:24 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:10:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:10:24 INFO  : Context for processor 'microblaze_0' is selected.
15:10:24 INFO  : 'con' command is executed.
15:10:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:10:24 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:15:29 INFO  : Disconnected from the channel tcfchan#1.
15:15:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:31 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:15:31 INFO  : 'jtag frequency' command is executed.
15:15:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:15:32 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:15:33 INFO  : Context for processor 'microblaze_0' is selected.
15:15:45 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:15:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:15:45 INFO  : Context for processor 'microblaze_0' is selected.
15:15:46 INFO  : System reset is completed.
15:15:49 INFO  : 'after 3000' command is executed.
15:15:49 INFO  : Context for processor 'microblaze_0' is selected.
15:15:49 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:15:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:15:49 INFO  : Context for processor 'microblaze_0' is selected.
15:15:50 INFO  : 'con' command is executed.
15:15:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:15:50 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:17:24 INFO  : Disconnected from the channel tcfchan#2.
14:39:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
14:39:55 INFO  : XSCT server has started successfully.
14:39:55 INFO  : Successfully done setting XSCT server connection channel  
14:39:55 INFO  : plnx-install-location is set to ''
14:39:55 INFO  : Successfully done setting workspace for the tool. 
14:39:56 INFO  : Platform repository initialization has completed.
14:39:56 INFO  : Registering command handlers for Vitis TCF services
14:39:56 INFO  : Successfully done query RDI_DATADIR 
14:40:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:14 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:40:15 INFO  : 'jtag frequency' command is executed.
14:40:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:40:19 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:40:20 INFO  : Context for processor 'microblaze_0' is selected.
14:40:21 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:40:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:40:22 INFO  : Context for processor 'microblaze_0' is selected.
14:40:22 INFO  : System reset is completed.
14:40:25 INFO  : 'after 3000' command is executed.
14:40:25 INFO  : Context for processor 'microblaze_0' is selected.
14:40:25 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:40:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:40:26 INFO  : Context for processor 'microblaze_0' is selected.
14:40:26 INFO  : 'con' command is executed.
14:40:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:40:26 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:41:46 INFO  : Disconnected from the channel tcfchan#1.
14:41:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:48 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:41:48 INFO  : 'jtag frequency' command is executed.
14:41:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:41:50 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:41:50 INFO  : Context for processor 'microblaze_0' is selected.
14:41:59 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:41:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:41:59 INFO  : Context for processor 'microblaze_0' is selected.
14:41:59 INFO  : System reset is completed.
14:42:02 INFO  : 'after 3000' command is executed.
14:42:03 INFO  : Context for processor 'microblaze_0' is selected.
14:42:03 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:42:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:42:04 INFO  : Context for processor 'microblaze_0' is selected.
14:42:04 INFO  : 'con' command is executed.
14:42:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:42:04 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:42:30 INFO  : Disconnected from the channel tcfchan#2.
14:42:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:42:40 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:42:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:45 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:42:45 INFO  : 'jtag frequency' command is executed.
14:42:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:42:47 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:42:47 INFO  : Context for processor 'microblaze_0' is selected.
14:42:56 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:42:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:42:56 INFO  : Context for processor 'microblaze_0' is selected.
14:42:56 INFO  : System reset is completed.
14:42:59 INFO  : 'after 3000' command is executed.
14:42:59 INFO  : Context for processor 'microblaze_0' is selected.
14:43:00 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:43:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:43:01 INFO  : Context for processor 'microblaze_0' is selected.
14:43:01 INFO  : 'con' command is executed.
14:43:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:43:01 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:44:04 INFO  : Disconnected from the channel tcfchan#3.
14:44:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:06 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
14:44:06 INFO  : 'jtag frequency' command is executed.
14:44:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
14:44:08 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:44:08 INFO  : Context for processor 'microblaze_0' is selected.
14:44:18 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:44:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:44:18 INFO  : Context for processor 'microblaze_0' is selected.
14:44:18 INFO  : System reset is completed.
14:44:21 INFO  : 'after 3000' command is executed.
14:44:21 INFO  : Context for processor 'microblaze_0' is selected.
14:44:22 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:44:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:44:22 INFO  : Context for processor 'microblaze_0' is selected.
14:44:23 INFO  : 'con' command is executed.
14:44:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:44:23 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:45:00 INFO  : Disconnected from the channel tcfchan#4.
14:45:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:45:11 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:45:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:15 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
14:45:15 INFO  : 'jtag frequency' command is executed.
14:45:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
14:45:16 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:45:17 INFO  : Context for processor 'microblaze_0' is selected.
14:45:26 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:45:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:45:26 INFO  : Context for processor 'microblaze_0' is selected.
14:45:26 INFO  : System reset is completed.
14:45:29 INFO  : 'after 3000' command is executed.
14:45:29 INFO  : Context for processor 'microblaze_0' is selected.
14:45:29 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:45:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:45:30 INFO  : Context for processor 'microblaze_0' is selected.
14:45:30 INFO  : 'con' command is executed.
14:45:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:45:30 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:45:36 INFO  : Disconnected from the channel tcfchan#5.
19:43:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
19:43:14 INFO  : Platform repository initialization has completed.
19:43:14 INFO  : Registering command handlers for Vitis TCF services
19:43:14 INFO  : XSCT server has started successfully.
19:43:15 INFO  : Successfully done setting XSCT server connection channel  
19:43:15 INFO  : plnx-install-location is set to ''
19:43:15 INFO  : Successfully done query RDI_DATADIR 
19:43:15 INFO  : Successfully done setting workspace for the tool. 
19:43:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:43:59 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:44:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:44:37 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:45:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:23 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:45:23 INFO  : 'jtag frequency' command is executed.
19:45:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:45:28 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:45:29 INFO  : Context for processor 'microblaze_0' is selected.
19:45:29 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:45:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:45:31 INFO  : Context for processor 'microblaze_0' is selected.
19:45:31 INFO  : System reset is completed.
19:45:34 INFO  : 'after 3000' command is executed.
19:45:34 INFO  : Context for processor 'microblaze_0' is selected.
19:45:35 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:45:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:45:35 INFO  : Context for processor 'microblaze_0' is selected.
19:45:36 INFO  : 'con' command is executed.
19:45:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:45:36 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:46:05 INFO  : Disconnected from the channel tcfchan#1.
19:46:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:46:15 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:46:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:21 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:46:21 INFO  : 'jtag frequency' command is executed.
19:46:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:46:22 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:46:22 INFO  : Context for processor 'microblaze_0' is selected.
19:46:31 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:46:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:46:31 INFO  : Context for processor 'microblaze_0' is selected.
19:46:31 INFO  : System reset is completed.
19:46:34 INFO  : 'after 3000' command is executed.
19:46:34 INFO  : Context for processor 'microblaze_0' is selected.
19:46:35 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:46:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:46:35 INFO  : Context for processor 'microblaze_0' is selected.
19:46:36 INFO  : 'con' command is executed.
19:46:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:46:36 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:47:46 INFO  : Disconnected from the channel tcfchan#2.
13:10:42 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
13:10:47 INFO  : Platform repository initialization has completed.
13:10:47 INFO  : Registering command handlers for Vitis TCF services
13:10:50 INFO  : XSCT server has started successfully.
13:10:50 INFO  : Successfully done setting XSCT server connection channel  
13:10:50 INFO  : plnx-install-location is set to ''
13:10:51 INFO  : Successfully done setting workspace for the tool. 
13:10:51 INFO  : Successfully done query RDI_DATADIR 
13:11:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:14 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:11:14 INFO  : 'jtag frequency' command is executed.
13:11:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:11:18 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:11:19 INFO  : Context for processor 'microblaze_0' is selected.
13:11:19 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:11:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:11:21 INFO  : Context for processor 'microblaze_0' is selected.
13:11:21 INFO  : System reset is completed.
13:11:24 INFO  : 'after 3000' command is executed.
13:11:24 INFO  : Context for processor 'microblaze_0' is selected.
13:11:24 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:11:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:11:25 INFO  : Context for processor 'microblaze_0' is selected.
13:11:25 INFO  : 'con' command is executed.
13:11:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:11:25 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:12:17 INFO  : Disconnected from the channel tcfchan#1.
13:12:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:18 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:12:19 INFO  : 'jtag frequency' command is executed.
13:12:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:12:20 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:12:21 INFO  : Context for processor 'microblaze_0' is selected.
13:12:29 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:12:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:12:29 INFO  : Context for processor 'microblaze_0' is selected.
13:12:29 INFO  : System reset is completed.
13:12:32 INFO  : 'after 3000' command is executed.
13:12:32 INFO  : Context for processor 'microblaze_0' is selected.
13:12:33 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:12:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:12:33 INFO  : Context for processor 'microblaze_0' is selected.
13:12:33 INFO  : 'con' command is executed.
13:12:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:12:33 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:13:11 INFO  : Disconnected from the channel tcfchan#2.
13:19:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
13:19:25 INFO  : Platform repository initialization has completed.
13:19:25 INFO  : Registering command handlers for Vitis TCF services
13:19:25 INFO  : XSCT server has started successfully.
13:19:26 INFO  : plnx-install-location is set to ''
13:19:26 INFO  : Successfully done setting XSCT server connection channel  
13:19:26 INFO  : Successfully done query RDI_DATADIR 
13:19:26 INFO  : Successfully done setting workspace for the tool. 
13:20:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:15 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:20:15 INFO  : 'jtag frequency' command is executed.
13:20:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:20:19 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:20:20 INFO  : Context for processor 'microblaze_0' is selected.
13:20:21 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:20:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:20:21 INFO  : Context for processor 'microblaze_0' is selected.
13:20:22 INFO  : System reset is completed.
13:20:25 INFO  : 'after 3000' command is executed.
13:20:25 INFO  : Context for processor 'microblaze_0' is selected.
13:20:25 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:20:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:20:26 INFO  : Context for processor 'microblaze_0' is selected.
13:20:26 INFO  : 'con' command is executed.
13:20:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:20:26 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:21:59 INFO  : Disconnected from the channel tcfchan#1.
13:22:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:22:09 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:22:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:14 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:22:14 INFO  : 'jtag frequency' command is executed.
13:22:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:22:15 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:22:16 INFO  : Context for processor 'microblaze_0' is selected.
13:22:25 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:22:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:22:25 INFO  : Context for processor 'microblaze_0' is selected.
13:22:25 INFO  : System reset is completed.
13:22:28 INFO  : 'after 3000' command is executed.
13:22:29 INFO  : Context for processor 'microblaze_0' is selected.
13:22:29 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:22:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:22:30 INFO  : Context for processor 'microblaze_0' is selected.
13:22:30 INFO  : 'con' command is executed.
13:22:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:22:30 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:23:39 INFO  : Disconnected from the channel tcfchan#2.
14:35:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
14:35:26 INFO  : XSCT server has started successfully.
14:35:26 INFO  : Successfully done setting XSCT server connection channel  
14:35:26 INFO  : plnx-install-location is set to ''
14:35:26 INFO  : Successfully done setting workspace for the tool. 
14:35:27 INFO  : Platform repository initialization has completed.
14:35:27 INFO  : Successfully done query RDI_DATADIR 
14:35:28 INFO  : Registering command handlers for Vitis TCF services
14:35:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:43 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:35:44 INFO  : 'jtag frequency' command is executed.
14:35:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:35:48 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:35:49 INFO  : Context for processor 'microblaze_0' is selected.
14:35:50 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:35:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:35:51 INFO  : Context for processor 'microblaze_0' is selected.
14:35:51 INFO  : System reset is completed.
14:35:54 INFO  : 'after 3000' command is executed.
14:35:54 INFO  : Context for processor 'microblaze_0' is selected.
14:35:55 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:35:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:35:55 INFO  : Context for processor 'microblaze_0' is selected.
14:35:56 INFO  : 'con' command is executed.
14:35:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:35:56 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:39:36 INFO  : Disconnected from the channel tcfchan#1.
14:39:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:39:46 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:39:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:50 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:39:50 INFO  : 'jtag frequency' command is executed.
14:39:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:39:52 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:39:52 INFO  : Context for processor 'microblaze_0' is selected.
14:40:02 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:40:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:40:02 INFO  : Context for processor 'microblaze_0' is selected.
14:40:02 INFO  : System reset is completed.
14:40:05 INFO  : 'after 3000' command is executed.
14:40:05 INFO  : Context for processor 'microblaze_0' is selected.
14:40:06 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:40:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:40:07 INFO  : Context for processor 'microblaze_0' is selected.
14:40:07 INFO  : 'con' command is executed.
14:40:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:40:07 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:40:27 INFO  : Disconnected from the channel tcfchan#2.
21:28:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
21:28:08 INFO  : Platform repository initialization has completed.
21:28:08 INFO  : Registering command handlers for Vitis TCF services
21:28:08 INFO  : XSCT server has started successfully.
21:28:09 INFO  : plnx-install-location is set to ''
21:28:09 INFO  : Successfully done setting XSCT server connection channel  
21:28:09 INFO  : Successfully done query RDI_DATADIR 
21:28:09 INFO  : Successfully done setting workspace for the tool. 
21:42:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:54 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
21:42:54 INFO  : 'jtag frequency' command is executed.
21:42:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
21:42:58 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:42:58 INFO  : Context for processor 'microblaze_0' is selected.
21:42:59 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:42:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:43:00 INFO  : Context for processor 'microblaze_0' is selected.
21:43:00 INFO  : System reset is completed.
21:43:03 INFO  : 'after 3000' command is executed.
21:43:04 INFO  : Context for processor 'microblaze_0' is selected.
21:43:04 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:43:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:43:04 INFO  : Context for processor 'microblaze_0' is selected.
21:43:05 INFO  : 'con' command is executed.
21:43:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:43:05 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:43:55 INFO  : Disconnected from the channel tcfchan#1.
21:43:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:57 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
21:43:57 INFO  : 'jtag frequency' command is executed.
21:43:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
21:43:59 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:43:59 INFO  : Context for processor 'microblaze_0' is selected.
21:44:12 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:44:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:44:12 INFO  : Context for processor 'microblaze_0' is selected.
21:44:12 INFO  : System reset is completed.
21:44:15 INFO  : 'after 3000' command is executed.
21:44:15 INFO  : Context for processor 'microblaze_0' is selected.
21:44:16 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:44:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:44:16 INFO  : Context for processor 'microblaze_0' is selected.
21:44:16 INFO  : 'con' command is executed.
21:44:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:44:16 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:44:45 INFO  : Disconnected from the channel tcfchan#2.
21:44:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:46 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
21:44:46 INFO  : 'jtag frequency' command is executed.
21:44:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
21:44:48 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:44:48 INFO  : Context for processor 'microblaze_0' is selected.
21:45:00 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:45:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:45:00 INFO  : Context for processor 'microblaze_0' is selected.
21:45:00 INFO  : System reset is completed.
21:45:03 INFO  : 'after 3000' command is executed.
21:45:03 INFO  : Context for processor 'microblaze_0' is selected.
21:45:04 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:45:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:45:04 INFO  : Context for processor 'microblaze_0' is selected.
21:45:05 INFO  : 'con' command is executed.
21:45:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:45:05 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:49:19 INFO  : Disconnected from the channel tcfchan#3.
21:49:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:49:29 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:49:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:33 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
21:49:33 INFO  : 'jtag frequency' command is executed.
21:49:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
21:49:35 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:49:35 INFO  : Context for processor 'microblaze_0' is selected.
21:49:47 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:49:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:49:47 INFO  : Context for processor 'microblaze_0' is selected.
21:49:47 INFO  : System reset is completed.
21:49:50 INFO  : 'after 3000' command is executed.
21:49:50 INFO  : Context for processor 'microblaze_0' is selected.
21:49:51 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:49:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:49:51 INFO  : Context for processor 'microblaze_0' is selected.
21:49:52 INFO  : 'con' command is executed.
21:49:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:49:52 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:51:11 INFO  : Disconnected from the channel tcfchan#4.
18:36:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
18:36:49 INFO  : Platform repository initialization has completed.
18:36:49 INFO  : Registering command handlers for Vitis TCF services
18:36:54 INFO  : XSCT server has started successfully.
18:36:54 INFO  : Successfully done setting XSCT server connection channel  
18:36:55 INFO  : plnx-install-location is set to ''
18:36:55 INFO  : Successfully done setting workspace for the tool. 
18:36:55 INFO  : Successfully done query RDI_DATADIR 
18:38:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:57 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:38:57 INFO  : 'jtag frequency' command is executed.
18:38:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:39:00 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:39:01 INFO  : Context for processor 'microblaze_0' is selected.
18:39:02 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:39:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:39:02 INFO  : Context for processor 'microblaze_0' is selected.
18:39:03 INFO  : System reset is completed.
18:39:06 INFO  : 'after 3000' command is executed.
18:39:06 INFO  : Context for processor 'microblaze_0' is selected.
18:39:06 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:39:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:39:07 INFO  : Context for processor 'microblaze_0' is selected.
18:39:07 INFO  : 'con' command is executed.
18:39:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:39:07 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:40:05 INFO  : Disconnected from the channel tcfchan#1.
18:40:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:07 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:40:07 INFO  : 'jtag frequency' command is executed.
18:40:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:40:10 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:40:10 INFO  : Context for processor 'microblaze_0' is selected.
18:40:23 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:40:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:40:23 INFO  : Context for processor 'microblaze_0' is selected.
18:40:23 INFO  : System reset is completed.
18:40:26 INFO  : 'after 3000' command is executed.
18:40:26 INFO  : Context for processor 'microblaze_0' is selected.
18:40:27 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:40:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:40:27 INFO  : Context for processor 'microblaze_0' is selected.
18:40:28 INFO  : 'con' command is executed.
18:40:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:40:28 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:51:49 INFO  : Disconnected from the channel tcfchan#2.
10:22:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
10:22:36 INFO  : XSCT server has started successfully.
10:22:36 INFO  : plnx-install-location is set to ''
10:22:36 INFO  : Successfully done setting XSCT server connection channel  
10:22:36 INFO  : Successfully done setting workspace for the tool. 
10:22:37 INFO  : Platform repository initialization has completed.
10:22:37 INFO  : Registering command handlers for Vitis TCF services
10:22:38 INFO  : Successfully done query RDI_DATADIR 
10:27:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:27:53 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:28:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:10 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
10:28:10 INFO  : 'jtag frequency' command is executed.
10:28:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
10:28:14 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
10:28:15 INFO  : Context for processor 'microblaze_0' is selected.
10:28:16 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
10:28:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:28:16 INFO  : Context for processor 'microblaze_0' is selected.
10:28:16 INFO  : System reset is completed.
10:28:19 INFO  : 'after 3000' command is executed.
10:28:19 INFO  : Context for processor 'microblaze_0' is selected.
10:28:19 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
10:28:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

10:28:20 INFO  : Context for processor 'microblaze_0' is selected.
10:28:21 INFO  : 'con' command is executed.
10:28:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:28:21 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
10:33:07 INFO  : Disconnected from the channel tcfchan#1.
10:33:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:33:18 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:34:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:01 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
10:34:01 INFO  : 'jtag frequency' command is executed.
10:34:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
10:34:03 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
10:34:03 INFO  : Context for processor 'microblaze_0' is selected.
10:34:12 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
10:34:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:34:13 INFO  : Context for processor 'microblaze_0' is selected.
10:34:13 INFO  : System reset is completed.
10:34:16 INFO  : 'after 3000' command is executed.
10:34:16 INFO  : Context for processor 'microblaze_0' is selected.
10:34:16 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
10:34:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

10:34:17 INFO  : Context for processor 'microblaze_0' is selected.
10:34:17 INFO  : 'con' command is executed.
10:34:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:34:17 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
10:35:25 INFO  : Disconnected from the channel tcfchan#2.
10:43:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
10:43:54 INFO  : XSCT server has started successfully.
10:43:54 INFO  : Successfully done setting XSCT server connection channel  
10:43:54 INFO  : plnx-install-location is set to ''
10:43:54 INFO  : Successfully done setting workspace for the tool. 
10:43:56 INFO  : Platform repository initialization has completed.
10:43:56 INFO  : Successfully done query RDI_DATADIR 
10:43:56 INFO  : Registering command handlers for Vitis TCF services
10:44:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:34 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
10:44:34 INFO  : 'jtag frequency' command is executed.
10:44:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
10:44:39 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
10:44:40 INFO  : Context for processor 'microblaze_0' is selected.
10:44:40 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
10:44:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:44:42 INFO  : Context for processor 'microblaze_0' is selected.
10:44:42 INFO  : System reset is completed.
10:44:45 INFO  : 'after 3000' command is executed.
10:44:45 INFO  : Context for processor 'microblaze_0' is selected.
10:44:46 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
10:44:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

10:44:46 INFO  : Context for processor 'microblaze_0' is selected.
10:44:46 INFO  : 'con' command is executed.
10:44:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:44:46 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
10:46:57 INFO  : Disconnected from the channel tcfchan#1.
12:04:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
12:04:33 INFO  : Platform repository initialization has completed.
12:04:33 INFO  : Registering command handlers for Vitis TCF services
12:04:34 INFO  : XSCT server has started successfully.
12:04:35 INFO  : Successfully done setting XSCT server connection channel  
12:04:35 INFO  : plnx-install-location is set to ''
12:04:44 INFO  : Successfully done query RDI_DATADIR 
12:04:44 INFO  : Successfully done setting workspace for the tool. 
12:04:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:50 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:04:50 INFO  : 'jtag frequency' command is executed.
12:04:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:04:55 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:04:56 INFO  : Context for processor 'microblaze_0' is selected.
12:04:56 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:04:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:04:57 INFO  : Context for processor 'microblaze_0' is selected.
12:04:58 INFO  : System reset is completed.
12:05:01 INFO  : 'after 3000' command is executed.
12:05:01 INFO  : Context for processor 'microblaze_0' is selected.
12:05:01 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:05:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:05:02 INFO  : Context for processor 'microblaze_0' is selected.
12:05:02 INFO  : 'con' command is executed.
12:05:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:05:02 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:06:08 INFO  : Disconnected from the channel tcfchan#1.
12:06:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:06:18 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:07:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:26 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:07:26 INFO  : 'jtag frequency' command is executed.
12:07:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:07:28 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:07:28 INFO  : Context for processor 'microblaze_0' is selected.
12:07:37 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:07:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:07:37 INFO  : Context for processor 'microblaze_0' is selected.
12:07:37 INFO  : System reset is completed.
12:07:40 INFO  : 'after 3000' command is executed.
12:07:40 INFO  : Context for processor 'microblaze_0' is selected.
12:07:41 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:07:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:07:42 INFO  : Context for processor 'microblaze_0' is selected.
12:07:42 INFO  : 'con' command is executed.
12:07:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:07:42 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:08:58 INFO  : Disconnected from the channel tcfchan#2.
12:08:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:59 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:08:59 INFO  : 'jtag frequency' command is executed.
12:09:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:09:01 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:09:01 INFO  : Context for processor 'microblaze_0' is selected.
12:09:11 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:09:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:09:11 INFO  : Context for processor 'microblaze_0' is selected.
12:09:11 INFO  : System reset is completed.
12:09:14 INFO  : 'after 3000' command is executed.
12:09:14 INFO  : Context for processor 'microblaze_0' is selected.
12:09:15 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:09:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:09:15 INFO  : Context for processor 'microblaze_0' is selected.
12:09:15 INFO  : 'con' command is executed.
12:09:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:09:15 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:09:50 INFO  : Disconnected from the channel tcfchan#3.
19:43:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
19:43:33 INFO  : Platform repository initialization has completed.
19:43:33 INFO  : Registering command handlers for Vitis TCF services
19:43:37 INFO  : XSCT server has started successfully.
19:43:37 INFO  : Successfully done setting XSCT server connection channel  
19:43:48 INFO  : plnx-install-location is set to ''
19:43:48 INFO  : Successfully done setting workspace for the tool. 
19:43:48 INFO  : Successfully done query RDI_DATADIR 
19:43:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:55 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:43:55 INFO  : 'jtag frequency' command is executed.
19:43:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:43:59 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:44:00 INFO  : Context for processor 'microblaze_0' is selected.
19:44:01 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:44:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:44:02 INFO  : Context for processor 'microblaze_0' is selected.
19:44:03 INFO  : System reset is completed.
19:44:06 INFO  : 'after 3000' command is executed.
19:44:06 INFO  : Context for processor 'microblaze_0' is selected.
19:44:06 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:44:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:44:07 INFO  : Context for processor 'microblaze_0' is selected.
19:44:07 INFO  : 'con' command is executed.
19:44:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:44:07 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:44:42 INFO  : Disconnected from the channel tcfchan#1.
19:44:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:44:52 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:45:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:12 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:45:13 INFO  : 'jtag frequency' command is executed.
19:45:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:45:14 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:45:15 INFO  : Context for processor 'microblaze_0' is selected.
19:45:33 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:45:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:45:33 INFO  : Context for processor 'microblaze_0' is selected.
19:45:33 INFO  : System reset is completed.
19:45:36 INFO  : 'after 3000' command is executed.
19:45:37 INFO  : Context for processor 'microblaze_0' is selected.
19:45:37 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:45:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:45:37 INFO  : Context for processor 'microblaze_0' is selected.
19:45:37 INFO  : 'con' command is executed.
19:45:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:45:37 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:09:00 INFO  : Disconnected from the channel tcfchan#2.
17:11:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
17:12:00 INFO  : XSCT server has started successfully.
17:12:00 INFO  : plnx-install-location is set to ''
17:12:00 INFO  : Successfully done setting XSCT server connection channel  
17:12:00 INFO  : Successfully done setting workspace for the tool. 
17:12:01 INFO  : Registering command handlers for Vitis TCF services
17:12:01 INFO  : Platform repository initialization has completed.
17:12:02 INFO  : Successfully done query RDI_DATADIR 
17:12:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:29 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:12:34 INFO  : 'jtag frequency' command is executed.
17:12:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:12:46 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:12:51 INFO  : Context for processor 'microblaze_0' is selected.
17:12:56 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:12:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:13:01 INFO  : Context for processor 'microblaze_0' is selected.
17:13:06 INFO  : System reset is completed.
17:13:09 INFO  : 'after 3000' command is executed.
17:13:11 INFO  : Context for processor 'microblaze_0' is selected.
17:13:31 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:13:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:13:46 INFO  : Context for processor 'microblaze_0' is selected.
17:13:56 INFO  : 'con' command is executed.
17:13:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:13:56 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:23:26 INFO  : Disconnected from the channel tcfchan#1.
17:23:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:33 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:23:38 INFO  : 'jtag frequency' command is executed.
17:23:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:23:49 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:23:54 INFO  : Context for processor 'microblaze_0' is selected.
17:24:09 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:24:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:24:09 INFO  : Context for processor 'microblaze_0' is selected.
17:24:14 INFO  : System reset is completed.
17:24:17 INFO  : 'after 3000' command is executed.
17:24:19 INFO  : Context for processor 'microblaze_0' is selected.
17:24:35 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:24:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:24:45 INFO  : Context for processor 'microblaze_0' is selected.
17:24:55 INFO  : 'con' command is executed.
17:24:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:24:55 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:41:21 INFO  : Disconnected from the channel tcfchan#2.
17:41:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:29 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:41:33 INFO  : 'jtag frequency' command is executed.
17:41:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:41:45 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:41:50 INFO  : Context for processor 'microblaze_0' is selected.
17:42:10 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:42:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:42:10 INFO  : Context for processor 'microblaze_0' is selected.
17:42:15 INFO  : System reset is completed.
17:42:18 INFO  : 'after 3000' command is executed.
17:42:25 INFO  : Context for processor 'microblaze_0' is selected.
17:42:40 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:42:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:42:50 INFO  : Context for processor 'microblaze_0' is selected.
17:43:00 INFO  : 'con' command is executed.
17:43:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:43:00 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:05:46 INFO  : Disconnected from the channel tcfchan#3.
12:39:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
12:39:56 INFO  : Platform repository initialization has completed.
12:39:56 INFO  : XSCT server has started successfully.
12:39:56 INFO  : Registering command handlers for Vitis TCF services
12:39:57 INFO  : plnx-install-location is set to ''
12:39:57 INFO  : Successfully done setting XSCT server connection channel  
12:39:57 INFO  : Successfully done query RDI_DATADIR 
12:39:58 INFO  : Successfully done setting workspace for the tool. 
12:40:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:29 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:40:35 INFO  : 'jtag frequency' command is executed.
12:40:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:40:46 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:40:51 INFO  : Context for processor 'microblaze_0' is selected.
12:40:56 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:40:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:41:01 INFO  : Context for processor 'microblaze_0' is selected.
12:41:06 INFO  : System reset is completed.
12:41:09 INFO  : 'after 3000' command is executed.
12:41:17 INFO  : Context for processor 'microblaze_0' is selected.
12:41:37 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:41:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:41:57 INFO  : Context for processor 'microblaze_0' is selected.
12:42:07 INFO  : 'con' command is executed.
12:42:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:42:07 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:42:49 INFO  : Disconnected from the channel tcfchan#1.
12:42:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:58 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:43:02 INFO  : 'jtag frequency' command is executed.
12:43:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:43:14 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:43:19 INFO  : Context for processor 'microblaze_0' is selected.
12:43:29 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:43:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:43:34 INFO  : Context for processor 'microblaze_0' is selected.
12:43:39 INFO  : System reset is completed.
12:43:42 INFO  : 'after 3000' command is executed.
12:43:49 INFO  : Context for processor 'microblaze_0' is selected.
12:44:04 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:44:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:44:14 INFO  : Context for processor 'microblaze_0' is selected.
12:44:24 INFO  : 'con' command is executed.
12:44:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:44:24 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:27:38 INFO  : Disconnected from the channel tcfchan#2.
14:17:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
14:18:07 INFO  : XSCT server has started successfully.
14:18:07 INFO  : plnx-install-location is set to ''
14:18:07 INFO  : Successfully done setting XSCT server connection channel  
14:18:07 INFO  : Successfully done setting workspace for the tool. 
14:18:07 INFO  : Platform repository initialization has completed.
14:18:08 INFO  : Registering command handlers for Vitis TCF services
14:18:09 INFO  : Successfully done query RDI_DATADIR 
14:27:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:06 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:27:06 INFO  : 'jtag frequency' command is executed.
14:27:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:27:10 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:27:11 INFO  : Context for processor 'microblaze_0' is selected.
14:27:11 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:27:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:27:12 INFO  : Context for processor 'microblaze_0' is selected.
14:27:12 INFO  : System reset is completed.
14:27:15 INFO  : 'after 3000' command is executed.
14:27:16 INFO  : Context for processor 'microblaze_0' is selected.
14:27:16 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:27:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:27:17 INFO  : Context for processor 'microblaze_0' is selected.
14:27:17 INFO  : 'con' command is executed.
14:27:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:27:17 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:30:17 INFO  : Disconnected from the channel tcfchan#1.
14:30:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:30:28 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:30:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:37 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:30:37 INFO  : 'jtag frequency' command is executed.
14:30:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:30:39 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:30:39 INFO  : Context for processor 'microblaze_0' is selected.
14:30:51 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:30:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:30:51 INFO  : Context for processor 'microblaze_0' is selected.
14:30:51 INFO  : System reset is completed.
14:30:54 INFO  : 'after 3000' command is executed.
14:30:54 INFO  : Context for processor 'microblaze_0' is selected.
14:30:55 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:30:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:30:55 INFO  : Context for processor 'microblaze_0' is selected.
14:30:56 INFO  : 'con' command is executed.
14:30:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:30:56 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:46:40 INFO  : Disconnected from the channel tcfchan#2.
14:46:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:46:50 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:46:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:55 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:46:55 INFO  : 'jtag frequency' command is executed.
14:46:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:46:56 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:46:57 INFO  : Context for processor 'microblaze_0' is selected.
14:47:09 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:47:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:47:09 INFO  : Context for processor 'microblaze_0' is selected.
14:47:09 INFO  : System reset is completed.
14:47:12 INFO  : 'after 3000' command is executed.
14:47:12 INFO  : Context for processor 'microblaze_0' is selected.
14:47:13 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:47:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:47:13 INFO  : Context for processor 'microblaze_0' is selected.
14:47:14 INFO  : 'con' command is executed.
14:47:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:47:14 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:50:34 INFO  : Disconnected from the channel tcfchan#3.
14:50:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:50:44 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:50:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:49 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:50:49 INFO  : 'jtag frequency' command is executed.
14:50:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:50:50 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:50:51 INFO  : Context for processor 'microblaze_0' is selected.
14:51:04 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:51:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:51:04 INFO  : Context for processor 'microblaze_0' is selected.
14:51:04 INFO  : System reset is completed.
14:51:07 INFO  : 'after 3000' command is executed.
14:51:07 INFO  : Context for processor 'microblaze_0' is selected.
14:51:08 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:51:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:51:09 INFO  : Context for processor 'microblaze_0' is selected.
14:51:09 INFO  : 'con' command is executed.
14:51:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:51:09 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:02:38 INFO  : Disconnected from the channel tcfchan#4.
15:02:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:02:48 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:03:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:43 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
15:03:43 INFO  : 'jtag frequency' command is executed.
15:03:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
15:03:45 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:03:45 INFO  : Context for processor 'microblaze_0' is selected.
15:04:04 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:04:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:04:04 INFO  : Context for processor 'microblaze_0' is selected.
15:04:05 INFO  : System reset is completed.
15:04:08 INFO  : 'after 3000' command is executed.
15:04:08 INFO  : Context for processor 'microblaze_0' is selected.
15:04:08 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:04:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:04:09 INFO  : Context for processor 'microblaze_0' is selected.
15:04:09 INFO  : 'con' command is executed.
15:04:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:04:09 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:05:10 INFO  : Disconnected from the channel tcfchan#5.
15:05:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:05:21 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:06:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:07 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
15:06:07 INFO  : 'jtag frequency' command is executed.
15:06:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
15:06:09 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:06:09 INFO  : Context for processor 'microblaze_0' is selected.
15:06:23 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:06:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:06:23 INFO  : Context for processor 'microblaze_0' is selected.
15:06:23 INFO  : System reset is completed.
15:06:26 INFO  : 'after 3000' command is executed.
15:06:26 INFO  : Context for processor 'microblaze_0' is selected.
15:06:27 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:06:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:06:27 INFO  : Context for processor 'microblaze_0' is selected.
15:06:28 INFO  : 'con' command is executed.
15:06:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:06:28 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:44:06 INFO  : Disconnected from the channel tcfchan#6.
19:20:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
19:20:40 INFO  : XSCT server has started successfully.
19:20:40 INFO  : plnx-install-location is set to ''
19:20:40 INFO  : Successfully done setting XSCT server connection channel  
19:20:40 INFO  : Successfully done setting workspace for the tool. 
19:20:42 INFO  : Platform repository initialization has completed.
19:20:42 INFO  : Registering command handlers for Vitis TCF services
19:20:43 INFO  : Successfully done query RDI_DATADIR 
19:21:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:04 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:21:05 INFO  : 'jtag frequency' command is executed.
19:21:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:21:09 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:21:10 INFO  : Context for processor 'microblaze_0' is selected.
19:21:10 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:21:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:21:12 INFO  : Context for processor 'microblaze_0' is selected.
19:21:12 INFO  : System reset is completed.
19:21:15 INFO  : 'after 3000' command is executed.
19:21:15 INFO  : Context for processor 'microblaze_0' is selected.
19:21:15 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:21:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:21:16 INFO  : Context for processor 'microblaze_0' is selected.
19:21:16 INFO  : 'con' command is executed.
19:21:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:21:16 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:33:20 INFO  : Disconnected from the channel tcfchan#1.
19:33:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:33:32 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:33:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:43 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:33:43 INFO  : 'jtag frequency' command is executed.
19:33:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:33:45 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:33:45 INFO  : Context for processor 'microblaze_0' is selected.
19:33:55 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:33:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:33:55 INFO  : Context for processor 'microblaze_0' is selected.
19:33:55 INFO  : System reset is completed.
19:33:58 INFO  : 'after 3000' command is executed.
19:33:58 INFO  : Context for processor 'microblaze_0' is selected.
19:33:59 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:33:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:33:59 INFO  : Context for processor 'microblaze_0' is selected.
19:33:59 INFO  : 'con' command is executed.
19:33:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:33:59 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:38:54 INFO  : Disconnected from the channel tcfchan#2.
10:15:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
10:15:24 INFO  : XSCT server has started successfully.
10:15:24 INFO  : Successfully done setting XSCT server connection channel  
10:15:24 INFO  : plnx-install-location is set to ''
10:15:24 INFO  : Successfully done setting workspace for the tool. 
10:15:31 INFO  : Platform repository initialization has completed.
10:15:31 INFO  : Registering command handlers for Vitis TCF services
10:15:32 INFO  : Successfully done query RDI_DATADIR 
10:16:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:04 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
10:16:04 INFO  : 'jtag frequency' command is executed.
10:16:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
10:16:08 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
10:16:09 INFO  : Context for processor 'microblaze_0' is selected.
10:16:09 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
10:16:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:16:10 INFO  : Context for processor 'microblaze_0' is selected.
10:16:10 INFO  : System reset is completed.
10:16:13 INFO  : 'after 3000' command is executed.
10:16:13 INFO  : Context for processor 'microblaze_0' is selected.
10:16:13 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
10:16:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

10:16:14 INFO  : Context for processor 'microblaze_0' is selected.
10:16:14 INFO  : 'con' command is executed.
10:16:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:16:14 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
10:30:36 INFO  : Disconnected from the channel tcfchan#1.
