// Generated by GNU Bison 3.5.1.
// Report bugs to <bug-bison@gnu.org>.
// Home page: <https://www.gnu.org/software/bison/>.

digraph "grammar.y"
{
  node [fontname = courier, shape = box, colorscheme = paired6]
  edge [fontname = courier]

  0 [label="State 0\n\l  0 $accept: . start_ $end\l"]
  0 -> 1 [style=solid label="T_NEWLINE"]
  0 -> 2 [style=solid label="T_WHILE"]
  0 -> 3 [style=dashed label="start_"]
  0 -> 4 [style=dashed label="start_2"]
  0 -> 5 [style=dashed label="statement"]
  0 -> 6 [style=dashed label="loop_while"]
  0 -> "0R3" [style=solid]
 "0R3" [label="R3", fillcolor=3, shape=diamond, style=filled]
  1 [label="State 1\n\l  4 statement: T_NEWLINE .\l"]
  1 -> "1R4" [style=solid]
 "1R4" [label="R4", fillcolor=3, shape=diamond, style=filled]
  2 [label="State 2\n\l 10 loop_while: T_WHILE . T_LEFT_PARENTHESES loop_while_cond T_RIGHT_PARENTHESES function_block\l"]
  2 -> 7 [style=solid label="T_LEFT_PARENTHESES"]
  3 [label="State 3\n\l  0 $accept: start_ . $end\l"]
  3 -> 8 [style=solid label="$end"]
  4 [label="State 4\n\l  1 start_: start_2 .\l"]
  4 -> "4R1" [style=solid]
 "4R1" [label="R1", fillcolor=3, shape=diamond, style=filled]
  5 [label="State 5\n\l  2 start_2: statement . start_2\l"]
  5 -> 1 [style=solid label="T_NEWLINE"]
  5 -> 2 [style=solid label="T_WHILE"]
  5 -> 9 [style=dashed label="start_2"]
  5 -> 5 [style=dashed label="statement"]
  5 -> 6 [style=dashed label="loop_while"]
  5 -> "5R3" [style=solid]
 "5R3" [label="R3", fillcolor=3, shape=diamond, style=filled]
  6 [label="State 6\n\l  5 statement: loop_while .\l"]
  6 -> "6R5" [style=solid]
 "6R5" [label="R5", fillcolor=3, shape=diamond, style=filled]
  7 [label="State 7\n\l 10 loop_while: T_WHILE T_LEFT_PARENTHESES . loop_while_cond T_RIGHT_PARENTHESES function_block\l"]
  7 -> 10 [style=solid label="T_INT"]
  7 -> 11 [style=solid label="T_REAL"]
  7 -> 12 [style=solid label="T_LEFT"]
  7 -> 13 [style=solid label="T_ID"]
  7 -> 14 [style=solid label="T_LEFT_PARENTHESES"]
  7 -> 15 [style=dashed label="loop_while_cond"]
  7 -> 16 [style=dashed label="condicao"]
  7 -> 17 [style=dashed label="condicao_3"]
  7 -> 18 [style=dashed label="mixed_expr"]
  7 -> "7R12" [style=solid]
 "7R12" [label="R12", fillcolor=3, shape=diamond, style=filled]
  8 [label="State 8\n\l  0 $accept: start_ $end .\l"]
  8 -> "8R0" [style=solid]
 "8R0" [label="Acc", fillcolor=1, shape=diamond, style=filled]
  9 [label="State 9\n\l  2 start_2: statement start_2 .\l"]
  9 -> "9R2" [style=solid]
 "9R2" [label="R2", fillcolor=3, shape=diamond, style=filled]
  10 [label="State 10\n\l 22 mixed_expr: T_INT .\l"]
  10 -> "10R22" [style=solid]
 "10R22" [label="R22", fillcolor=3, shape=diamond, style=filled]
  11 [label="State 11\n\l 21 mixed_expr: T_REAL .\l"]
  11 -> "11R21" [style=solid]
 "11R21" [label="R21", fillcolor=3, shape=diamond, style=filled]
  12 [label="State 12\n\l 27 mixed_expr: T_LEFT . mixed_expr T_RIGHT\l"]
  12 -> 10 [style=solid label="T_INT"]
  12 -> 11 [style=solid label="T_REAL"]
  12 -> 12 [style=solid label="T_LEFT"]
  12 -> 19 [style=dashed label="mixed_expr"]
  13 [label="State 13\n\l 17 condicao_3: T_ID . T_LOGIC_OPERATOR mixed_expr\l 19           | T_ID . T_LOGIC_OPERATOR T_ID\l"]
  13 -> 20 [style=solid label="T_LOGIC_OPERATOR"]
  14 [label="State 14\n\l 20 condicao_3: T_LEFT_PARENTHESES . condicao T_RIGHT_PARENTHESES\l"]
  14 -> 10 [style=solid label="T_INT"]
  14 -> 11 [style=solid label="T_REAL"]
  14 -> 12 [style=solid label="T_LEFT"]
  14 -> 13 [style=solid label="T_ID"]
  14 -> 14 [style=solid label="T_LEFT_PARENTHESES"]
  14 -> 21 [style=dashed label="condicao"]
  14 -> 17 [style=dashed label="condicao_3"]
  14 -> 18 [style=dashed label="mixed_expr"]
  15 [label="State 15\n\l 10 loop_while: T_WHILE T_LEFT_PARENTHESES loop_while_cond . T_RIGHT_PARENTHESES function_block\l"]
  15 -> 22 [style=solid label="T_RIGHT_PARENTHESES"]
  16 [label="State 16\n\l 11 loop_while_cond: condicao . loop_while_cond\l"]
  16 -> 10 [style=solid label="T_INT"]
  16 -> 11 [style=solid label="T_REAL"]
  16 -> 12 [style=solid label="T_LEFT"]
  16 -> 13 [style=solid label="T_ID"]
  16 -> 14 [style=solid label="T_LEFT_PARENTHESES"]
  16 -> 23 [style=dashed label="loop_while_cond"]
  16 -> 16 [style=dashed label="condicao"]
  16 -> 17 [style=dashed label="condicao_3"]
  16 -> 18 [style=dashed label="mixed_expr"]
  16 -> "16R12" [style=solid]
 "16R12" [label="R12", fillcolor=3, shape=diamond, style=filled]
  17 [label="State 17\n\l 13 condicao: condicao_3 . condicao_2\l"]
  17 -> 24 [style=solid label="T_LOGIC_OPERATOR"]
  17 -> 25 [style=dashed label="condicao_2"]
  17 -> "17R14" [style=solid]
 "17R14" [label="R14", fillcolor=3, shape=diamond, style=filled]
  18 [label="State 18\n\l 16 condicao_3: mixed_expr . T_LOGIC_OPERATOR mixed_expr\l 18           | mixed_expr . T_LOGIC_OPERATOR T_ID\l 23 mixed_expr: mixed_expr . T_PLUS mixed_expr\l 24           | mixed_expr . T_MINUS mixed_expr\l 25           | mixed_expr . T_MULTIPLY mixed_expr\l 26           | mixed_expr . T_DIVIDE mixed_expr\l"]
  18 -> 26 [style=solid label="T_PLUS"]
  18 -> 27 [style=solid label="T_MINUS"]
  18 -> 28 [style=solid label="T_MULTIPLY"]
  18 -> 29 [style=solid label="T_DIVIDE"]
  18 -> 30 [style=solid label="T_LOGIC_OPERATOR"]
  19 [label="State 19\n\l 23 mixed_expr: mixed_expr . T_PLUS mixed_expr\l 24           | mixed_expr . T_MINUS mixed_expr\l 25           | mixed_expr . T_MULTIPLY mixed_expr\l 26           | mixed_expr . T_DIVIDE mixed_expr\l 27           | T_LEFT mixed_expr . T_RIGHT\l"]
  19 -> 26 [style=solid label="T_PLUS"]
  19 -> 27 [style=solid label="T_MINUS"]
  19 -> 28 [style=solid label="T_MULTIPLY"]
  19 -> 29 [style=solid label="T_DIVIDE"]
  19 -> 31 [style=solid label="T_RIGHT"]
  20 [label="State 20\n\l 17 condicao_3: T_ID T_LOGIC_OPERATOR . mixed_expr\l 19           | T_ID T_LOGIC_OPERATOR . T_ID\l"]
  20 -> 10 [style=solid label="T_INT"]
  20 -> 11 [style=solid label="T_REAL"]
  20 -> 12 [style=solid label="T_LEFT"]
  20 -> 32 [style=solid label="T_ID"]
  20 -> 33 [style=dashed label="mixed_expr"]
  21 [label="State 21\n\l 20 condicao_3: T_LEFT_PARENTHESES condicao . T_RIGHT_PARENTHESES\l"]
  21 -> 34 [style=solid label="T_RIGHT_PARENTHESES"]
  22 [label="State 22\n\l 10 loop_while: T_WHILE T_LEFT_PARENTHESES loop_while_cond T_RIGHT_PARENTHESES . function_block\l"]
  22 -> 1 [style=solid label="T_NEWLINE"]
  22 -> 35 [style=solid label="T_LEFT_BLOCK"]
  22 -> 2 [style=solid label="T_WHILE"]
  22 -> 36 [style=dashed label="statement"]
  22 -> 37 [style=dashed label="function_block"]
  22 -> 6 [style=dashed label="loop_while"]
  23 [label="State 23\n\l 11 loop_while_cond: condicao loop_while_cond .\l"]
  23 -> "23R11" [style=solid]
 "23R11" [label="R11", fillcolor=3, shape=diamond, style=filled]
  24 [label="State 24\n\l 15 condicao_2: T_LOGIC_OPERATOR . condicao_3 condicao_2\l"]
  24 -> 10 [style=solid label="T_INT"]
  24 -> 11 [style=solid label="T_REAL"]
  24 -> 12 [style=solid label="T_LEFT"]
  24 -> 13 [style=solid label="T_ID"]
  24 -> 14 [style=solid label="T_LEFT_PARENTHESES"]
  24 -> 38 [style=dashed label="condicao_3"]
  24 -> 18 [style=dashed label="mixed_expr"]
  25 [label="State 25\n\l 13 condicao: condicao_3 condicao_2 .\l"]
  25 -> "25R13" [style=solid]
 "25R13" [label="R13", fillcolor=3, shape=diamond, style=filled]
  26 [label="State 26\n\l 23 mixed_expr: mixed_expr T_PLUS . mixed_expr\l"]
  26 -> 10 [style=solid label="T_INT"]
  26 -> 11 [style=solid label="T_REAL"]
  26 -> 12 [style=solid label="T_LEFT"]
  26 -> 39 [style=dashed label="mixed_expr"]
  27 [label="State 27\n\l 24 mixed_expr: mixed_expr T_MINUS . mixed_expr\l"]
  27 -> 10 [style=solid label="T_INT"]
  27 -> 11 [style=solid label="T_REAL"]
  27 -> 12 [style=solid label="T_LEFT"]
  27 -> 40 [style=dashed label="mixed_expr"]
  28 [label="State 28\n\l 25 mixed_expr: mixed_expr T_MULTIPLY . mixed_expr\l"]
  28 -> 10 [style=solid label="T_INT"]
  28 -> 11 [style=solid label="T_REAL"]
  28 -> 12 [style=solid label="T_LEFT"]
  28 -> 41 [style=dashed label="mixed_expr"]
  29 [label="State 29\n\l 26 mixed_expr: mixed_expr T_DIVIDE . mixed_expr\l"]
  29 -> 10 [style=solid label="T_INT"]
  29 -> 11 [style=solid label="T_REAL"]
  29 -> 12 [style=solid label="T_LEFT"]
  29 -> 42 [style=dashed label="mixed_expr"]
  30 [label="State 30\n\l 16 condicao_3: mixed_expr T_LOGIC_OPERATOR . mixed_expr\l 18           | mixed_expr T_LOGIC_OPERATOR . T_ID\l"]
  30 -> 10 [style=solid label="T_INT"]
  30 -> 11 [style=solid label="T_REAL"]
  30 -> 12 [style=solid label="T_LEFT"]
  30 -> 43 [style=solid label="T_ID"]
  30 -> 44 [style=dashed label="mixed_expr"]
  31 [label="State 31\n\l 27 mixed_expr: T_LEFT mixed_expr T_RIGHT .\l"]
  31 -> "31R27" [style=solid]
 "31R27" [label="R27", fillcolor=3, shape=diamond, style=filled]
  32 [label="State 32\n\l 19 condicao_3: T_ID T_LOGIC_OPERATOR T_ID .\l"]
  32 -> "32R19" [style=solid]
 "32R19" [label="R19", fillcolor=3, shape=diamond, style=filled]
  33 [label="State 33\n\l 17 condicao_3: T_ID T_LOGIC_OPERATOR mixed_expr .\l 23 mixed_expr: mixed_expr . T_PLUS mixed_expr\l 24           | mixed_expr . T_MINUS mixed_expr\l 25           | mixed_expr . T_MULTIPLY mixed_expr\l 26           | mixed_expr . T_DIVIDE mixed_expr\l"]
  33 -> 26 [style=solid label="T_PLUS"]
  33 -> 27 [style=solid label="T_MINUS"]
  33 -> 28 [style=solid label="T_MULTIPLY"]
  33 -> 29 [style=solid label="T_DIVIDE"]
  33 -> "33R17" [style=solid]
 "33R17" [label="R17", fillcolor=3, shape=diamond, style=filled]
  34 [label="State 34\n\l 20 condicao_3: T_LEFT_PARENTHESES condicao T_RIGHT_PARENTHESES .\l"]
  34 -> "34R20" [style=solid]
 "34R20" [label="R20", fillcolor=3, shape=diamond, style=filled]
  35 [label="State 35\n\l  6 function_block: T_LEFT_BLOCK . function_statements T_RIGHT_BLOCK\l"]
  35 -> 1 [style=solid label="T_NEWLINE"]
  35 -> 2 [style=solid label="T_WHILE"]
  35 -> 45 [style=dashed label="statement"]
  35 -> 46 [style=dashed label="function_statements"]
  35 -> 6 [style=dashed label="loop_while"]
  35 -> "35R9" [style=solid]
 "35R9" [label="R9", fillcolor=3, shape=diamond, style=filled]
  36 [label="State 36\n\l  7 function_block: statement .\l"]
  36 -> "36R7" [style=solid]
 "36R7" [label="R7", fillcolor=3, shape=diamond, style=filled]
  37 [label="State 37\n\l 10 loop_while: T_WHILE T_LEFT_PARENTHESES loop_while_cond T_RIGHT_PARENTHESES function_block .\l"]
  37 -> "37R10" [style=solid]
 "37R10" [label="R10", fillcolor=3, shape=diamond, style=filled]
  38 [label="State 38\n\l 15 condicao_2: T_LOGIC_OPERATOR condicao_3 . condicao_2\l"]
  38 -> 24 [style=solid label="T_LOGIC_OPERATOR"]
  38 -> 47 [style=dashed label="condicao_2"]
  38 -> "38R14" [style=solid]
 "38R14" [label="R14", fillcolor=3, shape=diamond, style=filled]
  39 [label="State 39\n\l 23 mixed_expr: mixed_expr . T_PLUS mixed_expr\l 23           | mixed_expr T_PLUS mixed_expr .\l 24           | mixed_expr . T_MINUS mixed_expr\l 25           | mixed_expr . T_MULTIPLY mixed_expr\l 26           | mixed_expr . T_DIVIDE mixed_expr\l"]
  39 -> 28 [style=solid label="T_MULTIPLY"]
  39 -> 29 [style=solid label="T_DIVIDE"]
  39 -> "39R23" [style=solid]
 "39R23" [label="R23", fillcolor=3, shape=diamond, style=filled]
  40 [label="State 40\n\l 23 mixed_expr: mixed_expr . T_PLUS mixed_expr\l 24           | mixed_expr . T_MINUS mixed_expr\l 24           | mixed_expr T_MINUS mixed_expr .\l 25           | mixed_expr . T_MULTIPLY mixed_expr\l 26           | mixed_expr . T_DIVIDE mixed_expr\l"]
  40 -> 28 [style=solid label="T_MULTIPLY"]
  40 -> 29 [style=solid label="T_DIVIDE"]
  40 -> "40R24" [style=solid]
 "40R24" [label="R24", fillcolor=3, shape=diamond, style=filled]
  41 [label="State 41\n\l 23 mixed_expr: mixed_expr . T_PLUS mixed_expr\l 24           | mixed_expr . T_MINUS mixed_expr\l 25           | mixed_expr . T_MULTIPLY mixed_expr\l 25           | mixed_expr T_MULTIPLY mixed_expr .\l 26           | mixed_expr . T_DIVIDE mixed_expr\l"]
  41 -> "41R25" [style=solid]
 "41R25" [label="R25", fillcolor=3, shape=diamond, style=filled]
  42 [label="State 42\n\l 23 mixed_expr: mixed_expr . T_PLUS mixed_expr\l 24           | mixed_expr . T_MINUS mixed_expr\l 25           | mixed_expr . T_MULTIPLY mixed_expr\l 26           | mixed_expr . T_DIVIDE mixed_expr\l 26           | mixed_expr T_DIVIDE mixed_expr .\l"]
  42 -> "42R26" [style=solid]
 "42R26" [label="R26", fillcolor=3, shape=diamond, style=filled]
  43 [label="State 43\n\l 18 condicao_3: mixed_expr T_LOGIC_OPERATOR T_ID .\l"]
  43 -> "43R18" [style=solid]
 "43R18" [label="R18", fillcolor=3, shape=diamond, style=filled]
  44 [label="State 44\n\l 16 condicao_3: mixed_expr T_LOGIC_OPERATOR mixed_expr .\l 23 mixed_expr: mixed_expr . T_PLUS mixed_expr\l 24           | mixed_expr . T_MINUS mixed_expr\l 25           | mixed_expr . T_MULTIPLY mixed_expr\l 26           | mixed_expr . T_DIVIDE mixed_expr\l"]
  44 -> 26 [style=solid label="T_PLUS"]
  44 -> 27 [style=solid label="T_MINUS"]
  44 -> 28 [style=solid label="T_MULTIPLY"]
  44 -> 29 [style=solid label="T_DIVIDE"]
  44 -> "44R16" [style=solid]
 "44R16" [label="R16", fillcolor=3, shape=diamond, style=filled]
  45 [label="State 45\n\l  8 function_statements: statement . function_statements\l"]
  45 -> 1 [style=solid label="T_NEWLINE"]
  45 -> 2 [style=solid label="T_WHILE"]
  45 -> 45 [style=dashed label="statement"]
  45 -> 48 [style=dashed label="function_statements"]
  45 -> 6 [style=dashed label="loop_while"]
  45 -> "45R9" [style=solid]
 "45R9" [label="R9", fillcolor=3, shape=diamond, style=filled]
  46 [label="State 46\n\l  6 function_block: T_LEFT_BLOCK function_statements . T_RIGHT_BLOCK\l"]
  46 -> 49 [style=solid label="T_RIGHT_BLOCK"]
  47 [label="State 47\n\l 15 condicao_2: T_LOGIC_OPERATOR condicao_3 condicao_2 .\l"]
  47 -> "47R15" [style=solid]
 "47R15" [label="R15", fillcolor=3, shape=diamond, style=filled]
  48 [label="State 48\n\l  8 function_statements: statement function_statements .\l"]
  48 -> "48R8" [style=solid]
 "48R8" [label="R8", fillcolor=3, shape=diamond, style=filled]
  49 [label="State 49\n\l  6 function_block: T_LEFT_BLOCK function_statements T_RIGHT_BLOCK .\l"]
  49 -> "49R6" [style=solid]
 "49R6" [label="R6", fillcolor=3, shape=diamond, style=filled]
}
