// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_handle_read_requests (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_readRequestFifo_dout,
        rx_readRequestFifo_num_data_valid,
        rx_readRequestFifo_fifo_cap,
        rx_readRequestFifo_empty_n,
        rx_readRequestFifo_read,
        rx_remoteMemCmd_din,
        rx_remoteMemCmd_num_data_valid,
        rx_remoteMemCmd_fifo_cap,
        rx_remoteMemCmd_full_n,
        rx_remoteMemCmd_write,
        rx_readEvenFifo_din,
        rx_readEvenFifo_num_data_valid,
        rx_readEvenFifo_fifo_cap,
        rx_readEvenFifo_full_n,
        rx_readEvenFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [159:0] rx_readRequestFifo_dout;
input  [3:0] rx_readRequestFifo_num_data_valid;
input  [3:0] rx_readRequestFifo_fifo_cap;
input   rx_readRequestFifo_empty_n;
output   rx_readRequestFifo_read;
output  [143:0] rx_remoteMemCmd_din;
input  [9:0] rx_remoteMemCmd_num_data_valid;
input  [9:0] rx_remoteMemCmd_fifo_cap;
input   rx_remoteMemCmd_full_n;
output   rx_remoteMemCmd_write;
output  [161:0] rx_readEvenFifo_din;
input  [9:0] rx_readEvenFifo_num_data_valid;
input  [9:0] rx_readEvenFifo_fifo_cap;
input   rx_readEvenFifo_full_n;
output   rx_readEvenFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_readRequestFifo_read;
reg rx_remoteMemCmd_write;
reg[161:0] rx_readEvenFifo_din;
reg rx_readEvenFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] hrr_fsmState_load_load_fu_255_p1;
wire   [0:0] tmp_i_nbreadreq_fu_88_p3;
reg    ap_predicate_op22_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] hrr_fsmState_load_reg_469;
reg   [0:0] tmp_i_reg_478;
reg    ap_predicate_op62_write_state2;
reg    ap_predicate_op65_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] hrr_fsmState;
reg   [47:0] request_vaddr_V;
reg   [31:0] request_dma_length_V;
reg   [23:0] request_qpn_V;
reg   [23:0] request_psn_V;
reg    rx_readRequestFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_remoteMemCmd_blk_n;
reg    rx_readEvenFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [23:0] trunc_ln879_fu_267_p1;
reg   [23:0] trunc_ln879_reg_482;
wire   [31:0] readLength_fu_271_p4;
reg   [31:0] readLength_reg_487;
reg   [23:0] trunc_ln879_5_reg_493;
wire   [47:0] readAddr_V_fu_292_p4;
reg   [47:0] readAddr_V_reg_498;
wire   [15:0] trunc_ln186_fu_341_p1;
reg   [15:0] trunc_ln186_reg_506;
reg   [47:0] ap_phi_mux_request_vaddr_V_new_0_i_phi_fu_119_p4;
wire   [47:0] add_ln840_11_fu_321_p2;
wire   [47:0] ap_phi_reg_pp0_iter0_request_vaddr_V_new_0_i_reg_116;
wire   [0:0] icmp_ln1035_3_fu_315_p2;
reg   [31:0] ap_phi_mux_request_dma_length_V_new_0_i_phi_fu_128_p4;
wire   [31:0] add_ln841_6_fu_328_p2;
wire   [31:0] ap_phi_reg_pp0_iter0_request_dma_length_V_new_0_i_reg_125;
reg   [0:0] ap_phi_mux_request_vaddr_V_flag_2_i_phi_fu_137_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_request_vaddr_V_flag_2_i_reg_134;
wire   [0:0] icmp_ln1035_fu_345_p2;
reg   [47:0] ap_phi_mux_request_vaddr_V_new_2_i_phi_fu_148_p4;
wire   [47:0] add_ln840_fu_357_p2;
wire   [47:0] ap_phi_reg_pp0_iter0_request_vaddr_V_new_2_i_reg_145;
reg   [31:0] ap_phi_mux_request_dma_length_V_new_2_i_phi_fu_158_p4;
wire   [31:0] add_ln841_fu_364_p2;
wire   [31:0] ap_phi_reg_pp0_iter0_request_dma_length_V_new_2_i_reg_155;
reg   [0:0] ap_phi_mux_request_vaddr_V_flag_3_i_phi_fu_168_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_request_vaddr_V_flag_3_i_reg_165;
reg   [47:0] ap_phi_mux_request_vaddr_V_new_3_i_phi_fu_182_p6;
wire   [47:0] ap_phi_reg_pp0_iter0_request_vaddr_V_new_3_i_reg_179;
reg   [31:0] ap_phi_mux_request_dma_length_V_new_3_i_phi_fu_196_p6;
wire   [31:0] ap_phi_reg_pp0_iter0_request_dma_length_V_new_3_i_reg_193;
wire   [31:0] ap_phi_reg_pp0_iter0_readLength_2_reg_207;
reg   [31:0] ap_phi_reg_pp0_iter1_readLength_2_reg_207;
wire   [4:0] ap_phi_reg_pp0_iter0_readOpcode_1_reg_218;
reg   [4:0] ap_phi_reg_pp0_iter1_readOpcode_1_reg_218;
wire   [31:0] ap_phi_reg_pp0_iter0_readLength_1_reg_231;
reg   [31:0] ap_phi_reg_pp0_iter1_readLength_1_reg_231;
wire   [1:0] ap_phi_reg_pp0_iter0_readOpcode_reg_242;
reg   [1:0] ap_phi_reg_pp0_iter1_readOpcode_reg_242;
wire   [23:0] add_ln840_10_fu_432_p2;
reg    ap_block_pp0_stage0_01001;
wire   [161:0] zext_ln898_fu_415_p1;
wire   [161:0] zext_ln918_fu_464_p1;
wire   [111:0] tmp_201_i_fu_387_p5;
wire   [31:0] zext_ln871_1_fu_383_p1;
wire   [160:0] or_ln898_9_i_cast_fu_401_p7;
wire  signed [3:0] sext_ln871_fu_420_p1;
wire   [31:0] zext_ln871_fu_424_p1;
wire   [160:0] or_ln918_9_i_cast_fu_448_p7;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_162;
reg    ap_condition_165;
reg    ap_condition_168;
reg    ap_condition_375;
reg    ap_condition_237;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 hrr_fsmState = 1'd0;
#0 request_vaddr_V = 48'd0;
#0 request_dma_length_V = 32'd0;
#0 request_qpn_V = 24'd0;
#0 request_psn_V = 24'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_162)) begin
        if (((hrr_fsmState_load_load_fu_255_p1 == 1'd1) & (icmp_ln1035_fu_345_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_readLength_1_reg_231 <= request_dma_length_V;
        end else if (((hrr_fsmState_load_load_fu_255_p1 == 1'd1) & (icmp_ln1035_fu_345_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_readLength_1_reg_231 <= 32'd1408;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_readLength_1_reg_231 <= ap_phi_reg_pp0_iter0_readLength_1_reg_231;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_162)) begin
        if ((1'b1 == ap_condition_168)) begin
            ap_phi_reg_pp0_iter1_readLength_2_reg_207 <= {{rx_readRequestFifo_dout[103:72]}};
        end else if ((1'b1 == ap_condition_165)) begin
            ap_phi_reg_pp0_iter1_readLength_2_reg_207 <= 32'd1408;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_readLength_2_reg_207 <= ap_phi_reg_pp0_iter0_readLength_2_reg_207;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_162)) begin
        if ((1'b1 == ap_condition_168)) begin
            ap_phi_reg_pp0_iter1_readOpcode_1_reg_218 <= 5'd16;
        end else if ((1'b1 == ap_condition_165)) begin
            ap_phi_reg_pp0_iter1_readOpcode_1_reg_218 <= 5'd13;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_readOpcode_1_reg_218 <= ap_phi_reg_pp0_iter0_readOpcode_1_reg_218;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_162)) begin
        if (((hrr_fsmState_load_load_fu_255_p1 == 1'd1) & (icmp_ln1035_fu_345_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_readOpcode_reg_242 <= 2'd3;
        end else if (((hrr_fsmState_load_load_fu_255_p1 == 1'd1) & (icmp_ln1035_fu_345_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_readOpcode_reg_242 <= 2'd2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_readOpcode_reg_242 <= ap_phi_reg_pp0_iter0_readOpcode_reg_242;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_162)) begin
        if (((hrr_fsmState_load_load_fu_255_p1 == 1'd1) & (icmp_ln1035_fu_345_p2 == 1'd0))) begin
            hrr_fsmState <= 1'd0;
        end else if ((1'b1 == ap_condition_165)) begin
            hrr_fsmState <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_375)) begin
            request_psn_V <= {{rx_readRequestFifo_dout[127:104]}};
        end else if (((hrr_fsmState_load_reg_469 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            request_psn_V <= add_ln840_10_fu_432_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hrr_fsmState_load_reg_469 <= hrr_fsmState;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (hrr_fsmState == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        readAddr_V_reg_498 <= {{rx_readRequestFifo_dout[71:24]}};
        readLength_reg_487 <= {{rx_readRequestFifo_dout[103:72]}};
        trunc_ln186_reg_506 <= trunc_ln186_fu_341_p1;
        trunc_ln879_5_reg_493 <= {{rx_readRequestFifo_dout[127:104]}};
        trunc_ln879_reg_482 <= trunc_ln879_fu_267_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_request_vaddr_V_flag_3_i_phi_fu_168_p6 == 1'd1))) begin
        request_dma_length_V <= ap_phi_mux_request_dma_length_V_new_3_i_phi_fu_196_p6;
        request_vaddr_V <= ap_phi_mux_request_vaddr_V_new_3_i_phi_fu_182_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (hrr_fsmState == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        request_qpn_V <= trunc_ln879_fu_267_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (hrr_fsmState == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_478 <= tmp_i_nbreadreq_fu_88_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (hrr_fsmState == 1'd0))) begin
        if ((icmp_ln1035_3_fu_315_p2 == 1'd0)) begin
            ap_phi_mux_request_dma_length_V_new_0_i_phi_fu_128_p4 = {{rx_readRequestFifo_dout[103:72]}};
        end else if ((icmp_ln1035_3_fu_315_p2 == 1'd1)) begin
            ap_phi_mux_request_dma_length_V_new_0_i_phi_fu_128_p4 = add_ln841_6_fu_328_p2;
        end else begin
            ap_phi_mux_request_dma_length_V_new_0_i_phi_fu_128_p4 = ap_phi_reg_pp0_iter0_request_dma_length_V_new_0_i_reg_125;
        end
    end else begin
        ap_phi_mux_request_dma_length_V_new_0_i_phi_fu_128_p4 = ap_phi_reg_pp0_iter0_request_dma_length_V_new_0_i_reg_125;
    end
end

always @ (*) begin
    if (((hrr_fsmState_load_load_fu_255_p1 == 1'd1) & (icmp_ln1035_fu_345_p2 == 1'd1))) begin
        ap_phi_mux_request_dma_length_V_new_2_i_phi_fu_158_p4 = add_ln841_fu_364_p2;
    end else begin
        ap_phi_mux_request_dma_length_V_new_2_i_phi_fu_158_p4 = ap_phi_reg_pp0_iter0_request_dma_length_V_new_2_i_reg_155;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (hrr_fsmState == 1'd0))) begin
        ap_phi_mux_request_dma_length_V_new_3_i_phi_fu_196_p6 = ap_phi_mux_request_dma_length_V_new_0_i_phi_fu_128_p4;
    end else if ((hrr_fsmState_load_load_fu_255_p1 == 1'd1)) begin
        ap_phi_mux_request_dma_length_V_new_3_i_phi_fu_196_p6 = ap_phi_mux_request_dma_length_V_new_2_i_phi_fu_158_p4;
    end else begin
        ap_phi_mux_request_dma_length_V_new_3_i_phi_fu_196_p6 = ap_phi_reg_pp0_iter0_request_dma_length_V_new_3_i_reg_193;
    end
end

always @ (*) begin
    if ((hrr_fsmState_load_load_fu_255_p1 == 1'd1)) begin
        if ((icmp_ln1035_fu_345_p2 == 1'd0)) begin
            ap_phi_mux_request_vaddr_V_flag_2_i_phi_fu_137_p4 = 1'd0;
        end else if ((icmp_ln1035_fu_345_p2 == 1'd1)) begin
            ap_phi_mux_request_vaddr_V_flag_2_i_phi_fu_137_p4 = 1'd1;
        end else begin
            ap_phi_mux_request_vaddr_V_flag_2_i_phi_fu_137_p4 = ap_phi_reg_pp0_iter0_request_vaddr_V_flag_2_i_reg_134;
        end
    end else begin
        ap_phi_mux_request_vaddr_V_flag_2_i_phi_fu_137_p4 = ap_phi_reg_pp0_iter0_request_vaddr_V_flag_2_i_reg_134;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_88_p3 == 1'd0) & (hrr_fsmState == 1'd0))) begin
        ap_phi_mux_request_vaddr_V_flag_3_i_phi_fu_168_p6 = 1'd0;
    end else if (((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (hrr_fsmState == 1'd0))) begin
        ap_phi_mux_request_vaddr_V_flag_3_i_phi_fu_168_p6 = 1'd1;
    end else if ((hrr_fsmState_load_load_fu_255_p1 == 1'd1)) begin
        ap_phi_mux_request_vaddr_V_flag_3_i_phi_fu_168_p6 = ap_phi_mux_request_vaddr_V_flag_2_i_phi_fu_137_p4;
    end else begin
        ap_phi_mux_request_vaddr_V_flag_3_i_phi_fu_168_p6 = ap_phi_reg_pp0_iter0_request_vaddr_V_flag_3_i_reg_165;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (hrr_fsmState == 1'd0))) begin
        if ((icmp_ln1035_3_fu_315_p2 == 1'd0)) begin
            ap_phi_mux_request_vaddr_V_new_0_i_phi_fu_119_p4 = {{rx_readRequestFifo_dout[71:24]}};
        end else if ((icmp_ln1035_3_fu_315_p2 == 1'd1)) begin
            ap_phi_mux_request_vaddr_V_new_0_i_phi_fu_119_p4 = add_ln840_11_fu_321_p2;
        end else begin
            ap_phi_mux_request_vaddr_V_new_0_i_phi_fu_119_p4 = ap_phi_reg_pp0_iter0_request_vaddr_V_new_0_i_reg_116;
        end
    end else begin
        ap_phi_mux_request_vaddr_V_new_0_i_phi_fu_119_p4 = ap_phi_reg_pp0_iter0_request_vaddr_V_new_0_i_reg_116;
    end
end

always @ (*) begin
    if (((hrr_fsmState_load_load_fu_255_p1 == 1'd1) & (icmp_ln1035_fu_345_p2 == 1'd1))) begin
        ap_phi_mux_request_vaddr_V_new_2_i_phi_fu_148_p4 = add_ln840_fu_357_p2;
    end else begin
        ap_phi_mux_request_vaddr_V_new_2_i_phi_fu_148_p4 = ap_phi_reg_pp0_iter0_request_vaddr_V_new_2_i_reg_145;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (hrr_fsmState == 1'd0))) begin
        ap_phi_mux_request_vaddr_V_new_3_i_phi_fu_182_p6 = ap_phi_mux_request_vaddr_V_new_0_i_phi_fu_119_p4;
    end else if ((hrr_fsmState_load_load_fu_255_p1 == 1'd1)) begin
        ap_phi_mux_request_vaddr_V_new_3_i_phi_fu_182_p6 = ap_phi_mux_request_vaddr_V_new_2_i_phi_fu_148_p4;
    end else begin
        ap_phi_mux_request_vaddr_V_new_3_i_phi_fu_182_p6 = ap_phi_reg_pp0_iter0_request_vaddr_V_new_3_i_reg_179;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (hrr_fsmState_load_reg_469 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op65_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rx_readEvenFifo_blk_n = rx_readEvenFifo_full_n;
    end else begin
        rx_readEvenFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_237)) begin
        if ((hrr_fsmState_load_reg_469 == 1'd1)) begin
            rx_readEvenFifo_din = zext_ln918_fu_464_p1;
        end else if ((ap_predicate_op65_write_state2 == 1'b1)) begin
            rx_readEvenFifo_din = zext_ln898_fu_415_p1;
        end else begin
            rx_readEvenFifo_din = 'bx;
        end
    end else begin
        rx_readEvenFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (hrr_fsmState_load_reg_469 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op65_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rx_readEvenFifo_write = 1'b1;
    end else begin
        rx_readEvenFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_predicate_op22_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_readRequestFifo_blk_n = rx_readRequestFifo_empty_n;
    end else begin
        rx_readRequestFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op22_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_readRequestFifo_read = 1'b1;
    end else begin
        rx_readRequestFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op62_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_remoteMemCmd_blk_n = rx_remoteMemCmd_full_n;
    end else begin
        rx_remoteMemCmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op62_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_remoteMemCmd_write = 1'b1;
    end else begin
        rx_remoteMemCmd_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln840_10_fu_432_p2 = (request_psn_V + 24'd1);

assign add_ln840_11_fu_321_p2 = (readAddr_V_fu_292_p4 + 48'd1408);

assign add_ln840_fu_357_p2 = (request_vaddr_V + 48'd1408);

assign add_ln841_6_fu_328_p2 = ($signed(readLength_fu_271_p4) + $signed(32'd4294965888));

assign add_ln841_fu_364_p2 = ($signed(request_dma_length_V) + $signed(32'd4294965888));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op65_write_state2 == 1'b1) & (rx_readEvenFifo_full_n == 1'b0)) | ((rx_readEvenFifo_full_n == 1'b0) & (hrr_fsmState_load_reg_469 == 1'd1)) | ((ap_predicate_op62_write_state2 == 1'b1) & (rx_remoteMemCmd_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op22_read_state1 == 1'b1) & (rx_readRequestFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op65_write_state2 == 1'b1) & (rx_readEvenFifo_full_n == 1'b0)) | ((rx_readEvenFifo_full_n == 1'b0) & (hrr_fsmState_load_reg_469 == 1'd1)) | ((ap_predicate_op62_write_state2 == 1'b1) & (rx_remoteMemCmd_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op22_read_state1 == 1'b1) & (rx_readRequestFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op65_write_state2 == 1'b1) & (rx_readEvenFifo_full_n == 1'b0)) | ((rx_readEvenFifo_full_n == 1'b0) & (hrr_fsmState_load_reg_469 == 1'd1)) | ((ap_predicate_op62_write_state2 == 1'b1) & (rx_remoteMemCmd_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op22_read_state1 == 1'b1) & (rx_readRequestFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op22_read_state1 == 1'b1) & (rx_readRequestFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op65_write_state2 == 1'b1) & (rx_readEvenFifo_full_n == 1'b0)) | ((rx_readEvenFifo_full_n == 1'b0) & (hrr_fsmState_load_reg_469 == 1'd1)) | ((ap_predicate_op62_write_state2 == 1'b1) & (rx_remoteMemCmd_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_162 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_165 = ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (hrr_fsmState == 1'd0) & (icmp_ln1035_3_fu_315_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_168 = ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (hrr_fsmState == 1'd0) & (icmp_ln1035_3_fu_315_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_237 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_375 = ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (hrr_fsmState == 1'd0) & (ap_start == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_readLength_1_reg_231 = 'bx;

assign ap_phi_reg_pp0_iter0_readLength_2_reg_207 = 'bx;

assign ap_phi_reg_pp0_iter0_readOpcode_1_reg_218 = 'bx;

assign ap_phi_reg_pp0_iter0_readOpcode_reg_242 = 'bx;

assign ap_phi_reg_pp0_iter0_request_dma_length_V_new_0_i_reg_125 = 'bx;

assign ap_phi_reg_pp0_iter0_request_dma_length_V_new_2_i_reg_155 = 'bx;

assign ap_phi_reg_pp0_iter0_request_dma_length_V_new_3_i_reg_193 = 'bx;

assign ap_phi_reg_pp0_iter0_request_vaddr_V_flag_2_i_reg_134 = 'bx;

assign ap_phi_reg_pp0_iter0_request_vaddr_V_flag_3_i_reg_165 = 'bx;

assign ap_phi_reg_pp0_iter0_request_vaddr_V_new_0_i_reg_116 = 'bx;

assign ap_phi_reg_pp0_iter0_request_vaddr_V_new_2_i_reg_145 = 'bx;

assign ap_phi_reg_pp0_iter0_request_vaddr_V_new_3_i_reg_179 = 'bx;

always @ (*) begin
    ap_predicate_op22_read_state1 = ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (hrr_fsmState == 1'd0));
end

always @ (*) begin
    ap_predicate_op62_write_state2 = ((tmp_i_reg_478 == 1'd1) & (hrr_fsmState_load_reg_469 == 1'd0));
end

always @ (*) begin
    ap_predicate_op65_write_state2 = ((tmp_i_reg_478 == 1'd1) & (hrr_fsmState_load_reg_469 == 1'd0));
end

assign hrr_fsmState_load_load_fu_255_p1 = hrr_fsmState;

assign icmp_ln1035_3_fu_315_p2 = ((readLength_fu_271_p4 > 32'd1408) ? 1'b1 : 1'b0);

assign icmp_ln1035_fu_345_p2 = ((request_dma_length_V > 32'd1408) ? 1'b1 : 1'b0);

assign or_ln898_9_i_cast_fu_401_p7 = {{{{{{{{{{1'd1}, {trunc_ln879_5_reg_493}}}, {ap_phi_reg_pp0_iter1_readLength_2_reg_207}}}, {48'd0}}}, {trunc_ln879_reg_482}}}, {zext_ln871_1_fu_383_p1}};

assign or_ln918_9_i_cast_fu_448_p7 = {{{{{{{{{{1'd1}, {add_ln840_10_fu_432_p2}}}, {ap_phi_reg_pp0_iter1_readLength_1_reg_231}}}, {48'd0}}}, {request_qpn_V}}}, {zext_ln871_fu_424_p1}};

assign readAddr_V_fu_292_p4 = {{rx_readRequestFifo_dout[71:24]}};

assign readLength_fu_271_p4 = {{rx_readRequestFifo_dout[103:72]}};

assign rx_remoteMemCmd_din = tmp_201_i_fu_387_p5;

assign sext_ln871_fu_420_p1 = $signed(ap_phi_reg_pp0_iter1_readOpcode_reg_242);

assign tmp_201_i_fu_387_p5 = {{{{readLength_reg_487}, {16'd0}}, {readAddr_V_reg_498}}, {trunc_ln186_reg_506}};

assign tmp_i_nbreadreq_fu_88_p3 = rx_readRequestFifo_empty_n;

assign trunc_ln186_fu_341_p1 = rx_readRequestFifo_dout[15:0];

assign trunc_ln879_fu_267_p1 = rx_readRequestFifo_dout[23:0];

assign zext_ln871_1_fu_383_p1 = ap_phi_reg_pp0_iter1_readOpcode_1_reg_218;

assign zext_ln871_fu_424_p1 = $unsigned(sext_ln871_fu_420_p1);

assign zext_ln898_fu_415_p1 = or_ln898_9_i_cast_fu_401_p7;

assign zext_ln918_fu_464_p1 = or_ln918_9_i_cast_fu_448_p7;

endmodule //rocev2_top_handle_read_requests
