// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module L4_out_id__m_axi (
    input wire         Knn_inner_inst_L4_out_id__m_axi_rst,
    output wire [ 7:0] ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARLEN1d7,
    output wire [ 3:0] ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARQOSe3e,
    output wire [ 7:0] ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWLEN75d,
    output wire [ 3:0] ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWQOSaf2,
    input wire  [ 1:0] ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_BRESP999,
    input wire  [31:0] ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RDATAdd8,
    input wire         ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RLASTc4e,
    input wire  [ 1:0] ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RRESP0ff,
    output wire [31:0] ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WDATA140,
    output wire        ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WLASTce9,
    output wire [ 3:0] ____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WSTRB08c,
    output wire [63:0] ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARADDR4e8,
    output wire        ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARLOCKaf8,
    output wire [ 2:0] ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARPROT930,
    output wire [ 2:0] ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARSIZE0f2,
    output wire [63:0] ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWADDR277,
    output wire        ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWLOCKd5b,
    output wire [ 2:0] ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWPROT1ac,
    output wire [ 2:0] ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWSIZE1d6,
    output wire        ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_BREADY994,
    input wire         ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_BVALID95e,
    output wire        ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RREADYd7d,
    input wire         ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RVALIDbfb,
    input wire         ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WREADYc88,
    output wire        ___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WVALIDfdb,
    output wire [ 7:0] __out_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_resp_doutc41,
    input wire         __out_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_resp_readb73,
    output wire [ 1:0] __rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARBURSTf5d,
    output wire [ 3:0] __rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARCACHE863,
    input wire         __rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARREADY9e1,
    output wire        __rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARVALIDa63,
    output wire [ 1:0] __rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWBURST46f,
    output wire [ 3:0] __rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWCACHE771,
    input wire         __rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWREADY411,
    output wire        __rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWVALIDed6,
    input wire         _er_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnId_write_addr_s_write7db,
    input wire  [63:0] _pper_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnId_write_addr_s_din165,
    input wire         _pper_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnId_write_data_writeb0c,
    input wire  [ 0:0] _pt___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_BIDdd5,
    input wire  [ 0:0] _pt___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RID5ca,
    input wire  [32:0] _rapper_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnId_write_data_din0d4,
    output wire [ 0:0] _t___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARID61a,
    output wire [ 0:0] _t___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWID701,
    output wire        _t_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_resp_empty_ne6e,
    output wire        _ut_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_addr_full_n262,
    output wire        _ut_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_data_full_nd9a,
    input wire         ap_clk
);




async_mmap #(
    .AddrWidth         (64),
    .BurstLenWidth     (9),
    .DataWidth         (32),
    .DataWidthBytesLog (2),
    .MaxBurstLen       (255),
    .MaxWaitTime       (3),
    .WaitTimeWidth     (2)
) L4_out_id__m_axi (
    .clk                (ap_clk),
    .m_axi_ARADDR       (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARADDR4e8),
    .m_axi_ARBURST      (__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARBURSTf5d),
    .m_axi_ARCACHE      (__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARCACHE863),
    .m_axi_ARID         (_t___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARID61a),
    .m_axi_ARLEN        (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARLEN1d7),
    .m_axi_ARLOCK       (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARLOCKaf8),
    .m_axi_ARPROT       (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARPROT930),
    .m_axi_ARQOS        (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARQOSe3e),
    .m_axi_ARREADY      (__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARREADY9e1),
    .m_axi_ARSIZE       (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARSIZE0f2),
    .m_axi_ARVALID      (__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_ARVALIDa63),
    .m_axi_AWADDR       (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWADDR277),
    .m_axi_AWBURST      (__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWBURST46f),
    .m_axi_AWCACHE      (__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWCACHE771),
    .m_axi_AWID         (_t___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWID701),
    .m_axi_AWLEN        (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWLEN75d),
    .m_axi_AWLOCK       (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWLOCKd5b),
    .m_axi_AWPROT       (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWPROT1ac),
    .m_axi_AWQOS        (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWQOSaf2),
    .m_axi_AWREADY      (__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWREADY411),
    .m_axi_AWSIZE       (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWSIZE1d6),
    .m_axi_AWVALID      (__rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_AWVALIDed6),
    .m_axi_BID          (_pt___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_BIDdd5),
    .m_axi_BREADY       (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_BREADY994),
    .m_axi_BRESP        (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_BRESP999),
    .m_axi_BVALID       (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_BVALID95e),
    .m_axi_RDATA        (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RDATAdd8),
    .m_axi_RID          (_pt___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RID5ca),
    .m_axi_RLAST        (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RLASTc4e),
    .m_axi_RREADY       (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RREADYd7d),
    .m_axi_RRESP        (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RRESP0ff),
    .m_axi_RVALID       (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_RVALIDbfb),
    .m_axi_WDATA        (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WDATA140),
    .m_axi_WLAST        (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WLASTce9),
    .m_axi_WREADY       (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WREADYc88),
    .m_axi_WSTRB        (____rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WSTRB08c),
    .m_axi_WVALID       (___rs_L4_out_id__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_id_WVALIDfdb),
    .read_addr_write    (1'b0),
    .read_data_read     (1'b0),
    .rst                (Knn_inner_inst_L4_out_id__m_axi_rst),
    .write_addr_din     (_pper_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnId_write_addr_s_din165),
    .write_addr_full_n  (_ut_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_addr_full_n262),
    .write_addr_write   (_er_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnId_write_addr_s_write7db),
    .write_data_din     (_rapper_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnId_write_data_din0d4),
    .write_data_full_n  (_ut_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_data_full_nd9a),
    .write_data_write   (_pper_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnId_write_data_writeb0c),
    .write_resp_dout    (__out_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_resp_doutc41),
    .write_resp_empty_n (_t_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_resp_empty_ne6e),
    .write_resp_read    (__out_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_resp_readb73)
);

endmodule  // L4_out_id__m_axi