/*
 * Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
 * 
 * On Sat Nov  8 02:07:45 IST 2025
 * 
 */
#include "bluesim_primitives.h"
#include "mkViterbi.h"


/* Constructor */
MOD_mkViterbi::MOD_mkViterbi(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_adder(simHdl, "adder", this),
    INST_bt_buffer(simHdl, "bt_buffer", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_bt_max(simHdl, "bt_max", this, 32u, 4294967295u, (tUInt8)0u),
    INST_bt_ready(simHdl, "bt_ready", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_bt_t_ctr(simHdl, "bt_t_ctr", this, 10u, 0u, (tUInt8)0u),
    INST_curr_0(simHdl, "curr_0", this, 32u, 0u, (tUInt8)0u),
    INST_curr_1(simHdl, "curr_1", this, 32u, 0u, (tUInt8)0u),
    INST_curr_10(simHdl, "curr_10", this, 32u, 0u, (tUInt8)0u),
    INST_curr_11(simHdl, "curr_11", this, 32u, 0u, (tUInt8)0u),
    INST_curr_12(simHdl, "curr_12", this, 32u, 0u, (tUInt8)0u),
    INST_curr_13(simHdl, "curr_13", this, 32u, 0u, (tUInt8)0u),
    INST_curr_14(simHdl, "curr_14", this, 32u, 0u, (tUInt8)0u),
    INST_curr_15(simHdl, "curr_15", this, 32u, 0u, (tUInt8)0u),
    INST_curr_16(simHdl, "curr_16", this, 32u, 0u, (tUInt8)0u),
    INST_curr_17(simHdl, "curr_17", this, 32u, 0u, (tUInt8)0u),
    INST_curr_18(simHdl, "curr_18", this, 32u, 0u, (tUInt8)0u),
    INST_curr_19(simHdl, "curr_19", this, 32u, 0u, (tUInt8)0u),
    INST_curr_2(simHdl, "curr_2", this, 32u, 0u, (tUInt8)0u),
    INST_curr_20(simHdl, "curr_20", this, 32u, 0u, (tUInt8)0u),
    INST_curr_21(simHdl, "curr_21", this, 32u, 0u, (tUInt8)0u),
    INST_curr_22(simHdl, "curr_22", this, 32u, 0u, (tUInt8)0u),
    INST_curr_23(simHdl, "curr_23", this, 32u, 0u, (tUInt8)0u),
    INST_curr_24(simHdl, "curr_24", this, 32u, 0u, (tUInt8)0u),
    INST_curr_25(simHdl, "curr_25", this, 32u, 0u, (tUInt8)0u),
    INST_curr_26(simHdl, "curr_26", this, 32u, 0u, (tUInt8)0u),
    INST_curr_27(simHdl, "curr_27", this, 32u, 0u, (tUInt8)0u),
    INST_curr_28(simHdl, "curr_28", this, 32u, 0u, (tUInt8)0u),
    INST_curr_29(simHdl, "curr_29", this, 32u, 0u, (tUInt8)0u),
    INST_curr_3(simHdl, "curr_3", this, 32u, 0u, (tUInt8)0u),
    INST_curr_30(simHdl, "curr_30", this, 32u, 0u, (tUInt8)0u),
    INST_curr_31(simHdl, "curr_31", this, 32u, 0u, (tUInt8)0u),
    INST_curr_4(simHdl, "curr_4", this, 32u, 0u, (tUInt8)0u),
    INST_curr_5(simHdl, "curr_5", this, 32u, 0u, (tUInt8)0u),
    INST_curr_6(simHdl, "curr_6", this, 32u, 0u, (tUInt8)0u),
    INST_curr_7(simHdl, "curr_7", this, 32u, 0u, (tUInt8)0u),
    INST_curr_8(simHdl, "curr_8", this, 32u, 0u, (tUInt8)0u),
    INST_curr_9(simHdl, "curr_9", this, 32u, 0u, (tUInt8)0u),
    INST_emission_buffer(simHdl, "emission_buffer", this, 32u, 0u, (tUInt8)0u),
    INST_emission_ready(simHdl, "emission_ready", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_i_ctr(simHdl, "i_ctr", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_init_done_flag(simHdl, "init_done_flag", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_init_state(simHdl, "init_state", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_j_ctr(simHdl, "j_ctr", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_loop_done_flag(simHdl, "loop_done_flag", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_reg(simHdl, "m_reg", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_machine_state(simHdl, "machine_state", this, 4u, (tUInt8)0u, (tUInt8)0u),
    INST_max_path(simHdl, "max_path", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_max_reg(simHdl, "max_reg", this, 32u, 4294967295u, (tUInt8)0u),
    INST_max_state_reg(simHdl, "max_state_reg", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_n_and_m_loaded(simHdl, "n_and_m_loaded", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_n_reg(simHdl, "n_reg", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_outcome_buffer(simHdl, "outcome_buffer", this, 32u, 0u, (tUInt8)0u),
    INST_outcome_idx(simHdl, "outcome_idx", this, 10u, 0u, (tUInt8)0u),
    INST_outcome_ready(simHdl, "outcome_ready", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_path_buffer(simHdl, "path_buffer", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_path_ready(simHdl, "path_ready", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_prev_0(simHdl, "prev_0", this, 32u, 0u, (tUInt8)0u),
    INST_prev_1(simHdl, "prev_1", this, 32u, 0u, (tUInt8)0u),
    INST_prev_10(simHdl, "prev_10", this, 32u, 0u, (tUInt8)0u),
    INST_prev_11(simHdl, "prev_11", this, 32u, 0u, (tUInt8)0u),
    INST_prev_12(simHdl, "prev_12", this, 32u, 0u, (tUInt8)0u),
    INST_prev_13(simHdl, "prev_13", this, 32u, 0u, (tUInt8)0u),
    INST_prev_14(simHdl, "prev_14", this, 32u, 0u, (tUInt8)0u),
    INST_prev_15(simHdl, "prev_15", this, 32u, 0u, (tUInt8)0u),
    INST_prev_16(simHdl, "prev_16", this, 32u, 0u, (tUInt8)0u),
    INST_prev_17(simHdl, "prev_17", this, 32u, 0u, (tUInt8)0u),
    INST_prev_18(simHdl, "prev_18", this, 32u, 0u, (tUInt8)0u),
    INST_prev_19(simHdl, "prev_19", this, 32u, 0u, (tUInt8)0u),
    INST_prev_2(simHdl, "prev_2", this, 32u, 0u, (tUInt8)0u),
    INST_prev_20(simHdl, "prev_20", this, 32u, 0u, (tUInt8)0u),
    INST_prev_21(simHdl, "prev_21", this, 32u, 0u, (tUInt8)0u),
    INST_prev_22(simHdl, "prev_22", this, 32u, 0u, (tUInt8)0u),
    INST_prev_23(simHdl, "prev_23", this, 32u, 0u, (tUInt8)0u),
    INST_prev_24(simHdl, "prev_24", this, 32u, 0u, (tUInt8)0u),
    INST_prev_25(simHdl, "prev_25", this, 32u, 0u, (tUInt8)0u),
    INST_prev_26(simHdl, "prev_26", this, 32u, 0u, (tUInt8)0u),
    INST_prev_27(simHdl, "prev_27", this, 32u, 0u, (tUInt8)0u),
    INST_prev_28(simHdl, "prev_28", this, 32u, 0u, (tUInt8)0u),
    INST_prev_29(simHdl, "prev_29", this, 32u, 0u, (tUInt8)0u),
    INST_prev_3(simHdl, "prev_3", this, 32u, 0u, (tUInt8)0u),
    INST_prev_30(simHdl, "prev_30", this, 32u, 0u, (tUInt8)0u),
    INST_prev_31(simHdl, "prev_31", this, 32u, 0u, (tUInt8)0u),
    INST_prev_4(simHdl, "prev_4", this, 32u, 0u, (tUInt8)0u),
    INST_prev_5(simHdl, "prev_5", this, 32u, 0u, (tUInt8)0u),
    INST_prev_6(simHdl, "prev_6", this, 32u, 0u, (tUInt8)0u),
    INST_prev_7(simHdl, "prev_7", this, 32u, 0u, (tUInt8)0u),
    INST_prev_8(simHdl, "prev_8", this, 32u, 0u, (tUInt8)0u),
    INST_prev_9(simHdl, "prev_9", this, 32u, 0u, (tUInt8)0u),
    INST_print_state(simHdl, "print_state", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_read_bt(simHdl, "read_bt", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_read_emission(simHdl, "read_emission", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_read_outcome(simHdl, "read_outcome", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_read_transition(simHdl, "read_transition", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_reset_machine_flag(simHdl, "reset_machine_flag", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_t_ctr(simHdl, "t_ctr", this, 10u, 0u, (tUInt8)0u),
    INST_t_start(simHdl, "t_start", this, 10u, 0u, (tUInt8)0u),
    INST_transition_buffer(simHdl, "transition_buffer", this, 32u, 0u, (tUInt8)0u),
    INST_transition_ready(simHdl, "transition_ready", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_write_to_bt_flag(simHdl, "write_to_bt_flag", this, 1u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 104u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkViterbi::init_symbols_0()
{
  init_symbol(&symbols[0u], "adder", SYM_MODULE, &INST_adder);
  init_symbol(&symbols[1u], "bt_buffer", SYM_MODULE, &INST_bt_buffer);
  init_symbol(&symbols[2u], "bt_max", SYM_MODULE, &INST_bt_max);
  init_symbol(&symbols[3u], "bt_ready", SYM_MODULE, &INST_bt_ready);
  init_symbol(&symbols[4u], "bt_t_ctr", SYM_MODULE, &INST_bt_t_ctr);
  init_symbol(&symbols[5u], "curr_0", SYM_MODULE, &INST_curr_0);
  init_symbol(&symbols[6u], "curr_1", SYM_MODULE, &INST_curr_1);
  init_symbol(&symbols[7u], "curr_10", SYM_MODULE, &INST_curr_10);
  init_symbol(&symbols[8u], "curr_11", SYM_MODULE, &INST_curr_11);
  init_symbol(&symbols[9u], "curr_12", SYM_MODULE, &INST_curr_12);
  init_symbol(&symbols[10u], "curr_13", SYM_MODULE, &INST_curr_13);
  init_symbol(&symbols[11u], "curr_14", SYM_MODULE, &INST_curr_14);
  init_symbol(&symbols[12u], "curr_15", SYM_MODULE, &INST_curr_15);
  init_symbol(&symbols[13u], "curr_16", SYM_MODULE, &INST_curr_16);
  init_symbol(&symbols[14u], "curr_17", SYM_MODULE, &INST_curr_17);
  init_symbol(&symbols[15u], "curr_18", SYM_MODULE, &INST_curr_18);
  init_symbol(&symbols[16u], "curr_19", SYM_MODULE, &INST_curr_19);
  init_symbol(&symbols[17u], "curr_2", SYM_MODULE, &INST_curr_2);
  init_symbol(&symbols[18u], "curr_20", SYM_MODULE, &INST_curr_20);
  init_symbol(&symbols[19u], "curr_21", SYM_MODULE, &INST_curr_21);
  init_symbol(&symbols[20u], "curr_22", SYM_MODULE, &INST_curr_22);
  init_symbol(&symbols[21u], "curr_23", SYM_MODULE, &INST_curr_23);
  init_symbol(&symbols[22u], "curr_24", SYM_MODULE, &INST_curr_24);
  init_symbol(&symbols[23u], "curr_25", SYM_MODULE, &INST_curr_25);
  init_symbol(&symbols[24u], "curr_26", SYM_MODULE, &INST_curr_26);
  init_symbol(&symbols[25u], "curr_27", SYM_MODULE, &INST_curr_27);
  init_symbol(&symbols[26u], "curr_28", SYM_MODULE, &INST_curr_28);
  init_symbol(&symbols[27u], "curr_29", SYM_MODULE, &INST_curr_29);
  init_symbol(&symbols[28u], "curr_3", SYM_MODULE, &INST_curr_3);
  init_symbol(&symbols[29u], "curr_30", SYM_MODULE, &INST_curr_30);
  init_symbol(&symbols[30u], "curr_31", SYM_MODULE, &INST_curr_31);
  init_symbol(&symbols[31u], "curr_4", SYM_MODULE, &INST_curr_4);
  init_symbol(&symbols[32u], "curr_5", SYM_MODULE, &INST_curr_5);
  init_symbol(&symbols[33u], "curr_6", SYM_MODULE, &INST_curr_6);
  init_symbol(&symbols[34u], "curr_7", SYM_MODULE, &INST_curr_7);
  init_symbol(&symbols[35u], "curr_8", SYM_MODULE, &INST_curr_8);
  init_symbol(&symbols[36u], "curr_9", SYM_MODULE, &INST_curr_9);
  init_symbol(&symbols[37u], "emission_buffer", SYM_MODULE, &INST_emission_buffer);
  init_symbol(&symbols[38u], "emission_ready", SYM_MODULE, &INST_emission_ready);
  init_symbol(&symbols[39u], "i_ctr", SYM_MODULE, &INST_i_ctr);
  init_symbol(&symbols[40u], "init_done_flag", SYM_MODULE, &INST_init_done_flag);
  init_symbol(&symbols[41u], "init_done_flag__h5144", SYM_DEF, &DEF_init_done_flag__h5144, 1u);
  init_symbol(&symbols[42u], "init_state", SYM_MODULE, &INST_init_state);
  init_symbol(&symbols[43u], "j_ctr", SYM_MODULE, &INST_j_ctr);
  init_symbol(&symbols[44u], "loop_done_flag", SYM_MODULE, &INST_loop_done_flag);
  init_symbol(&symbols[45u], "m_reg", SYM_MODULE, &INST_m_reg);
  init_symbol(&symbols[46u], "machine_state", SYM_MODULE, &INST_machine_state);
  init_symbol(&symbols[47u], "max_path", SYM_MODULE, &INST_max_path);
  init_symbol(&symbols[48u], "max_reg", SYM_MODULE, &INST_max_reg);
  init_symbol(&symbols[49u], "max_state_reg", SYM_MODULE, &INST_max_state_reg);
  init_symbol(&symbols[50u], "n_and_m_loaded", SYM_MODULE, &INST_n_and_m_loaded);
  init_symbol(&symbols[51u], "n_and_m_loaded__h5147", SYM_DEF, &DEF_n_and_m_loaded__h5147, 1u);
  init_symbol(&symbols[52u], "n_reg", SYM_MODULE, &INST_n_reg);
  init_symbol(&symbols[53u], "outcome_buffer", SYM_MODULE, &INST_outcome_buffer);
  init_symbol(&symbols[54u], "outcome_idx", SYM_MODULE, &INST_outcome_idx);
  init_symbol(&symbols[55u], "outcome_ready", SYM_MODULE, &INST_outcome_ready);
  init_symbol(&symbols[56u], "path_buffer", SYM_MODULE, &INST_path_buffer);
  init_symbol(&symbols[57u], "path_ready", SYM_MODULE, &INST_path_ready);
  init_symbol(&symbols[58u], "prev_0", SYM_MODULE, &INST_prev_0);
  init_symbol(&symbols[59u], "prev_1", SYM_MODULE, &INST_prev_1);
  init_symbol(&symbols[60u], "prev_10", SYM_MODULE, &INST_prev_10);
  init_symbol(&symbols[61u], "prev_11", SYM_MODULE, &INST_prev_11);
  init_symbol(&symbols[62u], "prev_12", SYM_MODULE, &INST_prev_12);
  init_symbol(&symbols[63u], "prev_13", SYM_MODULE, &INST_prev_13);
  init_symbol(&symbols[64u], "prev_14", SYM_MODULE, &INST_prev_14);
  init_symbol(&symbols[65u], "prev_15", SYM_MODULE, &INST_prev_15);
  init_symbol(&symbols[66u], "prev_16", SYM_MODULE, &INST_prev_16);
  init_symbol(&symbols[67u], "prev_17", SYM_MODULE, &INST_prev_17);
  init_symbol(&symbols[68u], "prev_18", SYM_MODULE, &INST_prev_18);
  init_symbol(&symbols[69u], "prev_19", SYM_MODULE, &INST_prev_19);
  init_symbol(&symbols[70u], "prev_2", SYM_MODULE, &INST_prev_2);
  init_symbol(&symbols[71u], "prev_20", SYM_MODULE, &INST_prev_20);
  init_symbol(&symbols[72u], "prev_21", SYM_MODULE, &INST_prev_21);
  init_symbol(&symbols[73u], "prev_22", SYM_MODULE, &INST_prev_22);
  init_symbol(&symbols[74u], "prev_23", SYM_MODULE, &INST_prev_23);
  init_symbol(&symbols[75u], "prev_24", SYM_MODULE, &INST_prev_24);
  init_symbol(&symbols[76u], "prev_25", SYM_MODULE, &INST_prev_25);
  init_symbol(&symbols[77u], "prev_26", SYM_MODULE, &INST_prev_26);
  init_symbol(&symbols[78u], "prev_27", SYM_MODULE, &INST_prev_27);
  init_symbol(&symbols[79u], "prev_28", SYM_MODULE, &INST_prev_28);
  init_symbol(&symbols[80u], "prev_29", SYM_MODULE, &INST_prev_29);
  init_symbol(&symbols[81u], "prev_3", SYM_MODULE, &INST_prev_3);
  init_symbol(&symbols[82u], "prev_30", SYM_MODULE, &INST_prev_30);
  init_symbol(&symbols[83u], "prev_31", SYM_MODULE, &INST_prev_31);
  init_symbol(&symbols[84u], "prev_4", SYM_MODULE, &INST_prev_4);
  init_symbol(&symbols[85u], "prev_5", SYM_MODULE, &INST_prev_5);
  init_symbol(&symbols[86u], "prev_6", SYM_MODULE, &INST_prev_6);
  init_symbol(&symbols[87u], "prev_7", SYM_MODULE, &INST_prev_7);
  init_symbol(&symbols[88u], "prev_8", SYM_MODULE, &INST_prev_8);
  init_symbol(&symbols[89u], "prev_9", SYM_MODULE, &INST_prev_9);
  init_symbol(&symbols[90u], "print_state", SYM_MODULE, &INST_print_state);
  init_symbol(&symbols[91u], "RL_init_v", SYM_RULE);
  init_symbol(&symbols[92u], "RL_loop_rule", SYM_RULE);
  init_symbol(&symbols[93u], "RL_print_rule", SYM_RULE);
  init_symbol(&symbols[94u], "read_bt", SYM_MODULE, &INST_read_bt);
  init_symbol(&symbols[95u], "read_emission", SYM_MODULE, &INST_read_emission);
  init_symbol(&symbols[96u], "read_outcome", SYM_MODULE, &INST_read_outcome);
  init_symbol(&symbols[97u], "read_transition", SYM_MODULE, &INST_read_transition);
  init_symbol(&symbols[98u], "reset_machine_flag", SYM_MODULE, &INST_reset_machine_flag);
  init_symbol(&symbols[99u], "t_ctr", SYM_MODULE, &INST_t_ctr);
  init_symbol(&symbols[100u], "t_start", SYM_MODULE, &INST_t_start);
  init_symbol(&symbols[101u], "transition_buffer", SYM_MODULE, &INST_transition_buffer);
  init_symbol(&symbols[102u], "transition_ready", SYM_MODULE, &INST_transition_ready);
  init_symbol(&symbols[103u], "write_to_bt_flag", SYM_MODULE, &INST_write_to_bt_flag);
}


/* Rule actions */

void MOD_mkViterbi::RL_init_v()
{
  tUInt8 DEF_init_state_EQ_0_AND_NOT_read_outcome_9_0_AND_N_ETC___d43;
  tUInt8 DEF_init_state_EQ_1_0_AND_NOT_outcome_buffer_1_EQ__ETC___d64;
  tUInt8 DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d139;
  tUInt8 DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d142;
  tUInt8 DEF_init_state_EQ_2_2_AND_NOT_adder_state_1_done___ETC___d144;
  tUInt8 DEF_NOT_init_state_EQ_0_AND_init_state_EQ_1_0_AND__ETC___d53;
  tUInt8 DEF_NOT_init_state_EQ_0___d9;
  tUInt8 DEF_i_ctr_6_EQ_0_8_AND_init_state_EQ_2_2_AND_adder_ETC___d69;
  tUInt8 DEF_i_ctr_6_EQ_1_1_AND_init_state_EQ_2_2_AND_adder_ETC___d72;
  tUInt8 DEF_i_ctr_6_EQ_2_3_AND_init_state_EQ_2_2_AND_adder_ETC___d74;
  tUInt8 DEF_i_ctr_6_EQ_3_5_AND_init_state_EQ_2_2_AND_adder_ETC___d76;
  tUInt8 DEF_i_ctr_6_EQ_4_7_AND_init_state_EQ_2_2_AND_adder_ETC___d78;
  tUInt8 DEF_i_ctr_6_EQ_5_9_AND_init_state_EQ_2_2_AND_adder_ETC___d80;
  tUInt8 DEF_i_ctr_6_EQ_6_1_AND_init_state_EQ_2_2_AND_adder_ETC___d82;
  tUInt8 DEF_i_ctr_6_EQ_7_3_AND_init_state_EQ_2_2_AND_adder_ETC___d84;
  tUInt8 DEF_i_ctr_6_EQ_8_5_AND_init_state_EQ_2_2_AND_adder_ETC___d86;
  tUInt8 DEF_i_ctr_6_EQ_9_7_AND_init_state_EQ_2_2_AND_adder_ETC___d88;
  tUInt8 DEF_i_ctr_6_EQ_10_9_AND_init_state_EQ_2_2_AND_adde_ETC___d90;
  tUInt8 DEF_i_ctr_6_EQ_11_1_AND_init_state_EQ_2_2_AND_adde_ETC___d92;
  tUInt8 DEF_i_ctr_6_EQ_12_3_AND_init_state_EQ_2_2_AND_adde_ETC___d94;
  tUInt8 DEF_i_ctr_6_EQ_13_5_AND_init_state_EQ_2_2_AND_adde_ETC___d96;
  tUInt8 DEF_i_ctr_6_EQ_14_7_AND_init_state_EQ_2_2_AND_adde_ETC___d98;
  tUInt8 DEF_i_ctr_6_EQ_15_9_AND_init_state_EQ_2_2_AND_adde_ETC___d100;
  tUInt8 DEF_i_ctr_6_EQ_16_01_AND_init_state_EQ_2_2_AND_add_ETC___d102;
  tUInt8 DEF_i_ctr_6_EQ_17_03_AND_init_state_EQ_2_2_AND_add_ETC___d104;
  tUInt8 DEF_i_ctr_6_EQ_18_05_AND_init_state_EQ_2_2_AND_add_ETC___d106;
  tUInt8 DEF_i_ctr_6_EQ_19_07_AND_init_state_EQ_2_2_AND_add_ETC___d108;
  tUInt8 DEF_i_ctr_6_EQ_20_09_AND_init_state_EQ_2_2_AND_add_ETC___d110;
  tUInt8 DEF_i_ctr_6_EQ_21_11_AND_init_state_EQ_2_2_AND_add_ETC___d112;
  tUInt8 DEF_i_ctr_6_EQ_22_13_AND_init_state_EQ_2_2_AND_add_ETC___d114;
  tUInt8 DEF_i_ctr_6_EQ_23_15_AND_init_state_EQ_2_2_AND_add_ETC___d116;
  tUInt8 DEF_i_ctr_6_EQ_24_17_AND_init_state_EQ_2_2_AND_add_ETC___d118;
  tUInt8 DEF_i_ctr_6_EQ_25_19_AND_init_state_EQ_2_2_AND_add_ETC___d120;
  tUInt8 DEF_i_ctr_6_EQ_26_21_AND_init_state_EQ_2_2_AND_add_ETC___d122;
  tUInt8 DEF_i_ctr_6_EQ_27_23_AND_init_state_EQ_2_2_AND_add_ETC___d124;
  tUInt8 DEF_i_ctr_6_EQ_28_25_AND_init_state_EQ_2_2_AND_add_ETC___d126;
  tUInt8 DEF_i_ctr_6_EQ_29_27_AND_init_state_EQ_2_2_AND_add_ETC___d128;
  tUInt8 DEF_i_ctr_6_EQ_30_29_AND_init_state_EQ_2_2_AND_add_ETC___d130;
  tUInt8 DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  tUInt8 DEF_i_ctr_6_EQ_31_31_AND_init_state_EQ_2_2_AND_add_ETC___d132;
  tUInt8 DEF_NOT_outcome_buffer_1_EQ_0_2_3_OR_t_ctr_4_EQ_0_5___d16;
  tUInt8 DEF_init_state_EQ_2___d22;
  tUInt8 DEF_t_ctr_4_EQ_0___d15;
  tUInt8 DEF_outcome_buffer_1_EQ_0___d12;
  tUInt8 DEF_init_state_EQ_0___d6;
  tUInt8 DEF_IF_init_state_EQ_0_THEN_1_ELSE_IF_init_state_E_ETC___d38;
  tUInt8 DEF_init_state_EQ_1___d10;
  tUInt8 DEF_init_state_EQ_0_AND_outcome_ready_OR_NOT_init__ETC___d36;
  tUInt8 DEF_init_state_EQ_0_AND_outcome_ready___d8;
  tUInt8 DEF_init_state_EQ_1_0_AND_outcome_buffer_1_EQ_0_2__ETC___d46;
  tUInt8 DEF_init_state_EQ_1_0_AND_NOT_outcome_buffer_1_EQ__ETC___d21;
  tUInt8 DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d51;
  tUInt8 DEF_init_state__h5155;
  DEF_adder_state_1_done____d23 = INST_adder.METH_state_1_done();
  DEF_adder_state_3_done____d25 = INST_adder.METH_state_3_done();
  DEF_adder_state_2_done____d24 = INST_adder.METH_state_2_done();
  DEF_emission_ready__h5195 = INST_emission_ready.METH_read();
  DEF_transition_ready__h5188 = INST_transition_ready.METH_read();
  DEF_x__h7463 = INST_outcome_buffer.METH_read();
  DEF_outcome_ready__h5283 = INST_outcome_ready.METH_read();
  DEF_x__h12668 = INST_i_ctr.METH_read();
  DEF_init_state__h5155 = INST_init_state.METH_read();
  DEF_read_transition__h5191 = INST_read_transition.METH_read();
  DEF_read_emission__h5199 = INST_read_emission.METH_read();
  DEF_read_outcome__h5280 = INST_read_outcome.METH_read();
  DEF_data2__h7511 = INST_transition_buffer.METH_read();
  DEF_data2_dup__h8132 = INST_emission_buffer.METH_read();
  DEF_data_dup__h8140 = INST_adder.METH_get_res();
  DEF_x__h13591 = INST_t_ctr.METH_read();
  DEF_x__h12242 = INST_n_reg.METH_read();
  DEF_x__h12664 = (tUInt8)31u & (DEF_x__h12668 + (tUInt8)1u);
  DEF_init_state_EQ_1___d10 = DEF_init_state__h5155 == (tUInt8)1u;
  switch (DEF_init_state__h5155) {
  case (tUInt8)1u:
    DEF_IF_init_state_EQ_0_THEN_1_ELSE_IF_init_state_E_ETC___d38 = (tUInt8)2u;
    break;
  default:
    DEF_IF_init_state_EQ_0_THEN_1_ELSE_IF_init_state_E_ETC___d38 = (tUInt8)1u;
  }
  DEF_init_state_EQ_0___d6 = DEF_init_state__h5155 == (tUInt8)0u;
  DEF_init_state_EQ_0_AND_outcome_ready___d8 = DEF_init_state_EQ_0___d6 && DEF_outcome_ready__h5283;
  DEF_outcome_buffer_1_EQ_0___d12 = DEF_x__h7463 == 0u;
  DEF_t_ctr_4_EQ_0___d15 = DEF_x__h13591 == 0u;
  DEF_init_state_EQ_1_0_AND_outcome_buffer_1_EQ_0_2__ETC___d46 = DEF_init_state_EQ_1___d10 && (DEF_outcome_buffer_1_EQ_0___d12 && !DEF_t_ctr_4_EQ_0___d15);
  DEF_i_ctr_6_EQ_31___d131 = DEF_x__h12668 == (tUInt8)31u;
  DEF_i_ctr_6_EQ_30___d129 = DEF_x__h12668 == (tUInt8)30u;
  DEF_i_ctr_6_EQ_24___d117 = DEF_x__h12668 == (tUInt8)24u;
  DEF_i_ctr_6_EQ_29___d127 = DEF_x__h12668 == (tUInt8)29u;
  DEF_i_ctr_6_EQ_28___d125 = DEF_x__h12668 == (tUInt8)28u;
  DEF_i_ctr_6_EQ_27___d123 = DEF_x__h12668 == (tUInt8)27u;
  DEF_i_ctr_6_EQ_26___d121 = DEF_x__h12668 == (tUInt8)26u;
  DEF_i_ctr_6_EQ_25___d119 = DEF_x__h12668 == (tUInt8)25u;
  DEF_i_ctr_6_EQ_23___d115 = DEF_x__h12668 == (tUInt8)23u;
  DEF_i_ctr_6_EQ_22___d113 = DEF_x__h12668 == (tUInt8)22u;
  DEF_i_ctr_6_EQ_21___d111 = DEF_x__h12668 == (tUInt8)21u;
  DEF_i_ctr_6_EQ_20___d109 = DEF_x__h12668 == (tUInt8)20u;
  DEF_i_ctr_6_EQ_19___d107 = DEF_x__h12668 == (tUInt8)19u;
  DEF_i_ctr_6_EQ_18___d105 = DEF_x__h12668 == (tUInt8)18u;
  DEF_i_ctr_6_EQ_17___d103 = DEF_x__h12668 == (tUInt8)17u;
  DEF_i_ctr_6_EQ_13___d95 = DEF_x__h12668 == (tUInt8)13u;
  DEF_i_ctr_6_EQ_16___d101 = DEF_x__h12668 == (tUInt8)16u;
  DEF_i_ctr_6_EQ_15___d99 = DEF_x__h12668 == (tUInt8)15u;
  DEF_i_ctr_6_EQ_14___d97 = DEF_x__h12668 == (tUInt8)14u;
  DEF_i_ctr_6_EQ_12___d93 = DEF_x__h12668 == (tUInt8)12u;
  DEF_i_ctr_6_EQ_11___d91 = DEF_x__h12668 == (tUInt8)11u;
  DEF_i_ctr_6_EQ_10___d89 = DEF_x__h12668 == (tUInt8)10u;
  DEF_i_ctr_6_EQ_9___d87 = DEF_x__h12668 == (tUInt8)9u;
  DEF_i_ctr_6_EQ_8___d85 = DEF_x__h12668 == (tUInt8)8u;
  DEF_i_ctr_6_EQ_7___d83 = DEF_x__h12668 == (tUInt8)7u;
  DEF_i_ctr_6_EQ_6___d81 = DEF_x__h12668 == (tUInt8)6u;
  DEF_i_ctr_6_EQ_5___d79 = DEF_x__h12668 == (tUInt8)5u;
  DEF_i_ctr_6_EQ_4___d77 = DEF_x__h12668 == (tUInt8)4u;
  DEF_i_ctr_6_EQ_3___d75 = DEF_x__h12668 == (tUInt8)3u;
  DEF_i_ctr_6_EQ_1___d71 = DEF_x__h12668 == (tUInt8)1u;
  DEF_i_ctr_6_EQ_2___d73 = DEF_x__h12668 == (tUInt8)2u;
  DEF_NOT_outcome_buffer_1_EQ_0_2_3_OR_t_ctr_4_EQ_0_5___d16 = !DEF_outcome_buffer_1_EQ_0___d12 || DEF_t_ctr_4_EQ_0___d15;
  DEF_init_state_EQ_1_0_AND_NOT_outcome_buffer_1_EQ__ETC___d21 = DEF_init_state_EQ_1___d10 && (DEF_NOT_outcome_buffer_1_EQ_0_2_3_OR_t_ctr_4_EQ_0_5___d16 && (DEF_transition_ready__h5188 && DEF_emission_ready__h5195));
  DEF_i_ctr_6_EQ_0___d68 = DEF_x__h12668 == (tUInt8)0u;
  DEF_init_state_EQ_2___d22 = DEF_init_state__h5155 == (tUInt8)2u;
  DEF_NOT_adder_state_1_done__3___d143 = !DEF_adder_state_1_done____d23;
  DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d141 = DEF_adder_state_1_done____d23 && !DEF_adder_state_2_done____d24;
  DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d138 = DEF_adder_state_1_done____d23 && (DEF_adder_state_2_done____d24 && !DEF_adder_state_3_done____d25);
  DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d66 = DEF_adder_state_1_done____d23 && (DEF_adder_state_2_done____d24 && DEF_adder_state_3_done____d25);
  DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42 = !DEF_read_outcome__h5280 && !DEF_outcome_ready__h5283;
  DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67 = DEF_init_state_EQ_2___d22 && DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d66;
  DEF_i_ctr_6_EQ_31_31_AND_init_state_EQ_2_2_AND_add_ETC___d132 = DEF_i_ctr_6_EQ_31___d131 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_30_29_AND_init_state_EQ_2_2_AND_add_ETC___d130 = DEF_i_ctr_6_EQ_30___d129 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_29_27_AND_init_state_EQ_2_2_AND_add_ETC___d128 = DEF_i_ctr_6_EQ_29___d127 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_28_25_AND_init_state_EQ_2_2_AND_add_ETC___d126 = DEF_i_ctr_6_EQ_28___d125 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_27_23_AND_init_state_EQ_2_2_AND_add_ETC___d124 = DEF_i_ctr_6_EQ_27___d123 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_24_17_AND_init_state_EQ_2_2_AND_add_ETC___d118 = DEF_i_ctr_6_EQ_24___d117 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_26_21_AND_init_state_EQ_2_2_AND_add_ETC___d122 = DEF_i_ctr_6_EQ_26___d121 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_25_19_AND_init_state_EQ_2_2_AND_add_ETC___d120 = DEF_i_ctr_6_EQ_25___d119 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_23_15_AND_init_state_EQ_2_2_AND_add_ETC___d116 = DEF_i_ctr_6_EQ_23___d115 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_22_13_AND_init_state_EQ_2_2_AND_add_ETC___d114 = DEF_i_ctr_6_EQ_22___d113 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_21_11_AND_init_state_EQ_2_2_AND_add_ETC___d112 = DEF_i_ctr_6_EQ_21___d111 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_20_09_AND_init_state_EQ_2_2_AND_add_ETC___d110 = DEF_i_ctr_6_EQ_20___d109 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_19_07_AND_init_state_EQ_2_2_AND_add_ETC___d108 = DEF_i_ctr_6_EQ_19___d107 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_18_05_AND_init_state_EQ_2_2_AND_add_ETC___d106 = DEF_i_ctr_6_EQ_18___d105 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_17_03_AND_init_state_EQ_2_2_AND_add_ETC___d104 = DEF_i_ctr_6_EQ_17___d103 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_16_01_AND_init_state_EQ_2_2_AND_add_ETC___d102 = DEF_i_ctr_6_EQ_16___d101 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_14_7_AND_init_state_EQ_2_2_AND_adde_ETC___d98 = DEF_i_ctr_6_EQ_14___d97 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_15_9_AND_init_state_EQ_2_2_AND_adde_ETC___d100 = DEF_i_ctr_6_EQ_15___d99 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_13_5_AND_init_state_EQ_2_2_AND_adde_ETC___d96 = DEF_i_ctr_6_EQ_13___d95 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_12_3_AND_init_state_EQ_2_2_AND_adde_ETC___d94 = DEF_i_ctr_6_EQ_12___d93 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_11_1_AND_init_state_EQ_2_2_AND_adde_ETC___d92 = DEF_i_ctr_6_EQ_11___d91 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_10_9_AND_init_state_EQ_2_2_AND_adde_ETC___d90 = DEF_i_ctr_6_EQ_10___d89 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_9_7_AND_init_state_EQ_2_2_AND_adder_ETC___d88 = DEF_i_ctr_6_EQ_9___d87 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_8_5_AND_init_state_EQ_2_2_AND_adder_ETC___d86 = DEF_i_ctr_6_EQ_8___d85 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_7_3_AND_init_state_EQ_2_2_AND_adder_ETC___d84 = DEF_i_ctr_6_EQ_7___d83 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_6_1_AND_init_state_EQ_2_2_AND_adder_ETC___d82 = DEF_i_ctr_6_EQ_6___d81 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_3_5_AND_init_state_EQ_2_2_AND_adder_ETC___d76 = DEF_i_ctr_6_EQ_3___d75 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_5_9_AND_init_state_EQ_2_2_AND_adder_ETC___d80 = DEF_i_ctr_6_EQ_5___d79 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_4_7_AND_init_state_EQ_2_2_AND_adder_ETC___d78 = DEF_i_ctr_6_EQ_4___d77 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_2_3_AND_init_state_EQ_2_2_AND_adder_ETC___d74 = DEF_i_ctr_6_EQ_2___d73 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_1_1_AND_init_state_EQ_2_2_AND_adder_ETC___d72 = DEF_i_ctr_6_EQ_1___d71 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_i_ctr_6_EQ_0_8_AND_init_state_EQ_2_2_AND_adder_ETC___d69 = DEF_i_ctr_6_EQ_0___d68 && DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67;
  DEF_NOT_read_emission_0___d61 = !DEF_read_emission__h5199;
  DEF_NOT_emission_ready_8___d58 = !DEF_emission_ready__h5195;
  DEF_NOT_read_transition_5___d56 = !DEF_read_transition__h5191;
  DEF_NOT_transition_ready_7___d54 = !DEF_transition_ready__h5188;
  DEF_NOT_init_state_EQ_0___d9 = !DEF_init_state_EQ_0___d6;
  DEF_init_state_EQ_2_2_AND_NOT_adder_state_1_done___ETC___d144 = DEF_init_state_EQ_2___d22 && DEF_NOT_adder_state_1_done__3___d143;
  DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d142 = DEF_init_state_EQ_2___d22 && DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d141;
  DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d139 = DEF_init_state_EQ_2___d22 && DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d138;
  DEF_init_state_EQ_1_0_AND_NOT_outcome_buffer_1_EQ__ETC___d64 = DEF_init_state_EQ_1___d10 && (DEF_NOT_outcome_buffer_1_EQ_0_2_3_OR_t_ctr_4_EQ_0_5___d16 && (((DEF_NOT_transition_ready_7___d54 && DEF_NOT_read_transition_5___d56) && DEF_NOT_emission_ready_8___d58) && DEF_NOT_read_emission_0___d61));
  DEF_init_state_EQ_0_AND_NOT_read_outcome_9_0_AND_N_ETC___d43 = DEF_init_state_EQ_0___d6 && DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42;
  DEF_y__h12241 = (tUInt8)31u & (DEF_x__h12242 - (tUInt8)1u);
  DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29 = DEF_x__h12668 < DEF_y__h12241;
  DEF_init_state_EQ_0_AND_outcome_ready_OR_NOT_init__ETC___d36 = DEF_init_state_EQ_0_AND_outcome_ready___d8 || (DEF_NOT_init_state_EQ_0___d9 && (DEF_init_state_EQ_1_0_AND_NOT_outcome_buffer_1_EQ__ETC___d21 || (DEF_init_state_EQ_2___d22 && (DEF_adder_state_1_done____d23 && (DEF_adder_state_2_done____d24 && (DEF_adder_state_3_done____d25 && DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29))))));
  DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d134 = DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29 ? DEF_x__h12664 : (tUInt8)0u;
  DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d47 = !DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29;
  DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d51 = DEF_init_state_EQ_2___d22 && (DEF_adder_state_1_done____d23 && (DEF_adder_state_2_done____d24 && (DEF_adder_state_3_done____d25 && DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d47)));
  DEF_NOT_init_state_EQ_0_AND_init_state_EQ_1_0_AND__ETC___d53 = DEF_NOT_init_state_EQ_0___d9 && (DEF_init_state_EQ_1_0_AND_outcome_buffer_1_EQ_0_2__ETC___d46 || DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d51);
  DEF_x__h12931 = 1023u & (DEF_x__h13591 + 1u);
  if (DEF_init_state_EQ_0_AND_NOT_read_outcome_9_0_AND_N_ETC___d43)
    INST_read_outcome.METH_write((tUInt8)1u);
  if (DEF_init_state_EQ_0_AND_outcome_ready_OR_NOT_init__ETC___d36)
    INST_init_state.METH_write(DEF_IF_init_state_EQ_0_THEN_1_ELSE_IF_init_state_E_ETC___d38);
  if (DEF_init_state_EQ_0_AND_NOT_read_outcome_9_0_AND_N_ETC___d43)
    INST_outcome_idx.METH_write(DEF_x__h13591);
  if (DEF_init_state_EQ_0_AND_outcome_ready___d8)
    INST_outcome_ready.METH_write((tUInt8)0u);
  if (DEF_NOT_init_state_EQ_0_AND_init_state_EQ_1_0_AND__ETC___d53)
    INST_init_done_flag.METH_write((tUInt8)1u);
  if (DEF_NOT_init_state_EQ_0_AND_init_state_EQ_1_0_AND__ETC___d53)
    INST_loop_done_flag.METH_write(DEF_init_state_EQ_1___d10);
  if (DEF_init_state_EQ_1_0_AND_outcome_buffer_1_EQ_0_2__ETC___d46)
    INST_print_state.METH_write((tUInt8)3u);
  if (DEF_init_state_EQ_1_0_AND_NOT_outcome_buffer_1_EQ__ETC___d64)
    INST_read_transition.METH_write((tUInt8)1u);
  if (DEF_init_state_EQ_1_0_AND_NOT_outcome_buffer_1_EQ__ETC___d64)
    INST_read_emission.METH_write((tUInt8)1u);
  if (DEF_init_state_EQ_1_0_AND_NOT_outcome_buffer_1_EQ__ETC___d21)
    INST_transition_ready.METH_write((tUInt8)0u);
  if (DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67)
    INST_adder.METH_clear_adder();
  if (DEF_init_state_EQ_1_0_AND_NOT_outcome_buffer_1_EQ__ETC___d21)
    INST_emission_ready.METH_write((tUInt8)0u);
  if (DEF_i_ctr_6_EQ_0_8_AND_init_state_EQ_2_2_AND_adder_ETC___d69)
    INST_prev_0.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_2_3_AND_init_state_EQ_2_2_AND_adder_ETC___d74)
    INST_prev_2.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_1_1_AND_init_state_EQ_2_2_AND_adder_ETC___d72)
    INST_prev_1.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_3_5_AND_init_state_EQ_2_2_AND_adder_ETC___d76)
    INST_prev_3.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_4_7_AND_init_state_EQ_2_2_AND_adder_ETC___d78)
    INST_prev_4.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_5_9_AND_init_state_EQ_2_2_AND_adder_ETC___d80)
    INST_prev_5.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_6_1_AND_init_state_EQ_2_2_AND_adder_ETC___d82)
    INST_prev_6.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_7_3_AND_init_state_EQ_2_2_AND_adder_ETC___d84)
    INST_prev_7.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_8_5_AND_init_state_EQ_2_2_AND_adder_ETC___d86)
    INST_prev_8.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_10_9_AND_init_state_EQ_2_2_AND_adde_ETC___d90)
    INST_prev_10.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_9_7_AND_init_state_EQ_2_2_AND_adder_ETC___d88)
    INST_prev_9.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_11_1_AND_init_state_EQ_2_2_AND_adde_ETC___d92)
    INST_prev_11.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_12_3_AND_init_state_EQ_2_2_AND_adde_ETC___d94)
    INST_prev_12.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_13_5_AND_init_state_EQ_2_2_AND_adde_ETC___d96)
    INST_prev_13.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_14_7_AND_init_state_EQ_2_2_AND_adde_ETC___d98)
    INST_prev_14.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_15_9_AND_init_state_EQ_2_2_AND_adde_ETC___d100)
    INST_prev_15.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_16_01_AND_init_state_EQ_2_2_AND_add_ETC___d102)
    INST_prev_16.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_17_03_AND_init_state_EQ_2_2_AND_add_ETC___d104)
    INST_prev_17.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_18_05_AND_init_state_EQ_2_2_AND_add_ETC___d106)
    INST_prev_18.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_19_07_AND_init_state_EQ_2_2_AND_add_ETC___d108)
    INST_prev_19.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_20_09_AND_init_state_EQ_2_2_AND_add_ETC___d110)
    INST_prev_20.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_21_11_AND_init_state_EQ_2_2_AND_add_ETC___d112)
    INST_prev_21.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_22_13_AND_init_state_EQ_2_2_AND_add_ETC___d114)
    INST_prev_22.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_23_15_AND_init_state_EQ_2_2_AND_add_ETC___d116)
    INST_prev_23.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_24_17_AND_init_state_EQ_2_2_AND_add_ETC___d118)
    INST_prev_24.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_25_19_AND_init_state_EQ_2_2_AND_add_ETC___d120)
    INST_prev_25.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_26_21_AND_init_state_EQ_2_2_AND_add_ETC___d122)
    INST_prev_26.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_27_23_AND_init_state_EQ_2_2_AND_add_ETC___d124)
    INST_prev_27.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_28_25_AND_init_state_EQ_2_2_AND_add_ETC___d126)
    INST_prev_28.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_30_29_AND_init_state_EQ_2_2_AND_add_ETC___d130)
    INST_prev_30.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_29_27_AND_init_state_EQ_2_2_AND_add_ETC___d128)
    INST_prev_29.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_31_31_AND_init_state_EQ_2_2_AND_add_ETC___d132)
    INST_prev_31.METH_write(DEF_data_dup__h8140);
  if (DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d67)
    INST_i_ctr.METH_write(DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d134);
  if (DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d51)
    INST_t_ctr.METH_write(DEF_x__h12931);
  if (DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d51)
    INST_machine_state.METH_write((tUInt8)0u);
  if (DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d139)
    INST_adder.METH_normalise();
  if (DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d142)
    INST_adder.METH_add_mantissa();
  if (DEF_init_state_EQ_2_2_AND_NOT_adder_state_1_done___ETC___d144)
    INST_adder.METH_match_exponents(DEF_data2__h7511, DEF_data2_dup__h8132);
}

void MOD_mkViterbi::RL_loop_rule()
{
  tUInt8 DEF_i_ctr_6_EQ_0_8_AND_machine_state_50_EQ_5_65_AN_ETC___d281;
  tUInt8 DEF_i_ctr_6_EQ_1_1_AND_machine_state_50_EQ_5_65_AN_ETC___d282;
  tUInt8 DEF_i_ctr_6_EQ_2_3_AND_machine_state_50_EQ_5_65_AN_ETC___d283;
  tUInt8 DEF_i_ctr_6_EQ_3_5_AND_machine_state_50_EQ_5_65_AN_ETC___d284;
  tUInt8 DEF_i_ctr_6_EQ_4_7_AND_machine_state_50_EQ_5_65_AN_ETC___d285;
  tUInt8 DEF_i_ctr_6_EQ_5_9_AND_machine_state_50_EQ_5_65_AN_ETC___d286;
  tUInt8 DEF_i_ctr_6_EQ_6_1_AND_machine_state_50_EQ_5_65_AN_ETC___d287;
  tUInt8 DEF_i_ctr_6_EQ_7_3_AND_machine_state_50_EQ_5_65_AN_ETC___d288;
  tUInt8 DEF_i_ctr_6_EQ_8_5_AND_machine_state_50_EQ_5_65_AN_ETC___d289;
  tUInt8 DEF_i_ctr_6_EQ_9_7_AND_machine_state_50_EQ_5_65_AN_ETC___d290;
  tUInt8 DEF_i_ctr_6_EQ_10_9_AND_machine_state_50_EQ_5_65_A_ETC___d291;
  tUInt8 DEF_i_ctr_6_EQ_11_1_AND_machine_state_50_EQ_5_65_A_ETC___d292;
  tUInt8 DEF_i_ctr_6_EQ_12_3_AND_machine_state_50_EQ_5_65_A_ETC___d293;
  tUInt8 DEF_i_ctr_6_EQ_13_5_AND_machine_state_50_EQ_5_65_A_ETC___d294;
  tUInt8 DEF_i_ctr_6_EQ_14_7_AND_machine_state_50_EQ_5_65_A_ETC___d295;
  tUInt8 DEF_i_ctr_6_EQ_15_9_AND_machine_state_50_EQ_5_65_A_ETC___d296;
  tUInt8 DEF_i_ctr_6_EQ_16_01_AND_machine_state_50_EQ_5_65__ETC___d297;
  tUInt8 DEF_i_ctr_6_EQ_17_03_AND_machine_state_50_EQ_5_65__ETC___d298;
  tUInt8 DEF_i_ctr_6_EQ_18_05_AND_machine_state_50_EQ_5_65__ETC___d299;
  tUInt8 DEF_i_ctr_6_EQ_19_07_AND_machine_state_50_EQ_5_65__ETC___d300;
  tUInt8 DEF_i_ctr_6_EQ_20_09_AND_machine_state_50_EQ_5_65__ETC___d301;
  tUInt8 DEF_i_ctr_6_EQ_21_11_AND_machine_state_50_EQ_5_65__ETC___d302;
  tUInt8 DEF_i_ctr_6_EQ_22_13_AND_machine_state_50_EQ_5_65__ETC___d303;
  tUInt8 DEF_i_ctr_6_EQ_23_15_AND_machine_state_50_EQ_5_65__ETC___d304;
  tUInt8 DEF_i_ctr_6_EQ_24_17_AND_machine_state_50_EQ_5_65__ETC___d305;
  tUInt8 DEF_i_ctr_6_EQ_25_19_AND_machine_state_50_EQ_5_65__ETC___d306;
  tUInt8 DEF_i_ctr_6_EQ_26_21_AND_machine_state_50_EQ_5_65__ETC___d307;
  tUInt8 DEF_i_ctr_6_EQ_27_23_AND_machine_state_50_EQ_5_65__ETC___d308;
  tUInt8 DEF_i_ctr_6_EQ_28_25_AND_machine_state_50_EQ_5_65__ETC___d309;
  tUInt8 DEF_i_ctr_6_EQ_29_27_AND_machine_state_50_EQ_5_65__ETC___d310;
  tUInt8 DEF_i_ctr_6_EQ_30_29_AND_machine_state_50_EQ_5_65__ETC___d311;
  tUInt8 DEF_i_ctr_6_EQ_31_31_AND_machine_state_50_EQ_5_65__ETC___d312;
  tUInt8 DEF_machine_state_50_EQ_0_51_AND_NOT_read_outcome__ETC___d187;
  tUInt8 DEF_machine_state_50_EQ_1_54_AND_outcome_buffer_1__ETC___d188;
  tUInt8 DEF_machine_state_50_EQ_1_54_AND_NOT_outcome_buffe_ETC___d192;
  tUInt8 DEF_machine_state_50_EQ_1_54_AND_NOT_outcome_buffe_ETC___d194;
  tUInt8 DEF_machine_state_50_EQ_2_59_AND_NOT_read_transiti_ETC___d196;
  tUInt8 DEF_NOT_machine_state_50_EQ_3_62___d164;
  tUInt8 DEF_NOT_machine_state_50_EQ_2_59___d161;
  tUInt8 DEF_NOT_machine_state_50_EQ_1_54___d158;
  tUInt8 DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d201;
  tUInt8 DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d213;
  tUInt8 DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d218;
  tUInt8 DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d227;
  tUInt8 DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d233;
  tUInt8 DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d237;
  tUInt8 DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d241;
  tUInt8 DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d280;
  tUInt8 DEF_NOT_machine_state_50_EQ_0_51___d153;
  tUInt8 DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d320;
  tUInt8 DEF_NOT_outcome_buffer_1_EQ_0xFFFFFFFF_55___d189;
  tUInt8 DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322;
  tUInt8 DEF_NOT_machine_state_50_EQ_3_62_64_AND_machine_st_ETC___d169;
  tUInt8 DEF_machine_state_50_EQ_3_62_AND_adder_state_1_don_ETC___d209;
  tUInt8 DEF_machine_state_50_EQ_7___d314;
  tUInt8 DEF_machine_state_50_EQ_0___d151;
  tUInt8 DEF_IF_machine_state_50_EQ_0_51_THEN_1_ELSE_IF_mac_ETC___d186;
  tUInt8 DEF_outcome_buffer_1_EQ_0xFFFFFFFF___d155;
  tUInt8 DEF_machine_state_50_EQ_1___d154;
  tUInt8 DEF_machine_state_50_EQ_2___d159;
  tUInt8 DEF_machine_state_50_EQ_5___d165;
  tUInt8 DEF_IF_machine_state_50_EQ_3_62_THEN_j_ctr_78_ELSE_0___d219;
  tUInt8 DEF_x__h8093;
  tUInt8 DEF_IF_machine_state_50_EQ_3_62_THEN_j_ctr_78_PLUS_ETC___d229;
  tUInt8 DEF_machine_state_50_EQ_6___d167;
  tUInt8 DEF_IF_machine_state_50_EQ_6_67_THEN_IF_i_ctr_6_UL_ETC___d321;
  tUInt32 DEF_IF_machine_state_50_EQ_3_62_THEN_adder_get_res_ETC___d214;
  tUInt32 DEF_IF_machine_state_50_EQ_3_62_THEN_SEL_ARR_prev__ETC___d276;
  tUInt8 DEF_machine_state_50_EQ_3___d162;
  tUInt32 DEF_IF_machine_state_50_EQ_3_62_THEN_transition_bu_ETC___d277;
  tUInt32 DEF_data1__h7510;
  tUInt32 DEF_data1_dup__h8131;
  tUInt32 DEF__read__h1494;
  tUInt32 DEF__read__h1525;
  tUInt32 DEF__read__h1556;
  tUInt32 DEF__read__h1587;
  tUInt32 DEF__read__h1618;
  tUInt32 DEF__read__h1649;
  tUInt32 DEF__read__h1680;
  tUInt32 DEF__read__h1711;
  tUInt32 DEF__read__h1742;
  tUInt32 DEF__read__h1773;
  tUInt32 DEF__read__h1804;
  tUInt32 DEF__read__h1835;
  tUInt32 DEF__read__h1866;
  tUInt32 DEF__read__h1897;
  tUInt32 DEF__read__h1928;
  tUInt32 DEF__read__h1959;
  tUInt32 DEF__read__h1990;
  tUInt32 DEF__read__h2021;
  tUInt32 DEF__read__h2052;
  tUInt32 DEF__read__h2083;
  tUInt32 DEF__read__h2114;
  tUInt32 DEF__read__h2145;
  tUInt32 DEF__read__h2176;
  tUInt32 DEF__read__h2207;
  tUInt32 DEF__read__h2238;
  tUInt32 DEF__read__h2269;
  tUInt32 DEF__read__h2300;
  tUInt32 DEF__read__h2331;
  tUInt32 DEF__read__h2362;
  tUInt32 DEF__read__h2393;
  tUInt32 DEF__read__h2424;
  tUInt32 DEF__read__h2455;
  tUInt8 DEF_machine_state_50_EQ_0_51_AND_outcome_ready___d152;
  tUInt8 DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  tUInt8 DEF_machine_state_50_EQ_2_59_AND_transition_ready_7___d160;
  tUInt8 DEF_j_ctr_78_ULT_n_reg_7_MINUS_1_8___d179;
  tUInt8 DEF_machine_state_50_EQ_3_62_OR_machine_state_50_E_ETC___d197;
  tUInt8 DEF_machine_state_50_EQ_0_51_AND_outcome_ready_52__ETC___d176;
  tUInt8 DEF_machine_state__h7440;
  DEF_machine_state__h7440 = INST_machine_state.METH_read();
  DEF_adder_state_1_done____d23 = INST_adder.METH_state_1_done();
  DEF_adder_state_3_done____d25 = INST_adder.METH_state_3_done();
  DEF_adder_state_2_done____d24 = INST_adder.METH_state_2_done();
  DEF_transition_ready__h5188 = INST_transition_ready.METH_read();
  DEF_emission_ready__h5195 = INST_emission_ready.METH_read();
  DEF_x__h7463 = INST_outcome_buffer.METH_read();
  DEF_outcome_ready__h5283 = INST_outcome_ready.METH_read();
  DEF_x__h12668 = INST_i_ctr.METH_read();
  DEF_read_emission__h5199 = INST_read_emission.METH_read();
  DEF_read_transition__h5191 = INST_read_transition.METH_read();
  DEF_read_outcome__h5280 = INST_read_outcome.METH_read();
  DEF_x__h12051 = INST_curr_31.METH_read();
  DEF_x__h11983 = INST_curr_30.METH_read();
  DEF_x__h11915 = INST_curr_29.METH_read();
  DEF_x__h11847 = INST_curr_28.METH_read();
  DEF_x__h11779 = INST_curr_27.METH_read();
  DEF_x__h11439 = INST_curr_22.METH_read();
  DEF_x__h11711 = INST_curr_26.METH_read();
  DEF_x__h11643 = INST_curr_25.METH_read();
  DEF_x__h11575 = INST_curr_24.METH_read();
  DEF_x__h11507 = INST_curr_23.METH_read();
  DEF_x__h11371 = INST_curr_21.METH_read();
  DEF_x__h11303 = INST_curr_20.METH_read();
  DEF_x__h11235 = INST_curr_19.METH_read();
  DEF_x__h11167 = INST_curr_18.METH_read();
  DEF_x__h11099 = INST_curr_17.METH_read();
  DEF_x__h11031 = INST_curr_16.METH_read();
  DEF_x__h10963 = INST_curr_15.METH_read();
  DEF_x__h10895 = INST_curr_14.METH_read();
  DEF_x__h10827 = INST_curr_13.METH_read();
  DEF_x__h10759 = INST_curr_12.METH_read();
  DEF_x__h10691 = INST_curr_11.METH_read();
  DEF_x__h10623 = INST_curr_10.METH_read();
  DEF_x__h10555 = INST_curr_9.METH_read();
  DEF_x__h10487 = INST_curr_8.METH_read();
  DEF_x__h10419 = INST_curr_7.METH_read();
  DEF_x__h10351 = INST_curr_6.METH_read();
  DEF_x__h10283 = INST_curr_5.METH_read();
  DEF_x__h10215 = INST_curr_4.METH_read();
  DEF_x__h10147 = INST_curr_3.METH_read();
  DEF_x__h10079 = INST_curr_2.METH_read();
  DEF_x__h10011 = INST_curr_1.METH_read();
  DEF_x__h9943 = INST_curr_0.METH_read();
  DEF__read__h2455 = INST_prev_31.METH_read();
  DEF__read__h2424 = INST_prev_30.METH_read();
  DEF__read__h2393 = INST_prev_29.METH_read();
  DEF__read__h2362 = INST_prev_28.METH_read();
  DEF__read__h2331 = INST_prev_27.METH_read();
  DEF__read__h2300 = INST_prev_26.METH_read();
  DEF__read__h2269 = INST_prev_25.METH_read();
  DEF__read__h2238 = INST_prev_24.METH_read();
  DEF__read__h2207 = INST_prev_23.METH_read();
  DEF__read__h2052 = INST_prev_18.METH_read();
  DEF__read__h2176 = INST_prev_22.METH_read();
  DEF__read__h2145 = INST_prev_21.METH_read();
  DEF__read__h2114 = INST_prev_20.METH_read();
  DEF__read__h2083 = INST_prev_19.METH_read();
  DEF__read__h2021 = INST_prev_17.METH_read();
  DEF__read__h1990 = INST_prev_16.METH_read();
  DEF__read__h1959 = INST_prev_15.METH_read();
  DEF__read__h1928 = INST_prev_14.METH_read();
  DEF__read__h1897 = INST_prev_13.METH_read();
  DEF__read__h1866 = INST_prev_12.METH_read();
  DEF__read__h1835 = INST_prev_11.METH_read();
  DEF__read__h1804 = INST_prev_10.METH_read();
  DEF__read__h1773 = INST_prev_9.METH_read();
  DEF__read__h1742 = INST_prev_8.METH_read();
  DEF__read__h1711 = INST_prev_7.METH_read();
  DEF__read__h1680 = INST_prev_6.METH_read();
  DEF__read__h1649 = INST_prev_5.METH_read();
  DEF__read__h1618 = INST_prev_4.METH_read();
  DEF__read__h1587 = INST_prev_3.METH_read();
  DEF__read__h1556 = INST_prev_2.METH_read();
  DEF__read__h1525 = INST_prev_1.METH_read();
  DEF__read__h1494 = INST_prev_0.METH_read();
  DEF_data2_dup__h8132 = INST_emission_buffer.METH_read();
  DEF_data2__h7511 = INST_transition_buffer.METH_read();
  DEF_data1_dup__h8131 = INST_max_reg.METH_read();
  DEF_data_dup__h8140 = INST_adder.METH_get_res();
  DEF_x__h13591 = INST_t_ctr.METH_read();
  DEF_x__h12242 = INST_n_reg.METH_read();
  DEF_x__h8112 = INST_j_ctr.METH_read();
  switch (DEF_x__h8112) {
  case (tUInt8)0u:
    DEF_data1__h7510 = DEF__read__h1494;
    break;
  case (tUInt8)1u:
    DEF_data1__h7510 = DEF__read__h1525;
    break;
  case (tUInt8)2u:
    DEF_data1__h7510 = DEF__read__h1556;
    break;
  case (tUInt8)3u:
    DEF_data1__h7510 = DEF__read__h1587;
    break;
  case (tUInt8)4u:
    DEF_data1__h7510 = DEF__read__h1618;
    break;
  case (tUInt8)5u:
    DEF_data1__h7510 = DEF__read__h1649;
    break;
  case (tUInt8)6u:
    DEF_data1__h7510 = DEF__read__h1680;
    break;
  case (tUInt8)7u:
    DEF_data1__h7510 = DEF__read__h1711;
    break;
  case (tUInt8)8u:
    DEF_data1__h7510 = DEF__read__h1742;
    break;
  case (tUInt8)9u:
    DEF_data1__h7510 = DEF__read__h1773;
    break;
  case (tUInt8)10u:
    DEF_data1__h7510 = DEF__read__h1804;
    break;
  case (tUInt8)11u:
    DEF_data1__h7510 = DEF__read__h1835;
    break;
  case (tUInt8)12u:
    DEF_data1__h7510 = DEF__read__h1866;
    break;
  case (tUInt8)13u:
    DEF_data1__h7510 = DEF__read__h1897;
    break;
  case (tUInt8)14u:
    DEF_data1__h7510 = DEF__read__h1928;
    break;
  case (tUInt8)15u:
    DEF_data1__h7510 = DEF__read__h1959;
    break;
  case (tUInt8)16u:
    DEF_data1__h7510 = DEF__read__h1990;
    break;
  case (tUInt8)17u:
    DEF_data1__h7510 = DEF__read__h2021;
    break;
  case (tUInt8)18u:
    DEF_data1__h7510 = DEF__read__h2052;
    break;
  case (tUInt8)19u:
    DEF_data1__h7510 = DEF__read__h2083;
    break;
  case (tUInt8)20u:
    DEF_data1__h7510 = DEF__read__h2114;
    break;
  case (tUInt8)21u:
    DEF_data1__h7510 = DEF__read__h2145;
    break;
  case (tUInt8)22u:
    DEF_data1__h7510 = DEF__read__h2176;
    break;
  case (tUInt8)23u:
    DEF_data1__h7510 = DEF__read__h2207;
    break;
  case (tUInt8)24u:
    DEF_data1__h7510 = DEF__read__h2238;
    break;
  case (tUInt8)25u:
    DEF_data1__h7510 = DEF__read__h2269;
    break;
  case (tUInt8)26u:
    DEF_data1__h7510 = DEF__read__h2300;
    break;
  case (tUInt8)27u:
    DEF_data1__h7510 = DEF__read__h2331;
    break;
  case (tUInt8)28u:
    DEF_data1__h7510 = DEF__read__h2362;
    break;
  case (tUInt8)29u:
    DEF_data1__h7510 = DEF__read__h2393;
    break;
  case (tUInt8)30u:
    DEF_data1__h7510 = DEF__read__h2424;
    break;
  case (tUInt8)31u:
    DEF_data1__h7510 = DEF__read__h2455;
    break;
  default:
    DEF_data1__h7510 = 2863311530u;
  }
  DEF_machine_state_50_EQ_3___d162 = DEF_machine_state__h7440 == (tUInt8)3u;
  DEF_IF_machine_state_50_EQ_3_62_THEN_transition_bu_ETC___d277 = DEF_machine_state_50_EQ_3___d162 ? DEF_data2__h7511 : DEF_data2_dup__h8132;
  DEF_IF_machine_state_50_EQ_3_62_THEN_SEL_ARR_prev__ETC___d276 = DEF_machine_state_50_EQ_3___d162 ? DEF_data1__h7510 : DEF_data1_dup__h8131;
  DEF_x__h12664 = (tUInt8)31u & (DEF_x__h12668 + (tUInt8)1u);
  DEF_IF_machine_state_50_EQ_3_62_THEN_adder_get_res_ETC___d214 = DEF_machine_state_50_EQ_3___d162 ? DEF_data_dup__h8140 : 4294967295u;
  DEF_machine_state_50_EQ_6___d167 = DEF_machine_state__h7440 == (tUInt8)6u;
  DEF_x__h8093 = (tUInt8)31u & (DEF_x__h8112 + (tUInt8)1u);
  DEF_IF_machine_state_50_EQ_3_62_THEN_j_ctr_78_PLUS_ETC___d229 = DEF_machine_state_50_EQ_3___d162 ? DEF_x__h8093 : (tUInt8)0u;
  DEF_IF_machine_state_50_EQ_3_62_THEN_j_ctr_78_ELSE_0___d219 = DEF_machine_state_50_EQ_3___d162 ? DEF_x__h8112 : (tUInt8)0u;
  DEF_machine_state_50_EQ_2___d159 = DEF_machine_state__h7440 == (tUInt8)2u;
  DEF_machine_state_50_EQ_2_59_AND_transition_ready_7___d160 = DEF_machine_state_50_EQ_2___d159 && DEF_transition_ready__h5188;
  DEF_machine_state_50_EQ_5___d165 = DEF_machine_state__h7440 == (tUInt8)5u;
  DEF_machine_state_50_EQ_3_62_OR_machine_state_50_E_ETC___d197 = DEF_machine_state_50_EQ_3___d162 || DEF_machine_state_50_EQ_5___d165;
  DEF_machine_state_50_EQ_1___d154 = DEF_machine_state__h7440 == (tUInt8)1u;
  DEF_outcome_buffer_1_EQ_0xFFFFFFFF___d155 = DEF_x__h7463 == 4294967295u;
  DEF_machine_state_50_EQ_0___d151 = DEF_machine_state__h7440 == (tUInt8)0u;
  DEF_machine_state_50_EQ_0_51_AND_outcome_ready___d152 = DEF_machine_state_50_EQ_0___d151 && DEF_outcome_ready__h5283;
  DEF_i_ctr_6_EQ_31___d131 = DEF_x__h12668 == (tUInt8)31u;
  DEF_i_ctr_6_EQ_30___d129 = DEF_x__h12668 == (tUInt8)30u;
  DEF_i_ctr_6_EQ_29___d127 = DEF_x__h12668 == (tUInt8)29u;
  DEF_i_ctr_6_EQ_28___d125 = DEF_x__h12668 == (tUInt8)28u;
  DEF_i_ctr_6_EQ_27___d123 = DEF_x__h12668 == (tUInt8)27u;
  DEF_i_ctr_6_EQ_26___d121 = DEF_x__h12668 == (tUInt8)26u;
  DEF_i_ctr_6_EQ_25___d119 = DEF_x__h12668 == (tUInt8)25u;
  DEF_i_ctr_6_EQ_24___d117 = DEF_x__h12668 == (tUInt8)24u;
  DEF_i_ctr_6_EQ_23___d115 = DEF_x__h12668 == (tUInt8)23u;
  DEF_i_ctr_6_EQ_22___d113 = DEF_x__h12668 == (tUInt8)22u;
  DEF_i_ctr_6_EQ_21___d111 = DEF_x__h12668 == (tUInt8)21u;
  DEF_i_ctr_6_EQ_20___d109 = DEF_x__h12668 == (tUInt8)20u;
  DEF_i_ctr_6_EQ_19___d107 = DEF_x__h12668 == (tUInt8)19u;
  DEF_i_ctr_6_EQ_18___d105 = DEF_x__h12668 == (tUInt8)18u;
  DEF_i_ctr_6_EQ_17___d103 = DEF_x__h12668 == (tUInt8)17u;
  DEF_i_ctr_6_EQ_16___d101 = DEF_x__h12668 == (tUInt8)16u;
  DEF_i_ctr_6_EQ_15___d99 = DEF_x__h12668 == (tUInt8)15u;
  DEF_i_ctr_6_EQ_14___d97 = DEF_x__h12668 == (tUInt8)14u;
  DEF_i_ctr_6_EQ_13___d95 = DEF_x__h12668 == (tUInt8)13u;
  DEF_i_ctr_6_EQ_12___d93 = DEF_x__h12668 == (tUInt8)12u;
  DEF_i_ctr_6_EQ_11___d91 = DEF_x__h12668 == (tUInt8)11u;
  DEF_i_ctr_6_EQ_10___d89 = DEF_x__h12668 == (tUInt8)10u;
  DEF_i_ctr_6_EQ_9___d87 = DEF_x__h12668 == (tUInt8)9u;
  DEF_i_ctr_6_EQ_8___d85 = DEF_x__h12668 == (tUInt8)8u;
  DEF_i_ctr_6_EQ_7___d83 = DEF_x__h12668 == (tUInt8)7u;
  DEF_i_ctr_6_EQ_2___d73 = DEF_x__h12668 == (tUInt8)2u;
  DEF_i_ctr_6_EQ_6___d81 = DEF_x__h12668 == (tUInt8)6u;
  DEF_i_ctr_6_EQ_5___d79 = DEF_x__h12668 == (tUInt8)5u;
  DEF_i_ctr_6_EQ_4___d77 = DEF_x__h12668 == (tUInt8)4u;
  DEF_i_ctr_6_EQ_3___d75 = DEF_x__h12668 == (tUInt8)3u;
  DEF_i_ctr_6_EQ_1___d71 = DEF_x__h12668 == (tUInt8)1u;
  DEF_i_ctr_6_EQ_0___d68 = DEF_x__h12668 == (tUInt8)0u;
  DEF_machine_state_50_EQ_7___d314 = DEF_machine_state__h7440 == (tUInt8)7u;
  DEF_machine_state_50_EQ_3_62_AND_adder_state_1_don_ETC___d209 = DEF_machine_state_50_EQ_3___d162 && (DEF_adder_state_1_done____d23 && (DEF_adder_state_2_done____d24 && (DEF_adder_state_3_done____d25 && (DEF_data_dup__h8140 < DEF_data1_dup__h8131 && DEF_x__h8112 < DEF_x__h12242))));
  DEF_NOT_adder_state_1_done__3___d143 = !DEF_adder_state_1_done____d23;
  DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d141 = DEF_adder_state_1_done____d23 && !DEF_adder_state_2_done____d24;
  DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d138 = DEF_adder_state_1_done____d23 && (DEF_adder_state_2_done____d24 && !DEF_adder_state_3_done____d25);
  DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d66 = DEF_adder_state_1_done____d23 && (DEF_adder_state_2_done____d24 && DEF_adder_state_3_done____d25);
  DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166 = DEF_machine_state_50_EQ_5___d165 && DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d66;
  DEF_NOT_outcome_buffer_1_EQ_0xFFFFFFFF_55___d189 = !DEF_outcome_buffer_1_EQ_0xFFFFFFFF___d155;
  DEF_NOT_machine_state_50_EQ_0_51___d153 = !DEF_machine_state_50_EQ_0___d151;
  DEF_NOT_machine_state_50_EQ_1_54___d158 = !DEF_machine_state_50_EQ_1___d154;
  DEF_NOT_machine_state_50_EQ_2_59___d161 = !DEF_machine_state_50_EQ_2___d159;
  DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d241 = DEF_NOT_machine_state_50_EQ_0_51___d153 && (DEF_NOT_machine_state_50_EQ_1_54___d158 && (DEF_NOT_machine_state_50_EQ_2_59___d161 && (DEF_machine_state_50_EQ_3_62_OR_machine_state_50_E_ETC___d197 && DEF_NOT_adder_state_1_done__3___d143)));
  DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d237 = DEF_NOT_machine_state_50_EQ_0_51___d153 && (DEF_NOT_machine_state_50_EQ_1_54___d158 && (DEF_NOT_machine_state_50_EQ_2_59___d161 && (DEF_machine_state_50_EQ_3_62_OR_machine_state_50_E_ETC___d197 && DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d141)));
  DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d233 = DEF_NOT_machine_state_50_EQ_0_51___d153 && (DEF_NOT_machine_state_50_EQ_1_54___d158 && (DEF_NOT_machine_state_50_EQ_2_59___d161 && (DEF_machine_state_50_EQ_3_62_OR_machine_state_50_E_ETC___d197 && DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d138)));
  DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d218 = DEF_NOT_machine_state_50_EQ_0_51___d153 && (DEF_NOT_machine_state_50_EQ_1_54___d158 && (DEF_NOT_machine_state_50_EQ_2_59___d161 && (DEF_machine_state_50_EQ_3_62_AND_adder_state_1_don_ETC___d209 || DEF_machine_state_50_EQ_6___d167)));
  DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d213 = DEF_NOT_machine_state_50_EQ_0_51___d153 && (DEF_NOT_machine_state_50_EQ_1_54___d158 && (DEF_NOT_machine_state_50_EQ_2_59___d161 && (DEF_machine_state_50_EQ_3_62_AND_adder_state_1_don_ETC___d209 || DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166)));
  DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d201 = DEF_NOT_machine_state_50_EQ_0_51___d153 && (DEF_NOT_machine_state_50_EQ_1_54___d158 && (DEF_NOT_machine_state_50_EQ_2_59___d161 && (DEF_machine_state_50_EQ_3_62_OR_machine_state_50_E_ETC___d197 && DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d66)));
  DEF_NOT_machine_state_50_EQ_3_62___d164 = !DEF_machine_state_50_EQ_3___d162;
  DEF_NOT_machine_state_50_EQ_3_62_64_AND_machine_st_ETC___d169 = DEF_NOT_machine_state_50_EQ_3_62___d164 && (DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166 || DEF_machine_state_50_EQ_6___d167);
  DEF_machine_state_50_EQ_0_51_AND_outcome_ready_52__ETC___d176 = DEF_machine_state_50_EQ_0_51_AND_outcome_ready___d152 || (DEF_NOT_machine_state_50_EQ_0_51___d153 && ((DEF_machine_state_50_EQ_1___d154 && (DEF_outcome_buffer_1_EQ_0xFFFFFFFF___d155 || DEF_emission_ready__h5195)) || (DEF_NOT_machine_state_50_EQ_1_54___d158 && (DEF_machine_state_50_EQ_2_59_AND_transition_ready_7___d160 || (DEF_NOT_machine_state_50_EQ_2_59___d161 && ((DEF_machine_state_50_EQ_3___d162 && DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d66) || DEF_NOT_machine_state_50_EQ_3_62_64_AND_machine_st_ETC___d169))))));
  DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d320 = DEF_NOT_machine_state_50_EQ_0_51___d153 && (DEF_NOT_machine_state_50_EQ_1_54___d158 && (DEF_NOT_machine_state_50_EQ_2_59___d161 && (DEF_NOT_machine_state_50_EQ_3_62___d164 && (!DEF_machine_state_50_EQ_5___d165 && (DEF_machine_state_50_EQ_6___d167 || DEF_machine_state_50_EQ_7___d314)))));
  DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d280 = DEF_NOT_machine_state_50_EQ_0_51___d153 && (DEF_NOT_machine_state_50_EQ_1_54___d158 && (DEF_NOT_machine_state_50_EQ_2_59___d161 && DEF_NOT_machine_state_50_EQ_3_62_64_AND_machine_st_ETC___d169));
  DEF_machine_state_50_EQ_1_54_AND_NOT_outcome_buffe_ETC___d194 = DEF_machine_state_50_EQ_1___d154 && (DEF_NOT_outcome_buffer_1_EQ_0xFFFFFFFF_55___d189 && DEF_emission_ready__h5195);
  DEF_machine_state_50_EQ_1_54_AND_outcome_buffer_1__ETC___d188 = DEF_machine_state_50_EQ_1___d154 && DEF_outcome_buffer_1_EQ_0xFFFFFFFF___d155;
  DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42 = !DEF_read_outcome__h5280 && !DEF_outcome_ready__h5283;
  DEF_machine_state_50_EQ_0_51_AND_NOT_read_outcome__ETC___d187 = DEF_machine_state_50_EQ_0___d151 && DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42;
  DEF_i_ctr_6_EQ_31_31_AND_machine_state_50_EQ_5_65__ETC___d312 = DEF_i_ctr_6_EQ_31___d131 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_30_29_AND_machine_state_50_EQ_5_65__ETC___d311 = DEF_i_ctr_6_EQ_30___d129 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_29_27_AND_machine_state_50_EQ_5_65__ETC___d310 = DEF_i_ctr_6_EQ_29___d127 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_28_25_AND_machine_state_50_EQ_5_65__ETC___d309 = DEF_i_ctr_6_EQ_28___d125 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_27_23_AND_machine_state_50_EQ_5_65__ETC___d308 = DEF_i_ctr_6_EQ_27___d123 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_26_21_AND_machine_state_50_EQ_5_65__ETC___d307 = DEF_i_ctr_6_EQ_26___d121 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_24_17_AND_machine_state_50_EQ_5_65__ETC___d305 = DEF_i_ctr_6_EQ_24___d117 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_25_19_AND_machine_state_50_EQ_5_65__ETC___d306 = DEF_i_ctr_6_EQ_25___d119 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_23_15_AND_machine_state_50_EQ_5_65__ETC___d304 = DEF_i_ctr_6_EQ_23___d115 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_22_13_AND_machine_state_50_EQ_5_65__ETC___d303 = DEF_i_ctr_6_EQ_22___d113 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_21_11_AND_machine_state_50_EQ_5_65__ETC___d302 = DEF_i_ctr_6_EQ_21___d111 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_20_09_AND_machine_state_50_EQ_5_65__ETC___d301 = DEF_i_ctr_6_EQ_20___d109 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_19_07_AND_machine_state_50_EQ_5_65__ETC___d300 = DEF_i_ctr_6_EQ_19___d107 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_18_05_AND_machine_state_50_EQ_5_65__ETC___d299 = DEF_i_ctr_6_EQ_18___d105 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_17_03_AND_machine_state_50_EQ_5_65__ETC___d298 = DEF_i_ctr_6_EQ_17___d103 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_16_01_AND_machine_state_50_EQ_5_65__ETC___d297 = DEF_i_ctr_6_EQ_16___d101 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_15_9_AND_machine_state_50_EQ_5_65_A_ETC___d296 = DEF_i_ctr_6_EQ_15___d99 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_14_7_AND_machine_state_50_EQ_5_65_A_ETC___d295 = DEF_i_ctr_6_EQ_14___d97 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_13_5_AND_machine_state_50_EQ_5_65_A_ETC___d294 = DEF_i_ctr_6_EQ_13___d95 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_12_3_AND_machine_state_50_EQ_5_65_A_ETC___d293 = DEF_i_ctr_6_EQ_12___d93 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_11_1_AND_machine_state_50_EQ_5_65_A_ETC___d292 = DEF_i_ctr_6_EQ_11___d91 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_10_9_AND_machine_state_50_EQ_5_65_A_ETC___d291 = DEF_i_ctr_6_EQ_10___d89 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_9_7_AND_machine_state_50_EQ_5_65_AN_ETC___d290 = DEF_i_ctr_6_EQ_9___d87 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_8_5_AND_machine_state_50_EQ_5_65_AN_ETC___d289 = DEF_i_ctr_6_EQ_8___d85 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_7_3_AND_machine_state_50_EQ_5_65_AN_ETC___d288 = DEF_i_ctr_6_EQ_7___d83 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_6_1_AND_machine_state_50_EQ_5_65_AN_ETC___d287 = DEF_i_ctr_6_EQ_6___d81 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_5_9_AND_machine_state_50_EQ_5_65_AN_ETC___d286 = DEF_i_ctr_6_EQ_5___d79 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_4_7_AND_machine_state_50_EQ_5_65_AN_ETC___d285 = DEF_i_ctr_6_EQ_4___d77 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_3_5_AND_machine_state_50_EQ_5_65_AN_ETC___d284 = DEF_i_ctr_6_EQ_3___d75 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_2_3_AND_machine_state_50_EQ_5_65_AN_ETC___d283 = DEF_i_ctr_6_EQ_2___d73 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_1_1_AND_machine_state_50_EQ_5_65_AN_ETC___d282 = DEF_i_ctr_6_EQ_1___d71 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_i_ctr_6_EQ_0_8_AND_machine_state_50_EQ_5_65_AN_ETC___d281 = DEF_i_ctr_6_EQ_0___d68 && DEF_machine_state_50_EQ_5_65_AND_adder_state_1_don_ETC___d166;
  DEF_NOT_read_emission_0___d61 = !DEF_read_emission__h5199;
  DEF_NOT_emission_ready_8___d58 = !DEF_emission_ready__h5195;
  DEF_machine_state_50_EQ_1_54_AND_NOT_outcome_buffe_ETC___d192 = DEF_machine_state_50_EQ_1___d154 && (DEF_NOT_outcome_buffer_1_EQ_0xFFFFFFFF_55___d189 && (DEF_NOT_read_emission_0___d61 && DEF_NOT_emission_ready_8___d58));
  DEF_NOT_read_transition_5___d56 = !DEF_read_transition__h5191;
  DEF_NOT_transition_ready_7___d54 = !DEF_transition_ready__h5188;
  DEF_machine_state_50_EQ_2_59_AND_NOT_read_transiti_ETC___d196 = DEF_machine_state_50_EQ_2___d159 && (DEF_NOT_read_transition_5___d56 && DEF_NOT_transition_ready_7___d54);
  DEF_y__h12241 = (tUInt8)31u & (DEF_x__h12242 - (tUInt8)1u);
  DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29 = DEF_x__h12668 < DEF_y__h12241;
  DEF_j_ctr_78_ULT_n_reg_7_MINUS_1_8___d179 = DEF_x__h8112 < DEF_y__h12241;
  DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d134 = DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29 ? DEF_x__h12664 : (tUInt8)0u;
  DEF_IF_machine_state_50_EQ_6_67_THEN_IF_i_ctr_6_UL_ETC___d321 = DEF_machine_state_50_EQ_6___d167 ? DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d134 : (tUInt8)0u;
  switch (DEF_machine_state__h7440) {
  case (tUInt8)0u:
    DEF_IF_machine_state_50_EQ_0_51_THEN_1_ELSE_IF_mac_ETC___d186 = (tUInt8)1u;
    break;
  case (tUInt8)1u:
    DEF_IF_machine_state_50_EQ_0_51_THEN_1_ELSE_IF_mac_ETC___d186 = DEF_outcome_buffer_1_EQ_0xFFFFFFFF___d155 ? (tUInt8)7u : (tUInt8)2u;
    break;
  case (tUInt8)2u:
    DEF_IF_machine_state_50_EQ_0_51_THEN_1_ELSE_IF_mac_ETC___d186 = (tUInt8)3u;
    break;
  case (tUInt8)3u:
    DEF_IF_machine_state_50_EQ_0_51_THEN_1_ELSE_IF_mac_ETC___d186 = DEF_j_ctr_78_ULT_n_reg_7_MINUS_1_8___d179 ? (tUInt8)2u : (tUInt8)5u;
    break;
  case (tUInt8)5u:
    DEF_IF_machine_state_50_EQ_0_51_THEN_1_ELSE_IF_mac_ETC___d186 = (tUInt8)6u;
    break;
  default:
    DEF_IF_machine_state_50_EQ_0_51_THEN_1_ELSE_IF_mac_ETC___d186 = DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29 ? (tUInt8)1u : (tUInt8)0u;
  }
  DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d47 = !DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29;
  DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322 = DEF_machine_state_50_EQ_6___d167 && DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d47;
  DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d227 = DEF_NOT_machine_state_50_EQ_0_51___d153 && (DEF_NOT_machine_state_50_EQ_1_54___d158 && (DEF_NOT_machine_state_50_EQ_2_59___d161 && ((DEF_machine_state_50_EQ_3___d162 && (DEF_adder_state_1_done____d23 && (DEF_adder_state_2_done____d24 && (DEF_adder_state_3_done____d25 && DEF_j_ctr_78_ULT_n_reg_7_MINUS_1_8___d179)))) || DEF_machine_state_50_EQ_5___d165)));
  DEF_x__h12931 = 1023u & (DEF_x__h13591 + 1u);
  if (DEF_machine_state_50_EQ_0_51_AND_outcome_ready_52__ETC___d176)
    INST_machine_state.METH_write(DEF_IF_machine_state_50_EQ_0_51_THEN_1_ELSE_IF_mac_ETC___d186);
  if (DEF_machine_state_50_EQ_0_51_AND_NOT_read_outcome__ETC___d187)
    INST_read_outcome.METH_write((tUInt8)1u);
  if (DEF_machine_state_50_EQ_0_51_AND_NOT_read_outcome__ETC___d187)
    INST_outcome_idx.METH_write(DEF_x__h13591);
  if (DEF_machine_state_50_EQ_0_51_AND_outcome_ready___d152)
    INST_outcome_ready.METH_write((tUInt8)0u);
  if (DEF_machine_state_50_EQ_1_54_AND_NOT_outcome_buffe_ETC___d192)
    INST_read_emission.METH_write((tUInt8)1u);
  if (DEF_machine_state_50_EQ_1_54_AND_outcome_buffer_1__ETC___d188)
    INST_reset_machine_flag.METH_write((tUInt8)1u);
  if (DEF_machine_state_50_EQ_1_54_AND_NOT_outcome_buffe_ETC___d194)
    INST_emission_ready.METH_write((tUInt8)0u);
  if (DEF_machine_state_50_EQ_2_59_AND_NOT_read_transiti_ETC___d196)
    INST_read_transition.METH_write((tUInt8)1u);
  if (DEF_machine_state_50_EQ_2_59_AND_transition_ready_7___d160)
    INST_transition_ready.METH_write((tUInt8)0u);
  if (DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d201)
    INST_adder.METH_clear_adder();
  if (DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d213)
    INST_max_reg.METH_write(DEF_IF_machine_state_50_EQ_3_62_THEN_adder_get_res_ETC___d214);
  if (DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d218)
    INST_max_state_reg.METH_write(DEF_IF_machine_state_50_EQ_3_62_THEN_j_ctr_78_ELSE_0___d219);
  if (DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d227)
    INST_j_ctr.METH_write(DEF_IF_machine_state_50_EQ_3_62_THEN_j_ctr_78_PLUS_ETC___d229);
  if (DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d233)
    INST_adder.METH_normalise();
  if (DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d237)
    INST_adder.METH_add_mantissa();
  if (DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d241)
    INST_adder.METH_match_exponents(DEF_IF_machine_state_50_EQ_3_62_THEN_SEL_ARR_prev__ETC___d276,
				    DEF_IF_machine_state_50_EQ_3_62_THEN_transition_bu_ETC___d277);
  if (DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d280)
    INST_write_to_bt_flag.METH_write(DEF_machine_state_50_EQ_5___d165);
  if (DEF_i_ctr_6_EQ_0_8_AND_machine_state_50_EQ_5_65_AN_ETC___d281)
    INST_curr_0.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_1_1_AND_machine_state_50_EQ_5_65_AN_ETC___d282)
    INST_curr_1.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_2_3_AND_machine_state_50_EQ_5_65_AN_ETC___d283)
    INST_curr_2.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_3_5_AND_machine_state_50_EQ_5_65_AN_ETC___d284)
    INST_curr_3.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_4_7_AND_machine_state_50_EQ_5_65_AN_ETC___d285)
    INST_curr_4.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_5_9_AND_machine_state_50_EQ_5_65_AN_ETC___d286)
    INST_curr_5.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_7_3_AND_machine_state_50_EQ_5_65_AN_ETC___d288)
    INST_curr_7.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_6_1_AND_machine_state_50_EQ_5_65_AN_ETC___d287)
    INST_curr_6.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_8_5_AND_machine_state_50_EQ_5_65_AN_ETC___d289)
    INST_curr_8.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_9_7_AND_machine_state_50_EQ_5_65_AN_ETC___d290)
    INST_curr_9.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_10_9_AND_machine_state_50_EQ_5_65_A_ETC___d291)
    INST_curr_10.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_11_1_AND_machine_state_50_EQ_5_65_A_ETC___d292)
    INST_curr_11.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_12_3_AND_machine_state_50_EQ_5_65_A_ETC___d293)
    INST_curr_12.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_13_5_AND_machine_state_50_EQ_5_65_A_ETC___d294)
    INST_curr_13.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_14_7_AND_machine_state_50_EQ_5_65_A_ETC___d295)
    INST_curr_14.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_15_9_AND_machine_state_50_EQ_5_65_A_ETC___d296)
    INST_curr_15.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_16_01_AND_machine_state_50_EQ_5_65__ETC___d297)
    INST_curr_16.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_17_03_AND_machine_state_50_EQ_5_65__ETC___d298)
    INST_curr_17.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_18_05_AND_machine_state_50_EQ_5_65__ETC___d299)
    INST_curr_18.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_19_07_AND_machine_state_50_EQ_5_65__ETC___d300)
    INST_curr_19.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_20_09_AND_machine_state_50_EQ_5_65__ETC___d301)
    INST_curr_20.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_21_11_AND_machine_state_50_EQ_5_65__ETC___d302)
    INST_curr_21.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_22_13_AND_machine_state_50_EQ_5_65__ETC___d303)
    INST_curr_22.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_23_15_AND_machine_state_50_EQ_5_65__ETC___d304)
    INST_curr_23.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_24_17_AND_machine_state_50_EQ_5_65__ETC___d305)
    INST_curr_24.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_25_19_AND_machine_state_50_EQ_5_65__ETC___d306)
    INST_curr_25.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_26_21_AND_machine_state_50_EQ_5_65__ETC___d307)
    INST_curr_26.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_27_23_AND_machine_state_50_EQ_5_65__ETC___d308)
    INST_curr_27.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_28_25_AND_machine_state_50_EQ_5_65__ETC___d309)
    INST_curr_28.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_29_27_AND_machine_state_50_EQ_5_65__ETC___d310)
    INST_curr_29.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_30_29_AND_machine_state_50_EQ_5_65__ETC___d311)
    INST_curr_30.METH_write(DEF_data_dup__h8140);
  if (DEF_i_ctr_6_EQ_31_31_AND_machine_state_50_EQ_5_65__ETC___d312)
    INST_curr_31.METH_write(DEF_data_dup__h8140);
  if (DEF_NOT_machine_state_50_EQ_0_51_53_AND_NOT_machin_ETC___d320)
    INST_i_ctr.METH_write(DEF_IF_machine_state_50_EQ_6_67_THEN_IF_i_ctr_6_UL_ETC___d321);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_1.METH_write(DEF_x__h10011);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_0.METH_write(DEF_x__h9943);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_2.METH_write(DEF_x__h10079);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_3.METH_write(DEF_x__h10147);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_4.METH_write(DEF_x__h10215);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_5.METH_write(DEF_x__h10283);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_6.METH_write(DEF_x__h10351);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_7.METH_write(DEF_x__h10419);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_8.METH_write(DEF_x__h10487);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_10.METH_write(DEF_x__h10623);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_9.METH_write(DEF_x__h10555);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_11.METH_write(DEF_x__h10691);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_12.METH_write(DEF_x__h10759);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_13.METH_write(DEF_x__h10827);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_14.METH_write(DEF_x__h10895);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_15.METH_write(DEF_x__h10963);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_16.METH_write(DEF_x__h11031);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_17.METH_write(DEF_x__h11099);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_18.METH_write(DEF_x__h11167);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_19.METH_write(DEF_x__h11235);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_20.METH_write(DEF_x__h11303);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_21.METH_write(DEF_x__h11371);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_22.METH_write(DEF_x__h11439);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_23.METH_write(DEF_x__h11507);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_24.METH_write(DEF_x__h11575);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_25.METH_write(DEF_x__h11643);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_26.METH_write(DEF_x__h11711);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_28.METH_write(DEF_x__h11847);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_27.METH_write(DEF_x__h11779);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_29.METH_write(DEF_x__h11915);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_30.METH_write(DEF_x__h11983);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_prev_31.METH_write(DEF_x__h12051);
  if (DEF_machine_state_50_EQ_6_67_AND_NOT_i_ctr_6_ULT_n_ETC___d322)
    INST_t_ctr.METH_write(DEF_x__h12931);
  if (DEF_machine_state_50_EQ_7___d314)
    INST_loop_done_flag.METH_write((tUInt8)1u);
  if (DEF_machine_state_50_EQ_7___d314)
    INST_print_state.METH_write((tUInt8)0u);
}

void MOD_mkViterbi::RL_print_rule()
{
  tUInt8 DEF_NOT_bt_t_ctr_68_EQ_0_69___d370;
  tUInt8 DEF_print_state_56_EQ_1___d367;
  tUInt8 DEF_print_state_56_EQ_2___d364;
  tUInt8 DEF_bt_t_ctr_68_EQ_0___d369;
  tUInt8 DEF_IF_print_state_56_EQ_0_57_THEN_1_ELSE_2___d398;
  tUInt8 DEF_IF_print_state_56_EQ_0_57_THEN_i_ctr_6_PLUS_1__ETC___d376;
  tUInt8 DEF_IF_print_state_56_EQ_0_57_THEN_i_ctr_6_PLUS_1__ETC___d388;
  tUInt32 DEF_x__h12846;
  tUInt32 DEF_x__h12475;
  tUInt32 DEF_IF_print_state_56_EQ_0_57_THEN_t_ctr_4_MINUS_t_ETC___d395;
  tUInt32 DEF_IF_print_state_56_EQ_0_57_THEN_SEL_ARR_curr_0__ETC___d366;
  tUInt32 DEF_currval__h12247;
  tUInt8 DEF_x__h12567;
  tUInt8 DEF_print_state_56_EQ_0___d357;
  tUInt8 DEF__dfoo2;
  tUInt8 DEF_x__h12823;
  tUInt8 DEF__dfoo4;
  tUInt8 DEF_print_state_56_EQ_0_57_AND_i_ctr_6_ULT_n_reg_7_ETC___d365;
  tUInt8 DEF_print_state_56_EQ_1_67_AND_NOT_bt_t_ctr_68_EQ__ETC___d373;
  tUInt8 DEF_print_state_56_EQ_1_67_AND_NOT_bt_t_ctr_68_EQ__ETC___d382;
  tUInt8 DEF_print_state_56_EQ_0_57_AND_i_ctr_6_ULT_n_reg_7_ETC___d387;
  tUInt8 DEF_print_state_56_EQ_0_57_AND_NOT_i_ctr_6_ULT_n_r_ETC___d389;
  tUInt8 DEF_print_state_56_EQ_0_57_AND_NOT_i_ctr_6_ULT_n_r_ETC___d397;
  tUInt8 DEF_print_state_56_EQ_0_57_AND_NOT_i_ctr_6_ULT_n_r_ETC___d402;
  tUInt8 DEF__dfoo1;
  tUInt8 DEF_print_state_56_EQ_0_57_AND_i_ctr_6_ULT_n_reg_7_ETC___d383;
  tUInt8 DEF__dfoo3;
  tUInt8 DEF_print_state_56_EQ_0_57_AND_i_ctr_6_ULT_n_reg_7_ETC___d374;
  tUInt8 DEF_print_state_56_EQ_0_57_AND_i_ctr_6_ULT_n_reg_7_ETC___d363;
  tUInt8 DEF_bt_ready__h12510;
  tUInt8 DEF_print_state_56_EQ_0_57_AND_NOT_i_ctr_6_ULT_n_r_ETC___d390;
  DEF_print_state__h12236 = INST_print_state.METH_read();
  DEF_bt_ready__h12510 = INST_bt_ready.METH_read();
  DEF_x__h12850 = INST_bt_t_ctr.METH_read();
  DEF_read_bt__h12507 = INST_read_bt.METH_read();
  DEF_x__h12668 = INST_i_ctr.METH_read();
  DEF_x__h12823 = INST_bt_buffer.METH_read();
  DEF_print_state_56_EQ_0___d357 = DEF_print_state__h12236 == (tUInt8)0u;
  DEF_x__h12051 = INST_curr_31.METH_read();
  DEF_x__h11983 = INST_curr_30.METH_read();
  DEF_x__h11915 = INST_curr_29.METH_read();
  DEF_x__h11847 = INST_curr_28.METH_read();
  DEF_x__h11779 = INST_curr_27.METH_read();
  DEF_x__h11643 = INST_curr_25.METH_read();
  DEF_x__h11711 = INST_curr_26.METH_read();
  DEF_x__h11575 = INST_curr_24.METH_read();
  DEF_x__h11507 = INST_curr_23.METH_read();
  DEF_x__h11439 = INST_curr_22.METH_read();
  DEF_x__h11371 = INST_curr_21.METH_read();
  DEF_x__h11235 = INST_curr_19.METH_read();
  DEF_x__h11303 = INST_curr_20.METH_read();
  DEF_x__h11167 = INST_curr_18.METH_read();
  DEF_x__h11031 = INST_curr_16.METH_read();
  DEF_x__h11099 = INST_curr_17.METH_read();
  DEF_x__h10963 = INST_curr_15.METH_read();
  DEF_x__h10827 = INST_curr_13.METH_read();
  DEF_x__h10895 = INST_curr_14.METH_read();
  DEF_x__h10555 = INST_curr_9.METH_read();
  DEF_x__h10759 = INST_curr_12.METH_read();
  DEF_x__h10691 = INST_curr_11.METH_read();
  DEF_x__h10623 = INST_curr_10.METH_read();
  DEF_x__h10487 = INST_curr_8.METH_read();
  DEF_x__h10419 = INST_curr_7.METH_read();
  DEF_x__h10351 = INST_curr_6.METH_read();
  DEF_x__h10283 = INST_curr_5.METH_read();
  DEF_x__h10215 = INST_curr_4.METH_read();
  DEF_x__h10079 = INST_curr_2.METH_read();
  DEF_x__h10147 = INST_curr_3.METH_read();
  DEF_x__h10011 = INST_curr_1.METH_read();
  DEF_x__h9943 = INST_curr_0.METH_read();
  DEF_y__h13592 = INST_t_start.METH_read();
  DEF_y__h12302 = INST_bt_max.METH_read();
  DEF_x__h13591 = INST_t_ctr.METH_read();
  DEF_x__h12567 = INST_max_path.METH_read();
  DEF_x__h12242 = INST_n_reg.METH_read();
  switch (DEF_x__h12668) {
  case (tUInt8)0u:
    DEF_currval__h12247 = DEF_x__h9943;
    break;
  case (tUInt8)1u:
    DEF_currval__h12247 = DEF_x__h10011;
    break;
  case (tUInt8)2u:
    DEF_currval__h12247 = DEF_x__h10079;
    break;
  case (tUInt8)3u:
    DEF_currval__h12247 = DEF_x__h10147;
    break;
  case (tUInt8)4u:
    DEF_currval__h12247 = DEF_x__h10215;
    break;
  case (tUInt8)5u:
    DEF_currval__h12247 = DEF_x__h10283;
    break;
  case (tUInt8)6u:
    DEF_currval__h12247 = DEF_x__h10351;
    break;
  case (tUInt8)7u:
    DEF_currval__h12247 = DEF_x__h10419;
    break;
  case (tUInt8)8u:
    DEF_currval__h12247 = DEF_x__h10487;
    break;
  case (tUInt8)9u:
    DEF_currval__h12247 = DEF_x__h10555;
    break;
  case (tUInt8)10u:
    DEF_currval__h12247 = DEF_x__h10623;
    break;
  case (tUInt8)11u:
    DEF_currval__h12247 = DEF_x__h10691;
    break;
  case (tUInt8)12u:
    DEF_currval__h12247 = DEF_x__h10759;
    break;
  case (tUInt8)13u:
    DEF_currval__h12247 = DEF_x__h10827;
    break;
  case (tUInt8)14u:
    DEF_currval__h12247 = DEF_x__h10895;
    break;
  case (tUInt8)15u:
    DEF_currval__h12247 = DEF_x__h10963;
    break;
  case (tUInt8)16u:
    DEF_currval__h12247 = DEF_x__h11031;
    break;
  case (tUInt8)17u:
    DEF_currval__h12247 = DEF_x__h11099;
    break;
  case (tUInt8)18u:
    DEF_currval__h12247 = DEF_x__h11167;
    break;
  case (tUInt8)19u:
    DEF_currval__h12247 = DEF_x__h11235;
    break;
  case (tUInt8)20u:
    DEF_currval__h12247 = DEF_x__h11303;
    break;
  case (tUInt8)21u:
    DEF_currval__h12247 = DEF_x__h11371;
    break;
  case (tUInt8)22u:
    DEF_currval__h12247 = DEF_x__h11439;
    break;
  case (tUInt8)23u:
    DEF_currval__h12247 = DEF_x__h11507;
    break;
  case (tUInt8)24u:
    DEF_currval__h12247 = DEF_x__h11575;
    break;
  case (tUInt8)25u:
    DEF_currval__h12247 = DEF_x__h11643;
    break;
  case (tUInt8)26u:
    DEF_currval__h12247 = DEF_x__h11711;
    break;
  case (tUInt8)27u:
    DEF_currval__h12247 = DEF_x__h11779;
    break;
  case (tUInt8)28u:
    DEF_currval__h12247 = DEF_x__h11847;
    break;
  case (tUInt8)29u:
    DEF_currval__h12247 = DEF_x__h11915;
    break;
  case (tUInt8)30u:
    DEF_currval__h12247 = DEF_x__h11983;
    break;
  case (tUInt8)31u:
    DEF_currval__h12247 = DEF_x__h12051;
    break;
  default:
    DEF_currval__h12247 = 2863311530u;
  }
  DEF_IF_print_state_56_EQ_0_57_THEN_SEL_ARR_curr_0__ETC___d366 = DEF_print_state_56_EQ_0___d357 ? DEF_currval__h12247 : 4294967295u;
  DEF_x__h12846 = 1023u & (DEF_x__h12850 - 1u);
  DEF_x__h12664 = (tUInt8)31u & (DEF_x__h12668 + (tUInt8)1u);
  DEF_IF_print_state_56_EQ_0_57_THEN_i_ctr_6_PLUS_1__ETC___d388 = DEF_print_state_56_EQ_0___d357 ? DEF_x__h12664 : (tUInt8)0u;
  DEF_IF_print_state_56_EQ_0_57_THEN_i_ctr_6_PLUS_1__ETC___d376 = DEF_print_state_56_EQ_0___d357 ? DEF_x__h12664 : DEF_x__h12823;
  DEF_IF_print_state_56_EQ_0_57_THEN_1_ELSE_2___d398 = DEF_print_state_56_EQ_0___d357 ? (tUInt8)1u : (tUInt8)2u;
  DEF_print_state_56_EQ_2___d364 = DEF_print_state__h12236 == (tUInt8)2u;
  DEF_bt_t_ctr_68_EQ_0___d369 = DEF_x__h12850 == 0u;
  DEF_print_state_56_EQ_1___d367 = DEF_print_state__h12236 == (tUInt8)1u;
  DEF_NOT_bt_t_ctr_68_EQ_0_69___d370 = !DEF_bt_t_ctr_68_EQ_0___d369;
  DEF_print_state_56_EQ_1_67_AND_NOT_bt_t_ctr_68_EQ__ETC___d382 = DEF_print_state_56_EQ_1___d367 && (DEF_NOT_bt_t_ctr_68_EQ_0_69___d370 && (!DEF_read_bt__h12507 && !DEF_bt_ready__h12510));
  DEF_print_state_56_EQ_1_67_AND_NOT_bt_t_ctr_68_EQ__ETC___d373 = DEF_print_state_56_EQ_1___d367 && (DEF_NOT_bt_t_ctr_68_EQ_0_69___d370 && DEF_bt_ready__h12510);
  DEF_y__h12241 = (tUInt8)31u & (DEF_x__h12242 - (tUInt8)1u);
  DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29 = DEF_x__h12668 < DEF_y__h12241;
  DEF_print_state_56_EQ_0_57_AND_i_ctr_6_ULT_n_reg_7_ETC___d363 = DEF_print_state_56_EQ_0___d357 && (DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29 && DEF_currval__h12247 < DEF_y__h12302);
  DEF_print_state_56_EQ_0_57_AND_i_ctr_6_ULT_n_reg_7_ETC___d374 = DEF_print_state_56_EQ_0_57_AND_i_ctr_6_ULT_n_reg_7_ETC___d363 || DEF_print_state_56_EQ_1_67_AND_NOT_bt_t_ctr_68_EQ__ETC___d373;
  DEF_print_state_56_EQ_0_57_AND_i_ctr_6_ULT_n_reg_7_ETC___d383 = DEF_print_state_56_EQ_0_57_AND_i_ctr_6_ULT_n_reg_7_ETC___d363 || DEF_print_state_56_EQ_1_67_AND_NOT_bt_t_ctr_68_EQ__ETC___d382;
  DEF__dfoo3 = DEF_print_state_56_EQ_0_57_AND_i_ctr_6_ULT_n_reg_7_ETC___d383 || DEF_print_state_56_EQ_1_67_AND_NOT_bt_t_ctr_68_EQ__ETC___d373;
  DEF_print_state_56_EQ_0_57_AND_i_ctr_6_ULT_n_reg_7_ETC___d387 = (DEF_print_state_56_EQ_0___d357 && DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29) || DEF_print_state_56_EQ_2___d364;
  DEF_print_state_56_EQ_0_57_AND_i_ctr_6_ULT_n_reg_7_ETC___d365 = DEF_print_state_56_EQ_0_57_AND_i_ctr_6_ULT_n_reg_7_ETC___d363 || DEF_print_state_56_EQ_2___d364;
  DEF__dfoo4 = DEF_print_state_56_EQ_0_57_AND_i_ctr_6_ULT_n_reg_7_ETC___d383 ? (DEF_print_state_56_EQ_0___d357 ? DEF_x__h12664 : DEF_x__h12567) : DEF_x__h12823;
  DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d47 = !DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29;
  DEF_print_state_56_EQ_0_57_AND_NOT_i_ctr_6_ULT_n_r_ETC___d389 = DEF_print_state_56_EQ_0___d357 && DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d47;
  DEF_print_state_56_EQ_0_57_AND_NOT_i_ctr_6_ULT_n_r_ETC___d390 = DEF_print_state_56_EQ_0_57_AND_NOT_i_ctr_6_ULT_n_r_ETC___d389 || DEF_print_state_56_EQ_1_67_AND_NOT_bt_t_ctr_68_EQ__ETC___d373;
  DEF_print_state_56_EQ_0_57_AND_NOT_i_ctr_6_ULT_n_r_ETC___d402 = DEF_print_state_56_EQ_0_57_AND_NOT_i_ctr_6_ULT_n_r_ETC___d389 || (!DEF_print_state_56_EQ_0___d357 && (DEF_print_state_56_EQ_1_67_AND_NOT_bt_t_ctr_68_EQ__ETC___d382 || DEF_print_state_56_EQ_2___d364));
  DEF__dfoo1 = DEF_print_state_56_EQ_0_57_AND_NOT_i_ctr_6_ULT_n_r_ETC___d402 || DEF_print_state_56_EQ_1_67_AND_NOT_bt_t_ctr_68_EQ__ETC___d373;
  DEF_print_state_56_EQ_0_57_AND_NOT_i_ctr_6_ULT_n_r_ETC___d397 = DEF_print_state_56_EQ_0_57_AND_NOT_i_ctr_6_ULT_n_r_ETC___d389 || (DEF_print_state_56_EQ_1___d367 && DEF_bt_t_ctr_68_EQ_0___d369);
  DEF__dfoo2 = DEF_print_state_56_EQ_0_57_AND_NOT_i_ctr_6_ULT_n_r_ETC___d402 ? DEF_print_state_56_EQ_0___d357 : (tUInt8)1u;
  DEF_x__h12931 = 1023u & (DEF_x__h13591 + 1u);
  DEF_x__h13589 = 1023u & (DEF_x__h13591 - DEF_y__h13592);
  DEF_x__h12475 = 1023u & (DEF_x__h13589 - 1u);
  DEF_IF_print_state_56_EQ_0_57_THEN_t_ctr_4_MINUS_t_ETC___d395 = DEF_print_state_56_EQ_0___d357 ? DEF_x__h12475 : DEF_x__h12846;
  if (DEF_print_state_56_EQ_0_57_AND_i_ctr_6_ULT_n_reg_7_ETC___d365)
    INST_bt_max.METH_write(DEF_IF_print_state_56_EQ_0_57_THEN_SEL_ARR_curr_0__ETC___d366);
  if (DEF_print_state_56_EQ_0_57_AND_i_ctr_6_ULT_n_reg_7_ETC___d374)
    INST_max_path.METH_write(DEF_IF_print_state_56_EQ_0_57_THEN_i_ctr_6_PLUS_1__ETC___d376);
  if (DEF__dfoo3)
    INST_path_buffer.METH_write(DEF__dfoo4);
  if (DEF_print_state_56_EQ_0_57_AND_i_ctr_6_ULT_n_reg_7_ETC___d387)
    INST_i_ctr.METH_write(DEF_IF_print_state_56_EQ_0_57_THEN_i_ctr_6_PLUS_1__ETC___d388);
  if (DEF_print_state_56_EQ_0_57_AND_NOT_i_ctr_6_ULT_n_r_ETC___d390)
    INST_bt_t_ctr.METH_write(DEF_IF_print_state_56_EQ_0_57_THEN_t_ctr_4_MINUS_t_ETC___d395);
  if (DEF_print_state_56_EQ_0_57_AND_NOT_i_ctr_6_ULT_n_r_ETC___d397)
    INST_print_state.METH_write(DEF_IF_print_state_56_EQ_0_57_THEN_1_ELSE_2___d398);
  if (DEF__dfoo1)
    INST_path_ready.METH_write(DEF__dfoo2);
  if (DEF_print_state_56_EQ_1_67_AND_NOT_bt_t_ctr_68_EQ__ETC___d373)
    INST_bt_ready.METH_write((tUInt8)0u);
  if (DEF_print_state_56_EQ_1_67_AND_NOT_bt_t_ctr_68_EQ__ETC___d382)
    INST_read_bt.METH_write((tUInt8)1u);
  if (DEF_print_state_56_EQ_2___d364)
    INST_j_ctr.METH_write((tUInt8)0u);
  if (DEF_print_state_56_EQ_2___d364)
    INST_t_start.METH_write(DEF_x__h12931);
  if (DEF_print_state_56_EQ_2___d364)
    INST_t_ctr.METH_write(DEF_x__h12931);
  if (DEF_print_state_56_EQ_2___d364)
    INST_max_reg.METH_write(4294967295u);
  if (DEF_print_state_56_EQ_2___d364)
    INST_max_state_reg.METH_write((tUInt8)0u);
  if (DEF_print_state_56_EQ_2___d364)
    INST_init_done_flag.METH_write((tUInt8)0u);
  if (DEF_print_state_56_EQ_2___d364)
    INST_machine_state.METH_write((tUInt8)0u);
  if (DEF_print_state_56_EQ_2___d364)
    INST_init_state.METH_write((tUInt8)0u);
}


/* Methods */

tUInt8 MOD_mkViterbi::METH_get_n_and_m_loaded()
{
  tUInt8 PORT_get_n_and_m_loaded;
  DEF_n_and_m_loaded__h5147 = INST_n_and_m_loaded.METH_read();
  PORT_get_n_and_m_loaded = DEF_n_and_m_loaded__h5147;
  return PORT_get_n_and_m_loaded;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_n_and_m_loaded()
{
  tUInt8 DEF_CAN_FIRE_get_n_and_m_loaded;
  tUInt8 PORT_RDY_get_n_and_m_loaded;
  DEF_CAN_FIRE_get_n_and_m_loaded = (tUInt8)1u;
  PORT_RDY_get_n_and_m_loaded = DEF_CAN_FIRE_get_n_and_m_loaded;
  return PORT_RDY_get_n_and_m_loaded;
}

void MOD_mkViterbi::METH_n_and_m_load(tUInt8 ARG_n_and_m_load_n, tUInt8 ARG_n_and_m_load_m)
{
  INST_n_reg.METH_write(ARG_n_and_m_load_n);
  INST_m_reg.METH_write(ARG_n_and_m_load_m);
  INST_n_and_m_loaded.METH_write((tUInt8)1u);
}

tUInt8 MOD_mkViterbi::METH_RDY_n_and_m_load()
{
  tUInt8 DEF_CAN_FIRE_n_and_m_load;
  tUInt8 PORT_RDY_n_and_m_load;
  DEF_CAN_FIRE_n_and_m_load = (tUInt8)1u;
  PORT_RDY_n_and_m_load = DEF_CAN_FIRE_n_and_m_load;
  return PORT_RDY_n_and_m_load;
}

tUInt32 MOD_mkViterbi::METH_read_outcome_idx()
{
  tUInt32 PORT_read_outcome_idx;
  PORT_read_outcome_idx = INST_outcome_idx.METH_read();
  return PORT_read_outcome_idx;
}

tUInt8 MOD_mkViterbi::METH_RDY_read_outcome_idx()
{
  tUInt8 DEF_CAN_FIRE_read_outcome_idx;
  tUInt8 PORT_RDY_read_outcome_idx;
  DEF_CAN_FIRE_read_outcome_idx = (tUInt8)1u;
  PORT_RDY_read_outcome_idx = DEF_CAN_FIRE_read_outcome_idx;
  return PORT_RDY_read_outcome_idx;
}

void MOD_mkViterbi::METH_send_transition_data(tUInt32 ARG_send_transition_data_data)
{
  INST_transition_buffer.METH_write(ARG_send_transition_data_data);
  INST_transition_ready.METH_write((tUInt8)1u);
  INST_read_transition.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkViterbi::METH_RDY_send_transition_data()
{
  tUInt8 DEF_CAN_FIRE_send_transition_data;
  tUInt8 PORT_RDY_send_transition_data;
  DEF_CAN_FIRE_send_transition_data = (tUInt8)1u;
  PORT_RDY_send_transition_data = DEF_CAN_FIRE_send_transition_data;
  return PORT_RDY_send_transition_data;
}

void MOD_mkViterbi::METH_send_emission_data(tUInt32 ARG_send_emission_data_data)
{
  INST_emission_buffer.METH_write(ARG_send_emission_data_data);
  INST_emission_ready.METH_write((tUInt8)1u);
  INST_read_emission.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkViterbi::METH_RDY_send_emission_data()
{
  tUInt8 DEF_CAN_FIRE_send_emission_data;
  tUInt8 PORT_RDY_send_emission_data;
  DEF_CAN_FIRE_send_emission_data = (tUInt8)1u;
  PORT_RDY_send_emission_data = DEF_CAN_FIRE_send_emission_data;
  return PORT_RDY_send_emission_data;
}

void MOD_mkViterbi::METH_send_outcome_data(tUInt32 ARG_send_outcome_data_data)
{
  INST_outcome_buffer.METH_write(ARG_send_outcome_data_data);
  INST_outcome_ready.METH_write((tUInt8)1u);
  INST_read_outcome.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkViterbi::METH_RDY_send_outcome_data()
{
  tUInt8 DEF_CAN_FIRE_send_outcome_data;
  tUInt8 PORT_RDY_send_outcome_data;
  DEF_CAN_FIRE_send_outcome_data = (tUInt8)1u;
  PORT_RDY_send_outcome_data = DEF_CAN_FIRE_send_outcome_data;
  return PORT_RDY_send_outcome_data;
}

tUInt8 MOD_mkViterbi::METH_get_read_transition()
{
  tUInt8 PORT_get_read_transition;
  DEF_read_transition__h5191 = INST_read_transition.METH_read();
  PORT_get_read_transition = DEF_read_transition__h5191;
  return PORT_get_read_transition;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_read_transition()
{
  tUInt8 DEF_CAN_FIRE_get_read_transition;
  tUInt8 PORT_RDY_get_read_transition;
  DEF_CAN_FIRE_get_read_transition = (tUInt8)1u;
  PORT_RDY_get_read_transition = DEF_CAN_FIRE_get_read_transition;
  return PORT_RDY_get_read_transition;
}

void MOD_mkViterbi::METH_set_read_transition(tUInt8 ARG_set_read_transition_val)
{
  INST_read_transition.METH_write(ARG_set_read_transition_val);
}

tUInt8 MOD_mkViterbi::METH_RDY_set_read_transition()
{
  tUInt8 DEF_CAN_FIRE_set_read_transition;
  tUInt8 PORT_RDY_set_read_transition;
  DEF_CAN_FIRE_set_read_transition = (tUInt8)1u;
  PORT_RDY_set_read_transition = DEF_CAN_FIRE_set_read_transition;
  return PORT_RDY_set_read_transition;
}

tUInt8 MOD_mkViterbi::METH_get_read_emission()
{
  tUInt8 PORT_get_read_emission;
  DEF_read_emission__h5199 = INST_read_emission.METH_read();
  PORT_get_read_emission = DEF_read_emission__h5199;
  return PORT_get_read_emission;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_read_emission()
{
  tUInt8 DEF_CAN_FIRE_get_read_emission;
  tUInt8 PORT_RDY_get_read_emission;
  DEF_CAN_FIRE_get_read_emission = (tUInt8)1u;
  PORT_RDY_get_read_emission = DEF_CAN_FIRE_get_read_emission;
  return PORT_RDY_get_read_emission;
}

tUInt8 MOD_mkViterbi::METH_get_read_outcome()
{
  tUInt8 PORT_get_read_outcome;
  DEF_read_outcome__h5280 = INST_read_outcome.METH_read();
  PORT_get_read_outcome = DEF_read_outcome__h5280;
  return PORT_get_read_outcome;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_read_outcome()
{
  tUInt8 DEF_CAN_FIRE_get_read_outcome;
  tUInt8 PORT_RDY_get_read_outcome;
  DEF_CAN_FIRE_get_read_outcome = (tUInt8)1u;
  PORT_RDY_get_read_outcome = DEF_CAN_FIRE_get_read_outcome;
  return PORT_RDY_get_read_outcome;
}

tUInt8 MOD_mkViterbi::METH_get_reset_decoder()
{
  tUInt8 PORT_get_reset_decoder;
  PORT_get_reset_decoder = INST_reset_machine_flag.METH_read();
  return PORT_get_reset_decoder;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_reset_decoder()
{
  tUInt8 DEF_CAN_FIRE_get_reset_decoder;
  tUInt8 PORT_RDY_get_reset_decoder;
  DEF_CAN_FIRE_get_reset_decoder = (tUInt8)1u;
  PORT_RDY_get_reset_decoder = DEF_CAN_FIRE_get_reset_decoder;
  return PORT_RDY_get_reset_decoder;
}

tUInt8 MOD_mkViterbi::METH_get_print_state()
{
  tUInt8 PORT_get_print_state;
  DEF_print_state__h12236 = INST_print_state.METH_read();
  PORT_get_print_state = DEF_print_state__h12236;
  return PORT_get_print_state;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_print_state()
{
  tUInt8 DEF_CAN_FIRE_get_print_state;
  tUInt8 PORT_RDY_get_print_state;
  DEF_CAN_FIRE_get_print_state = (tUInt8)1u;
  PORT_RDY_get_print_state = DEF_CAN_FIRE_get_print_state;
  return PORT_RDY_get_print_state;
}

tUInt8 MOD_mkViterbi::METH_get_num_obs()
{
  tUInt32 DEF_x__h13573;
  tUInt8 PORT_get_num_obs;
  DEF_y__h13592 = INST_t_start.METH_read();
  DEF_x__h13591 = INST_t_ctr.METH_read();
  DEF_x__h13589 = 1023u & (DEF_x__h13591 - DEF_y__h13592);
  DEF_x__h13573 = 1023u & (DEF_x__h13589 + 1u);
  PORT_get_num_obs = (tUInt8)((tUInt8)63u & DEF_x__h13573);
  return PORT_get_num_obs;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_num_obs()
{
  tUInt8 DEF_CAN_FIRE_get_num_obs;
  tUInt8 PORT_RDY_get_num_obs;
  DEF_CAN_FIRE_get_num_obs = (tUInt8)1u;
  PORT_RDY_get_num_obs = DEF_CAN_FIRE_get_num_obs;
  return PORT_RDY_get_num_obs;
}

tUInt32 MOD_mkViterbi::METH_get_probab()
{
  tUInt32 PORT_get_probab;
  DEF_y__h12302 = INST_bt_max.METH_read();
  PORT_get_probab = DEF_y__h12302;
  return PORT_get_probab;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_probab()
{
  tUInt8 DEF_CAN_FIRE_get_probab;
  tUInt8 PORT_RDY_get_probab;
  DEF_CAN_FIRE_get_probab = (tUInt8)1u;
  PORT_RDY_get_probab = DEF_CAN_FIRE_get_probab;
  return PORT_RDY_get_probab;
}

tUInt8 MOD_mkViterbi::METH_get_init_done_flag()
{
  tUInt8 PORT_get_init_done_flag;
  DEF_init_done_flag__h5144 = INST_init_done_flag.METH_read();
  PORT_get_init_done_flag = DEF_init_done_flag__h5144;
  return PORT_get_init_done_flag;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_init_done_flag()
{
  tUInt8 DEF_CAN_FIRE_get_init_done_flag;
  tUInt8 PORT_RDY_get_init_done_flag;
  DEF_CAN_FIRE_get_init_done_flag = (tUInt8)1u;
  PORT_RDY_get_init_done_flag = DEF_CAN_FIRE_get_init_done_flag;
  return PORT_RDY_get_init_done_flag;
}

tUInt8 MOD_mkViterbi::METH_get_i_ctr()
{
  tUInt8 PORT_get_i_ctr;
  DEF_x__h12668 = INST_i_ctr.METH_read();
  PORT_get_i_ctr = DEF_x__h12668;
  return PORT_get_i_ctr;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_i_ctr()
{
  tUInt8 DEF_CAN_FIRE_get_i_ctr;
  tUInt8 PORT_RDY_get_i_ctr;
  DEF_CAN_FIRE_get_i_ctr = (tUInt8)1u;
  PORT_RDY_get_i_ctr = DEF_CAN_FIRE_get_i_ctr;
  return PORT_RDY_get_i_ctr;
}

tUInt8 MOD_mkViterbi::METH_get_j_ctr()
{
  tUInt8 PORT_get_j_ctr;
  DEF_x__h8112 = INST_j_ctr.METH_read();
  PORT_get_j_ctr = DEF_x__h8112;
  return PORT_get_j_ctr;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_j_ctr()
{
  tUInt8 DEF_CAN_FIRE_get_j_ctr;
  tUInt8 PORT_RDY_get_j_ctr;
  DEF_CAN_FIRE_get_j_ctr = (tUInt8)1u;
  PORT_RDY_get_j_ctr = DEF_CAN_FIRE_get_j_ctr;
  return PORT_RDY_get_j_ctr;
}

tUInt32 MOD_mkViterbi::METH_get_outcome()
{
  tUInt32 PORT_get_outcome;
  DEF_x__h7463 = INST_outcome_buffer.METH_read();
  PORT_get_outcome = DEF_x__h7463;
  return PORT_get_outcome;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_outcome()
{
  tUInt8 DEF_CAN_FIRE_get_outcome;
  tUInt8 PORT_RDY_get_outcome;
  DEF_CAN_FIRE_get_outcome = (tUInt8)1u;
  PORT_RDY_get_outcome = DEF_CAN_FIRE_get_outcome;
  return PORT_RDY_get_outcome;
}

tUInt8 MOD_mkViterbi::METH_get_write_to_bt_flag()
{
  tUInt8 PORT_get_write_to_bt_flag;
  PORT_get_write_to_bt_flag = INST_write_to_bt_flag.METH_read();
  return PORT_get_write_to_bt_flag;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_write_to_bt_flag()
{
  tUInt8 DEF_CAN_FIRE_get_write_to_bt_flag;
  tUInt8 PORT_RDY_get_write_to_bt_flag;
  DEF_CAN_FIRE_get_write_to_bt_flag = (tUInt8)1u;
  PORT_RDY_get_write_to_bt_flag = DEF_CAN_FIRE_get_write_to_bt_flag;
  return PORT_RDY_get_write_to_bt_flag;
}

tUInt8 MOD_mkViterbi::METH_get_max_stage_reg()
{
  tUInt8 PORT_get_max_stage_reg;
  PORT_get_max_stage_reg = INST_max_state_reg.METH_read();
  return PORT_get_max_stage_reg;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_max_stage_reg()
{
  tUInt8 DEF_CAN_FIRE_get_max_stage_reg;
  tUInt8 PORT_RDY_get_max_stage_reg;
  DEF_CAN_FIRE_get_max_stage_reg = (tUInt8)1u;
  PORT_RDY_get_max_stage_reg = DEF_CAN_FIRE_get_max_stage_reg;
  return PORT_RDY_get_max_stage_reg;
}

tUInt8 MOD_mkViterbi::METH_get_read_bt()
{
  tUInt8 PORT_get_read_bt;
  DEF_read_bt__h12507 = INST_read_bt.METH_read();
  PORT_get_read_bt = DEF_read_bt__h12507;
  return PORT_get_read_bt;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_read_bt()
{
  tUInt8 DEF_CAN_FIRE_get_read_bt;
  tUInt8 PORT_RDY_get_read_bt;
  DEF_CAN_FIRE_get_read_bt = (tUInt8)1u;
  PORT_RDY_get_read_bt = DEF_CAN_FIRE_get_read_bt;
  return PORT_RDY_get_read_bt;
}

tUInt32 MOD_mkViterbi::METH_get_bt_t_ctr()
{
  tUInt32 PORT_get_bt_t_ctr;
  DEF_x__h12850 = INST_bt_t_ctr.METH_read();
  PORT_get_bt_t_ctr = DEF_x__h12850;
  return PORT_get_bt_t_ctr;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_bt_t_ctr()
{
  tUInt8 DEF_CAN_FIRE_get_bt_t_ctr;
  tUInt8 PORT_RDY_get_bt_t_ctr;
  DEF_CAN_FIRE_get_bt_t_ctr = (tUInt8)1u;
  PORT_RDY_get_bt_t_ctr = DEF_CAN_FIRE_get_bt_t_ctr;
  return PORT_RDY_get_bt_t_ctr;
}

void MOD_mkViterbi::METH_send_bt_data(tUInt8 ARG_send_bt_data_data)
{
  INST_bt_buffer.METH_write(ARG_send_bt_data_data);
  INST_bt_ready.METH_write((tUInt8)1u);
  INST_read_bt.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkViterbi::METH_RDY_send_bt_data()
{
  tUInt8 DEF_CAN_FIRE_send_bt_data;
  tUInt8 PORT_RDY_send_bt_data;
  DEF_CAN_FIRE_send_bt_data = (tUInt8)1u;
  PORT_RDY_send_bt_data = DEF_CAN_FIRE_send_bt_data;
  return PORT_RDY_send_bt_data;
}

tUInt8 MOD_mkViterbi::METH_get_path_buffer()
{
  tUInt8 PORT_get_path_buffer;
  PORT_get_path_buffer = INST_path_buffer.METH_read();
  return PORT_get_path_buffer;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_path_buffer()
{
  tUInt8 DEF_CAN_FIRE_get_path_buffer;
  tUInt8 PORT_RDY_get_path_buffer;
  DEF_CAN_FIRE_get_path_buffer = (tUInt8)1u;
  PORT_RDY_get_path_buffer = DEF_CAN_FIRE_get_path_buffer;
  return PORT_RDY_get_path_buffer;
}

tUInt8 MOD_mkViterbi::METH_get_path_ready()
{
  tUInt8 PORT_get_path_ready;
  PORT_get_path_ready = INST_path_ready.METH_read();
  return PORT_get_path_ready;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_path_ready()
{
  tUInt8 DEF_CAN_FIRE_get_path_ready;
  tUInt8 PORT_RDY_get_path_ready;
  DEF_CAN_FIRE_get_path_ready = (tUInt8)1u;
  PORT_RDY_get_path_ready = DEF_CAN_FIRE_get_path_ready;
  return PORT_RDY_get_path_ready;
}


/* Reset routines */

void MOD_mkViterbi::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_write_to_bt_flag.reset_RST(ARG_rst_in);
  INST_transition_ready.reset_RST(ARG_rst_in);
  INST_transition_buffer.reset_RST(ARG_rst_in);
  INST_t_start.reset_RST(ARG_rst_in);
  INST_t_ctr.reset_RST(ARG_rst_in);
  INST_reset_machine_flag.reset_RST(ARG_rst_in);
  INST_read_transition.reset_RST(ARG_rst_in);
  INST_read_outcome.reset_RST(ARG_rst_in);
  INST_read_emission.reset_RST(ARG_rst_in);
  INST_read_bt.reset_RST(ARG_rst_in);
  INST_print_state.reset_RST(ARG_rst_in);
  INST_prev_9.reset_RST(ARG_rst_in);
  INST_prev_8.reset_RST(ARG_rst_in);
  INST_prev_7.reset_RST(ARG_rst_in);
  INST_prev_6.reset_RST(ARG_rst_in);
  INST_prev_5.reset_RST(ARG_rst_in);
  INST_prev_4.reset_RST(ARG_rst_in);
  INST_prev_31.reset_RST(ARG_rst_in);
  INST_prev_30.reset_RST(ARG_rst_in);
  INST_prev_3.reset_RST(ARG_rst_in);
  INST_prev_29.reset_RST(ARG_rst_in);
  INST_prev_28.reset_RST(ARG_rst_in);
  INST_prev_27.reset_RST(ARG_rst_in);
  INST_prev_26.reset_RST(ARG_rst_in);
  INST_prev_25.reset_RST(ARG_rst_in);
  INST_prev_24.reset_RST(ARG_rst_in);
  INST_prev_23.reset_RST(ARG_rst_in);
  INST_prev_22.reset_RST(ARG_rst_in);
  INST_prev_21.reset_RST(ARG_rst_in);
  INST_prev_20.reset_RST(ARG_rst_in);
  INST_prev_2.reset_RST(ARG_rst_in);
  INST_prev_19.reset_RST(ARG_rst_in);
  INST_prev_18.reset_RST(ARG_rst_in);
  INST_prev_17.reset_RST(ARG_rst_in);
  INST_prev_16.reset_RST(ARG_rst_in);
  INST_prev_15.reset_RST(ARG_rst_in);
  INST_prev_14.reset_RST(ARG_rst_in);
  INST_prev_13.reset_RST(ARG_rst_in);
  INST_prev_12.reset_RST(ARG_rst_in);
  INST_prev_11.reset_RST(ARG_rst_in);
  INST_prev_10.reset_RST(ARG_rst_in);
  INST_prev_1.reset_RST(ARG_rst_in);
  INST_prev_0.reset_RST(ARG_rst_in);
  INST_path_ready.reset_RST(ARG_rst_in);
  INST_path_buffer.reset_RST(ARG_rst_in);
  INST_outcome_ready.reset_RST(ARG_rst_in);
  INST_outcome_idx.reset_RST(ARG_rst_in);
  INST_outcome_buffer.reset_RST(ARG_rst_in);
  INST_n_reg.reset_RST(ARG_rst_in);
  INST_n_and_m_loaded.reset_RST(ARG_rst_in);
  INST_max_state_reg.reset_RST(ARG_rst_in);
  INST_max_reg.reset_RST(ARG_rst_in);
  INST_max_path.reset_RST(ARG_rst_in);
  INST_machine_state.reset_RST(ARG_rst_in);
  INST_m_reg.reset_RST(ARG_rst_in);
  INST_loop_done_flag.reset_RST(ARG_rst_in);
  INST_j_ctr.reset_RST(ARG_rst_in);
  INST_init_state.reset_RST(ARG_rst_in);
  INST_init_done_flag.reset_RST(ARG_rst_in);
  INST_i_ctr.reset_RST(ARG_rst_in);
  INST_emission_ready.reset_RST(ARG_rst_in);
  INST_emission_buffer.reset_RST(ARG_rst_in);
  INST_curr_9.reset_RST(ARG_rst_in);
  INST_curr_8.reset_RST(ARG_rst_in);
  INST_curr_7.reset_RST(ARG_rst_in);
  INST_curr_6.reset_RST(ARG_rst_in);
  INST_curr_5.reset_RST(ARG_rst_in);
  INST_curr_4.reset_RST(ARG_rst_in);
  INST_curr_31.reset_RST(ARG_rst_in);
  INST_curr_30.reset_RST(ARG_rst_in);
  INST_curr_3.reset_RST(ARG_rst_in);
  INST_curr_29.reset_RST(ARG_rst_in);
  INST_curr_28.reset_RST(ARG_rst_in);
  INST_curr_27.reset_RST(ARG_rst_in);
  INST_curr_26.reset_RST(ARG_rst_in);
  INST_curr_25.reset_RST(ARG_rst_in);
  INST_curr_24.reset_RST(ARG_rst_in);
  INST_curr_23.reset_RST(ARG_rst_in);
  INST_curr_22.reset_RST(ARG_rst_in);
  INST_curr_21.reset_RST(ARG_rst_in);
  INST_curr_20.reset_RST(ARG_rst_in);
  INST_curr_2.reset_RST(ARG_rst_in);
  INST_curr_19.reset_RST(ARG_rst_in);
  INST_curr_18.reset_RST(ARG_rst_in);
  INST_curr_17.reset_RST(ARG_rst_in);
  INST_curr_16.reset_RST(ARG_rst_in);
  INST_curr_15.reset_RST(ARG_rst_in);
  INST_curr_14.reset_RST(ARG_rst_in);
  INST_curr_13.reset_RST(ARG_rst_in);
  INST_curr_12.reset_RST(ARG_rst_in);
  INST_curr_11.reset_RST(ARG_rst_in);
  INST_curr_10.reset_RST(ARG_rst_in);
  INST_curr_1.reset_RST(ARG_rst_in);
  INST_curr_0.reset_RST(ARG_rst_in);
  INST_bt_t_ctr.reset_RST(ARG_rst_in);
  INST_bt_ready.reset_RST(ARG_rst_in);
  INST_bt_max.reset_RST(ARG_rst_in);
  INST_bt_buffer.reset_RST(ARG_rst_in);
  INST_adder.reset_RST_N(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkViterbi::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkViterbi::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_adder.dump_state(indent + 2u);
  INST_bt_buffer.dump_state(indent + 2u);
  INST_bt_max.dump_state(indent + 2u);
  INST_bt_ready.dump_state(indent + 2u);
  INST_bt_t_ctr.dump_state(indent + 2u);
  INST_curr_0.dump_state(indent + 2u);
  INST_curr_1.dump_state(indent + 2u);
  INST_curr_10.dump_state(indent + 2u);
  INST_curr_11.dump_state(indent + 2u);
  INST_curr_12.dump_state(indent + 2u);
  INST_curr_13.dump_state(indent + 2u);
  INST_curr_14.dump_state(indent + 2u);
  INST_curr_15.dump_state(indent + 2u);
  INST_curr_16.dump_state(indent + 2u);
  INST_curr_17.dump_state(indent + 2u);
  INST_curr_18.dump_state(indent + 2u);
  INST_curr_19.dump_state(indent + 2u);
  INST_curr_2.dump_state(indent + 2u);
  INST_curr_20.dump_state(indent + 2u);
  INST_curr_21.dump_state(indent + 2u);
  INST_curr_22.dump_state(indent + 2u);
  INST_curr_23.dump_state(indent + 2u);
  INST_curr_24.dump_state(indent + 2u);
  INST_curr_25.dump_state(indent + 2u);
  INST_curr_26.dump_state(indent + 2u);
  INST_curr_27.dump_state(indent + 2u);
  INST_curr_28.dump_state(indent + 2u);
  INST_curr_29.dump_state(indent + 2u);
  INST_curr_3.dump_state(indent + 2u);
  INST_curr_30.dump_state(indent + 2u);
  INST_curr_31.dump_state(indent + 2u);
  INST_curr_4.dump_state(indent + 2u);
  INST_curr_5.dump_state(indent + 2u);
  INST_curr_6.dump_state(indent + 2u);
  INST_curr_7.dump_state(indent + 2u);
  INST_curr_8.dump_state(indent + 2u);
  INST_curr_9.dump_state(indent + 2u);
  INST_emission_buffer.dump_state(indent + 2u);
  INST_emission_ready.dump_state(indent + 2u);
  INST_i_ctr.dump_state(indent + 2u);
  INST_init_done_flag.dump_state(indent + 2u);
  INST_init_state.dump_state(indent + 2u);
  INST_j_ctr.dump_state(indent + 2u);
  INST_loop_done_flag.dump_state(indent + 2u);
  INST_m_reg.dump_state(indent + 2u);
  INST_machine_state.dump_state(indent + 2u);
  INST_max_path.dump_state(indent + 2u);
  INST_max_reg.dump_state(indent + 2u);
  INST_max_state_reg.dump_state(indent + 2u);
  INST_n_and_m_loaded.dump_state(indent + 2u);
  INST_n_reg.dump_state(indent + 2u);
  INST_outcome_buffer.dump_state(indent + 2u);
  INST_outcome_idx.dump_state(indent + 2u);
  INST_outcome_ready.dump_state(indent + 2u);
  INST_path_buffer.dump_state(indent + 2u);
  INST_path_ready.dump_state(indent + 2u);
  INST_prev_0.dump_state(indent + 2u);
  INST_prev_1.dump_state(indent + 2u);
  INST_prev_10.dump_state(indent + 2u);
  INST_prev_11.dump_state(indent + 2u);
  INST_prev_12.dump_state(indent + 2u);
  INST_prev_13.dump_state(indent + 2u);
  INST_prev_14.dump_state(indent + 2u);
  INST_prev_15.dump_state(indent + 2u);
  INST_prev_16.dump_state(indent + 2u);
  INST_prev_17.dump_state(indent + 2u);
  INST_prev_18.dump_state(indent + 2u);
  INST_prev_19.dump_state(indent + 2u);
  INST_prev_2.dump_state(indent + 2u);
  INST_prev_20.dump_state(indent + 2u);
  INST_prev_21.dump_state(indent + 2u);
  INST_prev_22.dump_state(indent + 2u);
  INST_prev_23.dump_state(indent + 2u);
  INST_prev_24.dump_state(indent + 2u);
  INST_prev_25.dump_state(indent + 2u);
  INST_prev_26.dump_state(indent + 2u);
  INST_prev_27.dump_state(indent + 2u);
  INST_prev_28.dump_state(indent + 2u);
  INST_prev_29.dump_state(indent + 2u);
  INST_prev_3.dump_state(indent + 2u);
  INST_prev_30.dump_state(indent + 2u);
  INST_prev_31.dump_state(indent + 2u);
  INST_prev_4.dump_state(indent + 2u);
  INST_prev_5.dump_state(indent + 2u);
  INST_prev_6.dump_state(indent + 2u);
  INST_prev_7.dump_state(indent + 2u);
  INST_prev_8.dump_state(indent + 2u);
  INST_prev_9.dump_state(indent + 2u);
  INST_print_state.dump_state(indent + 2u);
  INST_read_bt.dump_state(indent + 2u);
  INST_read_emission.dump_state(indent + 2u);
  INST_read_outcome.dump_state(indent + 2u);
  INST_read_transition.dump_state(indent + 2u);
  INST_reset_machine_flag.dump_state(indent + 2u);
  INST_t_ctr.dump_state(indent + 2u);
  INST_t_start.dump_state(indent + 2u);
  INST_transition_buffer.dump_state(indent + 2u);
  INST_transition_ready.dump_state(indent + 2u);
  INST_write_to_bt_flag.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkViterbi::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 203u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d134", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adder_state_1_done__3___d143", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_emission_ready_8___d58", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d47", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_read_emission_0___d61", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_read_transition_5___d56", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_transition_ready_7___d54", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d141", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adder_state_1_done__3_AND_adder_state_2_done___ETC___d138", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adder_state_1_done__3_AND_adder_state_2_done___ETC___d66", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adder_state_1_done____d23", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adder_state_2_done____d24", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adder_state_3_done____d25", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "data2__h7511", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "data2_dup__h8132", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "data_dup__h8140", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "emission_ready__h5195", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_0___d68", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_10___d89", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_11___d91", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_12___d93", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_13___d95", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_14___d97", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_15___d99", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_16___d101", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_17___d103", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_18___d105", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_19___d107", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_1___d71", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_20___d109", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_21___d111", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_22___d113", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_23___d115", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_24___d117", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_25___d119", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_26___d121", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_27___d123", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_28___d125", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_29___d127", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_2___d73", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_30___d129", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_31___d131", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_3___d75", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_4___d77", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_5___d79", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_6___d81", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_7___d83", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_8___d85", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_EQ_9___d87", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "init_done_flag__h5144", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n_and_m_loaded__h5147", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "outcome_ready__h5283", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "print_state__h12236", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "read_bt__h12507", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "read_emission__h5199", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "read_outcome__h5280", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "read_transition__h5191", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "transition_ready__h5188", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10011", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10079", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10147", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10215", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10283", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10351", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10419", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10487", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10555", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10623", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10691", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10759", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10827", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10895", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10963", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11031", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11099", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11167", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11235", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11303", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11371", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11439", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11507", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11575", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11643", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11711", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11779", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11847", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11915", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11983", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h12051", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h12242", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h12664", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h12668", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h12850", 10u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h12931", 10u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13589", 10u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13591", 10u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h7463", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8112", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9943", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h12241", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h12302", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h13592", 10u);
  num = INST_bt_buffer.dump_VCD_defs(num);
  num = INST_bt_max.dump_VCD_defs(num);
  num = INST_bt_ready.dump_VCD_defs(num);
  num = INST_bt_t_ctr.dump_VCD_defs(num);
  num = INST_curr_0.dump_VCD_defs(num);
  num = INST_curr_1.dump_VCD_defs(num);
  num = INST_curr_10.dump_VCD_defs(num);
  num = INST_curr_11.dump_VCD_defs(num);
  num = INST_curr_12.dump_VCD_defs(num);
  num = INST_curr_13.dump_VCD_defs(num);
  num = INST_curr_14.dump_VCD_defs(num);
  num = INST_curr_15.dump_VCD_defs(num);
  num = INST_curr_16.dump_VCD_defs(num);
  num = INST_curr_17.dump_VCD_defs(num);
  num = INST_curr_18.dump_VCD_defs(num);
  num = INST_curr_19.dump_VCD_defs(num);
  num = INST_curr_2.dump_VCD_defs(num);
  num = INST_curr_20.dump_VCD_defs(num);
  num = INST_curr_21.dump_VCD_defs(num);
  num = INST_curr_22.dump_VCD_defs(num);
  num = INST_curr_23.dump_VCD_defs(num);
  num = INST_curr_24.dump_VCD_defs(num);
  num = INST_curr_25.dump_VCD_defs(num);
  num = INST_curr_26.dump_VCD_defs(num);
  num = INST_curr_27.dump_VCD_defs(num);
  num = INST_curr_28.dump_VCD_defs(num);
  num = INST_curr_29.dump_VCD_defs(num);
  num = INST_curr_3.dump_VCD_defs(num);
  num = INST_curr_30.dump_VCD_defs(num);
  num = INST_curr_31.dump_VCD_defs(num);
  num = INST_curr_4.dump_VCD_defs(num);
  num = INST_curr_5.dump_VCD_defs(num);
  num = INST_curr_6.dump_VCD_defs(num);
  num = INST_curr_7.dump_VCD_defs(num);
  num = INST_curr_8.dump_VCD_defs(num);
  num = INST_curr_9.dump_VCD_defs(num);
  num = INST_emission_buffer.dump_VCD_defs(num);
  num = INST_emission_ready.dump_VCD_defs(num);
  num = INST_i_ctr.dump_VCD_defs(num);
  num = INST_init_done_flag.dump_VCD_defs(num);
  num = INST_init_state.dump_VCD_defs(num);
  num = INST_j_ctr.dump_VCD_defs(num);
  num = INST_loop_done_flag.dump_VCD_defs(num);
  num = INST_m_reg.dump_VCD_defs(num);
  num = INST_machine_state.dump_VCD_defs(num);
  num = INST_max_path.dump_VCD_defs(num);
  num = INST_max_reg.dump_VCD_defs(num);
  num = INST_max_state_reg.dump_VCD_defs(num);
  num = INST_n_and_m_loaded.dump_VCD_defs(num);
  num = INST_n_reg.dump_VCD_defs(num);
  num = INST_outcome_buffer.dump_VCD_defs(num);
  num = INST_outcome_idx.dump_VCD_defs(num);
  num = INST_outcome_ready.dump_VCD_defs(num);
  num = INST_path_buffer.dump_VCD_defs(num);
  num = INST_path_ready.dump_VCD_defs(num);
  num = INST_prev_0.dump_VCD_defs(num);
  num = INST_prev_1.dump_VCD_defs(num);
  num = INST_prev_10.dump_VCD_defs(num);
  num = INST_prev_11.dump_VCD_defs(num);
  num = INST_prev_12.dump_VCD_defs(num);
  num = INST_prev_13.dump_VCD_defs(num);
  num = INST_prev_14.dump_VCD_defs(num);
  num = INST_prev_15.dump_VCD_defs(num);
  num = INST_prev_16.dump_VCD_defs(num);
  num = INST_prev_17.dump_VCD_defs(num);
  num = INST_prev_18.dump_VCD_defs(num);
  num = INST_prev_19.dump_VCD_defs(num);
  num = INST_prev_2.dump_VCD_defs(num);
  num = INST_prev_20.dump_VCD_defs(num);
  num = INST_prev_21.dump_VCD_defs(num);
  num = INST_prev_22.dump_VCD_defs(num);
  num = INST_prev_23.dump_VCD_defs(num);
  num = INST_prev_24.dump_VCD_defs(num);
  num = INST_prev_25.dump_VCD_defs(num);
  num = INST_prev_26.dump_VCD_defs(num);
  num = INST_prev_27.dump_VCD_defs(num);
  num = INST_prev_28.dump_VCD_defs(num);
  num = INST_prev_29.dump_VCD_defs(num);
  num = INST_prev_3.dump_VCD_defs(num);
  num = INST_prev_30.dump_VCD_defs(num);
  num = INST_prev_31.dump_VCD_defs(num);
  num = INST_prev_4.dump_VCD_defs(num);
  num = INST_prev_5.dump_VCD_defs(num);
  num = INST_prev_6.dump_VCD_defs(num);
  num = INST_prev_7.dump_VCD_defs(num);
  num = INST_prev_8.dump_VCD_defs(num);
  num = INST_prev_9.dump_VCD_defs(num);
  num = INST_print_state.dump_VCD_defs(num);
  num = INST_read_bt.dump_VCD_defs(num);
  num = INST_read_emission.dump_VCD_defs(num);
  num = INST_read_outcome.dump_VCD_defs(num);
  num = INST_read_transition.dump_VCD_defs(num);
  num = INST_reset_machine_flag.dump_VCD_defs(num);
  num = INST_t_ctr.dump_VCD_defs(num);
  num = INST_t_start.dump_VCD_defs(num);
  num = INST_transition_buffer.dump_VCD_defs(num);
  num = INST_transition_ready.dump_VCD_defs(num);
  num = INST_write_to_bt_flag.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_adder.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkViterbi::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkViterbi &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkViterbi::vcd_defs(tVCDDumpType dt, MOD_mkViterbi &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 10u);
    vcd_write_x(sim_hdl, num++, 10u);
    vcd_write_x(sim_hdl, num++, 10u);
    vcd_write_x(sim_hdl, num++, 10u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 10u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d134) != DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d134)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d134, 5u);
	backing.DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d134 = DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d134;
      }
      ++num;
      if ((backing.DEF_NOT_adder_state_1_done__3___d143) != DEF_NOT_adder_state_1_done__3___d143)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adder_state_1_done__3___d143, 1u);
	backing.DEF_NOT_adder_state_1_done__3___d143 = DEF_NOT_adder_state_1_done__3___d143;
      }
      ++num;
      if ((backing.DEF_NOT_emission_ready_8___d58) != DEF_NOT_emission_ready_8___d58)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_emission_ready_8___d58, 1u);
	backing.DEF_NOT_emission_ready_8___d58 = DEF_NOT_emission_ready_8___d58;
      }
      ++num;
      if ((backing.DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d47) != DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d47)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d47, 1u);
	backing.DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d47 = DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d47;
      }
      ++num;
      if ((backing.DEF_NOT_read_emission_0___d61) != DEF_NOT_read_emission_0___d61)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_read_emission_0___d61, 1u);
	backing.DEF_NOT_read_emission_0___d61 = DEF_NOT_read_emission_0___d61;
      }
      ++num;
      if ((backing.DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42) != DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42, 1u);
	backing.DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42 = DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42;
      }
      ++num;
      if ((backing.DEF_NOT_read_transition_5___d56) != DEF_NOT_read_transition_5___d56)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_read_transition_5___d56, 1u);
	backing.DEF_NOT_read_transition_5___d56 = DEF_NOT_read_transition_5___d56;
      }
      ++num;
      if ((backing.DEF_NOT_transition_ready_7___d54) != DEF_NOT_transition_ready_7___d54)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_transition_ready_7___d54, 1u);
	backing.DEF_NOT_transition_ready_7___d54 = DEF_NOT_transition_ready_7___d54;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d141) != DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d141)
      {
	vcd_write_val(sim_hdl, num, DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d141, 1u);
	backing.DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d141 = DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d141;
      }
      ++num;
      if ((backing.DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d138) != DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d138)
      {
	vcd_write_val(sim_hdl, num, DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d138, 1u);
	backing.DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d138 = DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d138;
      }
      ++num;
      if ((backing.DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d66) != DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d66)
      {
	vcd_write_val(sim_hdl, num, DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d66, 1u);
	backing.DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d66 = DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d66;
      }
      ++num;
      if ((backing.DEF_adder_state_1_done____d23) != DEF_adder_state_1_done____d23)
      {
	vcd_write_val(sim_hdl, num, DEF_adder_state_1_done____d23, 1u);
	backing.DEF_adder_state_1_done____d23 = DEF_adder_state_1_done____d23;
      }
      ++num;
      if ((backing.DEF_adder_state_2_done____d24) != DEF_adder_state_2_done____d24)
      {
	vcd_write_val(sim_hdl, num, DEF_adder_state_2_done____d24, 1u);
	backing.DEF_adder_state_2_done____d24 = DEF_adder_state_2_done____d24;
      }
      ++num;
      if ((backing.DEF_adder_state_3_done____d25) != DEF_adder_state_3_done____d25)
      {
	vcd_write_val(sim_hdl, num, DEF_adder_state_3_done____d25, 1u);
	backing.DEF_adder_state_3_done____d25 = DEF_adder_state_3_done____d25;
      }
      ++num;
      if ((backing.DEF_data2__h7511) != DEF_data2__h7511)
      {
	vcd_write_val(sim_hdl, num, DEF_data2__h7511, 32u);
	backing.DEF_data2__h7511 = DEF_data2__h7511;
      }
      ++num;
      if ((backing.DEF_data2_dup__h8132) != DEF_data2_dup__h8132)
      {
	vcd_write_val(sim_hdl, num, DEF_data2_dup__h8132, 32u);
	backing.DEF_data2_dup__h8132 = DEF_data2_dup__h8132;
      }
      ++num;
      if ((backing.DEF_data_dup__h8140) != DEF_data_dup__h8140)
      {
	vcd_write_val(sim_hdl, num, DEF_data_dup__h8140, 32u);
	backing.DEF_data_dup__h8140 = DEF_data_dup__h8140;
      }
      ++num;
      if ((backing.DEF_emission_ready__h5195) != DEF_emission_ready__h5195)
      {
	vcd_write_val(sim_hdl, num, DEF_emission_ready__h5195, 1u);
	backing.DEF_emission_ready__h5195 = DEF_emission_ready__h5195;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_0___d68) != DEF_i_ctr_6_EQ_0___d68)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_0___d68, 1u);
	backing.DEF_i_ctr_6_EQ_0___d68 = DEF_i_ctr_6_EQ_0___d68;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_10___d89) != DEF_i_ctr_6_EQ_10___d89)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_10___d89, 1u);
	backing.DEF_i_ctr_6_EQ_10___d89 = DEF_i_ctr_6_EQ_10___d89;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_11___d91) != DEF_i_ctr_6_EQ_11___d91)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_11___d91, 1u);
	backing.DEF_i_ctr_6_EQ_11___d91 = DEF_i_ctr_6_EQ_11___d91;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_12___d93) != DEF_i_ctr_6_EQ_12___d93)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_12___d93, 1u);
	backing.DEF_i_ctr_6_EQ_12___d93 = DEF_i_ctr_6_EQ_12___d93;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_13___d95) != DEF_i_ctr_6_EQ_13___d95)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_13___d95, 1u);
	backing.DEF_i_ctr_6_EQ_13___d95 = DEF_i_ctr_6_EQ_13___d95;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_14___d97) != DEF_i_ctr_6_EQ_14___d97)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_14___d97, 1u);
	backing.DEF_i_ctr_6_EQ_14___d97 = DEF_i_ctr_6_EQ_14___d97;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_15___d99) != DEF_i_ctr_6_EQ_15___d99)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_15___d99, 1u);
	backing.DEF_i_ctr_6_EQ_15___d99 = DEF_i_ctr_6_EQ_15___d99;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_16___d101) != DEF_i_ctr_6_EQ_16___d101)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_16___d101, 1u);
	backing.DEF_i_ctr_6_EQ_16___d101 = DEF_i_ctr_6_EQ_16___d101;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_17___d103) != DEF_i_ctr_6_EQ_17___d103)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_17___d103, 1u);
	backing.DEF_i_ctr_6_EQ_17___d103 = DEF_i_ctr_6_EQ_17___d103;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_18___d105) != DEF_i_ctr_6_EQ_18___d105)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_18___d105, 1u);
	backing.DEF_i_ctr_6_EQ_18___d105 = DEF_i_ctr_6_EQ_18___d105;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_19___d107) != DEF_i_ctr_6_EQ_19___d107)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_19___d107, 1u);
	backing.DEF_i_ctr_6_EQ_19___d107 = DEF_i_ctr_6_EQ_19___d107;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_1___d71) != DEF_i_ctr_6_EQ_1___d71)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_1___d71, 1u);
	backing.DEF_i_ctr_6_EQ_1___d71 = DEF_i_ctr_6_EQ_1___d71;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_20___d109) != DEF_i_ctr_6_EQ_20___d109)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_20___d109, 1u);
	backing.DEF_i_ctr_6_EQ_20___d109 = DEF_i_ctr_6_EQ_20___d109;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_21___d111) != DEF_i_ctr_6_EQ_21___d111)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_21___d111, 1u);
	backing.DEF_i_ctr_6_EQ_21___d111 = DEF_i_ctr_6_EQ_21___d111;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_22___d113) != DEF_i_ctr_6_EQ_22___d113)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_22___d113, 1u);
	backing.DEF_i_ctr_6_EQ_22___d113 = DEF_i_ctr_6_EQ_22___d113;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_23___d115) != DEF_i_ctr_6_EQ_23___d115)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_23___d115, 1u);
	backing.DEF_i_ctr_6_EQ_23___d115 = DEF_i_ctr_6_EQ_23___d115;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_24___d117) != DEF_i_ctr_6_EQ_24___d117)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_24___d117, 1u);
	backing.DEF_i_ctr_6_EQ_24___d117 = DEF_i_ctr_6_EQ_24___d117;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_25___d119) != DEF_i_ctr_6_EQ_25___d119)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_25___d119, 1u);
	backing.DEF_i_ctr_6_EQ_25___d119 = DEF_i_ctr_6_EQ_25___d119;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_26___d121) != DEF_i_ctr_6_EQ_26___d121)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_26___d121, 1u);
	backing.DEF_i_ctr_6_EQ_26___d121 = DEF_i_ctr_6_EQ_26___d121;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_27___d123) != DEF_i_ctr_6_EQ_27___d123)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_27___d123, 1u);
	backing.DEF_i_ctr_6_EQ_27___d123 = DEF_i_ctr_6_EQ_27___d123;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_28___d125) != DEF_i_ctr_6_EQ_28___d125)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_28___d125, 1u);
	backing.DEF_i_ctr_6_EQ_28___d125 = DEF_i_ctr_6_EQ_28___d125;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_29___d127) != DEF_i_ctr_6_EQ_29___d127)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_29___d127, 1u);
	backing.DEF_i_ctr_6_EQ_29___d127 = DEF_i_ctr_6_EQ_29___d127;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_2___d73) != DEF_i_ctr_6_EQ_2___d73)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_2___d73, 1u);
	backing.DEF_i_ctr_6_EQ_2___d73 = DEF_i_ctr_6_EQ_2___d73;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_30___d129) != DEF_i_ctr_6_EQ_30___d129)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_30___d129, 1u);
	backing.DEF_i_ctr_6_EQ_30___d129 = DEF_i_ctr_6_EQ_30___d129;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_31___d131) != DEF_i_ctr_6_EQ_31___d131)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_31___d131, 1u);
	backing.DEF_i_ctr_6_EQ_31___d131 = DEF_i_ctr_6_EQ_31___d131;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_3___d75) != DEF_i_ctr_6_EQ_3___d75)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_3___d75, 1u);
	backing.DEF_i_ctr_6_EQ_3___d75 = DEF_i_ctr_6_EQ_3___d75;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_4___d77) != DEF_i_ctr_6_EQ_4___d77)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_4___d77, 1u);
	backing.DEF_i_ctr_6_EQ_4___d77 = DEF_i_ctr_6_EQ_4___d77;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_5___d79) != DEF_i_ctr_6_EQ_5___d79)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_5___d79, 1u);
	backing.DEF_i_ctr_6_EQ_5___d79 = DEF_i_ctr_6_EQ_5___d79;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_6___d81) != DEF_i_ctr_6_EQ_6___d81)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_6___d81, 1u);
	backing.DEF_i_ctr_6_EQ_6___d81 = DEF_i_ctr_6_EQ_6___d81;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_7___d83) != DEF_i_ctr_6_EQ_7___d83)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_7___d83, 1u);
	backing.DEF_i_ctr_6_EQ_7___d83 = DEF_i_ctr_6_EQ_7___d83;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_8___d85) != DEF_i_ctr_6_EQ_8___d85)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_8___d85, 1u);
	backing.DEF_i_ctr_6_EQ_8___d85 = DEF_i_ctr_6_EQ_8___d85;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_EQ_9___d87) != DEF_i_ctr_6_EQ_9___d87)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_EQ_9___d87, 1u);
	backing.DEF_i_ctr_6_EQ_9___d87 = DEF_i_ctr_6_EQ_9___d87;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29) != DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29, 1u);
	backing.DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29 = DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29;
      }
      ++num;
      if ((backing.DEF_init_done_flag__h5144) != DEF_init_done_flag__h5144)
      {
	vcd_write_val(sim_hdl, num, DEF_init_done_flag__h5144, 1u);
	backing.DEF_init_done_flag__h5144 = DEF_init_done_flag__h5144;
      }
      ++num;
      if ((backing.DEF_n_and_m_loaded__h5147) != DEF_n_and_m_loaded__h5147)
      {
	vcd_write_val(sim_hdl, num, DEF_n_and_m_loaded__h5147, 1u);
	backing.DEF_n_and_m_loaded__h5147 = DEF_n_and_m_loaded__h5147;
      }
      ++num;
      if ((backing.DEF_outcome_ready__h5283) != DEF_outcome_ready__h5283)
      {
	vcd_write_val(sim_hdl, num, DEF_outcome_ready__h5283, 1u);
	backing.DEF_outcome_ready__h5283 = DEF_outcome_ready__h5283;
      }
      ++num;
      if ((backing.DEF_print_state__h12236) != DEF_print_state__h12236)
      {
	vcd_write_val(sim_hdl, num, DEF_print_state__h12236, 2u);
	backing.DEF_print_state__h12236 = DEF_print_state__h12236;
      }
      ++num;
      if ((backing.DEF_read_bt__h12507) != DEF_read_bt__h12507)
      {
	vcd_write_val(sim_hdl, num, DEF_read_bt__h12507, 1u);
	backing.DEF_read_bt__h12507 = DEF_read_bt__h12507;
      }
      ++num;
      if ((backing.DEF_read_emission__h5199) != DEF_read_emission__h5199)
      {
	vcd_write_val(sim_hdl, num, DEF_read_emission__h5199, 1u);
	backing.DEF_read_emission__h5199 = DEF_read_emission__h5199;
      }
      ++num;
      if ((backing.DEF_read_outcome__h5280) != DEF_read_outcome__h5280)
      {
	vcd_write_val(sim_hdl, num, DEF_read_outcome__h5280, 1u);
	backing.DEF_read_outcome__h5280 = DEF_read_outcome__h5280;
      }
      ++num;
      if ((backing.DEF_read_transition__h5191) != DEF_read_transition__h5191)
      {
	vcd_write_val(sim_hdl, num, DEF_read_transition__h5191, 1u);
	backing.DEF_read_transition__h5191 = DEF_read_transition__h5191;
      }
      ++num;
      if ((backing.DEF_transition_ready__h5188) != DEF_transition_ready__h5188)
      {
	vcd_write_val(sim_hdl, num, DEF_transition_ready__h5188, 1u);
	backing.DEF_transition_ready__h5188 = DEF_transition_ready__h5188;
      }
      ++num;
      if ((backing.DEF_x__h10011) != DEF_x__h10011)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10011, 32u);
	backing.DEF_x__h10011 = DEF_x__h10011;
      }
      ++num;
      if ((backing.DEF_x__h10079) != DEF_x__h10079)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10079, 32u);
	backing.DEF_x__h10079 = DEF_x__h10079;
      }
      ++num;
      if ((backing.DEF_x__h10147) != DEF_x__h10147)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10147, 32u);
	backing.DEF_x__h10147 = DEF_x__h10147;
      }
      ++num;
      if ((backing.DEF_x__h10215) != DEF_x__h10215)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10215, 32u);
	backing.DEF_x__h10215 = DEF_x__h10215;
      }
      ++num;
      if ((backing.DEF_x__h10283) != DEF_x__h10283)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10283, 32u);
	backing.DEF_x__h10283 = DEF_x__h10283;
      }
      ++num;
      if ((backing.DEF_x__h10351) != DEF_x__h10351)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10351, 32u);
	backing.DEF_x__h10351 = DEF_x__h10351;
      }
      ++num;
      if ((backing.DEF_x__h10419) != DEF_x__h10419)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10419, 32u);
	backing.DEF_x__h10419 = DEF_x__h10419;
      }
      ++num;
      if ((backing.DEF_x__h10487) != DEF_x__h10487)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10487, 32u);
	backing.DEF_x__h10487 = DEF_x__h10487;
      }
      ++num;
      if ((backing.DEF_x__h10555) != DEF_x__h10555)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10555, 32u);
	backing.DEF_x__h10555 = DEF_x__h10555;
      }
      ++num;
      if ((backing.DEF_x__h10623) != DEF_x__h10623)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10623, 32u);
	backing.DEF_x__h10623 = DEF_x__h10623;
      }
      ++num;
      if ((backing.DEF_x__h10691) != DEF_x__h10691)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10691, 32u);
	backing.DEF_x__h10691 = DEF_x__h10691;
      }
      ++num;
      if ((backing.DEF_x__h10759) != DEF_x__h10759)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10759, 32u);
	backing.DEF_x__h10759 = DEF_x__h10759;
      }
      ++num;
      if ((backing.DEF_x__h10827) != DEF_x__h10827)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10827, 32u);
	backing.DEF_x__h10827 = DEF_x__h10827;
      }
      ++num;
      if ((backing.DEF_x__h10895) != DEF_x__h10895)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10895, 32u);
	backing.DEF_x__h10895 = DEF_x__h10895;
      }
      ++num;
      if ((backing.DEF_x__h10963) != DEF_x__h10963)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10963, 32u);
	backing.DEF_x__h10963 = DEF_x__h10963;
      }
      ++num;
      if ((backing.DEF_x__h11031) != DEF_x__h11031)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11031, 32u);
	backing.DEF_x__h11031 = DEF_x__h11031;
      }
      ++num;
      if ((backing.DEF_x__h11099) != DEF_x__h11099)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11099, 32u);
	backing.DEF_x__h11099 = DEF_x__h11099;
      }
      ++num;
      if ((backing.DEF_x__h11167) != DEF_x__h11167)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11167, 32u);
	backing.DEF_x__h11167 = DEF_x__h11167;
      }
      ++num;
      if ((backing.DEF_x__h11235) != DEF_x__h11235)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11235, 32u);
	backing.DEF_x__h11235 = DEF_x__h11235;
      }
      ++num;
      if ((backing.DEF_x__h11303) != DEF_x__h11303)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11303, 32u);
	backing.DEF_x__h11303 = DEF_x__h11303;
      }
      ++num;
      if ((backing.DEF_x__h11371) != DEF_x__h11371)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11371, 32u);
	backing.DEF_x__h11371 = DEF_x__h11371;
      }
      ++num;
      if ((backing.DEF_x__h11439) != DEF_x__h11439)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11439, 32u);
	backing.DEF_x__h11439 = DEF_x__h11439;
      }
      ++num;
      if ((backing.DEF_x__h11507) != DEF_x__h11507)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11507, 32u);
	backing.DEF_x__h11507 = DEF_x__h11507;
      }
      ++num;
      if ((backing.DEF_x__h11575) != DEF_x__h11575)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11575, 32u);
	backing.DEF_x__h11575 = DEF_x__h11575;
      }
      ++num;
      if ((backing.DEF_x__h11643) != DEF_x__h11643)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11643, 32u);
	backing.DEF_x__h11643 = DEF_x__h11643;
      }
      ++num;
      if ((backing.DEF_x__h11711) != DEF_x__h11711)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11711, 32u);
	backing.DEF_x__h11711 = DEF_x__h11711;
      }
      ++num;
      if ((backing.DEF_x__h11779) != DEF_x__h11779)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11779, 32u);
	backing.DEF_x__h11779 = DEF_x__h11779;
      }
      ++num;
      if ((backing.DEF_x__h11847) != DEF_x__h11847)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11847, 32u);
	backing.DEF_x__h11847 = DEF_x__h11847;
      }
      ++num;
      if ((backing.DEF_x__h11915) != DEF_x__h11915)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11915, 32u);
	backing.DEF_x__h11915 = DEF_x__h11915;
      }
      ++num;
      if ((backing.DEF_x__h11983) != DEF_x__h11983)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11983, 32u);
	backing.DEF_x__h11983 = DEF_x__h11983;
      }
      ++num;
      if ((backing.DEF_x__h12051) != DEF_x__h12051)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h12051, 32u);
	backing.DEF_x__h12051 = DEF_x__h12051;
      }
      ++num;
      if ((backing.DEF_x__h12242) != DEF_x__h12242)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h12242, 5u);
	backing.DEF_x__h12242 = DEF_x__h12242;
      }
      ++num;
      if ((backing.DEF_x__h12664) != DEF_x__h12664)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h12664, 5u);
	backing.DEF_x__h12664 = DEF_x__h12664;
      }
      ++num;
      if ((backing.DEF_x__h12668) != DEF_x__h12668)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h12668, 5u);
	backing.DEF_x__h12668 = DEF_x__h12668;
      }
      ++num;
      if ((backing.DEF_x__h12850) != DEF_x__h12850)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h12850, 10u);
	backing.DEF_x__h12850 = DEF_x__h12850;
      }
      ++num;
      if ((backing.DEF_x__h12931) != DEF_x__h12931)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h12931, 10u);
	backing.DEF_x__h12931 = DEF_x__h12931;
      }
      ++num;
      if ((backing.DEF_x__h13589) != DEF_x__h13589)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13589, 10u);
	backing.DEF_x__h13589 = DEF_x__h13589;
      }
      ++num;
      if ((backing.DEF_x__h13591) != DEF_x__h13591)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13591, 10u);
	backing.DEF_x__h13591 = DEF_x__h13591;
      }
      ++num;
      if ((backing.DEF_x__h7463) != DEF_x__h7463)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h7463, 32u);
	backing.DEF_x__h7463 = DEF_x__h7463;
      }
      ++num;
      if ((backing.DEF_x__h8112) != DEF_x__h8112)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8112, 5u);
	backing.DEF_x__h8112 = DEF_x__h8112;
      }
      ++num;
      if ((backing.DEF_x__h9943) != DEF_x__h9943)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9943, 32u);
	backing.DEF_x__h9943 = DEF_x__h9943;
      }
      ++num;
      if ((backing.DEF_y__h12241) != DEF_y__h12241)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h12241, 5u);
	backing.DEF_y__h12241 = DEF_y__h12241;
      }
      ++num;
      if ((backing.DEF_y__h12302) != DEF_y__h12302)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h12302, 32u);
	backing.DEF_y__h12302 = DEF_y__h12302;
      }
      ++num;
      if ((backing.DEF_y__h13592) != DEF_y__h13592)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h13592, 10u);
	backing.DEF_y__h13592 = DEF_y__h13592;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d134, 5u);
      backing.DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d134 = DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d134;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adder_state_1_done__3___d143, 1u);
      backing.DEF_NOT_adder_state_1_done__3___d143 = DEF_NOT_adder_state_1_done__3___d143;
      vcd_write_val(sim_hdl, num++, DEF_NOT_emission_ready_8___d58, 1u);
      backing.DEF_NOT_emission_ready_8___d58 = DEF_NOT_emission_ready_8___d58;
      vcd_write_val(sim_hdl, num++, DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d47, 1u);
      backing.DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d47 = DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d47;
      vcd_write_val(sim_hdl, num++, DEF_NOT_read_emission_0___d61, 1u);
      backing.DEF_NOT_read_emission_0___d61 = DEF_NOT_read_emission_0___d61;
      vcd_write_val(sim_hdl, num++, DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42, 1u);
      backing.DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42 = DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42;
      vcd_write_val(sim_hdl, num++, DEF_NOT_read_transition_5___d56, 1u);
      backing.DEF_NOT_read_transition_5___d56 = DEF_NOT_read_transition_5___d56;
      vcd_write_val(sim_hdl, num++, DEF_NOT_transition_ready_7___d54, 1u);
      backing.DEF_NOT_transition_ready_7___d54 = DEF_NOT_transition_ready_7___d54;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d141, 1u);
      backing.DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d141 = DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d141;
      vcd_write_val(sim_hdl, num++, DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d138, 1u);
      backing.DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d138 = DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d138;
      vcd_write_val(sim_hdl, num++, DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d66, 1u);
      backing.DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d66 = DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d66;
      vcd_write_val(sim_hdl, num++, DEF_adder_state_1_done____d23, 1u);
      backing.DEF_adder_state_1_done____d23 = DEF_adder_state_1_done____d23;
      vcd_write_val(sim_hdl, num++, DEF_adder_state_2_done____d24, 1u);
      backing.DEF_adder_state_2_done____d24 = DEF_adder_state_2_done____d24;
      vcd_write_val(sim_hdl, num++, DEF_adder_state_3_done____d25, 1u);
      backing.DEF_adder_state_3_done____d25 = DEF_adder_state_3_done____d25;
      vcd_write_val(sim_hdl, num++, DEF_data2__h7511, 32u);
      backing.DEF_data2__h7511 = DEF_data2__h7511;
      vcd_write_val(sim_hdl, num++, DEF_data2_dup__h8132, 32u);
      backing.DEF_data2_dup__h8132 = DEF_data2_dup__h8132;
      vcd_write_val(sim_hdl, num++, DEF_data_dup__h8140, 32u);
      backing.DEF_data_dup__h8140 = DEF_data_dup__h8140;
      vcd_write_val(sim_hdl, num++, DEF_emission_ready__h5195, 1u);
      backing.DEF_emission_ready__h5195 = DEF_emission_ready__h5195;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_0___d68, 1u);
      backing.DEF_i_ctr_6_EQ_0___d68 = DEF_i_ctr_6_EQ_0___d68;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_10___d89, 1u);
      backing.DEF_i_ctr_6_EQ_10___d89 = DEF_i_ctr_6_EQ_10___d89;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_11___d91, 1u);
      backing.DEF_i_ctr_6_EQ_11___d91 = DEF_i_ctr_6_EQ_11___d91;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_12___d93, 1u);
      backing.DEF_i_ctr_6_EQ_12___d93 = DEF_i_ctr_6_EQ_12___d93;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_13___d95, 1u);
      backing.DEF_i_ctr_6_EQ_13___d95 = DEF_i_ctr_6_EQ_13___d95;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_14___d97, 1u);
      backing.DEF_i_ctr_6_EQ_14___d97 = DEF_i_ctr_6_EQ_14___d97;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_15___d99, 1u);
      backing.DEF_i_ctr_6_EQ_15___d99 = DEF_i_ctr_6_EQ_15___d99;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_16___d101, 1u);
      backing.DEF_i_ctr_6_EQ_16___d101 = DEF_i_ctr_6_EQ_16___d101;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_17___d103, 1u);
      backing.DEF_i_ctr_6_EQ_17___d103 = DEF_i_ctr_6_EQ_17___d103;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_18___d105, 1u);
      backing.DEF_i_ctr_6_EQ_18___d105 = DEF_i_ctr_6_EQ_18___d105;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_19___d107, 1u);
      backing.DEF_i_ctr_6_EQ_19___d107 = DEF_i_ctr_6_EQ_19___d107;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_1___d71, 1u);
      backing.DEF_i_ctr_6_EQ_1___d71 = DEF_i_ctr_6_EQ_1___d71;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_20___d109, 1u);
      backing.DEF_i_ctr_6_EQ_20___d109 = DEF_i_ctr_6_EQ_20___d109;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_21___d111, 1u);
      backing.DEF_i_ctr_6_EQ_21___d111 = DEF_i_ctr_6_EQ_21___d111;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_22___d113, 1u);
      backing.DEF_i_ctr_6_EQ_22___d113 = DEF_i_ctr_6_EQ_22___d113;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_23___d115, 1u);
      backing.DEF_i_ctr_6_EQ_23___d115 = DEF_i_ctr_6_EQ_23___d115;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_24___d117, 1u);
      backing.DEF_i_ctr_6_EQ_24___d117 = DEF_i_ctr_6_EQ_24___d117;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_25___d119, 1u);
      backing.DEF_i_ctr_6_EQ_25___d119 = DEF_i_ctr_6_EQ_25___d119;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_26___d121, 1u);
      backing.DEF_i_ctr_6_EQ_26___d121 = DEF_i_ctr_6_EQ_26___d121;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_27___d123, 1u);
      backing.DEF_i_ctr_6_EQ_27___d123 = DEF_i_ctr_6_EQ_27___d123;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_28___d125, 1u);
      backing.DEF_i_ctr_6_EQ_28___d125 = DEF_i_ctr_6_EQ_28___d125;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_29___d127, 1u);
      backing.DEF_i_ctr_6_EQ_29___d127 = DEF_i_ctr_6_EQ_29___d127;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_2___d73, 1u);
      backing.DEF_i_ctr_6_EQ_2___d73 = DEF_i_ctr_6_EQ_2___d73;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_30___d129, 1u);
      backing.DEF_i_ctr_6_EQ_30___d129 = DEF_i_ctr_6_EQ_30___d129;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_31___d131, 1u);
      backing.DEF_i_ctr_6_EQ_31___d131 = DEF_i_ctr_6_EQ_31___d131;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_3___d75, 1u);
      backing.DEF_i_ctr_6_EQ_3___d75 = DEF_i_ctr_6_EQ_3___d75;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_4___d77, 1u);
      backing.DEF_i_ctr_6_EQ_4___d77 = DEF_i_ctr_6_EQ_4___d77;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_5___d79, 1u);
      backing.DEF_i_ctr_6_EQ_5___d79 = DEF_i_ctr_6_EQ_5___d79;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_6___d81, 1u);
      backing.DEF_i_ctr_6_EQ_6___d81 = DEF_i_ctr_6_EQ_6___d81;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_7___d83, 1u);
      backing.DEF_i_ctr_6_EQ_7___d83 = DEF_i_ctr_6_EQ_7___d83;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_8___d85, 1u);
      backing.DEF_i_ctr_6_EQ_8___d85 = DEF_i_ctr_6_EQ_8___d85;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_EQ_9___d87, 1u);
      backing.DEF_i_ctr_6_EQ_9___d87 = DEF_i_ctr_6_EQ_9___d87;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29, 1u);
      backing.DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29 = DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29;
      vcd_write_val(sim_hdl, num++, DEF_init_done_flag__h5144, 1u);
      backing.DEF_init_done_flag__h5144 = DEF_init_done_flag__h5144;
      vcd_write_val(sim_hdl, num++, DEF_n_and_m_loaded__h5147, 1u);
      backing.DEF_n_and_m_loaded__h5147 = DEF_n_and_m_loaded__h5147;
      vcd_write_val(sim_hdl, num++, DEF_outcome_ready__h5283, 1u);
      backing.DEF_outcome_ready__h5283 = DEF_outcome_ready__h5283;
      vcd_write_val(sim_hdl, num++, DEF_print_state__h12236, 2u);
      backing.DEF_print_state__h12236 = DEF_print_state__h12236;
      vcd_write_val(sim_hdl, num++, DEF_read_bt__h12507, 1u);
      backing.DEF_read_bt__h12507 = DEF_read_bt__h12507;
      vcd_write_val(sim_hdl, num++, DEF_read_emission__h5199, 1u);
      backing.DEF_read_emission__h5199 = DEF_read_emission__h5199;
      vcd_write_val(sim_hdl, num++, DEF_read_outcome__h5280, 1u);
      backing.DEF_read_outcome__h5280 = DEF_read_outcome__h5280;
      vcd_write_val(sim_hdl, num++, DEF_read_transition__h5191, 1u);
      backing.DEF_read_transition__h5191 = DEF_read_transition__h5191;
      vcd_write_val(sim_hdl, num++, DEF_transition_ready__h5188, 1u);
      backing.DEF_transition_ready__h5188 = DEF_transition_ready__h5188;
      vcd_write_val(sim_hdl, num++, DEF_x__h10011, 32u);
      backing.DEF_x__h10011 = DEF_x__h10011;
      vcd_write_val(sim_hdl, num++, DEF_x__h10079, 32u);
      backing.DEF_x__h10079 = DEF_x__h10079;
      vcd_write_val(sim_hdl, num++, DEF_x__h10147, 32u);
      backing.DEF_x__h10147 = DEF_x__h10147;
      vcd_write_val(sim_hdl, num++, DEF_x__h10215, 32u);
      backing.DEF_x__h10215 = DEF_x__h10215;
      vcd_write_val(sim_hdl, num++, DEF_x__h10283, 32u);
      backing.DEF_x__h10283 = DEF_x__h10283;
      vcd_write_val(sim_hdl, num++, DEF_x__h10351, 32u);
      backing.DEF_x__h10351 = DEF_x__h10351;
      vcd_write_val(sim_hdl, num++, DEF_x__h10419, 32u);
      backing.DEF_x__h10419 = DEF_x__h10419;
      vcd_write_val(sim_hdl, num++, DEF_x__h10487, 32u);
      backing.DEF_x__h10487 = DEF_x__h10487;
      vcd_write_val(sim_hdl, num++, DEF_x__h10555, 32u);
      backing.DEF_x__h10555 = DEF_x__h10555;
      vcd_write_val(sim_hdl, num++, DEF_x__h10623, 32u);
      backing.DEF_x__h10623 = DEF_x__h10623;
      vcd_write_val(sim_hdl, num++, DEF_x__h10691, 32u);
      backing.DEF_x__h10691 = DEF_x__h10691;
      vcd_write_val(sim_hdl, num++, DEF_x__h10759, 32u);
      backing.DEF_x__h10759 = DEF_x__h10759;
      vcd_write_val(sim_hdl, num++, DEF_x__h10827, 32u);
      backing.DEF_x__h10827 = DEF_x__h10827;
      vcd_write_val(sim_hdl, num++, DEF_x__h10895, 32u);
      backing.DEF_x__h10895 = DEF_x__h10895;
      vcd_write_val(sim_hdl, num++, DEF_x__h10963, 32u);
      backing.DEF_x__h10963 = DEF_x__h10963;
      vcd_write_val(sim_hdl, num++, DEF_x__h11031, 32u);
      backing.DEF_x__h11031 = DEF_x__h11031;
      vcd_write_val(sim_hdl, num++, DEF_x__h11099, 32u);
      backing.DEF_x__h11099 = DEF_x__h11099;
      vcd_write_val(sim_hdl, num++, DEF_x__h11167, 32u);
      backing.DEF_x__h11167 = DEF_x__h11167;
      vcd_write_val(sim_hdl, num++, DEF_x__h11235, 32u);
      backing.DEF_x__h11235 = DEF_x__h11235;
      vcd_write_val(sim_hdl, num++, DEF_x__h11303, 32u);
      backing.DEF_x__h11303 = DEF_x__h11303;
      vcd_write_val(sim_hdl, num++, DEF_x__h11371, 32u);
      backing.DEF_x__h11371 = DEF_x__h11371;
      vcd_write_val(sim_hdl, num++, DEF_x__h11439, 32u);
      backing.DEF_x__h11439 = DEF_x__h11439;
      vcd_write_val(sim_hdl, num++, DEF_x__h11507, 32u);
      backing.DEF_x__h11507 = DEF_x__h11507;
      vcd_write_val(sim_hdl, num++, DEF_x__h11575, 32u);
      backing.DEF_x__h11575 = DEF_x__h11575;
      vcd_write_val(sim_hdl, num++, DEF_x__h11643, 32u);
      backing.DEF_x__h11643 = DEF_x__h11643;
      vcd_write_val(sim_hdl, num++, DEF_x__h11711, 32u);
      backing.DEF_x__h11711 = DEF_x__h11711;
      vcd_write_val(sim_hdl, num++, DEF_x__h11779, 32u);
      backing.DEF_x__h11779 = DEF_x__h11779;
      vcd_write_val(sim_hdl, num++, DEF_x__h11847, 32u);
      backing.DEF_x__h11847 = DEF_x__h11847;
      vcd_write_val(sim_hdl, num++, DEF_x__h11915, 32u);
      backing.DEF_x__h11915 = DEF_x__h11915;
      vcd_write_val(sim_hdl, num++, DEF_x__h11983, 32u);
      backing.DEF_x__h11983 = DEF_x__h11983;
      vcd_write_val(sim_hdl, num++, DEF_x__h12051, 32u);
      backing.DEF_x__h12051 = DEF_x__h12051;
      vcd_write_val(sim_hdl, num++, DEF_x__h12242, 5u);
      backing.DEF_x__h12242 = DEF_x__h12242;
      vcd_write_val(sim_hdl, num++, DEF_x__h12664, 5u);
      backing.DEF_x__h12664 = DEF_x__h12664;
      vcd_write_val(sim_hdl, num++, DEF_x__h12668, 5u);
      backing.DEF_x__h12668 = DEF_x__h12668;
      vcd_write_val(sim_hdl, num++, DEF_x__h12850, 10u);
      backing.DEF_x__h12850 = DEF_x__h12850;
      vcd_write_val(sim_hdl, num++, DEF_x__h12931, 10u);
      backing.DEF_x__h12931 = DEF_x__h12931;
      vcd_write_val(sim_hdl, num++, DEF_x__h13589, 10u);
      backing.DEF_x__h13589 = DEF_x__h13589;
      vcd_write_val(sim_hdl, num++, DEF_x__h13591, 10u);
      backing.DEF_x__h13591 = DEF_x__h13591;
      vcd_write_val(sim_hdl, num++, DEF_x__h7463, 32u);
      backing.DEF_x__h7463 = DEF_x__h7463;
      vcd_write_val(sim_hdl, num++, DEF_x__h8112, 5u);
      backing.DEF_x__h8112 = DEF_x__h8112;
      vcd_write_val(sim_hdl, num++, DEF_x__h9943, 32u);
      backing.DEF_x__h9943 = DEF_x__h9943;
      vcd_write_val(sim_hdl, num++, DEF_y__h12241, 5u);
      backing.DEF_y__h12241 = DEF_y__h12241;
      vcd_write_val(sim_hdl, num++, DEF_y__h12302, 32u);
      backing.DEF_y__h12302 = DEF_y__h12302;
      vcd_write_val(sim_hdl, num++, DEF_y__h13592, 10u);
      backing.DEF_y__h13592 = DEF_y__h13592;
    }
}

void MOD_mkViterbi::vcd_prims(tVCDDumpType dt, MOD_mkViterbi &backing)
{
  INST_bt_buffer.dump_VCD(dt, backing.INST_bt_buffer);
  INST_bt_max.dump_VCD(dt, backing.INST_bt_max);
  INST_bt_ready.dump_VCD(dt, backing.INST_bt_ready);
  INST_bt_t_ctr.dump_VCD(dt, backing.INST_bt_t_ctr);
  INST_curr_0.dump_VCD(dt, backing.INST_curr_0);
  INST_curr_1.dump_VCD(dt, backing.INST_curr_1);
  INST_curr_10.dump_VCD(dt, backing.INST_curr_10);
  INST_curr_11.dump_VCD(dt, backing.INST_curr_11);
  INST_curr_12.dump_VCD(dt, backing.INST_curr_12);
  INST_curr_13.dump_VCD(dt, backing.INST_curr_13);
  INST_curr_14.dump_VCD(dt, backing.INST_curr_14);
  INST_curr_15.dump_VCD(dt, backing.INST_curr_15);
  INST_curr_16.dump_VCD(dt, backing.INST_curr_16);
  INST_curr_17.dump_VCD(dt, backing.INST_curr_17);
  INST_curr_18.dump_VCD(dt, backing.INST_curr_18);
  INST_curr_19.dump_VCD(dt, backing.INST_curr_19);
  INST_curr_2.dump_VCD(dt, backing.INST_curr_2);
  INST_curr_20.dump_VCD(dt, backing.INST_curr_20);
  INST_curr_21.dump_VCD(dt, backing.INST_curr_21);
  INST_curr_22.dump_VCD(dt, backing.INST_curr_22);
  INST_curr_23.dump_VCD(dt, backing.INST_curr_23);
  INST_curr_24.dump_VCD(dt, backing.INST_curr_24);
  INST_curr_25.dump_VCD(dt, backing.INST_curr_25);
  INST_curr_26.dump_VCD(dt, backing.INST_curr_26);
  INST_curr_27.dump_VCD(dt, backing.INST_curr_27);
  INST_curr_28.dump_VCD(dt, backing.INST_curr_28);
  INST_curr_29.dump_VCD(dt, backing.INST_curr_29);
  INST_curr_3.dump_VCD(dt, backing.INST_curr_3);
  INST_curr_30.dump_VCD(dt, backing.INST_curr_30);
  INST_curr_31.dump_VCD(dt, backing.INST_curr_31);
  INST_curr_4.dump_VCD(dt, backing.INST_curr_4);
  INST_curr_5.dump_VCD(dt, backing.INST_curr_5);
  INST_curr_6.dump_VCD(dt, backing.INST_curr_6);
  INST_curr_7.dump_VCD(dt, backing.INST_curr_7);
  INST_curr_8.dump_VCD(dt, backing.INST_curr_8);
  INST_curr_9.dump_VCD(dt, backing.INST_curr_9);
  INST_emission_buffer.dump_VCD(dt, backing.INST_emission_buffer);
  INST_emission_ready.dump_VCD(dt, backing.INST_emission_ready);
  INST_i_ctr.dump_VCD(dt, backing.INST_i_ctr);
  INST_init_done_flag.dump_VCD(dt, backing.INST_init_done_flag);
  INST_init_state.dump_VCD(dt, backing.INST_init_state);
  INST_j_ctr.dump_VCD(dt, backing.INST_j_ctr);
  INST_loop_done_flag.dump_VCD(dt, backing.INST_loop_done_flag);
  INST_m_reg.dump_VCD(dt, backing.INST_m_reg);
  INST_machine_state.dump_VCD(dt, backing.INST_machine_state);
  INST_max_path.dump_VCD(dt, backing.INST_max_path);
  INST_max_reg.dump_VCD(dt, backing.INST_max_reg);
  INST_max_state_reg.dump_VCD(dt, backing.INST_max_state_reg);
  INST_n_and_m_loaded.dump_VCD(dt, backing.INST_n_and_m_loaded);
  INST_n_reg.dump_VCD(dt, backing.INST_n_reg);
  INST_outcome_buffer.dump_VCD(dt, backing.INST_outcome_buffer);
  INST_outcome_idx.dump_VCD(dt, backing.INST_outcome_idx);
  INST_outcome_ready.dump_VCD(dt, backing.INST_outcome_ready);
  INST_path_buffer.dump_VCD(dt, backing.INST_path_buffer);
  INST_path_ready.dump_VCD(dt, backing.INST_path_ready);
  INST_prev_0.dump_VCD(dt, backing.INST_prev_0);
  INST_prev_1.dump_VCD(dt, backing.INST_prev_1);
  INST_prev_10.dump_VCD(dt, backing.INST_prev_10);
  INST_prev_11.dump_VCD(dt, backing.INST_prev_11);
  INST_prev_12.dump_VCD(dt, backing.INST_prev_12);
  INST_prev_13.dump_VCD(dt, backing.INST_prev_13);
  INST_prev_14.dump_VCD(dt, backing.INST_prev_14);
  INST_prev_15.dump_VCD(dt, backing.INST_prev_15);
  INST_prev_16.dump_VCD(dt, backing.INST_prev_16);
  INST_prev_17.dump_VCD(dt, backing.INST_prev_17);
  INST_prev_18.dump_VCD(dt, backing.INST_prev_18);
  INST_prev_19.dump_VCD(dt, backing.INST_prev_19);
  INST_prev_2.dump_VCD(dt, backing.INST_prev_2);
  INST_prev_20.dump_VCD(dt, backing.INST_prev_20);
  INST_prev_21.dump_VCD(dt, backing.INST_prev_21);
  INST_prev_22.dump_VCD(dt, backing.INST_prev_22);
  INST_prev_23.dump_VCD(dt, backing.INST_prev_23);
  INST_prev_24.dump_VCD(dt, backing.INST_prev_24);
  INST_prev_25.dump_VCD(dt, backing.INST_prev_25);
  INST_prev_26.dump_VCD(dt, backing.INST_prev_26);
  INST_prev_27.dump_VCD(dt, backing.INST_prev_27);
  INST_prev_28.dump_VCD(dt, backing.INST_prev_28);
  INST_prev_29.dump_VCD(dt, backing.INST_prev_29);
  INST_prev_3.dump_VCD(dt, backing.INST_prev_3);
  INST_prev_30.dump_VCD(dt, backing.INST_prev_30);
  INST_prev_31.dump_VCD(dt, backing.INST_prev_31);
  INST_prev_4.dump_VCD(dt, backing.INST_prev_4);
  INST_prev_5.dump_VCD(dt, backing.INST_prev_5);
  INST_prev_6.dump_VCD(dt, backing.INST_prev_6);
  INST_prev_7.dump_VCD(dt, backing.INST_prev_7);
  INST_prev_8.dump_VCD(dt, backing.INST_prev_8);
  INST_prev_9.dump_VCD(dt, backing.INST_prev_9);
  INST_print_state.dump_VCD(dt, backing.INST_print_state);
  INST_read_bt.dump_VCD(dt, backing.INST_read_bt);
  INST_read_emission.dump_VCD(dt, backing.INST_read_emission);
  INST_read_outcome.dump_VCD(dt, backing.INST_read_outcome);
  INST_read_transition.dump_VCD(dt, backing.INST_read_transition);
  INST_reset_machine_flag.dump_VCD(dt, backing.INST_reset_machine_flag);
  INST_t_ctr.dump_VCD(dt, backing.INST_t_ctr);
  INST_t_start.dump_VCD(dt, backing.INST_t_start);
  INST_transition_buffer.dump_VCD(dt, backing.INST_transition_buffer);
  INST_transition_ready.dump_VCD(dt, backing.INST_transition_ready);
  INST_write_to_bt_flag.dump_VCD(dt, backing.INST_write_to_bt_flag);
}

void MOD_mkViterbi::vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkViterbi &backing)
{
  INST_adder.dump_VCD(dt, levels, backing.INST_adder);
}
