// Seed: 1614522626
module module_0 (
    output supply1 id_0
);
  wire id_2;
  ;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wand id_4,
    input tri0 id_5,
    output wor id_6,
    input wire id_7,
    input uwire id_8,
    output supply1 id_9,
    input tri0 id_10,
    input wor id_11
    , id_14,
    output supply0 id_12
    , id_15
);
  wire  id_16;
  logic id_17;
  ;
  module_0 modCall_1 (id_6);
  logic id_18;
endmodule
