verilator -cc --exe -x-assign fast -Wall --assert --coverage-line -Wno-WIDTHEXPAND -Wno-BLKSEQ -Wno-VARHIDDEN -Wno-WIDTHTRUNC -Wno-UNUSEDSIGNAL -f input.vc top_module.v sim-main.cpp rfuzz-harness.cpp
- V e r i l a t i o n   R e p o r t: Verilator 5.032 2025-01-01 rev UNKNOWN.REV
- Verilator: Built from 0.000 MB sources in 0 modules, into 0.000 MB in 0 C++ files needing 0.000 MB
- Verilator: Walltime 0.001 s (elab=0.000, cvt=0.000, bld=0.000); cpu 0.001 s on 1 threads
cd obj_dir && make -f Vtop_module.mk
make[1]: Nothing to be done for `default'.
obj_dir/Vtop_module
input_vars:
top->reset = 0x0
At 0 clock cycle of 16, top->q = 0x0, expected = 0x1
input_vars:
top->reset = 0x0
At 1 clock cycle of 16, top->q = 0x1, expected = 0x2
input_vars:
top->reset = 0x0
At 2 clock cycle of 16, top->q = 0x2, expected = 0x3
input_vars:
top->reset = 0x0
At 3 clock cycle of 16, top->q = 0x3, expected = 0x4
input_vars:
top->reset = 0x0
At 4 clock cycle of 16, top->q = 0x4, expected = 0x5
input_vars:
top->reset = 0x0
At 5 clock cycle of 16, top->q = 0x5, expected = 0x6
input_vars:
top->reset = 0x0
At 6 clock cycle of 16, top->q = 0x6, expected = 0x7
input_vars:
top->reset = 0x0
At 7 clock cycle of 16, top->q = 0x7, expected = 0x8
input_vars:
top->reset = 0x0
At 8 clock cycle of 16, top->q = 0x8, expected = 0x9
input_vars:
top->reset = 0x0
At 9 clock cycle of 16, top->q = 0x9, expected = 0xa
input_vars:
top->reset = 0x0
At 10 clock cycle of 16, top->q = 0xa, expected = 0xb
input_vars:
top->reset = 0x0
At 11 clock cycle of 16, top->q = 0xb, expected = 0xc
input_vars:
top->reset = 0x0
At 12 clock cycle of 16, top->q = 0xc, expected = 0xd
input_vars:
top->reset = 0x0
At 13 clock cycle of 16, top->q = 0xd, expected = 0xe
input_vars:
top->reset = 0x0
At 14 clock cycle of 16, top->q = 0xe, expected = 0xf
input_vars:
top->reset = 0x0
At 15 clock cycle of 16, top->q = 0xf, expected = 0x0
Test failed,unpass = 16 for scenario BasicCountingOperation
input_vars:
top->reset = 0x0
At 0 clock cycle of 10, top->q = 0x0, expected = 0x1
input_vars:
top->reset = 0x0
At 1 clock cycle of 10, top->q = 0x1, expected = 0x2
input_vars:
top->reset = 0x0
At 2 clock cycle of 10, top->q = 0x2, expected = 0x3
input_vars:
top->reset = 0x0
At 3 clock cycle of 10, top->q = 0x3, expected = 0x4
input_vars:
top->reset = 0x1
At 4 clock cycle of 10, top->q = 0x4, expected = 0x0
input_vars:
top->reset = 0x0
At 5 clock cycle of 10, top->q = 0x0, expected = 0x1
input_vars:
top->reset = 0x0
At 6 clock cycle of 10, top->q = 0x1, expected = 0x2
input_vars:
top->reset = 0x0
At 7 clock cycle of 10, top->q = 0x2, expected = 0x3
input_vars:
top->reset = 0x1
At 8 clock cycle of 10, top->q = 0x3, expected = 0x0
input_vars:
top->reset = 0x0
At 9 clock cycle of 10, top->q = 0x0, expected = 0x1
Test failed,unpass = 10 for scenario SynchronousResetDuringCount
Test passed for scenario CounterRollover
input_vars:
top->reset = 0x1
At 0 clock cycle of 2, top->q = 0x5, expected = 0x0
input_vars:
top->reset = 0x0
At 1 clock cycle of 2, top->q = 0x0, expected = 0x1
Test failed,unpass = 2 for scenario InitialPowerUpState
input_vars:
top->reset = 0x1
At 0 clock cycle of 12, top->q = 0x1, expected = 0x0
input_vars:
top->reset = 0x0
At 1 clock cycle of 12, top->q = 0x0, expected = 0x1
input_vars:
top->reset = 0x0
At 2 clock cycle of 12, top->q = 0x1, expected = 0x2
input_vars:
top->reset = 0x1
At 3 clock cycle of 12, top->q = 0x2, expected = 0x0
input_vars:
top->reset = 0x0
At 4 clock cycle of 12, top->q = 0x0, expected = 0x1
input_vars:
top->reset = 0x0
At 5 clock cycle of 12, top->q = 0x1, expected = 0x2
input_vars:
top->reset = 0x1
At 6 clock cycle of 12, top->q = 0x2, expected = 0x0
input_vars:
top->reset = 0x0
At 7 clock cycle of 12, top->q = 0x0, expected = 0x1
input_vars:
top->reset = 0x0
At 8 clock cycle of 12, top->q = 0x1, expected = 0x2
input_vars:
top->reset = 0x1
At 9 clock cycle of 12, top->q = 0x2, expected = 0x0
input_vars:
top->reset = 0x0
At 10 clock cycle of 12, top->q = 0x0, expected = 0x1
input_vars:
top->reset = 0x0
At 11 clock cycle of 12, top->q = 0x1, expected = 0x2
Test failed,unpass = 12 for scenario MultipleResetCycles
input_vars:
top->reset = 0x0
At 0 clock cycle of 8, top->q = 0x2, expected = 0x1
input_vars:
top->reset = 0x0
At 1 clock cycle of 8, top->q = 0x3, expected = 0x2
input_vars:
top->reset = 0x0
At 2 clock cycle of 8, top->q = 0x4, expected = 0x3
input_vars:
top->reset = 0x1
At 3 clock cycle of 8, top->q = 0x5, expected = 0x0
input_vars:
top->reset = 0x0
At 4 clock cycle of 8, top->q = 0x0, expected = 0x1
input_vars:
top->reset = 0x0
At 5 clock cycle of 8, top->q = 0x1, expected = 0x2
input_vars:
top->reset = 0x0
At 6 clock cycle of 8, top->q = 0x2, expected = 0x3
input_vars:
top->reset = 0x0
At 7 clock cycle of 8, top->q = 0x3, expected = 0x4
Test failed,unpass = 8 for scenario SetupTimeVerification
input_vars:
top->reset = 0x0
At 0 clock cycle of 48, top->q = 0x4, expected = 0x1
input_vars:
top->reset = 0x0
At 1 clock cycle of 48, top->q = 0x5, expected = 0x2
input_vars:
top->reset = 0x0
At 2 clock cycle of 48, top->q = 0x6, expected = 0x3
input_vars:
top->reset = 0x0
At 3 clock cycle of 48, top->q = 0x7, expected = 0x4
input_vars:
top->reset = 0x0
At 4 clock cycle of 48, top->q = 0x8, expected = 0x5
input_vars:
top->reset = 0x0
At 5 clock cycle of 48, top->q = 0x9, expected = 0x6
input_vars:
top->reset = 0x0
At 6 clock cycle of 48, top->q = 0xa, expected = 0x7
input_vars:
top->reset = 0x0
At 7 clock cycle of 48, top->q = 0xb, expected = 0x8
input_vars:
top->reset = 0x0
At 8 clock cycle of 48, top->q = 0xc, expected = 0x9
input_vars:
top->reset = 0x0
At 9 clock cycle of 48, top->q = 0xd, expected = 0xa
input_vars:
top->reset = 0x0
At 10 clock cycle of 48, top->q = 0xe, expected = 0xb
input_vars:
top->reset = 0x0
At 11 clock cycle of 48, top->q = 0xf, expected = 0xc
input_vars:
top->reset = 0x0
At 12 clock cycle of 48, top->q = 0x0, expected = 0xd
input_vars:
top->reset = 0x0
At 13 clock cycle of 48, top->q = 0x1, expected = 0xe
input_vars:
top->reset = 0x0
At 14 clock cycle of 48, top->q = 0x2, expected = 0xf
input_vars:
top->reset = 0x0
At 15 clock cycle of 48, top->q = 0x3, expected = 0x0
input_vars:
top->reset = 0x0
At 16 clock cycle of 48, top->q = 0x4, expected = 0x1
input_vars:
top->reset = 0x0
At 17 clock cycle of 48, top->q = 0x5, expected = 0x2
input_vars:
top->reset = 0x0
At 18 clock cycle of 48, top->q = 0x6, expected = 0x3
input_vars:
top->reset = 0x0
At 19 clock cycle of 48, top->q = 0x7, expected = 0x4
input_vars:
top->reset = 0x0
At 20 clock cycle of 48, top->q = 0x8, expected = 0x5
input_vars:
top->reset = 0x0
At 21 clock cycle of 48, top->q = 0x9, expected = 0x6
input_vars:
top->reset = 0x0
At 22 clock cycle of 48, top->q = 0xa, expected = 0x7
input_vars:
top->reset = 0x0
At 23 clock cycle of 48, top->q = 0xb, expected = 0x8
input_vars:
top->reset = 0x0
At 24 clock cycle of 48, top->q = 0xc, expected = 0x9
input_vars:
top->reset = 0x0
At 25 clock cycle of 48, top->q = 0xd, expected = 0xa
input_vars:
top->reset = 0x0
At 26 clock cycle of 48, top->q = 0xe, expected = 0xb
input_vars:
top->reset = 0x0
At 27 clock cycle of 48, top->q = 0xf, expected = 0xc
input_vars:
top->reset = 0x0
At 28 clock cycle of 48, top->q = 0x0, expected = 0xd
input_vars:
top->reset = 0x0
At 29 clock cycle of 48, top->q = 0x1, expected = 0xe
input_vars:
top->reset = 0x0
At 30 clock cycle of 48, top->q = 0x2, expected = 0xf
input_vars:
top->reset = 0x0
At 31 clock cycle of 48, top->q = 0x3, expected = 0x0
input_vars:
top->reset = 0x0
At 32 clock cycle of 48, top->q = 0x4, expected = 0x1
input_vars:
top->reset = 0x0
At 33 clock cycle of 48, top->q = 0x5, expected = 0x2
input_vars:
top->reset = 0x0
At 34 clock cycle of 48, top->q = 0x6, expected = 0x3
input_vars:
top->reset = 0x0
At 35 clock cycle of 48, top->q = 0x7, expected = 0x4
input_vars:
top->reset = 0x0
At 36 clock cycle of 48, top->q = 0x8, expected = 0x5
input_vars:
top->reset = 0x0
At 37 clock cycle of 48, top->q = 0x9, expected = 0x6
input_vars:
top->reset = 0x0
At 38 clock cycle of 48, top->q = 0xa, expected = 0x7
input_vars:
top->reset = 0x0
At 39 clock cycle of 48, top->q = 0xb, expected = 0x8
input_vars:
top->reset = 0x0
At 40 clock cycle of 48, top->q = 0xc, expected = 0x9
input_vars:
top->reset = 0x0
At 41 clock cycle of 48, top->q = 0xd, expected = 0xa
input_vars:
top->reset = 0x0
At 42 clock cycle of 48, top->q = 0xe, expected = 0xb
input_vars:
top->reset = 0x0
At 43 clock cycle of 48, top->q = 0xf, expected = 0xc
input_vars:
top->reset = 0x0
At 44 clock cycle of 48, top->q = 0x0, expected = 0xd
input_vars:
top->reset = 0x0
At 45 clock cycle of 48, top->q = 0x1, expected = 0xe
input_vars:
top->reset = 0x0
At 46 clock cycle of 48, top->q = 0x2, expected = 0xf
input_vars:
top->reset = 0x0
At 47 clock cycle of 48, top->q = 0x3, expected = 0x0
Test failed,unpass = 48 for scenario ContinuousOperation
sim finished
Unpass: 48
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: end at 232ps; walltime 0.000 s; speed 743.590 ns/s
- Verilator: cpu 0.000 s on 1 threads; alloced 0 MB
make: *** [run] Error 48
