$date
	Sat Jun 28 19:45:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module reg_file_tb $end
$var wire 32 ! read_data2 [31:0] $end
$var wire 32 " read_data1 [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ read_reg1 [4:0] $end
$var reg 5 % read_reg2 [4:0] $end
$var reg 1 & regwrite $end
$var reg 1 ' reset $end
$var reg 32 ( write_data [31:0] $end
$var reg 5 ) write_reg [4:0] $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 5 * read_reg1 [4:0] $end
$var wire 5 + read_reg2 [4:0] $end
$var wire 1 & regwrite $end
$var wire 1 ' reset $end
$var wire 32 , write_data [31:0] $end
$var wire 5 - write_reg [4:0] $end
$var wire 32 . read_data2 [31:0] $end
$var wire 32 / read_data1 [31:0] $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
1'
0&
b0 %
b0 $
0#
b0 "
b0 !
$end
#5000
b100000 0
1#
#10000
0#
#12000
0'
#15000
1#
#20000
0#
#22000
b10100101101001011010010110100101 (
b10100101101001011010010110100101 ,
b1 )
b1 -
1&
#25000
1#
#30000
0#
#32000
b10100101101001011010010110100101 "
b10100101101001011010010110100101 /
b1 $
b1 *
0&
#35000
1#
#40000
0#
#45000
1#
#50000
0#
#52000
b11111111111111111111111111111111 (
b11111111111111111111111111111111 ,
b0 )
b0 -
1&
#55000
1#
#60000
0#
#62000
b0 "
b0 /
b0 $
b0 *
0&
#65000
1#
#70000
0#
#75000
1#
#80000
0#
#82000
b1111011 (
b1111011 ,
b1111 )
b1111 -
1&
#85000
1#
#90000
0#
#92000
b111001000 (
b111001000 ,
b11111 )
b11111 -
#95000
1#
#100000
0#
#102000
b111001000 !
b111001000 .
b1111011 "
b1111011 /
b11111 %
b11111 +
b1111 $
b1111 *
0&
#105000
1#
#110000
0#
#115000
1#
#120000
0#
#122000
1'
#125000
b0 !
b0 .
b0 "
b0 /
b100000 0
1#
#130000
0#
#132000
b1111 %
b1111 +
b1 $
b1 *
0'
#135000
1#
#140000
0#
#145000
1#
#150000
0#
#152000
