<h3 id=x220><a href=PreExecution_IR.html#x220>x220</a> = MapIndices(size=6,func=Lambda1(input=<a href=PreExecution_IR.html#b1>b1</a>))</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:11:46<br></text>
<text><strong>Type</strong>: Array[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x10<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x228>x228</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x220>x220</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b1><a href=PreExecution_IR.html#b1>b1</a></h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:11:46<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x2>x2</a>, <a href=PreExecution_IR.html#x3>x3</a>, <a href=PreExecution_IR.html#x212>x212</a>, <a href=PreExecution_IR.html#x213>x213</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x220>x220</a>), block=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x212><a href=PreExecution_IR.html#x212>x212</a> = FixDiv(a=<a href=PreExecution_IR.html#b1>b1</a>,b=3)</h3>
<text><strong>Name</strong>: i<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:11:46<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x2<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x214>x214</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x212>x212</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x220>x220</a>), block=0)<br></text>
<h3 id=x213><a href=PreExecution_IR.html#x213>x213</a> = FixMod(a=<a href=PreExecution_IR.html#b1>b1</a>,b=3)</h3>
<text><strong>Name</strong>: j<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:11:46<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x3<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x215>x215</a>, <a href=PreExecution_IR.html#x217>x217</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x213>x213</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x220>x220</a>), block=0)<br></text>
<h3 id=x214><a href=PreExecution_IR.html#x214>x214</a> = FixEql(a=<a href=PreExecution_IR.html#x212>x212</a>,b=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:12:13<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x4<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x219>x219</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x214>x214</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x220>x220</a>), block=0)<br></text>
<h3 id=x219><a href=PreExecution_IR.html#x219>x219</a> = IfThenElse(cond=<a href=PreExecution_IR.html#x214>x214</a>,thenBlk=Block(x216),elseBlk=Block(x218))</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:12:7<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x9<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x220>x220</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x219>x219</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BodyLatency</strong>: [2.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x220>x220</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x215><a href=PreExecution_IR.html#x215>x215</a> = FixAdd(a=<a href=PreExecution_IR.html#x213>x213</a>,b=1)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:12:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x5<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x216>x216</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x215>x215</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x219>x219</a>), block=0)<br></text>
<h3 id=x216><a href=PreExecution_IR.html#x216>x216</a> = FixToFix(a=<a href=PreExecution_IR.html#x215>x215</a>,f2=FixFmt(s=TRUE,i=_16,f=_8))</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:12:27<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x6<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x219>x219</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x216>x216</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x219>x219</a>), block=0)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 1</h2>
<h3 id=x217><a href=PreExecution_IR.html#x217>x217</a> = FixAdd(a=<a href=PreExecution_IR.html#x213>x213</a>,b=4)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:13:20<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x7<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x218>x218</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x217>x217</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x219>x219</a>), block=1)<br></text>
<h3 id=x218><a href=PreExecution_IR.html#x218>x218</a> = FixToFix(a=<a href=PreExecution_IR.html#x217>x217</a>,f2=FixFmt(s=TRUE,i=_16,f=_8))</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:13:26<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x8<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x219>x219</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x218>x218</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x219>x219</a>), block=1)<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x221><a href=PreExecution_IR.html#x221>x221</a> = MapIndices(size=3,func=Lambda1(input=<a href=PreExecution_IR.html#b12>b12</a>))</h3>
<text><strong>Name</strong>: vec<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:16:38<br></text>
<text><strong>Type</strong>: Array[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x13<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x229>x229</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x221>x221</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b12><a href=PreExecution_IR.html#b12>b12</a></h3>
<text><strong>Name</strong>: i<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:16:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x221>x221</a>), block=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
</td>
</tr>
</tbody>
</table>
<h3 id=x224><a href=PreExecution_IR.html#x224>x224</a> = MapIndices(size=2,func=Lambda1(input=<a href=PreExecution_IR.html#b14>b14</a>))</h3>
<text><strong>Name</strong>: gold<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:17:40<br></text>
<text><strong>Type</strong>: Array[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x17<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x365>x365</a>, <a href=PreExecution_IR.html#x371>x371</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x224>x224</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b14><a href=PreExecution_IR.html#b14>b14</a></h3>
<text><strong>Name</strong>: i<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:17:40<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x15>x15</a>, <a href=PreExecution_IR.html#x222>x222</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x224>x224</a>), block=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x222><a href=PreExecution_IR.html#x222>x222</a> = FixEql(a=<a href=PreExecution_IR.html#b14>b14</a>,b=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:18:13<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x15<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x223>x223</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x222>x222</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x224>x224</a>), block=0)<br></text>
<h3 id=x223><a href=PreExecution_IR.html#x223>x223</a> = IfThenElse(cond=<a href=PreExecution_IR.html#x222>x222</a>,thenBlk=Block(Const(6)),elseBlk=Block(Const(15)))</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:18:7<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x16<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x224>x224</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x223>x223</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BodyLatency</strong>: [0.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x224>x224</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 0.0<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
</td>
</tr>
<tr>
<td>
<h2>block 1</h2>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x225><a href=PreExecution_IR.html#x225>x225</a> = DRAMHostNew(dims=[2, 3],zero=0)</h3>
<text><strong>Name</strong>: matDRAM<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:22:26<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x18<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x228>x228</a>, <a href=PreExecution_IR.html#x249>x249</a>, <a href=PreExecution_IR.html#x252>x252</a>, <a href=PreExecution_IR.html#x257>x257</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x225>x225</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x226><a href=PreExecution_IR.html#x226>x226</a> = DRAMHostNew(dims=[3],zero=0)</h3>
<text><strong>Name</strong>: vecDRAM<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:23:26<br></text>
<text><strong>Type</strong>: DRAM1[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x19<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x229>x229</a>, <a href=PreExecution_IR.html#x288>x288</a>, <a href=PreExecution_IR.html#x290>x290</a>, <a href=PreExecution_IR.html#x295>x295</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x226>x226</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x227><a href=PreExecution_IR.html#x227>x227</a> = DRAMHostNew(dims=[2],zero=0)</h3>
<text><strong>Name</strong>: outDRAM<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:24:26<br></text>
<text><strong>Type</strong>: DRAM1[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x20<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x337>x337</a>, <a href=PreExecution_IR.html#x339>x339</a>, <a href=PreExecution_IR.html#x356>x356</a>, <a href=PreExecution_IR.html#x363>x363</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x227>x227</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x228><a href=PreExecution_IR.html#x228>x228</a> = SetMem(dram=<a href=PreExecution_IR.html#x225>x225</a>,data=<a href=PreExecution_IR.html#x220>x220</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:26:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x21<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x225}, writes={x225})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x228>x228</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x229><a href=PreExecution_IR.html#x229>x229</a> = SetMem(dram=<a href=PreExecution_IR.html#x226>x226</a>,data=<a href=PreExecution_IR.html#x221>x221</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:27:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x22<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x226}, writes={x226})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x229>x229</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x361><a href=PreExecution_IR.html#x361>x361</a> = AccelScope(block=Block(Const(())))</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:29:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x48<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, simple=true, reads={x225,x226,x227}, writes={x227})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x328>x328</a>, <a href=PreExecution_IR.html#x280>x280</a>, <a href=PreExecution_IR.html#x274>x274</a>, <a href=PreExecution_IR.html#x311>x311</a>, <a href=PreExecution_IR.html#x263>x263</a>, <a href=PreExecution_IR.html#x304>x304</a>, <a href=PreExecution_IR.html#x298>x298</a>, <a href=PreExecution_IR.html#x348>x348</a>, <a href=PreExecution_IR.html#x321>x321</a>, <a href=PreExecution_IR.html#x324>x324</a>, <a href=PreExecution_IR.html#x357>x357</a>, <a href=PreExecution_IR.html#x308>x308</a>, <a href=PreExecution_IR.html#x276>x276</a>, <a href=PreExecution_IR.html#x271>x271</a>, <a href=PreExecution_IR.html#x351>x351</a>, <a href=PreExecution_IR.html#x344>x344</a>, <a href=PreExecution_IR.html#x322>x322</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x331>x331</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 61.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>InitiationInterval</strong>: 61.0<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x230><a href=PreExecution_IR.html#x230>x230</a> = SRAMNew(dims=[2, 3],evidence$1=SRAM2[Fix[TRUE,_16,_8]])</h3>
<text><strong>Name</strong>: matSRAM<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:30:28<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x23<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x281>x281</a>, <a href=PreExecution_IR.html#x321>x321</a>, <a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x230>x230</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x321>x321</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x281>x281</a>]<br></text>
<h3 id=x231><a href=PreExecution_IR.html#x231>x231</a> = SRAMNew(dims=[3],evidence$1=SRAM1[Fix[TRUE,_16,_8]])</h3>
<text><strong>Name</strong>: vecSRAM<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:31:28<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x24<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x312>x312</a>, <a href=PreExecution_IR.html#x322>x322</a>, <a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x231>x231</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x322>x322</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<h3 id=x232><a href=PreExecution_IR.html#x232>x232</a> = SRAMNew(dims=[2],evidence$1=SRAM1[Fix[TRUE,_16,_8]])</h3>
<text><strong>Name</strong>: outSRAM<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:32:28<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x25<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x329>x329</a>, <a href=PreExecution_IR.html#x351>x351</a>, <a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x232>x232</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x329>x329</a>]<br></text>
<h3 id=x284><a href=PreExecution_IR.html#x284>x284</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>Name</strong>: DenseTransfer<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x211, 0033: x130<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x225,x230}, writes={x230})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x284>x284</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x280>x280</a>, <a href=PreExecution_IR.html#x274>x274</a>, <a href=PreExecution_IR.html#x263>x263</a>, <a href=PreExecution_IR.html#x276>x276</a>, <a href=PreExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 61.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 61.0<br></text>
<text><strong>LoweredTransfer</strong>: DenseLoad()<br></text>
<text><strong>LoweredTransferSize</strong>: (3,1,24)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ReadDRAMs</strong>: [<a href=PreExecution_IR.html#x225>x225</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Streaming()<br></text>
<text><strong>StreamPrimitive</strong>: true<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x233><a href=PreExecution_IR.html#x233>x233</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x77<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x253>x253</a>, <a href=PreExecution_IR.html#x257>x257</a>, <a href=PreExecution_IR.html#x284>x284</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x233>x233</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x253>x253</a>]<br></text>
<h3 id=x234><a href=PreExecution_IR.html#x234>x234</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x78<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x255>x255</a>, <a href=PreExecution_IR.html#x263>x263</a>, <a href=PreExecution_IR.html#x284>x284</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x234>x234</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x255>x255</a>]<br></text>
<h3 id=x235><a href=PreExecution_IR.html#x235>x235</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x79<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x257>x257</a>, <a href=PreExecution_IR.html#x280>x280</a>, <a href=PreExecution_IR.html#x284>x284</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x235>x235</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x280>x280</a>]<br></text>
<h3 id=x236><a href=PreExecution_IR.html#x236>x236</a> = CounterNew(start=0,end=2,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: StreamTransformer.scala:52:20<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x203<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x237>x237</a>, <a href=PreExecution_IR.html#x284>x284</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x236>x236</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x256>x256</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PreExecution_IR.html#b205>b205</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 7<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1, block=-1)<br></text>
<h3 id=x237><a href=PreExecution_IR.html#x237>x237</a> = CounterChainNew(counters=[<a href=PreExecution_IR.html#x236>x236</a>])</h3>
<text><strong>SrcCtx</strong>: StreamTransformer.scala:56:66<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0035: x204, 0033: x98<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x256>x256</a>, <a href=PreExecution_IR.html#x284>x284</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x237>x237</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BodyLatency</strong>: [61.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x256>x256</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 61.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 8<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1, block=-1)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Sequenced()<br></text>
<h3 id=x256><a href=PreExecution_IR.html#x256>x256</a> = OpForeach(ens=[],cchain=<a href=PreExecution_IR.html#x237>x237</a>,block=Block(Const(())),iters=[<a href=PreExecution_IR.html#b205>b205</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: StreamTransformer.scala:65:119<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x206, 0033: x98<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x284>x284</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x225,x233,x234}, writes={x233,x234})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BodyLatency</strong>: [61.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 61.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 9<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Sequenced()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x233>x233</a>, <a href=PreExecution_IR.html#x234>x234</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b205><a href=PreExecution_IR.html#b205>b205</a></h3>
<text><strong>SrcCtx</strong>: StreamTransformer.scala:58:29<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x80>x80</a>, <a href=PreExecution_IR.html#x238>x238</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PreExecution_IR.html#b205>b205</a>:1},c=0,tp=GEQ_ZERO()), SparseConstraint(cols={<a href=PreExecution_IR.html#b205>b205</a>:-1},c=1,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PreExecution_IR.html#x236>x236</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x238><a href=PreExecution_IR.html#x238>x238</a> = FixMul(a=<a href=PreExecution_IR.html#b205>b205</a>,b=3)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x80<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x239>x239</a>, <a href=PreExecution_IR.html#x242>x242</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x238>x238</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 10<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x239><a href=PreExecution_IR.html#x239>x239</a> = FixDiv(a=<a href=PreExecution_IR.html#x238>x238</a>,b=21)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x81<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x240>x240</a>, <a href=PreExecution_IR.html#x241>x241</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x239>x239</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 11<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 6.0<br></text>
<h3 id=x240><a href=PreExecution_IR.html#x240>x240</a> = FixMul(a=<a href=PreExecution_IR.html#x239>x239</a>,b=21)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x82<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x242>x242</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x240>x240</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 12<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 26.0<br></text>
<h3 id=x241><a href=PreExecution_IR.html#x241>x241</a> = FixMul(a=<a href=PreExecution_IR.html#x239>x239</a>,b=63)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x83<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x248>x248</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x241>x241</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 13<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 26.0<br></text>
<h3 id=x242><a href=PreExecution_IR.html#x242>x242</a> = FixSub(a=<a href=PreExecution_IR.html#x238>x238</a>,b=<a href=PreExecution_IR.html#x240>x240</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x84<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x243>x243</a>, <a href=PreExecution_IR.html#x244>x244</a>, <a href=PreExecution_IR.html#x254>x254</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x242>x242</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 14<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 32.0<br></text>
<h3 id=x243><a href=PreExecution_IR.html#x243>x243</a> = FixAdd(a=<a href=PreExecution_IR.html#x242>x242</a>,b=3)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x85<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x254>x254</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x243>x243</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 15<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 33.0<br></text>
<h3 id=x244><a href=PreExecution_IR.html#x244>x244</a> = FixAdd(a=<a href=PreExecution_IR.html#x242>x242</a>,b=23)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x86<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x245>x245</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x244>x244</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 16<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 33.0<br></text>
<h3 id=x245><a href=PreExecution_IR.html#x245>x245</a> = FixDiv(a=<a href=PreExecution_IR.html#x244>x244</a>,b=21)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x87<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x246>x246</a>, <a href=PreExecution_IR.html#x247>x247</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x245>x245</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 17<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 34.0<br></text>
<h3 id=x246><a href=PreExecution_IR.html#x246>x246</a> = FixMul(a=<a href=PreExecution_IR.html#x245>x245</a>,b=21)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x88<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x254>x254</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x246>x246</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 18<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 54.0<br></text>
<h3 id=x247><a href=PreExecution_IR.html#x247>x247</a> = FixMul(a=<a href=PreExecution_IR.html#x245>x245</a>,b=63)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x89<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x251>x251</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x247>x247</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 19<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 54.0<br></text>
<h3 id=x248><a href=PreExecution_IR.html#x248>x248</a> = FixToFix(a=<a href=PreExecution_IR.html#x241>x241</a>,f2=FixFmt(s=TRUE,i=_64,f=_0))</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_64,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x90<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x250>x250</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x248>x248</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 20<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 32.0<br></text>
<h3 id=x249><a href=PreExecution_IR.html#x249>x249</a> = DRAMAddress(dram=<a href=PreExecution_IR.html#x225>x225</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_64,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x91<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x250>x250</a>, <a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x225})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x249>x249</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 21<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x250><a href=PreExecution_IR.html#x250>x250</a> = FixAdd(a=<a href=PreExecution_IR.html#x248>x248</a>,b=<a href=PreExecution_IR.html#x249>x249</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_64,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x92<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x251>x251</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x250>x250</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 22<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 32.0<br></text>
<h3 id=x251><a href=PreExecution_IR.html#x251>x251</a> = SimpleStruct(elems=[(offset,<a href=PreExecution_IR.html#x250>x250</a>), (size,<a href=PreExecution_IR.html#x247>x247</a>), (isLoad,true)])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: BurstCmd<br></text>
<text><strong>Aliases</strong>: 0035: x93<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x253>x253</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x251>x251</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 23<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 60.0<br></text>
<h3 id=x252><a href=PreExecution_IR.html#x252>x252</a> = DRAMIsAlloc(dram=<a href=PreExecution_IR.html#x225>x225</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x94<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x253>x253</a>, <a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x225})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x252>x252</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x253><a href=PreExecution_IR.html#x253>x253</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x233>x233</a>,data=<a href=PreExecution_IR.html#x251>x251</a>,ens=[<a href=PreExecution_IR.html#x252>x252</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x95<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x233}, writes={x233})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x253>x253</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b205>b205</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b205>b205</a>:[<a href=PreExecution_IR.html#b205>b205</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b205>b205</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x253>x253</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b205>b205</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 60.0<br></text>
<h3 id=x254><a href=PreExecution_IR.html#x254>x254</a> = SimpleStruct(elems=[(size,<a href=PreExecution_IR.html#x246>x246</a>), (start,<a href=PreExecution_IR.html#x242>x242</a>), (end,<a href=PreExecution_IR.html#x243>x243</a>)])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x96<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x255>x255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x254>x254</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 26<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 60.0<br></text>
<h3 id=x255><a href=PreExecution_IR.html#x255>x255</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x234>x234</a>,data=<a href=PreExecution_IR.html#x254>x254</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x97<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x234}, writes={x234})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x255>x255</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b205>b205</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b205>b205</a>:[<a href=PreExecution_IR.html#b205>b205</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b205>b205</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x255>x255</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b205>b205</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 27<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 60.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x257><a href=PreExecution_IR.html#x257>x257</a> = FringeDenseLoad(dram=<a href=PreExecution_IR.html#x225>x225</a>,cmdStream=<a href=PreExecution_IR.html#x233>x233</a>,dataStream=<a href=PreExecution_IR.html#x235>x235</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x99<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x284>x284</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x225,x233,x235}, writes={x235})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x257>x257</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 28<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), stage=0, block=0)<br></text>
<h3 id=x258><a href=PreExecution_IR.html#x258>x258</a> = CounterNew(start=0,end=2,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: StreamTransformer.scala:52:20<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x207<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x259>x259</a>, <a href=PreExecution_IR.html#x284>x284</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x258>x258</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x283>x283</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PreExecution_IR.html#b209>b209</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 29<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=-1, block=-1)<br></text>
<h3 id=x259><a href=PreExecution_IR.html#x259>x259</a> = CounterChainNew(counters=[<a href=PreExecution_IR.html#x258>x258</a>])</h3>
<text><strong>SrcCtx</strong>: StreamTransformer.scala:56:66<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0035: x208, 0033: x129<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x283>x283</a>, <a href=PreExecution_IR.html#x284>x284</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x259>x259</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x110>x110</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x128>x128</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x283>x283</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 30<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=-1, block=-1)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<h3 id=x283><a href=PreExecution_IR.html#x283>x283</a> = OpForeach(ens=[],cchain=<a href=PreExecution_IR.html#x259>x259</a>,block=Block(Const(())),iters=[<a href=PreExecution_IR.html#b209>b209</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: StreamTransformer.scala:65:119<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x210, 0033: x129<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x284>x284</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x234,x230,x235}, writes={x234,x230,x235})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x280>x280</a>, <a href=PreExecution_IR.html#x274>x274</a>, <a href=PreExecution_IR.html#x263>x263</a>, <a href=PreExecution_IR.html#x276>x276</a>, <a href=PreExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x262>x262</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Sequenced()<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b209><a href=PreExecution_IR.html#b209>b209</a></h3>
<text><strong>SrcCtx</strong>: StreamTransformer.scala:58:29<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x127>x127</a>, <a href=PreExecution_IR.html#x281>x281</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PreExecution_IR.html#b209>b209</a>:1},c=0,tp=GEQ_ZERO()), SparseConstraint(cols={<a href=PreExecution_IR.html#b209>b209</a>:-1},c=1,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PreExecution_IR.html#x258>x258</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x260><a href=PreExecution_IR.html#x260>x260</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x100<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x265>x265</a>, <a href=PreExecution_IR.html#x274>x274</a>, <a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x260>x260</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x274>x274</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x265>x265</a>]<br></text>
<h3 id=x261><a href=PreExecution_IR.html#x261>x261</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x101<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x267>x267</a>, <a href=PreExecution_IR.html#x276>x276</a>, <a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x261>x261</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 33<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<h3 id=x262><a href=PreExecution_IR.html#x262>x262</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x102<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x269>x269</a>, <a href=PreExecution_IR.html#x271>x271</a>, <a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x262>x262</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 34<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x269>x269</a>]<br></text>
<h3 id=x270><a href=PreExecution_IR.html#x270>x270</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x110<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x234,x260,x261,x262}, writes={x234,x260,x261,x262})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>BodyLatency</strong>: [1.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 35<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x234>x234</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x260>x260</a>, <a href=PreExecution_IR.html#x261>x261</a>, <a href=PreExecution_IR.html#x262>x262</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x263><a href=PreExecution_IR.html#x263>x263</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x234>x234</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x103<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x264>x264</a>, <a href=PreExecution_IR.html#x266>x266</a>, <a href=PreExecution_IR.html#x268>x268</a>, <a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x234}, writes={x234})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b209>b209</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b209>b209</a>:[<a href=PreExecution_IR.html#b209>b209</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b209>b209</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x263>x263</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b209>b209</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x264><a href=PreExecution_IR.html#x264>x264</a> = FieldApply(struct=<a href=PreExecution_IR.html#x263>x263</a>,field=start)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x104<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x265>x265</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x264>x264</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[],hasDomain=false)<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 37<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x265><a href=PreExecution_IR.html#x265>x265</a> = RegWrite(mem=<a href=PreExecution_IR.html#x260>x260</a>,data=<a href=PreExecution_IR.html#x264>x264</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x105<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x260}, writes={x260})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x265>x265</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x265>x265</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 38<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x266><a href=PreExecution_IR.html#x266>x266</a> = FieldApply(struct=<a href=PreExecution_IR.html#x263>x263</a>,field=end)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x106<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x266>x266</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 39<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x267><a href=PreExecution_IR.html#x267>x267</a> = RegWrite(mem=<a href=PreExecution_IR.html#x261>x261</a>,data=<a href=PreExecution_IR.html#x266>x266</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x107<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x261}, writes={x261})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x267>x267</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 40<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x268><a href=PreExecution_IR.html#x268>x268</a> = FieldApply(struct=<a href=PreExecution_IR.html#x263>x263</a>,field=size)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x108<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x269>x269</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x268>x268</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 41<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x269><a href=PreExecution_IR.html#x269>x269</a> = RegWrite(mem=<a href=PreExecution_IR.html#x262>x262</a>,data=<a href=PreExecution_IR.html#x268>x268</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x109<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x262}, writes={x262})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x269>x269</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x269>x269</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 42<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x271><a href=PreExecution_IR.html#x271>x271</a> = RegRead(mem=<a href=PreExecution_IR.html#x262>x262</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x199, 0031: x111<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x272>x272</a>, <a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x262})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x268>x268</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x268>x268</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x271>x271</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 43<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x272><a href=PreExecution_IR.html#x272>x272</a> = CounterNew(start=0,end=<a href=PreExecution_IR.html#x271>x271</a>,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x112<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x273>x273</a>, <a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x282>x282</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PreExecution_IR.html#b113>b113</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 44<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1, block=-1)<br></text>
<h3 id=x273><a href=PreExecution_IR.html#x273>x273</a> = CounterChainNew(counters=[<a href=PreExecution_IR.html#x272>x272</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0035: x114<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x282>x282</a>, <a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x282>x282</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 45<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1, block=-1)<br></text>
<h3 id=x282><a href=PreExecution_IR.html#x282>x282</a> = OpForeach(ens=[],cchain=<a href=PreExecution_IR.html#x273>x273</a>,block=Block(Const(())),iters=[<a href=PreExecution_IR.html#b113>b113</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x128<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x260,x261,x235,x230}, writes={x235,x230})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x282>x282</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x276>x276</a>, <a href=PreExecution_IR.html#x280>x280</a>, <a href=PreExecution_IR.html#x274>x274</a>, <a href=PreExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>BodyLatency</strong>: [4.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 46<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x260>x260</a>, <a href=PreExecution_IR.html#x261>x261</a>, <a href=PreExecution_IR.html#x235>x235</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x102>x102</a>]<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x230>x230</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b113><a href=PreExecution_IR.html#b113>b113</a></h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x277>x277</a>, <a href=PreExecution_IR.html#x279>x279</a>, <a href=PreExecution_IR.html#x125>x125</a>, <a href=PreExecution_IR.html#x122>x122</a>, <a href=PreExecution_IR.html#x275>x275</a>, <a href=PreExecution_IR.html#x120>x120</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PreExecution_IR.html#b113>b113</a>:1},c=0,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PreExecution_IR.html#x272>x272</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x274><a href=PreExecution_IR.html#x274>x274</a> = RegRead(mem=<a href=PreExecution_IR.html#x260>x260</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x119<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x275>x275</a>, <a href=PreExecution_IR.html#x279>x279</a>, <a href=PreExecution_IR.html#x282>x282</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x260})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x274>x274</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x274>x274</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x274>x274</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 47<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x275><a href=PreExecution_IR.html#x275>x275</a> = FixLeq(a=<a href=PreExecution_IR.html#x274>x274</a>,b=<a href=PreExecution_IR.html#b113>b113</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x120<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x278>x278</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x275>x275</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x274>x274</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 48<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x276><a href=PreExecution_IR.html#x276>x276</a> = RegRead(mem=<a href=PreExecution_IR.html#x261>x261</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x121<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x277>x277</a>, <a href=PreExecution_IR.html#x282>x282</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x261})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x276>x276</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 49<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x277><a href=PreExecution_IR.html#x277>x277</a> = FixLst(a=<a href=PreExecution_IR.html#b113>b113</a>,b=<a href=PreExecution_IR.html#x276>x276</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x122<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x278>x278</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x277>x277</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 50<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x278><a href=PreExecution_IR.html#x278>x278</a> = And(a=<a href=PreExecution_IR.html#x275>x275</a>,b=<a href=PreExecution_IR.html#x277>x277</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x123<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x281>x281</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x278>x278</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x274>x274</a>, <a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 51<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.4<br></text>
<h3 id=x279><a href=PreExecution_IR.html#x279>x279</a> = FixSub(a=<a href=PreExecution_IR.html#b113>b113</a>,b=<a href=PreExecution_IR.html#x274>x274</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x125<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x281>x281</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x279>x279</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x274>x274</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 52<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x280><a href=PreExecution_IR.html#x280>x280</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x235>x235</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x126<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x281>x281</a>, <a href=PreExecution_IR.html#x282>x282</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x235}, writes={x235})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x280>x280</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b209>b209</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b113>b113</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b209>b209</a>:[<a href=PreExecution_IR.html#b209>b209</a>],<a href=PreExecution_IR.html#b113>b113</a>:[<a href=PreExecution_IR.html#b113>b113</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b209>b209</a>:0,<a href=PreExecution_IR.html#b113>b113</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x280>x280</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b209>b209</a>:1,<a href=PreExecution_IR.html#b113>b113</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x280>x280</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 53<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x281><a href=PreExecution_IR.html#x281>x281</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x230>x230</a>,data=<a href=PreExecution_IR.html#x280>x280</a>,addr=[<a href=PreExecution_IR.html#b209>b209</a>, <a href=PreExecution_IR.html#x279>x279</a>],ens=[<a href=PreExecution_IR.html#x278>x278</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x127<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x282>x282</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x230}, writes={x230})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x281>x281</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b209>b209</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b209>b209</a>:[<a href=PreExecution_IR.html#b209>b209</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b209>b209</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b113>b113</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x264>x264</a>],m=-1)],b=0),allIters={<a href=PreExecution_IR.html#x264>x264</a>:[],<a href=PreExecution_IR.html#b113>b113</a>:[<a href=PreExecution_IR.html#b113>b113</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b113>b113</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x281>x281</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b209>b209</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b113>b113</a>:1,<a href=PreExecution_IR.html#b392>b392</a>:-1},c=0,allIters={<a href=PreExecution_IR.html#b392>b392</a>:[]})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x280>x280</a>, <a href=PreExecution_IR.html#x274>x274</a>, <a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 54<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x315><a href=PreExecution_IR.html#x315>x315</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>Name</strong>: DenseTransfer<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x165<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x226,x231}, writes={x231})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x315>x315</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x308>x308</a>, <a href=PreExecution_IR.html#x311>x311</a>, <a href=PreExecution_IR.html#x304>x304</a>, <a href=PreExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>LoweredTransfer</strong>: DenseLoad()<br></text>
<text><strong>LoweredTransferSize</strong>: (3,1,24)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 55<br></text>
<text><strong>ReadDRAMs</strong>: [<a href=PreExecution_IR.html#x226>x226</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Streaming()<br></text>
<text><strong>StreamPrimitive</strong>: true<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x285><a href=PreExecution_IR.html#x285>x285</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x131<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x291>x291</a>, <a href=PreExecution_IR.html#x295>x295</a>, <a href=PreExecution_IR.html#x315>x315</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x285>x285</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x291>x291</a>]<br></text>
<h3 id=x286><a href=PreExecution_IR.html#x286>x286</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x132<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x293>x293</a>, <a href=PreExecution_IR.html#x298>x298</a>, <a href=PreExecution_IR.html#x315>x315</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x286>x286</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x293>x293</a>]<br></text>
<h3 id=x287><a href=PreExecution_IR.html#x287>x287</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x133<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x295>x295</a>, <a href=PreExecution_IR.html#x311>x311</a>, <a href=PreExecution_IR.html#x315>x315</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x287>x287</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 58<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x311>x311</a>]<br></text>
<h3 id=x294><a href=PreExecution_IR.html#x294>x294</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x140<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x315>x315</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x226,x285,x286}, writes={x285,x286})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BodyLatency</strong>: [1.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 59<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Sequenced()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x285>x285</a>, <a href=PreExecution_IR.html#x286>x286</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x288><a href=PreExecution_IR.html#x288>x288</a> = DRAMAddress(dram=<a href=PreExecution_IR.html#x226>x226</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_64,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x134<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x289>x289</a>, <a href=PreExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x226})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x288>x288</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 60<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x289><a href=PreExecution_IR.html#x289>x289</a> = SimpleStruct(elems=[(offset,<a href=PreExecution_IR.html#x288>x288</a>), (size,63), (isLoad,true)])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: BurstCmd<br></text>
<text><strong>Aliases</strong>: 0035: x135<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x291>x291</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x289>x289</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 61<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x290><a href=PreExecution_IR.html#x290>x290</a> = DRAMIsAlloc(dram=<a href=PreExecution_IR.html#x226>x226</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x136<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x291>x291</a>, <a href=PreExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x226})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x290>x290</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 62<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x291><a href=PreExecution_IR.html#x291>x291</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x285>x285</a>,data=<a href=PreExecution_IR.html#x289>x289</a>,ens=[<a href=PreExecution_IR.html#x290>x290</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x137<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x285}, writes={x285})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x291>x291</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x291>x291</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x292><a href=PreExecution_IR.html#x292>x292</a> = SimpleStruct(elems=[(size,21), (start,0), (end,3)])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x138<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x293>x293</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x292>x292</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>FixedBits</strong>: true<br></text>
<text><strong>Global</strong>: true<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 64<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x293><a href=PreExecution_IR.html#x293>x293</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x286>x286</a>,data=<a href=PreExecution_IR.html#x292>x292</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x139<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x286}, writes={x286})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x293>x293</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x293>x293</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 65<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x295><a href=PreExecution_IR.html#x295>x295</a> = FringeDenseLoad(dram=<a href=PreExecution_IR.html#x226>x226</a>,cmdStream=<a href=PreExecution_IR.html#x285>x285</a>,dataStream=<a href=PreExecution_IR.html#x287>x287</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x141<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x315>x315</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x226,x285,x287}, writes={x287})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x295>x295</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 66<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), stage=0, block=0)<br></text>
<h3 id=x314><a href=PreExecution_IR.html#x314>x314</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x164<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x315>x315</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x286,x231,x287}, writes={x286,x231,x287})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x308>x308</a>, <a href=PreExecution_IR.html#x311>x311</a>, <a href=PreExecution_IR.html#x304>x304</a>, <a href=PreExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 67<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x297>x297</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x296><a href=PreExecution_IR.html#x296>x296</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x143<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x300>x300</a>, <a href=PreExecution_IR.html#x308>x308</a>, <a href=PreExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x296>x296</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x300>x300</a>]<br></text>
<h3 id=x297><a href=PreExecution_IR.html#x297>x297</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x144<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x302>x302</a>, <a href=PreExecution_IR.html#x304>x304</a>, <a href=PreExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x297>x297</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x304>x304</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x302>x302</a>]<br></text>
<h3 id=x303><a href=PreExecution_IR.html#x303>x303</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x152<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x286,x296,x297}, writes={x286,x296,x297})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x303>x303</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>BodyLatency</strong>: [1.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 70<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x286>x286</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x296>x296</a>, <a href=PreExecution_IR.html#x297>x297</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x298><a href=PreExecution_IR.html#x298>x298</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x286>x286</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x145<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x299>x299</a>, <a href=PreExecution_IR.html#x301>x301</a>, <a href=PreExecution_IR.html#x303>x303</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x286}, writes={x286})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x298>x298</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 71<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x299><a href=PreExecution_IR.html#x299>x299</a> = FieldApply(struct=<a href=PreExecution_IR.html#x298>x298</a>,field=end)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x148<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x300>x300</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x299>x299</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 72<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x300><a href=PreExecution_IR.html#x300>x300</a> = RegWrite(mem=<a href=PreExecution_IR.html#x296>x296</a>,data=<a href=PreExecution_IR.html#x299>x299</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x149<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x303>x303</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x296}, writes={x296})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x300>x300</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x300>x300</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 73<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x301><a href=PreExecution_IR.html#x301>x301</a> = FieldApply(struct=<a href=PreExecution_IR.html#x298>x298</a>,field=size)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x150<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x302>x302</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x301>x301</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 74<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x302><a href=PreExecution_IR.html#x302>x302</a> = RegWrite(mem=<a href=PreExecution_IR.html#x297>x297</a>,data=<a href=PreExecution_IR.html#x301>x301</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x151<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x303>x303</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x297}, writes={x297})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x302>x302</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x302>x302</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 75<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x304><a href=PreExecution_IR.html#x304>x304</a> = RegRead(mem=<a href=PreExecution_IR.html#x297>x297</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x200, 0031: x153<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x305>x305</a>, <a href=PreExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x297})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x304>x304</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x301>x301</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x301>x301</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x304>x304</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x304>x304</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 76<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x305><a href=PreExecution_IR.html#x305>x305</a> = CounterNew(start=0,end=<a href=PreExecution_IR.html#x304>x304</a>,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x154<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x306>x306</a>, <a href=PreExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x305>x305</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x304>x304</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x313>x313</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PreExecution_IR.html#b155>b155</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 77<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=-1, block=-1)<br></text>
<h3 id=x306><a href=PreExecution_IR.html#x306>x306</a> = CounterChainNew(counters=[<a href=PreExecution_IR.html#x305>x305</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0035: x156<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x313>x313</a>, <a href=PreExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x306>x306</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x304>x304</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x313>x313</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 78<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=-1, block=-1)<br></text>
<h3 id=x313><a href=PreExecution_IR.html#x313>x313</a> = OpForeach(ens=[],cchain=<a href=PreExecution_IR.html#x306>x306</a>,block=Block(Const(())),iters=[<a href=PreExecution_IR.html#b155>b155</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x163<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x296,x287,x231}, writes={x287,x231})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x313>x313</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x308>x308</a>, <a href=PreExecution_IR.html#x311>x311</a>, <a href=PreExecution_IR.html#x304>x304</a>]<br></text>
<text><strong>BodyLatency</strong>: [4.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 79<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x296>x296</a>, <a href=PreExecution_IR.html#x287>x287</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x144>x144</a>]<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x231>x231</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b155><a href=PreExecution_IR.html#b155>b155</a></h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x157>x157</a>, <a href=PreExecution_IR.html#x162>x162</a>, <a href=PreExecution_IR.html#x309>x309</a>, <a href=PreExecution_IR.html#x312>x312</a>, <a href=PreExecution_IR.html#x159>x159</a>, <a href=PreExecution_IR.html#x307>x307</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PreExecution_IR.html#b155>b155</a>:1},c=0,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PreExecution_IR.html#x305>x305</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x307><a href=PreExecution_IR.html#x307>x307</a> = FixLeq(a=0,b=<a href=PreExecution_IR.html#b155>b155</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x157<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x310>x310</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x307>x307</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 80<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x308><a href=PreExecution_IR.html#x308>x308</a> = RegRead(mem=<a href=PreExecution_IR.html#x296>x296</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x158<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x309>x309</a>, <a href=PreExecution_IR.html#x313>x313</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x296})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x308>x308</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 81<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x309><a href=PreExecution_IR.html#x309>x309</a> = FixLst(a=<a href=PreExecution_IR.html#b155>b155</a>,b=<a href=PreExecution_IR.html#x308>x308</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x159<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x310>x310</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x309>x309</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x310><a href=PreExecution_IR.html#x310>x310</a> = And(a=<a href=PreExecution_IR.html#x307>x307</a>,b=<a href=PreExecution_IR.html#x309>x309</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x160<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x310>x310</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 83<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.4<br></text>
<h3 id=x311><a href=PreExecution_IR.html#x311>x311</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x287>x287</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x161<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x312>x312</a>, <a href=PreExecution_IR.html#x313>x313</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x287}, writes={x287})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b155>b155</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b155>b155</a>:[<a href=PreExecution_IR.html#b155>b155</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b155>b155</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x311>x311</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b155>b155</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 84<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x312><a href=PreExecution_IR.html#x312>x312</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x231>x231</a>,data=<a href=PreExecution_IR.html#x311>x311</a>,addr=[<a href=PreExecution_IR.html#b155>b155</a>],ens=[<a href=PreExecution_IR.html#x310>x310</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x162<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x313>x313</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x231}, writes={x231})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b155>b155</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b155>b155</a>:[<a href=PreExecution_IR.html#b155>b155</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b155>b155</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x312>x312</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b155>b155</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x311>x311</a>, <a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 85<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x316><a href=PreExecution_IR.html#x316>x316</a> = CounterNew(start=0,end=2,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:37:21<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x28<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x317>x317</a>, <a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x316>x316</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x331>x331</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PreExecution_IR.html#b29>b29</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x331>x331</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 86<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x331>x331</a>), stage=-1, block=-1)<br></text>
<h3 id=x317><a href=PreExecution_IR.html#x317>x317</a> = CounterChainNew(counters=[<a href=PreExecution_IR.html#x316>x316</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:37:27<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0035: x30<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x331>x331</a>, <a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x317>x317</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x331>x331</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x331>x331</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 87<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x331>x331</a>), stage=-1, block=-1)<br></text>
<h3 id=x331><a href=PreExecution_IR.html#x331>x331</a> = OpForeach(ens=[],cchain=<a href=PreExecution_IR.html#x317>x317</a>,block=Block(Const(())),iters=[<a href=PreExecution_IR.html#b29>b29</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:37:27<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x46<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x230,x231,x232}, writes={x232})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x331>x331</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x328>x328</a>, <a href=PreExecution_IR.html#x321>x321</a>, <a href=PreExecution_IR.html#x324>x324</a>, <a href=PreExecution_IR.html#x322>x322</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x330>x330</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 88<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b29><a href=PreExecution_IR.html#b29>b29</a></h3>
<text><strong>Name</strong>: i<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:37:27<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x37>x37</a>, <a href=PreExecution_IR.html#x45>x45</a>, <a href=PreExecution_IR.html#x321>x321</a>, <a href=PreExecution_IR.html#x329>x329</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PreExecution_IR.html#b29>b29</a>:1},c=0,tp=GEQ_ZERO()), SparseConstraint(cols={<a href=PreExecution_IR.html#b29>b29</a>:-1},c=1,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x331>x331</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PreExecution_IR.html#x316>x316</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x331>x331</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x318><a href=PreExecution_IR.html#x318>x318</a> = RegNew(init=0)</h3>
<text><strong>Name</strong>: sum<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:38:29<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x31<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x328>x328</a>, <a href=PreExecution_IR.html#x326>x326</a>, <a href=PreExecution_IR.html#x324>x324</a>, <a href=PreExecution_IR.html#x331>x331</a>, <a href=PreExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x331>x331</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x331>x331</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 89<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x331>x331</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>IterDiff</strong>: 1<br></text>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x324>x324</a>, <a href=PreExecution_IR.html#x328>x328</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x326>x326</a>]<br></text>
<h3 id=x319><a href=PreExecution_IR.html#x319>x319</a> = CounterNew(start=0,end=3,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:38:39<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x32<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x320>x320</a>, <a href=PreExecution_IR.html#x331>x331</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x319>x319</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x327>x327</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x331>x331</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PreExecution_IR.html#b36>b36</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 90<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=-1, block=-1)<br></text>
<h3 id=x320><a href=PreExecution_IR.html#x320>x320</a> = CounterChainNew(counters=[<a href=PreExecution_IR.html#x319>x319</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:40:10<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0035: x33<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x327>x327</a>, <a href=PreExecution_IR.html#x331>x331</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x320>x320</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x327>x327</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x331>x331</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 91<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=-1, block=-1)<br></text>
<h3 id=x327><a href=PreExecution_IR.html#x327>x327</a> = OpReduce(ens=[],cchain=<a href=PreExecution_IR.html#x320>x320</a>,accum=<a href=PreExecution_IR.html#x318>x318</a>,map=Block(x323),load=Lambda1(input=<a href=PreExecution_IR.html#x318>x318</a>),reduce=Lambda2(inputA=<a href=PreExecution_IR.html#b34>b34</a>,inputB=<a href=PreExecution_IR.html#b35>b35</a>),store=Lambda2(inputA=<a href=PreExecution_IR.html#x318>x318</a>,inputB=<a href=PreExecution_IR.html#x325>x325</a>),ident=None,fold=None,iters=[<a href=PreExecution_IR.html#b36>b36</a>],stopWhen=None,A=Fix[TRUE,_16,_8])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:40:10<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x43<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x331>x331</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x230,x231,x318}, writes={x318})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x321>x321</a>, <a href=PreExecution_IR.html#x324>x324</a>, <a href=PreExecution_IR.html#x322>x322</a>]<br></text>
<text><strong>BodyLatency</strong>: [10.25]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x331>x331</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x331>x331</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 98<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x230>x230</a>, <a href=PreExecution_IR.html#x231>x231</a>, <a href=PreExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x331>x331</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x318>x318</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b34><a href=PreExecution_IR.html#b34>b34</a></h3>
<text><strong>Name</strong>: x$1<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:40:10<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x41>x41</a>, <a href=PreExecution_IR.html#x325>x325</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), block=-1)<br></text>
<h3 id=b35><a href=PreExecution_IR.html#b35>b35</a></h3>
<text><strong>Name</strong>: x$2<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:40:10<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x41>x41</a>, <a href=PreExecution_IR.html#x325>x325</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), block=-1)<br></text>
<h3 id=b36><a href=PreExecution_IR.html#b36>b36</a></h3>
<text><strong>Name</strong>: j<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:40:10<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x37>x37</a>, <a href=PreExecution_IR.html#x38>x38</a>, <a href=PreExecution_IR.html#x321>x321</a>, <a href=PreExecution_IR.html#x322>x322</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PreExecution_IR.html#b36>b36</a>:1},c=0,tp=GEQ_ZERO()), SparseConstraint(cols={<a href=PreExecution_IR.html#b36>b36</a>:-1},c=2,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PreExecution_IR.html#x319>x319</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x321><a href=PreExecution_IR.html#x321>x321</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x230>x230</a>,addr=[<a href=PreExecution_IR.html#b29>b29</a>, <a href=PreExecution_IR.html#b36>b36</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:39:18<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x37<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x323>x323</a>, <a href=PreExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x230})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x321>x321</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b29>b29</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b29>b29</a>:[<a href=PreExecution_IR.html#b29>b29</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b29>b29</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b36>b36</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b36>b36</a>:[<a href=PreExecution_IR.html#b36>b36</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b36>b36</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x321>x321</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b29>b29</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b36>b36</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x321>x321</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 99<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x322><a href=PreExecution_IR.html#x322>x322</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x231>x231</a>,addr=[<a href=PreExecution_IR.html#b36>b36</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:39:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x38<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x323>x323</a>, <a href=PreExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x231})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x322>x322</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b36>b36</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b36>b36</a>:[<a href=PreExecution_IR.html#b36>b36</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b36>b36</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x322>x322</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b36>b36</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x322>x322</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 100<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x323><a href=PreExecution_IR.html#x323>x323</a> = FixMul(a=<a href=PreExecution_IR.html#x321>x321</a>,b=<a href=PreExecution_IR.html#x322>x322</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:39:25<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x39<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x323>x323</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x321>x321</a>, <a href=PreExecution_IR.html#x322>x322</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 101<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 4.0<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 1</h2>
<h3 id=x324><a href=PreExecution_IR.html#x324>x324</a> = RegRead(mem=<a href=PreExecution_IR.html#x318>x318</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:40:10<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x40<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x318})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x324>x324</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x324>x324</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x324>x324</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), block=1)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=1)<br></text>
<text><strong>ProgramOrder</strong>: 102<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=1, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>IterDiff</strong>: 1<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 2</h2>
<h3 id=x325><a href=PreExecution_IR.html#x325>x325</a> = FixAdd(a=<a href=PreExecution_IR.html#b34>b34</a>,b=<a href=PreExecution_IR.html#b35>b35</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:40:13<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x41<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x326>x326</a>, <a href=PreExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x325>x325</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), block=2)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=1)<br></text>
<text><strong>ProgramOrder</strong>: 103<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=1, block=1)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 3</h2>
<h3 id=x326><a href=PreExecution_IR.html#x326>x326</a> = RegWrite(mem=<a href=PreExecution_IR.html#x318>x318</a>,data=<a href=PreExecution_IR.html#x325>x325</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:40:10<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x42<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x318}, writes={x318})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x326>x326</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x326>x326</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), block=3)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=1)<br></text>
<text><strong>ProgramOrder</strong>: 104<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=1, block=2)<br></text>
<text><strong>Dispatch</strong>: {[]:[0, 1]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},1:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x330><a href=PreExecution_IR.html#x330>x330</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: PipeInserter.scala:189:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x198<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x331>x331</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x318,x232}, writes={x232})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x330>x330</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x328>x328</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x331>x331</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x331>x331</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 105<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x331>x331</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x31>x31</a>]<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x232>x232</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x328><a href=PreExecution_IR.html#x328>x328</a> = RegRead(mem=<a href=PreExecution_IR.html#x318>x318</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:41:26<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x201, 0031: x44<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x329>x329</a>, <a href=PreExecution_IR.html#x330>x330</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x318})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x328>x328</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x328>x328</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x328>x328</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x330>x330</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x330>x330</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 106<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x330>x330</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[1]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {1:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x329><a href=PreExecution_IR.html#x329>x329</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x232>x232</a>,data=<a href=PreExecution_IR.html#x328>x328</a>,addr=[<a href=PreExecution_IR.html#b29>b29</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:41:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x45<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x330>x330</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x232}, writes={x232})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x329>x329</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b29>b29</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b29>b29</a>:[<a href=PreExecution_IR.html#b29>b29</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b29>b29</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x329>x329</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b29>b29</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x328>x328</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x330>x330</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x330>x330</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 107<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x330>x330</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x360><a href=PreExecution_IR.html#x360>x360</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>Name</strong>: DenseTransfer<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x197<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x227,x232}, writes={x227})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x344>x344</a>, <a href=PreExecution_IR.html#x348>x348</a>, <a href=PreExecution_IR.html#x351>x351</a>, <a href=PreExecution_IR.html#x357>x357</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x359>x359</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>LoweredTransfer</strong>: DenseStore()<br></text>
<text><strong>LoweredTransferSize</strong>: (2,1,24)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 108<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Streaming()<br></text>
<text><strong>StreamPrimitive</strong>: true<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x332><a href=PreExecution_IR.html#x332>x332</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x166<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x340>x340</a>, <a href=PreExecution_IR.html#x356>x356</a>, <a href=PreExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x332>x332</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 109<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x340>x340</a>]<br></text>
<h3 id=x333><a href=PreExecution_IR.html#x333>x333</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Fix[TRUE,_16,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0035: x167<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x353>x353</a>, <a href=PreExecution_IR.html#x356>x356</a>, <a href=PreExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x333>x333</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 110<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x353>x353</a>]<br></text>
<h3 id=x334><a href=PreExecution_IR.html#x334>x334</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0035: x168<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x356>x356</a>, <a href=PreExecution_IR.html#x357>x357</a>, <a href=PreExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x334>x334</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 111<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x357>x357</a>]<br></text>
<h3 id=x359><a href=PreExecution_IR.html#x359>x359</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x196<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x334,x333,x232,x332,x227}, writes={x332,x333,x334,x227})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x359>x359</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x344>x344</a>, <a href=PreExecution_IR.html#x348>x348</a>, <a href=PreExecution_IR.html#x351>x351</a>, <a href=PreExecution_IR.html#x357>x357</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x358>x358</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 112<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenDRAMs</strong>: [<a href=PreExecution_IR.html#x227>x227</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x355><a href=PreExecution_IR.html#x355>x355</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x192<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x359>x359</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x333,x332,x227,x232}, writes={x332,x333})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x355>x355</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x344>x344</a>, <a href=PreExecution_IR.html#x348>x348</a>, <a href=PreExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x359>x359</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x359>x359</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 113<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x336>x336</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x359>x359</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x335><a href=PreExecution_IR.html#x335>x335</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x170<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x341>x341</a>, <a href=PreExecution_IR.html#x348>x348</a>, <a href=PreExecution_IR.html#x355>x355</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x335>x335</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 114<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x341>x341</a>]<br></text>
<h3 id=x336><a href=PreExecution_IR.html#x336>x336</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x171<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x342>x342</a>, <a href=PreExecution_IR.html#x344>x344</a>, <a href=PreExecution_IR.html#x355>x355</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x336>x336</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 115<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x344>x344</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x342>x342</a>]<br></text>
<h3 id=x343><a href=PreExecution_IR.html#x343>x343</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x179<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x355>x355</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x227,x332,x335,x336}, writes={x332,x335,x336})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x343>x343</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BodyLatency</strong>: [1.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 116<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x332>x332</a>, <a href=PreExecution_IR.html#x335>x335</a>, <a href=PreExecution_IR.html#x336>x336</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x337><a href=PreExecution_IR.html#x337>x337</a> = DRAMAddress(dram=<a href=PreExecution_IR.html#x227>x227</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_64,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x172<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x338>x338</a>, <a href=PreExecution_IR.html#x343>x343</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x227})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x337>x337</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 117<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x338><a href=PreExecution_IR.html#x338>x338</a> = SimpleStruct(elems=[(offset,<a href=PreExecution_IR.html#x337>x337</a>), (size,63), (isLoad,false)])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: BurstCmd<br></text>
<text><strong>Aliases</strong>: 0035: x173<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x340>x340</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x338>x338</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 118<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x339><a href=PreExecution_IR.html#x339>x339</a> = DRAMIsAlloc(dram=<a href=PreExecution_IR.html#x227>x227</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x174<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x340>x340</a>, <a href=PreExecution_IR.html#x343>x343</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x227})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x339>x339</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 119<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x340><a href=PreExecution_IR.html#x340>x340</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x332>x332</a>,data=<a href=PreExecution_IR.html#x338>x338</a>,ens=[<a href=PreExecution_IR.html#x339>x339</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x175<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x343>x343</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x332}, writes={x332})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x340>x340</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x340>x340</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 120<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x341><a href=PreExecution_IR.html#x341>x341</a> = RegWrite(mem=<a href=PreExecution_IR.html#x335>x335</a>,data=2,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x177<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x343>x343</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x335}, writes={x335})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x341>x341</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x341>x341</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 121<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x342><a href=PreExecution_IR.html#x342>x342</a> = RegWrite(mem=<a href=PreExecution_IR.html#x336>x336</a>,data=21,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x178<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x343>x343</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x336}, writes={x336})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x342>x342</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x342>x342</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 122<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x344><a href=PreExecution_IR.html#x344>x344</a> = RegRead(mem=<a href=PreExecution_IR.html#x336>x336</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x202, 0031: x180<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x345>x345</a>, <a href=PreExecution_IR.html#x355>x355</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x336})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x344>x344</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=21),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x344>x344</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x344>x344</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 123<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x345><a href=PreExecution_IR.html#x345>x345</a> = CounterNew(start=0,end=<a href=PreExecution_IR.html#x344>x344</a>,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x181<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x346>x346</a>, <a href=PreExecution_IR.html#x355>x355</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x345>x345</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x344>x344</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x354>x354</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PreExecution_IR.html#b182>b182</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 124<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=-1, block=-1)<br></text>
<h3 id=x346><a href=PreExecution_IR.html#x346>x346</a> = CounterChainNew(counters=[<a href=PreExecution_IR.html#x345>x345</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0035: x183<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x354>x354</a>, <a href=PreExecution_IR.html#x355>x355</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x346>x346</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x344>x344</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x354>x354</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 125<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=-1, block=-1)<br></text>
<h3 id=x354><a href=PreExecution_IR.html#x354>x354</a> = OpForeach(ens=[],cchain=<a href=PreExecution_IR.html#x346>x346</a>,block=Block(Const(())),iters=[<a href=PreExecution_IR.html#b182>b182</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x191<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x355>x355</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x335,x232,x333}, writes={x333})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x354>x354</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x348>x348</a>, <a href=PreExecution_IR.html#x351>x351</a>, <a href=PreExecution_IR.html#x344>x344</a>]<br></text>
<text><strong>BodyLatency</strong>: [4.6]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 126<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x335>x335</a>, <a href=PreExecution_IR.html#x232>x232</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x171>x171</a>]<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x333>x333</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b182><a href=PreExecution_IR.html#b182>b182</a></h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x347>x347</a>, <a href=PreExecution_IR.html#x184>x184</a>, <a href=PreExecution_IR.html#x186>x186</a>, <a href=PreExecution_IR.html#x188>x188</a>, <a href=PreExecution_IR.html#x351>x351</a>, <a href=PreExecution_IR.html#x349>x349</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PreExecution_IR.html#b182>b182</a>:1},c=0,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PreExecution_IR.html#x345>x345</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x347><a href=PreExecution_IR.html#x347>x347</a> = FixLeq(a=0,b=<a href=PreExecution_IR.html#b182>b182</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x184<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x350>x350</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x347>x347</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 127<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x348><a href=PreExecution_IR.html#x348>x348</a> = RegRead(mem=<a href=PreExecution_IR.html#x335>x335</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x185<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x349>x349</a>, <a href=PreExecution_IR.html#x354>x354</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x335})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x348>x348</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 128<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x349><a href=PreExecution_IR.html#x349>x349</a> = FixLst(a=<a href=PreExecution_IR.html#b182>b182</a>,b=<a href=PreExecution_IR.html#x348>x348</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x186<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x350>x350</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x349>x349</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 129<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x350><a href=PreExecution_IR.html#x350>x350</a> = And(a=<a href=PreExecution_IR.html#x347>x347</a>,b=<a href=PreExecution_IR.html#x349>x349</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x187<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x351>x351</a>, <a href=PreExecution_IR.html#x352>x352</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x350>x350</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 130<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.4<br></text>
<h3 id=x351><a href=PreExecution_IR.html#x351>x351</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x232>x232</a>,addr=[<a href=PreExecution_IR.html#b182>b182</a>],ens=[<a href=PreExecution_IR.html#x350>x350</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x188<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x352>x352</a>, <a href=PreExecution_IR.html#x354>x354</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x232})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b182>b182</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b182>b182</a>:[<a href=PreExecution_IR.html#b182>b182</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b182>b182</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x351>x351</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b182>b182</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x351>x351</a>, <a href=PreExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 131<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.6<br></text>
<h3 id=x352><a href=PreExecution_IR.html#x352>x352</a> = SimpleStruct(elems=[(_1,<a href=PreExecution_IR.html#x351>x351</a>), (_2,<a href=PreExecution_IR.html#x350>x350</a>)])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Tup2[Fix[TRUE,_16,_8],Bit]<br></text>
<text><strong>Aliases</strong>: 0035: x189<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x352>x352</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x351>x351</a>, <a href=PreExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 132<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 4.6<br></text>
<h3 id=x353><a href=PreExecution_IR.html#x353>x353</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x333>x333</a>,data=<a href=PreExecution_IR.html#x352>x352</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x190<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x354>x354</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x333}, writes={x333})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b182>b182</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b182>b182</a>:[<a href=PreExecution_IR.html#b182>b182</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b182>b182</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x353>x353</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b182>b182</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x351>x351</a>, <a href=PreExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 133<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 4.6<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x356><a href=PreExecution_IR.html#x356>x356</a> = FringeDenseStore(dram=<a href=PreExecution_IR.html#x227>x227</a>,cmdStream=<a href=PreExecution_IR.html#x332>x332</a>,dataStream=<a href=PreExecution_IR.html#x333>x333</a>,ackStream=<a href=PreExecution_IR.html#x334>x334</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x193<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x359>x359</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x227,x332,x333,x334}, writes={x334,x227})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x356>x356</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x359>x359</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x359>x359</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 134<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x359>x359</a>), stage=0, block=0)<br></text>
<h3 id=x358><a href=PreExecution_IR.html#x358>x358</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x195<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x359>x359</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x334}, writes={x334})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x358>x358</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x357>x357</a>]<br></text>
<text><strong>BodyLatency</strong>: [1.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x359>x359</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x359>x359</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 135<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x334>x334</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x359>x359</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x357><a href=PreExecution_IR.html#x357>x357</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x334>x334</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x194<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x358>x358</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x334}, writes={x334})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x357>x357</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x357>x357</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x357>x357</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x358>x358</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x358>x358</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 136<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x358>x358</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x362><a href=PreExecution_IR.html#x362>x362</a> = ArrayNew(size=2)</h3>
<text><strong>Name</strong>: result<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:47:24<br></text>
<text><strong>Type</strong>: Array[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x49<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x363>x363</a>, <a href=PreExecution_IR.html#x364>x364</a>, <a href=PreExecution_IR.html#x370>x370</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x362>x362</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x363><a href=PreExecution_IR.html#x363>x363</a> = GetMem(dram=<a href=PreExecution_IR.html#x227>x227</a>,data=<a href=PreExecution_IR.html#x362>x362</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:47:24<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x50<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x227,x362}, writes={x362})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x363>x363</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x364><a href=PreExecution_IR.html#x364>x364</a> = ArrayApply(coll=<a href=PreExecution_IR.html#x362>x362</a>,i=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:51:19<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x51<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x366>x366</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x362})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x364>x364</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x365><a href=PreExecution_IR.html#x365>x365</a> = ArrayApply(coll=<a href=PreExecution_IR.html#x224>x224</a>,i=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:51:29<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x52<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x366>x366</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x365>x365</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x366><a href=PreExecution_IR.html#x366>x366</a> = FixSub(a=<a href=PreExecution_IR.html#x364>x364</a>,b=<a href=PreExecution_IR.html#x365>x365</a>)</h3>
<text><strong>Name</strong>: d0<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:51:23<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x53<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x367>x367</a>, <a href=PreExecution_IR.html#x368>x368</a>, <a href=PreExecution_IR.html#x369>x369</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x366>x366</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x367><a href=PreExecution_IR.html#x367>x367</a> = FixLst(a=<a href=PreExecution_IR.html#x366>x366</a>,b=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:51:50<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x54<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x369>x369</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x367>x367</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x369><a href=PreExecution_IR.html#x369>x369</a> = IfThenElse(cond=<a href=PreExecution_IR.html#x367>x367</a>,thenBlk=Block(x368),elseBlk=Block(x366))</h3>
<text><strong>Name</strong>: e0<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:51:43<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x56<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x376>x376</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x369>x369</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BodyLatency</strong>: [0.1]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>InitiationInterval</strong>: 0.1<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x368><a href=PreExecution_IR.html#x368>x368</a> = FixNeg(a=<a href=PreExecution_IR.html#x366>x366</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:51:61<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x55<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x369>x369</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x368>x368</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x369>x369</a>), block=0)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 1</h2>
</td>
</tr>
</tbody>
</table>
<h3 id=x370><a href=PreExecution_IR.html#x370>x370</a> = ArrayApply(coll=<a href=PreExecution_IR.html#x362>x362</a>,i=1)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:52:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x57<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x372>x372</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x362})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x370>x370</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x371><a href=PreExecution_IR.html#x371>x371</a> = ArrayApply(coll=<a href=PreExecution_IR.html#x224>x224</a>,i=1)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:52:26<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x58<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x372>x372</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x371>x371</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x372><a href=PreExecution_IR.html#x372>x372</a> = FixSub(a=<a href=PreExecution_IR.html#x370>x370</a>,b=<a href=PreExecution_IR.html#x371>x371</a>)</h3>
<text><strong>Name</strong>: d1<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:52:20<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x59<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x373>x373</a>, <a href=PreExecution_IR.html#x374>x374</a>, <a href=PreExecution_IR.html#x375>x375</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x372>x372</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x373><a href=PreExecution_IR.html#x373>x373</a> = FixLst(a=<a href=PreExecution_IR.html#x372>x372</a>,b=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:52:47<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x60<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x375>x375</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x373>x373</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x375><a href=PreExecution_IR.html#x375>x375</a> = IfThenElse(cond=<a href=PreExecution_IR.html#x373>x373</a>,thenBlk=Block(x374),elseBlk=Block(x372))</h3>
<text><strong>Name</strong>: e1<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:52:40<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x62<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x377>x377</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x375>x375</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BodyLatency</strong>: [0.1]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>InitiationInterval</strong>: 0.1<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x374><a href=PreExecution_IR.html#x374>x374</a> = FixNeg(a=<a href=PreExecution_IR.html#x372>x372</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:52:58<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x61<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x375>x375</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x374>x374</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x375>x375</a>), block=0)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 1</h2>
</td>
</tr>
</tbody>
</table>
<h3 id=x376><a href=PreExecution_IR.html#x376>x376</a> = FixLst(a=<a href=PreExecution_IR.html#x369>x369</a>,b=0.0078125)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:53:19<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x63<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x378>x378</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x376>x376</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x377><a href=PreExecution_IR.html#x377>x377</a> = FixLst(a=<a href=PreExecution_IR.html#x375>x375</a>,b=0.0078125)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:53:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x64<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x378>x378</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x377>x377</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x378><a href=PreExecution_IR.html#x378>x378</a> = And(a=<a href=PreExecution_IR.html#x376>x376</a>,b=<a href=PreExecution_IR.html#x377>x377</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:53:31<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x65<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x379>x379</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x378>x378</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x379><a href=PreExecution_IR.html#x379>x379</a> = IfThenElse(cond=<a href=PreExecution_IR.html#x378>x378</a>,thenBlk=Block(Const(1)),elseBlk=Block(Const(0)))</h3>
<text><strong>Name</strong>: pass<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:53:12<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x66<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x380>x380</a>, <a href=PreExecution_IR.html#x384>x384</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x379>x379</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BodyLatency</strong>: [0.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>InitiationInterval</strong>: 0.0<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
</td>
</tr>
<tr>
<td>
<h2>block 1</h2>
</td>
</tr>
</tbody>
</table>
<h3 id=x380><a href=PreExecution_IR.html#x380>x380</a> = FixToText(a=<a href=PreExecution_IR.html#x379>x379</a>,format=None)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:56:22<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0035: x67<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x381>x381</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x380>x380</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x381><a href=PreExecution_IR.html#x381>x381</a> = TextConcat(parts=[PASS: , <a href=PreExecution_IR.html#x380>x380</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:56:22<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0035: x68<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x382>x382</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x381>x381</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x382><a href=PreExecution_IR.html#x382>x382</a> = TextConcat(parts=[<a href=PreExecution_IR.html#x381>x381</a>, 
])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:56:12<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0035: x69<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x383>x383</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x382>x382</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x383><a href=PreExecution_IR.html#x383>x383</a> = PrintIf(ens=[],x=<a href=PreExecution_IR.html#x382>x382</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:56:12<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x70<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (simple=true)<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x383>x383</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x384><a href=PreExecution_IR.html#x384>x384</a> = FixEql(a=<a href=PreExecution_IR.html#x379>x379</a>,b=1)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:57:17<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x71<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x385>x385</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x384>x384</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x385><a href=PreExecution_IR.html#x385>x385</a> = AssertIf(ens=[],cond=<a href=PreExecution_IR.html#x384>x384</a>,x=Some(MelFilterbankTest.scala:57:11: Assertion failure))</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:57:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x73<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (global=true)<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x385>x385</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
