Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 29 17:43:42 2025
| Host         : MadamImAdam running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Sistema_ROM_M_timing_summary_routed.rpt -pb Sistema_ROM_M_timing_summary_routed.pb -rpx Sistema_ROM_M_timing_summary_routed.rpx -warn_on_violation
| Design       : Sistema_ROM_M
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 address[3]
                            (input port)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.936ns  (logic 5.400ns (45.240%)  route 6.536ns (54.760%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  address[3] (IN)
                         net (fo=0)                   0.000     0.000    address[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  address_IBUF[3]_inst/O
                         net (fo=2, routed)           2.184     3.661    address_IBUF[3]
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.124     3.785 r  g0_b0/O
                         net (fo=4, routed)           1.050     4.835    rom_data_out[0]
    SLICE_X0Y95          LUT4 (Prop_lut4_I3_O)        0.124     4.959 r  data_out_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.239     6.198    RCA_M/cout_int_1
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124     6.322 r  data_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.063     8.385    data_out_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.936 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.936    data_out[3]
    N14                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[3]
                            (input port)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.751ns  (logic 5.278ns (49.092%)  route 5.473ns (50.908%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  address[3] (IN)
                         net (fo=0)                   0.000     0.000    address[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  address_IBUF[3]_inst/O
                         net (fo=2, routed)           2.184     3.661    address_IBUF[3]
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.124     3.785 r  g0_b0/O
                         net (fo=4, routed)           0.875     4.660    rom_data_out[0]
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.124     4.784 r  data_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.414     7.198    data_out_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    10.751 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.751    data_out[2]
    J13                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[3]
                            (input port)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.601ns  (logic 5.490ns (51.793%)  route 5.110ns (48.207%))
  Logic Levels:           4  (IBUF=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  address[3] (IN)
                         net (fo=0)                   0.000     0.000    address[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  address_IBUF[3]_inst/O
                         net (fo=2, routed)           2.184     3.661    address_IBUF[3]
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.124     3.785 r  g0_b0/O
                         net (fo=4, routed)           1.050     4.835    rom_data_out[0]
    SLICE_X0Y95          LUT4 (Prop_lut4_I3_O)        0.152     4.987 r  data_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.876     6.864    data_out_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.737    10.601 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.601    data_out[1]
    K15                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[3]
                            (input port)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.566ns  (logic 5.246ns (49.648%)  route 5.320ns (50.352%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  address[3] (IN)
                         net (fo=0)                   0.000     0.000    address[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  address_IBUF[3]_inst/O
                         net (fo=2, routed)           2.184     3.661    address_IBUF[3]
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.124     3.785 r  g0_b0/O
                         net (fo=4, routed)           0.869     4.654    rom_data_out[0]
    SLICE_X0Y95          LUT2 (Prop_lut2_I0_O)        0.124     4.778 r  data_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.267     7.045    data_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    10.566 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.566    data_out[0]
    H17                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 1.587ns (61.103%)  route 1.010ns (38.897%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  address_IBUF[0]_inst/O
                         net (fo=8, routed)           0.446     0.692    address_IBUF[0]
    SLICE_X1Y95          LUT3 (Prop_lut3_I0_O)        0.045     0.737 r  g0_b2/O
                         net (fo=2, routed)           0.063     0.799    rom_data_out[2]
    SLICE_X1Y95          LUT5 (Prop_lut5_I3_O)        0.045     0.844 r  data_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.501     1.345    data_out_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.597 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.597    data_out[3]
    N14                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.680ns  (logic 1.635ns (60.997%)  route 1.045ns (39.003%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  address_IBUF[0]_inst/O
                         net (fo=8, routed)           0.461     0.706    address_IBUF[0]
    SLICE_X0Y95          LUT3 (Prop_lut3_I0_O)        0.045     0.751 r  g0_b5/O
                         net (fo=3, routed)           0.157     0.908    rom_data_out[5]
    SLICE_X0Y95          LUT4 (Prop_lut4_I1_O)        0.046     0.954 r  data_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.427     1.382    data_out_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.298     2.680 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.680    data_out[1]
    K15                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.766ns  (logic 1.589ns (57.435%)  route 1.177ns (42.565%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  address_IBUF[0]_inst/O
                         net (fo=8, routed)           0.461     0.706    address_IBUF[0]
    SLICE_X0Y95          LUT3 (Prop_lut3_I0_O)        0.045     0.751 r  g0_b5/O
                         net (fo=3, routed)           0.069     0.820    rom_data_out[5]
    SLICE_X0Y95          LUT6 (Prop_lut6_I2_O)        0.045     0.865 r  data_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.647     1.513    data_out_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.766 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.766    data_out[2]
    J13                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[2]
                            (input port)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.934ns  (logic 1.564ns (53.316%)  route 1.370ns (46.684%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  address[2] (IN)
                         net (fo=0)                   0.000     0.000    address[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  address_IBUF[2]_inst/O
                         net (fo=8, routed)           0.483     0.736    address_IBUF[2]
    SLICE_X1Y95          LUT4 (Prop_lut4_I2_O)        0.045     0.781 r  g0_b0/O
                         net (fo=4, routed)           0.302     1.083    rom_data_out[0]
    SLICE_X0Y95          LUT2 (Prop_lut2_I0_O)        0.045     1.128 r  data_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.585     1.713    data_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.934 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.934    data_out[0]
    H17                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





