{
    "id": "130862334",
    "title": "BAT: the bit-level analysis tool",
    "venue": "computer aided verification",
    "year": 2007,
    "authors": [
        {
            "name": "Panagiotis Manolios",
            "id": "233669859",
            "org": "College of Computing, Georgia Institute of Technology, Atlanta, GA#TAB#"
        },
        {
            "name": "Sudarshan K. Srinivasan",
            "id": "2251000759",
            "org": "School of Electrical & Computer Engineering, Georgia Institute of Technology, Atlanta, GA#TAB#"
        },
        {
            "name": "Daron Vroon",
            "id": "2161655730",
            "org": "College of Computing, Georgia Institute of Technology, Atlanta, GA#TAB#"
        }
    ],
    "fields_of_study": [
        "Specification language",
        "Boolean circuit",
        "High-level verification",
        "Theoretical computer science",
        "Algorithm",
        "Functional verification",
        "Computer science",
        "Intelligent verification",
        "Abstraction",
        "Genetic algorithm",
        "Extensional definition"
    ],
    "references": [
        "1497632410",
        "2125967324",
        "2132518374",
        "2137249130",
        "2155151982"
    ]
}