{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707696079130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707696079130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 19:01:19 2024 " "Processing started: Sun Feb 11 19:01:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707696079130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707696079130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707696079130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707696079223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707696079223 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"report\";  expecting \";\" Encoder_tb.vhd(32) " "VHDL syntax error at Encoder_tb.vhd(32) near text \"report\";  expecting \";\"" {  } { { "Encoder_tb.vhd" "" { Text "/home/crott/Documents/spring24/dd/dd_lab1/P1/Encoder_tb.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707696082627 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"report\";  expecting \";\" Encoder_tb.vhd(38) " "VHDL syntax error at Encoder_tb.vhd(38) near text \"report\";  expecting \";\"" {  } { { "Encoder_tb.vhd" "" { Text "/home/crott/Documents/spring24/dd/dd_lab1/P1/Encoder_tb.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707696082627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Encoder_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Encoder_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707696082628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_tb-tb_arch " "Found design unit 1: Register_tb-tb_arch" {  } { { "Register_tb.vhd" "" { Text "/home/crott/Documents/spring24/dd/dd_lab1/P1/Register_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707696082629 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_tb " "Found entity 1: Register_tb" {  } { { "Register_tb.vhd" "" { Text "/home/crott/Documents/spring24/dd/dd_lab1/P1/Register_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707696082629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707696082629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE_Golden_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_LITE_Golden_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/crott/Documents/spring24/dd/dd_lab1/P1/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707696082629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707696082629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Behavioral " "Found design unit 1: Decoder-Behavioral" {  } { { "Decoder.vhd" "" { Text "/home/crott/Documents/spring24/dd/dd_lab1/P1/Decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707696082629 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "/home/crott/Documents/spring24/dd/dd_lab1/P1/Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707696082629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707696082629 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux Mux.vhd " "Entity \"mux\" obtained from \"Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Mux.vhd" "" { Text "/home/crott/Documents/spring24/dd/dd_lab1/P1/Mux.vhd" 7 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1707696082629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_arch " "Found design unit 1: mux-mux_arch" {  } { { "Mux.vhd" "" { Text "/home/crott/Documents/spring24/dd/dd_lab1/P1/Mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707696082629 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "Mux.vhd" "" { Text "/home/crott/Documents/spring24/dd/dd_lab1/P1/Mux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707696082629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707696082629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-rtl " "Found design unit 1: demux-rtl" {  } { { "Demux.vhd" "" { Text "/home/crott/Documents/spring24/dd/dd_lab1/P1/Demux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707696082630 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "Demux.vhd" "" { Text "/home/crott/Documents/spring24/dd/dd_lab1/P1/Demux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707696082630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707696082630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-Behavioral " "Found design unit 1: Reg-Behavioral" {  } { { "Register.vhd" "" { Text "/home/crott/Documents/spring24/dd/dd_lab1/P1/Register.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707696082630 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Register.vhd" "" { Text "/home/crott/Documents/spring24/dd/dd_lab1/P1/Register.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707696082630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707696082630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-rtl " "Found design unit 1: encoder-rtl" {  } { { "Encoder.vhd" "" { Text "/home/crott/Documents/spring24/dd/dd_lab1/P1/Encoder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707696082630 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "Encoder.vhd" "" { Text "/home/crott/Documents/spring24/dd/dd_lab1/P1/Encoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707696082630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707696082630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4to1_tb-Mux4to1_tb_arch " "Found design unit 1: Mux4to1_tb-Mux4to1_tb_arch" {  } { { "Mux_tb.vhd" "" { Text "/home/crott/Documents/spring24/dd/dd_lab1/P1/Mux_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707696082630 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1_tb " "Found entity 1: Mux4to1_tb" {  } { { "Mux_tb.vhd" "" { Text "/home/crott/Documents/spring24/dd/dd_lab1/P1/Mux_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707696082630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707696082630 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707696082671 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 11 19:01:22 2024 " "Processing ended: Sun Feb 11 19:01:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707696082671 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707696082671 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707696082671 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707696082671 ""}
