Release 14.7 par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

pcakulap::  Fri Jan 09 13:25:55 2015

par -ol high -xe n -w mcs_top_map.ncd mcs_top.ncd
/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_m
cs/smartxplorer_results/run4/mcs_top.pcf 


Constraints file:
/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run4/mcs_top.pcf
.
Loading device for application Rf_Device from file '6slx45.nph' in environment /opt/xilinx/14.7/ISE_DS/ISE/.
   "mcs_top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/kugel/.Xilinx' in /home/kugel/.flexlmrc.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------
WARNING:ConstraintSystem:67 - Constraint <PIN "Rst_n_pins<0>" TIG = TS_Clk;>
   [/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run4/mcs_top
   .pcf(14969)] modifies the effective value of constraint <TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;>
   [/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run4/mcs_top
   .pcf(14925)].

WARNING:ConstraintSystem:67 - Constraint <PIN "Rst_n_pins<0>" TIG = TS_clkRst_CLK_500_n;>
   [/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run4/mcs_top
   .pcf(14970)] modifies the effective value of constraint <TS_clkRst_CLK_500_n = PERIOD TIMEGRP "clkRst_CLK_500_n"
   TS_Clk / 6 PHASE         0.833333333 ns HIGH 50%;>
   [/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run4/mcs_top
   .pcf(14928)].

WARNING:ConstraintSystem:67 - Constraint <PIN "Rst_n_pins<0>" TIG = TS_clkRst_clkGen_clkout5;>
   [/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run4/mcs_top
   .pcf(14971)] modifies the effective value of constraint <TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP
   "clkRst_clkGen_clkout5" TS_Clk / 0.5         HIGH 50%;>
   [/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run4/mcs_top
   .pcf(14930)].

WARNING:ConstraintSystem:67 - Constraint <PIN "Rst_n_pins<0>" TIG = TS_clkRst_CLK_500;>
   [/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run4/mcs_top
   .pcf(14972)] modifies the effective value of constraint <TS_clkRst_CLK_500 = PERIOD TIMEGRP "clkRst_CLK_500" TS_Clk /
   6 HIGH 50%;>
   [/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run4/mcs_top
   .pcf(14931)].

WARNING:ConstraintSystem:67 - Constraint <PIN "Rst_n_pins<0>" TIG = TS_clkRst_CLK_100c;>
   [/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run4/mcs_top
   .pcf(14973)] modifies the effective value of constraint <TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk
   HIGH 50%;>
   [/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run4/mcs_top
   .pcf(14932)].

WARNING:ConstraintSystem:67 - Constraint <PIN "Rst_n_pins<0>" TIG =        
   TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1;>
   [/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run4/mcs_top
   .pcf(14975)] modifies the effective value of constraint <TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 =
   PERIOD TIMEGRP         "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"         TS_clkRst_CLK_100s / 1.3 HIGH
   50%;>
   [/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run4/mcs_top
   .pcf(14935)].

WARNING:ConstraintSystem:67 - Constraint <PIN "Rst_n_pins<0>" TIG = TS_withHdmiTx_Inst_hdmiOutIF_clk_650;>
   [/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run4/mcs_top
   .pcf(14976)] modifies the effective value of constraint <TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP       
    "withHdmiTx_Inst_hdmiOutIF_clk_650" TS_clkRst_CLK_100s / 6.5 HIGH 50%;>
   [/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run4/mcs_top
   .pcf(14937)].

WARNING:ConstraintSystem:67 - Constraint <PIN "Rst_n_pins<0>" TIG =        
   TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2;>
   [/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run4/mcs_top
   .pcf(14978)] modifies the effective value of constraint <TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 =
   PERIOD TIMEGRP         "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"         TS_clkRst_CLK_100s / 0.65 HIGH
   50%;>
   [/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run4/mcs_top
   .pcf(14940)].


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 7,388 out of  54,576   13%
    Number used as Flip Flops:               7,368
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               20
  Number of Slice LUTs:                     17,982 out of  27,288   65%
    Number used as logic:                   17,089 out of  27,288   62%
      Number using O6 output only:          11,343
      Number using O5 output only:             524
      Number using O5 and O6:                5,222
      Number used as ROM:                        0
    Number used as Memory:                     467 out of   6,408    7%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           403
        Number using O6 output only:            47
        Number using O5 output only:             1
        Number using O5 and O6:                355
    Number used exclusively as route-thrus:    426
      Number with same-slice register load:     81
      Number with same-slice carry load:       343
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 5,617 out of   6,822   82%
  Number of MUXCYs used:                    10,180 out of  13,644   74%
  Number of LUT Flip Flop pairs used:       18,899
    Number with an unused Flip Flop:        12,077 out of  18,899   63%
    Number with an unused LUT:                 917 out of  18,899    4%
    Number of fully used LUT-FF pairs:       5,905 out of  18,899   31%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        80 out of     218   36%
    Number of LOCed IOBs:                       80 out of      80  100%
    IOB Flip Flops:                             21
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of     116   27%
  Number of RAMB8BWERs:                          0 out of     232    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       7 out of      16   43%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      2
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                  13 out of     376    3%
    Number used as ILOGIC2s:                    13
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  61 out of     376   16%
    Number used as OLOGIC2s:                     8
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                           18 out of      58   31%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            2 out of       4   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 13 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

Starting Router


Phase  1  : 92424 unrouted;      REAL time: 15 secs 

Phase  2  : 79066 unrouted;      REAL time: 20 secs 

Phase  3  : 32501 unrouted;      REAL time: 1 mins 6 secs 

Phase  4  : 32787 unrouted; (Setup:2069, Hold:78752, Component Switching Limit:0)     REAL time: 1 mins 11 secs 
