============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 30 2025  10:18:03 pm
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-2 ps) Setup Check with Pin DATA_PATH_Last_s_reg[26]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_Last_s_reg[26]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_Last_s_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2110            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2210          100     
                                              
             Setup:-     151                  
       Uncertainty:-      50                  
     Required Time:=    2009                  
      Launch Clock:-     100                  
         Data Path:-    1911                  
             Slack:=      -2                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  DATA_PATH_Last_s_reg[26]/CK -       -     R     (arrival)     393    -     0     0     100    (-,-) 
  DATA_PATH_Last_s_reg[26]/Q  -       CK->Q F     DFFRHQX1        2  4.8   131   263     363    (-,-) 
  g10581__3680/Y              -       A->Y  R     CLKXOR2X1       1  3.9    98   277     639    (-,-) 
  g10553__2802/Y              -       A->Y  R     CLKAND2X6       1  6.1    40   138     778    (-,-) 
  g10481__1705/Y              -       A->Y  F     NAND2X8         1  3.6    65    73     851    (-,-) 
  g10062__7098/Y              -       C->Y  F     OR4X6           1  5.8    90   299    1150    (-,-) 
  g9878__5526/Y               -       C->Y  R     NOR3X8          2  6.2   104   100    1249    (-,-) 
  g9875__4319/Y               -       B0->Y F     AOI2BB1X4       1  4.5    69    87    1337    (-,-) 
  g9871__5477/Y               -       A->Y  F     CLKAND2X12     33 64.9   170   193    1530    (-,-) 
  g9857__1881/Y               -       S0->Y F     CLKMX2X3        2  6.2    83   228    1758    (-,-) 
  g9822/Y                     -       A->Y  R     CLKINVX4        1  3.1    36    56    1814    (-,-) 
  g9724__3680/Y               -       B->Y  R     MX2X1           1  3.2    85   198    2011    (-,-) 
  DATA_PATH_Last_s_reg[26]/D  <<<     -     R     DFFRHQX1        1    -     -     0    2011    (-,-) 
#-----------------------------------------------------------------------------------------------------

