Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 12 00:42:29 2025
| Host         : Ideapad_S340 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     47.918        0.000                      0                 2856        0.179        0.000                      0                 2856       49.500        0.000                       0                  1344  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              47.918        0.000                      0                 2856        0.179        0.000                      0                 2856       49.500        0.000                       0                  1344  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       47.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.918ns  (required time - arrival time)
  Source:                 forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[12][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.853ns  (logic 10.417ns (20.090%)  route 41.436ns (79.910%))
  Logic Levels:           47  (LUT2=3 LUT4=4 LUT5=17 LUT6=21 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.554     5.138    forLoop_idx_0_753109535[0].io_button_edge_row/CLK
    SLICE_X47Y57         FDRE                                         r  forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/Q
                         net (fo=10, routed)          1.035     6.629    forLoop_idx_0_1247514980[0].io_button_cond_row/D_last_q
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.152     6.781 f  forLoop_idx_0_1247514980[0].io_button_cond_row/D_reg_q[11][31]_i_197/O
                         net (fo=5, routed)           1.350     8.131    cpu/button_map/M_io_button_edge_row_out[0]
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.457 f  cpu/button_map/D_reg_q[11][31]_i_119/O
                         net (fo=2, routed)           0.885     9.342    cpu/button_map/M_button_map_out[5]
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.466 f  cpu/button_map/D_reg_q[11][31]_i_125/O
                         net (fo=1, routed)           1.044    10.510    cpu/L_reg/D_reg_q[11][13]_i_13_0
    SLICE_X46Y61         LUT5 (Prop_lut5_I0_O)        0.124    10.634 f  cpu/L_reg/D_reg_q[11][31]_i_64/O
                         net (fo=42, routed)          1.243    11.877    cpu/L_reg/M_iROM_address[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.124    12.001 f  cpu/L_reg/D_reg_q[11][31]_i_54/O
                         net (fo=9, routed)           0.726    12.727    cpu/L_reg/D_reg_q[11][31]_i_54_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I3_O)        0.124    12.851 r  cpu/L_reg/D_reg_q[11][31]_i_14/O
                         net (fo=30, routed)          1.932    14.783    cpu/L_reg/FSM_sequential_D_state_q_reg[3]
    SLICE_X58Y63         LUT5 (Prop_lut5_I1_O)        0.124    14.907 r  cpu/L_reg/D_reg_q[11][11]_i_6/O
                         net (fo=257, routed)         1.594    16.501    cpu/L_reg/D_reg_q[11][24]_i_22_0[6]
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.124    16.625 f  cpu/L_reg/D_reg_q[11][31]_i_218/O
                         net (fo=1, routed)           0.000    16.625    cpu/L_reg/D_reg_q[11][31]_i_218_n_0
    SLICE_X47Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    16.870 f  cpu/L_reg/D_reg_q_reg[11][31]_i_147/O
                         net (fo=1, routed)           0.000    16.870    cpu/L_reg/D_reg_q_reg[11][31]_i_147_n_0
    SLICE_X47Y62         MUXF8 (Prop_muxf8_I0_O)      0.104    16.974 f  cpu/L_reg/D_reg_q_reg[11][31]_i_94/O
                         net (fo=1, routed)           1.116    18.090    cpu/L_reg_n_45
    SLICE_X56Y63         LUT5 (Prop_lut5_I3_O)        0.316    18.406 f  cpu/D_reg_q[11][31]_i_45/O
                         net (fo=112, routed)         2.333    20.739    cpu/L_reg/M_alu_b[0]
    SLICE_X48Y75         LUT2 (Prop_lut2_I1_O)        0.152    20.891 r  cpu/L_reg/D_reg_q[11][6]_i_46/O
                         net (fo=1, routed)           0.977    21.868    cpu/L_reg/D_reg_q[11][6]_i_46_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I1_O)        0.326    22.194 r  cpu/L_reg/D_reg_q[11][6]_i_43/O
                         net (fo=2, routed)           0.304    22.497    cpu/L_reg/alu/multiplier/p_2256_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I4_O)        0.124    22.621 r  cpu/L_reg/D_reg_q[11][6]_i_37/O
                         net (fo=3, routed)           0.671    23.292    cpu/L_reg/alu/multiplier/p_2050_in
    SLICE_X48Y74         LUT6 (Prop_lut6_I0_O)        0.124    23.416 r  cpu/L_reg/D_reg_q[11][6]_i_33/O
                         net (fo=6, routed)           1.097    24.513    cpu/L_reg/alu/multiplier/p_1911_in
    SLICE_X46Y75         LUT4 (Prop_lut4_I0_O)        0.152    24.665 r  cpu/L_reg/D_reg_q[11][8]_i_52/O
                         net (fo=4, routed)           1.080    25.745    cpu/L_reg/alu/multiplier/p_1965_in
    SLICE_X46Y75         LUT6 (Prop_lut6_I2_O)        0.348    26.093 r  cpu/L_reg/D_reg_q[11][8]_i_42/O
                         net (fo=6, routed)           0.819    26.912    cpu/L_reg/alu/multiplier/p_1827_in
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.152    27.064 r  cpu/L_reg/D_reg_q[11][9]_i_33/O
                         net (fo=6, routed)           0.481    27.545    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X44Y74         LUT5 (Prop_lut5_I1_O)        0.332    27.877 r  cpu/L_reg/D_reg_q[11][10]_i_34/O
                         net (fo=5, routed)           0.742    28.618    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X43Y75         LUT5 (Prop_lut5_I1_O)        0.124    28.742 r  cpu/L_reg/D_reg_q[11][11]_i_36/O
                         net (fo=4, routed)           0.829    29.572    cpu/L_reg/alu/multiplier/p_1443_in
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.124    29.696 r  cpu/L_reg/D_reg_q[11][12]_i_38/O
                         net (fo=3, routed)           0.962    30.658    cpu/L_reg/alu/multiplier/p_1325_in
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.152    30.810 r  cpu/L_reg/D_reg_q[11][14]_i_43/O
                         net (fo=3, routed)           0.297    31.107    cpu/L_reg/alu/multiplier/p_1323_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.332    31.439 r  cpu/L_reg/D_reg_q[11][14]_i_33/O
                         net (fo=6, routed)           0.961    32.400    cpu/L_reg/alu/multiplier/p_1064_in
    SLICE_X41Y75         LUT5 (Prop_lut5_I2_O)        0.152    32.552 r  cpu/L_reg/D_reg_q[11][14]_i_40/O
                         net (fo=4, routed)           0.428    32.980    cpu/L_reg/alu/multiplier/p_1003_in
    SLICE_X41Y76         LUT5 (Prop_lut5_I4_O)        0.320    33.300 r  cpu/L_reg/D_reg_q[11][15]_i_30/O
                         net (fo=5, routed)           0.861    34.160    cpu/L_reg/alu/multiplier/p_1001_in
    SLICE_X39Y76         LUT5 (Prop_lut5_I1_O)        0.354    34.514 r  cpu/L_reg/D_reg_q[11][16]_i_33/O
                         net (fo=4, routed)           0.701    35.215    cpu/L_reg/alu/multiplier/p_903_in
    SLICE_X38Y77         LUT6 (Prop_lut6_I1_O)        0.326    35.541 r  cpu/L_reg/D_reg_q[11][17]_i_36/O
                         net (fo=2, routed)           0.612    36.153    cpu/L_reg/D_reg_q[11][17]_i_36_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.124    36.277 r  cpu/L_reg/D_reg_q[11][17]_i_31/O
                         net (fo=3, routed)           0.777    37.054    cpu/L_reg/alu/multiplier/p_611_in
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.150    37.204 r  cpu/L_reg/D_reg_q[11][19]_i_39/O
                         net (fo=6, routed)           1.018    38.222    cpu/L_reg/alu/multiplier/p_641_in
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.356    38.578 r  cpu/L_reg/D_reg_q[11][19]_i_45/O
                         net (fo=4, routed)           0.499    39.077    cpu/L_reg/alu/multiplier/p_563_in
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.320    39.397 r  cpu/L_reg/D_reg_q[11][20]_i_37/O
                         net (fo=5, routed)           0.656    40.052    cpu/L_reg/alu/multiplier/p_561_in
    SLICE_X37Y74         LUT5 (Prop_lut5_I1_O)        0.352    40.404 r  cpu/L_reg/D_reg_q[11][21]_i_39/O
                         net (fo=4, routed)           0.691    41.096    cpu/L_reg/alu/multiplier/p_488_in
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.326    41.422 r  cpu/L_reg/D_reg_q[11][22]_i_41/O
                         net (fo=3, routed)           0.827    42.249    cpu/L_reg/alu/multiplier/p_420_in
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.124    42.373 r  cpu/L_reg/D_reg_q[11][22]_i_35/O
                         net (fo=3, routed)           0.812    43.185    cpu/L_reg/alu/multiplier/p_281_in
    SLICE_X36Y70         LUT4 (Prop_lut4_I2_O)        0.118    43.303 r  cpu/L_reg/D_reg_q[11][24]_i_54/O
                         net (fo=6, routed)           1.012    44.315    cpu/L_reg/alu/multiplier/p_301_in
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.354    44.669 r  cpu/L_reg/D_reg_q[11][24]_i_60/O
                         net (fo=4, routed)           0.839    45.507    cpu/L_reg/alu/multiplier/p_248_in
    SLICE_X34Y69         LUT6 (Prop_lut6_I1_O)        0.326    45.833 r  cpu/L_reg/D_reg_q[11][27]_i_67/O
                         net (fo=1, routed)           0.706    46.540    cpu/L_reg/D_reg_q[11][27]_i_67_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I3_O)        0.124    46.664 r  cpu/L_reg/D_reg_q[11][27]_i_44/O
                         net (fo=2, routed)           0.603    47.267    cpu/L_reg/alu/multiplier/p_157_in
    SLICE_X34Y71         LUT6 (Prop_lut6_I4_O)        0.124    47.391 r  cpu/L_reg/D_reg_q[11][27]_i_21/O
                         net (fo=3, routed)           1.247    48.638    cpu/L_reg/alu/multiplier/p_107_in
    SLICE_X36Y67         LUT4 (Prop_lut4_I2_O)        0.150    48.788 r  cpu/L_reg/D_reg_q[11][27]_i_11/O
                         net (fo=6, routed)           0.749    49.537    cpu/L_reg/alu/multiplier/p_119_in
    SLICE_X35Y67         LUT5 (Prop_lut5_I1_O)        0.352    49.889 r  cpu/L_reg/D_reg_q[11][29]_i_30/O
                         net (fo=4, routed)           0.690    50.579    cpu/L_reg/alu/multiplier/p_86_in
    SLICE_X34Y67         LUT5 (Prop_lut5_I4_O)        0.356    50.935 r  cpu/L_reg/D_reg_q[11][29]_i_22/O
                         net (fo=4, routed)           0.819    51.754    cpu/L_reg/alu/multiplier/p_84_in
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.328    52.082 r  cpu/L_reg/D_reg_q[11][31]_i_166/O
                         net (fo=3, routed)           0.667    52.749    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.124    52.873 r  cpu/L_reg/D_reg_q[11][31]_i_101/O
                         net (fo=1, routed)           1.012    53.884    cpu/L_reg/D_reg_q[11][31]_i_101_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124    54.008 r  cpu/L_reg/D_reg_q[11][31]_i_49/O
                         net (fo=1, routed)           0.908    54.917    cpu/L_reg/D_reg_q[11][31]_i_49_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124    55.041 r  cpu/L_reg/D_reg_q[11][31]_i_13/O
                         net (fo=1, routed)           0.435    55.476    cpu/L_reg/D_reg_q[11][31]_i_13_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124    55.600 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.391    56.991    cpu/L_reg/M_reg_write_data[31]
    SLICE_X35Y56         FDRE                                         r  cpu/L_reg/D_reg_q_reg[12][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.434   104.838    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  cpu/L_reg/D_reg_q_reg[12][31]/C
                         clock pessimism              0.186   105.025    
                         clock uncertainty           -0.035   104.989    
    SLICE_X35Y56         FDRE (Setup_fdre_C_D)       -0.081   104.908    cpu/L_reg/D_reg_q_reg[12][31]
  -------------------------------------------------------------------
                         required time                        104.908    
                         arrival time                         -56.991    
  -------------------------------------------------------------------
                         slack                                 47.918    

Slack (MET) :             47.936ns  (required time - arrival time)
  Source:                 forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[15][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.834ns  (logic 10.417ns (20.097%)  route 41.417ns (79.903%))
  Logic Levels:           47  (LUT2=3 LUT4=4 LUT5=17 LUT6=21 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.554     5.138    forLoop_idx_0_753109535[0].io_button_edge_row/CLK
    SLICE_X47Y57         FDRE                                         r  forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/Q
                         net (fo=10, routed)          1.035     6.629    forLoop_idx_0_1247514980[0].io_button_cond_row/D_last_q
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.152     6.781 f  forLoop_idx_0_1247514980[0].io_button_cond_row/D_reg_q[11][31]_i_197/O
                         net (fo=5, routed)           1.350     8.131    cpu/button_map/M_io_button_edge_row_out[0]
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.457 f  cpu/button_map/D_reg_q[11][31]_i_119/O
                         net (fo=2, routed)           0.885     9.342    cpu/button_map/M_button_map_out[5]
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.466 f  cpu/button_map/D_reg_q[11][31]_i_125/O
                         net (fo=1, routed)           1.044    10.510    cpu/L_reg/D_reg_q[11][13]_i_13_0
    SLICE_X46Y61         LUT5 (Prop_lut5_I0_O)        0.124    10.634 f  cpu/L_reg/D_reg_q[11][31]_i_64/O
                         net (fo=42, routed)          1.243    11.877    cpu/L_reg/M_iROM_address[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.124    12.001 f  cpu/L_reg/D_reg_q[11][31]_i_54/O
                         net (fo=9, routed)           0.726    12.727    cpu/L_reg/D_reg_q[11][31]_i_54_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I3_O)        0.124    12.851 r  cpu/L_reg/D_reg_q[11][31]_i_14/O
                         net (fo=30, routed)          1.932    14.783    cpu/L_reg/FSM_sequential_D_state_q_reg[3]
    SLICE_X58Y63         LUT5 (Prop_lut5_I1_O)        0.124    14.907 r  cpu/L_reg/D_reg_q[11][11]_i_6/O
                         net (fo=257, routed)         1.594    16.501    cpu/L_reg/D_reg_q[11][24]_i_22_0[6]
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.124    16.625 f  cpu/L_reg/D_reg_q[11][31]_i_218/O
                         net (fo=1, routed)           0.000    16.625    cpu/L_reg/D_reg_q[11][31]_i_218_n_0
    SLICE_X47Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    16.870 f  cpu/L_reg/D_reg_q_reg[11][31]_i_147/O
                         net (fo=1, routed)           0.000    16.870    cpu/L_reg/D_reg_q_reg[11][31]_i_147_n_0
    SLICE_X47Y62         MUXF8 (Prop_muxf8_I0_O)      0.104    16.974 f  cpu/L_reg/D_reg_q_reg[11][31]_i_94/O
                         net (fo=1, routed)           1.116    18.090    cpu/L_reg_n_45
    SLICE_X56Y63         LUT5 (Prop_lut5_I3_O)        0.316    18.406 f  cpu/D_reg_q[11][31]_i_45/O
                         net (fo=112, routed)         2.333    20.739    cpu/L_reg/M_alu_b[0]
    SLICE_X48Y75         LUT2 (Prop_lut2_I1_O)        0.152    20.891 r  cpu/L_reg/D_reg_q[11][6]_i_46/O
                         net (fo=1, routed)           0.977    21.868    cpu/L_reg/D_reg_q[11][6]_i_46_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I1_O)        0.326    22.194 r  cpu/L_reg/D_reg_q[11][6]_i_43/O
                         net (fo=2, routed)           0.304    22.497    cpu/L_reg/alu/multiplier/p_2256_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I4_O)        0.124    22.621 r  cpu/L_reg/D_reg_q[11][6]_i_37/O
                         net (fo=3, routed)           0.671    23.292    cpu/L_reg/alu/multiplier/p_2050_in
    SLICE_X48Y74         LUT6 (Prop_lut6_I0_O)        0.124    23.416 r  cpu/L_reg/D_reg_q[11][6]_i_33/O
                         net (fo=6, routed)           1.097    24.513    cpu/L_reg/alu/multiplier/p_1911_in
    SLICE_X46Y75         LUT4 (Prop_lut4_I0_O)        0.152    24.665 r  cpu/L_reg/D_reg_q[11][8]_i_52/O
                         net (fo=4, routed)           1.080    25.745    cpu/L_reg/alu/multiplier/p_1965_in
    SLICE_X46Y75         LUT6 (Prop_lut6_I2_O)        0.348    26.093 r  cpu/L_reg/D_reg_q[11][8]_i_42/O
                         net (fo=6, routed)           0.819    26.912    cpu/L_reg/alu/multiplier/p_1827_in
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.152    27.064 r  cpu/L_reg/D_reg_q[11][9]_i_33/O
                         net (fo=6, routed)           0.481    27.545    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X44Y74         LUT5 (Prop_lut5_I1_O)        0.332    27.877 r  cpu/L_reg/D_reg_q[11][10]_i_34/O
                         net (fo=5, routed)           0.742    28.618    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X43Y75         LUT5 (Prop_lut5_I1_O)        0.124    28.742 r  cpu/L_reg/D_reg_q[11][11]_i_36/O
                         net (fo=4, routed)           0.829    29.572    cpu/L_reg/alu/multiplier/p_1443_in
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.124    29.696 r  cpu/L_reg/D_reg_q[11][12]_i_38/O
                         net (fo=3, routed)           0.962    30.658    cpu/L_reg/alu/multiplier/p_1325_in
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.152    30.810 r  cpu/L_reg/D_reg_q[11][14]_i_43/O
                         net (fo=3, routed)           0.297    31.107    cpu/L_reg/alu/multiplier/p_1323_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.332    31.439 r  cpu/L_reg/D_reg_q[11][14]_i_33/O
                         net (fo=6, routed)           0.961    32.400    cpu/L_reg/alu/multiplier/p_1064_in
    SLICE_X41Y75         LUT5 (Prop_lut5_I2_O)        0.152    32.552 r  cpu/L_reg/D_reg_q[11][14]_i_40/O
                         net (fo=4, routed)           0.428    32.980    cpu/L_reg/alu/multiplier/p_1003_in
    SLICE_X41Y76         LUT5 (Prop_lut5_I4_O)        0.320    33.300 r  cpu/L_reg/D_reg_q[11][15]_i_30/O
                         net (fo=5, routed)           0.861    34.160    cpu/L_reg/alu/multiplier/p_1001_in
    SLICE_X39Y76         LUT5 (Prop_lut5_I1_O)        0.354    34.514 r  cpu/L_reg/D_reg_q[11][16]_i_33/O
                         net (fo=4, routed)           0.701    35.215    cpu/L_reg/alu/multiplier/p_903_in
    SLICE_X38Y77         LUT6 (Prop_lut6_I1_O)        0.326    35.541 r  cpu/L_reg/D_reg_q[11][17]_i_36/O
                         net (fo=2, routed)           0.612    36.153    cpu/L_reg/D_reg_q[11][17]_i_36_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.124    36.277 r  cpu/L_reg/D_reg_q[11][17]_i_31/O
                         net (fo=3, routed)           0.777    37.054    cpu/L_reg/alu/multiplier/p_611_in
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.150    37.204 r  cpu/L_reg/D_reg_q[11][19]_i_39/O
                         net (fo=6, routed)           1.018    38.222    cpu/L_reg/alu/multiplier/p_641_in
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.356    38.578 r  cpu/L_reg/D_reg_q[11][19]_i_45/O
                         net (fo=4, routed)           0.499    39.077    cpu/L_reg/alu/multiplier/p_563_in
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.320    39.397 r  cpu/L_reg/D_reg_q[11][20]_i_37/O
                         net (fo=5, routed)           0.656    40.052    cpu/L_reg/alu/multiplier/p_561_in
    SLICE_X37Y74         LUT5 (Prop_lut5_I1_O)        0.352    40.404 r  cpu/L_reg/D_reg_q[11][21]_i_39/O
                         net (fo=4, routed)           0.691    41.096    cpu/L_reg/alu/multiplier/p_488_in
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.326    41.422 r  cpu/L_reg/D_reg_q[11][22]_i_41/O
                         net (fo=3, routed)           0.827    42.249    cpu/L_reg/alu/multiplier/p_420_in
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.124    42.373 r  cpu/L_reg/D_reg_q[11][22]_i_35/O
                         net (fo=3, routed)           0.812    43.185    cpu/L_reg/alu/multiplier/p_281_in
    SLICE_X36Y70         LUT4 (Prop_lut4_I2_O)        0.118    43.303 r  cpu/L_reg/D_reg_q[11][24]_i_54/O
                         net (fo=6, routed)           1.012    44.315    cpu/L_reg/alu/multiplier/p_301_in
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.354    44.669 r  cpu/L_reg/D_reg_q[11][24]_i_60/O
                         net (fo=4, routed)           0.839    45.507    cpu/L_reg/alu/multiplier/p_248_in
    SLICE_X34Y69         LUT6 (Prop_lut6_I1_O)        0.326    45.833 r  cpu/L_reg/D_reg_q[11][27]_i_67/O
                         net (fo=1, routed)           0.706    46.540    cpu/L_reg/D_reg_q[11][27]_i_67_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I3_O)        0.124    46.664 r  cpu/L_reg/D_reg_q[11][27]_i_44/O
                         net (fo=2, routed)           0.603    47.267    cpu/L_reg/alu/multiplier/p_157_in
    SLICE_X34Y71         LUT6 (Prop_lut6_I4_O)        0.124    47.391 r  cpu/L_reg/D_reg_q[11][27]_i_21/O
                         net (fo=3, routed)           1.247    48.638    cpu/L_reg/alu/multiplier/p_107_in
    SLICE_X36Y67         LUT4 (Prop_lut4_I2_O)        0.150    48.788 r  cpu/L_reg/D_reg_q[11][27]_i_11/O
                         net (fo=6, routed)           0.749    49.537    cpu/L_reg/alu/multiplier/p_119_in
    SLICE_X35Y67         LUT5 (Prop_lut5_I1_O)        0.352    49.889 r  cpu/L_reg/D_reg_q[11][29]_i_30/O
                         net (fo=4, routed)           0.690    50.579    cpu/L_reg/alu/multiplier/p_86_in
    SLICE_X34Y67         LUT5 (Prop_lut5_I4_O)        0.356    50.935 r  cpu/L_reg/D_reg_q[11][29]_i_22/O
                         net (fo=4, routed)           0.819    51.754    cpu/L_reg/alu/multiplier/p_84_in
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.328    52.082 r  cpu/L_reg/D_reg_q[11][31]_i_166/O
                         net (fo=3, routed)           0.667    52.749    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.124    52.873 r  cpu/L_reg/D_reg_q[11][31]_i_101/O
                         net (fo=1, routed)           1.012    53.884    cpu/L_reg/D_reg_q[11][31]_i_101_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124    54.008 r  cpu/L_reg/D_reg_q[11][31]_i_49/O
                         net (fo=1, routed)           0.908    54.917    cpu/L_reg/D_reg_q[11][31]_i_49_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124    55.041 r  cpu/L_reg/D_reg_q[11][31]_i_13/O
                         net (fo=1, routed)           0.435    55.476    cpu/L_reg/D_reg_q[11][31]_i_13_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124    55.600 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.372    56.972    cpu/L_reg/M_reg_write_data[31]
    SLICE_X33Y58         FDRE                                         r  cpu/L_reg/D_reg_q_reg[15][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.434   104.838    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X33Y58         FDRE                                         r  cpu/L_reg/D_reg_q_reg[15][31]/C
                         clock pessimism              0.186   105.025    
                         clock uncertainty           -0.035   104.989    
    SLICE_X33Y58         FDRE (Setup_fdre_C_D)       -0.081   104.908    cpu/L_reg/D_reg_q_reg[15][31]
  -------------------------------------------------------------------
                         required time                        104.908    
                         arrival time                         -56.972    
  -------------------------------------------------------------------
                         slack                                 47.936    

Slack (MET) :             47.991ns  (required time - arrival time)
  Source:                 forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.814ns  (logic 10.417ns (20.105%)  route 41.397ns (79.895%))
  Logic Levels:           47  (LUT2=3 LUT4=4 LUT5=17 LUT6=21 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.554     5.138    forLoop_idx_0_753109535[0].io_button_edge_row/CLK
    SLICE_X47Y57         FDRE                                         r  forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/Q
                         net (fo=10, routed)          1.035     6.629    forLoop_idx_0_1247514980[0].io_button_cond_row/D_last_q
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.152     6.781 f  forLoop_idx_0_1247514980[0].io_button_cond_row/D_reg_q[11][31]_i_197/O
                         net (fo=5, routed)           1.350     8.131    cpu/button_map/M_io_button_edge_row_out[0]
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.457 f  cpu/button_map/D_reg_q[11][31]_i_119/O
                         net (fo=2, routed)           0.885     9.342    cpu/button_map/M_button_map_out[5]
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.466 f  cpu/button_map/D_reg_q[11][31]_i_125/O
                         net (fo=1, routed)           1.044    10.510    cpu/L_reg/D_reg_q[11][13]_i_13_0
    SLICE_X46Y61         LUT5 (Prop_lut5_I0_O)        0.124    10.634 f  cpu/L_reg/D_reg_q[11][31]_i_64/O
                         net (fo=42, routed)          1.243    11.877    cpu/L_reg/M_iROM_address[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.124    12.001 f  cpu/L_reg/D_reg_q[11][31]_i_54/O
                         net (fo=9, routed)           0.726    12.727    cpu/L_reg/D_reg_q[11][31]_i_54_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I3_O)        0.124    12.851 r  cpu/L_reg/D_reg_q[11][31]_i_14/O
                         net (fo=30, routed)          1.932    14.783    cpu/L_reg/FSM_sequential_D_state_q_reg[3]
    SLICE_X58Y63         LUT5 (Prop_lut5_I1_O)        0.124    14.907 r  cpu/L_reg/D_reg_q[11][11]_i_6/O
                         net (fo=257, routed)         1.594    16.501    cpu/L_reg/D_reg_q[11][24]_i_22_0[6]
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.124    16.625 f  cpu/L_reg/D_reg_q[11][31]_i_218/O
                         net (fo=1, routed)           0.000    16.625    cpu/L_reg/D_reg_q[11][31]_i_218_n_0
    SLICE_X47Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    16.870 f  cpu/L_reg/D_reg_q_reg[11][31]_i_147/O
                         net (fo=1, routed)           0.000    16.870    cpu/L_reg/D_reg_q_reg[11][31]_i_147_n_0
    SLICE_X47Y62         MUXF8 (Prop_muxf8_I0_O)      0.104    16.974 f  cpu/L_reg/D_reg_q_reg[11][31]_i_94/O
                         net (fo=1, routed)           1.116    18.090    cpu/L_reg_n_45
    SLICE_X56Y63         LUT5 (Prop_lut5_I3_O)        0.316    18.406 f  cpu/D_reg_q[11][31]_i_45/O
                         net (fo=112, routed)         2.333    20.739    cpu/L_reg/M_alu_b[0]
    SLICE_X48Y75         LUT2 (Prop_lut2_I1_O)        0.152    20.891 r  cpu/L_reg/D_reg_q[11][6]_i_46/O
                         net (fo=1, routed)           0.977    21.868    cpu/L_reg/D_reg_q[11][6]_i_46_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I1_O)        0.326    22.194 r  cpu/L_reg/D_reg_q[11][6]_i_43/O
                         net (fo=2, routed)           0.304    22.497    cpu/L_reg/alu/multiplier/p_2256_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I4_O)        0.124    22.621 r  cpu/L_reg/D_reg_q[11][6]_i_37/O
                         net (fo=3, routed)           0.671    23.292    cpu/L_reg/alu/multiplier/p_2050_in
    SLICE_X48Y74         LUT6 (Prop_lut6_I0_O)        0.124    23.416 r  cpu/L_reg/D_reg_q[11][6]_i_33/O
                         net (fo=6, routed)           1.097    24.513    cpu/L_reg/alu/multiplier/p_1911_in
    SLICE_X46Y75         LUT4 (Prop_lut4_I0_O)        0.152    24.665 r  cpu/L_reg/D_reg_q[11][8]_i_52/O
                         net (fo=4, routed)           1.080    25.745    cpu/L_reg/alu/multiplier/p_1965_in
    SLICE_X46Y75         LUT6 (Prop_lut6_I2_O)        0.348    26.093 r  cpu/L_reg/D_reg_q[11][8]_i_42/O
                         net (fo=6, routed)           0.819    26.912    cpu/L_reg/alu/multiplier/p_1827_in
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.152    27.064 r  cpu/L_reg/D_reg_q[11][9]_i_33/O
                         net (fo=6, routed)           0.481    27.545    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X44Y74         LUT5 (Prop_lut5_I1_O)        0.332    27.877 r  cpu/L_reg/D_reg_q[11][10]_i_34/O
                         net (fo=5, routed)           0.742    28.618    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X43Y75         LUT5 (Prop_lut5_I1_O)        0.124    28.742 r  cpu/L_reg/D_reg_q[11][11]_i_36/O
                         net (fo=4, routed)           0.829    29.572    cpu/L_reg/alu/multiplier/p_1443_in
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.124    29.696 r  cpu/L_reg/D_reg_q[11][12]_i_38/O
                         net (fo=3, routed)           0.962    30.658    cpu/L_reg/alu/multiplier/p_1325_in
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.152    30.810 r  cpu/L_reg/D_reg_q[11][14]_i_43/O
                         net (fo=3, routed)           0.297    31.107    cpu/L_reg/alu/multiplier/p_1323_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.332    31.439 r  cpu/L_reg/D_reg_q[11][14]_i_33/O
                         net (fo=6, routed)           0.961    32.400    cpu/L_reg/alu/multiplier/p_1064_in
    SLICE_X41Y75         LUT5 (Prop_lut5_I2_O)        0.152    32.552 r  cpu/L_reg/D_reg_q[11][14]_i_40/O
                         net (fo=4, routed)           0.428    32.980    cpu/L_reg/alu/multiplier/p_1003_in
    SLICE_X41Y76         LUT5 (Prop_lut5_I4_O)        0.320    33.300 r  cpu/L_reg/D_reg_q[11][15]_i_30/O
                         net (fo=5, routed)           0.861    34.160    cpu/L_reg/alu/multiplier/p_1001_in
    SLICE_X39Y76         LUT5 (Prop_lut5_I1_O)        0.354    34.514 r  cpu/L_reg/D_reg_q[11][16]_i_33/O
                         net (fo=4, routed)           0.701    35.215    cpu/L_reg/alu/multiplier/p_903_in
    SLICE_X38Y77         LUT6 (Prop_lut6_I1_O)        0.326    35.541 r  cpu/L_reg/D_reg_q[11][17]_i_36/O
                         net (fo=2, routed)           0.612    36.153    cpu/L_reg/D_reg_q[11][17]_i_36_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.124    36.277 r  cpu/L_reg/D_reg_q[11][17]_i_31/O
                         net (fo=3, routed)           0.777    37.054    cpu/L_reg/alu/multiplier/p_611_in
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.150    37.204 r  cpu/L_reg/D_reg_q[11][19]_i_39/O
                         net (fo=6, routed)           1.018    38.222    cpu/L_reg/alu/multiplier/p_641_in
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.356    38.578 r  cpu/L_reg/D_reg_q[11][19]_i_45/O
                         net (fo=4, routed)           0.499    39.077    cpu/L_reg/alu/multiplier/p_563_in
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.320    39.397 r  cpu/L_reg/D_reg_q[11][20]_i_37/O
                         net (fo=5, routed)           0.656    40.052    cpu/L_reg/alu/multiplier/p_561_in
    SLICE_X37Y74         LUT5 (Prop_lut5_I1_O)        0.352    40.404 r  cpu/L_reg/D_reg_q[11][21]_i_39/O
                         net (fo=4, routed)           0.691    41.096    cpu/L_reg/alu/multiplier/p_488_in
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.326    41.422 r  cpu/L_reg/D_reg_q[11][22]_i_41/O
                         net (fo=3, routed)           0.827    42.249    cpu/L_reg/alu/multiplier/p_420_in
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.124    42.373 r  cpu/L_reg/D_reg_q[11][22]_i_35/O
                         net (fo=3, routed)           0.812    43.185    cpu/L_reg/alu/multiplier/p_281_in
    SLICE_X36Y70         LUT4 (Prop_lut4_I2_O)        0.118    43.303 r  cpu/L_reg/D_reg_q[11][24]_i_54/O
                         net (fo=6, routed)           1.012    44.315    cpu/L_reg/alu/multiplier/p_301_in
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.354    44.669 r  cpu/L_reg/D_reg_q[11][24]_i_60/O
                         net (fo=4, routed)           0.839    45.507    cpu/L_reg/alu/multiplier/p_248_in
    SLICE_X34Y69         LUT6 (Prop_lut6_I1_O)        0.326    45.833 r  cpu/L_reg/D_reg_q[11][27]_i_67/O
                         net (fo=1, routed)           0.706    46.540    cpu/L_reg/D_reg_q[11][27]_i_67_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I3_O)        0.124    46.664 r  cpu/L_reg/D_reg_q[11][27]_i_44/O
                         net (fo=2, routed)           0.603    47.267    cpu/L_reg/alu/multiplier/p_157_in
    SLICE_X34Y71         LUT6 (Prop_lut6_I4_O)        0.124    47.391 r  cpu/L_reg/D_reg_q[11][27]_i_21/O
                         net (fo=3, routed)           1.247    48.638    cpu/L_reg/alu/multiplier/p_107_in
    SLICE_X36Y67         LUT4 (Prop_lut4_I2_O)        0.150    48.788 r  cpu/L_reg/D_reg_q[11][27]_i_11/O
                         net (fo=6, routed)           0.749    49.537    cpu/L_reg/alu/multiplier/p_119_in
    SLICE_X35Y67         LUT5 (Prop_lut5_I1_O)        0.352    49.889 r  cpu/L_reg/D_reg_q[11][29]_i_30/O
                         net (fo=4, routed)           0.690    50.579    cpu/L_reg/alu/multiplier/p_86_in
    SLICE_X34Y67         LUT5 (Prop_lut5_I4_O)        0.356    50.935 r  cpu/L_reg/D_reg_q[11][29]_i_22/O
                         net (fo=4, routed)           0.819    51.754    cpu/L_reg/alu/multiplier/p_84_in
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.328    52.082 r  cpu/L_reg/D_reg_q[11][31]_i_166/O
                         net (fo=3, routed)           0.667    52.749    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.124    52.873 r  cpu/L_reg/D_reg_q[11][31]_i_101/O
                         net (fo=1, routed)           1.012    53.884    cpu/L_reg/D_reg_q[11][31]_i_101_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124    54.008 r  cpu/L_reg/D_reg_q[11][31]_i_49/O
                         net (fo=1, routed)           0.908    54.917    cpu/L_reg/D_reg_q[11][31]_i_49_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124    55.041 r  cpu/L_reg/D_reg_q[11][31]_i_13/O
                         net (fo=1, routed)           0.435    55.476    cpu/L_reg/D_reg_q[11][31]_i_13_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124    55.600 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.352    56.952    cpu/L_reg/M_reg_write_data[31]
    SLICE_X34Y57         FDRE                                         r  cpu/L_reg/D_reg_q_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.433   104.837    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X34Y57         FDRE                                         r  cpu/L_reg/D_reg_q_reg[0][31]/C
                         clock pessimism              0.186   105.024    
                         clock uncertainty           -0.035   104.988    
    SLICE_X34Y57         FDRE (Setup_fdre_C_D)       -0.045   104.943    cpu/L_reg/D_reg_q_reg[0][31]
  -------------------------------------------------------------------
                         required time                        104.943    
                         arrival time                         -56.952    
  -------------------------------------------------------------------
                         slack                                 47.991    

Slack (MET) :             48.004ns  (required time - arrival time)
  Source:                 forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[19][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.745ns  (logic 10.741ns (20.758%)  route 41.004ns (79.242%))
  Logic Levels:           47  (LUT2=3 LUT3=1 LUT4=5 LUT5=16 LUT6=19 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.554     5.138    forLoop_idx_0_753109535[0].io_button_edge_row/CLK
    SLICE_X47Y57         FDRE                                         r  forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/Q
                         net (fo=10, routed)          1.035     6.629    forLoop_idx_0_1247514980[0].io_button_cond_row/D_last_q
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.152     6.781 f  forLoop_idx_0_1247514980[0].io_button_cond_row/D_reg_q[11][31]_i_197/O
                         net (fo=5, routed)           1.350     8.131    cpu/button_map/M_io_button_edge_row_out[0]
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.457 f  cpu/button_map/D_reg_q[11][31]_i_119/O
                         net (fo=2, routed)           0.885     9.342    cpu/button_map/M_button_map_out[5]
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.466 f  cpu/button_map/D_reg_q[11][31]_i_125/O
                         net (fo=1, routed)           1.044    10.510    cpu/L_reg/D_reg_q[11][13]_i_13_0
    SLICE_X46Y61         LUT5 (Prop_lut5_I0_O)        0.124    10.634 f  cpu/L_reg/D_reg_q[11][31]_i_64/O
                         net (fo=42, routed)          1.243    11.877    cpu/L_reg/M_iROM_address[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.124    12.001 f  cpu/L_reg/D_reg_q[11][31]_i_54/O
                         net (fo=9, routed)           0.726    12.727    cpu/L_reg/D_reg_q[11][31]_i_54_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I3_O)        0.124    12.851 r  cpu/L_reg/D_reg_q[11][31]_i_14/O
                         net (fo=30, routed)          1.932    14.783    cpu/L_reg/FSM_sequential_D_state_q_reg[3]
    SLICE_X58Y63         LUT5 (Prop_lut5_I1_O)        0.124    14.907 r  cpu/L_reg/D_reg_q[11][11]_i_6/O
                         net (fo=257, routed)         1.594    16.501    cpu/L_reg/D_reg_q[11][24]_i_22_0[6]
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.124    16.625 f  cpu/L_reg/D_reg_q[11][31]_i_218/O
                         net (fo=1, routed)           0.000    16.625    cpu/L_reg/D_reg_q[11][31]_i_218_n_0
    SLICE_X47Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    16.870 f  cpu/L_reg/D_reg_q_reg[11][31]_i_147/O
                         net (fo=1, routed)           0.000    16.870    cpu/L_reg/D_reg_q_reg[11][31]_i_147_n_0
    SLICE_X47Y62         MUXF8 (Prop_muxf8_I0_O)      0.104    16.974 f  cpu/L_reg/D_reg_q_reg[11][31]_i_94/O
                         net (fo=1, routed)           1.116    18.090    cpu/L_reg_n_45
    SLICE_X56Y63         LUT5 (Prop_lut5_I3_O)        0.316    18.406 f  cpu/D_reg_q[11][31]_i_45/O
                         net (fo=112, routed)         2.333    20.739    cpu/L_reg/M_alu_b[0]
    SLICE_X48Y75         LUT2 (Prop_lut2_I1_O)        0.152    20.891 r  cpu/L_reg/D_reg_q[11][6]_i_46/O
                         net (fo=1, routed)           0.977    21.868    cpu/L_reg/D_reg_q[11][6]_i_46_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I1_O)        0.326    22.194 r  cpu/L_reg/D_reg_q[11][6]_i_43/O
                         net (fo=2, routed)           0.304    22.497    cpu/L_reg/alu/multiplier/p_2256_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I4_O)        0.124    22.621 r  cpu/L_reg/D_reg_q[11][6]_i_37/O
                         net (fo=3, routed)           0.671    23.292    cpu/L_reg/alu/multiplier/p_2050_in
    SLICE_X48Y74         LUT6 (Prop_lut6_I0_O)        0.124    23.416 r  cpu/L_reg/D_reg_q[11][6]_i_33/O
                         net (fo=6, routed)           1.097    24.513    cpu/L_reg/alu/multiplier/p_1911_in
    SLICE_X46Y75         LUT4 (Prop_lut4_I0_O)        0.152    24.665 r  cpu/L_reg/D_reg_q[11][8]_i_52/O
                         net (fo=4, routed)           1.080    25.745    cpu/L_reg/alu/multiplier/p_1965_in
    SLICE_X46Y75         LUT6 (Prop_lut6_I2_O)        0.348    26.093 r  cpu/L_reg/D_reg_q[11][8]_i_42/O
                         net (fo=6, routed)           0.819    26.912    cpu/L_reg/alu/multiplier/p_1827_in
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.152    27.064 r  cpu/L_reg/D_reg_q[11][9]_i_33/O
                         net (fo=6, routed)           0.481    27.545    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X44Y74         LUT5 (Prop_lut5_I1_O)        0.332    27.877 r  cpu/L_reg/D_reg_q[11][10]_i_34/O
                         net (fo=5, routed)           0.742    28.618    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X43Y75         LUT5 (Prop_lut5_I1_O)        0.124    28.742 r  cpu/L_reg/D_reg_q[11][11]_i_36/O
                         net (fo=4, routed)           0.829    29.572    cpu/L_reg/alu/multiplier/p_1443_in
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.124    29.696 r  cpu/L_reg/D_reg_q[11][12]_i_38/O
                         net (fo=3, routed)           0.962    30.658    cpu/L_reg/alu/multiplier/p_1325_in
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.152    30.810 r  cpu/L_reg/D_reg_q[11][14]_i_43/O
                         net (fo=3, routed)           0.297    31.107    cpu/L_reg/alu/multiplier/p_1323_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.332    31.439 r  cpu/L_reg/D_reg_q[11][14]_i_33/O
                         net (fo=6, routed)           0.961    32.400    cpu/L_reg/alu/multiplier/p_1064_in
    SLICE_X41Y75         LUT5 (Prop_lut5_I2_O)        0.152    32.552 r  cpu/L_reg/D_reg_q[11][14]_i_40/O
                         net (fo=4, routed)           0.428    32.980    cpu/L_reg/alu/multiplier/p_1003_in
    SLICE_X41Y76         LUT5 (Prop_lut5_I4_O)        0.320    33.300 r  cpu/L_reg/D_reg_q[11][15]_i_30/O
                         net (fo=5, routed)           0.861    34.160    cpu/L_reg/alu/multiplier/p_1001_in
    SLICE_X39Y76         LUT5 (Prop_lut5_I1_O)        0.354    34.514 r  cpu/L_reg/D_reg_q[11][16]_i_33/O
                         net (fo=4, routed)           0.701    35.215    cpu/L_reg/alu/multiplier/p_903_in
    SLICE_X38Y77         LUT6 (Prop_lut6_I1_O)        0.326    35.541 r  cpu/L_reg/D_reg_q[11][17]_i_36/O
                         net (fo=2, routed)           0.612    36.153    cpu/L_reg/D_reg_q[11][17]_i_36_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.124    36.277 r  cpu/L_reg/D_reg_q[11][17]_i_31/O
                         net (fo=3, routed)           0.777    37.054    cpu/L_reg/alu/multiplier/p_611_in
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.150    37.204 r  cpu/L_reg/D_reg_q[11][19]_i_39/O
                         net (fo=6, routed)           1.018    38.222    cpu/L_reg/alu/multiplier/p_641_in
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.356    38.578 r  cpu/L_reg/D_reg_q[11][19]_i_45/O
                         net (fo=4, routed)           0.499    39.077    cpu/L_reg/alu/multiplier/p_563_in
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.320    39.397 r  cpu/L_reg/D_reg_q[11][20]_i_37/O
                         net (fo=5, routed)           0.656    40.052    cpu/L_reg/alu/multiplier/p_561_in
    SLICE_X37Y74         LUT5 (Prop_lut5_I1_O)        0.352    40.404 r  cpu/L_reg/D_reg_q[11][21]_i_39/O
                         net (fo=4, routed)           0.691    41.096    cpu/L_reg/alu/multiplier/p_488_in
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.326    41.422 r  cpu/L_reg/D_reg_q[11][22]_i_41/O
                         net (fo=3, routed)           0.827    42.249    cpu/L_reg/alu/multiplier/p_420_in
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.124    42.373 r  cpu/L_reg/D_reg_q[11][22]_i_35/O
                         net (fo=3, routed)           0.812    43.185    cpu/L_reg/alu/multiplier/p_281_in
    SLICE_X36Y70         LUT4 (Prop_lut4_I2_O)        0.118    43.303 r  cpu/L_reg/D_reg_q[11][24]_i_54/O
                         net (fo=6, routed)           1.012    44.315    cpu/L_reg/alu/multiplier/p_301_in
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.354    44.669 r  cpu/L_reg/D_reg_q[11][24]_i_60/O
                         net (fo=4, routed)           0.839    45.507    cpu/L_reg/alu/multiplier/p_248_in
    SLICE_X34Y69         LUT6 (Prop_lut6_I1_O)        0.326    45.833 r  cpu/L_reg/D_reg_q[11][27]_i_67/O
                         net (fo=1, routed)           0.706    46.540    cpu/L_reg/D_reg_q[11][27]_i_67_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I3_O)        0.124    46.664 r  cpu/L_reg/D_reg_q[11][27]_i_44/O
                         net (fo=2, routed)           0.603    47.267    cpu/L_reg/alu/multiplier/p_157_in
    SLICE_X34Y71         LUT6 (Prop_lut6_I4_O)        0.124    47.391 r  cpu/L_reg/D_reg_q[11][27]_i_21/O
                         net (fo=3, routed)           1.247    48.638    cpu/L_reg/alu/multiplier/p_107_in
    SLICE_X36Y67         LUT4 (Prop_lut4_I2_O)        0.150    48.788 r  cpu/L_reg/D_reg_q[11][27]_i_11/O
                         net (fo=6, routed)           0.749    49.537    cpu/L_reg/alu/multiplier/p_119_in
    SLICE_X35Y67         LUT5 (Prop_lut5_I1_O)        0.352    49.889 r  cpu/L_reg/D_reg_q[11][29]_i_30/O
                         net (fo=4, routed)           0.690    50.579    cpu/L_reg/alu/multiplier/p_86_in
    SLICE_X34Y67         LUT5 (Prop_lut5_I4_O)        0.356    50.935 r  cpu/L_reg/D_reg_q[11][29]_i_22/O
                         net (fo=4, routed)           0.821    51.756    cpu/L_reg/alu/multiplier/p_84_in
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.328    52.084 r  cpu/L_reg/D_reg_q[11][29]_i_10/O
                         net (fo=2, routed)           0.884    52.968    cpu/L_reg/D_reg_q[11][29]_i_10_n_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124    53.092 r  cpu/L_reg/D_reg_q[11][31]_i_100/O
                         net (fo=3, routed)           0.805    53.896    cpu/L_reg/D_reg_q[11][31]_i_100_n_0
    SLICE_X43Y66         LUT4 (Prop_lut4_I3_O)        0.152    54.048 r  cpu/L_reg/D_reg_q[11][30]_i_6/O
                         net (fo=1, routed)           0.307    54.356    cpu/L_reg/D_reg_q[11][30]_i_6_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I3_O)        0.332    54.688 r  cpu/L_reg/D_reg_q[11][30]_i_2/O
                         net (fo=1, routed)           0.000    54.688    cpu/L_reg/D_reg_q[11][30]_i_2_n_0
    SLICE_X44Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    54.900 r  cpu/L_reg/D_reg_q_reg[11][30]_i_1/O
                         net (fo=32, routed)          1.983    56.883    cpu/L_reg/M_reg_write_data[30]
    SLICE_X62Y66         FDRE                                         r  cpu/L_reg/D_reg_q_reg[19][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.502   104.906    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  cpu/L_reg/D_reg_q_reg[19][30]/C
                         clock pessimism              0.258   105.164    
                         clock uncertainty           -0.035   105.129    
    SLICE_X62Y66         FDRE (Setup_fdre_C_D)       -0.242   104.887    cpu/L_reg/D_reg_q_reg[19][30]
  -------------------------------------------------------------------
                         required time                        104.887    
                         arrival time                         -56.883    
  -------------------------------------------------------------------
                         slack                                 48.004    

Slack (MET) :             48.048ns  (required time - arrival time)
  Source:                 forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[21][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.722ns  (logic 10.417ns (20.140%)  route 41.305ns (79.860%))
  Logic Levels:           47  (LUT2=3 LUT4=4 LUT5=17 LUT6=21 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.554     5.138    forLoop_idx_0_753109535[0].io_button_edge_row/CLK
    SLICE_X47Y57         FDRE                                         r  forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/Q
                         net (fo=10, routed)          1.035     6.629    forLoop_idx_0_1247514980[0].io_button_cond_row/D_last_q
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.152     6.781 f  forLoop_idx_0_1247514980[0].io_button_cond_row/D_reg_q[11][31]_i_197/O
                         net (fo=5, routed)           1.350     8.131    cpu/button_map/M_io_button_edge_row_out[0]
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.457 f  cpu/button_map/D_reg_q[11][31]_i_119/O
                         net (fo=2, routed)           0.885     9.342    cpu/button_map/M_button_map_out[5]
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.466 f  cpu/button_map/D_reg_q[11][31]_i_125/O
                         net (fo=1, routed)           1.044    10.510    cpu/L_reg/D_reg_q[11][13]_i_13_0
    SLICE_X46Y61         LUT5 (Prop_lut5_I0_O)        0.124    10.634 f  cpu/L_reg/D_reg_q[11][31]_i_64/O
                         net (fo=42, routed)          1.243    11.877    cpu/L_reg/M_iROM_address[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.124    12.001 f  cpu/L_reg/D_reg_q[11][31]_i_54/O
                         net (fo=9, routed)           0.726    12.727    cpu/L_reg/D_reg_q[11][31]_i_54_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I3_O)        0.124    12.851 r  cpu/L_reg/D_reg_q[11][31]_i_14/O
                         net (fo=30, routed)          1.932    14.783    cpu/L_reg/FSM_sequential_D_state_q_reg[3]
    SLICE_X58Y63         LUT5 (Prop_lut5_I1_O)        0.124    14.907 r  cpu/L_reg/D_reg_q[11][11]_i_6/O
                         net (fo=257, routed)         1.594    16.501    cpu/L_reg/D_reg_q[11][24]_i_22_0[6]
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.124    16.625 f  cpu/L_reg/D_reg_q[11][31]_i_218/O
                         net (fo=1, routed)           0.000    16.625    cpu/L_reg/D_reg_q[11][31]_i_218_n_0
    SLICE_X47Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    16.870 f  cpu/L_reg/D_reg_q_reg[11][31]_i_147/O
                         net (fo=1, routed)           0.000    16.870    cpu/L_reg/D_reg_q_reg[11][31]_i_147_n_0
    SLICE_X47Y62         MUXF8 (Prop_muxf8_I0_O)      0.104    16.974 f  cpu/L_reg/D_reg_q_reg[11][31]_i_94/O
                         net (fo=1, routed)           1.116    18.090    cpu/L_reg_n_45
    SLICE_X56Y63         LUT5 (Prop_lut5_I3_O)        0.316    18.406 f  cpu/D_reg_q[11][31]_i_45/O
                         net (fo=112, routed)         2.333    20.739    cpu/L_reg/M_alu_b[0]
    SLICE_X48Y75         LUT2 (Prop_lut2_I1_O)        0.152    20.891 r  cpu/L_reg/D_reg_q[11][6]_i_46/O
                         net (fo=1, routed)           0.977    21.868    cpu/L_reg/D_reg_q[11][6]_i_46_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I1_O)        0.326    22.194 r  cpu/L_reg/D_reg_q[11][6]_i_43/O
                         net (fo=2, routed)           0.304    22.497    cpu/L_reg/alu/multiplier/p_2256_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I4_O)        0.124    22.621 r  cpu/L_reg/D_reg_q[11][6]_i_37/O
                         net (fo=3, routed)           0.671    23.292    cpu/L_reg/alu/multiplier/p_2050_in
    SLICE_X48Y74         LUT6 (Prop_lut6_I0_O)        0.124    23.416 r  cpu/L_reg/D_reg_q[11][6]_i_33/O
                         net (fo=6, routed)           1.097    24.513    cpu/L_reg/alu/multiplier/p_1911_in
    SLICE_X46Y75         LUT4 (Prop_lut4_I0_O)        0.152    24.665 r  cpu/L_reg/D_reg_q[11][8]_i_52/O
                         net (fo=4, routed)           1.080    25.745    cpu/L_reg/alu/multiplier/p_1965_in
    SLICE_X46Y75         LUT6 (Prop_lut6_I2_O)        0.348    26.093 r  cpu/L_reg/D_reg_q[11][8]_i_42/O
                         net (fo=6, routed)           0.819    26.912    cpu/L_reg/alu/multiplier/p_1827_in
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.152    27.064 r  cpu/L_reg/D_reg_q[11][9]_i_33/O
                         net (fo=6, routed)           0.481    27.545    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X44Y74         LUT5 (Prop_lut5_I1_O)        0.332    27.877 r  cpu/L_reg/D_reg_q[11][10]_i_34/O
                         net (fo=5, routed)           0.742    28.618    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X43Y75         LUT5 (Prop_lut5_I1_O)        0.124    28.742 r  cpu/L_reg/D_reg_q[11][11]_i_36/O
                         net (fo=4, routed)           0.829    29.572    cpu/L_reg/alu/multiplier/p_1443_in
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.124    29.696 r  cpu/L_reg/D_reg_q[11][12]_i_38/O
                         net (fo=3, routed)           0.962    30.658    cpu/L_reg/alu/multiplier/p_1325_in
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.152    30.810 r  cpu/L_reg/D_reg_q[11][14]_i_43/O
                         net (fo=3, routed)           0.297    31.107    cpu/L_reg/alu/multiplier/p_1323_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.332    31.439 r  cpu/L_reg/D_reg_q[11][14]_i_33/O
                         net (fo=6, routed)           0.961    32.400    cpu/L_reg/alu/multiplier/p_1064_in
    SLICE_X41Y75         LUT5 (Prop_lut5_I2_O)        0.152    32.552 r  cpu/L_reg/D_reg_q[11][14]_i_40/O
                         net (fo=4, routed)           0.428    32.980    cpu/L_reg/alu/multiplier/p_1003_in
    SLICE_X41Y76         LUT5 (Prop_lut5_I4_O)        0.320    33.300 r  cpu/L_reg/D_reg_q[11][15]_i_30/O
                         net (fo=5, routed)           0.861    34.160    cpu/L_reg/alu/multiplier/p_1001_in
    SLICE_X39Y76         LUT5 (Prop_lut5_I1_O)        0.354    34.514 r  cpu/L_reg/D_reg_q[11][16]_i_33/O
                         net (fo=4, routed)           0.701    35.215    cpu/L_reg/alu/multiplier/p_903_in
    SLICE_X38Y77         LUT6 (Prop_lut6_I1_O)        0.326    35.541 r  cpu/L_reg/D_reg_q[11][17]_i_36/O
                         net (fo=2, routed)           0.612    36.153    cpu/L_reg/D_reg_q[11][17]_i_36_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.124    36.277 r  cpu/L_reg/D_reg_q[11][17]_i_31/O
                         net (fo=3, routed)           0.777    37.054    cpu/L_reg/alu/multiplier/p_611_in
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.150    37.204 r  cpu/L_reg/D_reg_q[11][19]_i_39/O
                         net (fo=6, routed)           1.018    38.222    cpu/L_reg/alu/multiplier/p_641_in
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.356    38.578 r  cpu/L_reg/D_reg_q[11][19]_i_45/O
                         net (fo=4, routed)           0.499    39.077    cpu/L_reg/alu/multiplier/p_563_in
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.320    39.397 r  cpu/L_reg/D_reg_q[11][20]_i_37/O
                         net (fo=5, routed)           0.656    40.052    cpu/L_reg/alu/multiplier/p_561_in
    SLICE_X37Y74         LUT5 (Prop_lut5_I1_O)        0.352    40.404 r  cpu/L_reg/D_reg_q[11][21]_i_39/O
                         net (fo=4, routed)           0.691    41.096    cpu/L_reg/alu/multiplier/p_488_in
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.326    41.422 r  cpu/L_reg/D_reg_q[11][22]_i_41/O
                         net (fo=3, routed)           0.827    42.249    cpu/L_reg/alu/multiplier/p_420_in
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.124    42.373 r  cpu/L_reg/D_reg_q[11][22]_i_35/O
                         net (fo=3, routed)           0.812    43.185    cpu/L_reg/alu/multiplier/p_281_in
    SLICE_X36Y70         LUT4 (Prop_lut4_I2_O)        0.118    43.303 r  cpu/L_reg/D_reg_q[11][24]_i_54/O
                         net (fo=6, routed)           1.012    44.315    cpu/L_reg/alu/multiplier/p_301_in
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.354    44.669 r  cpu/L_reg/D_reg_q[11][24]_i_60/O
                         net (fo=4, routed)           0.839    45.507    cpu/L_reg/alu/multiplier/p_248_in
    SLICE_X34Y69         LUT6 (Prop_lut6_I1_O)        0.326    45.833 r  cpu/L_reg/D_reg_q[11][27]_i_67/O
                         net (fo=1, routed)           0.706    46.540    cpu/L_reg/D_reg_q[11][27]_i_67_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I3_O)        0.124    46.664 r  cpu/L_reg/D_reg_q[11][27]_i_44/O
                         net (fo=2, routed)           0.603    47.267    cpu/L_reg/alu/multiplier/p_157_in
    SLICE_X34Y71         LUT6 (Prop_lut6_I4_O)        0.124    47.391 r  cpu/L_reg/D_reg_q[11][27]_i_21/O
                         net (fo=3, routed)           1.247    48.638    cpu/L_reg/alu/multiplier/p_107_in
    SLICE_X36Y67         LUT4 (Prop_lut4_I2_O)        0.150    48.788 r  cpu/L_reg/D_reg_q[11][27]_i_11/O
                         net (fo=6, routed)           0.749    49.537    cpu/L_reg/alu/multiplier/p_119_in
    SLICE_X35Y67         LUT5 (Prop_lut5_I1_O)        0.352    49.889 r  cpu/L_reg/D_reg_q[11][29]_i_30/O
                         net (fo=4, routed)           0.690    50.579    cpu/L_reg/alu/multiplier/p_86_in
    SLICE_X34Y67         LUT5 (Prop_lut5_I4_O)        0.356    50.935 r  cpu/L_reg/D_reg_q[11][29]_i_22/O
                         net (fo=4, routed)           0.819    51.754    cpu/L_reg/alu/multiplier/p_84_in
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.328    52.082 r  cpu/L_reg/D_reg_q[11][31]_i_166/O
                         net (fo=3, routed)           0.667    52.749    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.124    52.873 r  cpu/L_reg/D_reg_q[11][31]_i_101/O
                         net (fo=1, routed)           1.012    53.884    cpu/L_reg/D_reg_q[11][31]_i_101_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124    54.008 r  cpu/L_reg/D_reg_q[11][31]_i_49/O
                         net (fo=1, routed)           0.908    54.917    cpu/L_reg/D_reg_q[11][31]_i_49_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124    55.041 r  cpu/L_reg/D_reg_q[11][31]_i_13/O
                         net (fo=1, routed)           0.435    55.476    cpu/L_reg/D_reg_q[11][31]_i_13_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124    55.600 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.260    56.860    cpu/L_reg/M_reg_write_data[31]
    SLICE_X29Y61         FDRE                                         r  cpu/L_reg/D_reg_q_reg[21][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.434   104.838    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X29Y61         FDRE                                         r  cpu/L_reg/D_reg_q_reg[21][31]/C
                         clock pessimism              0.186   105.025    
                         clock uncertainty           -0.035   104.989    
    SLICE_X29Y61         FDRE (Setup_fdre_C_D)       -0.081   104.908    cpu/L_reg/D_reg_q_reg[21][31]
  -------------------------------------------------------------------
                         required time                        104.908    
                         arrival time                         -56.860    
  -------------------------------------------------------------------
                         slack                                 48.048    

Slack (MET) :             48.058ns  (required time - arrival time)
  Source:                 forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[18][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.732ns  (logic 10.417ns (20.136%)  route 41.315ns (79.864%))
  Logic Levels:           47  (LUT2=3 LUT4=4 LUT5=17 LUT6=21 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.554     5.138    forLoop_idx_0_753109535[0].io_button_edge_row/CLK
    SLICE_X47Y57         FDRE                                         r  forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/Q
                         net (fo=10, routed)          1.035     6.629    forLoop_idx_0_1247514980[0].io_button_cond_row/D_last_q
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.152     6.781 f  forLoop_idx_0_1247514980[0].io_button_cond_row/D_reg_q[11][31]_i_197/O
                         net (fo=5, routed)           1.350     8.131    cpu/button_map/M_io_button_edge_row_out[0]
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.457 f  cpu/button_map/D_reg_q[11][31]_i_119/O
                         net (fo=2, routed)           0.885     9.342    cpu/button_map/M_button_map_out[5]
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.466 f  cpu/button_map/D_reg_q[11][31]_i_125/O
                         net (fo=1, routed)           1.044    10.510    cpu/L_reg/D_reg_q[11][13]_i_13_0
    SLICE_X46Y61         LUT5 (Prop_lut5_I0_O)        0.124    10.634 f  cpu/L_reg/D_reg_q[11][31]_i_64/O
                         net (fo=42, routed)          1.243    11.877    cpu/L_reg/M_iROM_address[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.124    12.001 f  cpu/L_reg/D_reg_q[11][31]_i_54/O
                         net (fo=9, routed)           0.726    12.727    cpu/L_reg/D_reg_q[11][31]_i_54_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I3_O)        0.124    12.851 r  cpu/L_reg/D_reg_q[11][31]_i_14/O
                         net (fo=30, routed)          1.932    14.783    cpu/L_reg/FSM_sequential_D_state_q_reg[3]
    SLICE_X58Y63         LUT5 (Prop_lut5_I1_O)        0.124    14.907 r  cpu/L_reg/D_reg_q[11][11]_i_6/O
                         net (fo=257, routed)         1.594    16.501    cpu/L_reg/D_reg_q[11][24]_i_22_0[6]
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.124    16.625 f  cpu/L_reg/D_reg_q[11][31]_i_218/O
                         net (fo=1, routed)           0.000    16.625    cpu/L_reg/D_reg_q[11][31]_i_218_n_0
    SLICE_X47Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    16.870 f  cpu/L_reg/D_reg_q_reg[11][31]_i_147/O
                         net (fo=1, routed)           0.000    16.870    cpu/L_reg/D_reg_q_reg[11][31]_i_147_n_0
    SLICE_X47Y62         MUXF8 (Prop_muxf8_I0_O)      0.104    16.974 f  cpu/L_reg/D_reg_q_reg[11][31]_i_94/O
                         net (fo=1, routed)           1.116    18.090    cpu/L_reg_n_45
    SLICE_X56Y63         LUT5 (Prop_lut5_I3_O)        0.316    18.406 f  cpu/D_reg_q[11][31]_i_45/O
                         net (fo=112, routed)         2.333    20.739    cpu/L_reg/M_alu_b[0]
    SLICE_X48Y75         LUT2 (Prop_lut2_I1_O)        0.152    20.891 r  cpu/L_reg/D_reg_q[11][6]_i_46/O
                         net (fo=1, routed)           0.977    21.868    cpu/L_reg/D_reg_q[11][6]_i_46_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I1_O)        0.326    22.194 r  cpu/L_reg/D_reg_q[11][6]_i_43/O
                         net (fo=2, routed)           0.304    22.497    cpu/L_reg/alu/multiplier/p_2256_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I4_O)        0.124    22.621 r  cpu/L_reg/D_reg_q[11][6]_i_37/O
                         net (fo=3, routed)           0.671    23.292    cpu/L_reg/alu/multiplier/p_2050_in
    SLICE_X48Y74         LUT6 (Prop_lut6_I0_O)        0.124    23.416 r  cpu/L_reg/D_reg_q[11][6]_i_33/O
                         net (fo=6, routed)           1.097    24.513    cpu/L_reg/alu/multiplier/p_1911_in
    SLICE_X46Y75         LUT4 (Prop_lut4_I0_O)        0.152    24.665 r  cpu/L_reg/D_reg_q[11][8]_i_52/O
                         net (fo=4, routed)           1.080    25.745    cpu/L_reg/alu/multiplier/p_1965_in
    SLICE_X46Y75         LUT6 (Prop_lut6_I2_O)        0.348    26.093 r  cpu/L_reg/D_reg_q[11][8]_i_42/O
                         net (fo=6, routed)           0.819    26.912    cpu/L_reg/alu/multiplier/p_1827_in
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.152    27.064 r  cpu/L_reg/D_reg_q[11][9]_i_33/O
                         net (fo=6, routed)           0.481    27.545    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X44Y74         LUT5 (Prop_lut5_I1_O)        0.332    27.877 r  cpu/L_reg/D_reg_q[11][10]_i_34/O
                         net (fo=5, routed)           0.742    28.618    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X43Y75         LUT5 (Prop_lut5_I1_O)        0.124    28.742 r  cpu/L_reg/D_reg_q[11][11]_i_36/O
                         net (fo=4, routed)           0.829    29.572    cpu/L_reg/alu/multiplier/p_1443_in
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.124    29.696 r  cpu/L_reg/D_reg_q[11][12]_i_38/O
                         net (fo=3, routed)           0.962    30.658    cpu/L_reg/alu/multiplier/p_1325_in
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.152    30.810 r  cpu/L_reg/D_reg_q[11][14]_i_43/O
                         net (fo=3, routed)           0.297    31.107    cpu/L_reg/alu/multiplier/p_1323_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.332    31.439 r  cpu/L_reg/D_reg_q[11][14]_i_33/O
                         net (fo=6, routed)           0.961    32.400    cpu/L_reg/alu/multiplier/p_1064_in
    SLICE_X41Y75         LUT5 (Prop_lut5_I2_O)        0.152    32.552 r  cpu/L_reg/D_reg_q[11][14]_i_40/O
                         net (fo=4, routed)           0.428    32.980    cpu/L_reg/alu/multiplier/p_1003_in
    SLICE_X41Y76         LUT5 (Prop_lut5_I4_O)        0.320    33.300 r  cpu/L_reg/D_reg_q[11][15]_i_30/O
                         net (fo=5, routed)           0.861    34.160    cpu/L_reg/alu/multiplier/p_1001_in
    SLICE_X39Y76         LUT5 (Prop_lut5_I1_O)        0.354    34.514 r  cpu/L_reg/D_reg_q[11][16]_i_33/O
                         net (fo=4, routed)           0.701    35.215    cpu/L_reg/alu/multiplier/p_903_in
    SLICE_X38Y77         LUT6 (Prop_lut6_I1_O)        0.326    35.541 r  cpu/L_reg/D_reg_q[11][17]_i_36/O
                         net (fo=2, routed)           0.612    36.153    cpu/L_reg/D_reg_q[11][17]_i_36_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.124    36.277 r  cpu/L_reg/D_reg_q[11][17]_i_31/O
                         net (fo=3, routed)           0.777    37.054    cpu/L_reg/alu/multiplier/p_611_in
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.150    37.204 r  cpu/L_reg/D_reg_q[11][19]_i_39/O
                         net (fo=6, routed)           1.018    38.222    cpu/L_reg/alu/multiplier/p_641_in
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.356    38.578 r  cpu/L_reg/D_reg_q[11][19]_i_45/O
                         net (fo=4, routed)           0.499    39.077    cpu/L_reg/alu/multiplier/p_563_in
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.320    39.397 r  cpu/L_reg/D_reg_q[11][20]_i_37/O
                         net (fo=5, routed)           0.656    40.052    cpu/L_reg/alu/multiplier/p_561_in
    SLICE_X37Y74         LUT5 (Prop_lut5_I1_O)        0.352    40.404 r  cpu/L_reg/D_reg_q[11][21]_i_39/O
                         net (fo=4, routed)           0.691    41.096    cpu/L_reg/alu/multiplier/p_488_in
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.326    41.422 r  cpu/L_reg/D_reg_q[11][22]_i_41/O
                         net (fo=3, routed)           0.827    42.249    cpu/L_reg/alu/multiplier/p_420_in
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.124    42.373 r  cpu/L_reg/D_reg_q[11][22]_i_35/O
                         net (fo=3, routed)           0.812    43.185    cpu/L_reg/alu/multiplier/p_281_in
    SLICE_X36Y70         LUT4 (Prop_lut4_I2_O)        0.118    43.303 r  cpu/L_reg/D_reg_q[11][24]_i_54/O
                         net (fo=6, routed)           1.012    44.315    cpu/L_reg/alu/multiplier/p_301_in
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.354    44.669 r  cpu/L_reg/D_reg_q[11][24]_i_60/O
                         net (fo=4, routed)           0.839    45.507    cpu/L_reg/alu/multiplier/p_248_in
    SLICE_X34Y69         LUT6 (Prop_lut6_I1_O)        0.326    45.833 r  cpu/L_reg/D_reg_q[11][27]_i_67/O
                         net (fo=1, routed)           0.706    46.540    cpu/L_reg/D_reg_q[11][27]_i_67_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I3_O)        0.124    46.664 r  cpu/L_reg/D_reg_q[11][27]_i_44/O
                         net (fo=2, routed)           0.603    47.267    cpu/L_reg/alu/multiplier/p_157_in
    SLICE_X34Y71         LUT6 (Prop_lut6_I4_O)        0.124    47.391 r  cpu/L_reg/D_reg_q[11][27]_i_21/O
                         net (fo=3, routed)           1.247    48.638    cpu/L_reg/alu/multiplier/p_107_in
    SLICE_X36Y67         LUT4 (Prop_lut4_I2_O)        0.150    48.788 r  cpu/L_reg/D_reg_q[11][27]_i_11/O
                         net (fo=6, routed)           0.749    49.537    cpu/L_reg/alu/multiplier/p_119_in
    SLICE_X35Y67         LUT5 (Prop_lut5_I1_O)        0.352    49.889 r  cpu/L_reg/D_reg_q[11][29]_i_30/O
                         net (fo=4, routed)           0.690    50.579    cpu/L_reg/alu/multiplier/p_86_in
    SLICE_X34Y67         LUT5 (Prop_lut5_I4_O)        0.356    50.935 r  cpu/L_reg/D_reg_q[11][29]_i_22/O
                         net (fo=4, routed)           0.819    51.754    cpu/L_reg/alu/multiplier/p_84_in
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.328    52.082 r  cpu/L_reg/D_reg_q[11][31]_i_166/O
                         net (fo=3, routed)           0.667    52.749    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.124    52.873 r  cpu/L_reg/D_reg_q[11][31]_i_101/O
                         net (fo=1, routed)           1.012    53.884    cpu/L_reg/D_reg_q[11][31]_i_101_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124    54.008 r  cpu/L_reg/D_reg_q[11][31]_i_49/O
                         net (fo=1, routed)           0.908    54.917    cpu/L_reg/D_reg_q[11][31]_i_49_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124    55.041 r  cpu/L_reg/D_reg_q[11][31]_i_13/O
                         net (fo=1, routed)           0.435    55.476    cpu/L_reg/D_reg_q[11][31]_i_13_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124    55.600 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.271    56.870    cpu/L_reg/M_reg_write_data[31]
    SLICE_X31Y62         FDRE                                         r  cpu/L_reg/D_reg_q_reg[18][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.431   104.835    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  cpu/L_reg/D_reg_q_reg[18][31]/C
                         clock pessimism              0.186   105.022    
                         clock uncertainty           -0.035   104.986    
    SLICE_X31Y62         FDRE (Setup_fdre_C_D)       -0.058   104.928    cpu/L_reg/D_reg_q_reg[18][31]
  -------------------------------------------------------------------
                         required time                        104.928    
                         arrival time                         -56.870    
  -------------------------------------------------------------------
                         slack                                 48.058    

Slack (MET) :             48.062ns  (required time - arrival time)
  Source:                 forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[9][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.730ns  (logic 10.417ns (20.137%)  route 41.313ns (79.863%))
  Logic Levels:           47  (LUT2=3 LUT4=4 LUT5=17 LUT6=21 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.554     5.138    forLoop_idx_0_753109535[0].io_button_edge_row/CLK
    SLICE_X47Y57         FDRE                                         r  forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/Q
                         net (fo=10, routed)          1.035     6.629    forLoop_idx_0_1247514980[0].io_button_cond_row/D_last_q
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.152     6.781 f  forLoop_idx_0_1247514980[0].io_button_cond_row/D_reg_q[11][31]_i_197/O
                         net (fo=5, routed)           1.350     8.131    cpu/button_map/M_io_button_edge_row_out[0]
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.457 f  cpu/button_map/D_reg_q[11][31]_i_119/O
                         net (fo=2, routed)           0.885     9.342    cpu/button_map/M_button_map_out[5]
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.466 f  cpu/button_map/D_reg_q[11][31]_i_125/O
                         net (fo=1, routed)           1.044    10.510    cpu/L_reg/D_reg_q[11][13]_i_13_0
    SLICE_X46Y61         LUT5 (Prop_lut5_I0_O)        0.124    10.634 f  cpu/L_reg/D_reg_q[11][31]_i_64/O
                         net (fo=42, routed)          1.243    11.877    cpu/L_reg/M_iROM_address[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.124    12.001 f  cpu/L_reg/D_reg_q[11][31]_i_54/O
                         net (fo=9, routed)           0.726    12.727    cpu/L_reg/D_reg_q[11][31]_i_54_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I3_O)        0.124    12.851 r  cpu/L_reg/D_reg_q[11][31]_i_14/O
                         net (fo=30, routed)          1.932    14.783    cpu/L_reg/FSM_sequential_D_state_q_reg[3]
    SLICE_X58Y63         LUT5 (Prop_lut5_I1_O)        0.124    14.907 r  cpu/L_reg/D_reg_q[11][11]_i_6/O
                         net (fo=257, routed)         1.594    16.501    cpu/L_reg/D_reg_q[11][24]_i_22_0[6]
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.124    16.625 f  cpu/L_reg/D_reg_q[11][31]_i_218/O
                         net (fo=1, routed)           0.000    16.625    cpu/L_reg/D_reg_q[11][31]_i_218_n_0
    SLICE_X47Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    16.870 f  cpu/L_reg/D_reg_q_reg[11][31]_i_147/O
                         net (fo=1, routed)           0.000    16.870    cpu/L_reg/D_reg_q_reg[11][31]_i_147_n_0
    SLICE_X47Y62         MUXF8 (Prop_muxf8_I0_O)      0.104    16.974 f  cpu/L_reg/D_reg_q_reg[11][31]_i_94/O
                         net (fo=1, routed)           1.116    18.090    cpu/L_reg_n_45
    SLICE_X56Y63         LUT5 (Prop_lut5_I3_O)        0.316    18.406 f  cpu/D_reg_q[11][31]_i_45/O
                         net (fo=112, routed)         2.333    20.739    cpu/L_reg/M_alu_b[0]
    SLICE_X48Y75         LUT2 (Prop_lut2_I1_O)        0.152    20.891 r  cpu/L_reg/D_reg_q[11][6]_i_46/O
                         net (fo=1, routed)           0.977    21.868    cpu/L_reg/D_reg_q[11][6]_i_46_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I1_O)        0.326    22.194 r  cpu/L_reg/D_reg_q[11][6]_i_43/O
                         net (fo=2, routed)           0.304    22.497    cpu/L_reg/alu/multiplier/p_2256_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I4_O)        0.124    22.621 r  cpu/L_reg/D_reg_q[11][6]_i_37/O
                         net (fo=3, routed)           0.671    23.292    cpu/L_reg/alu/multiplier/p_2050_in
    SLICE_X48Y74         LUT6 (Prop_lut6_I0_O)        0.124    23.416 r  cpu/L_reg/D_reg_q[11][6]_i_33/O
                         net (fo=6, routed)           1.097    24.513    cpu/L_reg/alu/multiplier/p_1911_in
    SLICE_X46Y75         LUT4 (Prop_lut4_I0_O)        0.152    24.665 r  cpu/L_reg/D_reg_q[11][8]_i_52/O
                         net (fo=4, routed)           1.080    25.745    cpu/L_reg/alu/multiplier/p_1965_in
    SLICE_X46Y75         LUT6 (Prop_lut6_I2_O)        0.348    26.093 r  cpu/L_reg/D_reg_q[11][8]_i_42/O
                         net (fo=6, routed)           0.819    26.912    cpu/L_reg/alu/multiplier/p_1827_in
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.152    27.064 r  cpu/L_reg/D_reg_q[11][9]_i_33/O
                         net (fo=6, routed)           0.481    27.545    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X44Y74         LUT5 (Prop_lut5_I1_O)        0.332    27.877 r  cpu/L_reg/D_reg_q[11][10]_i_34/O
                         net (fo=5, routed)           0.742    28.618    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X43Y75         LUT5 (Prop_lut5_I1_O)        0.124    28.742 r  cpu/L_reg/D_reg_q[11][11]_i_36/O
                         net (fo=4, routed)           0.829    29.572    cpu/L_reg/alu/multiplier/p_1443_in
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.124    29.696 r  cpu/L_reg/D_reg_q[11][12]_i_38/O
                         net (fo=3, routed)           0.962    30.658    cpu/L_reg/alu/multiplier/p_1325_in
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.152    30.810 r  cpu/L_reg/D_reg_q[11][14]_i_43/O
                         net (fo=3, routed)           0.297    31.107    cpu/L_reg/alu/multiplier/p_1323_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.332    31.439 r  cpu/L_reg/D_reg_q[11][14]_i_33/O
                         net (fo=6, routed)           0.961    32.400    cpu/L_reg/alu/multiplier/p_1064_in
    SLICE_X41Y75         LUT5 (Prop_lut5_I2_O)        0.152    32.552 r  cpu/L_reg/D_reg_q[11][14]_i_40/O
                         net (fo=4, routed)           0.428    32.980    cpu/L_reg/alu/multiplier/p_1003_in
    SLICE_X41Y76         LUT5 (Prop_lut5_I4_O)        0.320    33.300 r  cpu/L_reg/D_reg_q[11][15]_i_30/O
                         net (fo=5, routed)           0.861    34.160    cpu/L_reg/alu/multiplier/p_1001_in
    SLICE_X39Y76         LUT5 (Prop_lut5_I1_O)        0.354    34.514 r  cpu/L_reg/D_reg_q[11][16]_i_33/O
                         net (fo=4, routed)           0.701    35.215    cpu/L_reg/alu/multiplier/p_903_in
    SLICE_X38Y77         LUT6 (Prop_lut6_I1_O)        0.326    35.541 r  cpu/L_reg/D_reg_q[11][17]_i_36/O
                         net (fo=2, routed)           0.612    36.153    cpu/L_reg/D_reg_q[11][17]_i_36_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.124    36.277 r  cpu/L_reg/D_reg_q[11][17]_i_31/O
                         net (fo=3, routed)           0.777    37.054    cpu/L_reg/alu/multiplier/p_611_in
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.150    37.204 r  cpu/L_reg/D_reg_q[11][19]_i_39/O
                         net (fo=6, routed)           1.018    38.222    cpu/L_reg/alu/multiplier/p_641_in
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.356    38.578 r  cpu/L_reg/D_reg_q[11][19]_i_45/O
                         net (fo=4, routed)           0.499    39.077    cpu/L_reg/alu/multiplier/p_563_in
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.320    39.397 r  cpu/L_reg/D_reg_q[11][20]_i_37/O
                         net (fo=5, routed)           0.656    40.052    cpu/L_reg/alu/multiplier/p_561_in
    SLICE_X37Y74         LUT5 (Prop_lut5_I1_O)        0.352    40.404 r  cpu/L_reg/D_reg_q[11][21]_i_39/O
                         net (fo=4, routed)           0.691    41.096    cpu/L_reg/alu/multiplier/p_488_in
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.326    41.422 r  cpu/L_reg/D_reg_q[11][22]_i_41/O
                         net (fo=3, routed)           0.827    42.249    cpu/L_reg/alu/multiplier/p_420_in
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.124    42.373 r  cpu/L_reg/D_reg_q[11][22]_i_35/O
                         net (fo=3, routed)           0.812    43.185    cpu/L_reg/alu/multiplier/p_281_in
    SLICE_X36Y70         LUT4 (Prop_lut4_I2_O)        0.118    43.303 r  cpu/L_reg/D_reg_q[11][24]_i_54/O
                         net (fo=6, routed)           1.012    44.315    cpu/L_reg/alu/multiplier/p_301_in
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.354    44.669 r  cpu/L_reg/D_reg_q[11][24]_i_60/O
                         net (fo=4, routed)           0.839    45.507    cpu/L_reg/alu/multiplier/p_248_in
    SLICE_X34Y69         LUT6 (Prop_lut6_I1_O)        0.326    45.833 r  cpu/L_reg/D_reg_q[11][27]_i_67/O
                         net (fo=1, routed)           0.706    46.540    cpu/L_reg/D_reg_q[11][27]_i_67_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I3_O)        0.124    46.664 r  cpu/L_reg/D_reg_q[11][27]_i_44/O
                         net (fo=2, routed)           0.603    47.267    cpu/L_reg/alu/multiplier/p_157_in
    SLICE_X34Y71         LUT6 (Prop_lut6_I4_O)        0.124    47.391 r  cpu/L_reg/D_reg_q[11][27]_i_21/O
                         net (fo=3, routed)           1.247    48.638    cpu/L_reg/alu/multiplier/p_107_in
    SLICE_X36Y67         LUT4 (Prop_lut4_I2_O)        0.150    48.788 r  cpu/L_reg/D_reg_q[11][27]_i_11/O
                         net (fo=6, routed)           0.749    49.537    cpu/L_reg/alu/multiplier/p_119_in
    SLICE_X35Y67         LUT5 (Prop_lut5_I1_O)        0.352    49.889 r  cpu/L_reg/D_reg_q[11][29]_i_30/O
                         net (fo=4, routed)           0.690    50.579    cpu/L_reg/alu/multiplier/p_86_in
    SLICE_X34Y67         LUT5 (Prop_lut5_I4_O)        0.356    50.935 r  cpu/L_reg/D_reg_q[11][29]_i_22/O
                         net (fo=4, routed)           0.819    51.754    cpu/L_reg/alu/multiplier/p_84_in
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.328    52.082 r  cpu/L_reg/D_reg_q[11][31]_i_166/O
                         net (fo=3, routed)           0.667    52.749    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.124    52.873 r  cpu/L_reg/D_reg_q[11][31]_i_101/O
                         net (fo=1, routed)           1.012    53.884    cpu/L_reg/D_reg_q[11][31]_i_101_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124    54.008 r  cpu/L_reg/D_reg_q[11][31]_i_49/O
                         net (fo=1, routed)           0.908    54.917    cpu/L_reg/D_reg_q[11][31]_i_49_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124    55.041 r  cpu/L_reg/D_reg_q[11][31]_i_13/O
                         net (fo=1, routed)           0.435    55.476    cpu/L_reg/D_reg_q[11][31]_i_13_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124    55.600 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.268    56.868    cpu/L_reg/M_reg_write_data[31]
    SLICE_X35Y60         FDRE                                         r  cpu/L_reg/D_reg_q_reg[9][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.432   104.836    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X35Y60         FDRE                                         r  cpu/L_reg/D_reg_q_reg[9][31]/C
                         clock pessimism              0.186   105.023    
                         clock uncertainty           -0.035   104.987    
    SLICE_X35Y60         FDRE (Setup_fdre_C_D)       -0.058   104.929    cpu/L_reg/D_reg_q_reg[9][31]
  -------------------------------------------------------------------
                         required time                        104.929    
                         arrival time                         -56.868    
  -------------------------------------------------------------------
                         slack                                 48.062    

Slack (MET) :             48.067ns  (required time - arrival time)
  Source:                 forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[30][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.702ns  (logic 10.417ns (20.148%)  route 41.285ns (79.852%))
  Logic Levels:           47  (LUT2=3 LUT4=4 LUT5=17 LUT6=21 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.554     5.138    forLoop_idx_0_753109535[0].io_button_edge_row/CLK
    SLICE_X47Y57         FDRE                                         r  forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/Q
                         net (fo=10, routed)          1.035     6.629    forLoop_idx_0_1247514980[0].io_button_cond_row/D_last_q
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.152     6.781 f  forLoop_idx_0_1247514980[0].io_button_cond_row/D_reg_q[11][31]_i_197/O
                         net (fo=5, routed)           1.350     8.131    cpu/button_map/M_io_button_edge_row_out[0]
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.457 f  cpu/button_map/D_reg_q[11][31]_i_119/O
                         net (fo=2, routed)           0.885     9.342    cpu/button_map/M_button_map_out[5]
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.466 f  cpu/button_map/D_reg_q[11][31]_i_125/O
                         net (fo=1, routed)           1.044    10.510    cpu/L_reg/D_reg_q[11][13]_i_13_0
    SLICE_X46Y61         LUT5 (Prop_lut5_I0_O)        0.124    10.634 f  cpu/L_reg/D_reg_q[11][31]_i_64/O
                         net (fo=42, routed)          1.243    11.877    cpu/L_reg/M_iROM_address[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.124    12.001 f  cpu/L_reg/D_reg_q[11][31]_i_54/O
                         net (fo=9, routed)           0.726    12.727    cpu/L_reg/D_reg_q[11][31]_i_54_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I3_O)        0.124    12.851 r  cpu/L_reg/D_reg_q[11][31]_i_14/O
                         net (fo=30, routed)          1.932    14.783    cpu/L_reg/FSM_sequential_D_state_q_reg[3]
    SLICE_X58Y63         LUT5 (Prop_lut5_I1_O)        0.124    14.907 r  cpu/L_reg/D_reg_q[11][11]_i_6/O
                         net (fo=257, routed)         1.594    16.501    cpu/L_reg/D_reg_q[11][24]_i_22_0[6]
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.124    16.625 f  cpu/L_reg/D_reg_q[11][31]_i_218/O
                         net (fo=1, routed)           0.000    16.625    cpu/L_reg/D_reg_q[11][31]_i_218_n_0
    SLICE_X47Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    16.870 f  cpu/L_reg/D_reg_q_reg[11][31]_i_147/O
                         net (fo=1, routed)           0.000    16.870    cpu/L_reg/D_reg_q_reg[11][31]_i_147_n_0
    SLICE_X47Y62         MUXF8 (Prop_muxf8_I0_O)      0.104    16.974 f  cpu/L_reg/D_reg_q_reg[11][31]_i_94/O
                         net (fo=1, routed)           1.116    18.090    cpu/L_reg_n_45
    SLICE_X56Y63         LUT5 (Prop_lut5_I3_O)        0.316    18.406 f  cpu/D_reg_q[11][31]_i_45/O
                         net (fo=112, routed)         2.333    20.739    cpu/L_reg/M_alu_b[0]
    SLICE_X48Y75         LUT2 (Prop_lut2_I1_O)        0.152    20.891 r  cpu/L_reg/D_reg_q[11][6]_i_46/O
                         net (fo=1, routed)           0.977    21.868    cpu/L_reg/D_reg_q[11][6]_i_46_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I1_O)        0.326    22.194 r  cpu/L_reg/D_reg_q[11][6]_i_43/O
                         net (fo=2, routed)           0.304    22.497    cpu/L_reg/alu/multiplier/p_2256_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I4_O)        0.124    22.621 r  cpu/L_reg/D_reg_q[11][6]_i_37/O
                         net (fo=3, routed)           0.671    23.292    cpu/L_reg/alu/multiplier/p_2050_in
    SLICE_X48Y74         LUT6 (Prop_lut6_I0_O)        0.124    23.416 r  cpu/L_reg/D_reg_q[11][6]_i_33/O
                         net (fo=6, routed)           1.097    24.513    cpu/L_reg/alu/multiplier/p_1911_in
    SLICE_X46Y75         LUT4 (Prop_lut4_I0_O)        0.152    24.665 r  cpu/L_reg/D_reg_q[11][8]_i_52/O
                         net (fo=4, routed)           1.080    25.745    cpu/L_reg/alu/multiplier/p_1965_in
    SLICE_X46Y75         LUT6 (Prop_lut6_I2_O)        0.348    26.093 r  cpu/L_reg/D_reg_q[11][8]_i_42/O
                         net (fo=6, routed)           0.819    26.912    cpu/L_reg/alu/multiplier/p_1827_in
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.152    27.064 r  cpu/L_reg/D_reg_q[11][9]_i_33/O
                         net (fo=6, routed)           0.481    27.545    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X44Y74         LUT5 (Prop_lut5_I1_O)        0.332    27.877 r  cpu/L_reg/D_reg_q[11][10]_i_34/O
                         net (fo=5, routed)           0.742    28.618    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X43Y75         LUT5 (Prop_lut5_I1_O)        0.124    28.742 r  cpu/L_reg/D_reg_q[11][11]_i_36/O
                         net (fo=4, routed)           0.829    29.572    cpu/L_reg/alu/multiplier/p_1443_in
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.124    29.696 r  cpu/L_reg/D_reg_q[11][12]_i_38/O
                         net (fo=3, routed)           0.962    30.658    cpu/L_reg/alu/multiplier/p_1325_in
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.152    30.810 r  cpu/L_reg/D_reg_q[11][14]_i_43/O
                         net (fo=3, routed)           0.297    31.107    cpu/L_reg/alu/multiplier/p_1323_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.332    31.439 r  cpu/L_reg/D_reg_q[11][14]_i_33/O
                         net (fo=6, routed)           0.961    32.400    cpu/L_reg/alu/multiplier/p_1064_in
    SLICE_X41Y75         LUT5 (Prop_lut5_I2_O)        0.152    32.552 r  cpu/L_reg/D_reg_q[11][14]_i_40/O
                         net (fo=4, routed)           0.428    32.980    cpu/L_reg/alu/multiplier/p_1003_in
    SLICE_X41Y76         LUT5 (Prop_lut5_I4_O)        0.320    33.300 r  cpu/L_reg/D_reg_q[11][15]_i_30/O
                         net (fo=5, routed)           0.861    34.160    cpu/L_reg/alu/multiplier/p_1001_in
    SLICE_X39Y76         LUT5 (Prop_lut5_I1_O)        0.354    34.514 r  cpu/L_reg/D_reg_q[11][16]_i_33/O
                         net (fo=4, routed)           0.701    35.215    cpu/L_reg/alu/multiplier/p_903_in
    SLICE_X38Y77         LUT6 (Prop_lut6_I1_O)        0.326    35.541 r  cpu/L_reg/D_reg_q[11][17]_i_36/O
                         net (fo=2, routed)           0.612    36.153    cpu/L_reg/D_reg_q[11][17]_i_36_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.124    36.277 r  cpu/L_reg/D_reg_q[11][17]_i_31/O
                         net (fo=3, routed)           0.777    37.054    cpu/L_reg/alu/multiplier/p_611_in
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.150    37.204 r  cpu/L_reg/D_reg_q[11][19]_i_39/O
                         net (fo=6, routed)           1.018    38.222    cpu/L_reg/alu/multiplier/p_641_in
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.356    38.578 r  cpu/L_reg/D_reg_q[11][19]_i_45/O
                         net (fo=4, routed)           0.499    39.077    cpu/L_reg/alu/multiplier/p_563_in
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.320    39.397 r  cpu/L_reg/D_reg_q[11][20]_i_37/O
                         net (fo=5, routed)           0.656    40.052    cpu/L_reg/alu/multiplier/p_561_in
    SLICE_X37Y74         LUT5 (Prop_lut5_I1_O)        0.352    40.404 r  cpu/L_reg/D_reg_q[11][21]_i_39/O
                         net (fo=4, routed)           0.691    41.096    cpu/L_reg/alu/multiplier/p_488_in
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.326    41.422 r  cpu/L_reg/D_reg_q[11][22]_i_41/O
                         net (fo=3, routed)           0.827    42.249    cpu/L_reg/alu/multiplier/p_420_in
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.124    42.373 r  cpu/L_reg/D_reg_q[11][22]_i_35/O
                         net (fo=3, routed)           0.812    43.185    cpu/L_reg/alu/multiplier/p_281_in
    SLICE_X36Y70         LUT4 (Prop_lut4_I2_O)        0.118    43.303 r  cpu/L_reg/D_reg_q[11][24]_i_54/O
                         net (fo=6, routed)           1.012    44.315    cpu/L_reg/alu/multiplier/p_301_in
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.354    44.669 r  cpu/L_reg/D_reg_q[11][24]_i_60/O
                         net (fo=4, routed)           0.839    45.507    cpu/L_reg/alu/multiplier/p_248_in
    SLICE_X34Y69         LUT6 (Prop_lut6_I1_O)        0.326    45.833 r  cpu/L_reg/D_reg_q[11][27]_i_67/O
                         net (fo=1, routed)           0.706    46.540    cpu/L_reg/D_reg_q[11][27]_i_67_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I3_O)        0.124    46.664 r  cpu/L_reg/D_reg_q[11][27]_i_44/O
                         net (fo=2, routed)           0.603    47.267    cpu/L_reg/alu/multiplier/p_157_in
    SLICE_X34Y71         LUT6 (Prop_lut6_I4_O)        0.124    47.391 r  cpu/L_reg/D_reg_q[11][27]_i_21/O
                         net (fo=3, routed)           1.247    48.638    cpu/L_reg/alu/multiplier/p_107_in
    SLICE_X36Y67         LUT4 (Prop_lut4_I2_O)        0.150    48.788 r  cpu/L_reg/D_reg_q[11][27]_i_11/O
                         net (fo=6, routed)           0.749    49.537    cpu/L_reg/alu/multiplier/p_119_in
    SLICE_X35Y67         LUT5 (Prop_lut5_I1_O)        0.352    49.889 r  cpu/L_reg/D_reg_q[11][29]_i_30/O
                         net (fo=4, routed)           0.690    50.579    cpu/L_reg/alu/multiplier/p_86_in
    SLICE_X34Y67         LUT5 (Prop_lut5_I4_O)        0.356    50.935 r  cpu/L_reg/D_reg_q[11][29]_i_22/O
                         net (fo=4, routed)           0.819    51.754    cpu/L_reg/alu/multiplier/p_84_in
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.328    52.082 r  cpu/L_reg/D_reg_q[11][31]_i_166/O
                         net (fo=3, routed)           0.667    52.749    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.124    52.873 r  cpu/L_reg/D_reg_q[11][31]_i_101/O
                         net (fo=1, routed)           1.012    53.884    cpu/L_reg/D_reg_q[11][31]_i_101_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124    54.008 r  cpu/L_reg/D_reg_q[11][31]_i_49/O
                         net (fo=1, routed)           0.908    54.917    cpu/L_reg/D_reg_q[11][31]_i_49_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124    55.041 r  cpu/L_reg/D_reg_q[11][31]_i_13/O
                         net (fo=1, routed)           0.435    55.476    cpu/L_reg/D_reg_q[11][31]_i_13_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124    55.600 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.240    56.840    cpu/L_reg/M_reg_write_data[31]
    SLICE_X29Y62         FDRE                                         r  cpu/L_reg/D_reg_q_reg[30][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.433   104.837    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X29Y62         FDRE                                         r  cpu/L_reg/D_reg_q_reg[30][31]/C
                         clock pessimism              0.186   105.024    
                         clock uncertainty           -0.035   104.988    
    SLICE_X29Y62         FDRE (Setup_fdre_C_D)       -0.081   104.907    cpu/L_reg/D_reg_q_reg[30][31]
  -------------------------------------------------------------------
                         required time                        104.907    
                         arrival time                         -56.840    
  -------------------------------------------------------------------
                         slack                                 48.067    

Slack (MET) :             48.070ns  (required time - arrival time)
  Source:                 forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[23][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.721ns  (logic 10.417ns (20.141%)  route 41.304ns (79.859%))
  Logic Levels:           47  (LUT2=3 LUT4=4 LUT5=17 LUT6=21 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.554     5.138    forLoop_idx_0_753109535[0].io_button_edge_row/CLK
    SLICE_X47Y57         FDRE                                         r  forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/Q
                         net (fo=10, routed)          1.035     6.629    forLoop_idx_0_1247514980[0].io_button_cond_row/D_last_q
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.152     6.781 f  forLoop_idx_0_1247514980[0].io_button_cond_row/D_reg_q[11][31]_i_197/O
                         net (fo=5, routed)           1.350     8.131    cpu/button_map/M_io_button_edge_row_out[0]
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.457 f  cpu/button_map/D_reg_q[11][31]_i_119/O
                         net (fo=2, routed)           0.885     9.342    cpu/button_map/M_button_map_out[5]
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.466 f  cpu/button_map/D_reg_q[11][31]_i_125/O
                         net (fo=1, routed)           1.044    10.510    cpu/L_reg/D_reg_q[11][13]_i_13_0
    SLICE_X46Y61         LUT5 (Prop_lut5_I0_O)        0.124    10.634 f  cpu/L_reg/D_reg_q[11][31]_i_64/O
                         net (fo=42, routed)          1.243    11.877    cpu/L_reg/M_iROM_address[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.124    12.001 f  cpu/L_reg/D_reg_q[11][31]_i_54/O
                         net (fo=9, routed)           0.726    12.727    cpu/L_reg/D_reg_q[11][31]_i_54_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I3_O)        0.124    12.851 r  cpu/L_reg/D_reg_q[11][31]_i_14/O
                         net (fo=30, routed)          1.932    14.783    cpu/L_reg/FSM_sequential_D_state_q_reg[3]
    SLICE_X58Y63         LUT5 (Prop_lut5_I1_O)        0.124    14.907 r  cpu/L_reg/D_reg_q[11][11]_i_6/O
                         net (fo=257, routed)         1.594    16.501    cpu/L_reg/D_reg_q[11][24]_i_22_0[6]
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.124    16.625 f  cpu/L_reg/D_reg_q[11][31]_i_218/O
                         net (fo=1, routed)           0.000    16.625    cpu/L_reg/D_reg_q[11][31]_i_218_n_0
    SLICE_X47Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    16.870 f  cpu/L_reg/D_reg_q_reg[11][31]_i_147/O
                         net (fo=1, routed)           0.000    16.870    cpu/L_reg/D_reg_q_reg[11][31]_i_147_n_0
    SLICE_X47Y62         MUXF8 (Prop_muxf8_I0_O)      0.104    16.974 f  cpu/L_reg/D_reg_q_reg[11][31]_i_94/O
                         net (fo=1, routed)           1.116    18.090    cpu/L_reg_n_45
    SLICE_X56Y63         LUT5 (Prop_lut5_I3_O)        0.316    18.406 f  cpu/D_reg_q[11][31]_i_45/O
                         net (fo=112, routed)         2.333    20.739    cpu/L_reg/M_alu_b[0]
    SLICE_X48Y75         LUT2 (Prop_lut2_I1_O)        0.152    20.891 r  cpu/L_reg/D_reg_q[11][6]_i_46/O
                         net (fo=1, routed)           0.977    21.868    cpu/L_reg/D_reg_q[11][6]_i_46_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I1_O)        0.326    22.194 r  cpu/L_reg/D_reg_q[11][6]_i_43/O
                         net (fo=2, routed)           0.304    22.497    cpu/L_reg/alu/multiplier/p_2256_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I4_O)        0.124    22.621 r  cpu/L_reg/D_reg_q[11][6]_i_37/O
                         net (fo=3, routed)           0.671    23.292    cpu/L_reg/alu/multiplier/p_2050_in
    SLICE_X48Y74         LUT6 (Prop_lut6_I0_O)        0.124    23.416 r  cpu/L_reg/D_reg_q[11][6]_i_33/O
                         net (fo=6, routed)           1.097    24.513    cpu/L_reg/alu/multiplier/p_1911_in
    SLICE_X46Y75         LUT4 (Prop_lut4_I0_O)        0.152    24.665 r  cpu/L_reg/D_reg_q[11][8]_i_52/O
                         net (fo=4, routed)           1.080    25.745    cpu/L_reg/alu/multiplier/p_1965_in
    SLICE_X46Y75         LUT6 (Prop_lut6_I2_O)        0.348    26.093 r  cpu/L_reg/D_reg_q[11][8]_i_42/O
                         net (fo=6, routed)           0.819    26.912    cpu/L_reg/alu/multiplier/p_1827_in
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.152    27.064 r  cpu/L_reg/D_reg_q[11][9]_i_33/O
                         net (fo=6, routed)           0.481    27.545    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X44Y74         LUT5 (Prop_lut5_I1_O)        0.332    27.877 r  cpu/L_reg/D_reg_q[11][10]_i_34/O
                         net (fo=5, routed)           0.742    28.618    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X43Y75         LUT5 (Prop_lut5_I1_O)        0.124    28.742 r  cpu/L_reg/D_reg_q[11][11]_i_36/O
                         net (fo=4, routed)           0.829    29.572    cpu/L_reg/alu/multiplier/p_1443_in
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.124    29.696 r  cpu/L_reg/D_reg_q[11][12]_i_38/O
                         net (fo=3, routed)           0.962    30.658    cpu/L_reg/alu/multiplier/p_1325_in
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.152    30.810 r  cpu/L_reg/D_reg_q[11][14]_i_43/O
                         net (fo=3, routed)           0.297    31.107    cpu/L_reg/alu/multiplier/p_1323_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.332    31.439 r  cpu/L_reg/D_reg_q[11][14]_i_33/O
                         net (fo=6, routed)           0.961    32.400    cpu/L_reg/alu/multiplier/p_1064_in
    SLICE_X41Y75         LUT5 (Prop_lut5_I2_O)        0.152    32.552 r  cpu/L_reg/D_reg_q[11][14]_i_40/O
                         net (fo=4, routed)           0.428    32.980    cpu/L_reg/alu/multiplier/p_1003_in
    SLICE_X41Y76         LUT5 (Prop_lut5_I4_O)        0.320    33.300 r  cpu/L_reg/D_reg_q[11][15]_i_30/O
                         net (fo=5, routed)           0.861    34.160    cpu/L_reg/alu/multiplier/p_1001_in
    SLICE_X39Y76         LUT5 (Prop_lut5_I1_O)        0.354    34.514 r  cpu/L_reg/D_reg_q[11][16]_i_33/O
                         net (fo=4, routed)           0.701    35.215    cpu/L_reg/alu/multiplier/p_903_in
    SLICE_X38Y77         LUT6 (Prop_lut6_I1_O)        0.326    35.541 r  cpu/L_reg/D_reg_q[11][17]_i_36/O
                         net (fo=2, routed)           0.612    36.153    cpu/L_reg/D_reg_q[11][17]_i_36_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.124    36.277 r  cpu/L_reg/D_reg_q[11][17]_i_31/O
                         net (fo=3, routed)           0.777    37.054    cpu/L_reg/alu/multiplier/p_611_in
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.150    37.204 r  cpu/L_reg/D_reg_q[11][19]_i_39/O
                         net (fo=6, routed)           1.018    38.222    cpu/L_reg/alu/multiplier/p_641_in
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.356    38.578 r  cpu/L_reg/D_reg_q[11][19]_i_45/O
                         net (fo=4, routed)           0.499    39.077    cpu/L_reg/alu/multiplier/p_563_in
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.320    39.397 r  cpu/L_reg/D_reg_q[11][20]_i_37/O
                         net (fo=5, routed)           0.656    40.052    cpu/L_reg/alu/multiplier/p_561_in
    SLICE_X37Y74         LUT5 (Prop_lut5_I1_O)        0.352    40.404 r  cpu/L_reg/D_reg_q[11][21]_i_39/O
                         net (fo=4, routed)           0.691    41.096    cpu/L_reg/alu/multiplier/p_488_in
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.326    41.422 r  cpu/L_reg/D_reg_q[11][22]_i_41/O
                         net (fo=3, routed)           0.827    42.249    cpu/L_reg/alu/multiplier/p_420_in
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.124    42.373 r  cpu/L_reg/D_reg_q[11][22]_i_35/O
                         net (fo=3, routed)           0.812    43.185    cpu/L_reg/alu/multiplier/p_281_in
    SLICE_X36Y70         LUT4 (Prop_lut4_I2_O)        0.118    43.303 r  cpu/L_reg/D_reg_q[11][24]_i_54/O
                         net (fo=6, routed)           1.012    44.315    cpu/L_reg/alu/multiplier/p_301_in
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.354    44.669 r  cpu/L_reg/D_reg_q[11][24]_i_60/O
                         net (fo=4, routed)           0.839    45.507    cpu/L_reg/alu/multiplier/p_248_in
    SLICE_X34Y69         LUT6 (Prop_lut6_I1_O)        0.326    45.833 r  cpu/L_reg/D_reg_q[11][27]_i_67/O
                         net (fo=1, routed)           0.706    46.540    cpu/L_reg/D_reg_q[11][27]_i_67_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I3_O)        0.124    46.664 r  cpu/L_reg/D_reg_q[11][27]_i_44/O
                         net (fo=2, routed)           0.603    47.267    cpu/L_reg/alu/multiplier/p_157_in
    SLICE_X34Y71         LUT6 (Prop_lut6_I4_O)        0.124    47.391 r  cpu/L_reg/D_reg_q[11][27]_i_21/O
                         net (fo=3, routed)           1.247    48.638    cpu/L_reg/alu/multiplier/p_107_in
    SLICE_X36Y67         LUT4 (Prop_lut4_I2_O)        0.150    48.788 r  cpu/L_reg/D_reg_q[11][27]_i_11/O
                         net (fo=6, routed)           0.749    49.537    cpu/L_reg/alu/multiplier/p_119_in
    SLICE_X35Y67         LUT5 (Prop_lut5_I1_O)        0.352    49.889 r  cpu/L_reg/D_reg_q[11][29]_i_30/O
                         net (fo=4, routed)           0.690    50.579    cpu/L_reg/alu/multiplier/p_86_in
    SLICE_X34Y67         LUT5 (Prop_lut5_I4_O)        0.356    50.935 r  cpu/L_reg/D_reg_q[11][29]_i_22/O
                         net (fo=4, routed)           0.819    51.754    cpu/L_reg/alu/multiplier/p_84_in
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.328    52.082 r  cpu/L_reg/D_reg_q[11][31]_i_166/O
                         net (fo=3, routed)           0.667    52.749    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.124    52.873 r  cpu/L_reg/D_reg_q[11][31]_i_101/O
                         net (fo=1, routed)           1.012    53.884    cpu/L_reg/D_reg_q[11][31]_i_101_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124    54.008 r  cpu/L_reg/D_reg_q[11][31]_i_49/O
                         net (fo=1, routed)           0.908    54.917    cpu/L_reg/D_reg_q[11][31]_i_49_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124    55.041 r  cpu/L_reg/D_reg_q[11][31]_i_13/O
                         net (fo=1, routed)           0.435    55.476    cpu/L_reg/D_reg_q[11][31]_i_13_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124    55.600 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.260    56.859    cpu/L_reg/M_reg_write_data[31]
    SLICE_X32Y61         FDRE                                         r  cpu/L_reg/D_reg_q_reg[23][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.432   104.836    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X32Y61         FDRE                                         r  cpu/L_reg/D_reg_q_reg[23][31]/C
                         clock pessimism              0.186   105.023    
                         clock uncertainty           -0.035   104.987    
    SLICE_X32Y61         FDRE (Setup_fdre_C_D)       -0.058   104.929    cpu/L_reg/D_reg_q_reg[23][31]
  -------------------------------------------------------------------
                         required time                        104.929    
                         arrival time                         -56.859    
  -------------------------------------------------------------------
                         slack                                 48.070    

Slack (MET) :             48.078ns  (required time - arrival time)
  Source:                 forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[20][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.711ns  (logic 10.417ns (20.144%)  route 41.294ns (79.856%))
  Logic Levels:           47  (LUT2=3 LUT4=4 LUT5=17 LUT6=21 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.554     5.138    forLoop_idx_0_753109535[0].io_button_edge_row/CLK
    SLICE_X47Y57         FDRE                                         r  forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  forLoop_idx_0_753109535[0].io_button_edge_row/D_last_q_reg/Q
                         net (fo=10, routed)          1.035     6.629    forLoop_idx_0_1247514980[0].io_button_cond_row/D_last_q
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.152     6.781 f  forLoop_idx_0_1247514980[0].io_button_cond_row/D_reg_q[11][31]_i_197/O
                         net (fo=5, routed)           1.350     8.131    cpu/button_map/M_io_button_edge_row_out[0]
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.457 f  cpu/button_map/D_reg_q[11][31]_i_119/O
                         net (fo=2, routed)           0.885     9.342    cpu/button_map/M_button_map_out[5]
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.466 f  cpu/button_map/D_reg_q[11][31]_i_125/O
                         net (fo=1, routed)           1.044    10.510    cpu/L_reg/D_reg_q[11][13]_i_13_0
    SLICE_X46Y61         LUT5 (Prop_lut5_I0_O)        0.124    10.634 f  cpu/L_reg/D_reg_q[11][31]_i_64/O
                         net (fo=42, routed)          1.243    11.877    cpu/L_reg/M_iROM_address[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.124    12.001 f  cpu/L_reg/D_reg_q[11][31]_i_54/O
                         net (fo=9, routed)           0.726    12.727    cpu/L_reg/D_reg_q[11][31]_i_54_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I3_O)        0.124    12.851 r  cpu/L_reg/D_reg_q[11][31]_i_14/O
                         net (fo=30, routed)          1.932    14.783    cpu/L_reg/FSM_sequential_D_state_q_reg[3]
    SLICE_X58Y63         LUT5 (Prop_lut5_I1_O)        0.124    14.907 r  cpu/L_reg/D_reg_q[11][11]_i_6/O
                         net (fo=257, routed)         1.594    16.501    cpu/L_reg/D_reg_q[11][24]_i_22_0[6]
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.124    16.625 f  cpu/L_reg/D_reg_q[11][31]_i_218/O
                         net (fo=1, routed)           0.000    16.625    cpu/L_reg/D_reg_q[11][31]_i_218_n_0
    SLICE_X47Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    16.870 f  cpu/L_reg/D_reg_q_reg[11][31]_i_147/O
                         net (fo=1, routed)           0.000    16.870    cpu/L_reg/D_reg_q_reg[11][31]_i_147_n_0
    SLICE_X47Y62         MUXF8 (Prop_muxf8_I0_O)      0.104    16.974 f  cpu/L_reg/D_reg_q_reg[11][31]_i_94/O
                         net (fo=1, routed)           1.116    18.090    cpu/L_reg_n_45
    SLICE_X56Y63         LUT5 (Prop_lut5_I3_O)        0.316    18.406 f  cpu/D_reg_q[11][31]_i_45/O
                         net (fo=112, routed)         2.333    20.739    cpu/L_reg/M_alu_b[0]
    SLICE_X48Y75         LUT2 (Prop_lut2_I1_O)        0.152    20.891 r  cpu/L_reg/D_reg_q[11][6]_i_46/O
                         net (fo=1, routed)           0.977    21.868    cpu/L_reg/D_reg_q[11][6]_i_46_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I1_O)        0.326    22.194 r  cpu/L_reg/D_reg_q[11][6]_i_43/O
                         net (fo=2, routed)           0.304    22.497    cpu/L_reg/alu/multiplier/p_2256_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I4_O)        0.124    22.621 r  cpu/L_reg/D_reg_q[11][6]_i_37/O
                         net (fo=3, routed)           0.671    23.292    cpu/L_reg/alu/multiplier/p_2050_in
    SLICE_X48Y74         LUT6 (Prop_lut6_I0_O)        0.124    23.416 r  cpu/L_reg/D_reg_q[11][6]_i_33/O
                         net (fo=6, routed)           1.097    24.513    cpu/L_reg/alu/multiplier/p_1911_in
    SLICE_X46Y75         LUT4 (Prop_lut4_I0_O)        0.152    24.665 r  cpu/L_reg/D_reg_q[11][8]_i_52/O
                         net (fo=4, routed)           1.080    25.745    cpu/L_reg/alu/multiplier/p_1965_in
    SLICE_X46Y75         LUT6 (Prop_lut6_I2_O)        0.348    26.093 r  cpu/L_reg/D_reg_q[11][8]_i_42/O
                         net (fo=6, routed)           0.819    26.912    cpu/L_reg/alu/multiplier/p_1827_in
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.152    27.064 r  cpu/L_reg/D_reg_q[11][9]_i_33/O
                         net (fo=6, routed)           0.481    27.545    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X44Y74         LUT5 (Prop_lut5_I1_O)        0.332    27.877 r  cpu/L_reg/D_reg_q[11][10]_i_34/O
                         net (fo=5, routed)           0.742    28.618    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X43Y75         LUT5 (Prop_lut5_I1_O)        0.124    28.742 r  cpu/L_reg/D_reg_q[11][11]_i_36/O
                         net (fo=4, routed)           0.829    29.572    cpu/L_reg/alu/multiplier/p_1443_in
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.124    29.696 r  cpu/L_reg/D_reg_q[11][12]_i_38/O
                         net (fo=3, routed)           0.962    30.658    cpu/L_reg/alu/multiplier/p_1325_in
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.152    30.810 r  cpu/L_reg/D_reg_q[11][14]_i_43/O
                         net (fo=3, routed)           0.297    31.107    cpu/L_reg/alu/multiplier/p_1323_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.332    31.439 r  cpu/L_reg/D_reg_q[11][14]_i_33/O
                         net (fo=6, routed)           0.961    32.400    cpu/L_reg/alu/multiplier/p_1064_in
    SLICE_X41Y75         LUT5 (Prop_lut5_I2_O)        0.152    32.552 r  cpu/L_reg/D_reg_q[11][14]_i_40/O
                         net (fo=4, routed)           0.428    32.980    cpu/L_reg/alu/multiplier/p_1003_in
    SLICE_X41Y76         LUT5 (Prop_lut5_I4_O)        0.320    33.300 r  cpu/L_reg/D_reg_q[11][15]_i_30/O
                         net (fo=5, routed)           0.861    34.160    cpu/L_reg/alu/multiplier/p_1001_in
    SLICE_X39Y76         LUT5 (Prop_lut5_I1_O)        0.354    34.514 r  cpu/L_reg/D_reg_q[11][16]_i_33/O
                         net (fo=4, routed)           0.701    35.215    cpu/L_reg/alu/multiplier/p_903_in
    SLICE_X38Y77         LUT6 (Prop_lut6_I1_O)        0.326    35.541 r  cpu/L_reg/D_reg_q[11][17]_i_36/O
                         net (fo=2, routed)           0.612    36.153    cpu/L_reg/D_reg_q[11][17]_i_36_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.124    36.277 r  cpu/L_reg/D_reg_q[11][17]_i_31/O
                         net (fo=3, routed)           0.777    37.054    cpu/L_reg/alu/multiplier/p_611_in
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.150    37.204 r  cpu/L_reg/D_reg_q[11][19]_i_39/O
                         net (fo=6, routed)           1.018    38.222    cpu/L_reg/alu/multiplier/p_641_in
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.356    38.578 r  cpu/L_reg/D_reg_q[11][19]_i_45/O
                         net (fo=4, routed)           0.499    39.077    cpu/L_reg/alu/multiplier/p_563_in
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.320    39.397 r  cpu/L_reg/D_reg_q[11][20]_i_37/O
                         net (fo=5, routed)           0.656    40.052    cpu/L_reg/alu/multiplier/p_561_in
    SLICE_X37Y74         LUT5 (Prop_lut5_I1_O)        0.352    40.404 r  cpu/L_reg/D_reg_q[11][21]_i_39/O
                         net (fo=4, routed)           0.691    41.096    cpu/L_reg/alu/multiplier/p_488_in
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.326    41.422 r  cpu/L_reg/D_reg_q[11][22]_i_41/O
                         net (fo=3, routed)           0.827    42.249    cpu/L_reg/alu/multiplier/p_420_in
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.124    42.373 r  cpu/L_reg/D_reg_q[11][22]_i_35/O
                         net (fo=3, routed)           0.812    43.185    cpu/L_reg/alu/multiplier/p_281_in
    SLICE_X36Y70         LUT4 (Prop_lut4_I2_O)        0.118    43.303 r  cpu/L_reg/D_reg_q[11][24]_i_54/O
                         net (fo=6, routed)           1.012    44.315    cpu/L_reg/alu/multiplier/p_301_in
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.354    44.669 r  cpu/L_reg/D_reg_q[11][24]_i_60/O
                         net (fo=4, routed)           0.839    45.507    cpu/L_reg/alu/multiplier/p_248_in
    SLICE_X34Y69         LUT6 (Prop_lut6_I1_O)        0.326    45.833 r  cpu/L_reg/D_reg_q[11][27]_i_67/O
                         net (fo=1, routed)           0.706    46.540    cpu/L_reg/D_reg_q[11][27]_i_67_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I3_O)        0.124    46.664 r  cpu/L_reg/D_reg_q[11][27]_i_44/O
                         net (fo=2, routed)           0.603    47.267    cpu/L_reg/alu/multiplier/p_157_in
    SLICE_X34Y71         LUT6 (Prop_lut6_I4_O)        0.124    47.391 r  cpu/L_reg/D_reg_q[11][27]_i_21/O
                         net (fo=3, routed)           1.247    48.638    cpu/L_reg/alu/multiplier/p_107_in
    SLICE_X36Y67         LUT4 (Prop_lut4_I2_O)        0.150    48.788 r  cpu/L_reg/D_reg_q[11][27]_i_11/O
                         net (fo=6, routed)           0.749    49.537    cpu/L_reg/alu/multiplier/p_119_in
    SLICE_X35Y67         LUT5 (Prop_lut5_I1_O)        0.352    49.889 r  cpu/L_reg/D_reg_q[11][29]_i_30/O
                         net (fo=4, routed)           0.690    50.579    cpu/L_reg/alu/multiplier/p_86_in
    SLICE_X34Y67         LUT5 (Prop_lut5_I4_O)        0.356    50.935 r  cpu/L_reg/D_reg_q[11][29]_i_22/O
                         net (fo=4, routed)           0.819    51.754    cpu/L_reg/alu/multiplier/p_84_in
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.328    52.082 r  cpu/L_reg/D_reg_q[11][31]_i_166/O
                         net (fo=3, routed)           0.667    52.749    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.124    52.873 r  cpu/L_reg/D_reg_q[11][31]_i_101/O
                         net (fo=1, routed)           1.012    53.884    cpu/L_reg/D_reg_q[11][31]_i_101_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124    54.008 r  cpu/L_reg/D_reg_q[11][31]_i_49/O
                         net (fo=1, routed)           0.908    54.917    cpu/L_reg/D_reg_q[11][31]_i_49_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124    55.041 r  cpu/L_reg/D_reg_q[11][31]_i_13/O
                         net (fo=1, routed)           0.435    55.476    cpu/L_reg/D_reg_q[11][31]_i_13_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124    55.600 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.250    56.849    cpu/L_reg/M_reg_write_data[31]
    SLICE_X31Y60         FDRE                                         r  cpu/L_reg/D_reg_q_reg[20][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.433   104.837    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  cpu/L_reg/D_reg_q_reg[20][31]/C
                         clock pessimism              0.186   105.024    
                         clock uncertainty           -0.035   104.988    
    SLICE_X31Y60         FDRE (Setup_fdre_C_D)       -0.061   104.927    cpu/L_reg/D_reg_q_reg[20][31]
  -------------------------------------------------------------------
                         required time                        104.927    
                         arrival time                         -56.849    
  -------------------------------------------------------------------
                         slack                                 48.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1463205335[0].io_button_cond_start/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1023172335[0].io_button_edge_start/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.864%)  route 0.130ns (41.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.562     1.506    forLoop_idx_0_1463205335[0].io_button_cond_start/CLK
    SLICE_X53Y60         FDRE                                         r  forLoop_idx_0_1463205335[0].io_button_cond_start/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  forLoop_idx_0_1463205335[0].io_button_cond_start/D_ctr_q_reg[9]/Q
                         net (fo=4, routed)           0.130     1.777    forLoop_idx_0_1463205335[0].io_button_cond_start/D_ctr_q_reg[9]
    SLICE_X50Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.822 r  forLoop_idx_0_1463205335[0].io_button_cond_start/D_last_q_i_1/O
                         net (fo=1, routed)           0.000     1.822    forLoop_idx_0_1023172335[0].io_button_edge_start/M_io_button_edge_start_in
    SLICE_X50Y59         FDRE                                         r  forLoop_idx_0_1023172335[0].io_button_edge_start/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.833     2.023    forLoop_idx_0_1023172335[0].io_button_edge_start/CLK
    SLICE_X50Y59         FDRE                                         r  forLoop_idx_0_1023172335[0].io_button_edge_start/D_last_q_reg/C
                         clock pessimism             -0.501     1.523    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.120     1.643    forLoop_idx_0_1023172335[0].io_button_edge_start/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 cpu/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/D_gamemode_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.258%)  route 0.139ns (42.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.560     1.504    cpu/clk_IBUF_BUFG
    SLICE_X47Y60         FDRE                                         r  cpu/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  cpu/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=60, routed)          0.139     1.784    cpu/D_state_q[2]
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.829 r  cpu/D_gamemode_q_i_1/O
                         net (fo=1, routed)           0.000     1.829    cpu/D_gamemode_q_i_1_n_0
    SLICE_X46Y60         FDRE                                         r  cpu/D_gamemode_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.830     2.019    cpu/clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  cpu/D_gamemode_q_reg/C
                         clock pessimism             -0.503     1.517    
    SLICE_X46Y60         FDRE (Hold_fdre_C_D)         0.120     1.637    cpu/D_gamemode_q_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1247514980[3].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_753109535[3].io_button_edge_row/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.181%)  route 0.158ns (52.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.563     1.507    forLoop_idx_0_1247514980[3].io_button_cond_row/CLK
    SLICE_X48Y57         FDRE                                         r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=28, routed)          0.158     1.806    forLoop_idx_0_753109535[3].io_button_edge_row/M_io_button_cond_row_out[0]
    SLICE_X48Y57         FDRE                                         r  forLoop_idx_0_753109535[3].io_button_edge_row/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.832     2.022    forLoop_idx_0_753109535[3].io_button_edge_row/CLK
    SLICE_X48Y57         FDRE                                         r  forLoop_idx_0_753109535[3].io_button_edge_row/D_last_q_reg/C
                         clock pessimism             -0.516     1.507    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.070     1.577    forLoop_idx_0_753109535[3].io_button_edge_row/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.561     1.505    reset_cond/CLK
    SLICE_X43Y54         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.646 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.170     1.816    reset_cond/D_stage_d[2]
    SLICE_X43Y54         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.831     2.020    reset_cond/CLK
    SLICE_X43Y54         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X43Y54         FDPE (Hold_fdpe_C_D)         0.070     1.575    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1247514980[1].io_button_cond_row/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1247514980[1].io_button_cond_row/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.563     1.507    forLoop_idx_0_1247514980[1].io_button_cond_row/sync/CLK
    SLICE_X47Y50         FDRE                                         r  forLoop_idx_0_1247514980[1].io_button_cond_row/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  forLoop_idx_0_1247514980[1].io_button_cond_row/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.818    forLoop_idx_0_1247514980[1].io_button_cond_row/sync/D_pipe_d__0[1]
    SLICE_X47Y50         FDRE                                         r  forLoop_idx_0_1247514980[1].io_button_cond_row/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.833     2.022    forLoop_idx_0_1247514980[1].io_button_cond_row/sync/CLK
    SLICE_X47Y50         FDRE                                         r  forLoop_idx_0_1247514980[1].io_button_cond_row/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.066     1.573    forLoop_idx_0_1247514980[1].io_button_cond_row/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1247514980[3].io_button_cond_row/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1247514980[3].io_button_cond_row/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.591     1.535    forLoop_idx_0_1247514980[3].io_button_cond_row/sync/CLK
    SLICE_X59Y59         FDRE                                         r  forLoop_idx_0_1247514980[3].io_button_cond_row/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_1247514980[3].io_button_cond_row/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.846    forLoop_idx_0_1247514980[3].io_button_cond_row/sync/D_pipe_d__2[1]
    SLICE_X59Y59         FDRE                                         r  forLoop_idx_0_1247514980[3].io_button_cond_row/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.860     2.050    forLoop_idx_0_1247514980[3].io_button_cond_row/sync/CLK
    SLICE_X59Y59         FDRE                                         r  forLoop_idx_0_1247514980[3].io_button_cond_row/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X59Y59         FDRE (Hold_fdre_C_D)         0.066     1.601    forLoop_idx_0_1247514980[3].io_button_cond_row/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.561     1.505    reset_cond/CLK
    SLICE_X43Y54         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.646 r  reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.816    reset_cond/D_stage_d[1]
    SLICE_X43Y54         FDPE                                         r  reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.831     2.020    reset_cond/CLK
    SLICE_X43Y54         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X43Y54         FDPE (Hold_fdpe_C_D)         0.066     1.571    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1247514980[0].io_button_cond_row/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1247514980[0].io_button_cond_row/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.562     1.506    forLoop_idx_0_1247514980[0].io_button_cond_row/sync/CLK
    SLICE_X40Y52         FDRE                                         r  forLoop_idx_0_1247514980[0].io_button_cond_row/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  forLoop_idx_0_1247514980[0].io_button_cond_row/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.821    forLoop_idx_0_1247514980[0].io_button_cond_row/sync/D_pipe_d[1]
    SLICE_X40Y52         FDRE                                         r  forLoop_idx_0_1247514980[0].io_button_cond_row/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.832     2.021    forLoop_idx_0_1247514980[0].io_button_cond_row/sync/CLK
    SLICE_X40Y52         FDRE                                         r  forLoop_idx_0_1247514980[0].io_button_cond_row/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.066     1.572    forLoop_idx_0_1247514980[0].io_button_cond_row/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1247514980[1].io_button_cond_row/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1247514980[1].io_button_cond_row/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.562     1.506    forLoop_idx_0_1247514980[1].io_button_cond_row/CLK
    SLICE_X47Y54         FDRE                                         r  forLoop_idx_0_1247514980[1].io_button_cond_row/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  forLoop_idx_0_1247514980[1].io_button_cond_row/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.117     1.764    forLoop_idx_0_1247514980[1].io_button_cond_row/D_ctr_q_reg[15]
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  forLoop_idx_0_1247514980[1].io_button_cond_row/D_ctr_q_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.872    forLoop_idx_0_1247514980[1].io_button_cond_row/D_ctr_q_reg[12]_i_1__3_n_4
    SLICE_X47Y54         FDRE                                         r  forLoop_idx_0_1247514980[1].io_button_cond_row/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.831     2.021    forLoop_idx_0_1247514980[1].io_button_cond_row/CLK
    SLICE_X47Y54         FDRE                                         r  forLoop_idx_0_1247514980[1].io_button_cond_row/D_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.105     1.611    forLoop_idx_0_1247514980[1].io_button_cond_row/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.563     1.507    forLoop_idx_0_1247514980[3].io_button_cond_row/CLK
    SLICE_X55Y57         FDRE                                         r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.765    forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr_q_reg[7]
    SLICE_X55Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr_q_reg[4]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.873    forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr_q_reg[4]_i_1__5_n_4
    SLICE_X55Y57         FDRE                                         r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.833     2.023    forLoop_idx_0_1247514980[3].io_button_cond_row/CLK
    SLICE_X55Y57         FDRE                                         r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X55Y57         FDRE (Hold_fdre_C_D)         0.105     1.612    forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y60   cpu/D_gamemode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X47Y60   cpu/FSM_sequential_D_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X47Y59   cpu/FSM_sequential_D_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X47Y60   cpu/FSM_sequential_D_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X47Y59   cpu/FSM_sequential_D_state_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X45Y60   cpu/L_reg/D_reg_q_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y68   cpu/L_reg/D_reg_q_reg[0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X37Y55   cpu/L_reg/D_reg_q_reg[0][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X43Y64   cpu/L_reg/D_reg_q_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y60   cpu/D_gamemode_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y60   cpu/D_gamemode_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y60   cpu/FSM_sequential_D_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y60   cpu/FSM_sequential_D_state_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y59   cpu/FSM_sequential_D_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y59   cpu/FSM_sequential_D_state_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y60   cpu/FSM_sequential_D_state_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y60   cpu/FSM_sequential_D_state_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y59   cpu/FSM_sequential_D_state_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y59   cpu/FSM_sequential_D_state_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y60   cpu/D_gamemode_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y60   cpu/D_gamemode_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y60   cpu/FSM_sequential_D_state_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y60   cpu/FSM_sequential_D_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y59   cpu/FSM_sequential_D_state_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y59   cpu/FSM_sequential_D_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y60   cpu/FSM_sequential_D_state_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y60   cpu/FSM_sequential_D_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y59   cpu/FSM_sequential_D_state_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y59   cpu/FSM_sequential_D_state_q_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.613ns  (logic 10.959ns (28.381%)  route 27.654ns (71.619%))
  Logic Levels:           35  (CARRY4=9 LUT2=6 LUT3=3 LUT4=2 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.553     5.137    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  cpu/L_reg/D_reg_q_reg[5][3]/Q
                         net (fo=16, routed)          1.397     6.990    cpu/L_reg/M_reg_count_min[3]
    SLICE_X41Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.114 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_160/O
                         net (fo=1, routed)           0.670     7.785    cpu/L_reg/io_segment_OBUF[6]_inst_i_160_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.909 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_93/O
                         net (fo=8, routed)           1.501     9.410    cpu/L_reg/io_segment_OBUF[6]_inst_i_93_n_0
    SLICE_X40Y62         LUT2 (Prop_lut2_I0_O)        0.124     9.534 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_196/O
                         net (fo=1, routed)           0.944    10.478    cpu/L_reg/io_segment_OBUF[6]_inst_i_196_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I3_O)        0.124    10.602 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_168/O
                         net (fo=3, routed)           1.091    11.694    cpu/L_reg/io_segment_OBUF[6]_inst_i_168_n_0
    SLICE_X37Y58         LUT2 (Prop_lut2_I0_O)        0.124    11.818 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.793    12.611    cpu/L_reg/io_segment_OBUF[6]_inst_i_119_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.996 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.996    cpu/L_reg/io_segment_OBUF[6]_inst_i_78_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.218 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_77/O[0]
                         net (fo=6, routed)           1.229    14.447    cpu/L_reg/decimal_renderer/L_48a70c8e_remainder0[7]
    SLICE_X36Y62         LUT3 (Prop_lut3_I2_O)        0.325    14.772 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_45/O
                         net (fo=7, routed)           0.990    15.762    cpu/L_reg/io_segment_OBUF[6]_inst_i_45_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.326    16.088 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_162/O
                         net (fo=1, routed)           0.667    16.755    cpu/L_reg/io_segment_OBUF[6]_inst_i_162_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.152    16.907 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_95/O
                         net (fo=7, routed)           0.975    17.882    cpu/L_reg/io_segment_OBUF[6]_inst_i_95_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.332    18.214 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_211/O
                         net (fo=2, routed)           0.627    18.842    cpu/L_reg/io_segment_OBUF[6]_inst_i_211_n_0
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.124    18.966 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_200/O
                         net (fo=3, routed)           0.995    19.960    cpu/L_reg/io_segment_OBUF[6]_inst_i_200_n_0
    SLICE_X37Y60         LUT2 (Prop_lut2_I1_O)        0.124    20.084 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_175/O
                         net (fo=1, routed)           0.812    20.897    cpu/L_reg/io_segment_OBUF[6]_inst_i_175_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.417 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.417    cpu/L_reg/io_segment_OBUF[6]_inst_i_138_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.534 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    21.534    cpu/L_reg/io_segment_OBUF[6]_inst_i_157_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.857 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_181/O[1]
                         net (fo=4, routed)           0.863    22.720    cpu/L_reg/io_segment_OBUF[6]_inst_i_181_n_6
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.306    23.026 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_156/O
                         net (fo=1, routed)           0.669    23.695    cpu/L_reg/io_segment_OBUF[6]_inst_i_156_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.819 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_89/O
                         net (fo=6, routed)           0.863    24.682    cpu/L_reg/io_segment_OBUF[6]_inst_i_89_n_0
    SLICE_X45Y59         LUT4 (Prop_lut4_I0_O)        0.118    24.800 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_60/O
                         net (fo=3, routed)           1.046    25.846    cpu/L_reg/io_segment_OBUF[6]_inst_i_60_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.326    26.172 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_75/O
                         net (fo=5, routed)           0.535    26.707    cpu/L_reg/io_segment_OBUF[6]_inst_i_75_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124    26.831 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_171/O
                         net (fo=3, routed)           0.820    27.651    cpu/L_reg/io_segment_OBUF[6]_inst_i_171_n_0
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.124    27.775 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.324    28.099    cpu/L_reg/io_segment_OBUF[6]_inst_i_131_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.484 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    28.484    cpu/L_reg/io_segment_OBUF[6]_inst_i_80_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.598 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    28.598    cpu/L_reg/io_segment_OBUF[6]_inst_i_88_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.712 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000    28.712    cpu/L_reg/io_segment_OBUF[6]_inst_i_87_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.934 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_139/O[0]
                         net (fo=1, routed)           0.821    29.755    cpu/L_reg/io_segment_OBUF[6]_inst_i_139_n_7
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.299    30.054 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_86/O
                         net (fo=1, routed)           0.282    30.336    cpu/L_reg/io_segment_OBUF[6]_inst_i_86_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.460 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_58/O
                         net (fo=3, routed)           0.819    31.280    cpu/L_reg/io_segment_OBUF[6]_inst_i_58_n_0
    SLICE_X44Y62         LUT3 (Prop_lut3_I1_O)        0.124    31.404 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           0.313    31.716    cpu/L_reg/M_decimal_renderer_digits[0]_0[3]
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.124    31.840 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.674    32.514    cpu/L_reg/M_decimal_renderer_digits[0]_0[2]
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.124    32.638 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.650    33.288    cpu/L_reg/M_seg_values[2]
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.124    33.412 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.965    34.377    cpu/L_reg/io_segment_OBUF[6]_inst_i_4_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I0_O)        0.152    34.529 f  cpu/L_reg/io_segment_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.803    35.332    cpu/word_seg/ctr/M_seg_seg[3]
    SLICE_X45Y59         LUT6 (Prop_lut6_I5_O)        0.326    35.658 r  cpu/word_seg/ctr/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.514    40.171    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    43.750 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.750    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.576ns  (logic 10.957ns (28.403%)  route 27.620ns (71.597%))
  Logic Levels:           35  (CARRY4=9 LUT2=6 LUT3=3 LUT4=2 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.553     5.137    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  cpu/L_reg/D_reg_q_reg[5][3]/Q
                         net (fo=16, routed)          1.397     6.990    cpu/L_reg/M_reg_count_min[3]
    SLICE_X41Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.114 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_160/O
                         net (fo=1, routed)           0.670     7.785    cpu/L_reg/io_segment_OBUF[6]_inst_i_160_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.909 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_93/O
                         net (fo=8, routed)           1.501     9.410    cpu/L_reg/io_segment_OBUF[6]_inst_i_93_n_0
    SLICE_X40Y62         LUT2 (Prop_lut2_I0_O)        0.124     9.534 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_196/O
                         net (fo=1, routed)           0.944    10.478    cpu/L_reg/io_segment_OBUF[6]_inst_i_196_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I3_O)        0.124    10.602 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_168/O
                         net (fo=3, routed)           1.091    11.694    cpu/L_reg/io_segment_OBUF[6]_inst_i_168_n_0
    SLICE_X37Y58         LUT2 (Prop_lut2_I0_O)        0.124    11.818 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.793    12.611    cpu/L_reg/io_segment_OBUF[6]_inst_i_119_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.996 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.996    cpu/L_reg/io_segment_OBUF[6]_inst_i_78_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.218 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_77/O[0]
                         net (fo=6, routed)           1.229    14.447    cpu/L_reg/decimal_renderer/L_48a70c8e_remainder0[7]
    SLICE_X36Y62         LUT3 (Prop_lut3_I2_O)        0.325    14.772 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_45/O
                         net (fo=7, routed)           0.990    15.762    cpu/L_reg/io_segment_OBUF[6]_inst_i_45_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.326    16.088 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_162/O
                         net (fo=1, routed)           0.667    16.755    cpu/L_reg/io_segment_OBUF[6]_inst_i_162_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.152    16.907 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_95/O
                         net (fo=7, routed)           0.975    17.882    cpu/L_reg/io_segment_OBUF[6]_inst_i_95_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.332    18.214 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_211/O
                         net (fo=2, routed)           0.627    18.842    cpu/L_reg/io_segment_OBUF[6]_inst_i_211_n_0
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.124    18.966 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_200/O
                         net (fo=3, routed)           0.995    19.960    cpu/L_reg/io_segment_OBUF[6]_inst_i_200_n_0
    SLICE_X37Y60         LUT2 (Prop_lut2_I1_O)        0.124    20.084 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_175/O
                         net (fo=1, routed)           0.812    20.897    cpu/L_reg/io_segment_OBUF[6]_inst_i_175_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.417 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.417    cpu/L_reg/io_segment_OBUF[6]_inst_i_138_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.534 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    21.534    cpu/L_reg/io_segment_OBUF[6]_inst_i_157_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.857 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_181/O[1]
                         net (fo=4, routed)           0.863    22.720    cpu/L_reg/io_segment_OBUF[6]_inst_i_181_n_6
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.306    23.026 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_156/O
                         net (fo=1, routed)           0.669    23.695    cpu/L_reg/io_segment_OBUF[6]_inst_i_156_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.819 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_89/O
                         net (fo=6, routed)           0.863    24.682    cpu/L_reg/io_segment_OBUF[6]_inst_i_89_n_0
    SLICE_X45Y59         LUT4 (Prop_lut4_I0_O)        0.118    24.800 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_60/O
                         net (fo=3, routed)           1.046    25.846    cpu/L_reg/io_segment_OBUF[6]_inst_i_60_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.326    26.172 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_75/O
                         net (fo=5, routed)           0.535    26.707    cpu/L_reg/io_segment_OBUF[6]_inst_i_75_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124    26.831 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_171/O
                         net (fo=3, routed)           0.820    27.651    cpu/L_reg/io_segment_OBUF[6]_inst_i_171_n_0
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.124    27.775 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.324    28.099    cpu/L_reg/io_segment_OBUF[6]_inst_i_131_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.484 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    28.484    cpu/L_reg/io_segment_OBUF[6]_inst_i_80_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.598 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    28.598    cpu/L_reg/io_segment_OBUF[6]_inst_i_88_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.712 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000    28.712    cpu/L_reg/io_segment_OBUF[6]_inst_i_87_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.934 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_139/O[0]
                         net (fo=1, routed)           0.821    29.755    cpu/L_reg/io_segment_OBUF[6]_inst_i_139_n_7
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.299    30.054 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_86/O
                         net (fo=1, routed)           0.282    30.336    cpu/L_reg/io_segment_OBUF[6]_inst_i_86_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.460 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_58/O
                         net (fo=3, routed)           0.819    31.280    cpu/L_reg/io_segment_OBUF[6]_inst_i_58_n_0
    SLICE_X44Y62         LUT3 (Prop_lut3_I1_O)        0.124    31.404 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           0.313    31.716    cpu/L_reg/M_decimal_renderer_digits[0]_0[3]
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.124    31.840 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.674    32.514    cpu/L_reg/M_decimal_renderer_digits[0]_0[2]
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.124    32.638 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.650    33.288    cpu/L_reg/M_seg_values[2]
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.124    33.412 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.964    34.376    cpu/L_reg/io_segment_OBUF[6]_inst_i_4_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I2_O)        0.152    34.528 f  cpu/L_reg/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.313    35.841    cpu/word_seg/ctr/M_seg_seg[5]
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.332    36.173 r  cpu/word_seg/ctr/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.970    40.143    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    43.713 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    43.713    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.540ns  (logic 10.840ns (28.127%)  route 27.700ns (71.873%))
  Logic Levels:           34  (CARRY4=9 LUT2=5 LUT3=3 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.553     5.137    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  cpu/L_reg/D_reg_q_reg[5][3]/Q
                         net (fo=16, routed)          1.397     6.990    cpu/L_reg/M_reg_count_min[3]
    SLICE_X41Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.114 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_160/O
                         net (fo=1, routed)           0.670     7.785    cpu/L_reg/io_segment_OBUF[6]_inst_i_160_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.909 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_93/O
                         net (fo=8, routed)           1.501     9.410    cpu/L_reg/io_segment_OBUF[6]_inst_i_93_n_0
    SLICE_X40Y62         LUT2 (Prop_lut2_I0_O)        0.124     9.534 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_196/O
                         net (fo=1, routed)           0.944    10.478    cpu/L_reg/io_segment_OBUF[6]_inst_i_196_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I3_O)        0.124    10.602 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_168/O
                         net (fo=3, routed)           1.091    11.694    cpu/L_reg/io_segment_OBUF[6]_inst_i_168_n_0
    SLICE_X37Y58         LUT2 (Prop_lut2_I0_O)        0.124    11.818 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.793    12.611    cpu/L_reg/io_segment_OBUF[6]_inst_i_119_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.996 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.996    cpu/L_reg/io_segment_OBUF[6]_inst_i_78_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.218 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_77/O[0]
                         net (fo=6, routed)           1.229    14.447    cpu/L_reg/decimal_renderer/L_48a70c8e_remainder0[7]
    SLICE_X36Y62         LUT3 (Prop_lut3_I2_O)        0.325    14.772 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_45/O
                         net (fo=7, routed)           0.990    15.762    cpu/L_reg/io_segment_OBUF[6]_inst_i_45_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.326    16.088 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_162/O
                         net (fo=1, routed)           0.667    16.755    cpu/L_reg/io_segment_OBUF[6]_inst_i_162_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.152    16.907 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_95/O
                         net (fo=7, routed)           0.975    17.882    cpu/L_reg/io_segment_OBUF[6]_inst_i_95_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.332    18.214 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_211/O
                         net (fo=2, routed)           0.627    18.842    cpu/L_reg/io_segment_OBUF[6]_inst_i_211_n_0
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.124    18.966 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_200/O
                         net (fo=3, routed)           0.995    19.960    cpu/L_reg/io_segment_OBUF[6]_inst_i_200_n_0
    SLICE_X37Y60         LUT2 (Prop_lut2_I1_O)        0.124    20.084 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_175/O
                         net (fo=1, routed)           0.812    20.897    cpu/L_reg/io_segment_OBUF[6]_inst_i_175_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.417 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.417    cpu/L_reg/io_segment_OBUF[6]_inst_i_138_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.534 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    21.534    cpu/L_reg/io_segment_OBUF[6]_inst_i_157_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.857 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_181/O[1]
                         net (fo=4, routed)           0.863    22.720    cpu/L_reg/io_segment_OBUF[6]_inst_i_181_n_6
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.306    23.026 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_156/O
                         net (fo=1, routed)           0.669    23.695    cpu/L_reg/io_segment_OBUF[6]_inst_i_156_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.819 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_89/O
                         net (fo=6, routed)           0.863    24.682    cpu/L_reg/io_segment_OBUF[6]_inst_i_89_n_0
    SLICE_X45Y59         LUT4 (Prop_lut4_I0_O)        0.118    24.800 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_60/O
                         net (fo=3, routed)           1.046    25.846    cpu/L_reg/io_segment_OBUF[6]_inst_i_60_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.326    26.172 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_75/O
                         net (fo=5, routed)           0.535    26.707    cpu/L_reg/io_segment_OBUF[6]_inst_i_75_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124    26.831 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_171/O
                         net (fo=3, routed)           0.820    27.651    cpu/L_reg/io_segment_OBUF[6]_inst_i_171_n_0
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.124    27.775 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.324    28.099    cpu/L_reg/io_segment_OBUF[6]_inst_i_131_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.484 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    28.484    cpu/L_reg/io_segment_OBUF[6]_inst_i_80_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.598 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    28.598    cpu/L_reg/io_segment_OBUF[6]_inst_i_88_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.712 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000    28.712    cpu/L_reg/io_segment_OBUF[6]_inst_i_87_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.934 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_139/O[0]
                         net (fo=1, routed)           0.821    29.755    cpu/L_reg/io_segment_OBUF[6]_inst_i_139_n_7
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.299    30.054 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_86/O
                         net (fo=1, routed)           0.282    30.336    cpu/L_reg/io_segment_OBUF[6]_inst_i_86_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.460 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_58/O
                         net (fo=3, routed)           0.819    31.280    cpu/L_reg/io_segment_OBUF[6]_inst_i_58_n_0
    SLICE_X44Y62         LUT3 (Prop_lut3_I1_O)        0.124    31.404 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           1.152    32.555    cpu/L_reg/M_decimal_renderer_digits[0]_0[3]
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124    32.679 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.774    33.453    cpu/L_reg/M_seg_values[3]
    SLICE_X45Y61         LUT5 (Prop_lut5_I3_O)        0.124    33.577 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.008    34.585    cpu/L_reg/io_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y60         LUT4 (Prop_lut4_I2_O)        0.150    34.735 f  cpu/L_reg/io_segment_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.825    35.560    cpu/word_seg/ctr/M_seg_seg[1]
    SLICE_X46Y59         LUT6 (Prop_lut6_I5_O)        0.348    35.908 r  cpu/word_seg/ctr/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.205    40.113    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    43.677 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.677    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.510ns  (logic 10.729ns (27.859%)  route 27.782ns (72.141%))
  Logic Levels:           35  (CARRY4=9 LUT2=6 LUT3=3 LUT4=2 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.553     5.137    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  cpu/L_reg/D_reg_q_reg[5][3]/Q
                         net (fo=16, routed)          1.397     6.990    cpu/L_reg/M_reg_count_min[3]
    SLICE_X41Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.114 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_160/O
                         net (fo=1, routed)           0.670     7.785    cpu/L_reg/io_segment_OBUF[6]_inst_i_160_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.909 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_93/O
                         net (fo=8, routed)           1.501     9.410    cpu/L_reg/io_segment_OBUF[6]_inst_i_93_n_0
    SLICE_X40Y62         LUT2 (Prop_lut2_I0_O)        0.124     9.534 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_196/O
                         net (fo=1, routed)           0.944    10.478    cpu/L_reg/io_segment_OBUF[6]_inst_i_196_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I3_O)        0.124    10.602 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_168/O
                         net (fo=3, routed)           1.091    11.694    cpu/L_reg/io_segment_OBUF[6]_inst_i_168_n_0
    SLICE_X37Y58         LUT2 (Prop_lut2_I0_O)        0.124    11.818 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.793    12.611    cpu/L_reg/io_segment_OBUF[6]_inst_i_119_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.996 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.996    cpu/L_reg/io_segment_OBUF[6]_inst_i_78_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.218 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_77/O[0]
                         net (fo=6, routed)           1.229    14.447    cpu/L_reg/decimal_renderer/L_48a70c8e_remainder0[7]
    SLICE_X36Y62         LUT3 (Prop_lut3_I2_O)        0.325    14.772 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_45/O
                         net (fo=7, routed)           0.990    15.762    cpu/L_reg/io_segment_OBUF[6]_inst_i_45_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.326    16.088 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_162/O
                         net (fo=1, routed)           0.667    16.755    cpu/L_reg/io_segment_OBUF[6]_inst_i_162_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.152    16.907 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_95/O
                         net (fo=7, routed)           0.975    17.882    cpu/L_reg/io_segment_OBUF[6]_inst_i_95_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.332    18.214 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_211/O
                         net (fo=2, routed)           0.627    18.842    cpu/L_reg/io_segment_OBUF[6]_inst_i_211_n_0
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.124    18.966 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_200/O
                         net (fo=3, routed)           0.995    19.960    cpu/L_reg/io_segment_OBUF[6]_inst_i_200_n_0
    SLICE_X37Y60         LUT2 (Prop_lut2_I1_O)        0.124    20.084 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_175/O
                         net (fo=1, routed)           0.812    20.897    cpu/L_reg/io_segment_OBUF[6]_inst_i_175_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.417 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.417    cpu/L_reg/io_segment_OBUF[6]_inst_i_138_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.534 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    21.534    cpu/L_reg/io_segment_OBUF[6]_inst_i_157_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.857 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_181/O[1]
                         net (fo=4, routed)           0.863    22.720    cpu/L_reg/io_segment_OBUF[6]_inst_i_181_n_6
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.306    23.026 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_156/O
                         net (fo=1, routed)           0.669    23.695    cpu/L_reg/io_segment_OBUF[6]_inst_i_156_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.819 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_89/O
                         net (fo=6, routed)           0.863    24.682    cpu/L_reg/io_segment_OBUF[6]_inst_i_89_n_0
    SLICE_X45Y59         LUT4 (Prop_lut4_I0_O)        0.118    24.800 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_60/O
                         net (fo=3, routed)           1.046    25.846    cpu/L_reg/io_segment_OBUF[6]_inst_i_60_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.326    26.172 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_75/O
                         net (fo=5, routed)           0.535    26.707    cpu/L_reg/io_segment_OBUF[6]_inst_i_75_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124    26.831 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_171/O
                         net (fo=3, routed)           0.820    27.651    cpu/L_reg/io_segment_OBUF[6]_inst_i_171_n_0
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.124    27.775 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.324    28.099    cpu/L_reg/io_segment_OBUF[6]_inst_i_131_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.484 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    28.484    cpu/L_reg/io_segment_OBUF[6]_inst_i_80_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.598 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    28.598    cpu/L_reg/io_segment_OBUF[6]_inst_i_88_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.712 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000    28.712    cpu/L_reg/io_segment_OBUF[6]_inst_i_87_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.934 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_139/O[0]
                         net (fo=1, routed)           0.821    29.755    cpu/L_reg/io_segment_OBUF[6]_inst_i_139_n_7
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.299    30.054 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_86/O
                         net (fo=1, routed)           0.282    30.336    cpu/L_reg/io_segment_OBUF[6]_inst_i_86_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.460 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_58/O
                         net (fo=3, routed)           0.819    31.280    cpu/L_reg/io_segment_OBUF[6]_inst_i_58_n_0
    SLICE_X44Y62         LUT3 (Prop_lut3_I1_O)        0.124    31.404 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           0.313    31.716    cpu/L_reg/M_decimal_renderer_digits[0]_0[3]
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.124    31.840 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.674    32.514    cpu/L_reg/M_decimal_renderer_digits[0]_0[2]
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.124    32.638 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.650    33.288    cpu/L_reg/M_seg_values[2]
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.124    33.412 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.964    34.376    cpu/L_reg/io_segment_OBUF[6]_inst_i_4_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I0_O)        0.124    34.500 f  cpu/L_reg/io_segment_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.154    35.654    cpu/word_seg/ctr/M_seg_seg[4]
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.124    35.778 r  cpu/word_seg/ctr/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.291    40.069    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    43.647 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    43.647    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.205ns  (logic 10.594ns (27.729%)  route 27.611ns (72.271%))
  Logic Levels:           34  (CARRY4=9 LUT2=5 LUT3=3 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.553     5.137    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  cpu/L_reg/D_reg_q_reg[5][3]/Q
                         net (fo=16, routed)          1.397     6.990    cpu/L_reg/M_reg_count_min[3]
    SLICE_X41Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.114 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_160/O
                         net (fo=1, routed)           0.670     7.785    cpu/L_reg/io_segment_OBUF[6]_inst_i_160_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.909 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_93/O
                         net (fo=8, routed)           1.501     9.410    cpu/L_reg/io_segment_OBUF[6]_inst_i_93_n_0
    SLICE_X40Y62         LUT2 (Prop_lut2_I0_O)        0.124     9.534 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_196/O
                         net (fo=1, routed)           0.944    10.478    cpu/L_reg/io_segment_OBUF[6]_inst_i_196_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I3_O)        0.124    10.602 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_168/O
                         net (fo=3, routed)           1.091    11.694    cpu/L_reg/io_segment_OBUF[6]_inst_i_168_n_0
    SLICE_X37Y58         LUT2 (Prop_lut2_I0_O)        0.124    11.818 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.793    12.611    cpu/L_reg/io_segment_OBUF[6]_inst_i_119_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.996 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.996    cpu/L_reg/io_segment_OBUF[6]_inst_i_78_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.218 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_77/O[0]
                         net (fo=6, routed)           1.229    14.447    cpu/L_reg/decimal_renderer/L_48a70c8e_remainder0[7]
    SLICE_X36Y62         LUT3 (Prop_lut3_I2_O)        0.325    14.772 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_45/O
                         net (fo=7, routed)           0.990    15.762    cpu/L_reg/io_segment_OBUF[6]_inst_i_45_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.326    16.088 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_162/O
                         net (fo=1, routed)           0.667    16.755    cpu/L_reg/io_segment_OBUF[6]_inst_i_162_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.152    16.907 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_95/O
                         net (fo=7, routed)           0.975    17.882    cpu/L_reg/io_segment_OBUF[6]_inst_i_95_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.332    18.214 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_211/O
                         net (fo=2, routed)           0.627    18.842    cpu/L_reg/io_segment_OBUF[6]_inst_i_211_n_0
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.124    18.966 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_200/O
                         net (fo=3, routed)           0.995    19.960    cpu/L_reg/io_segment_OBUF[6]_inst_i_200_n_0
    SLICE_X37Y60         LUT2 (Prop_lut2_I1_O)        0.124    20.084 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_175/O
                         net (fo=1, routed)           0.812    20.897    cpu/L_reg/io_segment_OBUF[6]_inst_i_175_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.417 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.417    cpu/L_reg/io_segment_OBUF[6]_inst_i_138_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.534 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    21.534    cpu/L_reg/io_segment_OBUF[6]_inst_i_157_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.857 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_181/O[1]
                         net (fo=4, routed)           0.863    22.720    cpu/L_reg/io_segment_OBUF[6]_inst_i_181_n_6
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.306    23.026 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_156/O
                         net (fo=1, routed)           0.669    23.695    cpu/L_reg/io_segment_OBUF[6]_inst_i_156_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.819 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_89/O
                         net (fo=6, routed)           0.863    24.682    cpu/L_reg/io_segment_OBUF[6]_inst_i_89_n_0
    SLICE_X45Y59         LUT4 (Prop_lut4_I0_O)        0.118    24.800 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_60/O
                         net (fo=3, routed)           1.046    25.846    cpu/L_reg/io_segment_OBUF[6]_inst_i_60_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.326    26.172 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_75/O
                         net (fo=5, routed)           0.535    26.707    cpu/L_reg/io_segment_OBUF[6]_inst_i_75_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124    26.831 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_171/O
                         net (fo=3, routed)           0.820    27.651    cpu/L_reg/io_segment_OBUF[6]_inst_i_171_n_0
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.124    27.775 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.324    28.099    cpu/L_reg/io_segment_OBUF[6]_inst_i_131_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.484 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    28.484    cpu/L_reg/io_segment_OBUF[6]_inst_i_80_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.598 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    28.598    cpu/L_reg/io_segment_OBUF[6]_inst_i_88_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.712 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000    28.712    cpu/L_reg/io_segment_OBUF[6]_inst_i_87_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.934 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_139/O[0]
                         net (fo=1, routed)           0.821    29.755    cpu/L_reg/io_segment_OBUF[6]_inst_i_139_n_7
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.299    30.054 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_86/O
                         net (fo=1, routed)           0.282    30.336    cpu/L_reg/io_segment_OBUF[6]_inst_i_86_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.460 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_58/O
                         net (fo=3, routed)           0.819    31.280    cpu/L_reg/io_segment_OBUF[6]_inst_i_58_n_0
    SLICE_X44Y62         LUT3 (Prop_lut3_I1_O)        0.124    31.404 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           1.152    32.555    cpu/L_reg/M_decimal_renderer_digits[0]_0[3]
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124    32.679 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.774    33.453    cpu/L_reg/M_seg_values[3]
    SLICE_X45Y61         LUT5 (Prop_lut5_I3_O)        0.124    33.577 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.008    34.585    cpu/L_reg/io_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y60         LUT4 (Prop_lut4_I3_O)        0.124    34.709 f  cpu/L_reg/io_segment_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.434    35.143    cpu/word_seg/ctr/M_seg_seg[0]
    SLICE_X45Y59         LUT6 (Prop_lut6_I5_O)        0.124    35.267 r  cpu/word_seg/ctr/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.507    39.774    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    43.342 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.342    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.973ns  (logic 10.718ns (28.225%)  route 27.256ns (71.775%))
  Logic Levels:           35  (CARRY4=9 LUT2=6 LUT3=3 LUT4=2 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.553     5.137    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  cpu/L_reg/D_reg_q_reg[5][3]/Q
                         net (fo=16, routed)          1.397     6.990    cpu/L_reg/M_reg_count_min[3]
    SLICE_X41Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.114 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_160/O
                         net (fo=1, routed)           0.670     7.785    cpu/L_reg/io_segment_OBUF[6]_inst_i_160_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.909 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_93/O
                         net (fo=8, routed)           1.501     9.410    cpu/L_reg/io_segment_OBUF[6]_inst_i_93_n_0
    SLICE_X40Y62         LUT2 (Prop_lut2_I0_O)        0.124     9.534 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_196/O
                         net (fo=1, routed)           0.944    10.478    cpu/L_reg/io_segment_OBUF[6]_inst_i_196_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I3_O)        0.124    10.602 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_168/O
                         net (fo=3, routed)           1.091    11.694    cpu/L_reg/io_segment_OBUF[6]_inst_i_168_n_0
    SLICE_X37Y58         LUT2 (Prop_lut2_I0_O)        0.124    11.818 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.793    12.611    cpu/L_reg/io_segment_OBUF[6]_inst_i_119_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.996 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.996    cpu/L_reg/io_segment_OBUF[6]_inst_i_78_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.218 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_77/O[0]
                         net (fo=6, routed)           1.229    14.447    cpu/L_reg/decimal_renderer/L_48a70c8e_remainder0[7]
    SLICE_X36Y62         LUT3 (Prop_lut3_I2_O)        0.325    14.772 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_45/O
                         net (fo=7, routed)           0.990    15.762    cpu/L_reg/io_segment_OBUF[6]_inst_i_45_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.326    16.088 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_162/O
                         net (fo=1, routed)           0.667    16.755    cpu/L_reg/io_segment_OBUF[6]_inst_i_162_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.152    16.907 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_95/O
                         net (fo=7, routed)           0.975    17.882    cpu/L_reg/io_segment_OBUF[6]_inst_i_95_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.332    18.214 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_211/O
                         net (fo=2, routed)           0.627    18.842    cpu/L_reg/io_segment_OBUF[6]_inst_i_211_n_0
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.124    18.966 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_200/O
                         net (fo=3, routed)           0.995    19.960    cpu/L_reg/io_segment_OBUF[6]_inst_i_200_n_0
    SLICE_X37Y60         LUT2 (Prop_lut2_I1_O)        0.124    20.084 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_175/O
                         net (fo=1, routed)           0.812    20.897    cpu/L_reg/io_segment_OBUF[6]_inst_i_175_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.417 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.417    cpu/L_reg/io_segment_OBUF[6]_inst_i_138_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.534 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    21.534    cpu/L_reg/io_segment_OBUF[6]_inst_i_157_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.857 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_181/O[1]
                         net (fo=4, routed)           0.863    22.720    cpu/L_reg/io_segment_OBUF[6]_inst_i_181_n_6
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.306    23.026 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_156/O
                         net (fo=1, routed)           0.669    23.695    cpu/L_reg/io_segment_OBUF[6]_inst_i_156_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.819 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_89/O
                         net (fo=6, routed)           0.863    24.682    cpu/L_reg/io_segment_OBUF[6]_inst_i_89_n_0
    SLICE_X45Y59         LUT4 (Prop_lut4_I0_O)        0.118    24.800 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_60/O
                         net (fo=3, routed)           1.046    25.846    cpu/L_reg/io_segment_OBUF[6]_inst_i_60_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.326    26.172 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_75/O
                         net (fo=5, routed)           0.535    26.707    cpu/L_reg/io_segment_OBUF[6]_inst_i_75_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124    26.831 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_171/O
                         net (fo=3, routed)           0.820    27.651    cpu/L_reg/io_segment_OBUF[6]_inst_i_171_n_0
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.124    27.775 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.324    28.099    cpu/L_reg/io_segment_OBUF[6]_inst_i_131_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.484 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    28.484    cpu/L_reg/io_segment_OBUF[6]_inst_i_80_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.598 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    28.598    cpu/L_reg/io_segment_OBUF[6]_inst_i_88_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.712 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000    28.712    cpu/L_reg/io_segment_OBUF[6]_inst_i_87_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.934 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_139/O[0]
                         net (fo=1, routed)           0.821    29.755    cpu/L_reg/io_segment_OBUF[6]_inst_i_139_n_7
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.299    30.054 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_86/O
                         net (fo=1, routed)           0.282    30.336    cpu/L_reg/io_segment_OBUF[6]_inst_i_86_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.460 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_58/O
                         net (fo=3, routed)           0.819    31.280    cpu/L_reg/io_segment_OBUF[6]_inst_i_58_n_0
    SLICE_X44Y62         LUT3 (Prop_lut3_I1_O)        0.124    31.404 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           0.313    31.716    cpu/L_reg/M_decimal_renderer_digits[0]_0[3]
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.124    31.840 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.674    32.514    cpu/L_reg/M_decimal_renderer_digits[0]_0[2]
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.124    32.638 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.650    33.288    cpu/L_reg/M_seg_values[2]
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.124    33.412 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.965    34.377    cpu/L_reg/io_segment_OBUF[6]_inst_i_4_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.124    34.501 f  cpu/L_reg/io_segment_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.594    35.095    cpu/word_seg/ctr/M_seg_seg[2]
    SLICE_X45Y59         LUT6 (Prop_lut6_I5_O)        0.124    35.219 r  cpu/word_seg/ctr/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.324    39.543    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    43.110 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    43.110    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.965ns  (logic 10.595ns (27.906%)  route 27.371ns (72.094%))
  Logic Levels:           34  (CARRY4=9 LUT2=5 LUT3=3 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.553     5.137    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  cpu/L_reg/D_reg_q_reg[5][3]/Q
                         net (fo=16, routed)          1.397     6.990    cpu/L_reg/M_reg_count_min[3]
    SLICE_X41Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.114 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_160/O
                         net (fo=1, routed)           0.670     7.785    cpu/L_reg/io_segment_OBUF[6]_inst_i_160_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.909 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_93/O
                         net (fo=8, routed)           1.501     9.410    cpu/L_reg/io_segment_OBUF[6]_inst_i_93_n_0
    SLICE_X40Y62         LUT2 (Prop_lut2_I0_O)        0.124     9.534 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_196/O
                         net (fo=1, routed)           0.944    10.478    cpu/L_reg/io_segment_OBUF[6]_inst_i_196_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I3_O)        0.124    10.602 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_168/O
                         net (fo=3, routed)           1.091    11.694    cpu/L_reg/io_segment_OBUF[6]_inst_i_168_n_0
    SLICE_X37Y58         LUT2 (Prop_lut2_I0_O)        0.124    11.818 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.793    12.611    cpu/L_reg/io_segment_OBUF[6]_inst_i_119_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.996 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.996    cpu/L_reg/io_segment_OBUF[6]_inst_i_78_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.218 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_77/O[0]
                         net (fo=6, routed)           1.229    14.447    cpu/L_reg/decimal_renderer/L_48a70c8e_remainder0[7]
    SLICE_X36Y62         LUT3 (Prop_lut3_I2_O)        0.325    14.772 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_45/O
                         net (fo=7, routed)           0.990    15.762    cpu/L_reg/io_segment_OBUF[6]_inst_i_45_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.326    16.088 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_162/O
                         net (fo=1, routed)           0.667    16.755    cpu/L_reg/io_segment_OBUF[6]_inst_i_162_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.152    16.907 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_95/O
                         net (fo=7, routed)           0.975    17.882    cpu/L_reg/io_segment_OBUF[6]_inst_i_95_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.332    18.214 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_211/O
                         net (fo=2, routed)           0.627    18.842    cpu/L_reg/io_segment_OBUF[6]_inst_i_211_n_0
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.124    18.966 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_200/O
                         net (fo=3, routed)           0.995    19.960    cpu/L_reg/io_segment_OBUF[6]_inst_i_200_n_0
    SLICE_X37Y60         LUT2 (Prop_lut2_I1_O)        0.124    20.084 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_175/O
                         net (fo=1, routed)           0.812    20.897    cpu/L_reg/io_segment_OBUF[6]_inst_i_175_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.417 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.417    cpu/L_reg/io_segment_OBUF[6]_inst_i_138_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.534 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    21.534    cpu/L_reg/io_segment_OBUF[6]_inst_i_157_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.857 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_181/O[1]
                         net (fo=4, routed)           0.863    22.720    cpu/L_reg/io_segment_OBUF[6]_inst_i_181_n_6
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.306    23.026 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_156/O
                         net (fo=1, routed)           0.669    23.695    cpu/L_reg/io_segment_OBUF[6]_inst_i_156_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.819 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_89/O
                         net (fo=6, routed)           0.863    24.682    cpu/L_reg/io_segment_OBUF[6]_inst_i_89_n_0
    SLICE_X45Y59         LUT4 (Prop_lut4_I0_O)        0.118    24.800 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_60/O
                         net (fo=3, routed)           1.046    25.846    cpu/L_reg/io_segment_OBUF[6]_inst_i_60_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.326    26.172 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_75/O
                         net (fo=5, routed)           0.535    26.707    cpu/L_reg/io_segment_OBUF[6]_inst_i_75_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124    26.831 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_171/O
                         net (fo=3, routed)           0.820    27.651    cpu/L_reg/io_segment_OBUF[6]_inst_i_171_n_0
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.124    27.775 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.324    28.099    cpu/L_reg/io_segment_OBUF[6]_inst_i_131_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.484 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    28.484    cpu/L_reg/io_segment_OBUF[6]_inst_i_80_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.598 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    28.598    cpu/L_reg/io_segment_OBUF[6]_inst_i_88_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.712 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000    28.712    cpu/L_reg/io_segment_OBUF[6]_inst_i_87_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.934 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_139/O[0]
                         net (fo=1, routed)           0.821    29.755    cpu/L_reg/io_segment_OBUF[6]_inst_i_139_n_7
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.299    30.054 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_86/O
                         net (fo=1, routed)           0.282    30.336    cpu/L_reg/io_segment_OBUF[6]_inst_i_86_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.460 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_58/O
                         net (fo=3, routed)           0.819    31.280    cpu/L_reg/io_segment_OBUF[6]_inst_i_58_n_0
    SLICE_X44Y62         LUT3 (Prop_lut3_I1_O)        0.124    31.404 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           1.152    32.555    cpu/L_reg/M_decimal_renderer_digits[0]_0[3]
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124    32.679 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.774    33.453    cpu/L_reg/M_seg_values[3]
    SLICE_X45Y61         LUT5 (Prop_lut5_I3_O)        0.124    33.577 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.817    34.393    cpu/L_reg/io_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y60         LUT4 (Prop_lut4_I1_O)        0.124    34.517 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.436    34.953    cpu/word_seg/ctr/M_seg_seg[6]
    SLICE_X46Y59         LUT6 (Prop_lut6_I5_O)        0.124    35.077 r  cpu/word_seg/ctr/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.456    39.534    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    43.102 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    43.102    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/FSM_sequential_D_state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.711ns  (logic 4.408ns (41.152%)  route 6.303ns (58.848%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.553     5.137    cpu/clk_IBUF_BUFG
    SLICE_X47Y59         FDRE                                         r  cpu/FSM_sequential_D_state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.419     5.556 f  cpu/FSM_sequential_D_state_q_reg[3]/Q
                         net (fo=57, routed)          1.556     7.112    cpu/word_seg/ctr/Q[3]
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.299     7.411 r  cpu/word_seg/ctr/seg_selector_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.658     8.069    cpu/word_seg/ctr/seg_selector_OBUF[3]_inst_i_2_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.193 r  cpu/word_seg/ctr/seg_selector_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.089    12.282    seg_selector_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.566    15.848 r  seg_selector_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.848    seg_selector[3]
    P9                                                                r  seg_selector[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/FSM_sequential_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.476ns  (logic 4.270ns (40.759%)  route 6.206ns (59.241%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.553     5.137    cpu/clk_IBUF_BUFG
    SLICE_X47Y60         FDRE                                         r  cpu/FSM_sequential_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  cpu/FSM_sequential_D_state_q_reg[0]/Q
                         net (fo=65, routed)          1.664     7.257    cpu/word_seg/ctr/Q[0]
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.124     7.381 r  cpu/word_seg/ctr/seg_selector_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.494     7.875    cpu/word_seg/ctr/seg_selector_OBUF[2]_inst_i_2_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.999 r  cpu/word_seg/ctr/seg_selector_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.048    12.047    seg_selector_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         3.566    15.613 r  seg_selector_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.613    seg_selector[2]
    N9                                                                r  seg_selector[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/word_seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.251ns  (logic 4.286ns (41.808%)  route 5.965ns (58.192%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.553     5.137    cpu/word_seg/ctr/clk_IBUF_BUFG
    SLICE_X41Y57         FDRE                                         r  cpu/word_seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  cpu/word_seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=6, routed)           0.971     6.564    cpu/word_seg/ctr/M_ctr_value[1]
    SLICE_X43Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.688 f  cpu/word_seg/ctr/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.898     7.586    cpu/word_seg/ctr/M_word_seg_sel[0]
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.710 r  cpu/word_seg/ctr/seg_selector_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.096    11.806    seg_selector_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         3.582    15.388 r  seg_selector_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.388    seg_selector[0]
    P8                                                                r  seg_selector[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.401ns (70.348%)  route 0.591ns (29.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.591     1.535    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  cpu/L_reg/D_reg_q_reg[4][5]_lopt_replica/Q
                         net (fo=1, routed)           0.591     2.289    lopt_16
    N1                   OBUF (Prop_obuf_I_O)         1.237     3.527 r  led_grid_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.527    led_grid[5]
    N1                                                                r  led_grid[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.394ns (69.358%)  route 0.616ns (30.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.591     1.535    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  cpu/L_reg/D_reg_q_reg[4][9]_lopt_replica/Q
                         net (fo=1, routed)           0.616     2.315    lopt_20
    P3                   OBUF (Prop_obuf_I_O)         1.230     3.544 r  led_grid_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.544    led_grid[9]
    P3                                                                r  led_grid[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.371ns (67.052%)  route 0.673ns (32.948%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.591     1.535    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  cpu/L_reg/D_reg_q_reg[4][8]_lopt_replica/Q
                         net (fo=1, routed)           0.673     2.372    lopt_19
    N4                   OBUF (Prop_obuf_I_O)         1.207     3.579 r  led_grid_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.579    led_grid[8]
    N4                                                                r  led_grid[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.399ns (68.232%)  route 0.651ns (31.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.591     1.535    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  cpu/L_reg/D_reg_q_reg[4][1]_lopt_replica/Q
                         net (fo=1, routed)           0.651     2.350    lopt_12
    P1                   OBUF (Prop_obuf_I_O)         1.235     3.585 r  led_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.585    led_grid[1]
    P1                                                                r  led_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.410ns (68.062%)  route 0.662ns (31.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.592     1.536    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  cpu/L_reg/D_reg_q_reg[4][4]_lopt_replica/Q
                         net (fo=1, routed)           0.662     2.361    lopt_15
    R3                   OBUF (Prop_obuf_I_O)         1.246     3.607 r  led_grid_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.607    led_grid[4]
    R3                                                                r  led_grid[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.388ns (66.694%)  route 0.693ns (33.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.591     1.535    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica/Q
                         net (fo=1, routed)           0.693     2.369    lopt_5
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.616 r  led_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.616    led_grid[0]
    T2                                                                r  led_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[1][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.387ns (65.563%)  route 0.729ns (34.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.586     1.530    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X63Y68         FDRE                                         r  cpu/L_reg/D_reg_q_reg[1][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  cpu/L_reg/D_reg_q_reg[1][0]_lopt_replica/Q
                         net (fo=1, routed)           0.729     2.400    lopt_4
    B6                   OBUF (Prop_obuf_I_O)         1.246     3.646 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.646    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/button_map/D_state_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.365ns (60.536%)  route 0.890ns (39.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.562     1.506    cpu/button_map/clk_IBUF_BUFG
    SLICE_X44Y56         FDRE                                         r  cpu/button_map/D_state_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  cpu/button_map/D_state_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.890     2.536    lopt
    G5                   OBUF (Prop_obuf_I_O)         1.224     3.760 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.760    col[0]
    G5                                                                r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.366ns (58.610%)  route 0.965ns (41.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.561     1.505    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  cpu/L_reg/D_reg_q_reg[4][13]_lopt_replica/Q
                         net (fo=1, routed)           0.965     2.610    lopt_9
    P4                   OBUF (Prop_obuf_I_O)         1.225     3.835 r  led_grid_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.835    led_grid[13]
    P4                                                                r  led_grid[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.359ns (58.241%)  route 0.974ns (41.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.561     1.505    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X48Y62         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  cpu/L_reg/D_reg_q_reg[4][12]_lopt_replica/Q
                         net (fo=1, routed)           0.974     2.620    lopt_8
    P5                   OBUF (Prop_obuf_I_O)         1.218     3.838 r  led_grid_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.838    led_grid[12]
    P5                                                                r  led_grid[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.040ns  (logic 1.634ns (27.050%)  route 4.406ns (72.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.642     5.152    reset_cond/rst_n_IBUF
    SLICE_X40Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.764     6.040    reset_cond/M_reset_cond_in
    SLICE_X43Y54         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.437     4.841    reset_cond/CLK
    SLICE_X43Y54         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.040ns  (logic 1.634ns (27.050%)  route 4.406ns (72.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.642     5.152    reset_cond/rst_n_IBUF
    SLICE_X40Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.764     6.040    reset_cond/M_reset_cond_in
    SLICE_X43Y54         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.437     4.841    reset_cond/CLK
    SLICE_X43Y54         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.040ns  (logic 1.634ns (27.050%)  route 4.406ns (72.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.642     5.152    reset_cond/rst_n_IBUF
    SLICE_X40Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.764     6.040    reset_cond/M_reset_cond_in
    SLICE_X43Y54         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.437     4.841    reset_cond/CLK
    SLICE_X43Y54         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.040ns  (logic 1.634ns (27.050%)  route 4.406ns (72.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.642     5.152    reset_cond/rst_n_IBUF
    SLICE_X40Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.764     6.040    reset_cond/M_reset_cond_in
    SLICE_X43Y54         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.437     4.841    reset_cond/CLK
    SLICE_X43Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.553ns  (logic 1.618ns (29.137%)  route 3.935ns (70.863%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           2.819     4.313    forLoop_idx_0_1247514980[0].io_button_cond_row/D[0]
    SLICE_X44Y55         LUT2 (Prop_lut2_I0_O)        0.124     4.437 r  forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q[0]_i_1__2/O
                         net (fo=23, routed)          1.117     5.553    forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q[0]_i_1__2_n_0
    SLICE_X45Y57         FDSE                                         r  forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.437     4.841    forLoop_idx_0_1247514980[0].io_button_cond_row/CLK
    SLICE_X45Y57         FDSE                                         r  forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q_reg[20]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.553ns  (logic 1.618ns (29.137%)  route 3.935ns (70.863%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           2.819     4.313    forLoop_idx_0_1247514980[0].io_button_cond_row/D[0]
    SLICE_X44Y55         LUT2 (Prop_lut2_I0_O)        0.124     4.437 r  forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q[0]_i_1__2/O
                         net (fo=23, routed)          1.117     5.553    forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q[0]_i_1__2_n_0
    SLICE_X45Y57         FDSE                                         r  forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.437     4.841    forLoop_idx_0_1247514980[0].io_button_cond_row/CLK
    SLICE_X45Y57         FDSE                                         r  forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q_reg[21]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.553ns  (logic 1.618ns (29.137%)  route 3.935ns (70.863%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           2.819     4.313    forLoop_idx_0_1247514980[0].io_button_cond_row/D[0]
    SLICE_X44Y55         LUT2 (Prop_lut2_I0_O)        0.124     4.437 r  forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q[0]_i_1__2/O
                         net (fo=23, routed)          1.117     5.553    forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q[0]_i_1__2_n_0
    SLICE_X45Y57         FDSE                                         r  forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.437     4.841    forLoop_idx_0_1247514980[0].io_button_cond_row/CLK
    SLICE_X45Y57         FDSE                                         r  forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q_reg[22]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 1.618ns (30.745%)  route 3.645ns (69.255%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           2.819     4.313    forLoop_idx_0_1247514980[0].io_button_cond_row/D[0]
    SLICE_X44Y55         LUT2 (Prop_lut2_I0_O)        0.124     4.437 r  forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q[0]_i_1__2/O
                         net (fo=23, routed)          0.826     5.263    forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q[0]_i_1__2_n_0
    SLICE_X45Y56         FDSE                                         r  forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.438     4.842    forLoop_idx_0_1247514980[0].io_button_cond_row/CLK
    SLICE_X45Y56         FDSE                                         r  forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q_reg[16]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 1.618ns (30.745%)  route 3.645ns (69.255%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           2.819     4.313    forLoop_idx_0_1247514980[0].io_button_cond_row/D[0]
    SLICE_X44Y55         LUT2 (Prop_lut2_I0_O)        0.124     4.437 r  forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q[0]_i_1__2/O
                         net (fo=23, routed)          0.826     5.263    forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q[0]_i_1__2_n_0
    SLICE_X45Y56         FDSE                                         r  forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.438     4.842    forLoop_idx_0_1247514980[0].io_button_cond_row/CLK
    SLICE_X45Y56         FDSE                                         r  forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q_reg[17]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 1.618ns (30.745%)  route 3.645ns (69.255%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           2.819     4.313    forLoop_idx_0_1247514980[0].io_button_cond_row/D[0]
    SLICE_X44Y55         LUT2 (Prop_lut2_I0_O)        0.124     4.437 r  forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q[0]_i_1__2/O
                         net (fo=23, routed)          0.826     5.263    forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q[0]_i_1__2_n_0
    SLICE_X45Y56         FDSE                                         r  forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.438     4.842    forLoop_idx_0_1247514980[0].io_button_cond_row/CLK
    SLICE_X45Y56         FDSE                                         r  forLoop_idx_0_1247514980[0].io_button_cond_row/D_ctr2_q_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_1247514980[3].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.266ns (28.430%)  route 0.670ns (71.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           0.670     0.936    forLoop_idx_0_1247514980[3].io_button_cond_row/sync/D[0]
    SLICE_X59Y59         FDRE                                         r  forLoop_idx_0_1247514980[3].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.860     2.050    forLoop_idx_0_1247514980[3].io_button_cond_row/sync/CLK
    SLICE_X59Y59         FDRE                                         r  forLoop_idx_0_1247514980[3].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            forLoop_idx_0_1247514980[2].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.257ns (24.394%)  route 0.797ns (75.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    E2                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  row_IBUF[2]_inst/O
                         net (fo=2, routed)           0.797     1.054    forLoop_idx_0_1247514980[2].io_button_cond_row/sync/D[0]
    SLICE_X54Y55         FDRE                                         r  forLoop_idx_0_1247514980[2].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.834     2.024    forLoop_idx_0_1247514980[2].io_button_cond_row/sync/CLK
    SLICE_X54Y55         FDRE                                         r  forLoop_idx_0_1247514980[2].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            forLoop_idx_0_73517793[0].io_button_cond_select/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.059ns  (logic 0.257ns (24.232%)  route 0.802ns (75.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.802     1.059    forLoop_idx_0_73517793[0].io_button_cond_select/sync/D[0]
    SLICE_X59Y59         FDRE                                         r  forLoop_idx_0_73517793[0].io_button_cond_select/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.860     2.050    forLoop_idx_0_73517793[0].io_button_cond_select/sync/CLK
    SLICE_X59Y59         FDRE                                         r  forLoop_idx_0_73517793[0].io_button_cond_select/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1463205335[0].io_button_cond_start/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.260ns (22.718%)  route 0.884ns (77.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.884     1.144    forLoop_idx_0_1463205335[0].io_button_cond_start/sync/D[0]
    SLICE_X56Y60         FDRE                                         r  forLoop_idx_0_1463205335[0].io_button_cond_start/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.832     2.022    forLoop_idx_0_1463205335[0].io_button_cond_start/sync/CLK
    SLICE_X56Y60         FDRE                                         r  forLoop_idx_0_1463205335[0].io_button_cond_start/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.444ns  (logic 0.311ns (21.552%)  route 1.133ns (78.448%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           0.889     1.156    forLoop_idx_0_1247514980[3].io_button_cond_row/D[0]
    SLICE_X51Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.201 r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q[0]_i_1/O
                         net (fo=23, routed)          0.243     1.444    forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q[0]_i_1_n_0
    SLICE_X52Y56         FDSE                                         r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.834     2.024    forLoop_idx_0_1247514980[3].io_button_cond_row/CLK
    SLICE_X52Y56         FDSE                                         r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q_reg[10]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.444ns  (logic 0.311ns (21.552%)  route 1.133ns (78.448%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           0.889     1.156    forLoop_idx_0_1247514980[3].io_button_cond_row/D[0]
    SLICE_X51Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.201 r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q[0]_i_1/O
                         net (fo=23, routed)          0.243     1.444    forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q[0]_i_1_n_0
    SLICE_X52Y56         FDSE                                         r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.834     2.024    forLoop_idx_0_1247514980[3].io_button_cond_row/CLK
    SLICE_X52Y56         FDSE                                         r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q_reg[11]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.444ns  (logic 0.311ns (21.552%)  route 1.133ns (78.448%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           0.889     1.156    forLoop_idx_0_1247514980[3].io_button_cond_row/D[0]
    SLICE_X51Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.201 r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q[0]_i_1/O
                         net (fo=23, routed)          0.243     1.444    forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q[0]_i_1_n_0
    SLICE_X52Y56         FDSE                                         r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.834     2.024    forLoop_idx_0_1247514980[3].io_button_cond_row/CLK
    SLICE_X52Y56         FDSE                                         r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q_reg[8]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.444ns  (logic 0.311ns (21.552%)  route 1.133ns (78.448%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           0.889     1.156    forLoop_idx_0_1247514980[3].io_button_cond_row/D[0]
    SLICE_X51Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.201 r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q[0]_i_1/O
                         net (fo=23, routed)          0.243     1.444    forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q[0]_i_1_n_0
    SLICE_X52Y56         FDSE                                         r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.834     2.024    forLoop_idx_0_1247514980[3].io_button_cond_row/CLK
    SLICE_X52Y56         FDSE                                         r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q_reg[9]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.311ns (21.479%)  route 1.137ns (78.521%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           0.889     1.156    forLoop_idx_0_1247514980[3].io_button_cond_row/D[0]
    SLICE_X51Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.201 r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q[0]_i_1/O
                         net (fo=23, routed)          0.248     1.449    forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q[0]_i_1_n_0
    SLICE_X52Y57         FDSE                                         r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.833     2.023    forLoop_idx_0_1247514980[3].io_button_cond_row/CLK
    SLICE_X52Y57         FDSE                                         r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q_reg[12]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.311ns (21.479%)  route 1.137ns (78.521%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           0.889     1.156    forLoop_idx_0_1247514980[3].io_button_cond_row/D[0]
    SLICE_X51Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.201 r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q[0]_i_1/O
                         net (fo=23, routed)          0.248     1.449    forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q[0]_i_1_n_0
    SLICE_X52Y57         FDSE                                         r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.833     2.023    forLoop_idx_0_1247514980[3].io_button_cond_row/CLK
    SLICE_X52Y57         FDSE                                         r  forLoop_idx_0_1247514980[3].io_button_cond_row/D_ctr2_q_reg[13]/C





