
WatchDog_Tutorial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000072c  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080008c4  080008c4  000108c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080008d4  080008d4  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  080008d4  080008d4  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080008d4  080008d4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080008d4  080008d4  000108d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080008d8  080008d8  000108d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  080008dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  080008e0  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  080008e0  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004207  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000ae4  00000000  00000000  0002423b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000130  00000000  00000000  00024d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000000d8  00000000  00000000  00024e50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001019a  00000000  00000000  00024f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000024bc  00000000  00000000  000350c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00056378  00000000  00000000  0003757e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0008d8f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000348  00000000  00000000  0008d94c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000004 	.word	0x20000004
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080008ac 	.word	0x080008ac

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000008 	.word	0x20000008
 80001d4:	080008ac 	.word	0x080008ac

080001d8 <Console_Init>:

#include "Console.h"


  void Console_Init(USART_TypeDef *port,int32_t baudrate)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b082      	sub	sp, #8
 80001dc:	af00      	add	r7, sp, #0
 80001de:	6078      	str	r0, [r7, #4]
 80001e0:	6039      	str	r1, [r7, #0]

	if(port == USART1)
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	4a4a      	ldr	r2, [pc, #296]	; (8000310 <Console_Init+0x138>)
 80001e6:	4293      	cmp	r3, r2
 80001e8:	d12e      	bne.n	8000248 <Console_Init+0x70>
	{
		RCC -> APB2ENR |= RCC_APB2ENR_USART1EN;
 80001ea:	4b4a      	ldr	r3, [pc, #296]	; (8000314 <Console_Init+0x13c>)
 80001ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80001ee:	4a49      	ldr	r2, [pc, #292]	; (8000314 <Console_Init+0x13c>)
 80001f0:	f043 0310 	orr.w	r3, r3, #16
 80001f4:	6453      	str	r3, [r2, #68]	; 0x44
		GPIO_Pin_Setup(GPIOA, 9, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, USART1_TX);
 80001f6:	2307      	movs	r3, #7
 80001f8:	228c      	movs	r2, #140	; 0x8c
 80001fa:	2109      	movs	r1, #9
 80001fc:	4846      	ldr	r0, [pc, #280]	; (8000318 <Console_Init+0x140>)
 80001fe:	f000 f893 	bl	8000328 <GPIO_Pin_Setup>
		GPIO_Pin_Setup(GPIOA, 10, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, USART1_RX);
 8000202:	2307      	movs	r3, #7
 8000204:	228c      	movs	r2, #140	; 0x8c
 8000206:	210a      	movs	r1, #10
 8000208:	4843      	ldr	r0, [pc, #268]	; (8000318 <Console_Init+0x140>)
 800020a:	f000 f88d 	bl	8000328 <GPIO_Pin_Setup>
		port ->CR1 |= USART_CR1_UE;
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	68db      	ldr	r3, [r3, #12]
 8000212:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	60da      	str	r2, [r3, #12]
		port->BRR = (int)(SystemCoreClock / (16 * baudrate)) << 4;
 800021a:	4b40      	ldr	r3, [pc, #256]	; (800031c <Console_Init+0x144>)
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	683a      	ldr	r2, [r7, #0]
 8000220:	0112      	lsls	r2, r2, #4
 8000222:	fbb3 f3f2 	udiv	r3, r3, r2
 8000226:	011b      	lsls	r3, r3, #4
 8000228:	461a      	mov	r2, r3
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	609a      	str	r2, [r3, #8]
		port ->CR1 |= USART_CR1_TE ;
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	68db      	ldr	r3, [r3, #12]
 8000232:	f043 0208 	orr.w	r2, r3, #8
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	60da      	str	r2, [r3, #12]
		port ->CR1 |=  USART_CR1_RE  ;
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	68db      	ldr	r3, [r3, #12]
 800023e:	f043 0204 	orr.w	r2, r3, #4
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	60da      	str	r2, [r3, #12]
	}




}
 8000246:	e05e      	b.n	8000306 <Console_Init+0x12e>
	else if(port == USART2)
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	4a35      	ldr	r2, [pc, #212]	; (8000320 <Console_Init+0x148>)
 800024c:	4293      	cmp	r3, r2
 800024e:	d128      	bne.n	80002a2 <Console_Init+0xca>
		RCC -> APB1ENR |= RCC_APB1ENR_USART2EN;
 8000250:	4b30      	ldr	r3, [pc, #192]	; (8000314 <Console_Init+0x13c>)
 8000252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000254:	4a2f      	ldr	r2, [pc, #188]	; (8000314 <Console_Init+0x13c>)
 8000256:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800025a:	6413      	str	r3, [r2, #64]	; 0x40
		GPIO_Pin_Setup(GPIOA, 2, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, USART2_TX);
 800025c:	2307      	movs	r3, #7
 800025e:	228c      	movs	r2, #140	; 0x8c
 8000260:	2102      	movs	r1, #2
 8000262:	482d      	ldr	r0, [pc, #180]	; (8000318 <Console_Init+0x140>)
 8000264:	f000 f860 	bl	8000328 <GPIO_Pin_Setup>
		GPIO_Pin_Setup(GPIOA, 3, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, USART2_RX);
 8000268:	2307      	movs	r3, #7
 800026a:	228c      	movs	r2, #140	; 0x8c
 800026c:	2103      	movs	r1, #3
 800026e:	482a      	ldr	r0, [pc, #168]	; (8000318 <Console_Init+0x140>)
 8000270:	f000 f85a 	bl	8000328 <GPIO_Pin_Setup>
		port ->CR1 |= USART_CR1_UE;
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	68db      	ldr	r3, [r3, #12]
 8000278:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	60da      	str	r2, [r3, #12]
		port -> BRR = 0x1388;
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	f241 3288 	movw	r2, #5000	; 0x1388
 8000286:	609a      	str	r2, [r3, #8]
		port ->CR1 |= USART_CR1_TE ;
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	68db      	ldr	r3, [r3, #12]
 800028c:	f043 0208 	orr.w	r2, r3, #8
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	60da      	str	r2, [r3, #12]
		port ->CR1 |=  USART_CR1_RE  ;
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	68db      	ldr	r3, [r3, #12]
 8000298:	f043 0204 	orr.w	r2, r3, #4
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	60da      	str	r2, [r3, #12]
}
 80002a0:	e031      	b.n	8000306 <Console_Init+0x12e>
	else if(port == USART6)
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	4a1f      	ldr	r2, [pc, #124]	; (8000324 <Console_Init+0x14c>)
 80002a6:	4293      	cmp	r3, r2
 80002a8:	d12d      	bne.n	8000306 <Console_Init+0x12e>
		RCC -> APB2ENR |= RCC_APB2ENR_USART6EN;
 80002aa:	4b1a      	ldr	r3, [pc, #104]	; (8000314 <Console_Init+0x13c>)
 80002ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002ae:	4a19      	ldr	r2, [pc, #100]	; (8000314 <Console_Init+0x13c>)
 80002b0:	f043 0320 	orr.w	r3, r3, #32
 80002b4:	6453      	str	r3, [r2, #68]	; 0x44
		GPIO_Pin_Setup(GPIOA, 11, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, USART6_TX);
 80002b6:	2308      	movs	r3, #8
 80002b8:	228c      	movs	r2, #140	; 0x8c
 80002ba:	210b      	movs	r1, #11
 80002bc:	4816      	ldr	r0, [pc, #88]	; (8000318 <Console_Init+0x140>)
 80002be:	f000 f833 	bl	8000328 <GPIO_Pin_Setup>
		GPIO_Pin_Setup(GPIOA, 12, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, USART6_RX);
 80002c2:	2308      	movs	r3, #8
 80002c4:	228c      	movs	r2, #140	; 0x8c
 80002c6:	210c      	movs	r1, #12
 80002c8:	4813      	ldr	r0, [pc, #76]	; (8000318 <Console_Init+0x140>)
 80002ca:	f000 f82d 	bl	8000328 <GPIO_Pin_Setup>
		port ->CR1 |= USART_CR1_UE;
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	68db      	ldr	r3, [r3, #12]
 80002d2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	60da      	str	r2, [r3, #12]
		port->BRR = (int)(SystemCoreClock / (16 * baudrate)) << 4;
 80002da:	4b10      	ldr	r3, [pc, #64]	; (800031c <Console_Init+0x144>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	683a      	ldr	r2, [r7, #0]
 80002e0:	0112      	lsls	r2, r2, #4
 80002e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80002e6:	011b      	lsls	r3, r3, #4
 80002e8:	461a      	mov	r2, r3
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	609a      	str	r2, [r3, #8]
		port ->CR1 |= USART_CR1_TE ;
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	68db      	ldr	r3, [r3, #12]
 80002f2:	f043 0208 	orr.w	r2, r3, #8
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	60da      	str	r2, [r3, #12]
		port ->CR1 |=  USART_CR1_RE  ;
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	68db      	ldr	r3, [r3, #12]
 80002fe:	f043 0204 	orr.w	r2, r3, #4
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	60da      	str	r2, [r3, #12]
}
 8000306:	bf00      	nop
 8000308:	3708      	adds	r7, #8
 800030a:	46bd      	mov	sp, r7
 800030c:	bd80      	pop	{r7, pc}
 800030e:	bf00      	nop
 8000310:	40011000 	.word	0x40011000
 8000314:	40023800 	.word	0x40023800
 8000318:	40020000 	.word	0x40020000
 800031c:	20000000 	.word	0x20000000
 8000320:	40004400 	.word	0x40004400
 8000324:	40011400 	.word	0x40011400

08000328 <GPIO_Pin_Setup>:

#include "GPIO.h"


void GPIO_Pin_Setup(GPIO_TypeDef *Port, uint8_t pin, uint8_t function, uint8_t alternate_function)
{
 8000328:	b480      	push	{r7}
 800032a:	b083      	sub	sp, #12
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
 8000330:	4608      	mov	r0, r1
 8000332:	4611      	mov	r1, r2
 8000334:	461a      	mov	r2, r3
 8000336:	4603      	mov	r3, r0
 8000338:	70fb      	strb	r3, [r7, #3]
 800033a:	460b      	mov	r3, r1
 800033c:	70bb      	strb	r3, [r7, #2]
 800033e:	4613      	mov	r3, r2
 8000340:	707b      	strb	r3, [r7, #1]
	if(Port == GPIOA)
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	4a43      	ldr	r2, [pc, #268]	; (8000454 <GPIO_Pin_Setup+0x12c>)
 8000346:	4293      	cmp	r3, r2
 8000348:	d106      	bne.n	8000358 <GPIO_Pin_Setup+0x30>
	{
		RCC -> AHB1ENR   |= RCC_AHB1ENR_GPIOAEN;
 800034a:	4b43      	ldr	r3, [pc, #268]	; (8000458 <GPIO_Pin_Setup+0x130>)
 800034c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800034e:	4a42      	ldr	r2, [pc, #264]	; (8000458 <GPIO_Pin_Setup+0x130>)
 8000350:	f043 0301 	orr.w	r3, r3, #1
 8000354:	6313      	str	r3, [r2, #48]	; 0x30
 8000356:	e02a      	b.n	80003ae <GPIO_Pin_Setup+0x86>
	}else if(Port == GPIOB)
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	4a40      	ldr	r2, [pc, #256]	; (800045c <GPIO_Pin_Setup+0x134>)
 800035c:	4293      	cmp	r3, r2
 800035e:	d106      	bne.n	800036e <GPIO_Pin_Setup+0x46>
	{
		RCC -> AHB1ENR   |= RCC_AHB1ENR_GPIOBEN;
 8000360:	4b3d      	ldr	r3, [pc, #244]	; (8000458 <GPIO_Pin_Setup+0x130>)
 8000362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000364:	4a3c      	ldr	r2, [pc, #240]	; (8000458 <GPIO_Pin_Setup+0x130>)
 8000366:	f043 0302 	orr.w	r3, r3, #2
 800036a:	6313      	str	r3, [r2, #48]	; 0x30
 800036c:	e01f      	b.n	80003ae <GPIO_Pin_Setup+0x86>
	}else if(Port == GPIOC)
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	4a3b      	ldr	r2, [pc, #236]	; (8000460 <GPIO_Pin_Setup+0x138>)
 8000372:	4293      	cmp	r3, r2
 8000374:	d106      	bne.n	8000384 <GPIO_Pin_Setup+0x5c>
	{
		RCC -> AHB1ENR   |= RCC_AHB1ENR_GPIOCEN;
 8000376:	4b38      	ldr	r3, [pc, #224]	; (8000458 <GPIO_Pin_Setup+0x130>)
 8000378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800037a:	4a37      	ldr	r2, [pc, #220]	; (8000458 <GPIO_Pin_Setup+0x130>)
 800037c:	f043 0304 	orr.w	r3, r3, #4
 8000380:	6313      	str	r3, [r2, #48]	; 0x30
 8000382:	e014      	b.n	80003ae <GPIO_Pin_Setup+0x86>
	}else if(Port == GPIOD)
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	4a37      	ldr	r2, [pc, #220]	; (8000464 <GPIO_Pin_Setup+0x13c>)
 8000388:	4293      	cmp	r3, r2
 800038a:	d106      	bne.n	800039a <GPIO_Pin_Setup+0x72>
	{
		RCC -> AHB1ENR   |= RCC_AHB1ENR_GPIODEN;
 800038c:	4b32      	ldr	r3, [pc, #200]	; (8000458 <GPIO_Pin_Setup+0x130>)
 800038e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000390:	4a31      	ldr	r2, [pc, #196]	; (8000458 <GPIO_Pin_Setup+0x130>)
 8000392:	f043 0308 	orr.w	r3, r3, #8
 8000396:	6313      	str	r3, [r2, #48]	; 0x30
 8000398:	e009      	b.n	80003ae <GPIO_Pin_Setup+0x86>
	}else if(Port == GPIOE)
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	4a32      	ldr	r2, [pc, #200]	; (8000468 <GPIO_Pin_Setup+0x140>)
 800039e:	4293      	cmp	r3, r2
 80003a0:	d105      	bne.n	80003ae <GPIO_Pin_Setup+0x86>
	{
		RCC -> AHB1ENR   |= RCC_AHB1ENR_GPIOEEN;
 80003a2:	4b2d      	ldr	r3, [pc, #180]	; (8000458 <GPIO_Pin_Setup+0x130>)
 80003a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003a6:	4a2c      	ldr	r2, [pc, #176]	; (8000458 <GPIO_Pin_Setup+0x130>)
 80003a8:	f043 0310 	orr.w	r3, r3, #16
 80003ac:	6313      	str	r3, [r2, #48]	; 0x30
	}

	Port -> MODER   |= ((0xC0  & function)>>6) << (2 * pin);
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	78ba      	ldrb	r2, [r7, #2]
 80003b4:	0992      	lsrs	r2, r2, #6
 80003b6:	b2d2      	uxtb	r2, r2
 80003b8:	4611      	mov	r1, r2
 80003ba:	78fa      	ldrb	r2, [r7, #3]
 80003bc:	0052      	lsls	r2, r2, #1
 80003be:	fa01 f202 	lsl.w	r2, r1, r2
 80003c2:	431a      	orrs	r2, r3
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	601a      	str	r2, [r3, #0]
	Port -> OTYPER  |= ((0x30  & function)>>4) << (1 * pin);
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	685b      	ldr	r3, [r3, #4]
 80003cc:	78ba      	ldrb	r2, [r7, #2]
 80003ce:	0912      	lsrs	r2, r2, #4
 80003d0:	b2d2      	uxtb	r2, r2
 80003d2:	f002 0103 	and.w	r1, r2, #3
 80003d6:	78fa      	ldrb	r2, [r7, #3]
 80003d8:	fa01 f202 	lsl.w	r2, r1, r2
 80003dc:	431a      	orrs	r2, r3
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	605a      	str	r2, [r3, #4]
	Port -> OSPEEDR |= ((0x0C  & function)>>2) << (2 * pin);
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	689b      	ldr	r3, [r3, #8]
 80003e6:	78ba      	ldrb	r2, [r7, #2]
 80003e8:	0892      	lsrs	r2, r2, #2
 80003ea:	b2d2      	uxtb	r2, r2
 80003ec:	f002 0103 	and.w	r1, r2, #3
 80003f0:	78fa      	ldrb	r2, [r7, #3]
 80003f2:	0052      	lsls	r2, r2, #1
 80003f4:	fa01 f202 	lsl.w	r2, r1, r2
 80003f8:	431a      	orrs	r2, r3
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	609a      	str	r2, [r3, #8]
	Port -> PUPDR   |= ((0x03  & function)>>0) << (2 * pin);
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	68db      	ldr	r3, [r3, #12]
 8000402:	78ba      	ldrb	r2, [r7, #2]
 8000404:	f002 0103 	and.w	r1, r2, #3
 8000408:	78fa      	ldrb	r2, [r7, #3]
 800040a:	0052      	lsls	r2, r2, #1
 800040c:	fa01 f202 	lsl.w	r2, r1, r2
 8000410:	431a      	orrs	r2, r3
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	60da      	str	r2, [r3, #12]

	if(pin < 8)Port -> AFR[0] |= ( alternate_function << (4 * (pin)));
 8000416:	78fb      	ldrb	r3, [r7, #3]
 8000418:	2b07      	cmp	r3, #7
 800041a:	d80a      	bhi.n	8000432 <GPIO_Pin_Setup+0x10a>
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	6a1b      	ldr	r3, [r3, #32]
 8000420:	7879      	ldrb	r1, [r7, #1]
 8000422:	78fa      	ldrb	r2, [r7, #3]
 8000424:	0092      	lsls	r2, r2, #2
 8000426:	fa01 f202 	lsl.w	r2, r1, r2
 800042a:	431a      	orrs	r2, r3
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	621a      	str	r2, [r3, #32]
	else	   Port -> AFR[1] |= ( alternate_function << (4 * (pin - 8)));

	if (alternate_function == NONE) {}
}
 8000430:	e00a      	b.n	8000448 <GPIO_Pin_Setup+0x120>
	else	   Port -> AFR[1] |= ( alternate_function << (4 * (pin - 8)));
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000436:	7879      	ldrb	r1, [r7, #1]
 8000438:	78fa      	ldrb	r2, [r7, #3]
 800043a:	3a08      	subs	r2, #8
 800043c:	0092      	lsls	r2, r2, #2
 800043e:	fa01 f202 	lsl.w	r2, r1, r2
 8000442:	431a      	orrs	r2, r3
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000448:	bf00      	nop
 800044a:	370c      	adds	r7, #12
 800044c:	46bd      	mov	sp, r7
 800044e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000452:	4770      	bx	lr
 8000454:	40020000 	.word	0x40020000
 8000458:	40023800 	.word	0x40023800
 800045c:	40020400 	.word	0x40020400
 8000460:	40020800 	.word	0x40020800
 8000464:	40020c00 	.word	0x40020c00
 8000468:	40021000 	.word	0x40021000

0800046c <IWDG_Init>:
 *               0  (if no error occurs)
 * ----------------------------------------------------------------------------------------------------
 */

int IWDG_Init(int32_t timeout)
{
 800046c:	b480      	push	{r7}
 800046e:	b085      	sub	sp, #20
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
	// Variable declaration.
	int __timer;
	int __timeout;

	//Variable initialization.
	__timer = 0;
 8000474:	2300      	movs	r3, #0
 8000476:	60fb      	str	r3, [r7, #12]
	__timeout = 1000;
 8000478:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800047c:	60bb      	str	r3, [r7, #8]

	//Check scope of importing parameter.

	if (timeout > 4095)
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000484:	db02      	blt.n	800048c <IWDG_Init+0x20>
		printConsole(USART1, "Error: Importing timeout value out of bounds.\r\n");
		printConsole(USART1, "File: IDWatchdog.c\r\n");
		printConsole(USART1, "Line: 37\r\n");
		printConsole(USART1, "Error: timeout = %d\r\n",timeout);
#endif
		return -1;
 8000486:	f04f 33ff 	mov.w	r3, #4294967295
 800048a:	e03f      	b.n	800050c <IWDG_Init+0xa0>
	}

	// 0x5555 to KR value allows configuration of Independent Watchdog Timer registers.
	IWDG -> KR = 0x5555;
 800048c:	4b22      	ldr	r3, [pc, #136]	; (8000518 <IWDG_Init+0xac>)
 800048e:	f245 5255 	movw	r2, #21845	; 0x5555
 8000492:	601a      	str	r2, [r3, #0]

	//Wait till PVU bit is low or till timer overflows.
	while( ((IWDG -> SR & IWDG_SR_PVU) == IWDG_SR_PVU) && (__timer < __timeout))
 8000494:	e002      	b.n	800049c <IWDG_Init+0x30>
	{
		// increment timer.
		__timer ++;
 8000496:	68fb      	ldr	r3, [r7, #12]
 8000498:	3301      	adds	r3, #1
 800049a:	60fb      	str	r3, [r7, #12]
	while( ((IWDG -> SR & IWDG_SR_PVU) == IWDG_SR_PVU) && (__timer < __timeout))
 800049c:	4b1e      	ldr	r3, [pc, #120]	; (8000518 <IWDG_Init+0xac>)
 800049e:	68db      	ldr	r3, [r3, #12]
 80004a0:	f003 0301 	and.w	r3, r3, #1
 80004a4:	2b01      	cmp	r3, #1
 80004a6:	d103      	bne.n	80004b0 <IWDG_Init+0x44>
 80004a8:	68fa      	ldr	r2, [r7, #12]
 80004aa:	68bb      	ldr	r3, [r7, #8]
 80004ac:	429a      	cmp	r2, r3
 80004ae:	dbf2      	blt.n	8000496 <IWDG_Init+0x2a>
	}
	// Check if timer has overflowed. Return back to main program.
	if(__timer > __timeout)
 80004b0:	68fa      	ldr	r2, [r7, #12]
 80004b2:	68bb      	ldr	r3, [r7, #8]
 80004b4:	429a      	cmp	r2, r3
 80004b6:	dd02      	ble.n	80004be <IWDG_Init+0x52>
#if IWD_DEBUG
		printConsole(USART1, "Error: Timeout error \r\n");
		printConsole(USART1, "File: IDWatchdog.c\r\n");
		printConsole(USART1, "Line: 52\r\n");
#endif
		return -1;
 80004b8:	f04f 33ff 	mov.w	r3, #4294967295
 80004bc:	e026      	b.n	800050c <IWDG_Init+0xa0>
	}

	// Set Prescaler to 1/32. Minimum
	IWDG -> PR |= IWDG_PR_PR_0 | IWDG_PR_PR_1;
 80004be:	4b16      	ldr	r3, [pc, #88]	; (8000518 <IWDG_Init+0xac>)
 80004c0:	685b      	ldr	r3, [r3, #4]
 80004c2:	4a15      	ldr	r2, [pc, #84]	; (8000518 <IWDG_Init+0xac>)
 80004c4:	f043 0303 	orr.w	r3, r3, #3
 80004c8:	6053      	str	r3, [r2, #4]

	//Wait till RVU bit is low or till timer overflows.
	__timer = 0;
 80004ca:	2300      	movs	r3, #0
 80004cc:	60fb      	str	r3, [r7, #12]
	while( ((IWDG -> SR & IWDG_SR_RVU) == IWDG_SR_RVU) && (__timer < __timeout))
 80004ce:	e002      	b.n	80004d6 <IWDG_Init+0x6a>
	{
		// increment timer.
		__timer ++;
 80004d0:	68fb      	ldr	r3, [r7, #12]
 80004d2:	3301      	adds	r3, #1
 80004d4:	60fb      	str	r3, [r7, #12]
	while( ((IWDG -> SR & IWDG_SR_RVU) == IWDG_SR_RVU) && (__timer < __timeout))
 80004d6:	4b10      	ldr	r3, [pc, #64]	; (8000518 <IWDG_Init+0xac>)
 80004d8:	68db      	ldr	r3, [r3, #12]
 80004da:	f003 0302 	and.w	r3, r3, #2
 80004de:	2b02      	cmp	r3, #2
 80004e0:	d103      	bne.n	80004ea <IWDG_Init+0x7e>
 80004e2:	68fa      	ldr	r2, [r7, #12]
 80004e4:	68bb      	ldr	r3, [r7, #8]
 80004e6:	429a      	cmp	r2, r3
 80004e8:	dbf2      	blt.n	80004d0 <IWDG_Init+0x64>
	}
	// Check if timer has overflowed. Return back to main program.
	if(__timer > __timeout)
 80004ea:	68fa      	ldr	r2, [r7, #12]
 80004ec:	68bb      	ldr	r3, [r7, #8]
 80004ee:	429a      	cmp	r2, r3
 80004f0:	dd02      	ble.n	80004f8 <IWDG_Init+0x8c>
#if IWD_DEBUG
		printConsole(USART1, "Error: Timeout error \r\n");
		printConsole(USART1, "File: IDWatchdog.c\r\n");
		printConsole(USART1, "Line: 73\r\n");
#endif
		return -1;
 80004f2:	f04f 33ff 	mov.w	r3, #4294967295
 80004f6:	e009      	b.n	800050c <IWDG_Init+0xa0>
	}

	IWDG -> RLR = timeout;
 80004f8:	4a07      	ldr	r2, [pc, #28]	; (8000518 <IWDG_Init+0xac>)
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	6093      	str	r3, [r2, #8]

	//Stop the watchdog during debugging

	DBGMCU->APB1FZ |= DBGMCU_APB1_FZ_DBG_IWDG_STOP;
 80004fe:	4b07      	ldr	r3, [pc, #28]	; (800051c <IWDG_Init+0xb0>)
 8000500:	689b      	ldr	r3, [r3, #8]
 8000502:	4a06      	ldr	r2, [pc, #24]	; (800051c <IWDG_Init+0xb0>)
 8000504:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000508:	6093      	str	r3, [r2, #8]
	return 0;
 800050a:	2300      	movs	r3, #0
}
 800050c:	4618      	mov	r0, r3
 800050e:	3714      	adds	r7, #20
 8000510:	46bd      	mov	sp, r7
 8000512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000516:	4770      	bx	lr
 8000518:	40003000 	.word	0x40003000
 800051c:	e0042000 	.word	0xe0042000

08000520 <IWDG_Prevent_Reset>:
 * @param[in] : none
 * @param[out] : none
 * ----------------------------------------------------------------------------------------------------
 */
void IWDG_Prevent_Reset(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
	IWDG -> KR = 0xAAAA;
 8000524:	4b04      	ldr	r3, [pc, #16]	; (8000538 <IWDG_Prevent_Reset+0x18>)
 8000526:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800052a:	601a      	str	r2, [r3, #0]
}
 800052c:	bf00      	nop
 800052e:	46bd      	mov	sp, r7
 8000530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop
 8000538:	40003000 	.word	0x40003000

0800053c <IWDG_Start>:
 * @param[in] : none
 * @param[out] : none
 * ----------------------------------------------------------------------------------------------------
 */
void IWDG_Start(void)
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
	IWDG -> KR = 0xCCCC;
 8000540:	4b04      	ldr	r3, [pc, #16]	; (8000554 <IWDG_Start+0x18>)
 8000542:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8000546:	601a      	str	r2, [r3, #0]
}
 8000548:	bf00      	nop
 800054a:	46bd      	mov	sp, r7
 800054c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop
 8000554:	40003000 	.word	0x40003000

08000558 <MCU_Clock_Setup>:
{
	return (SystemCoreClock >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
}

__STATIC_INLINE void MCU_Clock_Setup(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
	SystemInit();
 800055e:	f000 f8bb 	bl	80006d8 <SystemInit>
	uint8_t pll_m = 25;
 8000562:	2319      	movs	r3, #25
 8000564:	71fb      	strb	r3, [r7, #7]
	uint8_t pll_n = 192; //192
 8000566:	23c0      	movs	r3, #192	; 0xc0
 8000568:	71bb      	strb	r3, [r7, #6]
	uint8_t pll_p = 0;
 800056a:	2300      	movs	r3, #0
 800056c:	717b      	strb	r3, [r7, #5]
	uint8_t pll_q = 4;
 800056e:	2304      	movs	r3, #4
 8000570:	713b      	strb	r3, [r7, #4]
//	uint8_t pll_m = 16;
//	uint8_t pll_n = 138; //192
//	uint8_t pll_p = 0;
//	uint8_t pll_q = 4;

	RCC->PLLCFGR = 0x00000000;
 8000572:	4b37      	ldr	r3, [pc, #220]	; (8000650 <MCU_Clock_Setup+0xf8>)
 8000574:	2200      	movs	r2, #0
 8000576:	605a      	str	r2, [r3, #4]

	RCC -> CR |= RCC_CR_HSEON;
 8000578:	4b35      	ldr	r3, [pc, #212]	; (8000650 <MCU_Clock_Setup+0xf8>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4a34      	ldr	r2, [pc, #208]	; (8000650 <MCU_Clock_Setup+0xf8>)
 800057e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000582:	6013      	str	r3, [r2, #0]
	while(!(RCC -> CR & RCC_CR_HSERDY)){}
 8000584:	bf00      	nop
 8000586:	4b32      	ldr	r3, [pc, #200]	; (8000650 <MCU_Clock_Setup+0xf8>)
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800058e:	2b00      	cmp	r3, #0
 8000590:	d0f9      	beq.n	8000586 <MCU_Clock_Setup+0x2e>
	RCC -> APB1ENR |= RCC_APB1ENR_PWREN;
 8000592:	4b2f      	ldr	r3, [pc, #188]	; (8000650 <MCU_Clock_Setup+0xf8>)
 8000594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000596:	4a2e      	ldr	r2, [pc, #184]	; (8000650 <MCU_Clock_Setup+0xf8>)
 8000598:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800059c:	6413      	str	r3, [r2, #64]	; 0x40
	PWR ->CR |= PWR_CR_VOS;
 800059e:	4b2d      	ldr	r3, [pc, #180]	; (8000654 <MCU_Clock_Setup+0xfc>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	4a2c      	ldr	r2, [pc, #176]	; (8000654 <MCU_Clock_Setup+0xfc>)
 80005a4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80005a8:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= FLASH_ACR_ICEN | FLASH_ACR_PRFTEN | FLASH_ACR_DCEN |
 80005aa:	4b2b      	ldr	r3, [pc, #172]	; (8000658 <MCU_Clock_Setup+0x100>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	4a2a      	ldr	r2, [pc, #168]	; (8000658 <MCU_Clock_Setup+0x100>)
 80005b0:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80005b4:	f043 0303 	orr.w	r3, r3, #3
 80005b8:	6013      	str	r3, [r2, #0]
			FLASH_ACR_LATENCY_3WS;
	RCC->PLLCFGR |= (pll_q << 24) | (pll_p << 16) | (pll_n << 6) | (pll_m << 0);
 80005ba:	4b25      	ldr	r3, [pc, #148]	; (8000650 <MCU_Clock_Setup+0xf8>)
 80005bc:	685b      	ldr	r3, [r3, #4]
 80005be:	793a      	ldrb	r2, [r7, #4]
 80005c0:	0611      	lsls	r1, r2, #24
 80005c2:	797a      	ldrb	r2, [r7, #5]
 80005c4:	0412      	lsls	r2, r2, #16
 80005c6:	4311      	orrs	r1, r2
 80005c8:	79ba      	ldrb	r2, [r7, #6]
 80005ca:	0192      	lsls	r2, r2, #6
 80005cc:	4311      	orrs	r1, r2
 80005ce:	79fa      	ldrb	r2, [r7, #7]
 80005d0:	430a      	orrs	r2, r1
 80005d2:	4611      	mov	r1, r2
 80005d4:	4a1e      	ldr	r2, [pc, #120]	; (8000650 <MCU_Clock_Setup+0xf8>)
 80005d6:	430b      	orrs	r3, r1
 80005d8:	6053      	str	r3, [r2, #4]
	RCC ->PLLCFGR |= 1 << 22;
 80005da:	4b1d      	ldr	r3, [pc, #116]	; (8000650 <MCU_Clock_Setup+0xf8>)
 80005dc:	685b      	ldr	r3, [r3, #4]
 80005de:	4a1c      	ldr	r2, [pc, #112]	; (8000650 <MCU_Clock_Setup+0xf8>)
 80005e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80005e4:	6053      	str	r3, [r2, #4]
//    RCC->PLLCFGR = 0x4403019;
	RCC -> CFGR |= RCC_CFGR_HPRE_DIV1;
 80005e6:	4b1a      	ldr	r3, [pc, #104]	; (8000650 <MCU_Clock_Setup+0xf8>)
 80005e8:	4a19      	ldr	r2, [pc, #100]	; (8000650 <MCU_Clock_Setup+0xf8>)
 80005ea:	689b      	ldr	r3, [r3, #8]
 80005ec:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE1_DIV2;
 80005ee:	4b18      	ldr	r3, [pc, #96]	; (8000650 <MCU_Clock_Setup+0xf8>)
 80005f0:	689b      	ldr	r3, [r3, #8]
 80005f2:	4a17      	ldr	r2, [pc, #92]	; (8000650 <MCU_Clock_Setup+0xf8>)
 80005f4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80005f8:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE2_DIV1;
 80005fa:	4b15      	ldr	r3, [pc, #84]	; (8000650 <MCU_Clock_Setup+0xf8>)
 80005fc:	4a14      	ldr	r2, [pc, #80]	; (8000650 <MCU_Clock_Setup+0xf8>)
 80005fe:	689b      	ldr	r3, [r3, #8]
 8000600:	6093      	str	r3, [r2, #8]
//	RCC -> APB2ENR |= 0x4000;
	RCC -> CR |= RCC_CR_PLLON;
 8000602:	4b13      	ldr	r3, [pc, #76]	; (8000650 <MCU_Clock_Setup+0xf8>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	4a12      	ldr	r2, [pc, #72]	; (8000650 <MCU_Clock_Setup+0xf8>)
 8000608:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800060c:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY)){}
 800060e:	bf00      	nop
 8000610:	4b0f      	ldr	r3, [pc, #60]	; (8000650 <MCU_Clock_Setup+0xf8>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000618:	2b00      	cmp	r3, #0
 800061a:	d0f9      	beq.n	8000610 <MCU_Clock_Setup+0xb8>
//	RCC -> CR |= RCC_CR_PLLI2SON;
//	while(!(RCC->CR & RCC_CR_PLLI2SRDY)){}
	RCC -> CFGR |= RCC_CFGR_SW_PLL;
 800061c:	4b0c      	ldr	r3, [pc, #48]	; (8000650 <MCU_Clock_Setup+0xf8>)
 800061e:	689b      	ldr	r3, [r3, #8]
 8000620:	4a0b      	ldr	r2, [pc, #44]	; (8000650 <MCU_Clock_Setup+0xf8>)
 8000622:	f043 0302 	orr.w	r3, r3, #2
 8000626:	6093      	str	r3, [r2, #8]
	while((RCC -> CFGR & RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL);
 8000628:	bf00      	nop
 800062a:	4b09      	ldr	r3, [pc, #36]	; (8000650 <MCU_Clock_Setup+0xf8>)
 800062c:	689b      	ldr	r3, [r3, #8]
 800062e:	f003 0308 	and.w	r3, r3, #8
 8000632:	2b08      	cmp	r3, #8
 8000634:	d1f9      	bne.n	800062a <MCU_Clock_Setup+0xd2>
SystemCoreClockUpdate();
 8000636:	f000 f865 	bl	8000704 <SystemCoreClockUpdate>
//SysTick_Config(SystemCoreClock/1000);
//APB1CLK_SPEED = SystemAPB1_Clock_Speed();
//APB2CLK_SPEED = SystemAPB2_Clock_Speed();
RCC -> APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 800063a:	4b05      	ldr	r3, [pc, #20]	; (8000650 <MCU_Clock_Setup+0xf8>)
 800063c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800063e:	4a04      	ldr	r2, [pc, #16]	; (8000650 <MCU_Clock_Setup+0xf8>)
 8000640:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000644:	6453      	str	r3, [r2, #68]	; 0x44

}
 8000646:	bf00      	nop
 8000648:	3708      	adds	r7, #8
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	40023800 	.word	0x40023800
 8000654:	40007000 	.word	0x40007000
 8000658:	40023c00 	.word	0x40023c00

0800065c <Delay_Config>:
}



__STATIC_INLINE uint32_t Delay_Config(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0

	SysTick->CTRL = 0;
 8000660:	4b09      	ldr	r3, [pc, #36]	; (8000688 <Delay_Config+0x2c>)
 8000662:	2200      	movs	r2, #0
 8000664:	601a      	str	r2, [r3, #0]
	SysTick->LOAD = 0x00FFFFFF;
 8000666:	4b08      	ldr	r3, [pc, #32]	; (8000688 <Delay_Config+0x2c>)
 8000668:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 800066c:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 800066e:	4b06      	ldr	r3, [pc, #24]	; (8000688 <Delay_Config+0x2c>)
 8000670:	2200      	movs	r2, #0
 8000672:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = 5;
 8000674:	4b04      	ldr	r3, [pc, #16]	; (8000688 <Delay_Config+0x2c>)
 8000676:	2205      	movs	r2, #5
 8000678:	601a      	str	r2, [r3, #0]
	return (0UL);                                                     /* Function successful */
 800067a:	2300      	movs	r3, #0
}
 800067c:	4618      	mov	r0, r3
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop
 8000688:	e000e010 	.word	0xe000e010

0800068c <main>:
#include "Independent_Watchdog/IDWatchdog.h"



int main(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
	MCU_Clock_Setup();
 8000692:	f7ff ff61 	bl	8000558 <MCU_Clock_Setup>
	Delay_Config();
 8000696:	f7ff ffe1 	bl	800065c <Delay_Config>
	Console_Init(USART1, 9600);
 800069a:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 800069e:	480c      	ldr	r0, [pc, #48]	; (80006d0 <main+0x44>)
 80006a0:	f7ff fd9a 	bl	80001d8 <Console_Init>
	GPIO_Pin_Setup(GPIOA, 0, GENERAL_PURPOSE_OUTPUT_PUSHPULL, NONE);
 80006a4:	2300      	movs	r3, #0
 80006a6:	224c      	movs	r2, #76	; 0x4c
 80006a8:	2100      	movs	r1, #0
 80006aa:	480a      	ldr	r0, [pc, #40]	; (80006d4 <main+0x48>)
 80006ac:	f7ff fe3c 	bl	8000328 <GPIO_Pin_Setup>

	int val;
    /* Loop forever */


	val = IWDG_Init(40); //40ms
 80006b0:	2028      	movs	r0, #40	; 0x28
 80006b2:	f7ff fedb 	bl	800046c <IWDG_Init>
 80006b6:	6078      	str	r0, [r7, #4]
		printConsole(USART1, "Error: IWDG Init failed. \r\n");
		printConsole(USART1, "File: main.c\r\n");
		printConsole(USART1, "Line: 25\r\n");
#endif
	}
	IWDG_Start();
 80006b8:	f7ff ff40 	bl	800053c <IWDG_Start>


	for(;;)
	{
		GPIOA -> BSRR |= GPIO_BSRR_BS0;
 80006bc:	4b05      	ldr	r3, [pc, #20]	; (80006d4 <main+0x48>)
 80006be:	699b      	ldr	r3, [r3, #24]
 80006c0:	4a04      	ldr	r2, [pc, #16]	; (80006d4 <main+0x48>)
 80006c2:	f043 0301 	orr.w	r3, r3, #1
 80006c6:	6193      	str	r3, [r2, #24]
		IWDG_Prevent_Reset();
 80006c8:	f7ff ff2a 	bl	8000520 <IWDG_Prevent_Reset>
		GPIOA -> BSRR |= GPIO_BSRR_BS0;
 80006cc:	e7f6      	b.n	80006bc <main+0x30>
 80006ce:	bf00      	nop
 80006d0:	40011000 	.word	0x40011000
 80006d4:	40020000 	.word	0x40020000

080006d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80006dc:	4b08      	ldr	r3, [pc, #32]	; (8000700 <SystemInit+0x28>)
 80006de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80006e2:	4a07      	ldr	r2, [pc, #28]	; (8000700 <SystemInit+0x28>)
 80006e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80006e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80006ec:	4b04      	ldr	r3, [pc, #16]	; (8000700 <SystemInit+0x28>)
 80006ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80006f2:	609a      	str	r2, [r3, #8]
#endif
}
 80006f4:	bf00      	nop
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	e000ed00 	.word	0xe000ed00

08000704 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000704:	b480      	push	{r7}
 8000706:	b087      	sub	sp, #28
 8000708:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2, plln;
 800070a:	2300      	movs	r3, #0
 800070c:	613b      	str	r3, [r7, #16]
 800070e:	2300      	movs	r3, #0
 8000710:	617b      	str	r3, [r7, #20]
 8000712:	2302      	movs	r3, #2
 8000714:	60fb      	str	r3, [r7, #12]
 8000716:	2300      	movs	r3, #0
 8000718:	60bb      	str	r3, [r7, #8]
 800071a:	2302      	movs	r3, #2
 800071c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800071e:	4b37      	ldr	r3, [pc, #220]	; (80007fc <SystemCoreClockUpdate+0xf8>)
 8000720:	689b      	ldr	r3, [r3, #8]
 8000722:	f003 030c 	and.w	r3, r3, #12
 8000726:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000728:	693b      	ldr	r3, [r7, #16]
 800072a:	2b08      	cmp	r3, #8
 800072c:	d011      	beq.n	8000752 <SystemCoreClockUpdate+0x4e>
 800072e:	693b      	ldr	r3, [r7, #16]
 8000730:	2b08      	cmp	r3, #8
 8000732:	d84a      	bhi.n	80007ca <SystemCoreClockUpdate+0xc6>
 8000734:	693b      	ldr	r3, [r7, #16]
 8000736:	2b00      	cmp	r3, #0
 8000738:	d003      	beq.n	8000742 <SystemCoreClockUpdate+0x3e>
 800073a:	693b      	ldr	r3, [r7, #16]
 800073c:	2b04      	cmp	r3, #4
 800073e:	d004      	beq.n	800074a <SystemCoreClockUpdate+0x46>
 8000740:	e043      	b.n	80007ca <SystemCoreClockUpdate+0xc6>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000742:	4b2f      	ldr	r3, [pc, #188]	; (8000800 <SystemCoreClockUpdate+0xfc>)
 8000744:	4a2f      	ldr	r2, [pc, #188]	; (8000804 <SystemCoreClockUpdate+0x100>)
 8000746:	601a      	str	r2, [r3, #0]
      break;
 8000748:	e043      	b.n	80007d2 <SystemCoreClockUpdate+0xce>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800074a:	4b2d      	ldr	r3, [pc, #180]	; (8000800 <SystemCoreClockUpdate+0xfc>)
 800074c:	4a2e      	ldr	r2, [pc, #184]	; (8000808 <SystemCoreClockUpdate+0x104>)
 800074e:	601a      	str	r2, [r3, #0]
      break;
 8000750:	e03f      	b.n	80007d2 <SystemCoreClockUpdate+0xce>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000752:	4b2a      	ldr	r3, [pc, #168]	; (80007fc <SystemCoreClockUpdate+0xf8>)
 8000754:	685b      	ldr	r3, [r3, #4]
 8000756:	0d9b      	lsrs	r3, r3, #22
 8000758:	f003 0301 	and.w	r3, r3, #1
 800075c:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800075e:	4b27      	ldr	r3, [pc, #156]	; (80007fc <SystemCoreClockUpdate+0xf8>)
 8000760:	685b      	ldr	r3, [r3, #4]
 8000762:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000766:	607b      	str	r3, [r7, #4]
      plln = RCC->PLLCFGR & RCC_PLLCFGR_PLLN;
 8000768:	4b24      	ldr	r3, [pc, #144]	; (80007fc <SystemCoreClockUpdate+0xf8>)
 800076a:	685a      	ldr	r2, [r3, #4]
 800076c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000770:	4013      	ands	r3, r2
 8000772:	603b      	str	r3, [r7, #0]

      if (pllsource != 0)
 8000774:	68bb      	ldr	r3, [r7, #8]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d00c      	beq.n	8000794 <SystemCoreClockUpdate+0x90>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800077a:	4a23      	ldr	r2, [pc, #140]	; (8000808 <SystemCoreClockUpdate+0x104>)
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000782:	4a1e      	ldr	r2, [pc, #120]	; (80007fc <SystemCoreClockUpdate+0xf8>)
 8000784:	6852      	ldr	r2, [r2, #4]
 8000786:	0992      	lsrs	r2, r2, #6
 8000788:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800078c:	fb02 f303 	mul.w	r3, r2, r3
 8000790:	617b      	str	r3, [r7, #20]
 8000792:	e00b      	b.n	80007ac <SystemCoreClockUpdate+0xa8>
      }
      else
      {
        /* HSI used as PLL clock source */

        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000794:	4a1b      	ldr	r2, [pc, #108]	; (8000804 <SystemCoreClockUpdate+0x100>)
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	fbb2 f3f3 	udiv	r3, r2, r3
 800079c:	4a17      	ldr	r2, [pc, #92]	; (80007fc <SystemCoreClockUpdate+0xf8>)
 800079e:	6852      	ldr	r2, [r2, #4]
 80007a0:	0992      	lsrs	r2, r2, #6
 80007a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80007a6:	fb02 f303 	mul.w	r3, r2, r3
 80007aa:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80007ac:	4b13      	ldr	r3, [pc, #76]	; (80007fc <SystemCoreClockUpdate+0xf8>)
 80007ae:	685b      	ldr	r3, [r3, #4]
 80007b0:	0c1b      	lsrs	r3, r3, #16
 80007b2:	f003 0303 	and.w	r3, r3, #3
 80007b6:	3301      	adds	r3, #1
 80007b8:	005b      	lsls	r3, r3, #1
 80007ba:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80007bc:	697a      	ldr	r2, [r7, #20]
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80007c4:	4a0e      	ldr	r2, [pc, #56]	; (8000800 <SystemCoreClockUpdate+0xfc>)
 80007c6:	6013      	str	r3, [r2, #0]
      break;
 80007c8:	e003      	b.n	80007d2 <SystemCoreClockUpdate+0xce>
    default:
      SystemCoreClock = HSI_VALUE;
 80007ca:	4b0d      	ldr	r3, [pc, #52]	; (8000800 <SystemCoreClockUpdate+0xfc>)
 80007cc:	4a0d      	ldr	r2, [pc, #52]	; (8000804 <SystemCoreClockUpdate+0x100>)
 80007ce:	601a      	str	r2, [r3, #0]
      break;
 80007d0:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80007d2:	4b0a      	ldr	r3, [pc, #40]	; (80007fc <SystemCoreClockUpdate+0xf8>)
 80007d4:	689b      	ldr	r3, [r3, #8]
 80007d6:	091b      	lsrs	r3, r3, #4
 80007d8:	f003 030f 	and.w	r3, r3, #15
 80007dc:	4a0b      	ldr	r2, [pc, #44]	; (800080c <SystemCoreClockUpdate+0x108>)
 80007de:	5cd3      	ldrb	r3, [r2, r3]
 80007e0:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80007e2:	4b07      	ldr	r3, [pc, #28]	; (8000800 <SystemCoreClockUpdate+0xfc>)
 80007e4:	681a      	ldr	r2, [r3, #0]
 80007e6:	693b      	ldr	r3, [r7, #16]
 80007e8:	fa22 f303 	lsr.w	r3, r2, r3
 80007ec:	4a04      	ldr	r2, [pc, #16]	; (8000800 <SystemCoreClockUpdate+0xfc>)
 80007ee:	6013      	str	r3, [r2, #0]
}
 80007f0:	bf00      	nop
 80007f2:	371c      	adds	r7, #28
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr
 80007fc:	40023800 	.word	0x40023800
 8000800:	20000000 	.word	0x20000000
 8000804:	00f42400 	.word	0x00f42400
 8000808:	017d7840 	.word	0x017d7840
 800080c:	080008c4 	.word	0x080008c4

08000810 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000810:	480d      	ldr	r0, [pc, #52]	; (8000848 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000812:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000814:	f7ff ff60 	bl	80006d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000818:	480c      	ldr	r0, [pc, #48]	; (800084c <LoopForever+0x6>)
  ldr r1, =_edata
 800081a:	490d      	ldr	r1, [pc, #52]	; (8000850 <LoopForever+0xa>)
  ldr r2, =_sidata
 800081c:	4a0d      	ldr	r2, [pc, #52]	; (8000854 <LoopForever+0xe>)
  movs r3, #0
 800081e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000820:	e002      	b.n	8000828 <LoopCopyDataInit>

08000822 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000822:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000824:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000826:	3304      	adds	r3, #4

08000828 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000828:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800082a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800082c:	d3f9      	bcc.n	8000822 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800082e:	4a0a      	ldr	r2, [pc, #40]	; (8000858 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000830:	4c0a      	ldr	r4, [pc, #40]	; (800085c <LoopForever+0x16>)
  movs r3, #0
 8000832:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000834:	e001      	b.n	800083a <LoopFillZerobss>

08000836 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000836:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000838:	3204      	adds	r2, #4

0800083a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800083a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800083c:	d3fb      	bcc.n	8000836 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800083e:	f000 f811 	bl	8000864 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000842:	f7ff ff23 	bl	800068c <main>

08000846 <LoopForever>:

LoopForever:
    b LoopForever
 8000846:	e7fe      	b.n	8000846 <LoopForever>
  ldr   r0, =_estack
 8000848:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800084c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000850:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000854:	080008dc 	.word	0x080008dc
  ldr r2, =_sbss
 8000858:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 800085c:	20000020 	.word	0x20000020

08000860 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000860:	e7fe      	b.n	8000860 <ADC_IRQHandler>
	...

08000864 <__libc_init_array>:
 8000864:	b570      	push	{r4, r5, r6, lr}
 8000866:	4d0d      	ldr	r5, [pc, #52]	; (800089c <__libc_init_array+0x38>)
 8000868:	4c0d      	ldr	r4, [pc, #52]	; (80008a0 <__libc_init_array+0x3c>)
 800086a:	1b64      	subs	r4, r4, r5
 800086c:	10a4      	asrs	r4, r4, #2
 800086e:	2600      	movs	r6, #0
 8000870:	42a6      	cmp	r6, r4
 8000872:	d109      	bne.n	8000888 <__libc_init_array+0x24>
 8000874:	4d0b      	ldr	r5, [pc, #44]	; (80008a4 <__libc_init_array+0x40>)
 8000876:	4c0c      	ldr	r4, [pc, #48]	; (80008a8 <__libc_init_array+0x44>)
 8000878:	f000 f818 	bl	80008ac <_init>
 800087c:	1b64      	subs	r4, r4, r5
 800087e:	10a4      	asrs	r4, r4, #2
 8000880:	2600      	movs	r6, #0
 8000882:	42a6      	cmp	r6, r4
 8000884:	d105      	bne.n	8000892 <__libc_init_array+0x2e>
 8000886:	bd70      	pop	{r4, r5, r6, pc}
 8000888:	f855 3b04 	ldr.w	r3, [r5], #4
 800088c:	4798      	blx	r3
 800088e:	3601      	adds	r6, #1
 8000890:	e7ee      	b.n	8000870 <__libc_init_array+0xc>
 8000892:	f855 3b04 	ldr.w	r3, [r5], #4
 8000896:	4798      	blx	r3
 8000898:	3601      	adds	r6, #1
 800089a:	e7f2      	b.n	8000882 <__libc_init_array+0x1e>
 800089c:	080008d4 	.word	0x080008d4
 80008a0:	080008d4 	.word	0x080008d4
 80008a4:	080008d4 	.word	0x080008d4
 80008a8:	080008d8 	.word	0x080008d8

080008ac <_init>:
 80008ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008ae:	bf00      	nop
 80008b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80008b2:	bc08      	pop	{r3}
 80008b4:	469e      	mov	lr, r3
 80008b6:	4770      	bx	lr

080008b8 <_fini>:
 80008b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008ba:	bf00      	nop
 80008bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80008be:	bc08      	pop	{r3}
 80008c0:	469e      	mov	lr, r3
 80008c2:	4770      	bx	lr
