// Converted from V8 C++ source files:
// Header: instruction-codes-riscv.h
// Implementation: N/A
// 
// This file combines both header and implementation into idiomatic Rust code.

pub mod riscv {
pub mod instruction_codes_riscv {
// Copyright 2021 the V8 project authors. All rights reserved.
// Use of this source code is governed by a BSD-style license that can be
// found in the LICENSE file.

#![allow(non_camel_case_types)]

    #[derive(Debug, Copy, Clone, PartialEq, Eq)]
    pub enum InstructionCode {
        RiscvNone, // Add a default value
        RiscvLd,
        RiscvSd,
        RiscvLwu,
        RiscvWord64AtomicLoadUint64,
        RiscvWord64AtomicStoreWord64,
        RiscvLb,
        RiscvLbu,
        RiscvSb,
        RiscvLh,
        RiscvLhu,
        RiscvSh,
        RiscvLw,
        RiscvSw,
        RiscvLoadDouble,
        RiscvStoreDouble,
        RiscvStoreFloat,
        RiscvLoadFloat,
        RiscvStoreCompressTagged,
        RiscvLoadDecompressTaggedSigned,
        RiscvLoadDecompressTagged,
        RiscvS128LoadSplat,
        RiscvS128Load64ExtendS,
        RiscvS128Load64ExtendU,
        RiscvS128Load64Zero,
        RiscvS128Load32Zero,
        RiscvS128LoadLane,
        RiscvS128StoreLane,
        RiscvRvvLd,
        RiscvRvvSt,
        RiscvAdd64,
        RiscvAddOvf64,
        RiscvSub64,
        RiscvSubOvf64,
        RiscvMulHigh64,
        RiscvMulHighU64,
        RiscvMul64,
        RiscvMulOvf64,
        RiscvDiv64,
        RiscvDivU64,
        RiscvMod64,
        RiscvModU64,
        RiscvZeroExtendWord,
        RiscvSignExtendWord,
        RiscvClz64,
        RiscvCtz64,
        RiscvPopcnt64,
        RiscvShl64,
        RiscvShr64,
        RiscvSar64,
        RiscvRor64,
        RiscvFloat64RoundDown,
        RiscvFloat64RoundTruncate,
        RiscvFloat64RoundUp,
        RiscvFloat64RoundTiesEven,
        RiscvTruncLS,
        RiscvTruncLD,
        RiscvTruncUlS,
        RiscvTruncUlD,
        RiscvCvtSL,
        RiscvCvtSUl,
        RiscvCvtDL,
        RiscvCvtDUl,
        RiscvUsd,
        RiscvUlwu,
        RiscvBitcastDL,
        RiscvBitcastLD,
        RiscvByteSwap64,
        RiscvWord64AtomicAddUint64,
        RiscvWord64AtomicSubUint64,
        RiscvWord64AtomicAndUint64,
        RiscvWord64AtomicOrUint64,
        RiscvWord64AtomicXorUint64,
        RiscvWord64AtomicExchangeUint64,
        RiscvLoadDecodeSandboxedPointer,
        RiscvStoreEncodeSandboxedPointer,
        RiscvStoreIndirectPointer,
        RiscvAtomicLoadDecompressTaggedSigned,
        RiscvAtomicLoadDecompressTagged,
        RiscvLoadDecompressProtected,
        RiscvAtomicStoreCompressTagged,
        RiscvWord64AtomicCompareExchangeUint64,
        RiscvCmp32,
        RiscvCmpZero32,
        RiscvTst64,
        RiscvAddOvf,
        RiscvSubOvf,
        RiscvAddPair,
        RiscvSubPair,
        RiscvMulPair,
        RiscvAndPair,
        RiscvOrPair,
        RiscvXorPair,
        RiscvShlPair,
        RiscvShrPair,
        RiscvSarPair,
        RiscvWord32AtomicPairLoad,
        RiscvWord32AtomicPairStore,
        RiscvWord32AtomicPairAdd,
        RiscvWord32AtomicPairSub,
        RiscvWord32AtomicPairAnd,
        RiscvWord32AtomicPairOr,
        RiscvWord32AtomicPairXor,
        RiscvWord32AtomicPairExchange,
        RiscvWord32AtomicPairCompareExchange,
        RiscvAdd32,
        RiscvSub32,
        RiscvMul32,
        RiscvMulOvf32,
        RiscvMulHigh32,
        RiscvMulHighU32,
        RiscvDiv32,
        RiscvDivU32,
        RiscvMod32,
        RiscvModU32,
        RiscvAnd,
        RiscvAnd32,
        RiscvOr,
        RiscvOr32,
        RiscvXor,
        RiscvXor32,
        RiscvClz32,
        RiscvShl32,
        RiscvShr32,
        RiscvSar32,
        RiscvCtz32,
        RiscvPopcnt32,
        RiscvRor32,
        RiscvMov,
        RiscvTst32,
        RiscvCmp,
        RiscvCmpZero,
        RiscvCmpS,
        RiscvAddS,
        RiscvSubS,
        RiscvMulS,
        RiscvDivS,
        RiscvModS,
        RiscvAbsS,
        RiscvNegS,
        RiscvSqrtS,
        RiscvMaxS,
        RiscvMinS,
        RiscvCmpD,
        RiscvAddD,
        RiscvSubD,
        RiscvMulD,
        RiscvDivD,
        RiscvModD,
        RiscvAbsD,
        RiscvNegD,
        RiscvSqrtD,
        RiscvMaxD,
        RiscvMinD,
        RiscvFloat32RoundDown,
        RiscvFloat32RoundTruncate,
        RiscvFloat32RoundUp,
        RiscvFloat32RoundTiesEven,
        RiscvCvtSD,
        RiscvCvtDS,
        RiscvTruncWD,
        RiscvRoundWD,
        RiscvFloorWD,
        RiscvCeilWD,
        RiscvTruncWS,
        RiscvRoundWS,
        RiscvFloorWS,
        RiscvCeilWS,
        RiscvTruncUwD,
        RiscvTruncUwS,
        RiscvCvtDW,
        RiscvCvtSW,
        RiscvCvtSUw,
        RiscvCvtDUw,
        RiscvUlh,
        RiscvUlhu,
        RiscvUsh,
        RiscvUld,
        RiscvUlw,
        RiscvUsw,
        RiscvUStoreFloat,
        RiscvULoadFloat,
        RiscvULoadDouble,
        RiscvUStoreDouble,
        RiscvEnableDebugTrace,
        RiscvDisableDebugTrace,
        RiscvBitcastInt32ToFloat32,
        RiscvBitcastFloat32ToInt32,
        RiscvFloat64ExtractLowWord32,
        RiscvFloat64ExtractHighWord32,
        RiscvFloat64InsertLowWord32,
        RiscvFloat64InsertHighWord32,
        RiscvFloat32Max,
        RiscvFloat64Max,
        RiscvFloat32Min,
        RiscvFloat64Min,
        RiscvFloat64SilenceNaN,
        RiscvPush,
        RiscvPeek,
        RiscvByteSwap32,
        RiscvStoreToStackSlot,
        RiscvStackClaim,
        RiscvSignExtendByte,
        RiscvSignExtendShort,
        RiscvSync,
        RiscvAssertEqual,
        RiscvS128Const,
        RiscvS128Zero,
        RiscvS128AllOnes,
        RiscvI32x4ExtractLane,
        RiscvI32x4ReplaceLane,
        RiscvF64x2Abs,
        RiscvF32x4ExtractLane,
        RiscvF32x4ReplaceLane,
        RiscvF32x4SConvertI32x4,
        RiscvF32x4UConvertI32x4,
        RiscvI64x2SConvertI32x4Low,
        RiscvI64x2SConvertI32x4High,
        RiscvI64x2UConvertI32x4Low,
        RiscvI64x2UConvertI32x4High,
        RiscvI32x4Shl,
        RiscvI32x4ShrS,
        RiscvI32x4ShrU,
        RiscvF64x2Sqrt,
        RiscvF64x2ConvertLowI32x4S,
        RiscvF64x2ConvertLowI32x4U,
        RiscvF64x2PromoteLowF32x4,
        RiscvF64x2ExtractLane,
        RiscvF64x2ReplaceLane,
        RiscvF64x2Pmin,
        RiscvF64x2Pmax,
        RiscvF64x2Ceil,
        RiscvF64x2Floor,
        RiscvF64x2Trunc,
        RiscvF64x2NearestInt,
        RiscvI64x2SplatI32Pair,
        RiscvI64x2ExtractLane,
        RiscvI64x2ReplaceLane,
        RiscvI64x2ReplaceLaneI32Pair,
        RiscvI64x2Shl,
        RiscvI64x2ShrS,
        RiscvI64x2ShrU,
        RiscvF32x4Abs,
        RiscvF32x4Sqrt,
        RiscvF32x4Qfma,
        RiscvF32x4Qfms,
        RiscvF64x2Qfma,
        RiscvF64x2Qfms,
        RiscvF32x4Pmin,
        RiscvF32x4Pmax,
        RiscvF32x4DemoteF64x2Zero,
        RiscvF32x4Ceil,
        RiscvF32x4Floor,
        RiscvF32x4Trunc,
        RiscvF32x4NearestInt,
        RiscvI32x4SConvertF32x4,
        RiscvI32x4UConvertF32x4,
        RiscvI32x4TruncSatF64x2SZero,
        RiscvI32x4TruncSatF64x2UZero,
        RiscvI16x8ExtractLaneU,
        RiscvI16x8ExtractLaneS,
        RiscvI16x8ReplaceLane,
        RiscvI16x8Shl,
        RiscvI16x8ShrS,
        RiscvI16x8ShrU,
        RiscvI8x16ExtractLaneU,
        RiscvI8x16ExtractLaneS,
        RiscvI8x16ReplaceLane,
        RiscvI8x16Shl,
        RiscvI8x16ShrS,
        RiscvI8x16ShrU,
        RiscvI8x16RoundingAverageU,
        RiscvI8x16Popcnt,
        RiscvVnot,
        RiscvS128Select,
        RiscvV128AnyTrue,
        RiscvI8x16Shuffle,
        RiscvVmv,
        RiscvVandVv,
        RiscvVnotVv,
        RiscvVorVv,
        RiscvVxorVv,
        RiscvVwmul,
        RiscvVwmulu,
        RiscvVmvSx,
        RiscvVmvXs,
        RiscvVcompress,
        RiscvVaddVv,
        RiscvVsubVv,
        RiscvVwaddVv,
        RiscvVwadduVv,
        RiscvVwadduWx,
        RiscvVrgather,
        RiscvVslidedown,
        RiscvVAbs,
        RiscvVsll,
        RiscvVfmvVf,
        RiscvVnegVv,
        RiscvVfnegVv,
        RiscvVmaxuVv,
        RiscvVmax,
        RiscvVminuVv,
        RiscvVminsVv,
        RiscvVmulVv,
        RiscvVdivu,
        RiscvVmslt,
        RiscvVgtsVv,
        RiscvVgesVv,
        RiscvVgeuVv,
        RiscvVgtuVv,
        RiscvVeqVv,
        RiscvVneVv,
        RiscvVaddSatSVv,
        RiscvVaddSatUVv,
        RiscvVsubSatSVv,
        RiscvVsubSatUVv,
        RiscvVmfeqVv,
        RiscvVmfneVv,
        RiscvVmfleVv,
        RiscvVmfltVv,
        RiscvVfaddVv,
        RiscvVfsubVv,
        RiscvVfmulVv,
        RiscvVfdivVv,
        RiscvVfminVv,
        RiscvVfmaxVv,
        RiscvVmergeVx,
        RiscvVsmulVv,
        RiscvVnclipu,
        RiscvVnclip,
        RiscvVredminuVs,
        RiscvVAllTrue,
        RiscvVzextVf2,
        RiscvVsextVf2,
        RiscvAndn,
        RiscvOrn,
        RiscvXnor,
        RiscvClz,
        RiscvCtz,
        RiscvCpop,
        RiscvMax,
        RiscvMaxu,
        RiscvMin,
        RiscvMinu,
        RiscvSextb,
        RiscvSexth,
        RiscvZexth,
        RiscvRev8,
        RiscvClzw,
        RiscvCtzw,
        RiscvCpopw,
        RiscvAdduw,
        RiscvSh1adduw,
        RiscvSh2adduw,
        RiscvSh3adduw,
        RiscvSlliuw,
        RiscvBclr,
        RiscvBclri,
        RiscvBext,
        RiscvBexti,
        RiscvBinv,
        RiscvBinvi,
        RiscvBset,
        RiscvBseti,
    }

    #[derive(Debug, Copy, Clone, PartialEq, Eq)]
    pub enum AddressingMode {
        MRI,   /* [%r0 + K] */
        MRR,   /* [%r0 + %r1] */
        Root, /* [root + k] */
    }
}
}
