// Seed: 3462344217
module module_0;
  tri1 id_2;
  assign id_1 = -1;
  assign module_1.id_18 = 0;
  logic [7:0] id_3;
  tri0 id_4;
  assign id_2.id_4 = id_1;
  parameter id_5 = 1;
  assign id_3[-1] = id_2 / id_5;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    id_22 = -1'b0,
    input supply0 id_2,
    input tri0 id_3,
    output tri1 id_4,
    input wand id_5,
    input wire id_6,
    input tri id_7,
    input tri0 id_8,
    inout wor id_9,
    input supply0 id_10,
    output tri0 id_11,
    input tri0 id_12,
    input wand id_13,
    input wor id_14,
    input uwire id_15,
    output supply1 id_16,
    output wire id_17,
    input tri0 id_18,
    input tri1 id_19,
    input uwire id_20
);
  assign id_0 = id_13;
  module_0 modCall_1 ();
endmodule
