

================================================================
== Vitis HLS Report for 'fft_Pipeline_Reverse'
================================================================
* Date:           Fri Oct 21 22:25:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_hardware
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.081 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515|  5.150 us|  5.150 us|  515|  515|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Reverse  |      513|      513|         3|          1|          1|   512|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     22|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     80|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     164|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     164|    138|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U1  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U2  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U3  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U4  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  80|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln107_fu_484_p2   |         +|   0|  0|  12|          11|           2|
    |icmp_ln111_fu_458_p2  |      icmp|   0|  0|   8|           2|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  22|          14|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_temp_2  |   9|          2|   11|         22|
    |temp_fu_88               |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln111_reg_666                |   1|   0|    1|          0|
    |icmp_ln111_reg_666_pp0_iter1_reg  |   1|   0|    1|          0|
    |lshr_ln_reg_661                   |   8|   0|    8|          0|
    |lshr_ln_reg_661_pp0_iter1_reg     |   8|   0|    8|          0|
    |or_ln_reg_633                     |   2|   0|    2|          0|
    |temp_fu_88                        |  11|   0|   11|          0|
    |tmp_1_reg_748                     |  32|   0|   32|          0|
    |tmp_4_reg_736                     |  32|   0|   32|          0|
    |tmp_reg_730                       |  32|   0|   32|          0|
    |tmp_s_reg_742                     |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 164|   0|  164|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fft_Pipeline_Reverse|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fft_Pipeline_Reverse|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fft_Pipeline_Reverse|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fft_Pipeline_Reverse|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fft_Pipeline_Reverse|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fft_Pipeline_Reverse|  return value|
|X_R_0_address0       |  out|    8|   ap_memory|                 X_R_0|         array|
|X_R_0_ce0            |  out|    1|   ap_memory|                 X_R_0|         array|
|X_R_0_q0             |   in|   32|   ap_memory|                 X_R_0|         array|
|X_R_0_address1       |  out|    8|   ap_memory|                 X_R_0|         array|
|X_R_0_ce1            |  out|    1|   ap_memory|                 X_R_0|         array|
|X_R_0_q1             |   in|   32|   ap_memory|                 X_R_0|         array|
|X_R_1_address0       |  out|    8|   ap_memory|                 X_R_1|         array|
|X_R_1_ce0            |  out|    1|   ap_memory|                 X_R_1|         array|
|X_R_1_q0             |   in|   32|   ap_memory|                 X_R_1|         array|
|X_R_1_address1       |  out|    8|   ap_memory|                 X_R_1|         array|
|X_R_1_ce1            |  out|    1|   ap_memory|                 X_R_1|         array|
|X_R_1_q1             |   in|   32|   ap_memory|                 X_R_1|         array|
|X_R_2_address0       |  out|    8|   ap_memory|                 X_R_2|         array|
|X_R_2_ce0            |  out|    1|   ap_memory|                 X_R_2|         array|
|X_R_2_q0             |   in|   32|   ap_memory|                 X_R_2|         array|
|X_R_2_address1       |  out|    8|   ap_memory|                 X_R_2|         array|
|X_R_2_ce1            |  out|    1|   ap_memory|                 X_R_2|         array|
|X_R_2_q1             |   in|   32|   ap_memory|                 X_R_2|         array|
|X_R_3_address0       |  out|    8|   ap_memory|                 X_R_3|         array|
|X_R_3_ce0            |  out|    1|   ap_memory|                 X_R_3|         array|
|X_R_3_q0             |   in|   32|   ap_memory|                 X_R_3|         array|
|X_R_3_address1       |  out|    8|   ap_memory|                 X_R_3|         array|
|X_R_3_ce1            |  out|    1|   ap_memory|                 X_R_3|         array|
|X_R_3_q1             |   in|   32|   ap_memory|                 X_R_3|         array|
|Stage0_R_1_address0  |  out|    8|   ap_memory|            Stage0_R_1|         array|
|Stage0_R_1_ce0       |  out|    1|   ap_memory|            Stage0_R_1|         array|
|Stage0_R_1_we0       |  out|    1|   ap_memory|            Stage0_R_1|         array|
|Stage0_R_1_d0        |  out|   32|   ap_memory|            Stage0_R_1|         array|
|Stage0_R_3_address0  |  out|    8|   ap_memory|            Stage0_R_3|         array|
|Stage0_R_3_ce0       |  out|    1|   ap_memory|            Stage0_R_3|         array|
|Stage0_R_3_we0       |  out|    1|   ap_memory|            Stage0_R_3|         array|
|Stage0_R_3_d0        |  out|   32|   ap_memory|            Stage0_R_3|         array|
|Stage0_I_1_address0  |  out|    8|   ap_memory|            Stage0_I_1|         array|
|Stage0_I_1_ce0       |  out|    1|   ap_memory|            Stage0_I_1|         array|
|Stage0_I_1_we0       |  out|    1|   ap_memory|            Stage0_I_1|         array|
|Stage0_I_1_d0        |  out|   32|   ap_memory|            Stage0_I_1|         array|
|X_I_0_address0       |  out|    8|   ap_memory|                 X_I_0|         array|
|X_I_0_ce0            |  out|    1|   ap_memory|                 X_I_0|         array|
|X_I_0_q0             |   in|   32|   ap_memory|                 X_I_0|         array|
|X_I_0_address1       |  out|    8|   ap_memory|                 X_I_0|         array|
|X_I_0_ce1            |  out|    1|   ap_memory|                 X_I_0|         array|
|X_I_0_q1             |   in|   32|   ap_memory|                 X_I_0|         array|
|X_I_1_address0       |  out|    8|   ap_memory|                 X_I_1|         array|
|X_I_1_ce0            |  out|    1|   ap_memory|                 X_I_1|         array|
|X_I_1_q0             |   in|   32|   ap_memory|                 X_I_1|         array|
|X_I_1_address1       |  out|    8|   ap_memory|                 X_I_1|         array|
|X_I_1_ce1            |  out|    1|   ap_memory|                 X_I_1|         array|
|X_I_1_q1             |   in|   32|   ap_memory|                 X_I_1|         array|
|X_I_2_address0       |  out|    8|   ap_memory|                 X_I_2|         array|
|X_I_2_ce0            |  out|    1|   ap_memory|                 X_I_2|         array|
|X_I_2_q0             |   in|   32|   ap_memory|                 X_I_2|         array|
|X_I_2_address1       |  out|    8|   ap_memory|                 X_I_2|         array|
|X_I_2_ce1            |  out|    1|   ap_memory|                 X_I_2|         array|
|X_I_2_q1             |   in|   32|   ap_memory|                 X_I_2|         array|
|X_I_3_address0       |  out|    8|   ap_memory|                 X_I_3|         array|
|X_I_3_ce0            |  out|    1|   ap_memory|                 X_I_3|         array|
|X_I_3_q0             |   in|   32|   ap_memory|                 X_I_3|         array|
|X_I_3_address1       |  out|    8|   ap_memory|                 X_I_3|         array|
|X_I_3_ce1            |  out|    1|   ap_memory|                 X_I_3|         array|
|X_I_3_q1             |   in|   32|   ap_memory|                 X_I_3|         array|
|Stage0_R_address0    |  out|    8|   ap_memory|              Stage0_R|         array|
|Stage0_R_ce0         |  out|    1|   ap_memory|              Stage0_R|         array|
|Stage0_R_we0         |  out|    1|   ap_memory|              Stage0_R|         array|
|Stage0_R_d0          |  out|   32|   ap_memory|              Stage0_R|         array|
|Stage0_R_2_address0  |  out|    8|   ap_memory|            Stage0_R_2|         array|
|Stage0_R_2_ce0       |  out|    1|   ap_memory|            Stage0_R_2|         array|
|Stage0_R_2_we0       |  out|    1|   ap_memory|            Stage0_R_2|         array|
|Stage0_R_2_d0        |  out|   32|   ap_memory|            Stage0_R_2|         array|
|Stage0_I_address0    |  out|    8|   ap_memory|              Stage0_I|         array|
|Stage0_I_ce0         |  out|    1|   ap_memory|              Stage0_I|         array|
|Stage0_I_we0         |  out|    1|   ap_memory|              Stage0_I|         array|
|Stage0_I_d0          |  out|   32|   ap_memory|              Stage0_I|         array|
|Stage0_I_2_address0  |  out|    8|   ap_memory|            Stage0_I_2|         array|
|Stage0_I_2_ce0       |  out|    1|   ap_memory|            Stage0_I_2|         array|
|Stage0_I_2_we0       |  out|    1|   ap_memory|            Stage0_I_2|         array|
|Stage0_I_2_d0        |  out|   32|   ap_memory|            Stage0_I_2|         array|
|Stage0_I_3_address0  |  out|    8|   ap_memory|            Stage0_I_3|         array|
|Stage0_I_3_ce0       |  out|    1|   ap_memory|            Stage0_I_3|         array|
|Stage0_I_3_we0       |  out|    1|   ap_memory|            Stage0_I_3|         array|
|Stage0_I_3_d0        |  out|   32|   ap_memory|            Stage0_I_3|         array|
+---------------------+-----+-----+------------+----------------------+--------------+

