

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Tue May 06 17:41:42 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000FE0                     bsr             equ	4064
    49   000FE9                     fsr0            equ	4073
    50   000FEA                     fsr0h           equ	4074
    51   000FE9                     fsr0l           equ	4073
    52   000FE1                     fsr1            equ	4065
    53   000FE2                     fsr1h           equ	4066
    54   000FE1                     fsr1l           equ	4065
    55   000FD9                     fsr2            equ	4057
    56   000FDA                     fsr2h           equ	4058
    57   000FD9                     fsr2l           equ	4057
    58   000FEF                     indf0           equ	4079
    59   000FE7                     indf1           equ	4071
    60   000FDF                     indf2           equ	4063
    61   000FF2                     intcon          equ	4082
    62   000000                     nvmcon          equ	0
    63   000FF9                     pcl             equ	4089
    64   000FFA                     pclath          equ	4090
    65   000FFB                     pclatu          equ	4091
    66   000FEB                     plusw0          equ	4075
    67   000FE3                     plusw1          equ	4067
    68   000FDB                     plusw2          equ	4059
    69   000FED                     postdec0        equ	4077
    70   000FE5                     postdec1        equ	4069
    71   000FDD                     postdec2        equ	4061
    72   000FEE                     postinc0        equ	4078
    73   000FE6                     postinc1        equ	4070
    74   000FDE                     postinc2        equ	4062
    75   000FEC                     preinc0         equ	4076
    76   000FE4                     preinc1         equ	4068
    77   000FDC                     preinc2         equ	4060
    78   000FF3                     prod            equ	4083
    79   000FF4                     prodh           equ	4084
    80   000FF3                     prodl           equ	4083
    81   000FD8                     status          equ	4056
    82   000FF5                     tablat          equ	4085
    83   000FF6                     tblptr          equ	4086
    84   000FF7                     tblptrh         equ	4087
    85   000FF6                     tblptrl         equ	4086
    86   000FF8                     tblptru         equ	4088
    87   000FFD                     tosl            equ	4093
    88   000FE8                     wreg            equ	4072
    89   000F62                     SPPDATA         equ	3938	;# 
    90   000F63                     SPPCFG          equ	3939	;# 
    91   000F64                     SPPEPS          equ	3940	;# 
    92   000F65                     SPPCON          equ	3941	;# 
    93   000F66                     UFRM            equ	3942	;# 
    94   000F66                     UFRML           equ	3942	;# 
    95   000F67                     UFRMH           equ	3943	;# 
    96   000F68                     UIR             equ	3944	;# 
    97   000F69                     UIE             equ	3945	;# 
    98   000F6A                     UEIR            equ	3946	;# 
    99   000F6B                     UEIE            equ	3947	;# 
   100   000F6C                     USTAT           equ	3948	;# 
   101   000F6D                     UCON            equ	3949	;# 
   102   000F6E                     UADDR           equ	3950	;# 
   103   000F6F                     UCFG            equ	3951	;# 
   104   000F70                     UEP0            equ	3952	;# 
   105   000F71                     UEP1            equ	3953	;# 
   106   000F72                     UEP2            equ	3954	;# 
   107   000F73                     UEP3            equ	3955	;# 
   108   000F74                     UEP4            equ	3956	;# 
   109   000F75                     UEP5            equ	3957	;# 
   110   000F76                     UEP6            equ	3958	;# 
   111   000F77                     UEP7            equ	3959	;# 
   112   000F78                     UEP8            equ	3960	;# 
   113   000F79                     UEP9            equ	3961	;# 
   114   000F7A                     UEP10           equ	3962	;# 
   115   000F7B                     UEP11           equ	3963	;# 
   116   000F7C                     UEP12           equ	3964	;# 
   117   000F7D                     UEP13           equ	3965	;# 
   118   000F7E                     UEP14           equ	3966	;# 
   119   000F7F                     UEP15           equ	3967	;# 
   120   000F80                     PORTA           equ	3968	;# 
   121   000F81                     PORTB           equ	3969	;# 
   122   000F82                     PORTC           equ	3970	;# 
   123   000F83                     PORTD           equ	3971	;# 
   124   000F84                     PORTE           equ	3972	;# 
   125   000F89                     LATA            equ	3977	;# 
   126   000F8A                     LATB            equ	3978	;# 
   127   000F8B                     LATC            equ	3979	;# 
   128   000F8C                     LATD            equ	3980	;# 
   129   000F8D                     LATE            equ	3981	;# 
   130   000F92                     TRISA           equ	3986	;# 
   131   000F92                     DDRA            equ	3986	;# 
   132   000F93                     TRISB           equ	3987	;# 
   133   000F93                     DDRB            equ	3987	;# 
   134   000F94                     TRISC           equ	3988	;# 
   135   000F94                     DDRC            equ	3988	;# 
   136   000F95                     TRISD           equ	3989	;# 
   137   000F95                     DDRD            equ	3989	;# 
   138   000F96                     TRISE           equ	3990	;# 
   139   000F96                     DDRE            equ	3990	;# 
   140   000F9B                     OSCTUNE         equ	3995	;# 
   141   000F9D                     PIE1            equ	3997	;# 
   142   000F9E                     PIR1            equ	3998	;# 
   143   000F9F                     IPR1            equ	3999	;# 
   144   000FA0                     PIE2            equ	4000	;# 
   145   000FA1                     PIR2            equ	4001	;# 
   146   000FA2                     IPR2            equ	4002	;# 
   147   000FA6                     EECON1          equ	4006	;# 
   148   000FA7                     EECON2          equ	4007	;# 
   149   000FA8                     EEDATA          equ	4008	;# 
   150   000FA9                     EEADR           equ	4009	;# 
   151   000FAB                     RCSTA           equ	4011	;# 
   152   000FAB                     RCSTA1          equ	4011	;# 
   153   000FAC                     TXSTA           equ	4012	;# 
   154   000FAC                     TXSTA1          equ	4012	;# 
   155   000FAD                     TXREG           equ	4013	;# 
   156   000FAD                     TXREG1          equ	4013	;# 
   157   000FAE                     RCREG           equ	4014	;# 
   158   000FAE                     RCREG1          equ	4014	;# 
   159   000FAF                     SPBRG           equ	4015	;# 
   160   000FAF                     SPBRG1          equ	4015	;# 
   161   000FB0                     SPBRGH          equ	4016	;# 
   162   000FB1                     T3CON           equ	4017	;# 
   163   000FB2                     TMR3            equ	4018	;# 
   164   000FB2                     TMR3L           equ	4018	;# 
   165   000FB3                     TMR3H           equ	4019	;# 
   166   000FB4                     CMCON           equ	4020	;# 
   167   000FB5                     CVRCON          equ	4021	;# 
   168   000FB6                     ECCP1AS         equ	4022	;# 
   169   000FB6                     CCP1AS          equ	4022	;# 
   170   000FB7                     ECCP1DEL        equ	4023	;# 
   171   000FB7                     CCP1DEL         equ	4023	;# 
   172   000FB8                     BAUDCON         equ	4024	;# 
   173   000FB8                     BAUDCTL         equ	4024	;# 
   174   000FBA                     CCP2CON         equ	4026	;# 
   175   000FBB                     CCPR2           equ	4027	;# 
   176   000FBB                     CCPR2L          equ	4027	;# 
   177   000FBC                     CCPR2H          equ	4028	;# 
   178   000FBD                     CCP1CON         equ	4029	;# 
   179   000FBD                     ECCP1CON        equ	4029	;# 
   180   000FBE                     CCPR1           equ	4030	;# 
   181   000FBE                     CCPR1L          equ	4030	;# 
   182   000FBF                     CCPR1H          equ	4031	;# 
   183   000FC0                     ADCON2          equ	4032	;# 
   184   000FC1                     ADCON1          equ	4033	;# 
   185   000FC2                     ADCON0          equ	4034	;# 
   186   000FC3                     ADRES           equ	4035	;# 
   187   000FC3                     ADRESL          equ	4035	;# 
   188   000FC4                     ADRESH          equ	4036	;# 
   189   000FC5                     SSPCON2         equ	4037	;# 
   190   000FC6                     SSPCON1         equ	4038	;# 
   191   000FC7                     SSPSTAT         equ	4039	;# 
   192   000FC8                     SSPADD          equ	4040	;# 
   193   000FC9                     SSPBUF          equ	4041	;# 
   194   000FCA                     T2CON           equ	4042	;# 
   195   000FCB                     PR2             equ	4043	;# 
   196   000FCB                     MEMCON          equ	4043	;# 
   197   000FCC                     TMR2            equ	4044	;# 
   198   000FCD                     T1CON           equ	4045	;# 
   199   000FCE                     TMR1            equ	4046	;# 
   200   000FCE                     TMR1L           equ	4046	;# 
   201   000FCF                     TMR1H           equ	4047	;# 
   202   000FD0                     RCON            equ	4048	;# 
   203   000FD1                     WDTCON          equ	4049	;# 
   204   000FD2                     HLVDCON         equ	4050	;# 
   205   000FD2                     LVDCON          equ	4050	;# 
   206   000FD3                     OSCCON          equ	4051	;# 
   207   000FD5                     T0CON           equ	4053	;# 
   208   000FD6                     TMR0            equ	4054	;# 
   209   000FD6                     TMR0L           equ	4054	;# 
   210   000FD7                     TMR0H           equ	4055	;# 
   211   000FD8                     STATUS          equ	4056	;# 
   212   000FD9                     FSR2            equ	4057	;# 
   213   000FD9                     FSR2L           equ	4057	;# 
   214   000FDA                     FSR2H           equ	4058	;# 
   215   000FDB                     PLUSW2          equ	4059	;# 
   216   000FDC                     PREINC2         equ	4060	;# 
   217   000FDD                     POSTDEC2        equ	4061	;# 
   218   000FDE                     POSTINC2        equ	4062	;# 
   219   000FDF                     INDF2           equ	4063	;# 
   220   000FE0                     BSR             equ	4064	;# 
   221   000FE1                     FSR1            equ	4065	;# 
   222   000FE1                     FSR1L           equ	4065	;# 
   223   000FE2                     FSR1H           equ	4066	;# 
   224   000FE3                     PLUSW1          equ	4067	;# 
   225   000FE4                     PREINC1         equ	4068	;# 
   226   000FE5                     POSTDEC1        equ	4069	;# 
   227   000FE6                     POSTINC1        equ	4070	;# 
   228   000FE7                     INDF1           equ	4071	;# 
   229   000FE8                     WREG            equ	4072	;# 
   230   000FE9                     FSR0            equ	4073	;# 
   231   000FE9                     FSR0L           equ	4073	;# 
   232   000FEA                     FSR0H           equ	4074	;# 
   233   000FEB                     PLUSW0          equ	4075	;# 
   234   000FEC                     PREINC0         equ	4076	;# 
   235   000FED                     POSTDEC0        equ	4077	;# 
   236   000FEE                     POSTINC0        equ	4078	;# 
   237   000FEF                     INDF0           equ	4079	;# 
   238   000FF0                     INTCON3         equ	4080	;# 
   239   000FF1                     INTCON2         equ	4081	;# 
   240   000FF2                     INTCON          equ	4082	;# 
   241   000FF3                     PROD            equ	4083	;# 
   242   000FF3                     PRODL           equ	4083	;# 
   243   000FF4                     PRODH           equ	4084	;# 
   244   000FF5                     TABLAT          equ	4085	;# 
   245   000FF6                     TBLPTR          equ	4086	;# 
   246   000FF6                     TBLPTRL         equ	4086	;# 
   247   000FF7                     TBLPTRH         equ	4087	;# 
   248   000FF8                     TBLPTRU         equ	4088	;# 
   249   000FF9                     PCLAT           equ	4089	;# 
   250   000FF9                     PC              equ	4089	;# 
   251   000FF9                     PCL             equ	4089	;# 
   252   000FFA                     PCLATH          equ	4090	;# 
   253   000FFB                     PCLATU          equ	4091	;# 
   254   000FFC                     STKPTR          equ	4092	;# 
   255   000FFD                     TOS             equ	4093	;# 
   256   000FFD                     TOSL            equ	4093	;# 
   257   000FFE                     TOSH            equ	4094	;# 
   258   000FFF                     TOSU            equ	4095	;# 
   259   000F62                     SPPDATA         equ	3938	;# 
   260   000F63                     SPPCFG          equ	3939	;# 
   261   000F64                     SPPEPS          equ	3940	;# 
   262   000F65                     SPPCON          equ	3941	;# 
   263   000F66                     UFRM            equ	3942	;# 
   264   000F66                     UFRML           equ	3942	;# 
   265   000F67                     UFRMH           equ	3943	;# 
   266   000F68                     UIR             equ	3944	;# 
   267   000F69                     UIE             equ	3945	;# 
   268   000F6A                     UEIR            equ	3946	;# 
   269   000F6B                     UEIE            equ	3947	;# 
   270   000F6C                     USTAT           equ	3948	;# 
   271   000F6D                     UCON            equ	3949	;# 
   272   000F6E                     UADDR           equ	3950	;# 
   273   000F6F                     UCFG            equ	3951	;# 
   274   000F70                     UEP0            equ	3952	;# 
   275   000F71                     UEP1            equ	3953	;# 
   276   000F72                     UEP2            equ	3954	;# 
   277   000F73                     UEP3            equ	3955	;# 
   278   000F74                     UEP4            equ	3956	;# 
   279   000F75                     UEP5            equ	3957	;# 
   280   000F76                     UEP6            equ	3958	;# 
   281   000F77                     UEP7            equ	3959	;# 
   282   000F78                     UEP8            equ	3960	;# 
   283   000F79                     UEP9            equ	3961	;# 
   284   000F7A                     UEP10           equ	3962	;# 
   285   000F7B                     UEP11           equ	3963	;# 
   286   000F7C                     UEP12           equ	3964	;# 
   287   000F7D                     UEP13           equ	3965	;# 
   288   000F7E                     UEP14           equ	3966	;# 
   289   000F7F                     UEP15           equ	3967	;# 
   290   000F80                     PORTA           equ	3968	;# 
   291   000F81                     PORTB           equ	3969	;# 
   292   000F82                     PORTC           equ	3970	;# 
   293   000F83                     PORTD           equ	3971	;# 
   294   000F84                     PORTE           equ	3972	;# 
   295   000F89                     LATA            equ	3977	;# 
   296   000F8A                     LATB            equ	3978	;# 
   297   000F8B                     LATC            equ	3979	;# 
   298   000F8C                     LATD            equ	3980	;# 
   299   000F8D                     LATE            equ	3981	;# 
   300   000F92                     TRISA           equ	3986	;# 
   301   000F92                     DDRA            equ	3986	;# 
   302   000F93                     TRISB           equ	3987	;# 
   303   000F93                     DDRB            equ	3987	;# 
   304   000F94                     TRISC           equ	3988	;# 
   305   000F94                     DDRC            equ	3988	;# 
   306   000F95                     TRISD           equ	3989	;# 
   307   000F95                     DDRD            equ	3989	;# 
   308   000F96                     TRISE           equ	3990	;# 
   309   000F96                     DDRE            equ	3990	;# 
   310   000F9B                     OSCTUNE         equ	3995	;# 
   311   000F9D                     PIE1            equ	3997	;# 
   312   000F9E                     PIR1            equ	3998	;# 
   313   000F9F                     IPR1            equ	3999	;# 
   314   000FA0                     PIE2            equ	4000	;# 
   315   000FA1                     PIR2            equ	4001	;# 
   316   000FA2                     IPR2            equ	4002	;# 
   317   000FA6                     EECON1          equ	4006	;# 
   318   000FA7                     EECON2          equ	4007	;# 
   319   000FA8                     EEDATA          equ	4008	;# 
   320   000FA9                     EEADR           equ	4009	;# 
   321   000FAB                     RCSTA           equ	4011	;# 
   322   000FAB                     RCSTA1          equ	4011	;# 
   323   000FAC                     TXSTA           equ	4012	;# 
   324   000FAC                     TXSTA1          equ	4012	;# 
   325   000FAD                     TXREG           equ	4013	;# 
   326   000FAD                     TXREG1          equ	4013	;# 
   327   000FAE                     RCREG           equ	4014	;# 
   328   000FAE                     RCREG1          equ	4014	;# 
   329   000FAF                     SPBRG           equ	4015	;# 
   330   000FAF                     SPBRG1          equ	4015	;# 
   331   000FB0                     SPBRGH          equ	4016	;# 
   332   000FB1                     T3CON           equ	4017	;# 
   333   000FB2                     TMR3            equ	4018	;# 
   334   000FB2                     TMR3L           equ	4018	;# 
   335   000FB3                     TMR3H           equ	4019	;# 
   336   000FB4                     CMCON           equ	4020	;# 
   337   000FB5                     CVRCON          equ	4021	;# 
   338   000FB6                     ECCP1AS         equ	4022	;# 
   339   000FB6                     CCP1AS          equ	4022	;# 
   340   000FB7                     ECCP1DEL        equ	4023	;# 
   341   000FB7                     CCP1DEL         equ	4023	;# 
   342   000FB8                     BAUDCON         equ	4024	;# 
   343   000FB8                     BAUDCTL         equ	4024	;# 
   344   000FBA                     CCP2CON         equ	4026	;# 
   345   000FBB                     CCPR2           equ	4027	;# 
   346   000FBB                     CCPR2L          equ	4027	;# 
   347   000FBC                     CCPR2H          equ	4028	;# 
   348   000FBD                     CCP1CON         equ	4029	;# 
   349   000FBD                     ECCP1CON        equ	4029	;# 
   350   000FBE                     CCPR1           equ	4030	;# 
   351   000FBE                     CCPR1L          equ	4030	;# 
   352   000FBF                     CCPR1H          equ	4031	;# 
   353   000FC0                     ADCON2          equ	4032	;# 
   354   000FC1                     ADCON1          equ	4033	;# 
   355   000FC2                     ADCON0          equ	4034	;# 
   356   000FC3                     ADRES           equ	4035	;# 
   357   000FC3                     ADRESL          equ	4035	;# 
   358   000FC4                     ADRESH          equ	4036	;# 
   359   000FC5                     SSPCON2         equ	4037	;# 
   360   000FC6                     SSPCON1         equ	4038	;# 
   361   000FC7                     SSPSTAT         equ	4039	;# 
   362   000FC8                     SSPADD          equ	4040	;# 
   363   000FC9                     SSPBUF          equ	4041	;# 
   364   000FCA                     T2CON           equ	4042	;# 
   365   000FCB                     PR2             equ	4043	;# 
   366   000FCB                     MEMCON          equ	4043	;# 
   367   000FCC                     TMR2            equ	4044	;# 
   368   000FCD                     T1CON           equ	4045	;# 
   369   000FCE                     TMR1            equ	4046	;# 
   370   000FCE                     TMR1L           equ	4046	;# 
   371   000FCF                     TMR1H           equ	4047	;# 
   372   000FD0                     RCON            equ	4048	;# 
   373   000FD1                     WDTCON          equ	4049	;# 
   374   000FD2                     HLVDCON         equ	4050	;# 
   375   000FD2                     LVDCON          equ	4050	;# 
   376   000FD3                     OSCCON          equ	4051	;# 
   377   000FD5                     T0CON           equ	4053	;# 
   378   000FD6                     TMR0            equ	4054	;# 
   379   000FD6                     TMR0L           equ	4054	;# 
   380   000FD7                     TMR0H           equ	4055	;# 
   381   000FD8                     STATUS          equ	4056	;# 
   382   000FD9                     FSR2            equ	4057	;# 
   383   000FD9                     FSR2L           equ	4057	;# 
   384   000FDA                     FSR2H           equ	4058	;# 
   385   000FDB                     PLUSW2          equ	4059	;# 
   386   000FDC                     PREINC2         equ	4060	;# 
   387   000FDD                     POSTDEC2        equ	4061	;# 
   388   000FDE                     POSTINC2        equ	4062	;# 
   389   000FDF                     INDF2           equ	4063	;# 
   390   000FE0                     BSR             equ	4064	;# 
   391   000FE1                     FSR1            equ	4065	;# 
   392   000FE1                     FSR1L           equ	4065	;# 
   393   000FE2                     FSR1H           equ	4066	;# 
   394   000FE3                     PLUSW1          equ	4067	;# 
   395   000FE4                     PREINC1         equ	4068	;# 
   396   000FE5                     POSTDEC1        equ	4069	;# 
   397   000FE6                     POSTINC1        equ	4070	;# 
   398   000FE7                     INDF1           equ	4071	;# 
   399   000FE8                     WREG            equ	4072	;# 
   400   000FE9                     FSR0            equ	4073	;# 
   401   000FE9                     FSR0L           equ	4073	;# 
   402   000FEA                     FSR0H           equ	4074	;# 
   403   000FEB                     PLUSW0          equ	4075	;# 
   404   000FEC                     PREINC0         equ	4076	;# 
   405   000FED                     POSTDEC0        equ	4077	;# 
   406   000FEE                     POSTINC0        equ	4078	;# 
   407   000FEF                     INDF0           equ	4079	;# 
   408   000FF0                     INTCON3         equ	4080	;# 
   409   000FF1                     INTCON2         equ	4081	;# 
   410   000FF2                     INTCON          equ	4082	;# 
   411   000FF3                     PROD            equ	4083	;# 
   412   000FF3                     PRODL           equ	4083	;# 
   413   000FF4                     PRODH           equ	4084	;# 
   414   000FF5                     TABLAT          equ	4085	;# 
   415   000FF6                     TBLPTR          equ	4086	;# 
   416   000FF6                     TBLPTRL         equ	4086	;# 
   417   000FF7                     TBLPTRH         equ	4087	;# 
   418   000FF8                     TBLPTRU         equ	4088	;# 
   419   000FF9                     PCLAT           equ	4089	;# 
   420   000FF9                     PC              equ	4089	;# 
   421   000FF9                     PCL             equ	4089	;# 
   422   000FFA                     PCLATH          equ	4090	;# 
   423   000FFB                     PCLATU          equ	4091	;# 
   424   000FFC                     STKPTR          equ	4092	;# 
   425   000FFD                     TOS             equ	4093	;# 
   426   000FFD                     TOSL            equ	4093	;# 
   427   000FFE                     TOSH            equ	4094	;# 
   428   000FFF                     TOSU            equ	4095	;# 
   429   007D5C                     _CREN           set	32092
   430   007CF5                     _RCIF           set	31989
   431   007CF4                     _TXIF           set	31988
   432   007CA7                     _TRISC7         set	31911
   433   007CA6                     _TRISC6         set	31910
   434   000F93                     _TRISBbits      set	3987
   435   000FAE                     _RCREG          set	4014
   436   000FAB                     _RCSTAbits      set	4011
   437   000FAD                     _TXREG          set	4013
   438   000FAB                     _RCSTA          set	4011
   439   000FAC                     _TXSTA          set	4012
   440   000FAF                     _SPBRG          set	4015
   441   000F8C                     _LATDbits       set	3980
   442   000F81                     _PORTBbits      set	3969
   443   000F8A                     _LATBbits       set	3978
   444   000F93                     _TRISB          set	3987
   445   000F95                     _TRISD          set	3989
   446   000FD3                     _OSCCON         set	4051
   447                           
   448                           ; #config settings
   449                           
   450                           	psect	cinit
   451   00085A                     __pcinit:
   452                           	callstack 0
   453   00085A                     start_initialization:
   454                           	callstack 0
   455   00085A                     __initialization:
   456                           	callstack 0
   457   00085A                     end_of_initialization:
   458                           	callstack 0
   459   00085A                     __end_of__initialization:
   460                           	callstack 0
   461   00085A  0100               	movlb	0
   462   00085C  EF01  F004         	goto	_main	;jump to C main() function
   463                           
   464                           	psect	cstackCOMRAM
   465   000001                     __pcstackCOMRAM:
   466                           	callstack 0
   467   000001                     ??_main:
   468                           
   469                           ; 1 bytes @ 0x0
   470   000001                     	ds	1
   471                           
   472 ;;
   473 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   474 ;;
   475 ;; *************** function _main *****************
   476 ;; Defined at:
   477 ;;		line 7 in file "MAIN.c"
   478 ;; Parameters:    Size  Location     Type
   479 ;;		None
   480 ;; Auto vars:     Size  Location     Type
   481 ;;		None
   482 ;; Return value:  Size  Location     Type
   483 ;;                  1    wreg      void 
   484 ;; Registers used:
   485 ;;		wreg, status,2, status,0
   486 ;; Tracked objects:
   487 ;;		On entry : 0/0
   488 ;;		On exit  : 0/0
   489 ;;		Unchanged: 0/0
   490 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   491 ;;      Params:         0       0       0       0       0       0       0       0       0
   492 ;;      Locals:         0       0       0       0       0       0       0       0       0
   493 ;;      Temps:          1       0       0       0       0       0       0       0       0
   494 ;;      Totals:         1       0       0       0       0       0       0       0       0
   495 ;;Total ram usage:        1 bytes
   496 ;; This function calls:
   497 ;;		Nothing
   498 ;; This function is called by:
   499 ;;		Startup code after reset
   500 ;; This function uses a non-reentrant model
   501 ;;
   502                           
   503                           	psect	text0
   504   000802                     __ptext0:
   505                           	callstack 0
   506   000802                     _main:
   507                           	callstack 31
   508   000802                     
   509                           ;MAIN.c: 9:     OSCCON = 0x72;
   510   000802  0E72               	movlw	114
   511   000804  6ED3               	movwf	211,c	;volatile
   512   000806                     
   513                           ;MAIN.c: 10:     TRISD = 0x00;
   514   000806  6A95               	clrf	149,c	;volatile
   515                           
   516                           ;MAIN.c: 11:     TRISB = 0x02;
   517   000808  0E02               	movlw	2
   518   00080A  6E93               	movwf	147,c	;volatile
   519   00080C                     
   520                           ;MAIN.c: 12:     LATBbits.LATB0 = 1;
   521   00080C  808A               	bsf	138,0,c	;volatile
   522   00080E                     l804:
   523                           
   524                           ;MAIN.c: 16:         if(PORTBbits.RB1 == 0) {
   525   00080E  B281               	btfsc	129,1,c	;volatile
   526   000810  EF0C  F004         	goto	u41
   527   000814  EF0E  F004         	goto	u40
   528   000818                     u41:
   529   000818  EF07  F004         	goto	l804
   530   00081C                     u40:
   531   00081C                     
   532                           ;MAIN.c: 17:             _delay((unsigned long)((104)*(8000000/4000000.0)));
   533   00081C  0E45               	movlw	69
   534   00081E                     u157:
   535   00081E  2EE8               	decfsz	wreg,f,c
   536   000820  D7FE               	bra	u157
   537   000822  0000               	nop	
   538   000824                     
   539                           ;MAIN.c: 20:             LATDbits.LATD0 = !LATDbits.LATD0;
   540   000824  A08C               	btfss	140,0,c	;volatile
   541   000826  EF17  F004         	goto	u51
   542   00082A  EF1B  F004         	goto	u50
   543   00082E                     u51:
   544   00082E  6A01               	clrf	??_main^0,c
   545   000830  2A01               	incf	??_main^0,f,c
   546   000832  EF1C  F004         	goto	u68
   547   000836                     u50:
   548   000836  6A01               	clrf	??_main^0,c
   549   000838                     u68:
   550   000838  508C               	movf	140,w,c	;volatile
   551   00083A  1801               	xorwf	??_main^0,w,c
   552   00083C  0BFE               	andlw	-2
   553   00083E  1801               	xorwf	??_main^0,w,c
   554   000840  6E8C               	movwf	140,c	;volatile
   555   000842                     
   556                           ;MAIN.c: 23:             _delay((unsigned long)((1040)*(8000000/4000000.0)));
   557   000842  0E03               	movlw	3
   558   000844  6E01               	movwf	??_main^0,c
   559   000846  0EB2               	movlw	178
   560   000848                     u167:
   561   000848  2EE8               	decfsz	wreg,f,c
   562   00084A  D7FE               	bra	u167
   563   00084C  2E01               	decfsz	??_main^0,f,c
   564   00084E  D7FC               	bra	u167
   565   000850  D000               	nop2	
   566   000852  EF07  F004         	goto	l804
   567   000856  EFFE  F03F         	goto	start
   568   00085A                     __end_of_main:
   569                           	callstack 0
   570                           
   571                           	psect	smallconst
   572   000800                     __psmallconst:
   573                           	callstack 0
   574   000800  00                 	db	0
   575   000801  00                 	db	0	; dummy byte at the end
   576   000800                     __smallconst    set	__psmallconst
   577   000800                     __mediumconst   set	__psmallconst
   578   000000                     __activetblptr  equ	0
   579                           
   580                           	psect	rparam
   581   000001                     ___rparam_used  equ	1
   582   000000                     ___param_bank   equ	0
   583   000000                     __Lparam        equ	__Lrparam
   584   000000                     __Hparam        equ	__Hrparam
   585                           
   586                           	psect	idloc
   587                           
   588                           ;Config register IDLOC0 @ 0x200000
   589                           ;	unspecified, using default values
   590   200000                     	org	2097152
   591   200000  FF                 	db	255
   592                           
   593                           ;Config register IDLOC1 @ 0x200001
   594                           ;	unspecified, using default values
   595   200001                     	org	2097153
   596   200001  FF                 	db	255
   597                           
   598                           ;Config register IDLOC2 @ 0x200002
   599                           ;	unspecified, using default values
   600   200002                     	org	2097154
   601   200002  FF                 	db	255
   602                           
   603                           ;Config register IDLOC3 @ 0x200003
   604                           ;	unspecified, using default values
   605   200003                     	org	2097155
   606   200003  FF                 	db	255
   607                           
   608                           ;Config register IDLOC4 @ 0x200004
   609                           ;	unspecified, using default values
   610   200004                     	org	2097156
   611   200004  FF                 	db	255
   612                           
   613                           ;Config register IDLOC5 @ 0x200005
   614                           ;	unspecified, using default values
   615   200005                     	org	2097157
   616   200005  FF                 	db	255
   617                           
   618                           ;Config register IDLOC6 @ 0x200006
   619                           ;	unspecified, using default values
   620   200006                     	org	2097158
   621   200006  FF                 	db	255
   622                           
   623                           ;Config register IDLOC7 @ 0x200007
   624                           ;	unspecified, using default values
   625   200007                     	org	2097159
   626   200007  FF                 	db	255
   627                           
   628                           	psect	config
   629                           
   630                           ;Config register CONFIG1L @ 0x300000
   631                           ;	PLL Prescaler Selection bits
   632                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   633                           ;	System Clock Postscaler Selection bits
   634                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   635                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   636                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   637   300000                     	org	3145728
   638   300000  00                 	db	0
   639                           
   640                           ;Config register CONFIG1H @ 0x300001
   641                           ;	Oscillator Selection bits
   642                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   643                           ;	Fail-Safe Clock Monitor Enable bit
   644                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   645                           ;	Internal/External Oscillator Switchover bit
   646                           ;	IESO = OFF, Oscillator Switchover mode disabled
   647   300001                     	org	3145729
   648   300001  09                 	db	9
   649                           
   650                           ;Config register CONFIG2L @ 0x300002
   651                           ;	Power-up Timer Enable bit
   652                           ;	PWRT = OFF, PWRT disabled
   653                           ;	Brown-out Reset Enable bits
   654                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   655                           ;	Brown-out Reset Voltage bits
   656                           ;	BORV = 3, Minimum setting 2.05V
   657                           ;	USB Voltage Regulator Enable bit
   658                           ;	VREGEN = OFF, USB voltage regulator disabled
   659   300002                     	org	3145730
   660   300002  1F                 	db	31
   661                           
   662                           ;Config register CONFIG2H @ 0x300003
   663                           ;	Watchdog Timer Enable bit
   664                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   665                           ;	Watchdog Timer Postscale Select bits
   666                           ;	WDTPS = 32768, 1:32768
   667   300003                     	org	3145731
   668   300003  1E                 	db	30
   669                           
   670                           ; Padding undefined space
   671   300004                     	org	3145732
   672   300004  FF                 	db	255
   673                           
   674                           ;Config register CONFIG3H @ 0x300005
   675                           ;	CCP2 MUX bit
   676                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   677                           ;	PORTB A/D Enable bit
   678                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   679                           ;	Low-Power Timer 1 Oscillator Enable bit
   680                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   681                           ;	MCLR Pin Enable bit
   682                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   683   300005                     	org	3145733
   684   300005  01                 	db	1
   685                           
   686                           ;Config register CONFIG4L @ 0x300006
   687                           ;	Stack Full/Underflow Reset Enable bit
   688                           ;	STVREN = ON, Stack full/underflow will cause Reset
   689                           ;	Single-Supply ICSP Enable bit
   690                           ;	LVP = OFF, Single-Supply ICSP disabled
   691                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   692                           ;	ICPRT = OFF, ICPORT disabled
   693                           ;	Extended Instruction Set Enable bit
   694                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   695                           ;	Background Debugger Enable bit
   696                           ;	DEBUG = 0x1, unprogrammed default
   697   300006                     	org	3145734
   698   300006  81                 	db	129
   699                           
   700                           ; Padding undefined space
   701   300007                     	org	3145735
   702   300007  FF                 	db	255
   703                           
   704                           ;Config register CONFIG5L @ 0x300008
   705                           ;	Code Protection bit
   706                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   707                           ;	Code Protection bit
   708                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   709                           ;	Code Protection bit
   710                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   711                           ;	Code Protection bit
   712                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   713   300008                     	org	3145736
   714   300008  0F                 	db	15
   715                           
   716                           ;Config register CONFIG5H @ 0x300009
   717                           ;	Boot Block Code Protection bit
   718                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   719                           ;	Data EEPROM Code Protection bit
   720                           ;	CPD = OFF, Data EEPROM is not code-protected
   721   300009                     	org	3145737
   722   300009  C0                 	db	192
   723                           
   724                           ;Config register CONFIG6L @ 0x30000A
   725                           ;	Write Protection bit
   726                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   727                           ;	Write Protection bit
   728                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   729                           ;	Write Protection bit
   730                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   731                           ;	Write Protection bit
   732                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   733   30000A                     	org	3145738
   734   30000A  0F                 	db	15
   735                           
   736                           ;Config register CONFIG6H @ 0x30000B
   737                           ;	Configuration Register Write Protection bit
   738                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   739                           ;	Boot Block Write Protection bit
   740                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   741                           ;	Data EEPROM Write Protection bit
   742                           ;	WRTD = OFF, Data EEPROM is not write-protected
   743   30000B                     	org	3145739
   744   30000B  E0                 	db	224
   745                           
   746                           ;Config register CONFIG7L @ 0x30000C
   747                           ;	Table Read Protection bit
   748                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   749                           ;	Table Read Protection bit
   750                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   751                           ;	Table Read Protection bit
   752                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   753                           ;	Table Read Protection bit
   754                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   755   30000C                     	org	3145740
   756   30000C  0F                 	db	15
   757                           
   758                           ;Config register CONFIG7H @ 0x30000D
   759                           ;	Boot Block Table Read Protection bit
   760                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   761   30000D                     	org	3145741
   762   30000D  40                 	db	64
   763                           tosu	equ	0xFFF
   764                           tosh	equ	0xFFE
   765                           tosl	equ	0xFFD
   766                           stkptr	equ	0xFFC
   767                           pclatu	equ	0xFFB
   768                           pclath	equ	0xFFA
   769                           pcl	equ	0xFF9
   770                           tblptru	equ	0xFF8
   771                           tblptrh	equ	0xFF7
   772                           tblptrl	equ	0xFF6
   773                           tablat	equ	0xFF5
   774                           prodh	equ	0xFF4
   775                           prodl	equ	0xFF3
   776                           indf0	equ	0xFEF
   777                           postinc0	equ	0xFEE
   778                           postdec0	equ	0xFED
   779                           preinc0	equ	0xFEC
   780                           plusw0	equ	0xFEB
   781                           fsr0h	equ	0xFEA
   782                           fsr0l	equ	0xFE9
   783                           wreg	equ	0xFE8
   784                           indf1	equ	0xFE7
   785                           postinc1	equ	0xFE6
   786                           postdec1	equ	0xFE5
   787                           preinc1	equ	0xFE4
   788                           plusw1	equ	0xFE3
   789                           fsr1h	equ	0xFE2
   790                           fsr1l	equ	0xFE1
   791                           bsr	equ	0xFE0
   792                           indf2	equ	0xFDF
   793                           postinc2	equ	0xFDE
   794                           postdec2	equ	0xFDD
   795                           preinc2	equ	0xFDC
   796                           plusw2	equ	0xFDB
   797                           fsr2h	equ	0xFDA
   798                           fsr2l	equ	0xFD9
   799                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM           95      0       0      0.0%
BITBANK0           160      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BITBIGSFRh          82      0       0      0.0%
BITBIGSFRlh         43      0       0      0.0%
BITBIGSFRll         33      0       0      0.0%
COMRAM              95      1       1      1.1%
BANK0              160      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BANK6              256      0       0      0.0%
BANK7              256      0       0      0.0%
BIGRAM            2047      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       1      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Tue May 06 17:41:42 2025

                     u40 081C                       u41 0818                       u50 0836  
                     u51 082E                       u68 0838                      l800 0806  
                    l810 0842                      l802 080C                      l804 080E  
                    l806 081C                      l808 0824                      l798 0802  
                    u157 081E                      u167 0848                      wreg 0FE8  
                   _CREN 7D5C                     _RCIF 7CF5                     _TXIF 7CF4  
                   _main 0802                     start 7FFC             ___param_bank 0000  
                  ?_main 0001                    _RCREG 0FAE                    _RCSTA 0FAB  
                  _SPBRG 0FAF                    _TRISB 0F93                    _TRISD 0F95  
                  _TXREG 0FAD                    _TXSTA 0FAC          __initialization 085A  
           __end_of_main 085A                   ??_main 0001            __activetblptr 0000  
                 _OSCCON 0FD3                   _TRISC6 7CA6                   _TRISC7 7CA7  
                 isa$std 0001             __mediumconst 0800               __accesstop 0060  
__end_of__initialization 085A            ___rparam_used 0001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0800  
                __pcinit 085A                  __ramtop 0800                  __ptext0 0802  
   end_of_initialization 085A                _RCSTAbits 0FAB                _PORTBbits 0F81  
              _TRISBbits 0F93      start_initialization 085A              __smallconst 0800  
               _LATBbits 0F8A                 _LATDbits 0F8C                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000  
