// Seed: 1375971642
module module_0;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output wor id_2
    , id_9,
    output tri1 id_3,
    input wor id_4,
    output supply0 id_5,
    input supply0 id_6,
    output tri1 id_7
);
  wire id_10;
  wire id_11;
  module_0();
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_2;
  wire id_3;
  wire id_4;
  module_0();
  assign id_3 = id_2;
  nor (id_1, id_2, id_3, id_4);
  wire id_5 = id_4;
  wire id_6;
  wire id_7 = id_5;
endmodule
