

================================================================
== Vitis HLS Report for 'softmax_error_propagation_10u_128u_s'
================================================================
* Date:           Thu Oct 20 03:40:33 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        softmax_10_bp
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      170|      170|  1.700 us|  1.700 us|  170|  170|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                           |                                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                  Instance                                 |                             Module                             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_softmax_error_propagation_10u_128u_Pipeline_store_output_error_fu_137  |softmax_error_propagation_10u_128u_Pipeline_store_output_error  |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        |grp_softmax_error_propagation_10u_128u_Pipeline_input_fu_145               |softmax_error_propagation_10u_128u_Pipeline_input               |      150|      150|  1.500 us|  1.500 us|  150|  150|       no|
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 10 [1/1] (0.67ns)   --->   "%output_error = alloca i64 1" [softmax_10_bp/src/softmax_10_bp.cpp:34]   --->   Operation 10 'alloca' 'output_error' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 11 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @softmax_error_propagation<10u, 128u>_Pipeline_store_output_error, i32 %softmax_output_error_stream15, i32 %output_error"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @softmax_error_propagation<10u, 128u>_Pipeline_store_output_error, i32 %softmax_output_error_stream15, i32 %output_error"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%empty_39 = wait i32 @_ssdm_op_Wait"   --->   Operation 14 'wait' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%output_error_addr = getelementptr i32 %output_error, i64 0, i64 0"   --->   Operation 15 'getelementptr' 'output_error_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.67ns)   --->   "%output_error_load = load i4 %output_error_addr"   --->   Operation 16 'load' 'output_error_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%output_error_addr_1 = getelementptr i32 %output_error, i64 0, i64 1"   --->   Operation 17 'getelementptr' 'output_error_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (0.67ns)   --->   "%output_error_load_1 = load i4 %output_error_addr_1"   --->   Operation 18 'load' 'output_error_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 19 [1/2] (0.67ns)   --->   "%output_error_load = load i4 %output_error_addr"   --->   Operation 19 'load' 'output_error_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 20 [1/2] (0.67ns)   --->   "%output_error_load_1 = load i4 %output_error_addr_1"   --->   Operation 20 'load' 'output_error_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%output_error_addr_2 = getelementptr i32 %output_error, i64 0, i64 2"   --->   Operation 21 'getelementptr' 'output_error_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [2/2] (0.67ns)   --->   "%output_error_load_2 = load i4 %output_error_addr_2"   --->   Operation 22 'load' 'output_error_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%output_error_addr_3 = getelementptr i32 %output_error, i64 0, i64 3"   --->   Operation 23 'getelementptr' 'output_error_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [2/2] (0.67ns)   --->   "%output_error_load_3 = load i4 %output_error_addr_3"   --->   Operation 24 'load' 'output_error_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%empty_40 = wait i32 @_ssdm_op_Wait"   --->   Operation 25 'wait' 'empty_40' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.67>
ST_5 : Operation 26 [1/2] (0.67ns)   --->   "%output_error_load_2 = load i4 %output_error_addr_2"   --->   Operation 26 'load' 'output_error_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 27 [1/2] (0.67ns)   --->   "%output_error_load_3 = load i4 %output_error_addr_3"   --->   Operation 27 'load' 'output_error_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%output_error_addr_4 = getelementptr i32 %output_error, i64 0, i64 4"   --->   Operation 28 'getelementptr' 'output_error_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [2/2] (0.67ns)   --->   "%output_error_load_4 = load i4 %output_error_addr_4"   --->   Operation 29 'load' 'output_error_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%output_error_addr_5 = getelementptr i32 %output_error, i64 0, i64 5"   --->   Operation 30 'getelementptr' 'output_error_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [2/2] (0.67ns)   --->   "%output_error_load_5 = load i4 %output_error_addr_5"   --->   Operation 31 'load' 'output_error_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 0.67>
ST_6 : Operation 32 [1/2] (0.67ns)   --->   "%output_error_load_4 = load i4 %output_error_addr_4"   --->   Operation 32 'load' 'output_error_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 33 [1/2] (0.67ns)   --->   "%output_error_load_5 = load i4 %output_error_addr_5"   --->   Operation 33 'load' 'output_error_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%output_error_addr_6 = getelementptr i32 %output_error, i64 0, i64 6"   --->   Operation 34 'getelementptr' 'output_error_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [2/2] (0.67ns)   --->   "%output_error_load_6 = load i4 %output_error_addr_6"   --->   Operation 35 'load' 'output_error_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%output_error_addr_7 = getelementptr i32 %output_error, i64 0, i64 7"   --->   Operation 36 'getelementptr' 'output_error_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [2/2] (0.67ns)   --->   "%output_error_load_7 = load i4 %output_error_addr_7"   --->   Operation 37 'load' 'output_error_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 0.67>
ST_7 : Operation 38 [1/2] (0.67ns)   --->   "%output_error_load_6 = load i4 %output_error_addr_6"   --->   Operation 38 'load' 'output_error_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 39 [1/2] (0.67ns)   --->   "%output_error_load_7 = load i4 %output_error_addr_7"   --->   Operation 39 'load' 'output_error_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%output_error_addr_8 = getelementptr i32 %output_error, i64 0, i64 8"   --->   Operation 40 'getelementptr' 'output_error_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [2/2] (0.67ns)   --->   "%output_error_load_8 = load i4 %output_error_addr_8"   --->   Operation 41 'load' 'output_error_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%output_error_addr_9 = getelementptr i32 %output_error, i64 0, i64 9"   --->   Operation 42 'getelementptr' 'output_error_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [2/2] (0.67ns)   --->   "%output_error_load_9 = load i4 %output_error_addr_9"   --->   Operation 43 'load' 'output_error_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 0.67>
ST_8 : Operation 44 [1/2] (0.67ns)   --->   "%output_error_load_8 = load i4 %output_error_addr_8"   --->   Operation 44 'load' 'output_error_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 45 [1/2] (0.67ns)   --->   "%output_error_load_9 = load i4 %output_error_addr_9"   --->   Operation 45 'load' 'output_error_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @softmax_error_propagation<10u, 128u>_Pipeline_input, i320 %weights, i32 %output_error_load, i32 %output_error_load_1, i32 %output_error_load_2, i32 %output_error_load_3, i32 %output_error_load_4, i32 %output_error_load_5, i32 %output_error_load_6, i32 %output_error_load_7, i32 %output_error_load_8, i32 %output_error_load_9, i32 %softmax_input_error_stream16"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i320 %weights"   --->   Operation 47 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %softmax_input_error_stream16, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %softmax_output_error_stream15, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln0 = call void @softmax_error_propagation<10u, 128u>_Pipeline_input, i320 %weights, i32 %output_error_load, i32 %output_error_load_1, i32 %output_error_load_2, i32 %output_error_load_3, i32 %output_error_load_4, i32 %output_error_load_5, i32 %output_error_load_6, i32 %output_error_load_7, i32 %output_error_load_8, i32 %output_error_load_9, i32 %softmax_input_error_stream16"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [softmax_10_bp/src/softmax_10_bp.cpp:49]   --->   Operation 51 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ softmax_output_error_stream15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ softmax_input_error_stream16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_error               (alloca                ) [ 0011111100]
empty                      (wait                  ) [ 0000000000]
call_ln0                   (call                  ) [ 0000000000]
empty_39                   (wait                  ) [ 0000000000]
output_error_addr          (getelementptr         ) [ 0000100000]
output_error_addr_1        (getelementptr         ) [ 0000100000]
output_error_load          (load                  ) [ 0000011111]
output_error_load_1        (load                  ) [ 0000011111]
output_error_addr_2        (getelementptr         ) [ 0000010000]
output_error_addr_3        (getelementptr         ) [ 0000010000]
empty_40                   (wait                  ) [ 0000000000]
output_error_load_2        (load                  ) [ 0000001111]
output_error_load_3        (load                  ) [ 0000001111]
output_error_addr_4        (getelementptr         ) [ 0000001000]
output_error_addr_5        (getelementptr         ) [ 0000001000]
output_error_load_4        (load                  ) [ 0000000111]
output_error_load_5        (load                  ) [ 0000000111]
output_error_addr_6        (getelementptr         ) [ 0000000100]
output_error_addr_7        (getelementptr         ) [ 0000000100]
output_error_load_6        (load                  ) [ 0000000011]
output_error_load_7        (load                  ) [ 0000000011]
output_error_addr_8        (getelementptr         ) [ 0000000010]
output_error_addr_9        (getelementptr         ) [ 0000000010]
output_error_load_8        (load                  ) [ 0000000001]
output_error_load_9        (load                  ) [ 0000000001]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000]
specinterface_ln0          (specinterface         ) [ 0000000000]
specinterface_ln0          (specinterface         ) [ 0000000000]
call_ln0                   (call                  ) [ 0000000000]
ret_ln49                   (ret                   ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="softmax_output_error_stream15">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_output_error_stream15"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="softmax_input_error_stream16">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_input_error_stream16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_error_propagation<10u, 128u>_Pipeline_store_output_error"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_error_propagation<10u, 128u>_Pipeline_input"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="output_error_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_error/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="output_error_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_error_addr/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="4" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="0"/>
<pin id="60" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="61" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="32" slack="0"/>
<pin id="63" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_error_load/3 output_error_load_1/3 output_error_load_2/4 output_error_load_3/4 output_error_load_4/5 output_error_load_5/5 output_error_load_6/6 output_error_load_7/6 output_error_load_8/7 output_error_load_9/7 "/>
</bind>
</comp>

<comp id="65" class="1004" name="output_error_addr_1_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="1" slack="0"/>
<pin id="69" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_error_addr_1/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="output_error_addr_2_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="3" slack="0"/>
<pin id="77" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_error_addr_2/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="output_error_addr_3_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="3" slack="0"/>
<pin id="85" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_error_addr_3/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="output_error_addr_4_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_error_addr_4/5 "/>
</bind>
</comp>

<comp id="97" class="1004" name="output_error_addr_5_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_error_addr_5/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="output_error_addr_6_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_error_addr_6/6 "/>
</bind>
</comp>

<comp id="113" class="1004" name="output_error_addr_7_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="4" slack="0"/>
<pin id="117" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_error_addr_7/6 "/>
</bind>
</comp>

<comp id="121" class="1004" name="output_error_addr_8_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="5" slack="0"/>
<pin id="125" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_error_addr_8/7 "/>
</bind>
</comp>

<comp id="129" class="1004" name="output_error_addr_9_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_error_addr_9/7 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_softmax_error_propagation_10u_128u_Pipeline_store_output_error_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_softmax_error_propagation_10u_128u_Pipeline_input_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="320" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="4"/>
<pin id="149" dir="0" index="3" bw="32" slack="4"/>
<pin id="150" dir="0" index="4" bw="32" slack="3"/>
<pin id="151" dir="0" index="5" bw="32" slack="3"/>
<pin id="152" dir="0" index="6" bw="32" slack="2"/>
<pin id="153" dir="0" index="7" bw="32" slack="2"/>
<pin id="154" dir="0" index="8" bw="32" slack="1"/>
<pin id="155" dir="0" index="9" bw="32" slack="1"/>
<pin id="156" dir="0" index="10" bw="32" slack="0"/>
<pin id="157" dir="0" index="11" bw="32" slack="0"/>
<pin id="158" dir="0" index="12" bw="32" slack="0"/>
<pin id="159" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="165" class="1005" name="output_error_addr_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="1"/>
<pin id="167" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_error_addr "/>
</bind>
</comp>

<comp id="170" class="1005" name="output_error_addr_1_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="1"/>
<pin id="172" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_error_addr_1 "/>
</bind>
</comp>

<comp id="175" class="1005" name="output_error_load_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="4"/>
<pin id="177" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="output_error_load "/>
</bind>
</comp>

<comp id="180" class="1005" name="output_error_load_1_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="4"/>
<pin id="182" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="output_error_load_1 "/>
</bind>
</comp>

<comp id="185" class="1005" name="output_error_addr_2_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_error_addr_2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="output_error_addr_3_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="1"/>
<pin id="192" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_error_addr_3 "/>
</bind>
</comp>

<comp id="195" class="1005" name="output_error_load_2_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="3"/>
<pin id="197" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="output_error_load_2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="output_error_load_3_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="3"/>
<pin id="202" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="output_error_load_3 "/>
</bind>
</comp>

<comp id="205" class="1005" name="output_error_addr_4_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="1"/>
<pin id="207" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_error_addr_4 "/>
</bind>
</comp>

<comp id="210" class="1005" name="output_error_addr_5_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="1"/>
<pin id="212" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_error_addr_5 "/>
</bind>
</comp>

<comp id="215" class="1005" name="output_error_load_4_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2"/>
<pin id="217" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="output_error_load_4 "/>
</bind>
</comp>

<comp id="220" class="1005" name="output_error_load_5_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="2"/>
<pin id="222" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="output_error_load_5 "/>
</bind>
</comp>

<comp id="225" class="1005" name="output_error_addr_6_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="1"/>
<pin id="227" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_error_addr_6 "/>
</bind>
</comp>

<comp id="230" class="1005" name="output_error_addr_7_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="1"/>
<pin id="232" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_error_addr_7 "/>
</bind>
</comp>

<comp id="235" class="1005" name="output_error_load_6_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_error_load_6 "/>
</bind>
</comp>

<comp id="240" class="1005" name="output_error_load_7_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_error_load_7 "/>
</bind>
</comp>

<comp id="245" class="1005" name="output_error_addr_8_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="1"/>
<pin id="247" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_error_addr_8 "/>
</bind>
</comp>

<comp id="250" class="1005" name="output_error_addr_9_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="1"/>
<pin id="252" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_error_addr_9 "/>
</bind>
</comp>

<comp id="255" class="1005" name="output_error_load_8_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_error_load_8 "/>
</bind>
</comp>

<comp id="260" class="1005" name="output_error_load_9_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_error_load_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="64"><net_src comp="48" pin="3"/><net_sink comp="55" pin=2"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="65" pin=2"/></net>

<net id="72"><net_src comp="65" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="80"><net_src comp="73" pin="3"/><net_sink comp="55" pin=2"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="88"><net_src comp="81" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="96"><net_src comp="89" pin="3"/><net_sink comp="55" pin=2"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="104"><net_src comp="97" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="112"><net_src comp="105" pin="3"/><net_sink comp="55" pin=2"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="55" pin=2"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="44" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="162"><net_src comp="55" pin="7"/><net_sink comp="145" pin=10"/></net>

<net id="163"><net_src comp="55" pin="3"/><net_sink comp="145" pin=11"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="145" pin=12"/></net>

<net id="168"><net_src comp="48" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="173"><net_src comp="65" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="178"><net_src comp="55" pin="7"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="183"><net_src comp="55" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="145" pin=3"/></net>

<net id="188"><net_src comp="73" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="193"><net_src comp="81" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="198"><net_src comp="55" pin="7"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="145" pin=4"/></net>

<net id="203"><net_src comp="55" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="145" pin=5"/></net>

<net id="208"><net_src comp="89" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="213"><net_src comp="97" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="218"><net_src comp="55" pin="7"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="145" pin=6"/></net>

<net id="223"><net_src comp="55" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="145" pin=7"/></net>

<net id="228"><net_src comp="105" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="233"><net_src comp="113" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="238"><net_src comp="55" pin="7"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="145" pin=8"/></net>

<net id="243"><net_src comp="55" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="145" pin=9"/></net>

<net id="248"><net_src comp="121" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="253"><net_src comp="129" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="258"><net_src comp="55" pin="7"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="145" pin=10"/></net>

<net id="263"><net_src comp="55" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="145" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: softmax_input_error_stream16 | {8 9 }
 - Input state : 
	Port: softmax_error_propagation<10u, 128u> : softmax_output_error_stream15 | {1 2 }
	Port: softmax_error_propagation<10u, 128u> : weights | {8 9 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		output_error_load : 1
		output_error_load_1 : 1
	State 4
		output_error_load_2 : 1
		output_error_load_3 : 1
	State 5
		output_error_load_4 : 1
		output_error_load_5 : 1
	State 6
		output_error_load_6 : 1
		output_error_load_7 : 1
	State 7
		output_error_load_8 : 1
		output_error_load_9 : 1
	State 8
		call_ln0 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                              Functional Unit                              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_softmax_error_propagation_10u_128u_Pipeline_store_output_error_fu_137 |    0    |    0    |    8    |    21   |
|          |        grp_softmax_error_propagation_10u_128u_Pipeline_input_fu_145       |    48   |  4.697  |   4907  |   3401  |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                           |    48   |  4.697  |   4915  |   3422  |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|output_error|    0   |   64   |    5   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |    0   |   64   |    5   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|output_error_addr_1_reg_170|    4   |
|output_error_addr_2_reg_185|    4   |
|output_error_addr_3_reg_190|    4   |
|output_error_addr_4_reg_205|    4   |
|output_error_addr_5_reg_210|    4   |
|output_error_addr_6_reg_225|    4   |
|output_error_addr_7_reg_230|    4   |
|output_error_addr_8_reg_245|    4   |
|output_error_addr_9_reg_250|    4   |
| output_error_addr_reg_165 |    4   |
|output_error_load_1_reg_180|   32   |
|output_error_load_2_reg_195|   32   |
|output_error_load_3_reg_200|   32   |
|output_error_load_4_reg_215|   32   |
|output_error_load_5_reg_220|   32   |
|output_error_load_6_reg_235|   32   |
|output_error_load_7_reg_240|   32   |
|output_error_load_8_reg_255|   32   |
|output_error_load_9_reg_260|   32   |
| output_error_load_reg_175 |   32   |
+---------------------------+--------+
|           Total           |   360  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                       grp_access_fu_55                       |  p0  |  10  |   4  |   40   ||    54   |
|                       grp_access_fu_55                       |  p2  |  10  |   0  |    0   ||    54   |
| grp_softmax_error_propagation_10u_128u_Pipeline_input_fu_145 |  p10 |   2  |  32  |   64   ||    9    |
| grp_softmax_error_propagation_10u_128u_Pipeline_input_fu_145 |  p11 |   2  |  32  |   64   ||    9    |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                            |      |      |      |   168  || 2.36267 ||   126   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   48   |    4   |  4915  |  3422  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    5   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   126  |    -   |
|  Register |    -   |    -   |    -   |   360  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   48   |    7   |  5339  |  3553  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
