WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500052 heartbeat IPC: 3.99992 cumulative IPC: 3.99992 (Simulation time: 0 hr 0 min 48 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500053 cumulative IPC: 3.99992 (Simulation time: 0 hr 0 min 48 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500053 (Simulation time: 0 hr 0 min 48 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 19766660 heartbeat IPC: 0.579153 cumulative IPC: 0.579153 (Simulation time: 0 hr 4 min 0 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 36767422 heartbeat IPC: 0.58821 cumulative IPC: 0.583646 (Simulation time: 0 hr 6 min 50 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 54149724 heartbeat IPC: 0.575298 cumulative IPC: 0.580837 (Simulation time: 0 hr 9 min 31 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 69525109 heartbeat IPC: 0.650391 cumulative IPC: 0.596792 (Simulation time: 0 hr 11 min 23 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 86191675 heartbeat IPC: 0.600004 cumulative IPC: 0.597432 (Simulation time: 0 hr 14 min 23 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 83691624 cumulative IPC: 0.597432 (Simulation time: 0 hr 14 min 23 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 83691624 (Simulation time: 0 hr 14 min 23 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/603.bwaves_s-2931B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.597432 instructions: 50000002 cycles: 83691624
CPU 0 Branch Prediction Accuracy: 80.6209% MPKI: 1.6356 Average ROB Occupancy at Mispredict: 337.422
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.6356
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    1167634  HIT:     326075  MISS:     841559
LLC LOAD         ACCESS:     513177  HIT:      28270  MISS:     484907
LLC RFO          ACCESS:     309801  HIT:      10705  MISS:     299096
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     311563  HIT:     281267  MISS:      30296
LLC TRANSLATION  ACCESS:      33093  HIT:       5833  MISS:      27260
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 513.746 cycles
cpu0_DTLB TOTAL       ACCESS:   11129740  HIT:    5777396  MISS:    5352344
cpu0_DTLB LOAD         ACCESS:   11129740  HIT:    5777396  MISS:    5352344
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.6376 cycles
cpu0_ITLB TOTAL       ACCESS:          8  HIT:          8  MISS:          0
cpu0_ITLB LOAD         ACCESS:          8  HIT:          8  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   16154097  HIT:   10296774  MISS:    5857323
cpu0_L1D LOAD         ACCESS:    6930725  HIT:    3654690  MISS:    3276035
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    9140159  HIT:    6637719  MISS:    2502440
cpu0_L1D TRANSLATION  ACCESS:      83213  HIT:       4365  MISS:      78848
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 83.9274 cycles
cpu0_L1I TOTAL       ACCESS:         10  HIT:          2  MISS:          8
cpu0_L1I LOAD         ACCESS:         10  HIT:          2  MISS:          8
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 275.75 cycles
cpu0_L2C TOTAL       ACCESS:    5438501  HIT:    4575554  MISS:     862947
cpu0_L2C LOAD         ACCESS:    2289413  HIT:    1776222  MISS:     513191
cpu0_L2C RFO          ACCESS:    1515017  HIT:    1205079  MISS:     309938
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    1556540  HIT:    1549815  MISS:       6725
cpu0_L2C TRANSLATION  ACCESS:      77531  HIT:      44438  MISS:      33093
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 521.797 cycles
cpu0_STLB TOTAL       ACCESS:    4390003  HIT:    4308133  MISS:      81870
cpu0_STLB LOAD         ACCESS:    4390003  HIT:    4308133  MISS:      81870
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 260.373 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     414521
  ROW_BUFFER_MISS:     396478
 AVG DBUS CONGESTED CYCLE:    3.95396
 WQ ROW_BUFFER_HIT:     169358
  ROW_BUFFER_MISS:     127569  FULL:          0

