
FOTA_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a1bc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006d4  0800a350  0800a350  0001a350  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa24  0800aa24  00020204  2**0
                  CONTENTS
  4 .ARM          00000008  0800aa24  0800aa24  0001aa24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aa2c  0800aa2c  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800aa2c  0800aa2c  0001aa2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0800aa34  0800aa34  0001aa34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  0800aa3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a0  20000204  0800ac40  00020204  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003a4  0800ac40  000203a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .debug_info   000249a2  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000043ca  00000000  00000000  00044bd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ce0  00000000  00000000  00048fa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ba8  00000000  00000000  00049c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bdd5  00000000  00000000  0004a828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000129eb  00000000  00000000  000765fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f9001  00000000  00000000  00088fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00181fe9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b78  00000000  00000000  0018203c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000204 	.word	0x20000204
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a334 	.word	0x0800a334

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000208 	.word	0x20000208
 80001cc:	0800a334 	.word	0x0800a334

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b088      	sub	sp, #32
 8000ff0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff2:	f107 030c 	add.w	r3, r7, #12
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	605a      	str	r2, [r3, #4]
 8000ffc:	609a      	str	r2, [r3, #8]
 8000ffe:	60da      	str	r2, [r3, #12]
 8001000:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001002:	4b25      	ldr	r3, [pc, #148]	; (8001098 <MX_GPIO_Init+0xac>)
 8001004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001006:	4a24      	ldr	r2, [pc, #144]	; (8001098 <MX_GPIO_Init+0xac>)
 8001008:	f043 0304 	orr.w	r3, r3, #4
 800100c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800100e:	4b22      	ldr	r3, [pc, #136]	; (8001098 <MX_GPIO_Init+0xac>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001012:	f003 0304 	and.w	r3, r3, #4
 8001016:	60bb      	str	r3, [r7, #8]
 8001018:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800101a:	4b1f      	ldr	r3, [pc, #124]	; (8001098 <MX_GPIO_Init+0xac>)
 800101c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101e:	4a1e      	ldr	r2, [pc, #120]	; (8001098 <MX_GPIO_Init+0xac>)
 8001020:	f043 0301 	orr.w	r3, r3, #1
 8001024:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001026:	4b1c      	ldr	r3, [pc, #112]	; (8001098 <MX_GPIO_Init+0xac>)
 8001028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800102a:	f003 0301 	and.w	r3, r3, #1
 800102e:	607b      	str	r3, [r7, #4]
 8001030:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001032:	4b19      	ldr	r3, [pc, #100]	; (8001098 <MX_GPIO_Init+0xac>)
 8001034:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001036:	4a18      	ldr	r2, [pc, #96]	; (8001098 <MX_GPIO_Init+0xac>)
 8001038:	f043 0302 	orr.w	r3, r3, #2
 800103c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800103e:	4b16      	ldr	r3, [pc, #88]	; (8001098 <MX_GPIO_Init+0xac>)
 8001040:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001042:	f003 0302 	and.w	r3, r3, #2
 8001046:	603b      	str	r3, [r7, #0]
 8001048:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(user_led_GPIO_Port, user_led_Pin, GPIO_PIN_RESET);
 800104a:	2200      	movs	r2, #0
 800104c:	2120      	movs	r1, #32
 800104e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001052:	f001 fcdb 	bl	8002a0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = user_btn_Pin;
 8001056:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800105a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800105c:	2300      	movs	r3, #0
 800105e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001060:	2301      	movs	r3, #1
 8001062:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(user_btn_GPIO_Port, &GPIO_InitStruct);
 8001064:	f107 030c 	add.w	r3, r7, #12
 8001068:	4619      	mov	r1, r3
 800106a:	480c      	ldr	r0, [pc, #48]	; (800109c <MX_GPIO_Init+0xb0>)
 800106c:	f001 fb0c 	bl	8002688 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = user_led_Pin;
 8001070:	2320      	movs	r3, #32
 8001072:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001074:	2301      	movs	r3, #1
 8001076:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001078:	2300      	movs	r3, #0
 800107a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800107c:	2303      	movs	r3, #3
 800107e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(user_led_GPIO_Port, &GPIO_InitStruct);
 8001080:	f107 030c 	add.w	r3, r7, #12
 8001084:	4619      	mov	r1, r3
 8001086:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800108a:	f001 fafd 	bl	8002688 <HAL_GPIO_Init>

}
 800108e:	bf00      	nop
 8001090:	3720      	adds	r7, #32
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	40021000 	.word	0x40021000
 800109c:	48000800 	.word	0x48000800

080010a0 <_ZSt6strstrPcPKc>:
  strrchr(char* __s, int __n)
  { return __builtin_strrchr(__s, __n); }

  inline char*
  strstr(char* __s1, const char* __s2)
  { return __builtin_strstr(__s1, __s2); }
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	6039      	str	r1, [r7, #0]
 80010aa:	6839      	ldr	r1, [r7, #0]
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f005 fcd9 	bl	8006a64 <strstr>
 80010b2:	4603      	mov	r3, r0
 80010b4:	4618      	mov	r0, r3
 80010b6:	3708      	adds	r7, #8
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010c2:	f000 fdfe 	bl	8001cc2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010c6:	f000 f89f 	bl	8001208 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010ca:	f7ff ff8f 	bl	8000fec <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80010ce:	f000 fd1b 	bl	8001b08 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80010d2:	f000 fce9 	bl	8001aa8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  Sim7600.init() ;
 80010d6:	483e      	ldr	r0, [pc, #248]	; (80011d0 <main+0x114>)
 80010d8:	f004 fa34 	bl	8005544 <_ZN7Sim76004initEv>
  Terminal.init() ;
 80010dc:	483d      	ldr	r0, [pc, #244]	; (80011d4 <main+0x118>)
 80010de:	f004 fb41 	bl	8005764 <_ZN8Terminal4initEv>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	// First config
  Sim7600.sendCmd( "AT", "OK", 200 ) ;
 80010e2:	23c8      	movs	r3, #200	; 0xc8
 80010e4:	4a3c      	ldr	r2, [pc, #240]	; (80011d8 <main+0x11c>)
 80010e6:	493d      	ldr	r1, [pc, #244]	; (80011dc <main+0x120>)
 80010e8:	4839      	ldr	r0, [pc, #228]	; (80011d0 <main+0x114>)
 80010ea:	f004 fa6f 	bl	80055cc <_ZN7Sim76007sendCmdEPKcS1_j>
  Sim7600.sendCmd( "AT+FSCD=E:", "OK", 200 ) ;
 80010ee:	23c8      	movs	r3, #200	; 0xc8
 80010f0:	4a39      	ldr	r2, [pc, #228]	; (80011d8 <main+0x11c>)
 80010f2:	493b      	ldr	r1, [pc, #236]	; (80011e0 <main+0x124>)
 80010f4:	4836      	ldr	r0, [pc, #216]	; (80011d0 <main+0x114>)
 80010f6:	f004 fa69 	bl	80055cc <_ZN7Sim76007sendCmdEPKcS1_j>
  Sim7600.sendCmd( "AT+CATR=1", "OK", 200 ) ;
 80010fa:	23c8      	movs	r3, #200	; 0xc8
 80010fc:	4a36      	ldr	r2, [pc, #216]	; (80011d8 <main+0x11c>)
 80010fe:	4939      	ldr	r1, [pc, #228]	; (80011e4 <main+0x128>)
 8001100:	4833      	ldr	r0, [pc, #204]	; (80011d0 <main+0x114>)
 8001102:	f004 fa63 	bl	80055cc <_ZN7Sim76007sendCmdEPKcS1_j>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if( Sim7600.rxDone_Flag == true ) {
 8001106:	4b32      	ldr	r3, [pc, #200]	; (80011d0 <main+0x114>)
 8001108:	7f5b      	ldrb	r3, [r3, #29]
 800110a:	2b01      	cmp	r3, #1
 800110c:	d102      	bne.n	8001114 <main+0x58>
//		  Terminal.println( Sim7600.rxData.c_str() ) ;
		  Sim7600.memreset() ;
 800110e:	4830      	ldr	r0, [pc, #192]	; (80011d0 <main+0x114>)
 8001110:	f004 fa48 	bl	80055a4 <_ZN7Sim76008memresetEv>
	  }

	  if( HAL_GPIO_ReadPin( user_btn_GPIO_Port, user_btn_Pin ) == 0 ) {
 8001114:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001118:	4833      	ldr	r0, [pc, #204]	; (80011e8 <main+0x12c>)
 800111a:	f001 fc5f 	bl	80029dc <HAL_GPIO_ReadPin>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	bf0c      	ite	eq
 8001124:	2301      	moveq	r3, #1
 8001126:	2300      	movne	r3, #0
 8001128:	b2db      	uxtb	r3, r3
 800112a:	2b00      	cmp	r3, #0
 800112c:	d0eb      	beq.n	8001106 <main+0x4a>
		  HAL_Delay( 200 ) ;
 800112e:	20c8      	movs	r0, #200	; 0xc8
 8001130:	f000 fe3c 	bl	8001dac <HAL_Delay>
		  Terminal.println( "(*)(*)(*) Requested write new firmware to flash !" ) ;
 8001134:	492d      	ldr	r1, [pc, #180]	; (80011ec <main+0x130>)
 8001136:	4827      	ldr	r0, [pc, #156]	; (80011d4 <main+0x118>)
 8001138:	f004 fb5a 	bl	80057f0 <_ZN8Terminal7printlnEPKc>
		  Terminal.println( "Erasing... " ) ;
 800113c:	492c      	ldr	r1, [pc, #176]	; (80011f0 <main+0x134>)
 800113e:	4825      	ldr	r0, [pc, #148]	; (80011d4 <main+0x118>)
 8001140:	f004 fb56 	bl	80057f0 <_ZN8Terminal7printlnEPKc>
		  for( int i = 0; i <= 222; i++ ) {
 8001144:	2300      	movs	r3, #0
 8001146:	607b      	str	r3, [r7, #4]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2bde      	cmp	r3, #222	; 0xde
 800114c:	dc08      	bgt.n	8001160 <main+0xa4>
			  Flash_erase( 31 + i ) ;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	331f      	adds	r3, #31
 8001152:	4618      	mov	r0, r3
 8001154:	f004 f89a 	bl	800528c <_Z11Flash_erasem>
		  for( int i = 0; i <= 222; i++ ) {
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	3301      	adds	r3, #1
 800115c:	607b      	str	r3, [r7, #4]
 800115e:	e7f3      	b.n	8001148 <main+0x8c>
		  }

		  Terminal.print( "Done.\nNow flashing... " ) ;
 8001160:	4924      	ldr	r1, [pc, #144]	; (80011f4 <main+0x138>)
 8001162:	481c      	ldr	r0, [pc, #112]	; (80011d4 <main+0x118>)
 8001164:	f004 fb2e 	bl	80057c4 <_ZN8Terminal5printEPKc>
		  if( CF_writeBFFWtoFlash() == true )
 8001168:	f000 fa04 	bl	8001574 <_Z19CF_writeBFFWtoFlashv>
 800116c:	4603      	mov	r3, r0
 800116e:	2b01      	cmp	r3, #1
 8001170:	bf0c      	ite	eq
 8001172:	2301      	moveq	r3, #1
 8001174:	2300      	movne	r3, #0
 8001176:	b2db      	uxtb	r3, r3
 8001178:	2b00      	cmp	r3, #0
 800117a:	d004      	beq.n	8001186 <main+0xca>
			  Terminal.println( "...Flash successful!" ) ;
 800117c:	491e      	ldr	r1, [pc, #120]	; (80011f8 <main+0x13c>)
 800117e:	4815      	ldr	r0, [pc, #84]	; (80011d4 <main+0x118>)
 8001180:	f004 fb36 	bl	80057f0 <_ZN8Terminal7printlnEPKc>
 8001184:	e003      	b.n	800118e <main+0xd2>
		  else
			  Terminal.println( "...Flash failed! Please try again!" ) ;
 8001186:	491d      	ldr	r1, [pc, #116]	; (80011fc <main+0x140>)
 8001188:	4812      	ldr	r0, [pc, #72]	; (80011d4 <main+0x118>)
 800118a:	f004 fb31 	bl	80057f0 <_ZN8Terminal7printlnEPKc>

		  for( int i = 0 ; i < 6 ; i++ ) {
 800118e:	2300      	movs	r3, #0
 8001190:	603b      	str	r3, [r7, #0]
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	2b05      	cmp	r3, #5
 8001196:	dc0c      	bgt.n	80011b2 <main+0xf6>
			  HAL_GPIO_TogglePin( user_led_GPIO_Port,  user_led_Pin ) ;
 8001198:	2120      	movs	r1, #32
 800119a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800119e:	f001 fc4d 	bl	8002a3c <HAL_GPIO_TogglePin>
			  HAL_Delay(500) ;
 80011a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011a6:	f000 fe01 	bl	8001dac <HAL_Delay>
		  for( int i = 0 ; i < 6 ; i++ ) {
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	3301      	adds	r3, #1
 80011ae:	603b      	str	r3, [r7, #0]
 80011b0:	e7ef      	b.n	8001192 <main+0xd6>
		  }
		  HAL_GPIO_WritePin( user_led_GPIO_Port,  user_led_Pin, (GPIO_PinState)0 ) ;
 80011b2:	2200      	movs	r2, #0
 80011b4:	2120      	movs	r1, #32
 80011b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011ba:	f001 fc27 	bl	8002a0c <HAL_GPIO_WritePin>
		  Sim7600.sendCmd( "AT+CRESET", "", 100 ) ;
 80011be:	2364      	movs	r3, #100	; 0x64
 80011c0:	4a0f      	ldr	r2, [pc, #60]	; (8001200 <main+0x144>)
 80011c2:	4910      	ldr	r1, [pc, #64]	; (8001204 <main+0x148>)
 80011c4:	4802      	ldr	r0, [pc, #8]	; (80011d0 <main+0x114>)
 80011c6:	f004 fa01 	bl	80055cc <_ZN7Sim76007sendCmdEPKcS1_j>
		  HAL_NVIC_SystemReset() ;
 80011ca:	f000 ff2e 	bl	800202a <HAL_NVIC_SystemReset>

	  }
  }
 80011ce:	e79a      	b.n	8001106 <main+0x4a>
 80011d0:	20000220 	.word	0x20000220
 80011d4:	20000244 	.word	0x20000244
 80011d8:	0800a350 	.word	0x0800a350
 80011dc:	0800a354 	.word	0x0800a354
 80011e0:	0800a358 	.word	0x0800a358
 80011e4:	0800a364 	.word	0x0800a364
 80011e8:	48000800 	.word	0x48000800
 80011ec:	0800a370 	.word	0x0800a370
 80011f0:	0800a3a4 	.word	0x0800a3a4
 80011f4:	0800a3b0 	.word	0x0800a3b0
 80011f8:	0800a3c8 	.word	0x0800a3c8
 80011fc:	0800a3e0 	.word	0x0800a3e0
 8001200:	0800a404 	.word	0x0800a404
 8001204:	0800a408 	.word	0x0800a408

08001208 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b0b8      	sub	sp, #224	; 0xe0
 800120c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800120e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001212:	2244      	movs	r2, #68	; 0x44
 8001214:	2100      	movs	r1, #0
 8001216:	4618      	mov	r0, r3
 8001218:	f004 fc7e 	bl	8005b18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800121c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	605a      	str	r2, [r3, #4]
 8001226:	609a      	str	r2, [r3, #8]
 8001228:	60da      	str	r2, [r3, #12]
 800122a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800122c:	463b      	mov	r3, r7
 800122e:	2288      	movs	r2, #136	; 0x88
 8001230:	2100      	movs	r1, #0
 8001232:	4618      	mov	r0, r3
 8001234:	f004 fc70 	bl	8005b18 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001238:	2302      	movs	r3, #2
 800123a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800123e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001242:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001246:	2310      	movs	r3, #16
 8001248:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800124c:	2300      	movs	r3, #0
 800124e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001252:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001256:	4618      	mov	r0, r3
 8001258:	f001 fc6e 	bl	8002b38 <HAL_RCC_OscConfig>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	bf14      	ite	ne
 8001262:	2301      	movne	r3, #1
 8001264:	2300      	moveq	r3, #0
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <_Z18SystemClock_Configv+0x68>
  {
    Error_Handler();
 800126c:	f000 fa7c 	bl	8001768 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001270:	230f      	movs	r3, #15
 8001272:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001276:	2301      	movs	r3, #1
 8001278:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800127c:	2300      	movs	r3, #0
 800127e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001282:	2300      	movs	r3, #0
 8001284:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001288:	2300      	movs	r3, #0
 800128a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800128e:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001292:	2100      	movs	r1, #0
 8001294:	4618      	mov	r0, r3
 8001296:	f002 f835 	bl	8003304 <HAL_RCC_ClockConfig>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	bf14      	ite	ne
 80012a0:	2301      	movne	r3, #1
 80012a2:	2300      	moveq	r3, #0
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <_Z18SystemClock_Configv+0xa6>
  {
    Error_Handler();
 80012aa:	f000 fa5d 	bl	8001768 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 80012ae:	2303      	movs	r3, #3
 80012b0:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80012b2:	2300      	movs	r3, #0
 80012b4:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80012b6:	2300      	movs	r3, #0
 80012b8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012ba:	463b      	mov	r3, r7
 80012bc:	4618      	mov	r0, r3
 80012be:	f002 fa27 	bl	8003710 <HAL_RCCEx_PeriphCLKConfig>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	bf14      	ite	ne
 80012c8:	2301      	movne	r3, #1
 80012ca:	2300      	moveq	r3, #0
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <_Z18SystemClock_Configv+0xce>
  {
    Error_Handler();
 80012d2:	f000 fa49 	bl	8001768 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80012d6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80012da:	f001 fbd7 	bl	8002a8c <HAL_PWREx_ControlVoltageScaling>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	bf14      	ite	ne
 80012e4:	2301      	movne	r3, #1
 80012e6:	2300      	moveq	r3, #0
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <_Z18SystemClock_Configv+0xea>
  {
    Error_Handler();
 80012ee:	f000 fa3b 	bl	8001768 <Error_Handler>
  }
}
 80012f2:	bf00      	nop
 80012f4:	37e0      	adds	r7, #224	; 0xe0
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
	...

080012fc <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */



/*____________________________________________________________________________________________________________________________________________*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
	if( huart->Instance == USART1 )
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a09      	ldr	r2, [pc, #36]	; (8001330 <HAL_UART_RxCpltCallback+0x34>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d103      	bne.n	8001316 <HAL_UART_RxCpltCallback+0x1a>
		Sim7600.irqProcess() ;
 800130e:	4809      	ldr	r0, [pc, #36]	; (8001334 <HAL_UART_RxCpltCallback+0x38>)
 8001310:	f004 f928 	bl	8005564 <_ZN7Sim760010irqProcessEv>
	else if( huart->Instance == USART2 )
		Terminal.irqProcess() ;
}
 8001314:	e007      	b.n	8001326 <HAL_UART_RxCpltCallback+0x2a>
	else if( huart->Instance == USART2 )
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a07      	ldr	r2, [pc, #28]	; (8001338 <HAL_UART_RxCpltCallback+0x3c>)
 800131c:	4293      	cmp	r3, r2
 800131e:	d102      	bne.n	8001326 <HAL_UART_RxCpltCallback+0x2a>
		Terminal.irqProcess() ;
 8001320:	4806      	ldr	r0, [pc, #24]	; (800133c <HAL_UART_RxCpltCallback+0x40>)
 8001322:	f004 fa2f 	bl	8005784 <_ZN8Terminal10irqProcessEv>
}
 8001326:	bf00      	nop
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40013800 	.word	0x40013800
 8001334:	20000220 	.word	0x20000220
 8001338:	40004400 	.word	0x40004400
 800133c:	20000244 	.word	0x20000244

08001340 <_Z10parseToHexcc>:

/*____________________________________________________________________________________________________________________________________________*/
/*
 * parse from 2 character type 'A' and 'B' to 0xAB
 */
uint8_t parseToHex( char c0, char c1 ){
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	4603      	mov	r3, r0
 8001348:	460a      	mov	r2, r1
 800134a:	71fb      	strb	r3, [r7, #7]
 800134c:	4613      	mov	r3, r2
 800134e:	71bb      	strb	r3, [r7, #6]
	uint8_t result = 0x00 ;
 8001350:	2300      	movs	r3, #0
 8001352:	73fb      	strb	r3, [r7, #15]
    if ('0' <= c0 && c0 <= '9') result = c0 - '0';
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	2b2f      	cmp	r3, #47	; 0x2f
 8001358:	d905      	bls.n	8001366 <_Z10parseToHexcc+0x26>
 800135a:	79fb      	ldrb	r3, [r7, #7]
 800135c:	2b39      	cmp	r3, #57	; 0x39
 800135e:	d802      	bhi.n	8001366 <_Z10parseToHexcc+0x26>
 8001360:	79fb      	ldrb	r3, [r7, #7]
 8001362:	3b30      	subs	r3, #48	; 0x30
 8001364:	73fb      	strb	r3, [r7, #15]
    if ('a' <= c0 && c0 <= 'f') result = 10 + c0 - 'a';
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	2b60      	cmp	r3, #96	; 0x60
 800136a:	d905      	bls.n	8001378 <_Z10parseToHexcc+0x38>
 800136c:	79fb      	ldrb	r3, [r7, #7]
 800136e:	2b66      	cmp	r3, #102	; 0x66
 8001370:	d802      	bhi.n	8001378 <_Z10parseToHexcc+0x38>
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	3b57      	subs	r3, #87	; 0x57
 8001376:	73fb      	strb	r3, [r7, #15]
    if ('A' <= c0 && c0 <= 'F') result = 10 + c0 - 'A';
 8001378:	79fb      	ldrb	r3, [r7, #7]
 800137a:	2b40      	cmp	r3, #64	; 0x40
 800137c:	d905      	bls.n	800138a <_Z10parseToHexcc+0x4a>
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	2b46      	cmp	r3, #70	; 0x46
 8001382:	d802      	bhi.n	800138a <_Z10parseToHexcc+0x4a>
 8001384:	79fb      	ldrb	r3, [r7, #7]
 8001386:	3b37      	subs	r3, #55	; 0x37
 8001388:	73fb      	strb	r3, [r7, #15]

    result <<= 4 ;
 800138a:	7bfb      	ldrb	r3, [r7, #15]
 800138c:	011b      	lsls	r3, r3, #4
 800138e:	73fb      	strb	r3, [r7, #15]

    if ('0' <= c1 && c1 <= '9') result |= c1 - '0';
 8001390:	79bb      	ldrb	r3, [r7, #6]
 8001392:	2b2f      	cmp	r3, #47	; 0x2f
 8001394:	d90b      	bls.n	80013ae <_Z10parseToHexcc+0x6e>
 8001396:	79bb      	ldrb	r3, [r7, #6]
 8001398:	2b39      	cmp	r3, #57	; 0x39
 800139a:	d808      	bhi.n	80013ae <_Z10parseToHexcc+0x6e>
 800139c:	79bb      	ldrb	r3, [r7, #6]
 800139e:	3b30      	subs	r3, #48	; 0x30
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	b25a      	sxtb	r2, r3
 80013a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	b25b      	sxtb	r3, r3
 80013ac:	73fb      	strb	r3, [r7, #15]
    if ('a' <= c1 && c1 <= 'f') result |= 10 + c1 - 'a';
 80013ae:	79bb      	ldrb	r3, [r7, #6]
 80013b0:	2b60      	cmp	r3, #96	; 0x60
 80013b2:	d90b      	bls.n	80013cc <_Z10parseToHexcc+0x8c>
 80013b4:	79bb      	ldrb	r3, [r7, #6]
 80013b6:	2b66      	cmp	r3, #102	; 0x66
 80013b8:	d808      	bhi.n	80013cc <_Z10parseToHexcc+0x8c>
 80013ba:	79bb      	ldrb	r3, [r7, #6]
 80013bc:	3b57      	subs	r3, #87	; 0x57
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	b25a      	sxtb	r2, r3
 80013c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013c6:	4313      	orrs	r3, r2
 80013c8:	b25b      	sxtb	r3, r3
 80013ca:	73fb      	strb	r3, [r7, #15]
    if ('A' <= c1 && c1 <= 'F') result |= 10 + c1 - 'A';
 80013cc:	79bb      	ldrb	r3, [r7, #6]
 80013ce:	2b40      	cmp	r3, #64	; 0x40
 80013d0:	d90b      	bls.n	80013ea <_Z10parseToHexcc+0xaa>
 80013d2:	79bb      	ldrb	r3, [r7, #6]
 80013d4:	2b46      	cmp	r3, #70	; 0x46
 80013d6:	d808      	bhi.n	80013ea <_Z10parseToHexcc+0xaa>
 80013d8:	79bb      	ldrb	r3, [r7, #6]
 80013da:	3b37      	subs	r3, #55	; 0x37
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	b25a      	sxtb	r2, r3
 80013e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	b25b      	sxtb	r3, r3
 80013e8:	73fb      	strb	r3, [r7, #15]

    return result ;
 80013ea:	7bfb      	ldrb	r3, [r7, #15]

}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3714      	adds	r7, #20
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr

080013f8 <_Z16CS_getDoubleWordm>:



/*____________________________________________________________________________________________________________________________________________*/
BF_dWordHArrTypeDef CS_getDoubleWord( uint32_t _address ) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b0aa      	sub	sp, #168	; 0xa8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	6039      	str	r1, [r7, #0]
	static BF_dWordHArrTypeDef result = { 0, 0 } ;

	result.isLastDWord = false ;
 8001402:	4b54      	ldr	r3, [pc, #336]	; (8001554 <_Z16CS_getDoubleWordm+0x15c>)
 8001404:	2200      	movs	r2, #0
 8001406:	701a      	strb	r2, [r3, #0]
	memset( result.data, 0x00, 8 ) ;
 8001408:	2208      	movs	r2, #8
 800140a:	2100      	movs	r1, #0
 800140c:	4852      	ldr	r0, [pc, #328]	; (8001558 <_Z16CS_getDoubleWordm+0x160>)
 800140e:	f004 fb83 	bl	8005b18 <memset>

	// To cu lnh CMD  ly d liu recode th location
	char cmd[ strlen( FIRMWARE_PATH ) + 30 ] = {0} ;
 8001412:	2300      	movs	r3, #0
 8001414:	673b      	str	r3, [r7, #112]	; 0x70
 8001416:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800141a:	222b      	movs	r2, #43	; 0x2b
 800141c:	2100      	movs	r1, #0
 800141e:	4618      	mov	r0, r3
 8001420:	f004 fb7a 	bl	8005b18 <memset>
	sprintf( cmd, "AT+CFTRANTX=\"%s\",%lu,8", FIRMWARE_PATH, _address ) ;
 8001424:	f107 0070 	add.w	r0, r7, #112	; 0x70
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	4a4c      	ldr	r2, [pc, #304]	; (800155c <_Z16CS_getDoubleWordm+0x164>)
 800142c:	494c      	ldr	r1, [pc, #304]	; (8001560 <_Z16CS_getDoubleWordm+0x168>)
 800142e:	f005 faf9 	bl	8006a24 <siprintf>
	// khng th dng strstr "OK" kim tra Sim7600.sendCmd ng hay khng c, v gp k t NULL ( 0x00 ) l n dng
	// nhng d liu firmware ca chng ta cha k t null l chuyn ng nhin -> ko hp l . Nn ch gi thi, ko kim tra.

	Sim7600.memreset() ;
 8001432:	484c      	ldr	r0, [pc, #304]	; (8001564 <_Z16CS_getDoubleWordm+0x16c>)
 8001434:	f004 f8b6 	bl	80055a4 <_ZN7Sim76008memresetEv>
	Sim7600.sendCmd( cmd, "+CFTRANTX: DATA", 5000 ) ;
 8001438:	f107 0170 	add.w	r1, r7, #112	; 0x70
 800143c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001440:	4a49      	ldr	r2, [pc, #292]	; (8001568 <_Z16CS_getDoubleWordm+0x170>)
 8001442:	4848      	ldr	r0, [pc, #288]	; (8001564 <_Z16CS_getDoubleWordm+0x16c>)
 8001444:	f004 f8c2 	bl	80055cc <_ZN7Sim76007sendCmdEPKcS1_j>
	HAL_Delay(3) ;
 8001448:	2003      	movs	r0, #3
 800144a:	f000 fcaf 	bl	8001dac <HAL_Delay>

	char dataZone[100] = {0} ;
 800144e:	2300      	movs	r3, #0
 8001450:	60fb      	str	r3, [r7, #12]
 8001452:	f107 0310 	add.w	r3, r7, #16
 8001456:	2260      	movs	r2, #96	; 0x60
 8001458:	2100      	movs	r1, #0
 800145a:	4618      	mov	r0, r3
 800145c:	f004 fb5c 	bl	8005b18 <memset>
	memcpy( dataZone, strstr( Sim7600.rxData.c_str(), "DATA" ), 100 ) ;
 8001460:	4842      	ldr	r0, [pc, #264]	; (800156c <_Z16CS_getDoubleWordm+0x174>)
 8001462:	f004 facb 	bl	80059fc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8001466:	4603      	mov	r3, r0
 8001468:	4941      	ldr	r1, [pc, #260]	; (8001570 <_Z16CS_getDoubleWordm+0x178>)
 800146a:	4618      	mov	r0, r3
 800146c:	f005 fafa 	bl	8006a64 <strstr>
 8001470:	4602      	mov	r2, r0
 8001472:	f107 030c 	add.w	r3, r7, #12
 8001476:	4611      	mov	r1, r2
 8001478:	2264      	movs	r2, #100	; 0x64
 800147a:	4618      	mov	r0, r3
 800147c:	f004 fb24 	bl	8005ac8 <memcpy>

	// Check if is last double word of .bin file
	uint8_t restNbData = parseToHex( dataZone[6], dataZone[7] ) ;
 8001480:	7cbb      	ldrb	r3, [r7, #18]
 8001482:	7cfa      	ldrb	r2, [r7, #19]
 8001484:	4611      	mov	r1, r2
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff ff5a 	bl	8001340 <_Z10parseToHexcc>
 800148c:	4603      	mov	r3, r0
 800148e:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	if( strstr( dataZone, "DATA" ) == NULL )
 8001492:	f107 030c 	add.w	r3, r7, #12
 8001496:	4936      	ldr	r1, [pc, #216]	; (8001570 <_Z16CS_getDoubleWordm+0x178>)
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff fe01 	bl	80010a0 <_ZSt6strstrPcPKc>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	bf0c      	ite	eq
 80014a4:	2301      	moveq	r3, #1
 80014a6:	2300      	movne	r3, #0
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d003      	beq.n	80014b6 <_Z16CS_getDoubleWordm+0xbe>
		result.isLastDWord = true ;
 80014ae:	4b29      	ldr	r3, [pc, #164]	; (8001554 <_Z16CS_getDoubleWordm+0x15c>)
 80014b0:	2201      	movs	r2, #1
 80014b2:	701a      	strb	r2, [r3, #0]
 80014b4:	e040      	b.n	8001538 <_Z16CS_getDoubleWordm+0x140>

	else if( restNbData < 0x08  ) {
 80014b6:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80014ba:	2b07      	cmp	r3, #7
 80014bc:	d820      	bhi.n	8001500 <_Z16CS_getDoubleWordm+0x108>
		result.isLastDWord = true ;
 80014be:	4b25      	ldr	r3, [pc, #148]	; (8001554 <_Z16CS_getDoubleWordm+0x15c>)
 80014c0:	2201      	movs	r2, #1
 80014c2:	701a      	strb	r2, [r3, #0]
		for( int i = 0 ; i < restNbData ; i++ )
 80014c4:	2300      	movs	r3, #0
 80014c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80014ca:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80014ce:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80014d2:	429a      	cmp	r2, r3
 80014d4:	da30      	bge.n	8001538 <_Z16CS_getDoubleWordm+0x140>
			result.data[i] = dataZone[ i + 9 ] ;
 80014d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80014da:	3309      	adds	r3, #9
 80014dc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80014e0:	4413      	add	r3, r2
 80014e2:	f813 1c9c 	ldrb.w	r1, [r3, #-156]
 80014e6:	4a1b      	ldr	r2, [pc, #108]	; (8001554 <_Z16CS_getDoubleWordm+0x15c>)
 80014e8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80014ec:	4413      	add	r3, r2
 80014ee:	3301      	adds	r3, #1
 80014f0:	460a      	mov	r2, r1
 80014f2:	701a      	strb	r2, [r3, #0]
		for( int i = 0 ; i < restNbData ; i++ )
 80014f4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80014f8:	3301      	adds	r3, #1
 80014fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80014fe:	e7e4      	b.n	80014ca <_Z16CS_getDoubleWordm+0xd2>

	// nu khng th c tr v bnh thng
	}else {
		for( int i = 0 ; i < 8 ; i++ )
 8001500:	2300      	movs	r3, #0
 8001502:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001506:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800150a:	2b07      	cmp	r3, #7
 800150c:	dc14      	bgt.n	8001538 <_Z16CS_getDoubleWordm+0x140>
			result.data[i] = dataZone[ i + 9 ] ;
 800150e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001512:	3309      	adds	r3, #9
 8001514:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001518:	4413      	add	r3, r2
 800151a:	f813 1c9c 	ldrb.w	r1, [r3, #-156]
 800151e:	4a0d      	ldr	r2, [pc, #52]	; (8001554 <_Z16CS_getDoubleWordm+0x15c>)
 8001520:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001524:	4413      	add	r3, r2
 8001526:	3301      	adds	r3, #1
 8001528:	460a      	mov	r2, r1
 800152a:	701a      	strb	r2, [r3, #0]
		for( int i = 0 ; i < 8 ; i++ )
 800152c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001530:	3301      	adds	r3, #1
 8001532:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001536:	e7e6      	b.n	8001506 <_Z16CS_getDoubleWordm+0x10e>
	}


	return result ;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	4906      	ldr	r1, [pc, #24]	; (8001554 <_Z16CS_getDoubleWordm+0x15c>)
 800153c:	461a      	mov	r2, r3
 800153e:	460b      	mov	r3, r1
 8001540:	cb03      	ldmia	r3!, {r0, r1}
 8001542:	6010      	str	r0, [r2, #0]
 8001544:	6051      	str	r1, [r2, #4]
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	7213      	strb	r3, [r2, #8]
}
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	37a8      	adds	r7, #168	; 0xa8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	20000268 	.word	0x20000268
 8001558:	20000269 	.word	0x20000269
 800155c:	0800a414 	.word	0x0800a414
 8001560:	0800a428 	.word	0x0800a428
 8001564:	20000220 	.word	0x20000220
 8001568:	0800a440 	.word	0x0800a440
 800156c:	20000224 	.word	0x20000224
 8001570:	0800a450 	.word	0x0800a450

08001574 <_Z19CF_writeBFFWtoFlashv>:



/*____________________________________________________________________________________________________________________________________________*/
bool CF_writeBFFWtoFlash() {
 8001574:	b580      	push	{r7, lr}
 8001576:	b08a      	sub	sp, #40	; 0x28
 8001578:	af00      	add	r7, sp, #0
	// Before start
	while( Sim7600.sendCmd( "AT", "OK", 100 ) == false )
 800157a:	2364      	movs	r3, #100	; 0x64
 800157c:	4a68      	ldr	r2, [pc, #416]	; (8001720 <_Z19CF_writeBFFWtoFlashv+0x1ac>)
 800157e:	4969      	ldr	r1, [pc, #420]	; (8001724 <_Z19CF_writeBFFWtoFlashv+0x1b0>)
 8001580:	4869      	ldr	r0, [pc, #420]	; (8001728 <_Z19CF_writeBFFWtoFlashv+0x1b4>)
 8001582:	f004 f823 	bl	80055cc <_ZN7Sim76007sendCmdEPKcS1_j>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	bf0c      	ite	eq
 800158c:	2301      	moveq	r3, #1
 800158e:	2300      	movne	r3, #0
 8001590:	b2db      	uxtb	r3, r3
 8001592:	2b00      	cmp	r3, #0
 8001594:	d004      	beq.n	80015a0 <_Z19CF_writeBFFWtoFlashv+0x2c>
	  HAL_Delay( 2000 ) ;
 8001596:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800159a:	f000 fc07 	bl	8001dac <HAL_Delay>
	while( Sim7600.sendCmd( "AT", "OK", 100 ) == false )
 800159e:	e7ec      	b.n	800157a <_Z19CF_writeBFFWtoFlashv+0x6>
	Sim7600.sendCmd( "AT+FSCD=E:", "OK", 200 ) ;
 80015a0:	23c8      	movs	r3, #200	; 0xc8
 80015a2:	4a5f      	ldr	r2, [pc, #380]	; (8001720 <_Z19CF_writeBFFWtoFlashv+0x1ac>)
 80015a4:	4961      	ldr	r1, [pc, #388]	; (800172c <_Z19CF_writeBFFWtoFlashv+0x1b8>)
 80015a6:	4860      	ldr	r0, [pc, #384]	; (8001728 <_Z19CF_writeBFFWtoFlashv+0x1b4>)
 80015a8:	f004 f810 	bl	80055cc <_ZN7Sim76007sendCmdEPKcS1_j>
	Sim7600.sendCmd( "AT+CATR=1", "OK", 200 ) ;
 80015ac:	23c8      	movs	r3, #200	; 0xc8
 80015ae:	4a5c      	ldr	r2, [pc, #368]	; (8001720 <_Z19CF_writeBFFWtoFlashv+0x1ac>)
 80015b0:	495f      	ldr	r1, [pc, #380]	; (8001730 <_Z19CF_writeBFFWtoFlashv+0x1bc>)
 80015b2:	485d      	ldr	r0, [pc, #372]	; (8001728 <_Z19CF_writeBFFWtoFlashv+0x1b4>)
 80015b4:	f004 f80a 	bl	80055cc <_ZN7Sim76007sendCmdEPKcS1_j>

	bool result = false ;
 80015b8:	2300      	movs	r3, #0
 80015ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint32_t address = 0x00 ;
 80015be:	2300      	movs	r3, #0
 80015c0:	623b      	str	r3, [r7, #32]
	BF_dWordHArrTypeDef wDWord = { 0, 0 } ;
 80015c2:	2300      	movs	r3, #0
 80015c4:	753b      	strb	r3, [r7, #20]
 80015c6:	4b5b      	ldr	r3, [pc, #364]	; (8001734 <_Z19CF_writeBFFWtoFlashv+0x1c0>)
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	757b      	strb	r3, [r7, #21]
 80015cc:	f107 0316 	add.w	r3, r7, #22
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	f8c3 2003 	str.w	r2, [r3, #3]
	while(1) {
		// Ly double word
		wDWord = CS_getDoubleWord( address ) ;
 80015d8:	463b      	mov	r3, r7
 80015da:	6a39      	ldr	r1, [r7, #32]
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff ff0b 	bl	80013f8 <_Z16CS_getDoubleWordm>
 80015e2:	f107 0314 	add.w	r3, r7, #20
 80015e6:	463a      	mov	r2, r7
 80015e8:	6810      	ldr	r0, [r2, #0]
 80015ea:	6851      	ldr	r1, [r2, #4]
 80015ec:	c303      	stmia	r3!, {r0, r1}
 80015ee:	7a12      	ldrb	r2, [r2, #8]
 80015f0:	701a      	strb	r2, [r3, #0]
//		Terminal.println( "Get double word done!" ) ;

		// Kim tra c phi  n data cui cng cha ?
		if( ( wDWord.isLastDWord == true ) && ( address > 0x800 ) ) {
 80015f2:	7d3b      	ldrb	r3, [r7, #20]
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d112      	bne.n	800161e <_Z19CF_writeBFFWtoFlashv+0xaa>
 80015f8:	6a3b      	ldr	r3, [r7, #32]
 80015fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80015fe:	d90e      	bls.n	800161e <_Z19CF_writeBFFWtoFlashv+0xaa>
			Flash_write_doubleWord( address + appFW_BaseAddress, (const uint8_t*)wDWord.data ) ;
 8001600:	4b4d      	ldr	r3, [pc, #308]	; (8001738 <_Z19CF_writeBFFWtoFlashv+0x1c4>)
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	6a3b      	ldr	r3, [r7, #32]
 8001606:	441a      	add	r2, r3
 8001608:	f107 0314 	add.w	r3, r7, #20
 800160c:	3301      	adds	r3, #1
 800160e:	4619      	mov	r1, r3
 8001610:	4610      	mov	r0, r2
 8001612:	f003 fe61 	bl	80052d8 <_Z22Flash_write_doubleWordmPKh>
			result = true ;
 8001616:	2301      	movs	r3, #1
 8001618:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break ;
 800161c:	e071      	b.n	8001702 <_Z19CF_writeBFFWtoFlashv+0x18e>

		// Trng hp ny l b li ch k phi  hon thnh
		}else if( ( wDWord.isLastDWord == true ) && ( address < 0x800 )  ){
 800161e:	7d3b      	ldrb	r3, [r7, #20]
 8001620:	2b01      	cmp	r3, #1
 8001622:	d103      	bne.n	800162c <_Z19CF_writeBFFWtoFlashv+0xb8>
 8001624:	6a3b      	ldr	r3, [r7, #32]
 8001626:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800162a:	d36a      	bcc.n	8001702 <_Z19CF_writeBFFWtoFlashv+0x18e>
			break ;

		// cn nu cha th c tip tc
		}else {
			Flash_write_doubleWord( address + appFW_BaseAddress, (const uint8_t*)wDWord.data ) ;
 800162c:	4b42      	ldr	r3, [pc, #264]	; (8001738 <_Z19CF_writeBFFWtoFlashv+0x1c4>)
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	6a3b      	ldr	r3, [r7, #32]
 8001632:	441a      	add	r2, r3
 8001634:	f107 0314 	add.w	r3, r7, #20
 8001638:	3301      	adds	r3, #1
 800163a:	4619      	mov	r1, r3
 800163c:	4610      	mov	r0, r2
 800163e:	f003 fe4b 	bl	80052d8 <_Z22Flash_write_doubleWordmPKh>
			address += 0x08 ;
 8001642:	6a3b      	ldr	r3, [r7, #32]
 8001644:	3308      	adds	r3, #8
 8001646:	623b      	str	r3, [r7, #32]
		}
//		Terminal.println( "Write to flash done!" ) ;

		// Debug
		if( address == 0x0C60 )
 8001648:	6a3b      	ldr	r3, [r7, #32]
 800164a:	f5b3 6f46 	cmp.w	r3, #3168	; 0xc60
 800164e:	d104      	bne.n	800165a <_Z19CF_writeBFFWtoFlashv+0xe6>
			Terminal.println( "...10%..." ) ;
 8001650:	493a      	ldr	r1, [pc, #232]	; (800173c <_Z19CF_writeBFFWtoFlashv+0x1c8>)
 8001652:	483b      	ldr	r0, [pc, #236]	; (8001740 <_Z19CF_writeBFFWtoFlashv+0x1cc>)
 8001654:	f004 f8cc 	bl	80057f0 <_ZN8Terminal7printlnEPKc>
 8001658:	e04d      	b.n	80016f6 <_Z19CF_writeBFFWtoFlashv+0x182>
		else if( address == 0x18E0 )
 800165a:	6a3b      	ldr	r3, [r7, #32]
 800165c:	f5b3 5fc7 	cmp.w	r3, #6368	; 0x18e0
 8001660:	d104      	bne.n	800166c <_Z19CF_writeBFFWtoFlashv+0xf8>
			Terminal.println( "...20%..." ) ;
 8001662:	4938      	ldr	r1, [pc, #224]	; (8001744 <_Z19CF_writeBFFWtoFlashv+0x1d0>)
 8001664:	4836      	ldr	r0, [pc, #216]	; (8001740 <_Z19CF_writeBFFWtoFlashv+0x1cc>)
 8001666:	f004 f8c3 	bl	80057f0 <_ZN8Terminal7printlnEPKc>
 800166a:	e044      	b.n	80016f6 <_Z19CF_writeBFFWtoFlashv+0x182>
		else if( address == 0x2560 )
 800166c:	6a3b      	ldr	r3, [r7, #32]
 800166e:	f242 5260 	movw	r2, #9568	; 0x2560
 8001672:	4293      	cmp	r3, r2
 8001674:	d104      	bne.n	8001680 <_Z19CF_writeBFFWtoFlashv+0x10c>
			Terminal.println( "...30%..." ) ;
 8001676:	4934      	ldr	r1, [pc, #208]	; (8001748 <_Z19CF_writeBFFWtoFlashv+0x1d4>)
 8001678:	4831      	ldr	r0, [pc, #196]	; (8001740 <_Z19CF_writeBFFWtoFlashv+0x1cc>)
 800167a:	f004 f8b9 	bl	80057f0 <_ZN8Terminal7printlnEPKc>
 800167e:	e03a      	b.n	80016f6 <_Z19CF_writeBFFWtoFlashv+0x182>
		else if( address == 0x31E0 )
 8001680:	6a3b      	ldr	r3, [r7, #32]
 8001682:	f243 12e0 	movw	r2, #12768	; 0x31e0
 8001686:	4293      	cmp	r3, r2
 8001688:	d104      	bne.n	8001694 <_Z19CF_writeBFFWtoFlashv+0x120>
			Terminal.println( "...40%..." ) ;
 800168a:	4930      	ldr	r1, [pc, #192]	; (800174c <_Z19CF_writeBFFWtoFlashv+0x1d8>)
 800168c:	482c      	ldr	r0, [pc, #176]	; (8001740 <_Z19CF_writeBFFWtoFlashv+0x1cc>)
 800168e:	f004 f8af 	bl	80057f0 <_ZN8Terminal7printlnEPKc>
 8001692:	e030      	b.n	80016f6 <_Z19CF_writeBFFWtoFlashv+0x182>
		else if( address == 0x3E60 )
 8001694:	6a3b      	ldr	r3, [r7, #32]
 8001696:	f643 6260 	movw	r2, #15968	; 0x3e60
 800169a:	4293      	cmp	r3, r2
 800169c:	d104      	bne.n	80016a8 <_Z19CF_writeBFFWtoFlashv+0x134>
			Terminal.println( "...50%..." ) ;
 800169e:	492c      	ldr	r1, [pc, #176]	; (8001750 <_Z19CF_writeBFFWtoFlashv+0x1dc>)
 80016a0:	4827      	ldr	r0, [pc, #156]	; (8001740 <_Z19CF_writeBFFWtoFlashv+0x1cc>)
 80016a2:	f004 f8a5 	bl	80057f0 <_ZN8Terminal7printlnEPKc>
 80016a6:	e026      	b.n	80016f6 <_Z19CF_writeBFFWtoFlashv+0x182>
		else if( address == 0x4AE0 )
 80016a8:	6a3b      	ldr	r3, [r7, #32]
 80016aa:	f644 22e0 	movw	r2, #19168	; 0x4ae0
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d104      	bne.n	80016bc <_Z19CF_writeBFFWtoFlashv+0x148>
			Terminal.println( "...60%..." ) ;
 80016b2:	4928      	ldr	r1, [pc, #160]	; (8001754 <_Z19CF_writeBFFWtoFlashv+0x1e0>)
 80016b4:	4822      	ldr	r0, [pc, #136]	; (8001740 <_Z19CF_writeBFFWtoFlashv+0x1cc>)
 80016b6:	f004 f89b 	bl	80057f0 <_ZN8Terminal7printlnEPKc>
 80016ba:	e01c      	b.n	80016f6 <_Z19CF_writeBFFWtoFlashv+0x182>
		else if( address == 0x5760 )
 80016bc:	6a3b      	ldr	r3, [r7, #32]
 80016be:	f245 7260 	movw	r2, #22368	; 0x5760
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d104      	bne.n	80016d0 <_Z19CF_writeBFFWtoFlashv+0x15c>
			Terminal.println( "...70%..." ) ;
 80016c6:	4924      	ldr	r1, [pc, #144]	; (8001758 <_Z19CF_writeBFFWtoFlashv+0x1e4>)
 80016c8:	481d      	ldr	r0, [pc, #116]	; (8001740 <_Z19CF_writeBFFWtoFlashv+0x1cc>)
 80016ca:	f004 f891 	bl	80057f0 <_ZN8Terminal7printlnEPKc>
 80016ce:	e012      	b.n	80016f6 <_Z19CF_writeBFFWtoFlashv+0x182>
		else if( address == 0x63E0 )
 80016d0:	6a3b      	ldr	r3, [r7, #32]
 80016d2:	f246 32e0 	movw	r2, #25568	; 0x63e0
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d104      	bne.n	80016e4 <_Z19CF_writeBFFWtoFlashv+0x170>
			Terminal.println( "...80%..." ) ;
 80016da:	4920      	ldr	r1, [pc, #128]	; (800175c <_Z19CF_writeBFFWtoFlashv+0x1e8>)
 80016dc:	4818      	ldr	r0, [pc, #96]	; (8001740 <_Z19CF_writeBFFWtoFlashv+0x1cc>)
 80016de:	f004 f887 	bl	80057f0 <_ZN8Terminal7printlnEPKc>
 80016e2:	e008      	b.n	80016f6 <_Z19CF_writeBFFWtoFlashv+0x182>
		else if( address == 0x76A0 )
 80016e4:	6a3b      	ldr	r3, [r7, #32]
 80016e6:	f247 62a0 	movw	r2, #30368	; 0x76a0
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d103      	bne.n	80016f6 <_Z19CF_writeBFFWtoFlashv+0x182>
			Terminal.println( "...90%..." ) ;
 80016ee:	491c      	ldr	r1, [pc, #112]	; (8001760 <_Z19CF_writeBFFWtoFlashv+0x1ec>)
 80016f0:	4813      	ldr	r0, [pc, #76]	; (8001740 <_Z19CF_writeBFFWtoFlashv+0x1cc>)
 80016f2:	f004 f87d 	bl	80057f0 <_ZN8Terminal7printlnEPKc>

		HAL_GPIO_TogglePin( user_led_GPIO_Port, user_led_Pin ) ;
 80016f6:	2120      	movs	r1, #32
 80016f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016fc:	f001 f99e 	bl	8002a3c <HAL_GPIO_TogglePin>
		wDWord = CS_getDoubleWord( address ) ;
 8001700:	e76a      	b.n	80015d8 <_Z19CF_writeBFFWtoFlashv+0x64>


	}

	if( result == true )
 8001702:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001706:	2b01      	cmp	r3, #1
 8001708:	d103      	bne.n	8001712 <_Z19CF_writeBFFWtoFlashv+0x19e>
		Terminal.println( "...100%... Done." ) ;
 800170a:	4916      	ldr	r1, [pc, #88]	; (8001764 <_Z19CF_writeBFFWtoFlashv+0x1f0>)
 800170c:	480c      	ldr	r0, [pc, #48]	; (8001740 <_Z19CF_writeBFFWtoFlashv+0x1cc>)
 800170e:	f004 f86f 	bl	80057f0 <_ZN8Terminal7printlnEPKc>

	return result ;
 8001712:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001716:	4618      	mov	r0, r3
 8001718:	3728      	adds	r7, #40	; 0x28
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	0800a350 	.word	0x0800a350
 8001724:	0800a354 	.word	0x0800a354
 8001728:	20000220 	.word	0x20000220
 800172c:	0800a358 	.word	0x0800a358
 8001730:	0800a364 	.word	0x0800a364
 8001734:	0800a4d8 	.word	0x0800a4d8
 8001738:	20000000 	.word	0x20000000
 800173c:	0800a458 	.word	0x0800a458
 8001740:	20000244 	.word	0x20000244
 8001744:	0800a464 	.word	0x0800a464
 8001748:	0800a470 	.word	0x0800a470
 800174c:	0800a47c 	.word	0x0800a47c
 8001750:	0800a488 	.word	0x0800a488
 8001754:	0800a494 	.word	0x0800a494
 8001758:	0800a4a0 	.word	0x0800a4a0
 800175c:	0800a4ac 	.word	0x0800a4ac
 8001760:	0800a4b8 	.word	0x0800a4b8
 8001764:	0800a4c4 	.word	0x0800a4c4

08001768 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800176c:	b672      	cpsid	i
}
 800176e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001770:	e7fe      	b.n	8001770 <Error_Handler+0x8>
	...

08001774 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2b01      	cmp	r3, #1
 8001782:	d10c      	bne.n	800179e <_Z41__static_initialization_and_destruction_0ii+0x2a>
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800178a:	4293      	cmp	r3, r2
 800178c:	d107      	bne.n	800179e <_Z41__static_initialization_and_destruction_0ii+0x2a>
Sim7600 Sim7600( &huart1 ) ;
 800178e:	490d      	ldr	r1, [pc, #52]	; (80017c4 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8001790:	480d      	ldr	r0, [pc, #52]	; (80017c8 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8001792:	f003 fe95 	bl	80054c0 <_ZN7Sim7600C1EP20__UART_HandleTypeDef>
Terminal Terminal( &huart2 ) ;
 8001796:	490d      	ldr	r1, [pc, #52]	; (80017cc <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8001798:	480d      	ldr	r0, [pc, #52]	; (80017d0 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 800179a:	f003 ffa1 	bl	80056e0 <_ZN8TerminalC1EP20__UART_HandleTypeDef>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d10a      	bne.n	80017ba <_Z41__static_initialization_and_destruction_0ii+0x46>
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d105      	bne.n	80017ba <_Z41__static_initialization_and_destruction_0ii+0x46>
 80017ae:	4808      	ldr	r0, [pc, #32]	; (80017d0 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 80017b0:	f003 ffb4 	bl	800571c <_ZN8TerminalD1Ev>
Sim7600 Sim7600( &huart1 ) ;
 80017b4:	4804      	ldr	r0, [pc, #16]	; (80017c8 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 80017b6:	f003 fea1 	bl	80054fc <_ZN7Sim7600D1Ev>
}
 80017ba:	bf00      	nop
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	20000288 	.word	0x20000288
 80017c8:	20000220 	.word	0x20000220
 80017cc:	2000030c 	.word	0x2000030c
 80017d0:	20000244 	.word	0x20000244

080017d4 <_GLOBAL__sub_I_Sim7600>:
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80017dc:	2001      	movs	r0, #1
 80017de:	f7ff ffc9 	bl	8001774 <_Z41__static_initialization_and_destruction_0ii>
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <_GLOBAL__sub_D_Sim7600>:
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80017ec:	2000      	movs	r0, #0
 80017ee:	f7ff ffc1 	bl	8001774 <_Z41__static_initialization_and_destruction_0ii>
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017fa:	4b0f      	ldr	r3, [pc, #60]	; (8001838 <HAL_MspInit+0x44>)
 80017fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017fe:	4a0e      	ldr	r2, [pc, #56]	; (8001838 <HAL_MspInit+0x44>)
 8001800:	f043 0301 	orr.w	r3, r3, #1
 8001804:	6613      	str	r3, [r2, #96]	; 0x60
 8001806:	4b0c      	ldr	r3, [pc, #48]	; (8001838 <HAL_MspInit+0x44>)
 8001808:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800180a:	f003 0301 	and.w	r3, r3, #1
 800180e:	607b      	str	r3, [r7, #4]
 8001810:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001812:	4b09      	ldr	r3, [pc, #36]	; (8001838 <HAL_MspInit+0x44>)
 8001814:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001816:	4a08      	ldr	r2, [pc, #32]	; (8001838 <HAL_MspInit+0x44>)
 8001818:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800181c:	6593      	str	r3, [r2, #88]	; 0x58
 800181e:	4b06      	ldr	r3, [pc, #24]	; (8001838 <HAL_MspInit+0x44>)
 8001820:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001822:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001826:	603b      	str	r3, [r7, #0]
 8001828:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800182a:	bf00      	nop
 800182c:	370c      	adds	r7, #12
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	40021000 	.word	0x40021000

0800183c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001840:	e7fe      	b.n	8001840 <NMI_Handler+0x4>

08001842 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001842:	b480      	push	{r7}
 8001844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001846:	e7fe      	b.n	8001846 <HardFault_Handler+0x4>

08001848 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800184c:	e7fe      	b.n	800184c <MemManage_Handler+0x4>

0800184e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800184e:	b480      	push	{r7}
 8001850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001852:	e7fe      	b.n	8001852 <BusFault_Handler+0x4>

08001854 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001858:	e7fe      	b.n	8001858 <UsageFault_Handler+0x4>

0800185a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800185a:	b480      	push	{r7}
 800185c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800185e:	bf00      	nop
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800186c:	bf00      	nop
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr

08001876 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001876:	b480      	push	{r7}
 8001878:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800187a:	bf00      	nop
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr

08001884 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001888:	f000 fa70 	bl	8001d6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800188c:	bf00      	nop
 800188e:	bd80      	pop	{r7, pc}

08001890 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001894:	4802      	ldr	r0, [pc, #8]	; (80018a0 <USART1_IRQHandler+0x10>)
 8001896:	f002 fd1d 	bl	80042d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	20000288 	.word	0x20000288

080018a4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80018a8:	4802      	ldr	r0, [pc, #8]	; (80018b4 <USART2_IRQHandler+0x10>)
 80018aa:	f002 fd13 	bl	80042d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	2000030c 	.word	0x2000030c

080018b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
	return 1;
 80018bc:	2301      	movs	r3, #1
}
 80018be:	4618      	mov	r0, r3
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr

080018c8 <_kill>:

int _kill(int pid, int sig)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
 80018d0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80018d2:	f004 f8bf 	bl	8005a54 <__errno>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2216      	movs	r2, #22
 80018da:	601a      	str	r2, [r3, #0]
	return -1;
 80018dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3708      	adds	r7, #8
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <_exit>:

void _exit (int status)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80018f0:	f04f 31ff 	mov.w	r1, #4294967295
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f7ff ffe7 	bl	80018c8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80018fa:	e7fe      	b.n	80018fa <_exit+0x12>

080018fc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b086      	sub	sp, #24
 8001900:	af00      	add	r7, sp, #0
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001908:	2300      	movs	r3, #0
 800190a:	617b      	str	r3, [r7, #20]
 800190c:	e00a      	b.n	8001924 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800190e:	f3af 8000 	nop.w
 8001912:	4601      	mov	r1, r0
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	1c5a      	adds	r2, r3, #1
 8001918:	60ba      	str	r2, [r7, #8]
 800191a:	b2ca      	uxtb	r2, r1
 800191c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	3301      	adds	r3, #1
 8001922:	617b      	str	r3, [r7, #20]
 8001924:	697a      	ldr	r2, [r7, #20]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	429a      	cmp	r2, r3
 800192a:	dbf0      	blt.n	800190e <_read+0x12>
	}

return len;
 800192c:	687b      	ldr	r3, [r7, #4]
}
 800192e:	4618      	mov	r0, r3
 8001930:	3718      	adds	r7, #24
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}

08001936 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001936:	b580      	push	{r7, lr}
 8001938:	b086      	sub	sp, #24
 800193a:	af00      	add	r7, sp, #0
 800193c:	60f8      	str	r0, [r7, #12]
 800193e:	60b9      	str	r1, [r7, #8]
 8001940:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001942:	2300      	movs	r3, #0
 8001944:	617b      	str	r3, [r7, #20]
 8001946:	e009      	b.n	800195c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	1c5a      	adds	r2, r3, #1
 800194c:	60ba      	str	r2, [r7, #8]
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	4618      	mov	r0, r3
 8001952:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	3301      	adds	r3, #1
 800195a:	617b      	str	r3, [r7, #20]
 800195c:	697a      	ldr	r2, [r7, #20]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	429a      	cmp	r2, r3
 8001962:	dbf1      	blt.n	8001948 <_write+0x12>
	}
	return len;
 8001964:	687b      	ldr	r3, [r7, #4]
}
 8001966:	4618      	mov	r0, r3
 8001968:	3718      	adds	r7, #24
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}

0800196e <_close>:

int _close(int file)
{
 800196e:	b480      	push	{r7}
 8001970:	b083      	sub	sp, #12
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
	return -1;
 8001976:	f04f 33ff 	mov.w	r3, #4294967295
}
 800197a:	4618      	mov	r0, r3
 800197c:	370c      	adds	r7, #12
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr

08001986 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001986:	b480      	push	{r7}
 8001988:	b083      	sub	sp, #12
 800198a:	af00      	add	r7, sp, #0
 800198c:	6078      	str	r0, [r7, #4]
 800198e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001996:	605a      	str	r2, [r3, #4]
	return 0;
 8001998:	2300      	movs	r3, #0
}
 800199a:	4618      	mov	r0, r3
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr

080019a6 <_isatty>:

int _isatty(int file)
{
 80019a6:	b480      	push	{r7}
 80019a8:	b083      	sub	sp, #12
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	6078      	str	r0, [r7, #4]
	return 1;
 80019ae:	2301      	movs	r3, #1
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	370c      	adds	r7, #12
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr

080019bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019bc:	b480      	push	{r7}
 80019be:	b085      	sub	sp, #20
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	60b9      	str	r1, [r7, #8]
 80019c6:	607a      	str	r2, [r7, #4]
	return 0;
 80019c8:	2300      	movs	r3, #0
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3714      	adds	r7, #20
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
	...

080019d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b086      	sub	sp, #24
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019e0:	4a14      	ldr	r2, [pc, #80]	; (8001a34 <_sbrk+0x5c>)
 80019e2:	4b15      	ldr	r3, [pc, #84]	; (8001a38 <_sbrk+0x60>)
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019ec:	4b13      	ldr	r3, [pc, #76]	; (8001a3c <_sbrk+0x64>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d102      	bne.n	80019fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019f4:	4b11      	ldr	r3, [pc, #68]	; (8001a3c <_sbrk+0x64>)
 80019f6:	4a12      	ldr	r2, [pc, #72]	; (8001a40 <_sbrk+0x68>)
 80019f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019fa:	4b10      	ldr	r3, [pc, #64]	; (8001a3c <_sbrk+0x64>)
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4413      	add	r3, r2
 8001a02:	693a      	ldr	r2, [r7, #16]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d207      	bcs.n	8001a18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a08:	f004 f824 	bl	8005a54 <__errno>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	220c      	movs	r2, #12
 8001a10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a12:	f04f 33ff 	mov.w	r3, #4294967295
 8001a16:	e009      	b.n	8001a2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a18:	4b08      	ldr	r3, [pc, #32]	; (8001a3c <_sbrk+0x64>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a1e:	4b07      	ldr	r3, [pc, #28]	; (8001a3c <_sbrk+0x64>)
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4413      	add	r3, r2
 8001a26:	4a05      	ldr	r2, [pc, #20]	; (8001a3c <_sbrk+0x64>)
 8001a28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3718      	adds	r7, #24
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	20018000 	.word	0x20018000
 8001a38:	00000400 	.word	0x00000400
 8001a3c:	20000274 	.word	0x20000274
 8001a40:	200003a8 	.word	0x200003a8

08001a44 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001a48:	4b15      	ldr	r3, [pc, #84]	; (8001aa0 <SystemInit+0x5c>)
 8001a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a4e:	4a14      	ldr	r2, [pc, #80]	; (8001aa0 <SystemInit+0x5c>)
 8001a50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001a58:	4b12      	ldr	r3, [pc, #72]	; (8001aa4 <SystemInit+0x60>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a11      	ldr	r2, [pc, #68]	; (8001aa4 <SystemInit+0x60>)
 8001a5e:	f043 0301 	orr.w	r3, r3, #1
 8001a62:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001a64:	4b0f      	ldr	r3, [pc, #60]	; (8001aa4 <SystemInit+0x60>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001a6a:	4b0e      	ldr	r3, [pc, #56]	; (8001aa4 <SystemInit+0x60>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a0d      	ldr	r2, [pc, #52]	; (8001aa4 <SystemInit+0x60>)
 8001a70:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001a74:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001a78:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001a7a:	4b0a      	ldr	r3, [pc, #40]	; (8001aa4 <SystemInit+0x60>)
 8001a7c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a80:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a82:	4b08      	ldr	r3, [pc, #32]	; (8001aa4 <SystemInit+0x60>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a07      	ldr	r2, [pc, #28]	; (8001aa4 <SystemInit+0x60>)
 8001a88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a8c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001a8e:	4b05      	ldr	r3, [pc, #20]	; (8001aa4 <SystemInit+0x60>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	619a      	str	r2, [r3, #24]
}
 8001a94:	bf00      	nop
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	e000ed00 	.word	0xe000ed00
 8001aa4:	40021000 	.word	0x40021000

08001aa8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001aac:	4b14      	ldr	r3, [pc, #80]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001aae:	4a15      	ldr	r2, [pc, #84]	; (8001b04 <MX_USART1_UART_Init+0x5c>)
 8001ab0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ab2:	4b13      	ldr	r3, [pc, #76]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001ab4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ab8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001aba:	4b11      	ldr	r3, [pc, #68]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ac0:	4b0f      	ldr	r3, [pc, #60]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ac6:	4b0e      	ldr	r3, [pc, #56]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001acc:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001ace:	220c      	movs	r2, #12
 8001ad0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ad2:	4b0b      	ldr	r3, [pc, #44]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ad8:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ade:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ae4:	4b06      	ldr	r3, [pc, #24]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001aea:	4805      	ldr	r0, [pc, #20]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001aec:	f002 facc 	bl	8004088 <HAL_UART_Init>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001af6:	f7ff fe37 	bl	8001768 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001afa:	bf00      	nop
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	20000288 	.word	0x20000288
 8001b04:	40013800 	.word	0x40013800

08001b08 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b0c:	4b14      	ldr	r3, [pc, #80]	; (8001b60 <MX_USART2_UART_Init+0x58>)
 8001b0e:	4a15      	ldr	r2, [pc, #84]	; (8001b64 <MX_USART2_UART_Init+0x5c>)
 8001b10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b12:	4b13      	ldr	r3, [pc, #76]	; (8001b60 <MX_USART2_UART_Init+0x58>)
 8001b14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b1a:	4b11      	ldr	r3, [pc, #68]	; (8001b60 <MX_USART2_UART_Init+0x58>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b20:	4b0f      	ldr	r3, [pc, #60]	; (8001b60 <MX_USART2_UART_Init+0x58>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b26:	4b0e      	ldr	r3, [pc, #56]	; (8001b60 <MX_USART2_UART_Init+0x58>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b2c:	4b0c      	ldr	r3, [pc, #48]	; (8001b60 <MX_USART2_UART_Init+0x58>)
 8001b2e:	220c      	movs	r2, #12
 8001b30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b32:	4b0b      	ldr	r3, [pc, #44]	; (8001b60 <MX_USART2_UART_Init+0x58>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b38:	4b09      	ldr	r3, [pc, #36]	; (8001b60 <MX_USART2_UART_Init+0x58>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b3e:	4b08      	ldr	r3, [pc, #32]	; (8001b60 <MX_USART2_UART_Init+0x58>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b44:	4b06      	ldr	r3, [pc, #24]	; (8001b60 <MX_USART2_UART_Init+0x58>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b4a:	4805      	ldr	r0, [pc, #20]	; (8001b60 <MX_USART2_UART_Init+0x58>)
 8001b4c:	f002 fa9c 	bl	8004088 <HAL_UART_Init>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b56:	f7ff fe07 	bl	8001768 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b5a:	bf00      	nop
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	2000030c 	.word	0x2000030c
 8001b64:	40004400 	.word	0x40004400

08001b68 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b08c      	sub	sp, #48	; 0x30
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b70:	f107 031c 	add.w	r3, r7, #28
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]
 8001b7e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a36      	ldr	r2, [pc, #216]	; (8001c60 <HAL_UART_MspInit+0xf8>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d130      	bne.n	8001bec <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b8a:	4b36      	ldr	r3, [pc, #216]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001b8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b8e:	4a35      	ldr	r2, [pc, #212]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001b90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b94:	6613      	str	r3, [r2, #96]	; 0x60
 8001b96:	4b33      	ldr	r3, [pc, #204]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001b98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b9e:	61bb      	str	r3, [r7, #24]
 8001ba0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ba2:	4b30      	ldr	r3, [pc, #192]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001ba4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ba6:	4a2f      	ldr	r2, [pc, #188]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001ba8:	f043 0302 	orr.w	r3, r3, #2
 8001bac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bae:	4b2d      	ldr	r3, [pc, #180]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001bb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bb2:	f003 0302 	and.w	r3, r3, #2
 8001bb6:	617b      	str	r3, [r7, #20]
 8001bb8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = SIM7600_TX_Pin|SIM7600_RX_Pin;
 8001bba:	23c0      	movs	r3, #192	; 0xc0
 8001bbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001bca:	2307      	movs	r3, #7
 8001bcc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bce:	f107 031c 	add.w	r3, r7, #28
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4824      	ldr	r0, [pc, #144]	; (8001c68 <HAL_UART_MspInit+0x100>)
 8001bd6:	f000 fd57 	bl	8002688 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001bda:	2200      	movs	r2, #0
 8001bdc:	2100      	movs	r1, #0
 8001bde:	2025      	movs	r0, #37	; 0x25
 8001be0:	f000 f9f9 	bl	8001fd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001be4:	2025      	movs	r0, #37	; 0x25
 8001be6:	f000 fa12 	bl	800200e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001bea:	e035      	b.n	8001c58 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART2)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a1e      	ldr	r2, [pc, #120]	; (8001c6c <HAL_UART_MspInit+0x104>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d130      	bne.n	8001c58 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bf6:	4b1b      	ldr	r3, [pc, #108]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bfa:	4a1a      	ldr	r2, [pc, #104]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001bfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c00:	6593      	str	r3, [r2, #88]	; 0x58
 8001c02:	4b18      	ldr	r3, [pc, #96]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001c04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c0a:	613b      	str	r3, [r7, #16]
 8001c0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c0e:	4b15      	ldr	r3, [pc, #84]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001c10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c12:	4a14      	ldr	r2, [pc, #80]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001c14:	f043 0301 	orr.w	r3, r3, #1
 8001c18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c1a:	4b12      	ldr	r3, [pc, #72]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001c1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c1e:	f003 0301 	and.w	r3, r3, #1
 8001c22:	60fb      	str	r3, [r7, #12]
 8001c24:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TERMINAL_TX_Pin|TERMINAL_RX_Pin;
 8001c26:	230c      	movs	r3, #12
 8001c28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c2a:	2302      	movs	r3, #2
 8001c2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c32:	2303      	movs	r3, #3
 8001c34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c36:	2307      	movs	r3, #7
 8001c38:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c3a:	f107 031c 	add.w	r3, r7, #28
 8001c3e:	4619      	mov	r1, r3
 8001c40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c44:	f000 fd20 	bl	8002688 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001c48:	2200      	movs	r2, #0
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	2026      	movs	r0, #38	; 0x26
 8001c4e:	f000 f9c2 	bl	8001fd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c52:	2026      	movs	r0, #38	; 0x26
 8001c54:	f000 f9db 	bl	800200e <HAL_NVIC_EnableIRQ>
}
 8001c58:	bf00      	nop
 8001c5a:	3730      	adds	r7, #48	; 0x30
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	40013800 	.word	0x40013800
 8001c64:	40021000 	.word	0x40021000
 8001c68:	48000400 	.word	0x48000400
 8001c6c:	40004400 	.word	0x40004400

08001c70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ca8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c74:	f7ff fee6 	bl	8001a44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001c78:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001c7a:	e003      	b.n	8001c84 <LoopCopyDataInit>

08001c7c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001c7c:	4b0b      	ldr	r3, [pc, #44]	; (8001cac <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001c7e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001c80:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001c82:	3104      	adds	r1, #4

08001c84 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001c84:	480a      	ldr	r0, [pc, #40]	; (8001cb0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001c86:	4b0b      	ldr	r3, [pc, #44]	; (8001cb4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001c88:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001c8a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001c8c:	d3f6      	bcc.n	8001c7c <CopyDataInit>
	ldr	r2, =_sbss
 8001c8e:	4a0a      	ldr	r2, [pc, #40]	; (8001cb8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001c90:	e002      	b.n	8001c98 <LoopFillZerobss>

08001c92 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001c92:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001c94:	f842 3b04 	str.w	r3, [r2], #4

08001c98 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001c98:	4b08      	ldr	r3, [pc, #32]	; (8001cbc <LoopForever+0x16>)
	cmp	r2, r3
 8001c9a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001c9c:	d3f9      	bcc.n	8001c92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c9e:	f003 fedf 	bl	8005a60 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ca2:	f7ff fa0b 	bl	80010bc <main>

08001ca6 <LoopForever>:

LoopForever:
    b LoopForever
 8001ca6:	e7fe      	b.n	8001ca6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ca8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001cac:	0800aa3c 	.word	0x0800aa3c
	ldr	r0, =_sdata
 8001cb0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001cb4:	20000204 	.word	0x20000204
	ldr	r2, =_sbss
 8001cb8:	20000204 	.word	0x20000204
	ldr	r3, = _ebss
 8001cbc:	200003a4 	.word	0x200003a4

08001cc0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001cc0:	e7fe      	b.n	8001cc0 <ADC1_2_IRQHandler>

08001cc2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cc2:	b580      	push	{r7, lr}
 8001cc4:	b082      	sub	sp, #8
 8001cc6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ccc:	2003      	movs	r0, #3
 8001cce:	f000 f977 	bl	8001fc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001cd2:	2000      	movs	r0, #0
 8001cd4:	f000 f80e 	bl	8001cf4 <HAL_InitTick>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d002      	beq.n	8001ce4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	71fb      	strb	r3, [r7, #7]
 8001ce2:	e001      	b.n	8001ce8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ce4:	f7ff fd86 	bl	80017f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ce8:	79fb      	ldrb	r3, [r7, #7]
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
	...

08001cf4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001d00:	4b17      	ldr	r3, [pc, #92]	; (8001d60 <HAL_InitTick+0x6c>)
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d023      	beq.n	8001d50 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001d08:	4b16      	ldr	r3, [pc, #88]	; (8001d64 <HAL_InitTick+0x70>)
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	4b14      	ldr	r3, [pc, #80]	; (8001d60 <HAL_InitTick+0x6c>)
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	4619      	mov	r1, r3
 8001d12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d16:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f000 f987 	bl	8002032 <HAL_SYSTICK_Config>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d10f      	bne.n	8001d4a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2b0f      	cmp	r3, #15
 8001d2e:	d809      	bhi.n	8001d44 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d30:	2200      	movs	r2, #0
 8001d32:	6879      	ldr	r1, [r7, #4]
 8001d34:	f04f 30ff 	mov.w	r0, #4294967295
 8001d38:	f000 f94d 	bl	8001fd6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d3c:	4a0a      	ldr	r2, [pc, #40]	; (8001d68 <HAL_InitTick+0x74>)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6013      	str	r3, [r2, #0]
 8001d42:	e007      	b.n	8001d54 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	73fb      	strb	r3, [r7, #15]
 8001d48:	e004      	b.n	8001d54 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	73fb      	strb	r3, [r7, #15]
 8001d4e:	e001      	b.n	8001d54 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3710      	adds	r7, #16
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	2000000c 	.word	0x2000000c
 8001d64:	20000004 	.word	0x20000004
 8001d68:	20000008 	.word	0x20000008

08001d6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d70:	4b06      	ldr	r3, [pc, #24]	; (8001d8c <HAL_IncTick+0x20>)
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	461a      	mov	r2, r3
 8001d76:	4b06      	ldr	r3, [pc, #24]	; (8001d90 <HAL_IncTick+0x24>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4413      	add	r3, r2
 8001d7c:	4a04      	ldr	r2, [pc, #16]	; (8001d90 <HAL_IncTick+0x24>)
 8001d7e:	6013      	str	r3, [r2, #0]
}
 8001d80:	bf00      	nop
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	2000000c 	.word	0x2000000c
 8001d90:	20000390 	.word	0x20000390

08001d94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  return uwTick;
 8001d98:	4b03      	ldr	r3, [pc, #12]	; (8001da8 <HAL_GetTick+0x14>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	20000390 	.word	0x20000390

08001dac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001db4:	f7ff ffee 	bl	8001d94 <HAL_GetTick>
 8001db8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dc4:	d005      	beq.n	8001dd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001dc6:	4b0a      	ldr	r3, [pc, #40]	; (8001df0 <HAL_Delay+0x44>)
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	461a      	mov	r2, r3
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	4413      	add	r3, r2
 8001dd0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001dd2:	bf00      	nop
 8001dd4:	f7ff ffde 	bl	8001d94 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	68bb      	ldr	r3, [r7, #8]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d8f7      	bhi.n	8001dd4 <HAL_Delay+0x28>
  {
  }
}
 8001de4:	bf00      	nop
 8001de6:	bf00      	nop
 8001de8:	3710      	adds	r7, #16
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	2000000c 	.word	0x2000000c

08001df4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f003 0307 	and.w	r3, r3, #7
 8001e02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e04:	4b0c      	ldr	r3, [pc, #48]	; (8001e38 <__NVIC_SetPriorityGrouping+0x44>)
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e0a:	68ba      	ldr	r2, [r7, #8]
 8001e0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e10:	4013      	ands	r3, r2
 8001e12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e26:	4a04      	ldr	r2, [pc, #16]	; (8001e38 <__NVIC_SetPriorityGrouping+0x44>)
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	60d3      	str	r3, [r2, #12]
}
 8001e2c:	bf00      	nop
 8001e2e:	3714      	adds	r7, #20
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr
 8001e38:	e000ed00 	.word	0xe000ed00

08001e3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e40:	4b04      	ldr	r3, [pc, #16]	; (8001e54 <__NVIC_GetPriorityGrouping+0x18>)
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	0a1b      	lsrs	r3, r3, #8
 8001e46:	f003 0307 	and.w	r3, r3, #7
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr
 8001e54:	e000ed00 	.word	0xe000ed00

08001e58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	4603      	mov	r3, r0
 8001e60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	db0b      	blt.n	8001e82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e6a:	79fb      	ldrb	r3, [r7, #7]
 8001e6c:	f003 021f 	and.w	r2, r3, #31
 8001e70:	4907      	ldr	r1, [pc, #28]	; (8001e90 <__NVIC_EnableIRQ+0x38>)
 8001e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e76:	095b      	lsrs	r3, r3, #5
 8001e78:	2001      	movs	r0, #1
 8001e7a:	fa00 f202 	lsl.w	r2, r0, r2
 8001e7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e82:	bf00      	nop
 8001e84:	370c      	adds	r7, #12
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	e000e100 	.word	0xe000e100

08001e94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	6039      	str	r1, [r7, #0]
 8001e9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ea0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	db0a      	blt.n	8001ebe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	b2da      	uxtb	r2, r3
 8001eac:	490c      	ldr	r1, [pc, #48]	; (8001ee0 <__NVIC_SetPriority+0x4c>)
 8001eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb2:	0112      	lsls	r2, r2, #4
 8001eb4:	b2d2      	uxtb	r2, r2
 8001eb6:	440b      	add	r3, r1
 8001eb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ebc:	e00a      	b.n	8001ed4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	b2da      	uxtb	r2, r3
 8001ec2:	4908      	ldr	r1, [pc, #32]	; (8001ee4 <__NVIC_SetPriority+0x50>)
 8001ec4:	79fb      	ldrb	r3, [r7, #7]
 8001ec6:	f003 030f 	and.w	r3, r3, #15
 8001eca:	3b04      	subs	r3, #4
 8001ecc:	0112      	lsls	r2, r2, #4
 8001ece:	b2d2      	uxtb	r2, r2
 8001ed0:	440b      	add	r3, r1
 8001ed2:	761a      	strb	r2, [r3, #24]
}
 8001ed4:	bf00      	nop
 8001ed6:	370c      	adds	r7, #12
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr
 8001ee0:	e000e100 	.word	0xe000e100
 8001ee4:	e000ed00 	.word	0xe000ed00

08001ee8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b089      	sub	sp, #36	; 0x24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	60f8      	str	r0, [r7, #12]
 8001ef0:	60b9      	str	r1, [r7, #8]
 8001ef2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	f003 0307 	and.w	r3, r3, #7
 8001efa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	f1c3 0307 	rsb	r3, r3, #7
 8001f02:	2b04      	cmp	r3, #4
 8001f04:	bf28      	it	cs
 8001f06:	2304      	movcs	r3, #4
 8001f08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	3304      	adds	r3, #4
 8001f0e:	2b06      	cmp	r3, #6
 8001f10:	d902      	bls.n	8001f18 <NVIC_EncodePriority+0x30>
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	3b03      	subs	r3, #3
 8001f16:	e000      	b.n	8001f1a <NVIC_EncodePriority+0x32>
 8001f18:	2300      	movs	r3, #0
 8001f1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f20:	69bb      	ldr	r3, [r7, #24]
 8001f22:	fa02 f303 	lsl.w	r3, r2, r3
 8001f26:	43da      	mvns	r2, r3
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	401a      	ands	r2, r3
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f30:	f04f 31ff 	mov.w	r1, #4294967295
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	fa01 f303 	lsl.w	r3, r1, r3
 8001f3a:	43d9      	mvns	r1, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f40:	4313      	orrs	r3, r2
         );
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3724      	adds	r7, #36	; 0x24
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr
	...

08001f50 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001f54:	f3bf 8f4f 	dsb	sy
}
 8001f58:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001f5a:	4b06      	ldr	r3, [pc, #24]	; (8001f74 <__NVIC_SystemReset+0x24>)
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001f62:	4904      	ldr	r1, [pc, #16]	; (8001f74 <__NVIC_SystemReset+0x24>)
 8001f64:	4b04      	ldr	r3, [pc, #16]	; (8001f78 <__NVIC_SystemReset+0x28>)
 8001f66:	4313      	orrs	r3, r2
 8001f68:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001f6a:	f3bf 8f4f 	dsb	sy
}
 8001f6e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001f70:	bf00      	nop
 8001f72:	e7fd      	b.n	8001f70 <__NVIC_SystemReset+0x20>
 8001f74:	e000ed00 	.word	0xe000ed00
 8001f78:	05fa0004 	.word	0x05fa0004

08001f7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	3b01      	subs	r3, #1
 8001f88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f8c:	d301      	bcc.n	8001f92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e00f      	b.n	8001fb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f92:	4a0a      	ldr	r2, [pc, #40]	; (8001fbc <SysTick_Config+0x40>)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	3b01      	subs	r3, #1
 8001f98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f9a:	210f      	movs	r1, #15
 8001f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8001fa0:	f7ff ff78 	bl	8001e94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fa4:	4b05      	ldr	r3, [pc, #20]	; (8001fbc <SysTick_Config+0x40>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001faa:	4b04      	ldr	r3, [pc, #16]	; (8001fbc <SysTick_Config+0x40>)
 8001fac:	2207      	movs	r2, #7
 8001fae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fb0:	2300      	movs	r3, #0
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	e000e010 	.word	0xe000e010

08001fc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fc8:	6878      	ldr	r0, [r7, #4]
 8001fca:	f7ff ff13 	bl	8001df4 <__NVIC_SetPriorityGrouping>
}
 8001fce:	bf00      	nop
 8001fd0:	3708      	adds	r7, #8
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	b086      	sub	sp, #24
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	4603      	mov	r3, r0
 8001fde:	60b9      	str	r1, [r7, #8]
 8001fe0:	607a      	str	r2, [r7, #4]
 8001fe2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001fe8:	f7ff ff28 	bl	8001e3c <__NVIC_GetPriorityGrouping>
 8001fec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fee:	687a      	ldr	r2, [r7, #4]
 8001ff0:	68b9      	ldr	r1, [r7, #8]
 8001ff2:	6978      	ldr	r0, [r7, #20]
 8001ff4:	f7ff ff78 	bl	8001ee8 <NVIC_EncodePriority>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ffe:	4611      	mov	r1, r2
 8002000:	4618      	mov	r0, r3
 8002002:	f7ff ff47 	bl	8001e94 <__NVIC_SetPriority>
}
 8002006:	bf00      	nop
 8002008:	3718      	adds	r7, #24
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}

0800200e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800200e:	b580      	push	{r7, lr}
 8002010:	b082      	sub	sp, #8
 8002012:	af00      	add	r7, sp, #0
 8002014:	4603      	mov	r3, r0
 8002016:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800201c:	4618      	mov	r0, r3
 800201e:	f7ff ff1b 	bl	8001e58 <__NVIC_EnableIRQ>
}
 8002022:	bf00      	nop
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}

0800202a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800202a:	b580      	push	{r7, lr}
 800202c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800202e:	f7ff ff8f 	bl	8001f50 <__NVIC_SystemReset>

08002032 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002032:	b580      	push	{r7, lr}
 8002034:	b082      	sub	sp, #8
 8002036:	af00      	add	r7, sp, #0
 8002038:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f7ff ff9e 	bl	8001f7c <SysTick_Config>
 8002040:	4603      	mov	r3, r0
}
 8002042:	4618      	mov	r0, r3
 8002044:	3708      	adds	r7, #8
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800204a:	b480      	push	{r7}
 800204c:	b085      	sub	sp, #20
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002052:	2300      	movs	r3, #0
 8002054:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800205c:	b2db      	uxtb	r3, r3
 800205e:	2b02      	cmp	r3, #2
 8002060:	d008      	beq.n	8002074 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2204      	movs	r2, #4
 8002066:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2200      	movs	r2, #0
 800206c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	e022      	b.n	80020ba <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f022 020e 	bic.w	r2, r2, #14
 8002082:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f022 0201 	bic.w	r2, r2, #1
 8002092:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002098:	f003 021c 	and.w	r2, r3, #28
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a0:	2101      	movs	r1, #1
 80020a2:	fa01 f202 	lsl.w	r2, r1, r2
 80020a6:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2201      	movs	r2, #1
 80020ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2200      	movs	r2, #0
 80020b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80020b8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3714      	adds	r7, #20
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr

080020c6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b084      	sub	sp, #16
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020ce:	2300      	movs	r3, #0
 80020d0:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	2b02      	cmp	r3, #2
 80020dc:	d005      	beq.n	80020ea <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2204      	movs	r2, #4
 80020e2:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	73fb      	strb	r3, [r7, #15]
 80020e8:	e029      	b.n	800213e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f022 020e 	bic.w	r2, r2, #14
 80020f8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f022 0201 	bic.w	r2, r2, #1
 8002108:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800210e:	f003 021c 	and.w	r2, r3, #28
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002116:	2101      	movs	r1, #1
 8002118:	fa01 f202 	lsl.w	r2, r1, r2
 800211c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2201      	movs	r2, #1
 8002122:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002132:	2b00      	cmp	r3, #0
 8002134:	d003      	beq.n	800213e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	4798      	blx	r3
    }
  }
  return status;
 800213e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002140:	4618      	mov	r0, r3
 8002142:	3710      	adds	r7, #16
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}

08002148 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b086      	sub	sp, #24
 800214c:	af00      	add	r7, sp, #0
 800214e:	60f8      	str	r0, [r7, #12]
 8002150:	60b9      	str	r1, [r7, #8]
 8002152:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8002156:	2300      	movs	r3, #0
 8002158:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800215a:	4b2f      	ldr	r3, [pc, #188]	; (8002218 <HAL_FLASH_Program+0xd0>)
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	2b01      	cmp	r3, #1
 8002160:	d101      	bne.n	8002166 <HAL_FLASH_Program+0x1e>
 8002162:	2302      	movs	r3, #2
 8002164:	e053      	b.n	800220e <HAL_FLASH_Program+0xc6>
 8002166:	4b2c      	ldr	r3, [pc, #176]	; (8002218 <HAL_FLASH_Program+0xd0>)
 8002168:	2201      	movs	r2, #1
 800216a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800216c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002170:	f000 f894 	bl	800229c <FLASH_WaitForLastOperation>
 8002174:	4603      	mov	r3, r0
 8002176:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8002178:	7dfb      	ldrb	r3, [r7, #23]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d143      	bne.n	8002206 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800217e:	4b26      	ldr	r3, [pc, #152]	; (8002218 <HAL_FLASH_Program+0xd0>)
 8002180:	2200      	movs	r2, #0
 8002182:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002184:	4b25      	ldr	r3, [pc, #148]	; (800221c <HAL_FLASH_Program+0xd4>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800218c:	2b00      	cmp	r3, #0
 800218e:	d009      	beq.n	80021a4 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8002190:	4b22      	ldr	r3, [pc, #136]	; (800221c <HAL_FLASH_Program+0xd4>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a21      	ldr	r2, [pc, #132]	; (800221c <HAL_FLASH_Program+0xd4>)
 8002196:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800219a:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800219c:	4b1e      	ldr	r3, [pc, #120]	; (8002218 <HAL_FLASH_Program+0xd0>)
 800219e:	2202      	movs	r2, #2
 80021a0:	771a      	strb	r2, [r3, #28]
 80021a2:	e002      	b.n	80021aa <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80021a4:	4b1c      	ldr	r3, [pc, #112]	; (8002218 <HAL_FLASH_Program+0xd0>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d107      	bne.n	80021c0 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80021b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80021b4:	68b8      	ldr	r0, [r7, #8]
 80021b6:	f000 f8c7 	bl	8002348 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 80021ba:	2301      	movs	r3, #1
 80021bc:	613b      	str	r3, [r7, #16]
 80021be:	e010      	b.n	80021e2 <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d002      	beq.n	80021cc <HAL_FLASH_Program+0x84>
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2b02      	cmp	r3, #2
 80021ca:	d10a      	bne.n	80021e2 <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	4619      	mov	r1, r3
 80021d0:	68b8      	ldr	r0, [r7, #8]
 80021d2:	f000 f8df 	bl	8002394 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d102      	bne.n	80021e2 <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 80021dc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80021e0:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80021e2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80021e6:	f000 f859 	bl	800229c <FLASH_WaitForLastOperation>
 80021ea:	4603      	mov	r3, r0
 80021ec:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d006      	beq.n	8002202 <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 80021f4:	4b09      	ldr	r3, [pc, #36]	; (800221c <HAL_FLASH_Program+0xd4>)
 80021f6:	695a      	ldr	r2, [r3, #20]
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	43db      	mvns	r3, r3
 80021fc:	4907      	ldr	r1, [pc, #28]	; (800221c <HAL_FLASH_Program+0xd4>)
 80021fe:	4013      	ands	r3, r2
 8002200:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002202:	f000 f9fd 	bl	8002600 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002206:	4b04      	ldr	r3, [pc, #16]	; (8002218 <HAL_FLASH_Program+0xd0>)
 8002208:	2200      	movs	r2, #0
 800220a:	701a      	strb	r2, [r3, #0]

  return status;
 800220c:	7dfb      	ldrb	r3, [r7, #23]
}
 800220e:	4618      	mov	r0, r3
 8002210:	3718      	adds	r7, #24
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	20000010 	.word	0x20000010
 800221c:	40022000 	.word	0x40022000

08002220 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002226:	2300      	movs	r3, #0
 8002228:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800222a:	4b0b      	ldr	r3, [pc, #44]	; (8002258 <HAL_FLASH_Unlock+0x38>)
 800222c:	695b      	ldr	r3, [r3, #20]
 800222e:	2b00      	cmp	r3, #0
 8002230:	da0b      	bge.n	800224a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002232:	4b09      	ldr	r3, [pc, #36]	; (8002258 <HAL_FLASH_Unlock+0x38>)
 8002234:	4a09      	ldr	r2, [pc, #36]	; (800225c <HAL_FLASH_Unlock+0x3c>)
 8002236:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002238:	4b07      	ldr	r3, [pc, #28]	; (8002258 <HAL_FLASH_Unlock+0x38>)
 800223a:	4a09      	ldr	r2, [pc, #36]	; (8002260 <HAL_FLASH_Unlock+0x40>)
 800223c:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800223e:	4b06      	ldr	r3, [pc, #24]	; (8002258 <HAL_FLASH_Unlock+0x38>)
 8002240:	695b      	ldr	r3, [r3, #20]
 8002242:	2b00      	cmp	r3, #0
 8002244:	da01      	bge.n	800224a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800224a:	79fb      	ldrb	r3, [r7, #7]
}
 800224c:	4618      	mov	r0, r3
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr
 8002258:	40022000 	.word	0x40022000
 800225c:	45670123 	.word	0x45670123
 8002260:	cdef89ab 	.word	0xcdef89ab

08002264 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002268:	4b05      	ldr	r3, [pc, #20]	; (8002280 <HAL_FLASH_Lock+0x1c>)
 800226a:	695b      	ldr	r3, [r3, #20]
 800226c:	4a04      	ldr	r2, [pc, #16]	; (8002280 <HAL_FLASH_Lock+0x1c>)
 800226e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002272:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8002274:	2300      	movs	r3, #0
}
 8002276:	4618      	mov	r0, r3
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr
 8002280:	40022000 	.word	0x40022000

08002284 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_RD: FLASH PCROP read error
  *            @arg HAL_FLASH_ERROR_OPTV: FLASH Option validity error
  *            @arg FLASH_FLAG_PEMPTY : FLASH Boot from not programmed flash (apply only for STM32L43x/STM32L44x devices)
  */
uint32_t HAL_FLASH_GetError(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8002288:	4b03      	ldr	r3, [pc, #12]	; (8002298 <HAL_FLASH_GetError+0x14>)
 800228a:	685b      	ldr	r3, [r3, #4]
}
 800228c:	4618      	mov	r0, r3
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	20000010 	.word	0x20000010

0800229c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 80022a4:	f7ff fd76 	bl	8001d94 <HAL_GetTick>
 80022a8:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80022aa:	e00d      	b.n	80022c8 <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022b2:	d009      	beq.n	80022c8 <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 80022b4:	f7ff fd6e 	bl	8001d94 <HAL_GetTick>
 80022b8:	4602      	mov	r2, r0
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d801      	bhi.n	80022c8 <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e037      	b.n	8002338 <FLASH_WaitForLastOperation+0x9c>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80022c8:	4b1d      	ldr	r3, [pc, #116]	; (8002340 <FLASH_WaitForLastOperation+0xa4>)
 80022ca:	691b      	ldr	r3, [r3, #16]
 80022cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d1eb      	bne.n	80022ac <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80022d4:	4b1a      	ldr	r3, [pc, #104]	; (8002340 <FLASH_WaitForLastOperation+0xa4>)
 80022d6:	691a      	ldr	r2, [r3, #16]
 80022d8:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 80022dc:	4013      	ands	r3, r2
 80022de:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d01e      	beq.n	8002324 <FLASH_WaitForLastOperation+0x88>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 80022e6:	4b17      	ldr	r3, [pc, #92]	; (8002344 <FLASH_WaitForLastOperation+0xa8>)
 80022e8:	685a      	ldr	r2, [r3, #4]
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	4a15      	ldr	r2, [pc, #84]	; (8002344 <FLASH_WaitForLastOperation+0xa8>)
 80022f0:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d007      	beq.n	800230c <FLASH_WaitForLastOperation+0x70>
 80022fc:	4b10      	ldr	r3, [pc, #64]	; (8002340 <FLASH_WaitForLastOperation+0xa4>)
 80022fe:	699a      	ldr	r2, [r3, #24]
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8002306:	490e      	ldr	r1, [pc, #56]	; (8002340 <FLASH_WaitForLastOperation+0xa4>)
 8002308:	4313      	orrs	r3, r2
 800230a:	618b      	str	r3, [r1, #24]
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d004      	beq.n	8002320 <FLASH_WaitForLastOperation+0x84>
 8002316:	4a0a      	ldr	r2, [pc, #40]	; (8002340 <FLASH_WaitForLastOperation+0xa4>)
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800231e:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	e009      	b.n	8002338 <FLASH_WaitForLastOperation+0x9c>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002324:	4b06      	ldr	r3, [pc, #24]	; (8002340 <FLASH_WaitForLastOperation+0xa4>)
 8002326:	691b      	ldr	r3, [r3, #16]
 8002328:	f003 0301 	and.w	r3, r3, #1
 800232c:	2b00      	cmp	r3, #0
 800232e:	d002      	beq.n	8002336 <FLASH_WaitForLastOperation+0x9a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002330:	4b03      	ldr	r3, [pc, #12]	; (8002340 <FLASH_WaitForLastOperation+0xa4>)
 8002332:	2201      	movs	r2, #1
 8002334:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8002336:	2300      	movs	r3, #0
}
 8002338:	4618      	mov	r0, r3
 800233a:	3710      	adds	r7, #16
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	40022000 	.word	0x40022000
 8002344:	20000010 	.word	0x20000010

08002348 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002348:	b480      	push	{r7}
 800234a:	b085      	sub	sp, #20
 800234c:	af00      	add	r7, sp, #0
 800234e:	60f8      	str	r0, [r7, #12]
 8002350:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002354:	4b0e      	ldr	r3, [pc, #56]	; (8002390 <FLASH_Program_DoubleWord+0x48>)
 8002356:	695b      	ldr	r3, [r3, #20]
 8002358:	4a0d      	ldr	r2, [pc, #52]	; (8002390 <FLASH_Program_DoubleWord+0x48>)
 800235a:	f043 0301 	orr.w	r3, r3, #1
 800235e:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	683a      	ldr	r2, [r7, #0]
 8002364:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8002366:	f3bf 8f6f 	isb	sy
}
 800236a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 800236c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002370:	f04f 0200 	mov.w	r2, #0
 8002374:	f04f 0300 	mov.w	r3, #0
 8002378:	000a      	movs	r2, r1
 800237a:	2300      	movs	r3, #0
 800237c:	68f9      	ldr	r1, [r7, #12]
 800237e:	3104      	adds	r1, #4
 8002380:	4613      	mov	r3, r2
 8002382:	600b      	str	r3, [r1, #0]
}
 8002384:	bf00      	nop
 8002386:	3714      	adds	r7, #20
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr
 8002390:	40022000 	.word	0x40022000

08002394 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8002394:	b480      	push	{r7}
 8002396:	b089      	sub	sp, #36	; 0x24
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800239e:	2340      	movs	r3, #64	; 0x40
 80023a0:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80023aa:	4b14      	ldr	r3, [pc, #80]	; (80023fc <FLASH_Program_Fast+0x68>)
 80023ac:	695b      	ldr	r3, [r3, #20]
 80023ae:	4a13      	ldr	r2, [pc, #76]	; (80023fc <FLASH_Program_Fast+0x68>)
 80023b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023b4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023b6:	f3ef 8310 	mrs	r3, PRIMASK
 80023ba:	60fb      	str	r3, [r7, #12]
  return(result);
 80023bc:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 80023be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80023c0:	b672      	cpsid	i
}
 80023c2:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	601a      	str	r2, [r3, #0]
    dest_addr++;
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	3304      	adds	r3, #4
 80023d0:	61bb      	str	r3, [r7, #24]
    src_addr++;
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	3304      	adds	r3, #4
 80023d6:	617b      	str	r3, [r7, #20]
    row_index--;
 80023d8:	7ffb      	ldrb	r3, [r7, #31]
 80023da:	3b01      	subs	r3, #1
 80023dc:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 80023de:	7ffb      	ldrb	r3, [r7, #31]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d1ef      	bne.n	80023c4 <FLASH_Program_Fast+0x30>
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	f383 8810 	msr	PRIMASK, r3
}
 80023ee:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 80023f0:	bf00      	nop
 80023f2:	3724      	adds	r7, #36	; 0x24
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr
 80023fc:	40022000 	.word	0x40022000

08002400 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800240a:	4b4c      	ldr	r3, [pc, #304]	; (800253c <HAL_FLASHEx_Erase+0x13c>)
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	2b01      	cmp	r3, #1
 8002410:	d101      	bne.n	8002416 <HAL_FLASHEx_Erase+0x16>
 8002412:	2302      	movs	r3, #2
 8002414:	e08d      	b.n	8002532 <HAL_FLASHEx_Erase+0x132>
 8002416:	4b49      	ldr	r3, [pc, #292]	; (800253c <HAL_FLASHEx_Erase+0x13c>)
 8002418:	2201      	movs	r2, #1
 800241a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800241c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002420:	f7ff ff3c 	bl	800229c <FLASH_WaitForLastOperation>
 8002424:	4603      	mov	r3, r0
 8002426:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002428:	7bfb      	ldrb	r3, [r7, #15]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d17d      	bne.n	800252a <HAL_FLASHEx_Erase+0x12a>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800242e:	4b43      	ldr	r3, [pc, #268]	; (800253c <HAL_FLASHEx_Erase+0x13c>)
 8002430:	2200      	movs	r2, #0
 8002432:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8002434:	4b42      	ldr	r3, [pc, #264]	; (8002540 <HAL_FLASHEx_Erase+0x140>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800243c:	2b00      	cmp	r3, #0
 800243e:	d019      	beq.n	8002474 <HAL_FLASHEx_Erase+0x74>
    {
      /* Disable instruction cache  */
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002440:	4b3f      	ldr	r3, [pc, #252]	; (8002540 <HAL_FLASHEx_Erase+0x140>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a3e      	ldr	r2, [pc, #248]	; (8002540 <HAL_FLASHEx_Erase+0x140>)
 8002446:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800244a:	6013      	str	r3, [r2, #0]

      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800244c:	4b3c      	ldr	r3, [pc, #240]	; (8002540 <HAL_FLASHEx_Erase+0x140>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002454:	2b00      	cmp	r3, #0
 8002456:	d009      	beq.n	800246c <HAL_FLASHEx_Erase+0x6c>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8002458:	4b39      	ldr	r3, [pc, #228]	; (8002540 <HAL_FLASHEx_Erase+0x140>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a38      	ldr	r2, [pc, #224]	; (8002540 <HAL_FLASHEx_Erase+0x140>)
 800245e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002462:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8002464:	4b35      	ldr	r3, [pc, #212]	; (800253c <HAL_FLASHEx_Erase+0x13c>)
 8002466:	2203      	movs	r2, #3
 8002468:	771a      	strb	r2, [r3, #28]
 800246a:	e016      	b.n	800249a <HAL_FLASHEx_Erase+0x9a>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 800246c:	4b33      	ldr	r3, [pc, #204]	; (800253c <HAL_FLASHEx_Erase+0x13c>)
 800246e:	2201      	movs	r2, #1
 8002470:	771a      	strb	r2, [r3, #28]
 8002472:	e012      	b.n	800249a <HAL_FLASHEx_Erase+0x9a>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002474:	4b32      	ldr	r3, [pc, #200]	; (8002540 <HAL_FLASHEx_Erase+0x140>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800247c:	2b00      	cmp	r3, #0
 800247e:	d009      	beq.n	8002494 <HAL_FLASHEx_Erase+0x94>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8002480:	4b2f      	ldr	r3, [pc, #188]	; (8002540 <HAL_FLASHEx_Erase+0x140>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a2e      	ldr	r2, [pc, #184]	; (8002540 <HAL_FLASHEx_Erase+0x140>)
 8002486:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800248a:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800248c:	4b2b      	ldr	r3, [pc, #172]	; (800253c <HAL_FLASHEx_Erase+0x13c>)
 800248e:	2202      	movs	r2, #2
 8002490:	771a      	strb	r2, [r3, #28]
 8002492:	e002      	b.n	800249a <HAL_FLASHEx_Erase+0x9a>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002494:	4b29      	ldr	r3, [pc, #164]	; (800253c <HAL_FLASHEx_Erase+0x13c>)
 8002496:	2200      	movs	r2, #0
 8002498:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d113      	bne.n	80024ca <HAL_FLASHEx_Erase+0xca>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	4618      	mov	r0, r3
 80024a8:	f000 f84c 	bl	8002544 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80024ac:	f24c 3050 	movw	r0, #50000	; 0xc350
 80024b0:	f7ff fef4 	bl	800229c <FLASH_WaitForLastOperation>
 80024b4:	4603      	mov	r3, r0
 80024b6:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 80024b8:	4b21      	ldr	r3, [pc, #132]	; (8002540 <HAL_FLASHEx_Erase+0x140>)
 80024ba:	695b      	ldr	r3, [r3, #20]
 80024bc:	4a20      	ldr	r2, [pc, #128]	; (8002540 <HAL_FLASHEx_Erase+0x140>)
 80024be:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80024c2:	f023 0304 	bic.w	r3, r3, #4
 80024c6:	6153      	str	r3, [r2, #20]
 80024c8:	e02d      	b.n	8002526 <HAL_FLASHEx_Erase+0x126>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	f04f 32ff 	mov.w	r2, #4294967295
 80024d0:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	60bb      	str	r3, [r7, #8]
 80024d8:	e01d      	b.n	8002516 <HAL_FLASHEx_Erase+0x116>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	4619      	mov	r1, r3
 80024e0:	68b8      	ldr	r0, [r7, #8]
 80024e2:	f000 f857 	bl	8002594 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80024e6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80024ea:	f7ff fed7 	bl	800229c <FLASH_WaitForLastOperation>
 80024ee:	4603      	mov	r3, r0
 80024f0:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80024f2:	4b13      	ldr	r3, [pc, #76]	; (8002540 <HAL_FLASHEx_Erase+0x140>)
 80024f4:	695b      	ldr	r3, [r3, #20]
 80024f6:	4a12      	ldr	r2, [pc, #72]	; (8002540 <HAL_FLASHEx_Erase+0x140>)
 80024f8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80024fc:	f023 0302 	bic.w	r3, r3, #2
 8002500:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8002502:	7bfb      	ldrb	r3, [r7, #15]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d003      	beq.n	8002510 <HAL_FLASHEx_Erase+0x110>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	68ba      	ldr	r2, [r7, #8]
 800250c:	601a      	str	r2, [r3, #0]
          break;
 800250e:	e00a      	b.n	8002526 <HAL_FLASHEx_Erase+0x126>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	3301      	adds	r3, #1
 8002514:	60bb      	str	r3, [r7, #8]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	689a      	ldr	r2, [r3, #8]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	68db      	ldr	r3, [r3, #12]
 800251e:	4413      	add	r3, r2
 8002520:	68ba      	ldr	r2, [r7, #8]
 8002522:	429a      	cmp	r2, r3
 8002524:	d3d9      	bcc.n	80024da <HAL_FLASHEx_Erase+0xda>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002526:	f000 f86b 	bl	8002600 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800252a:	4b04      	ldr	r3, [pc, #16]	; (800253c <HAL_FLASHEx_Erase+0x13c>)
 800252c:	2200      	movs	r2, #0
 800252e:	701a      	strb	r2, [r3, #0]

  return status;
 8002530:	7bfb      	ldrb	r3, [r7, #15]
}
 8002532:	4618      	mov	r0, r3
 8002534:	3710      	adds	r7, #16
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	20000010 	.word	0x20000010
 8002540:	40022000 	.word	0x40022000

08002544 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f003 0301 	and.w	r3, r3, #1
 8002552:	2b00      	cmp	r3, #0
 8002554:	d005      	beq.n	8002562 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8002556:	4b0e      	ldr	r3, [pc, #56]	; (8002590 <FLASH_MassErase+0x4c>)
 8002558:	695b      	ldr	r3, [r3, #20]
 800255a:	4a0d      	ldr	r2, [pc, #52]	; (8002590 <FLASH_MassErase+0x4c>)
 800255c:	f043 0304 	orr.w	r3, r3, #4
 8002560:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	f003 0302 	and.w	r3, r3, #2
 8002568:	2b00      	cmp	r3, #0
 800256a:	d005      	beq.n	8002578 <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 800256c:	4b08      	ldr	r3, [pc, #32]	; (8002590 <FLASH_MassErase+0x4c>)
 800256e:	695b      	ldr	r3, [r3, #20]
 8002570:	4a07      	ldr	r2, [pc, #28]	; (8002590 <FLASH_MassErase+0x4c>)
 8002572:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002576:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002578:	4b05      	ldr	r3, [pc, #20]	; (8002590 <FLASH_MassErase+0x4c>)
 800257a:	695b      	ldr	r3, [r3, #20]
 800257c:	4a04      	ldr	r2, [pc, #16]	; (8002590 <FLASH_MassErase+0x4c>)
 800257e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002582:	6153      	str	r3, [r2, #20]
}
 8002584:	bf00      	nop
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr
 8002590:	40022000 	.word	0x40022000

08002594 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	f003 0301 	and.w	r3, r3, #1
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d006      	beq.n	80025b6 <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 80025a8:	4b14      	ldr	r3, [pc, #80]	; (80025fc <FLASH_PageErase+0x68>)
 80025aa:	695b      	ldr	r3, [r3, #20]
 80025ac:	4a13      	ldr	r2, [pc, #76]	; (80025fc <FLASH_PageErase+0x68>)
 80025ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80025b2:	6153      	str	r3, [r2, #20]
 80025b4:	e005      	b.n	80025c2 <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 80025b6:	4b11      	ldr	r3, [pc, #68]	; (80025fc <FLASH_PageErase+0x68>)
 80025b8:	695b      	ldr	r3, [r3, #20]
 80025ba:	4a10      	ldr	r2, [pc, #64]	; (80025fc <FLASH_PageErase+0x68>)
 80025bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80025c0:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 80025c2:	4b0e      	ldr	r3, [pc, #56]	; (80025fc <FLASH_PageErase+0x68>)
 80025c4:	695b      	ldr	r3, [r3, #20]
 80025c6:	f423 62ff 	bic.w	r2, r3, #2040	; 0x7f8
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	00db      	lsls	r3, r3, #3
 80025ce:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 80025d2:	490a      	ldr	r1, [pc, #40]	; (80025fc <FLASH_PageErase+0x68>)
 80025d4:	4313      	orrs	r3, r2
 80025d6:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 80025d8:	4b08      	ldr	r3, [pc, #32]	; (80025fc <FLASH_PageErase+0x68>)
 80025da:	695b      	ldr	r3, [r3, #20]
 80025dc:	4a07      	ldr	r2, [pc, #28]	; (80025fc <FLASH_PageErase+0x68>)
 80025de:	f043 0302 	orr.w	r3, r3, #2
 80025e2:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80025e4:	4b05      	ldr	r3, [pc, #20]	; (80025fc <FLASH_PageErase+0x68>)
 80025e6:	695b      	ldr	r3, [r3, #20]
 80025e8:	4a04      	ldr	r2, [pc, #16]	; (80025fc <FLASH_PageErase+0x68>)
 80025ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025ee:	6153      	str	r3, [r2, #20]
}
 80025f0:	bf00      	nop
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr
 80025fc:	40022000 	.word	0x40022000

08002600 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8002606:	4b1e      	ldr	r3, [pc, #120]	; (8002680 <FLASH_FlushCaches+0x80>)
 8002608:	7f1b      	ldrb	r3, [r3, #28]
 800260a:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 800260c:	79fb      	ldrb	r3, [r7, #7]
 800260e:	2b01      	cmp	r3, #1
 8002610:	d002      	beq.n	8002618 <FLASH_FlushCaches+0x18>
 8002612:	79fb      	ldrb	r3, [r7, #7]
 8002614:	2b03      	cmp	r3, #3
 8002616:	d111      	bne.n	800263c <FLASH_FlushCaches+0x3c>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002618:	4b1a      	ldr	r3, [pc, #104]	; (8002684 <FLASH_FlushCaches+0x84>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a19      	ldr	r2, [pc, #100]	; (8002684 <FLASH_FlushCaches+0x84>)
 800261e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002622:	6013      	str	r3, [r2, #0]
 8002624:	4b17      	ldr	r3, [pc, #92]	; (8002684 <FLASH_FlushCaches+0x84>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a16      	ldr	r2, [pc, #88]	; (8002684 <FLASH_FlushCaches+0x84>)
 800262a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800262e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002630:	4b14      	ldr	r3, [pc, #80]	; (8002684 <FLASH_FlushCaches+0x84>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a13      	ldr	r2, [pc, #76]	; (8002684 <FLASH_FlushCaches+0x84>)
 8002636:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800263a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 800263c:	79fb      	ldrb	r3, [r7, #7]
 800263e:	2b02      	cmp	r3, #2
 8002640:	d002      	beq.n	8002648 <FLASH_FlushCaches+0x48>
 8002642:	79fb      	ldrb	r3, [r7, #7]
 8002644:	2b03      	cmp	r3, #3
 8002646:	d111      	bne.n	800266c <FLASH_FlushCaches+0x6c>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002648:	4b0e      	ldr	r3, [pc, #56]	; (8002684 <FLASH_FlushCaches+0x84>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a0d      	ldr	r2, [pc, #52]	; (8002684 <FLASH_FlushCaches+0x84>)
 800264e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002652:	6013      	str	r3, [r2, #0]
 8002654:	4b0b      	ldr	r3, [pc, #44]	; (8002684 <FLASH_FlushCaches+0x84>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a0a      	ldr	r2, [pc, #40]	; (8002684 <FLASH_FlushCaches+0x84>)
 800265a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800265e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002660:	4b08      	ldr	r3, [pc, #32]	; (8002684 <FLASH_FlushCaches+0x84>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a07      	ldr	r2, [pc, #28]	; (8002684 <FLASH_FlushCaches+0x84>)
 8002666:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800266a:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800266c:	4b04      	ldr	r3, [pc, #16]	; (8002680 <FLASH_FlushCaches+0x80>)
 800266e:	2200      	movs	r2, #0
 8002670:	771a      	strb	r2, [r3, #28]
}
 8002672:	bf00      	nop
 8002674:	370c      	adds	r7, #12
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	20000010 	.word	0x20000010
 8002684:	40022000 	.word	0x40022000

08002688 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002688:	b480      	push	{r7}
 800268a:	b087      	sub	sp, #28
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002692:	2300      	movs	r3, #0
 8002694:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002696:	e17f      	b.n	8002998 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	2101      	movs	r1, #1
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	fa01 f303 	lsl.w	r3, r1, r3
 80026a4:	4013      	ands	r3, r2
 80026a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	f000 8171 	beq.w	8002992 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d00b      	beq.n	80026d0 <HAL_GPIO_Init+0x48>
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	2b02      	cmp	r3, #2
 80026be:	d007      	beq.n	80026d0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80026c4:	2b11      	cmp	r3, #17
 80026c6:	d003      	beq.n	80026d0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	2b12      	cmp	r3, #18
 80026ce:	d130      	bne.n	8002732 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	005b      	lsls	r3, r3, #1
 80026da:	2203      	movs	r2, #3
 80026dc:	fa02 f303 	lsl.w	r3, r2, r3
 80026e0:	43db      	mvns	r3, r3
 80026e2:	693a      	ldr	r2, [r7, #16]
 80026e4:	4013      	ands	r3, r2
 80026e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	68da      	ldr	r2, [r3, #12]
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	fa02 f303 	lsl.w	r3, r2, r3
 80026f4:	693a      	ldr	r2, [r7, #16]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	693a      	ldr	r2, [r7, #16]
 80026fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002706:	2201      	movs	r2, #1
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	fa02 f303 	lsl.w	r3, r2, r3
 800270e:	43db      	mvns	r3, r3
 8002710:	693a      	ldr	r2, [r7, #16]
 8002712:	4013      	ands	r3, r2
 8002714:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	091b      	lsrs	r3, r3, #4
 800271c:	f003 0201 	and.w	r2, r3, #1
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	fa02 f303 	lsl.w	r3, r2, r3
 8002726:	693a      	ldr	r2, [r7, #16]
 8002728:	4313      	orrs	r3, r2
 800272a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	693a      	ldr	r2, [r7, #16]
 8002730:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	f003 0303 	and.w	r3, r3, #3
 800273a:	2b03      	cmp	r3, #3
 800273c:	d118      	bne.n	8002770 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002742:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002744:	2201      	movs	r2, #1
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	43db      	mvns	r3, r3
 800274e:	693a      	ldr	r2, [r7, #16]
 8002750:	4013      	ands	r3, r2
 8002752:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	08db      	lsrs	r3, r3, #3
 800275a:	f003 0201 	and.w	r2, r3, #1
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	fa02 f303 	lsl.w	r3, r2, r3
 8002764:	693a      	ldr	r2, [r7, #16]
 8002766:	4313      	orrs	r3, r2
 8002768:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	693a      	ldr	r2, [r7, #16]
 800276e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	2203      	movs	r2, #3
 800277c:	fa02 f303 	lsl.w	r3, r2, r3
 8002780:	43db      	mvns	r3, r3
 8002782:	693a      	ldr	r2, [r7, #16]
 8002784:	4013      	ands	r3, r2
 8002786:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	689a      	ldr	r2, [r3, #8]
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	005b      	lsls	r3, r3, #1
 8002790:	fa02 f303 	lsl.w	r3, r2, r3
 8002794:	693a      	ldr	r2, [r7, #16]
 8002796:	4313      	orrs	r3, r2
 8002798:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	693a      	ldr	r2, [r7, #16]
 800279e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	2b02      	cmp	r3, #2
 80027a6:	d003      	beq.n	80027b0 <HAL_GPIO_Init+0x128>
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	2b12      	cmp	r3, #18
 80027ae:	d123      	bne.n	80027f8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	08da      	lsrs	r2, r3, #3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	3208      	adds	r2, #8
 80027b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	f003 0307 	and.w	r3, r3, #7
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	220f      	movs	r2, #15
 80027c8:	fa02 f303 	lsl.w	r3, r2, r3
 80027cc:	43db      	mvns	r3, r3
 80027ce:	693a      	ldr	r2, [r7, #16]
 80027d0:	4013      	ands	r3, r2
 80027d2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	691a      	ldr	r2, [r3, #16]
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	f003 0307 	and.w	r3, r3, #7
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	fa02 f303 	lsl.w	r3, r2, r3
 80027e4:	693a      	ldr	r2, [r7, #16]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	08da      	lsrs	r2, r3, #3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	3208      	adds	r2, #8
 80027f2:	6939      	ldr	r1, [r7, #16]
 80027f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	005b      	lsls	r3, r3, #1
 8002802:	2203      	movs	r2, #3
 8002804:	fa02 f303 	lsl.w	r3, r2, r3
 8002808:	43db      	mvns	r3, r3
 800280a:	693a      	ldr	r2, [r7, #16]
 800280c:	4013      	ands	r3, r2
 800280e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f003 0203 	and.w	r2, r3, #3
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	005b      	lsls	r3, r3, #1
 800281c:	fa02 f303 	lsl.w	r3, r2, r3
 8002820:	693a      	ldr	r2, [r7, #16]
 8002822:	4313      	orrs	r3, r2
 8002824:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	693a      	ldr	r2, [r7, #16]
 800282a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002834:	2b00      	cmp	r3, #0
 8002836:	f000 80ac 	beq.w	8002992 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800283a:	4b5f      	ldr	r3, [pc, #380]	; (80029b8 <HAL_GPIO_Init+0x330>)
 800283c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800283e:	4a5e      	ldr	r2, [pc, #376]	; (80029b8 <HAL_GPIO_Init+0x330>)
 8002840:	f043 0301 	orr.w	r3, r3, #1
 8002844:	6613      	str	r3, [r2, #96]	; 0x60
 8002846:	4b5c      	ldr	r3, [pc, #368]	; (80029b8 <HAL_GPIO_Init+0x330>)
 8002848:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800284a:	f003 0301 	and.w	r3, r3, #1
 800284e:	60bb      	str	r3, [r7, #8]
 8002850:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002852:	4a5a      	ldr	r2, [pc, #360]	; (80029bc <HAL_GPIO_Init+0x334>)
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	089b      	lsrs	r3, r3, #2
 8002858:	3302      	adds	r3, #2
 800285a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800285e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	f003 0303 	and.w	r3, r3, #3
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	220f      	movs	r2, #15
 800286a:	fa02 f303 	lsl.w	r3, r2, r3
 800286e:	43db      	mvns	r3, r3
 8002870:	693a      	ldr	r2, [r7, #16]
 8002872:	4013      	ands	r3, r2
 8002874:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800287c:	d025      	beq.n	80028ca <HAL_GPIO_Init+0x242>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	4a4f      	ldr	r2, [pc, #316]	; (80029c0 <HAL_GPIO_Init+0x338>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d01f      	beq.n	80028c6 <HAL_GPIO_Init+0x23e>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4a4e      	ldr	r2, [pc, #312]	; (80029c4 <HAL_GPIO_Init+0x33c>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d019      	beq.n	80028c2 <HAL_GPIO_Init+0x23a>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a4d      	ldr	r2, [pc, #308]	; (80029c8 <HAL_GPIO_Init+0x340>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d013      	beq.n	80028be <HAL_GPIO_Init+0x236>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4a4c      	ldr	r2, [pc, #304]	; (80029cc <HAL_GPIO_Init+0x344>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d00d      	beq.n	80028ba <HAL_GPIO_Init+0x232>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a4b      	ldr	r2, [pc, #300]	; (80029d0 <HAL_GPIO_Init+0x348>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d007      	beq.n	80028b6 <HAL_GPIO_Init+0x22e>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a4a      	ldr	r2, [pc, #296]	; (80029d4 <HAL_GPIO_Init+0x34c>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d101      	bne.n	80028b2 <HAL_GPIO_Init+0x22a>
 80028ae:	2306      	movs	r3, #6
 80028b0:	e00c      	b.n	80028cc <HAL_GPIO_Init+0x244>
 80028b2:	2307      	movs	r3, #7
 80028b4:	e00a      	b.n	80028cc <HAL_GPIO_Init+0x244>
 80028b6:	2305      	movs	r3, #5
 80028b8:	e008      	b.n	80028cc <HAL_GPIO_Init+0x244>
 80028ba:	2304      	movs	r3, #4
 80028bc:	e006      	b.n	80028cc <HAL_GPIO_Init+0x244>
 80028be:	2303      	movs	r3, #3
 80028c0:	e004      	b.n	80028cc <HAL_GPIO_Init+0x244>
 80028c2:	2302      	movs	r3, #2
 80028c4:	e002      	b.n	80028cc <HAL_GPIO_Init+0x244>
 80028c6:	2301      	movs	r3, #1
 80028c8:	e000      	b.n	80028cc <HAL_GPIO_Init+0x244>
 80028ca:	2300      	movs	r3, #0
 80028cc:	697a      	ldr	r2, [r7, #20]
 80028ce:	f002 0203 	and.w	r2, r2, #3
 80028d2:	0092      	lsls	r2, r2, #2
 80028d4:	4093      	lsls	r3, r2
 80028d6:	693a      	ldr	r2, [r7, #16]
 80028d8:	4313      	orrs	r3, r2
 80028da:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80028dc:	4937      	ldr	r1, [pc, #220]	; (80029bc <HAL_GPIO_Init+0x334>)
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	089b      	lsrs	r3, r3, #2
 80028e2:	3302      	adds	r3, #2
 80028e4:	693a      	ldr	r2, [r7, #16]
 80028e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80028ea:	4b3b      	ldr	r3, [pc, #236]	; (80029d8 <HAL_GPIO_Init+0x350>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	43db      	mvns	r3, r3
 80028f4:	693a      	ldr	r2, [r7, #16]
 80028f6:	4013      	ands	r3, r2
 80028f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d003      	beq.n	800290e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002906:	693a      	ldr	r2, [r7, #16]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	4313      	orrs	r3, r2
 800290c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800290e:	4a32      	ldr	r2, [pc, #200]	; (80029d8 <HAL_GPIO_Init+0x350>)
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002914:	4b30      	ldr	r3, [pc, #192]	; (80029d8 <HAL_GPIO_Init+0x350>)
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	43db      	mvns	r3, r3
 800291e:	693a      	ldr	r2, [r7, #16]
 8002920:	4013      	ands	r3, r2
 8002922:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d003      	beq.n	8002938 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002930:	693a      	ldr	r2, [r7, #16]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	4313      	orrs	r3, r2
 8002936:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002938:	4a27      	ldr	r2, [pc, #156]	; (80029d8 <HAL_GPIO_Init+0x350>)
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800293e:	4b26      	ldr	r3, [pc, #152]	; (80029d8 <HAL_GPIO_Init+0x350>)
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	43db      	mvns	r3, r3
 8002948:	693a      	ldr	r2, [r7, #16]
 800294a:	4013      	ands	r3, r2
 800294c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d003      	beq.n	8002962 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800295a:	693a      	ldr	r2, [r7, #16]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	4313      	orrs	r3, r2
 8002960:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002962:	4a1d      	ldr	r2, [pc, #116]	; (80029d8 <HAL_GPIO_Init+0x350>)
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002968:	4b1b      	ldr	r3, [pc, #108]	; (80029d8 <HAL_GPIO_Init+0x350>)
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	43db      	mvns	r3, r3
 8002972:	693a      	ldr	r2, [r7, #16]
 8002974:	4013      	ands	r3, r2
 8002976:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d003      	beq.n	800298c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002984:	693a      	ldr	r2, [r7, #16]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	4313      	orrs	r3, r2
 800298a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800298c:	4a12      	ldr	r2, [pc, #72]	; (80029d8 <HAL_GPIO_Init+0x350>)
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	3301      	adds	r3, #1
 8002996:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	fa22 f303 	lsr.w	r3, r2, r3
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	f47f ae78 	bne.w	8002698 <HAL_GPIO_Init+0x10>
  }
}
 80029a8:	bf00      	nop
 80029aa:	bf00      	nop
 80029ac:	371c      	adds	r7, #28
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	40021000 	.word	0x40021000
 80029bc:	40010000 	.word	0x40010000
 80029c0:	48000400 	.word	0x48000400
 80029c4:	48000800 	.word	0x48000800
 80029c8:	48000c00 	.word	0x48000c00
 80029cc:	48001000 	.word	0x48001000
 80029d0:	48001400 	.word	0x48001400
 80029d4:	48001800 	.word	0x48001800
 80029d8:	40010400 	.word	0x40010400

080029dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80029dc:	b480      	push	{r7}
 80029de:	b085      	sub	sp, #20
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	460b      	mov	r3, r1
 80029e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	691a      	ldr	r2, [r3, #16]
 80029ec:	887b      	ldrh	r3, [r7, #2]
 80029ee:	4013      	ands	r3, r2
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d002      	beq.n	80029fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029f4:	2301      	movs	r3, #1
 80029f6:	73fb      	strb	r3, [r7, #15]
 80029f8:	e001      	b.n	80029fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029fa:	2300      	movs	r3, #0
 80029fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3714      	adds	r7, #20
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr

08002a0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b083      	sub	sp, #12
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	460b      	mov	r3, r1
 8002a16:	807b      	strh	r3, [r7, #2]
 8002a18:	4613      	mov	r3, r2
 8002a1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a1c:	787b      	ldrb	r3, [r7, #1]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d003      	beq.n	8002a2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a22:	887a      	ldrh	r2, [r7, #2]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a28:	e002      	b.n	8002a30 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a2a:	887a      	ldrh	r2, [r7, #2]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002a30:	bf00      	nop
 8002a32:	370c      	adds	r7, #12
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr

08002a3c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b085      	sub	sp, #20
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	460b      	mov	r3, r1
 8002a46:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	695b      	ldr	r3, [r3, #20]
 8002a4c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a4e:	887a      	ldrh	r2, [r7, #2]
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	4013      	ands	r3, r2
 8002a54:	041a      	lsls	r2, r3, #16
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	43d9      	mvns	r1, r3
 8002a5a:	887b      	ldrh	r3, [r7, #2]
 8002a5c:	400b      	ands	r3, r1
 8002a5e:	431a      	orrs	r2, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	619a      	str	r2, [r3, #24]
}
 8002a64:	bf00      	nop
 8002a66:	3714      	adds	r7, #20
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr

08002a70 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002a74:	4b04      	ldr	r3, [pc, #16]	; (8002a88 <HAL_PWREx_GetVoltageRange+0x18>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	40007000 	.word	0x40007000

08002a8c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b085      	sub	sp, #20
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a9a:	d130      	bne.n	8002afe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a9c:	4b23      	ldr	r3, [pc, #140]	; (8002b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002aa4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002aa8:	d038      	beq.n	8002b1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002aaa:	4b20      	ldr	r3, [pc, #128]	; (8002b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002ab2:	4a1e      	ldr	r2, [pc, #120]	; (8002b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ab4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ab8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002aba:	4b1d      	ldr	r3, [pc, #116]	; (8002b30 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	2232      	movs	r2, #50	; 0x32
 8002ac0:	fb02 f303 	mul.w	r3, r2, r3
 8002ac4:	4a1b      	ldr	r2, [pc, #108]	; (8002b34 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8002aca:	0c9b      	lsrs	r3, r3, #18
 8002acc:	3301      	adds	r3, #1
 8002ace:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ad0:	e002      	b.n	8002ad8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	3b01      	subs	r3, #1
 8002ad6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ad8:	4b14      	ldr	r3, [pc, #80]	; (8002b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ada:	695b      	ldr	r3, [r3, #20]
 8002adc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ae0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ae4:	d102      	bne.n	8002aec <HAL_PWREx_ControlVoltageScaling+0x60>
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d1f2      	bne.n	8002ad2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002aec:	4b0f      	ldr	r3, [pc, #60]	; (8002b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002aee:	695b      	ldr	r3, [r3, #20]
 8002af0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002af4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002af8:	d110      	bne.n	8002b1c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e00f      	b.n	8002b1e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002afe:	4b0b      	ldr	r3, [pc, #44]	; (8002b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b0a:	d007      	beq.n	8002b1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b0c:	4b07      	ldr	r3, [pc, #28]	; (8002b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b14:	4a05      	ldr	r2, [pc, #20]	; (8002b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b1a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3714      	adds	r7, #20
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop
 8002b2c:	40007000 	.word	0x40007000
 8002b30:	20000004 	.word	0x20000004
 8002b34:	431bde83 	.word	0x431bde83

08002b38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b088      	sub	sp, #32
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d101      	bne.n	8002b4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e3d4      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b4a:	4ba1      	ldr	r3, [pc, #644]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	f003 030c 	and.w	r3, r3, #12
 8002b52:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b54:	4b9e      	ldr	r3, [pc, #632]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	f003 0303 	and.w	r3, r3, #3
 8002b5c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0310 	and.w	r3, r3, #16
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	f000 80e4 	beq.w	8002d34 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b6c:	69bb      	ldr	r3, [r7, #24]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d007      	beq.n	8002b82 <HAL_RCC_OscConfig+0x4a>
 8002b72:	69bb      	ldr	r3, [r7, #24]
 8002b74:	2b0c      	cmp	r3, #12
 8002b76:	f040 808b 	bne.w	8002c90 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	f040 8087 	bne.w	8002c90 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b82:	4b93      	ldr	r3, [pc, #588]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d005      	beq.n	8002b9a <HAL_RCC_OscConfig+0x62>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	699b      	ldr	r3, [r3, #24]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d101      	bne.n	8002b9a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e3ac      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a1a      	ldr	r2, [r3, #32]
 8002b9e:	4b8c      	ldr	r3, [pc, #560]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0308 	and.w	r3, r3, #8
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d004      	beq.n	8002bb4 <HAL_RCC_OscConfig+0x7c>
 8002baa:	4b89      	ldr	r3, [pc, #548]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bb2:	e005      	b.n	8002bc0 <HAL_RCC_OscConfig+0x88>
 8002bb4:	4b86      	ldr	r3, [pc, #536]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002bb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bba:	091b      	lsrs	r3, r3, #4
 8002bbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d223      	bcs.n	8002c0c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6a1b      	ldr	r3, [r3, #32]
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f000 fd41 	bl	8003650 <RCC_SetFlashLatencyFromMSIRange>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d001      	beq.n	8002bd8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e38d      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bd8:	4b7d      	ldr	r3, [pc, #500]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a7c      	ldr	r2, [pc, #496]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002bde:	f043 0308 	orr.w	r3, r3, #8
 8002be2:	6013      	str	r3, [r2, #0]
 8002be4:	4b7a      	ldr	r3, [pc, #488]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6a1b      	ldr	r3, [r3, #32]
 8002bf0:	4977      	ldr	r1, [pc, #476]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bf6:	4b76      	ldr	r3, [pc, #472]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	69db      	ldr	r3, [r3, #28]
 8002c02:	021b      	lsls	r3, r3, #8
 8002c04:	4972      	ldr	r1, [pc, #456]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002c06:	4313      	orrs	r3, r2
 8002c08:	604b      	str	r3, [r1, #4]
 8002c0a:	e025      	b.n	8002c58 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c0c:	4b70      	ldr	r3, [pc, #448]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a6f      	ldr	r2, [pc, #444]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002c12:	f043 0308 	orr.w	r3, r3, #8
 8002c16:	6013      	str	r3, [r2, #0]
 8002c18:	4b6d      	ldr	r3, [pc, #436]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a1b      	ldr	r3, [r3, #32]
 8002c24:	496a      	ldr	r1, [pc, #424]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c2a:	4b69      	ldr	r3, [pc, #420]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	69db      	ldr	r3, [r3, #28]
 8002c36:	021b      	lsls	r3, r3, #8
 8002c38:	4965      	ldr	r1, [pc, #404]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c3e:	69bb      	ldr	r3, [r7, #24]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d109      	bne.n	8002c58 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a1b      	ldr	r3, [r3, #32]
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f000 fd01 	bl	8003650 <RCC_SetFlashLatencyFromMSIRange>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d001      	beq.n	8002c58 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e34d      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c58:	f000 fc36 	bl	80034c8 <HAL_RCC_GetSysClockFreq>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	4b5c      	ldr	r3, [pc, #368]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	091b      	lsrs	r3, r3, #4
 8002c64:	f003 030f 	and.w	r3, r3, #15
 8002c68:	495a      	ldr	r1, [pc, #360]	; (8002dd4 <HAL_RCC_OscConfig+0x29c>)
 8002c6a:	5ccb      	ldrb	r3, [r1, r3]
 8002c6c:	f003 031f 	and.w	r3, r3, #31
 8002c70:	fa22 f303 	lsr.w	r3, r2, r3
 8002c74:	4a58      	ldr	r2, [pc, #352]	; (8002dd8 <HAL_RCC_OscConfig+0x2a0>)
 8002c76:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002c78:	4b58      	ldr	r3, [pc, #352]	; (8002ddc <HAL_RCC_OscConfig+0x2a4>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f7ff f839 	bl	8001cf4 <HAL_InitTick>
 8002c82:	4603      	mov	r3, r0
 8002c84:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002c86:	7bfb      	ldrb	r3, [r7, #15]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d052      	beq.n	8002d32 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002c8c:	7bfb      	ldrb	r3, [r7, #15]
 8002c8e:	e331      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	699b      	ldr	r3, [r3, #24]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d032      	beq.n	8002cfe <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002c98:	4b4d      	ldr	r3, [pc, #308]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a4c      	ldr	r2, [pc, #304]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002c9e:	f043 0301 	orr.w	r3, r3, #1
 8002ca2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ca4:	f7ff f876 	bl	8001d94 <HAL_GetTick>
 8002ca8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002caa:	e008      	b.n	8002cbe <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002cac:	f7ff f872 	bl	8001d94 <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e31a      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002cbe:	4b44      	ldr	r3, [pc, #272]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d0f0      	beq.n	8002cac <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cca:	4b41      	ldr	r3, [pc, #260]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a40      	ldr	r2, [pc, #256]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002cd0:	f043 0308 	orr.w	r3, r3, #8
 8002cd4:	6013      	str	r3, [r2, #0]
 8002cd6:	4b3e      	ldr	r3, [pc, #248]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6a1b      	ldr	r3, [r3, #32]
 8002ce2:	493b      	ldr	r1, [pc, #236]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ce8:	4b39      	ldr	r3, [pc, #228]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	69db      	ldr	r3, [r3, #28]
 8002cf4:	021b      	lsls	r3, r3, #8
 8002cf6:	4936      	ldr	r1, [pc, #216]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	604b      	str	r3, [r1, #4]
 8002cfc:	e01a      	b.n	8002d34 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002cfe:	4b34      	ldr	r3, [pc, #208]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a33      	ldr	r2, [pc, #204]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002d04:	f023 0301 	bic.w	r3, r3, #1
 8002d08:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d0a:	f7ff f843 	bl	8001d94 <HAL_GetTick>
 8002d0e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d10:	e008      	b.n	8002d24 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d12:	f7ff f83f 	bl	8001d94 <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d901      	bls.n	8002d24 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002d20:	2303      	movs	r3, #3
 8002d22:	e2e7      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d24:	4b2a      	ldr	r3, [pc, #168]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0302 	and.w	r3, r3, #2
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d1f0      	bne.n	8002d12 <HAL_RCC_OscConfig+0x1da>
 8002d30:	e000      	b.n	8002d34 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002d32:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0301 	and.w	r3, r3, #1
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d074      	beq.n	8002e2a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002d40:	69bb      	ldr	r3, [r7, #24]
 8002d42:	2b08      	cmp	r3, #8
 8002d44:	d005      	beq.n	8002d52 <HAL_RCC_OscConfig+0x21a>
 8002d46:	69bb      	ldr	r3, [r7, #24]
 8002d48:	2b0c      	cmp	r3, #12
 8002d4a:	d10e      	bne.n	8002d6a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	2b03      	cmp	r3, #3
 8002d50:	d10b      	bne.n	8002d6a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d52:	4b1f      	ldr	r3, [pc, #124]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d064      	beq.n	8002e28 <HAL_RCC_OscConfig+0x2f0>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d160      	bne.n	8002e28 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e2c4      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d72:	d106      	bne.n	8002d82 <HAL_RCC_OscConfig+0x24a>
 8002d74:	4b16      	ldr	r3, [pc, #88]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a15      	ldr	r2, [pc, #84]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002d7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d7e:	6013      	str	r3, [r2, #0]
 8002d80:	e01d      	b.n	8002dbe <HAL_RCC_OscConfig+0x286>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d8a:	d10c      	bne.n	8002da6 <HAL_RCC_OscConfig+0x26e>
 8002d8c:	4b10      	ldr	r3, [pc, #64]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a0f      	ldr	r2, [pc, #60]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002d92:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d96:	6013      	str	r3, [r2, #0]
 8002d98:	4b0d      	ldr	r3, [pc, #52]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a0c      	ldr	r2, [pc, #48]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002d9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002da2:	6013      	str	r3, [r2, #0]
 8002da4:	e00b      	b.n	8002dbe <HAL_RCC_OscConfig+0x286>
 8002da6:	4b0a      	ldr	r3, [pc, #40]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a09      	ldr	r2, [pc, #36]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002dac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002db0:	6013      	str	r3, [r2, #0]
 8002db2:	4b07      	ldr	r3, [pc, #28]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a06      	ldr	r2, [pc, #24]	; (8002dd0 <HAL_RCC_OscConfig+0x298>)
 8002db8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002dbc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d01c      	beq.n	8002e00 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc6:	f7fe ffe5 	bl	8001d94 <HAL_GetTick>
 8002dca:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dcc:	e011      	b.n	8002df2 <HAL_RCC_OscConfig+0x2ba>
 8002dce:	bf00      	nop
 8002dd0:	40021000 	.word	0x40021000
 8002dd4:	0800a4ec 	.word	0x0800a4ec
 8002dd8:	20000004 	.word	0x20000004
 8002ddc:	20000008 	.word	0x20000008
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002de0:	f7fe ffd8 	bl	8001d94 <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	2b64      	cmp	r3, #100	; 0x64
 8002dec:	d901      	bls.n	8002df2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e280      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002df2:	4baf      	ldr	r3, [pc, #700]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d0f0      	beq.n	8002de0 <HAL_RCC_OscConfig+0x2a8>
 8002dfe:	e014      	b.n	8002e2a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e00:	f7fe ffc8 	bl	8001d94 <HAL_GetTick>
 8002e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e06:	e008      	b.n	8002e1a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e08:	f7fe ffc4 	bl	8001d94 <HAL_GetTick>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	2b64      	cmp	r3, #100	; 0x64
 8002e14:	d901      	bls.n	8002e1a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002e16:	2303      	movs	r3, #3
 8002e18:	e26c      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e1a:	4ba5      	ldr	r3, [pc, #660]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d1f0      	bne.n	8002e08 <HAL_RCC_OscConfig+0x2d0>
 8002e26:	e000      	b.n	8002e2a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0302 	and.w	r3, r3, #2
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d060      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002e36:	69bb      	ldr	r3, [r7, #24]
 8002e38:	2b04      	cmp	r3, #4
 8002e3a:	d005      	beq.n	8002e48 <HAL_RCC_OscConfig+0x310>
 8002e3c:	69bb      	ldr	r3, [r7, #24]
 8002e3e:	2b0c      	cmp	r3, #12
 8002e40:	d119      	bne.n	8002e76 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	2b02      	cmp	r3, #2
 8002e46:	d116      	bne.n	8002e76 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e48:	4b99      	ldr	r3, [pc, #612]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d005      	beq.n	8002e60 <HAL_RCC_OscConfig+0x328>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d101      	bne.n	8002e60 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e249      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e60:	4b93      	ldr	r3, [pc, #588]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	691b      	ldr	r3, [r3, #16]
 8002e6c:	061b      	lsls	r3, r3, #24
 8002e6e:	4990      	ldr	r1, [pc, #576]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002e70:	4313      	orrs	r3, r2
 8002e72:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e74:	e040      	b.n	8002ef8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	68db      	ldr	r3, [r3, #12]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d023      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e7e:	4b8c      	ldr	r3, [pc, #560]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a8b      	ldr	r2, [pc, #556]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002e84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e8a:	f7fe ff83 	bl	8001d94 <HAL_GetTick>
 8002e8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e90:	e008      	b.n	8002ea4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e92:	f7fe ff7f 	bl	8001d94 <HAL_GetTick>
 8002e96:	4602      	mov	r2, r0
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	1ad3      	subs	r3, r2, r3
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d901      	bls.n	8002ea4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	e227      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ea4:	4b82      	ldr	r3, [pc, #520]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d0f0      	beq.n	8002e92 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eb0:	4b7f      	ldr	r3, [pc, #508]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	691b      	ldr	r3, [r3, #16]
 8002ebc:	061b      	lsls	r3, r3, #24
 8002ebe:	497c      	ldr	r1, [pc, #496]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	604b      	str	r3, [r1, #4]
 8002ec4:	e018      	b.n	8002ef8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ec6:	4b7a      	ldr	r3, [pc, #488]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a79      	ldr	r2, [pc, #484]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002ecc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ed0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed2:	f7fe ff5f 	bl	8001d94 <HAL_GetTick>
 8002ed6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ed8:	e008      	b.n	8002eec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002eda:	f7fe ff5b 	bl	8001d94 <HAL_GetTick>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	2b02      	cmp	r3, #2
 8002ee6:	d901      	bls.n	8002eec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002ee8:	2303      	movs	r3, #3
 8002eea:	e203      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002eec:	4b70      	ldr	r3, [pc, #448]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d1f0      	bne.n	8002eda <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0308 	and.w	r3, r3, #8
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d03c      	beq.n	8002f7e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	695b      	ldr	r3, [r3, #20]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d01c      	beq.n	8002f46 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f0c:	4b68      	ldr	r3, [pc, #416]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002f0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f12:	4a67      	ldr	r2, [pc, #412]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002f14:	f043 0301 	orr.w	r3, r3, #1
 8002f18:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f1c:	f7fe ff3a 	bl	8001d94 <HAL_GetTick>
 8002f20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f22:	e008      	b.n	8002f36 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f24:	f7fe ff36 	bl	8001d94 <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e1de      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f36:	4b5e      	ldr	r3, [pc, #376]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002f38:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f3c:	f003 0302 	and.w	r3, r3, #2
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d0ef      	beq.n	8002f24 <HAL_RCC_OscConfig+0x3ec>
 8002f44:	e01b      	b.n	8002f7e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f46:	4b5a      	ldr	r3, [pc, #360]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002f48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f4c:	4a58      	ldr	r2, [pc, #352]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002f4e:	f023 0301 	bic.w	r3, r3, #1
 8002f52:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f56:	f7fe ff1d 	bl	8001d94 <HAL_GetTick>
 8002f5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f5c:	e008      	b.n	8002f70 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f5e:	f7fe ff19 	bl	8001d94 <HAL_GetTick>
 8002f62:	4602      	mov	r2, r0
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d901      	bls.n	8002f70 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	e1c1      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f70:	4b4f      	ldr	r3, [pc, #316]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002f72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f76:	f003 0302 	and.w	r3, r3, #2
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d1ef      	bne.n	8002f5e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0304 	and.w	r3, r3, #4
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	f000 80a6 	beq.w	80030d8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002f90:	4b47      	ldr	r3, [pc, #284]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002f92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d10d      	bne.n	8002fb8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f9c:	4b44      	ldr	r3, [pc, #272]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002f9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fa0:	4a43      	ldr	r2, [pc, #268]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002fa2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fa6:	6593      	str	r3, [r2, #88]	; 0x58
 8002fa8:	4b41      	ldr	r3, [pc, #260]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8002faa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fb0:	60bb      	str	r3, [r7, #8]
 8002fb2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fb8:	4b3e      	ldr	r3, [pc, #248]	; (80030b4 <HAL_RCC_OscConfig+0x57c>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d118      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fc4:	4b3b      	ldr	r3, [pc, #236]	; (80030b4 <HAL_RCC_OscConfig+0x57c>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a3a      	ldr	r2, [pc, #232]	; (80030b4 <HAL_RCC_OscConfig+0x57c>)
 8002fca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fd0:	f7fe fee0 	bl	8001d94 <HAL_GetTick>
 8002fd4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fd6:	e008      	b.n	8002fea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fd8:	f7fe fedc 	bl	8001d94 <HAL_GetTick>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	2b02      	cmp	r3, #2
 8002fe4:	d901      	bls.n	8002fea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	e184      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fea:	4b32      	ldr	r3, [pc, #200]	; (80030b4 <HAL_RCC_OscConfig+0x57c>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d0f0      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d108      	bne.n	8003010 <HAL_RCC_OscConfig+0x4d8>
 8002ffe:	4b2c      	ldr	r3, [pc, #176]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8003000:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003004:	4a2a      	ldr	r2, [pc, #168]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8003006:	f043 0301 	orr.w	r3, r3, #1
 800300a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800300e:	e024      	b.n	800305a <HAL_RCC_OscConfig+0x522>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	2b05      	cmp	r3, #5
 8003016:	d110      	bne.n	800303a <HAL_RCC_OscConfig+0x502>
 8003018:	4b25      	ldr	r3, [pc, #148]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 800301a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800301e:	4a24      	ldr	r2, [pc, #144]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8003020:	f043 0304 	orr.w	r3, r3, #4
 8003024:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003028:	4b21      	ldr	r3, [pc, #132]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 800302a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800302e:	4a20      	ldr	r2, [pc, #128]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8003030:	f043 0301 	orr.w	r3, r3, #1
 8003034:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003038:	e00f      	b.n	800305a <HAL_RCC_OscConfig+0x522>
 800303a:	4b1d      	ldr	r3, [pc, #116]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 800303c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003040:	4a1b      	ldr	r2, [pc, #108]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8003042:	f023 0301 	bic.w	r3, r3, #1
 8003046:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800304a:	4b19      	ldr	r3, [pc, #100]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 800304c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003050:	4a17      	ldr	r2, [pc, #92]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8003052:	f023 0304 	bic.w	r3, r3, #4
 8003056:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d016      	beq.n	8003090 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003062:	f7fe fe97 	bl	8001d94 <HAL_GetTick>
 8003066:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003068:	e00a      	b.n	8003080 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800306a:	f7fe fe93 	bl	8001d94 <HAL_GetTick>
 800306e:	4602      	mov	r2, r0
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	f241 3288 	movw	r2, #5000	; 0x1388
 8003078:	4293      	cmp	r3, r2
 800307a:	d901      	bls.n	8003080 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800307c:	2303      	movs	r3, #3
 800307e:	e139      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003080:	4b0b      	ldr	r3, [pc, #44]	; (80030b0 <HAL_RCC_OscConfig+0x578>)
 8003082:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003086:	f003 0302 	and.w	r3, r3, #2
 800308a:	2b00      	cmp	r3, #0
 800308c:	d0ed      	beq.n	800306a <HAL_RCC_OscConfig+0x532>
 800308e:	e01a      	b.n	80030c6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003090:	f7fe fe80 	bl	8001d94 <HAL_GetTick>
 8003094:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003096:	e00f      	b.n	80030b8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003098:	f7fe fe7c 	bl	8001d94 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d906      	bls.n	80030b8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e122      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
 80030ae:	bf00      	nop
 80030b0:	40021000 	.word	0x40021000
 80030b4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030b8:	4b90      	ldr	r3, [pc, #576]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 80030ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d1e8      	bne.n	8003098 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030c6:	7ffb      	ldrb	r3, [r7, #31]
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d105      	bne.n	80030d8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030cc:	4b8b      	ldr	r3, [pc, #556]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 80030ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030d0:	4a8a      	ldr	r2, [pc, #552]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 80030d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030d6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030dc:	2b00      	cmp	r3, #0
 80030de:	f000 8108 	beq.w	80032f2 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	f040 80d0 	bne.w	800328c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80030ec:	4b83      	ldr	r3, [pc, #524]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	f003 0203 	and.w	r2, r3, #3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d130      	bne.n	8003162 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310a:	3b01      	subs	r3, #1
 800310c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800310e:	429a      	cmp	r2, r3
 8003110:	d127      	bne.n	8003162 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800311c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800311e:	429a      	cmp	r2, r3
 8003120:	d11f      	bne.n	8003162 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800312c:	2a07      	cmp	r2, #7
 800312e:	bf14      	ite	ne
 8003130:	2201      	movne	r2, #1
 8003132:	2200      	moveq	r2, #0
 8003134:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003136:	4293      	cmp	r3, r2
 8003138:	d113      	bne.n	8003162 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003144:	085b      	lsrs	r3, r3, #1
 8003146:	3b01      	subs	r3, #1
 8003148:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800314a:	429a      	cmp	r2, r3
 800314c:	d109      	bne.n	8003162 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003158:	085b      	lsrs	r3, r3, #1
 800315a:	3b01      	subs	r3, #1
 800315c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800315e:	429a      	cmp	r2, r3
 8003160:	d06e      	beq.n	8003240 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003162:	69bb      	ldr	r3, [r7, #24]
 8003164:	2b0c      	cmp	r3, #12
 8003166:	d069      	beq.n	800323c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003168:	4b64      	ldr	r3, [pc, #400]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003170:	2b00      	cmp	r3, #0
 8003172:	d105      	bne.n	8003180 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003174:	4b61      	ldr	r3, [pc, #388]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d001      	beq.n	8003184 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e0b7      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003184:	4b5d      	ldr	r3, [pc, #372]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a5c      	ldr	r2, [pc, #368]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 800318a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800318e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003190:	f7fe fe00 	bl	8001d94 <HAL_GetTick>
 8003194:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003196:	e008      	b.n	80031aa <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003198:	f7fe fdfc 	bl	8001d94 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e0a4      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031aa:	4b54      	ldr	r3, [pc, #336]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d1f0      	bne.n	8003198 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031b6:	4b51      	ldr	r3, [pc, #324]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 80031b8:	68da      	ldr	r2, [r3, #12]
 80031ba:	4b51      	ldr	r3, [pc, #324]	; (8003300 <HAL_RCC_OscConfig+0x7c8>)
 80031bc:	4013      	ands	r3, r2
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80031c6:	3a01      	subs	r2, #1
 80031c8:	0112      	lsls	r2, r2, #4
 80031ca:	4311      	orrs	r1, r2
 80031cc:	687a      	ldr	r2, [r7, #4]
 80031ce:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80031d0:	0212      	lsls	r2, r2, #8
 80031d2:	4311      	orrs	r1, r2
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80031d8:	0852      	lsrs	r2, r2, #1
 80031da:	3a01      	subs	r2, #1
 80031dc:	0552      	lsls	r2, r2, #21
 80031de:	4311      	orrs	r1, r2
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80031e4:	0852      	lsrs	r2, r2, #1
 80031e6:	3a01      	subs	r2, #1
 80031e8:	0652      	lsls	r2, r2, #25
 80031ea:	4311      	orrs	r1, r2
 80031ec:	687a      	ldr	r2, [r7, #4]
 80031ee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80031f0:	0912      	lsrs	r2, r2, #4
 80031f2:	0452      	lsls	r2, r2, #17
 80031f4:	430a      	orrs	r2, r1
 80031f6:	4941      	ldr	r1, [pc, #260]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 80031f8:	4313      	orrs	r3, r2
 80031fa:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80031fc:	4b3f      	ldr	r3, [pc, #252]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a3e      	ldr	r2, [pc, #248]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 8003202:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003206:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003208:	4b3c      	ldr	r3, [pc, #240]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	4a3b      	ldr	r2, [pc, #236]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 800320e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003212:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003214:	f7fe fdbe 	bl	8001d94 <HAL_GetTick>
 8003218:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800321a:	e008      	b.n	800322e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800321c:	f7fe fdba 	bl	8001d94 <HAL_GetTick>
 8003220:	4602      	mov	r2, r0
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	2b02      	cmp	r3, #2
 8003228:	d901      	bls.n	800322e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800322a:	2303      	movs	r3, #3
 800322c:	e062      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800322e:	4b33      	ldr	r3, [pc, #204]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d0f0      	beq.n	800321c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800323a:	e05a      	b.n	80032f2 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	e059      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003240:	4b2e      	ldr	r3, [pc, #184]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d152      	bne.n	80032f2 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800324c:	4b2b      	ldr	r3, [pc, #172]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a2a      	ldr	r2, [pc, #168]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 8003252:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003256:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003258:	4b28      	ldr	r3, [pc, #160]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	4a27      	ldr	r2, [pc, #156]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 800325e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003262:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003264:	f7fe fd96 	bl	8001d94 <HAL_GetTick>
 8003268:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800326a:	e008      	b.n	800327e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800326c:	f7fe fd92 	bl	8001d94 <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	2b02      	cmp	r3, #2
 8003278:	d901      	bls.n	800327e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e03a      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800327e:	4b1f      	ldr	r3, [pc, #124]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d0f0      	beq.n	800326c <HAL_RCC_OscConfig+0x734>
 800328a:	e032      	b.n	80032f2 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800328c:	69bb      	ldr	r3, [r7, #24]
 800328e:	2b0c      	cmp	r3, #12
 8003290:	d02d      	beq.n	80032ee <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003292:	4b1a      	ldr	r3, [pc, #104]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a19      	ldr	r2, [pc, #100]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 8003298:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800329c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800329e:	4b17      	ldr	r3, [pc, #92]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d105      	bne.n	80032b6 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80032aa:	4b14      	ldr	r3, [pc, #80]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	4a13      	ldr	r2, [pc, #76]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 80032b0:	f023 0303 	bic.w	r3, r3, #3
 80032b4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80032b6:	4b11      	ldr	r3, [pc, #68]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	4a10      	ldr	r2, [pc, #64]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 80032bc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80032c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032c4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032c6:	f7fe fd65 	bl	8001d94 <HAL_GetTick>
 80032ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032cc:	e008      	b.n	80032e0 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ce:	f7fe fd61 	bl	8001d94 <HAL_GetTick>
 80032d2:	4602      	mov	r2, r0
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	1ad3      	subs	r3, r2, r3
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d901      	bls.n	80032e0 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80032dc:	2303      	movs	r3, #3
 80032de:	e009      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032e0:	4b06      	ldr	r3, [pc, #24]	; (80032fc <HAL_RCC_OscConfig+0x7c4>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d1f0      	bne.n	80032ce <HAL_RCC_OscConfig+0x796>
 80032ec:	e001      	b.n	80032f2 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e000      	b.n	80032f4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80032f2:	2300      	movs	r3, #0
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3720      	adds	r7, #32
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	40021000 	.word	0x40021000
 8003300:	f99d808c 	.word	0xf99d808c

08003304 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d101      	bne.n	8003318 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e0c8      	b.n	80034aa <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003318:	4b66      	ldr	r3, [pc, #408]	; (80034b4 <HAL_RCC_ClockConfig+0x1b0>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0307 	and.w	r3, r3, #7
 8003320:	683a      	ldr	r2, [r7, #0]
 8003322:	429a      	cmp	r2, r3
 8003324:	d910      	bls.n	8003348 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003326:	4b63      	ldr	r3, [pc, #396]	; (80034b4 <HAL_RCC_ClockConfig+0x1b0>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f023 0207 	bic.w	r2, r3, #7
 800332e:	4961      	ldr	r1, [pc, #388]	; (80034b4 <HAL_RCC_ClockConfig+0x1b0>)
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	4313      	orrs	r3, r2
 8003334:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003336:	4b5f      	ldr	r3, [pc, #380]	; (80034b4 <HAL_RCC_ClockConfig+0x1b0>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0307 	and.w	r3, r3, #7
 800333e:	683a      	ldr	r2, [r7, #0]
 8003340:	429a      	cmp	r2, r3
 8003342:	d001      	beq.n	8003348 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e0b0      	b.n	80034aa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 0301 	and.w	r3, r3, #1
 8003350:	2b00      	cmp	r3, #0
 8003352:	d04c      	beq.n	80033ee <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	2b03      	cmp	r3, #3
 800335a:	d107      	bne.n	800336c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800335c:	4b56      	ldr	r3, [pc, #344]	; (80034b8 <HAL_RCC_ClockConfig+0x1b4>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003364:	2b00      	cmp	r3, #0
 8003366:	d121      	bne.n	80033ac <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	e09e      	b.n	80034aa <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	2b02      	cmp	r3, #2
 8003372:	d107      	bne.n	8003384 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003374:	4b50      	ldr	r3, [pc, #320]	; (80034b8 <HAL_RCC_ClockConfig+0x1b4>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800337c:	2b00      	cmp	r3, #0
 800337e:	d115      	bne.n	80033ac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e092      	b.n	80034aa <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d107      	bne.n	800339c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800338c:	4b4a      	ldr	r3, [pc, #296]	; (80034b8 <HAL_RCC_ClockConfig+0x1b4>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0302 	and.w	r3, r3, #2
 8003394:	2b00      	cmp	r3, #0
 8003396:	d109      	bne.n	80033ac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	e086      	b.n	80034aa <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800339c:	4b46      	ldr	r3, [pc, #280]	; (80034b8 <HAL_RCC_ClockConfig+0x1b4>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d101      	bne.n	80033ac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e07e      	b.n	80034aa <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80033ac:	4b42      	ldr	r3, [pc, #264]	; (80034b8 <HAL_RCC_ClockConfig+0x1b4>)
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f023 0203 	bic.w	r2, r3, #3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	493f      	ldr	r1, [pc, #252]	; (80034b8 <HAL_RCC_ClockConfig+0x1b4>)
 80033ba:	4313      	orrs	r3, r2
 80033bc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033be:	f7fe fce9 	bl	8001d94 <HAL_GetTick>
 80033c2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033c4:	e00a      	b.n	80033dc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033c6:	f7fe fce5 	bl	8001d94 <HAL_GetTick>
 80033ca:	4602      	mov	r2, r0
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	1ad3      	subs	r3, r2, r3
 80033d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d901      	bls.n	80033dc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80033d8:	2303      	movs	r3, #3
 80033da:	e066      	b.n	80034aa <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033dc:	4b36      	ldr	r3, [pc, #216]	; (80034b8 <HAL_RCC_ClockConfig+0x1b4>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f003 020c 	and.w	r2, r3, #12
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d1eb      	bne.n	80033c6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0302 	and.w	r3, r3, #2
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d008      	beq.n	800340c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033fa:	4b2f      	ldr	r3, [pc, #188]	; (80034b8 <HAL_RCC_ClockConfig+0x1b4>)
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	492c      	ldr	r1, [pc, #176]	; (80034b8 <HAL_RCC_ClockConfig+0x1b4>)
 8003408:	4313      	orrs	r3, r2
 800340a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800340c:	4b29      	ldr	r3, [pc, #164]	; (80034b4 <HAL_RCC_ClockConfig+0x1b0>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0307 	and.w	r3, r3, #7
 8003414:	683a      	ldr	r2, [r7, #0]
 8003416:	429a      	cmp	r2, r3
 8003418:	d210      	bcs.n	800343c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800341a:	4b26      	ldr	r3, [pc, #152]	; (80034b4 <HAL_RCC_ClockConfig+0x1b0>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f023 0207 	bic.w	r2, r3, #7
 8003422:	4924      	ldr	r1, [pc, #144]	; (80034b4 <HAL_RCC_ClockConfig+0x1b0>)
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	4313      	orrs	r3, r2
 8003428:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800342a:	4b22      	ldr	r3, [pc, #136]	; (80034b4 <HAL_RCC_ClockConfig+0x1b0>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 0307 	and.w	r3, r3, #7
 8003432:	683a      	ldr	r2, [r7, #0]
 8003434:	429a      	cmp	r2, r3
 8003436:	d001      	beq.n	800343c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e036      	b.n	80034aa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0304 	and.w	r3, r3, #4
 8003444:	2b00      	cmp	r3, #0
 8003446:	d008      	beq.n	800345a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003448:	4b1b      	ldr	r3, [pc, #108]	; (80034b8 <HAL_RCC_ClockConfig+0x1b4>)
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	4918      	ldr	r1, [pc, #96]	; (80034b8 <HAL_RCC_ClockConfig+0x1b4>)
 8003456:	4313      	orrs	r3, r2
 8003458:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 0308 	and.w	r3, r3, #8
 8003462:	2b00      	cmp	r3, #0
 8003464:	d009      	beq.n	800347a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003466:	4b14      	ldr	r3, [pc, #80]	; (80034b8 <HAL_RCC_ClockConfig+0x1b4>)
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	691b      	ldr	r3, [r3, #16]
 8003472:	00db      	lsls	r3, r3, #3
 8003474:	4910      	ldr	r1, [pc, #64]	; (80034b8 <HAL_RCC_ClockConfig+0x1b4>)
 8003476:	4313      	orrs	r3, r2
 8003478:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800347a:	f000 f825 	bl	80034c8 <HAL_RCC_GetSysClockFreq>
 800347e:	4602      	mov	r2, r0
 8003480:	4b0d      	ldr	r3, [pc, #52]	; (80034b8 <HAL_RCC_ClockConfig+0x1b4>)
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	091b      	lsrs	r3, r3, #4
 8003486:	f003 030f 	and.w	r3, r3, #15
 800348a:	490c      	ldr	r1, [pc, #48]	; (80034bc <HAL_RCC_ClockConfig+0x1b8>)
 800348c:	5ccb      	ldrb	r3, [r1, r3]
 800348e:	f003 031f 	and.w	r3, r3, #31
 8003492:	fa22 f303 	lsr.w	r3, r2, r3
 8003496:	4a0a      	ldr	r2, [pc, #40]	; (80034c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003498:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800349a:	4b0a      	ldr	r3, [pc, #40]	; (80034c4 <HAL_RCC_ClockConfig+0x1c0>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4618      	mov	r0, r3
 80034a0:	f7fe fc28 	bl	8001cf4 <HAL_InitTick>
 80034a4:	4603      	mov	r3, r0
 80034a6:	72fb      	strb	r3, [r7, #11]

  return status;
 80034a8:	7afb      	ldrb	r3, [r7, #11]
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3710      	adds	r7, #16
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	40022000 	.word	0x40022000
 80034b8:	40021000 	.word	0x40021000
 80034bc:	0800a4ec 	.word	0x0800a4ec
 80034c0:	20000004 	.word	0x20000004
 80034c4:	20000008 	.word	0x20000008

080034c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b089      	sub	sp, #36	; 0x24
 80034cc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80034ce:	2300      	movs	r3, #0
 80034d0:	61fb      	str	r3, [r7, #28]
 80034d2:	2300      	movs	r3, #0
 80034d4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034d6:	4b3e      	ldr	r3, [pc, #248]	; (80035d0 <HAL_RCC_GetSysClockFreq+0x108>)
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	f003 030c 	and.w	r3, r3, #12
 80034de:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034e0:	4b3b      	ldr	r3, [pc, #236]	; (80035d0 <HAL_RCC_GetSysClockFreq+0x108>)
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	f003 0303 	and.w	r3, r3, #3
 80034e8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d005      	beq.n	80034fc <HAL_RCC_GetSysClockFreq+0x34>
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	2b0c      	cmp	r3, #12
 80034f4:	d121      	bne.n	800353a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d11e      	bne.n	800353a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80034fc:	4b34      	ldr	r3, [pc, #208]	; (80035d0 <HAL_RCC_GetSysClockFreq+0x108>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0308 	and.w	r3, r3, #8
 8003504:	2b00      	cmp	r3, #0
 8003506:	d107      	bne.n	8003518 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003508:	4b31      	ldr	r3, [pc, #196]	; (80035d0 <HAL_RCC_GetSysClockFreq+0x108>)
 800350a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800350e:	0a1b      	lsrs	r3, r3, #8
 8003510:	f003 030f 	and.w	r3, r3, #15
 8003514:	61fb      	str	r3, [r7, #28]
 8003516:	e005      	b.n	8003524 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003518:	4b2d      	ldr	r3, [pc, #180]	; (80035d0 <HAL_RCC_GetSysClockFreq+0x108>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	091b      	lsrs	r3, r3, #4
 800351e:	f003 030f 	and.w	r3, r3, #15
 8003522:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003524:	4a2b      	ldr	r2, [pc, #172]	; (80035d4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800352c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d10d      	bne.n	8003550 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003538:	e00a      	b.n	8003550 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	2b04      	cmp	r3, #4
 800353e:	d102      	bne.n	8003546 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003540:	4b25      	ldr	r3, [pc, #148]	; (80035d8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003542:	61bb      	str	r3, [r7, #24]
 8003544:	e004      	b.n	8003550 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	2b08      	cmp	r3, #8
 800354a:	d101      	bne.n	8003550 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800354c:	4b23      	ldr	r3, [pc, #140]	; (80035dc <HAL_RCC_GetSysClockFreq+0x114>)
 800354e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	2b0c      	cmp	r3, #12
 8003554:	d134      	bne.n	80035c0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003556:	4b1e      	ldr	r3, [pc, #120]	; (80035d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003558:	68db      	ldr	r3, [r3, #12]
 800355a:	f003 0303 	and.w	r3, r3, #3
 800355e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	2b02      	cmp	r3, #2
 8003564:	d003      	beq.n	800356e <HAL_RCC_GetSysClockFreq+0xa6>
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	2b03      	cmp	r3, #3
 800356a:	d003      	beq.n	8003574 <HAL_RCC_GetSysClockFreq+0xac>
 800356c:	e005      	b.n	800357a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800356e:	4b1a      	ldr	r3, [pc, #104]	; (80035d8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003570:	617b      	str	r3, [r7, #20]
      break;
 8003572:	e005      	b.n	8003580 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003574:	4b19      	ldr	r3, [pc, #100]	; (80035dc <HAL_RCC_GetSysClockFreq+0x114>)
 8003576:	617b      	str	r3, [r7, #20]
      break;
 8003578:	e002      	b.n	8003580 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	617b      	str	r3, [r7, #20]
      break;
 800357e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003580:	4b13      	ldr	r3, [pc, #76]	; (80035d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003582:	68db      	ldr	r3, [r3, #12]
 8003584:	091b      	lsrs	r3, r3, #4
 8003586:	f003 0307 	and.w	r3, r3, #7
 800358a:	3301      	adds	r3, #1
 800358c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800358e:	4b10      	ldr	r3, [pc, #64]	; (80035d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	0a1b      	lsrs	r3, r3, #8
 8003594:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003598:	697a      	ldr	r2, [r7, #20]
 800359a:	fb02 f203 	mul.w	r2, r2, r3
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035a4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80035a6:	4b0a      	ldr	r3, [pc, #40]	; (80035d0 <HAL_RCC_GetSysClockFreq+0x108>)
 80035a8:	68db      	ldr	r3, [r3, #12]
 80035aa:	0e5b      	lsrs	r3, r3, #25
 80035ac:	f003 0303 	and.w	r3, r3, #3
 80035b0:	3301      	adds	r3, #1
 80035b2:	005b      	lsls	r3, r3, #1
 80035b4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80035b6:	697a      	ldr	r2, [r7, #20]
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80035be:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80035c0:	69bb      	ldr	r3, [r7, #24]
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3724      	adds	r7, #36	; 0x24
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	40021000 	.word	0x40021000
 80035d4:	0800a504 	.word	0x0800a504
 80035d8:	00f42400 	.word	0x00f42400
 80035dc:	007a1200 	.word	0x007a1200

080035e0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035e0:	b480      	push	{r7}
 80035e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035e4:	4b03      	ldr	r3, [pc, #12]	; (80035f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80035e6:	681b      	ldr	r3, [r3, #0]
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	46bd      	mov	sp, r7
 80035ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f0:	4770      	bx	lr
 80035f2:	bf00      	nop
 80035f4:	20000004 	.word	0x20000004

080035f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80035fc:	f7ff fff0 	bl	80035e0 <HAL_RCC_GetHCLKFreq>
 8003600:	4602      	mov	r2, r0
 8003602:	4b06      	ldr	r3, [pc, #24]	; (800361c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	0a1b      	lsrs	r3, r3, #8
 8003608:	f003 0307 	and.w	r3, r3, #7
 800360c:	4904      	ldr	r1, [pc, #16]	; (8003620 <HAL_RCC_GetPCLK1Freq+0x28>)
 800360e:	5ccb      	ldrb	r3, [r1, r3]
 8003610:	f003 031f 	and.w	r3, r3, #31
 8003614:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003618:	4618      	mov	r0, r3
 800361a:	bd80      	pop	{r7, pc}
 800361c:	40021000 	.word	0x40021000
 8003620:	0800a4fc 	.word	0x0800a4fc

08003624 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003628:	f7ff ffda 	bl	80035e0 <HAL_RCC_GetHCLKFreq>
 800362c:	4602      	mov	r2, r0
 800362e:	4b06      	ldr	r3, [pc, #24]	; (8003648 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	0adb      	lsrs	r3, r3, #11
 8003634:	f003 0307 	and.w	r3, r3, #7
 8003638:	4904      	ldr	r1, [pc, #16]	; (800364c <HAL_RCC_GetPCLK2Freq+0x28>)
 800363a:	5ccb      	ldrb	r3, [r1, r3]
 800363c:	f003 031f 	and.w	r3, r3, #31
 8003640:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003644:	4618      	mov	r0, r3
 8003646:	bd80      	pop	{r7, pc}
 8003648:	40021000 	.word	0x40021000
 800364c:	0800a4fc 	.word	0x0800a4fc

08003650 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b086      	sub	sp, #24
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003658:	2300      	movs	r3, #0
 800365a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800365c:	4b2a      	ldr	r3, [pc, #168]	; (8003708 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800365e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003660:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003664:	2b00      	cmp	r3, #0
 8003666:	d003      	beq.n	8003670 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003668:	f7ff fa02 	bl	8002a70 <HAL_PWREx_GetVoltageRange>
 800366c:	6178      	str	r0, [r7, #20]
 800366e:	e014      	b.n	800369a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003670:	4b25      	ldr	r3, [pc, #148]	; (8003708 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003672:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003674:	4a24      	ldr	r2, [pc, #144]	; (8003708 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003676:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800367a:	6593      	str	r3, [r2, #88]	; 0x58
 800367c:	4b22      	ldr	r3, [pc, #136]	; (8003708 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800367e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003680:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003684:	60fb      	str	r3, [r7, #12]
 8003686:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003688:	f7ff f9f2 	bl	8002a70 <HAL_PWREx_GetVoltageRange>
 800368c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800368e:	4b1e      	ldr	r3, [pc, #120]	; (8003708 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003690:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003692:	4a1d      	ldr	r2, [pc, #116]	; (8003708 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003694:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003698:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036a0:	d10b      	bne.n	80036ba <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2b80      	cmp	r3, #128	; 0x80
 80036a6:	d919      	bls.n	80036dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2ba0      	cmp	r3, #160	; 0xa0
 80036ac:	d902      	bls.n	80036b4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80036ae:	2302      	movs	r3, #2
 80036b0:	613b      	str	r3, [r7, #16]
 80036b2:	e013      	b.n	80036dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80036b4:	2301      	movs	r3, #1
 80036b6:	613b      	str	r3, [r7, #16]
 80036b8:	e010      	b.n	80036dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2b80      	cmp	r3, #128	; 0x80
 80036be:	d902      	bls.n	80036c6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80036c0:	2303      	movs	r3, #3
 80036c2:	613b      	str	r3, [r7, #16]
 80036c4:	e00a      	b.n	80036dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2b80      	cmp	r3, #128	; 0x80
 80036ca:	d102      	bne.n	80036d2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80036cc:	2302      	movs	r3, #2
 80036ce:	613b      	str	r3, [r7, #16]
 80036d0:	e004      	b.n	80036dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2b70      	cmp	r3, #112	; 0x70
 80036d6:	d101      	bne.n	80036dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80036d8:	2301      	movs	r3, #1
 80036da:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80036dc:	4b0b      	ldr	r3, [pc, #44]	; (800370c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f023 0207 	bic.w	r2, r3, #7
 80036e4:	4909      	ldr	r1, [pc, #36]	; (800370c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80036ec:	4b07      	ldr	r3, [pc, #28]	; (800370c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0307 	and.w	r3, r3, #7
 80036f4:	693a      	ldr	r2, [r7, #16]
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d001      	beq.n	80036fe <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e000      	b.n	8003700 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80036fe:	2300      	movs	r3, #0
}
 8003700:	4618      	mov	r0, r3
 8003702:	3718      	adds	r7, #24
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}
 8003708:	40021000 	.word	0x40021000
 800370c:	40022000 	.word	0x40022000

08003710 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b086      	sub	sp, #24
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003718:	2300      	movs	r3, #0
 800371a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800371c:	2300      	movs	r3, #0
 800371e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003728:	2b00      	cmp	r3, #0
 800372a:	d041      	beq.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003730:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003734:	d02a      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003736:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800373a:	d824      	bhi.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800373c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003740:	d008      	beq.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003742:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003746:	d81e      	bhi.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003748:	2b00      	cmp	r3, #0
 800374a:	d00a      	beq.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800374c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003750:	d010      	beq.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003752:	e018      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003754:	4b86      	ldr	r3, [pc, #536]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	4a85      	ldr	r2, [pc, #532]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800375a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800375e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003760:	e015      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	3304      	adds	r3, #4
 8003766:	2100      	movs	r1, #0
 8003768:	4618      	mov	r0, r3
 800376a:	f000 fabb 	bl	8003ce4 <RCCEx_PLLSAI1_Config>
 800376e:	4603      	mov	r3, r0
 8003770:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003772:	e00c      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	3320      	adds	r3, #32
 8003778:	2100      	movs	r1, #0
 800377a:	4618      	mov	r0, r3
 800377c:	f000 fba6 	bl	8003ecc <RCCEx_PLLSAI2_Config>
 8003780:	4603      	mov	r3, r0
 8003782:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003784:	e003      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	74fb      	strb	r3, [r7, #19]
      break;
 800378a:	e000      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800378c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800378e:	7cfb      	ldrb	r3, [r7, #19]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d10b      	bne.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003794:	4b76      	ldr	r3, [pc, #472]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003796:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800379a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037a2:	4973      	ldr	r1, [pc, #460]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80037aa:	e001      	b.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037ac:	7cfb      	ldrb	r3, [r7, #19]
 80037ae:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d041      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80037c0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80037c4:	d02a      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80037c6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80037ca:	d824      	bhi.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80037cc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80037d0:	d008      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80037d2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80037d6:	d81e      	bhi.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d00a      	beq.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80037dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037e0:	d010      	beq.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80037e2:	e018      	b.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80037e4:	4b62      	ldr	r3, [pc, #392]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	4a61      	ldr	r2, [pc, #388]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037ee:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80037f0:	e015      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	3304      	adds	r3, #4
 80037f6:	2100      	movs	r1, #0
 80037f8:	4618      	mov	r0, r3
 80037fa:	f000 fa73 	bl	8003ce4 <RCCEx_PLLSAI1_Config>
 80037fe:	4603      	mov	r3, r0
 8003800:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003802:	e00c      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	3320      	adds	r3, #32
 8003808:	2100      	movs	r1, #0
 800380a:	4618      	mov	r0, r3
 800380c:	f000 fb5e 	bl	8003ecc <RCCEx_PLLSAI2_Config>
 8003810:	4603      	mov	r3, r0
 8003812:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003814:	e003      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	74fb      	strb	r3, [r7, #19]
      break;
 800381a:	e000      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800381c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800381e:	7cfb      	ldrb	r3, [r7, #19]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d10b      	bne.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003824:	4b52      	ldr	r3, [pc, #328]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003826:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800382a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003832:	494f      	ldr	r1, [pc, #316]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003834:	4313      	orrs	r3, r2
 8003836:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800383a:	e001      	b.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800383c:	7cfb      	ldrb	r3, [r7, #19]
 800383e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003848:	2b00      	cmp	r3, #0
 800384a:	f000 80a0 	beq.w	800398e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800384e:	2300      	movs	r3, #0
 8003850:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003852:	4b47      	ldr	r3, [pc, #284]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003856:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d101      	bne.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800385e:	2301      	movs	r3, #1
 8003860:	e000      	b.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003862:	2300      	movs	r3, #0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00d      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003868:	4b41      	ldr	r3, [pc, #260]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800386a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800386c:	4a40      	ldr	r2, [pc, #256]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800386e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003872:	6593      	str	r3, [r2, #88]	; 0x58
 8003874:	4b3e      	ldr	r3, [pc, #248]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003876:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003878:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800387c:	60bb      	str	r3, [r7, #8]
 800387e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003880:	2301      	movs	r3, #1
 8003882:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003884:	4b3b      	ldr	r3, [pc, #236]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a3a      	ldr	r2, [pc, #232]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800388a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800388e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003890:	f7fe fa80 	bl	8001d94 <HAL_GetTick>
 8003894:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003896:	e009      	b.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003898:	f7fe fa7c 	bl	8001d94 <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d902      	bls.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	74fb      	strb	r3, [r7, #19]
        break;
 80038aa:	e005      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80038ac:	4b31      	ldr	r3, [pc, #196]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d0ef      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80038b8:	7cfb      	ldrb	r3, [r7, #19]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d15c      	bne.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80038be:	4b2c      	ldr	r3, [pc, #176]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038c8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d01f      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038d6:	697a      	ldr	r2, [r7, #20]
 80038d8:	429a      	cmp	r2, r3
 80038da:	d019      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80038dc:	4b24      	ldr	r3, [pc, #144]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038e6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80038e8:	4b21      	ldr	r3, [pc, #132]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038ee:	4a20      	ldr	r2, [pc, #128]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80038f8:	4b1d      	ldr	r3, [pc, #116]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038fe:	4a1c      	ldr	r2, [pc, #112]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003900:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003904:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003908:	4a19      	ldr	r2, [pc, #100]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	f003 0301 	and.w	r3, r3, #1
 8003916:	2b00      	cmp	r3, #0
 8003918:	d016      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800391a:	f7fe fa3b 	bl	8001d94 <HAL_GetTick>
 800391e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003920:	e00b      	b.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003922:	f7fe fa37 	bl	8001d94 <HAL_GetTick>
 8003926:	4602      	mov	r2, r0
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	1ad3      	subs	r3, r2, r3
 800392c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003930:	4293      	cmp	r3, r2
 8003932:	d902      	bls.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003934:	2303      	movs	r3, #3
 8003936:	74fb      	strb	r3, [r7, #19]
            break;
 8003938:	e006      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800393a:	4b0d      	ldr	r3, [pc, #52]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800393c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003940:	f003 0302 	and.w	r3, r3, #2
 8003944:	2b00      	cmp	r3, #0
 8003946:	d0ec      	beq.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003948:	7cfb      	ldrb	r3, [r7, #19]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d10c      	bne.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800394e:	4b08      	ldr	r3, [pc, #32]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003950:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003954:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800395e:	4904      	ldr	r1, [pc, #16]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003960:	4313      	orrs	r3, r2
 8003962:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003966:	e009      	b.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003968:	7cfb      	ldrb	r3, [r7, #19]
 800396a:	74bb      	strb	r3, [r7, #18]
 800396c:	e006      	b.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800396e:	bf00      	nop
 8003970:	40021000 	.word	0x40021000
 8003974:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003978:	7cfb      	ldrb	r3, [r7, #19]
 800397a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800397c:	7c7b      	ldrb	r3, [r7, #17]
 800397e:	2b01      	cmp	r3, #1
 8003980:	d105      	bne.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003982:	4b9e      	ldr	r3, [pc, #632]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003986:	4a9d      	ldr	r2, [pc, #628]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003988:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800398c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 0301 	and.w	r3, r3, #1
 8003996:	2b00      	cmp	r3, #0
 8003998:	d00a      	beq.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800399a:	4b98      	ldr	r3, [pc, #608]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800399c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039a0:	f023 0203 	bic.w	r2, r3, #3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039a8:	4994      	ldr	r1, [pc, #592]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039aa:	4313      	orrs	r3, r2
 80039ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0302 	and.w	r3, r3, #2
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d00a      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80039bc:	4b8f      	ldr	r3, [pc, #572]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039c2:	f023 020c 	bic.w	r2, r3, #12
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039ca:	498c      	ldr	r1, [pc, #560]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039cc:	4313      	orrs	r3, r2
 80039ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 0304 	and.w	r3, r3, #4
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d00a      	beq.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80039de:	4b87      	ldr	r3, [pc, #540]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039e4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ec:	4983      	ldr	r1, [pc, #524]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ee:	4313      	orrs	r3, r2
 80039f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 0308 	and.w	r3, r3, #8
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d00a      	beq.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a00:	4b7e      	ldr	r3, [pc, #504]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a06:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a0e:	497b      	ldr	r1, [pc, #492]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a10:	4313      	orrs	r3, r2
 8003a12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f003 0310 	and.w	r3, r3, #16
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d00a      	beq.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003a22:	4b76      	ldr	r3, [pc, #472]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a28:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a30:	4972      	ldr	r1, [pc, #456]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a32:	4313      	orrs	r3, r2
 8003a34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0320 	and.w	r3, r3, #32
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d00a      	beq.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a44:	4b6d      	ldr	r3, [pc, #436]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a4a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a52:	496a      	ldr	r1, [pc, #424]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a54:	4313      	orrs	r3, r2
 8003a56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d00a      	beq.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a66:	4b65      	ldr	r3, [pc, #404]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a6c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a74:	4961      	ldr	r1, [pc, #388]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a76:	4313      	orrs	r3, r2
 8003a78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d00a      	beq.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003a88:	4b5c      	ldr	r3, [pc, #368]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a8e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a96:	4959      	ldr	r1, [pc, #356]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d00a      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003aaa:	4b54      	ldr	r3, [pc, #336]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ab0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ab8:	4950      	ldr	r1, [pc, #320]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aba:	4313      	orrs	r3, r2
 8003abc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d00a      	beq.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003acc:	4b4b      	ldr	r3, [pc, #300]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ad2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ada:	4948      	ldr	r1, [pc, #288]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003adc:	4313      	orrs	r3, r2
 8003ade:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d00a      	beq.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003aee:	4b43      	ldr	r3, [pc, #268]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003af0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003af4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003afc:	493f      	ldr	r1, [pc, #252]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003afe:	4313      	orrs	r3, r2
 8003b00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d028      	beq.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b10:	4b3a      	ldr	r3, [pc, #232]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b16:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b1e:	4937      	ldr	r1, [pc, #220]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b20:	4313      	orrs	r3, r2
 8003b22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b2a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b2e:	d106      	bne.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b30:	4b32      	ldr	r3, [pc, #200]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	4a31      	ldr	r2, [pc, #196]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b36:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b3a:	60d3      	str	r3, [r2, #12]
 8003b3c:	e011      	b.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b42:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b46:	d10c      	bne.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	3304      	adds	r3, #4
 8003b4c:	2101      	movs	r1, #1
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f000 f8c8 	bl	8003ce4 <RCCEx_PLLSAI1_Config>
 8003b54:	4603      	mov	r3, r0
 8003b56:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003b58:	7cfb      	ldrb	r3, [r7, #19]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d001      	beq.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003b5e:	7cfb      	ldrb	r3, [r7, #19]
 8003b60:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d028      	beq.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003b6e:	4b23      	ldr	r3, [pc, #140]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b74:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b7c:	491f      	ldr	r1, [pc, #124]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b88:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b8c:	d106      	bne.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b8e:	4b1b      	ldr	r3, [pc, #108]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b90:	68db      	ldr	r3, [r3, #12]
 8003b92:	4a1a      	ldr	r2, [pc, #104]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b98:	60d3      	str	r3, [r2, #12]
 8003b9a:	e011      	b.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ba0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003ba4:	d10c      	bne.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	3304      	adds	r3, #4
 8003baa:	2101      	movs	r1, #1
 8003bac:	4618      	mov	r0, r3
 8003bae:	f000 f899 	bl	8003ce4 <RCCEx_PLLSAI1_Config>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003bb6:	7cfb      	ldrb	r3, [r7, #19]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d001      	beq.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003bbc:	7cfb      	ldrb	r3, [r7, #19]
 8003bbe:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d02b      	beq.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003bcc:	4b0b      	ldr	r3, [pc, #44]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bd2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bda:	4908      	ldr	r1, [pc, #32]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003be6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003bea:	d109      	bne.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bec:	4b03      	ldr	r3, [pc, #12]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	4a02      	ldr	r2, [pc, #8]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bf2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003bf6:	60d3      	str	r3, [r2, #12]
 8003bf8:	e014      	b.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003bfa:	bf00      	nop
 8003bfc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c04:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c08:	d10c      	bne.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	3304      	adds	r3, #4
 8003c0e:	2101      	movs	r1, #1
 8003c10:	4618      	mov	r0, r3
 8003c12:	f000 f867 	bl	8003ce4 <RCCEx_PLLSAI1_Config>
 8003c16:	4603      	mov	r3, r0
 8003c18:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c1a:	7cfb      	ldrb	r3, [r7, #19]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d001      	beq.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003c20:	7cfb      	ldrb	r3, [r7, #19]
 8003c22:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d02f      	beq.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c30:	4b2b      	ldr	r3, [pc, #172]	; (8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c36:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c3e:	4928      	ldr	r1, [pc, #160]	; (8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c40:	4313      	orrs	r3, r2
 8003c42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c4a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003c4e:	d10d      	bne.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	3304      	adds	r3, #4
 8003c54:	2102      	movs	r1, #2
 8003c56:	4618      	mov	r0, r3
 8003c58:	f000 f844 	bl	8003ce4 <RCCEx_PLLSAI1_Config>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c60:	7cfb      	ldrb	r3, [r7, #19]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d014      	beq.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003c66:	7cfb      	ldrb	r3, [r7, #19]
 8003c68:	74bb      	strb	r3, [r7, #18]
 8003c6a:	e011      	b.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c70:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c74:	d10c      	bne.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	3320      	adds	r3, #32
 8003c7a:	2102      	movs	r1, #2
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f000 f925 	bl	8003ecc <RCCEx_PLLSAI2_Config>
 8003c82:	4603      	mov	r3, r0
 8003c84:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c86:	7cfb      	ldrb	r3, [r7, #19]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d001      	beq.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003c8c:	7cfb      	ldrb	r3, [r7, #19]
 8003c8e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d00a      	beq.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003c9c:	4b10      	ldr	r3, [pc, #64]	; (8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ca2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003caa:	490d      	ldr	r1, [pc, #52]	; (8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d00b      	beq.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003cbe:	4b08      	ldr	r3, [pc, #32]	; (8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cc4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003cce:	4904      	ldr	r1, [pc, #16]	; (8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003cd6:	7cbb      	ldrb	r3, [r7, #18]
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3718      	adds	r7, #24
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	40021000 	.word	0x40021000

08003ce4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003cf2:	4b75      	ldr	r3, [pc, #468]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cf4:	68db      	ldr	r3, [r3, #12]
 8003cf6:	f003 0303 	and.w	r3, r3, #3
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d018      	beq.n	8003d30 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003cfe:	4b72      	ldr	r3, [pc, #456]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	f003 0203 	and.w	r2, r3, #3
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d10d      	bne.n	8003d2a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
       ||
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d009      	beq.n	8003d2a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003d16:	4b6c      	ldr	r3, [pc, #432]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	091b      	lsrs	r3, r3, #4
 8003d1c:	f003 0307 	and.w	r3, r3, #7
 8003d20:	1c5a      	adds	r2, r3, #1
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	685b      	ldr	r3, [r3, #4]
       ||
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d047      	beq.n	8003dba <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	73fb      	strb	r3, [r7, #15]
 8003d2e:	e044      	b.n	8003dba <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	2b03      	cmp	r3, #3
 8003d36:	d018      	beq.n	8003d6a <RCCEx_PLLSAI1_Config+0x86>
 8003d38:	2b03      	cmp	r3, #3
 8003d3a:	d825      	bhi.n	8003d88 <RCCEx_PLLSAI1_Config+0xa4>
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d002      	beq.n	8003d46 <RCCEx_PLLSAI1_Config+0x62>
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d009      	beq.n	8003d58 <RCCEx_PLLSAI1_Config+0x74>
 8003d44:	e020      	b.n	8003d88 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d46:	4b60      	ldr	r3, [pc, #384]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 0302 	and.w	r3, r3, #2
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d11d      	bne.n	8003d8e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d56:	e01a      	b.n	8003d8e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d58:	4b5b      	ldr	r3, [pc, #364]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d116      	bne.n	8003d92 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d68:	e013      	b.n	8003d92 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d6a:	4b57      	ldr	r3, [pc, #348]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d10f      	bne.n	8003d96 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d76:	4b54      	ldr	r3, [pc, #336]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d109      	bne.n	8003d96 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003d86:	e006      	b.n	8003d96 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	73fb      	strb	r3, [r7, #15]
      break;
 8003d8c:	e004      	b.n	8003d98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d8e:	bf00      	nop
 8003d90:	e002      	b.n	8003d98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d92:	bf00      	nop
 8003d94:	e000      	b.n	8003d98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d96:	bf00      	nop
    }

    if(status == HAL_OK)
 8003d98:	7bfb      	ldrb	r3, [r7, #15]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d10d      	bne.n	8003dba <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003d9e:	4b4a      	ldr	r3, [pc, #296]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003da0:	68db      	ldr	r3, [r3, #12]
 8003da2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6819      	ldr	r1, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	3b01      	subs	r3, #1
 8003db0:	011b      	lsls	r3, r3, #4
 8003db2:	430b      	orrs	r3, r1
 8003db4:	4944      	ldr	r1, [pc, #272]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003db6:	4313      	orrs	r3, r2
 8003db8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003dba:	7bfb      	ldrb	r3, [r7, #15]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d17d      	bne.n	8003ebc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003dc0:	4b41      	ldr	r3, [pc, #260]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a40      	ldr	r2, [pc, #256]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dc6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003dca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dcc:	f7fd ffe2 	bl	8001d94 <HAL_GetTick>
 8003dd0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003dd2:	e009      	b.n	8003de8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003dd4:	f7fd ffde 	bl	8001d94 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b02      	cmp	r3, #2
 8003de0:	d902      	bls.n	8003de8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	73fb      	strb	r3, [r7, #15]
        break;
 8003de6:	e005      	b.n	8003df4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003de8:	4b37      	ldr	r3, [pc, #220]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d1ef      	bne.n	8003dd4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003df4:	7bfb      	ldrb	r3, [r7, #15]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d160      	bne.n	8003ebc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d111      	bne.n	8003e24 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e00:	4b31      	ldr	r3, [pc, #196]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e02:	691b      	ldr	r3, [r3, #16]
 8003e04:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003e08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e0c:	687a      	ldr	r2, [r7, #4]
 8003e0e:	6892      	ldr	r2, [r2, #8]
 8003e10:	0211      	lsls	r1, r2, #8
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	68d2      	ldr	r2, [r2, #12]
 8003e16:	0912      	lsrs	r2, r2, #4
 8003e18:	0452      	lsls	r2, r2, #17
 8003e1a:	430a      	orrs	r2, r1
 8003e1c:	492a      	ldr	r1, [pc, #168]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	610b      	str	r3, [r1, #16]
 8003e22:	e027      	b.n	8003e74 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d112      	bne.n	8003e50 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e2a:	4b27      	ldr	r3, [pc, #156]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e2c:	691b      	ldr	r3, [r3, #16]
 8003e2e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003e32:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	6892      	ldr	r2, [r2, #8]
 8003e3a:	0211      	lsls	r1, r2, #8
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	6912      	ldr	r2, [r2, #16]
 8003e40:	0852      	lsrs	r2, r2, #1
 8003e42:	3a01      	subs	r2, #1
 8003e44:	0552      	lsls	r2, r2, #21
 8003e46:	430a      	orrs	r2, r1
 8003e48:	491f      	ldr	r1, [pc, #124]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	610b      	str	r3, [r1, #16]
 8003e4e:	e011      	b.n	8003e74 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e50:	4b1d      	ldr	r3, [pc, #116]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e52:	691b      	ldr	r3, [r3, #16]
 8003e54:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003e58:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	6892      	ldr	r2, [r2, #8]
 8003e60:	0211      	lsls	r1, r2, #8
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	6952      	ldr	r2, [r2, #20]
 8003e66:	0852      	lsrs	r2, r2, #1
 8003e68:	3a01      	subs	r2, #1
 8003e6a:	0652      	lsls	r2, r2, #25
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	4916      	ldr	r1, [pc, #88]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e70:	4313      	orrs	r3, r2
 8003e72:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003e74:	4b14      	ldr	r3, [pc, #80]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a13      	ldr	r2, [pc, #76]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e7a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003e7e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e80:	f7fd ff88 	bl	8001d94 <HAL_GetTick>
 8003e84:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003e86:	e009      	b.n	8003e9c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e88:	f7fd ff84 	bl	8001d94 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d902      	bls.n	8003e9c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	73fb      	strb	r3, [r7, #15]
          break;
 8003e9a:	e005      	b.n	8003ea8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003e9c:	4b0a      	ldr	r3, [pc, #40]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d0ef      	beq.n	8003e88 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003ea8:	7bfb      	ldrb	r3, [r7, #15]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d106      	bne.n	8003ebc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003eae:	4b06      	ldr	r3, [pc, #24]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eb0:	691a      	ldr	r2, [r3, #16]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	699b      	ldr	r3, [r3, #24]
 8003eb6:	4904      	ldr	r1, [pc, #16]	; (8003ec8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3710      	adds	r7, #16
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	40021000 	.word	0x40021000

08003ecc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b084      	sub	sp, #16
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
 8003ed4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003eda:	4b6a      	ldr	r3, [pc, #424]	; (8004084 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	f003 0303 	and.w	r3, r3, #3
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d018      	beq.n	8003f18 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003ee6:	4b67      	ldr	r3, [pc, #412]	; (8004084 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ee8:	68db      	ldr	r3, [r3, #12]
 8003eea:	f003 0203 	and.w	r2, r3, #3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d10d      	bne.n	8003f12 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
       ||
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d009      	beq.n	8003f12 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003efe:	4b61      	ldr	r3, [pc, #388]	; (8004084 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	091b      	lsrs	r3, r3, #4
 8003f04:	f003 0307 	and.w	r3, r3, #7
 8003f08:	1c5a      	adds	r2, r3, #1
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
       ||
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d047      	beq.n	8003fa2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	73fb      	strb	r3, [r7, #15]
 8003f16:	e044      	b.n	8003fa2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	2b03      	cmp	r3, #3
 8003f1e:	d018      	beq.n	8003f52 <RCCEx_PLLSAI2_Config+0x86>
 8003f20:	2b03      	cmp	r3, #3
 8003f22:	d825      	bhi.n	8003f70 <RCCEx_PLLSAI2_Config+0xa4>
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d002      	beq.n	8003f2e <RCCEx_PLLSAI2_Config+0x62>
 8003f28:	2b02      	cmp	r3, #2
 8003f2a:	d009      	beq.n	8003f40 <RCCEx_PLLSAI2_Config+0x74>
 8003f2c:	e020      	b.n	8003f70 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003f2e:	4b55      	ldr	r3, [pc, #340]	; (8004084 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0302 	and.w	r3, r3, #2
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d11d      	bne.n	8003f76 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f3e:	e01a      	b.n	8003f76 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003f40:	4b50      	ldr	r3, [pc, #320]	; (8004084 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d116      	bne.n	8003f7a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f50:	e013      	b.n	8003f7a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003f52:	4b4c      	ldr	r3, [pc, #304]	; (8004084 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d10f      	bne.n	8003f7e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003f5e:	4b49      	ldr	r3, [pc, #292]	; (8004084 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d109      	bne.n	8003f7e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003f6e:	e006      	b.n	8003f7e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	73fb      	strb	r3, [r7, #15]
      break;
 8003f74:	e004      	b.n	8003f80 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003f76:	bf00      	nop
 8003f78:	e002      	b.n	8003f80 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003f7a:	bf00      	nop
 8003f7c:	e000      	b.n	8003f80 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003f7e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003f80:	7bfb      	ldrb	r3, [r7, #15]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d10d      	bne.n	8003fa2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003f86:	4b3f      	ldr	r3, [pc, #252]	; (8004084 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f88:	68db      	ldr	r3, [r3, #12]
 8003f8a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6819      	ldr	r1, [r3, #0]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	3b01      	subs	r3, #1
 8003f98:	011b      	lsls	r3, r3, #4
 8003f9a:	430b      	orrs	r3, r1
 8003f9c:	4939      	ldr	r1, [pc, #228]	; (8004084 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003fa2:	7bfb      	ldrb	r3, [r7, #15]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d167      	bne.n	8004078 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003fa8:	4b36      	ldr	r3, [pc, #216]	; (8004084 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a35      	ldr	r2, [pc, #212]	; (8004084 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fb2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fb4:	f7fd feee 	bl	8001d94 <HAL_GetTick>
 8003fb8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003fba:	e009      	b.n	8003fd0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003fbc:	f7fd feea 	bl	8001d94 <HAL_GetTick>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	2b02      	cmp	r3, #2
 8003fc8:	d902      	bls.n	8003fd0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003fca:	2303      	movs	r3, #3
 8003fcc:	73fb      	strb	r3, [r7, #15]
        break;
 8003fce:	e005      	b.n	8003fdc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003fd0:	4b2c      	ldr	r3, [pc, #176]	; (8004084 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d1ef      	bne.n	8003fbc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003fdc:	7bfb      	ldrb	r3, [r7, #15]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d14a      	bne.n	8004078 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d111      	bne.n	800400c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003fe8:	4b26      	ldr	r3, [pc, #152]	; (8004084 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fea:	695b      	ldr	r3, [r3, #20]
 8003fec:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003ff0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ff4:	687a      	ldr	r2, [r7, #4]
 8003ff6:	6892      	ldr	r2, [r2, #8]
 8003ff8:	0211      	lsls	r1, r2, #8
 8003ffa:	687a      	ldr	r2, [r7, #4]
 8003ffc:	68d2      	ldr	r2, [r2, #12]
 8003ffe:	0912      	lsrs	r2, r2, #4
 8004000:	0452      	lsls	r2, r2, #17
 8004002:	430a      	orrs	r2, r1
 8004004:	491f      	ldr	r1, [pc, #124]	; (8004084 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004006:	4313      	orrs	r3, r2
 8004008:	614b      	str	r3, [r1, #20]
 800400a:	e011      	b.n	8004030 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800400c:	4b1d      	ldr	r3, [pc, #116]	; (8004084 <RCCEx_PLLSAI2_Config+0x1b8>)
 800400e:	695b      	ldr	r3, [r3, #20]
 8004010:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004014:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004018:	687a      	ldr	r2, [r7, #4]
 800401a:	6892      	ldr	r2, [r2, #8]
 800401c:	0211      	lsls	r1, r2, #8
 800401e:	687a      	ldr	r2, [r7, #4]
 8004020:	6912      	ldr	r2, [r2, #16]
 8004022:	0852      	lsrs	r2, r2, #1
 8004024:	3a01      	subs	r2, #1
 8004026:	0652      	lsls	r2, r2, #25
 8004028:	430a      	orrs	r2, r1
 800402a:	4916      	ldr	r1, [pc, #88]	; (8004084 <RCCEx_PLLSAI2_Config+0x1b8>)
 800402c:	4313      	orrs	r3, r2
 800402e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004030:	4b14      	ldr	r3, [pc, #80]	; (8004084 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a13      	ldr	r2, [pc, #76]	; (8004084 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004036:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800403a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800403c:	f7fd feaa 	bl	8001d94 <HAL_GetTick>
 8004040:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004042:	e009      	b.n	8004058 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004044:	f7fd fea6 	bl	8001d94 <HAL_GetTick>
 8004048:	4602      	mov	r2, r0
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	1ad3      	subs	r3, r2, r3
 800404e:	2b02      	cmp	r3, #2
 8004050:	d902      	bls.n	8004058 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	73fb      	strb	r3, [r7, #15]
          break;
 8004056:	e005      	b.n	8004064 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004058:	4b0a      	ldr	r3, [pc, #40]	; (8004084 <RCCEx_PLLSAI2_Config+0x1b8>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004060:	2b00      	cmp	r3, #0
 8004062:	d0ef      	beq.n	8004044 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004064:	7bfb      	ldrb	r3, [r7, #15]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d106      	bne.n	8004078 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800406a:	4b06      	ldr	r3, [pc, #24]	; (8004084 <RCCEx_PLLSAI2_Config+0x1b8>)
 800406c:	695a      	ldr	r2, [r3, #20]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	695b      	ldr	r3, [r3, #20]
 8004072:	4904      	ldr	r1, [pc, #16]	; (8004084 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004074:	4313      	orrs	r3, r2
 8004076:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004078:	7bfb      	ldrb	r3, [r7, #15]
}
 800407a:	4618      	mov	r0, r3
 800407c:	3710      	adds	r7, #16
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	40021000 	.word	0x40021000

08004088 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b082      	sub	sp, #8
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d101      	bne.n	800409a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e040      	b.n	800411c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d106      	bne.n	80040b0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f7fd fd5c 	bl	8001b68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2224      	movs	r2, #36	; 0x24
 80040b4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f022 0201 	bic.w	r2, r2, #1
 80040c4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f000 fb26 	bl	8004718 <UART_SetConfig>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d101      	bne.n	80040d6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e022      	b.n	800411c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d002      	beq.n	80040e4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 fda4 	bl	8004c2c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	685a      	ldr	r2, [r3, #4]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80040f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	689a      	ldr	r2, [r3, #8]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004102:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f042 0201 	orr.w	r2, r2, #1
 8004112:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004114:	6878      	ldr	r0, [r7, #4]
 8004116:	f000 fe2b 	bl	8004d70 <UART_CheckIdleState>
 800411a:	4603      	mov	r3, r0
}
 800411c:	4618      	mov	r0, r3
 800411e:	3708      	adds	r7, #8
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}

08004124 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b08a      	sub	sp, #40	; 0x28
 8004128:	af02      	add	r7, sp, #8
 800412a:	60f8      	str	r0, [r7, #12]
 800412c:	60b9      	str	r1, [r7, #8]
 800412e:	603b      	str	r3, [r7, #0]
 8004130:	4613      	mov	r3, r2
 8004132:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004138:	2b20      	cmp	r3, #32
 800413a:	f040 8082 	bne.w	8004242 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d002      	beq.n	800414a <HAL_UART_Transmit+0x26>
 8004144:	88fb      	ldrh	r3, [r7, #6]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d101      	bne.n	800414e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e07a      	b.n	8004244 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004154:	2b01      	cmp	r3, #1
 8004156:	d101      	bne.n	800415c <HAL_UART_Transmit+0x38>
 8004158:	2302      	movs	r3, #2
 800415a:	e073      	b.n	8004244 <HAL_UART_Transmit+0x120>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2201      	movs	r2, #1
 8004160:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2200      	movs	r2, #0
 8004168:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2221      	movs	r2, #33	; 0x21
 8004170:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004172:	f7fd fe0f 	bl	8001d94 <HAL_GetTick>
 8004176:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	88fa      	ldrh	r2, [r7, #6]
 800417c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	88fa      	ldrh	r2, [r7, #6]
 8004184:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004190:	d108      	bne.n	80041a4 <HAL_UART_Transmit+0x80>
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	691b      	ldr	r3, [r3, #16]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d104      	bne.n	80041a4 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800419a:	2300      	movs	r3, #0
 800419c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	61bb      	str	r3, [r7, #24]
 80041a2:	e003      	b.n	80041ac <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041a8:	2300      	movs	r3, #0
 80041aa:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80041b4:	e02d      	b.n	8004212 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	9300      	str	r3, [sp, #0]
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	2200      	movs	r2, #0
 80041be:	2180      	movs	r1, #128	; 0x80
 80041c0:	68f8      	ldr	r0, [r7, #12]
 80041c2:	f000 fe1e 	bl	8004e02 <UART_WaitOnFlagUntilTimeout>
 80041c6:	4603      	mov	r3, r0
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d001      	beq.n	80041d0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80041cc:	2303      	movs	r3, #3
 80041ce:	e039      	b.n	8004244 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80041d0:	69fb      	ldr	r3, [r7, #28]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d10b      	bne.n	80041ee <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80041d6:	69bb      	ldr	r3, [r7, #24]
 80041d8:	881a      	ldrh	r2, [r3, #0]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041e2:	b292      	uxth	r2, r2
 80041e4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80041e6:	69bb      	ldr	r3, [r7, #24]
 80041e8:	3302      	adds	r3, #2
 80041ea:	61bb      	str	r3, [r7, #24]
 80041ec:	e008      	b.n	8004200 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	781a      	ldrb	r2, [r3, #0]
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	b292      	uxth	r2, r2
 80041f8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	3301      	adds	r3, #1
 80041fe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004206:	b29b      	uxth	r3, r3
 8004208:	3b01      	subs	r3, #1
 800420a:	b29a      	uxth	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004218:	b29b      	uxth	r3, r3
 800421a:	2b00      	cmp	r3, #0
 800421c:	d1cb      	bne.n	80041b6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	9300      	str	r3, [sp, #0]
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	2200      	movs	r2, #0
 8004226:	2140      	movs	r1, #64	; 0x40
 8004228:	68f8      	ldr	r0, [r7, #12]
 800422a:	f000 fdea 	bl	8004e02 <UART_WaitOnFlagUntilTimeout>
 800422e:	4603      	mov	r3, r0
 8004230:	2b00      	cmp	r3, #0
 8004232:	d001      	beq.n	8004238 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e005      	b.n	8004244 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2220      	movs	r2, #32
 800423c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800423e:	2300      	movs	r3, #0
 8004240:	e000      	b.n	8004244 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004242:	2302      	movs	r3, #2
  }
}
 8004244:	4618      	mov	r0, r3
 8004246:	3720      	adds	r7, #32
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}

0800424c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b084      	sub	sp, #16
 8004250:	af00      	add	r7, sp, #0
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	4613      	mov	r3, r2
 8004258:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800425e:	2b20      	cmp	r3, #32
 8004260:	d131      	bne.n	80042c6 <HAL_UART_Receive_IT+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d002      	beq.n	800426e <HAL_UART_Receive_IT+0x22>
 8004268:	88fb      	ldrh	r3, [r7, #6]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d101      	bne.n	8004272 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e02a      	b.n	80042c8 <HAL_UART_Receive_IT+0x7c>
    }

    __HAL_LOCK(huart);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004278:	2b01      	cmp	r3, #1
 800427a:	d101      	bne.n	8004280 <HAL_UART_Receive_IT+0x34>
 800427c:	2302      	movs	r3, #2
 800427e:	e023      	b.n	80042c8 <HAL_UART_Receive_IT+0x7c>
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2201      	movs	r2, #1
 8004284:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2200      	movs	r2, #0
 800428c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a0f      	ldr	r2, [pc, #60]	; (80042d0 <HAL_UART_Receive_IT+0x84>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d00e      	beq.n	80042b6 <HAL_UART_Receive_IT+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d007      	beq.n	80042b6 <HAL_UART_Receive_IT+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80042b4:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 80042b6:	88fb      	ldrh	r3, [r7, #6]
 80042b8:	461a      	mov	r2, r3
 80042ba:	68b9      	ldr	r1, [r7, #8]
 80042bc:	68f8      	ldr	r0, [r7, #12]
 80042be:	f000 fe1d 	bl	8004efc <UART_Start_Receive_IT>
 80042c2:	4603      	mov	r3, r0
 80042c4:	e000      	b.n	80042c8 <HAL_UART_Receive_IT+0x7c>
  }
  else
  {
    return HAL_BUSY;
 80042c6:	2302      	movs	r3, #2
  }
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3710      	adds	r7, #16
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}
 80042d0:	40008000 	.word	0x40008000

080042d4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b088      	sub	sp, #32
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	69db      	ldr	r3, [r3, #28]
 80042e2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80042f4:	69fa      	ldr	r2, [r7, #28]
 80042f6:	f640 030f 	movw	r3, #2063	; 0x80f
 80042fa:	4013      	ands	r3, r2
 80042fc:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d113      	bne.n	800432c <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004304:	69fb      	ldr	r3, [r7, #28]
 8004306:	f003 0320 	and.w	r3, r3, #32
 800430a:	2b00      	cmp	r3, #0
 800430c:	d00e      	beq.n	800432c <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800430e:	69bb      	ldr	r3, [r7, #24]
 8004310:	f003 0320 	and.w	r3, r3, #32
 8004314:	2b00      	cmp	r3, #0
 8004316:	d009      	beq.n	800432c <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800431c:	2b00      	cmp	r3, #0
 800431e:	f000 81ce 	beq.w	80046be <HAL_UART_IRQHandler+0x3ea>
      {
        huart->RxISR(huart);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	4798      	blx	r3
      }
      return;
 800432a:	e1c8      	b.n	80046be <HAL_UART_IRQHandler+0x3ea>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	2b00      	cmp	r3, #0
 8004330:	f000 80e3 	beq.w	80044fa <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	f003 0301 	and.w	r3, r3, #1
 800433a:	2b00      	cmp	r3, #0
 800433c:	d105      	bne.n	800434a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800433e:	69ba      	ldr	r2, [r7, #24]
 8004340:	4ba6      	ldr	r3, [pc, #664]	; (80045dc <HAL_UART_IRQHandler+0x308>)
 8004342:	4013      	ands	r3, r2
 8004344:	2b00      	cmp	r3, #0
 8004346:	f000 80d8 	beq.w	80044fa <HAL_UART_IRQHandler+0x226>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	f003 0301 	and.w	r3, r3, #1
 8004350:	2b00      	cmp	r3, #0
 8004352:	d010      	beq.n	8004376 <HAL_UART_IRQHandler+0xa2>
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800435a:	2b00      	cmp	r3, #0
 800435c:	d00b      	beq.n	8004376 <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	2201      	movs	r2, #1
 8004364:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800436c:	f043 0201 	orr.w	r2, r3, #1
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004376:	69fb      	ldr	r3, [r7, #28]
 8004378:	f003 0302 	and.w	r3, r3, #2
 800437c:	2b00      	cmp	r3, #0
 800437e:	d010      	beq.n	80043a2 <HAL_UART_IRQHandler+0xce>
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	f003 0301 	and.w	r3, r3, #1
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00b      	beq.n	80043a2 <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	2202      	movs	r2, #2
 8004390:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004398:	f043 0204 	orr.w	r2, r3, #4
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80043a2:	69fb      	ldr	r3, [r7, #28]
 80043a4:	f003 0304 	and.w	r3, r3, #4
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d010      	beq.n	80043ce <HAL_UART_IRQHandler+0xfa>
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	f003 0301 	and.w	r3, r3, #1
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d00b      	beq.n	80043ce <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	2204      	movs	r2, #4
 80043bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80043c4:	f043 0202 	orr.w	r2, r3, #2
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	f003 0308 	and.w	r3, r3, #8
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d015      	beq.n	8004404 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	f003 0320 	and.w	r3, r3, #32
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d104      	bne.n	80043ec <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d00b      	beq.n	8004404 <HAL_UART_IRQHandler+0x130>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	2208      	movs	r2, #8
 80043f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80043fa:	f043 0208 	orr.w	r2, r3, #8
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004404:	69fb      	ldr	r3, [r7, #28]
 8004406:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800440a:	2b00      	cmp	r3, #0
 800440c:	d011      	beq.n	8004432 <HAL_UART_IRQHandler+0x15e>
 800440e:	69bb      	ldr	r3, [r7, #24]
 8004410:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d00c      	beq.n	8004432 <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004420:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004428:	f043 0220 	orr.w	r2, r3, #32
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004438:	2b00      	cmp	r3, #0
 800443a:	f000 8142 	beq.w	80046c2 <HAL_UART_IRQHandler+0x3ee>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	f003 0320 	and.w	r3, r3, #32
 8004444:	2b00      	cmp	r3, #0
 8004446:	d00c      	beq.n	8004462 <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004448:	69bb      	ldr	r3, [r7, #24]
 800444a:	f003 0320 	and.w	r3, r3, #32
 800444e:	2b00      	cmp	r3, #0
 8004450:	d007      	beq.n	8004462 <HAL_UART_IRQHandler+0x18e>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004456:	2b00      	cmp	r3, #0
 8004458:	d003      	beq.n	8004462 <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004468:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004474:	2b40      	cmp	r3, #64	; 0x40
 8004476:	d004      	beq.n	8004482 <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800447e:	2b00      	cmp	r3, #0
 8004480:	d031      	beq.n	80044e6 <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f000 fdc2 	bl	800500c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004492:	2b40      	cmp	r3, #64	; 0x40
 8004494:	d123      	bne.n	80044de <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	689a      	ldr	r2, [r3, #8]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044a4:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d013      	beq.n	80044d6 <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044b2:	4a4b      	ldr	r2, [pc, #300]	; (80045e0 <HAL_UART_IRQHandler+0x30c>)
 80044b4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044ba:	4618      	mov	r0, r3
 80044bc:	f7fd fe03 	bl	80020c6 <HAL_DMA_Abort_IT>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d017      	beq.n	80044f6 <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80044d0:	4610      	mov	r0, r2
 80044d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044d4:	e00f      	b.n	80044f6 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f000 f908 	bl	80046ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044dc:	e00b      	b.n	80044f6 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f000 f904 	bl	80046ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044e4:	e007      	b.n	80044f6 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f000 f900 	bl	80046ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2200      	movs	r2, #0
 80044f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80044f4:	e0e5      	b.n	80046c2 <HAL_UART_IRQHandler+0x3ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044f6:	bf00      	nop
    return;
 80044f8:	e0e3      	b.n	80046c2 <HAL_UART_IRQHandler+0x3ee>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044fe:	2b01      	cmp	r3, #1
 8004500:	f040 80a9 	bne.w	8004656 <HAL_UART_IRQHandler+0x382>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	f003 0310 	and.w	r3, r3, #16
 800450a:	2b00      	cmp	r3, #0
 800450c:	f000 80a3 	beq.w	8004656 <HAL_UART_IRQHandler+0x382>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8004510:	69bb      	ldr	r3, [r7, #24]
 8004512:	f003 0310 	and.w	r3, r3, #16
 8004516:	2b00      	cmp	r3, #0
 8004518:	f000 809d 	beq.w	8004656 <HAL_UART_IRQHandler+0x382>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	2210      	movs	r2, #16
 8004522:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800452e:	2b40      	cmp	r3, #64	; 0x40
 8004530:	d158      	bne.n	80045e4 <HAL_UART_IRQHandler+0x310>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 800453c:	893b      	ldrh	r3, [r7, #8]
 800453e:	2b00      	cmp	r3, #0
 8004540:	f000 80c1 	beq.w	80046c6 <HAL_UART_IRQHandler+0x3f2>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800454a:	893a      	ldrh	r2, [r7, #8]
 800454c:	429a      	cmp	r2, r3
 800454e:	f080 80ba 	bcs.w	80046c6 <HAL_UART_IRQHandler+0x3f2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	893a      	ldrh	r2, [r7, #8]
 8004556:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0320 	and.w	r3, r3, #32
 8004566:	2b00      	cmp	r3, #0
 8004568:	d12a      	bne.n	80045c0 <HAL_UART_IRQHandler+0x2ec>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004578:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	689a      	ldr	r2, [r3, #8]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f022 0201 	bic.w	r2, r2, #1
 8004588:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	689a      	ldr	r2, [r3, #8]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004598:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2220      	movs	r2, #32
 800459e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f022 0210 	bic.w	r2, r2, #16
 80045b4:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045ba:	4618      	mov	r0, r3
 80045bc:	f7fd fd45 	bl	800204a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	b29b      	uxth	r3, r3
 80045d2:	4619      	mov	r1, r3
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f000 f893 	bl	8004700 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80045da:	e074      	b.n	80046c6 <HAL_UART_IRQHandler+0x3f2>
 80045dc:	04000120 	.word	0x04000120
 80045e0:	0800506b 	.word	0x0800506b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	1ad3      	subs	r3, r2, r3
 80045f4:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d063      	beq.n	80046ca <HAL_UART_IRQHandler+0x3f6>
          &&(nb_rx_data > 0U) )
 8004602:	897b      	ldrh	r3, [r7, #10]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d060      	beq.n	80046ca <HAL_UART_IRQHandler+0x3f6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004616:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	689a      	ldr	r2, [r3, #8]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f022 0201 	bic.w	r2, r2, #1
 8004626:	609a      	str	r2, [r3, #8]
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2220      	movs	r2, #32
 800462c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f022 0210 	bic.w	r2, r2, #16
 8004648:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800464a:	897b      	ldrh	r3, [r7, #10]
 800464c:	4619      	mov	r1, r3
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f000 f856 	bl	8004700 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004654:	e039      	b.n	80046ca <HAL_UART_IRQHandler+0x3f6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004656:	69fb      	ldr	r3, [r7, #28]
 8004658:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800465c:	2b00      	cmp	r3, #0
 800465e:	d00d      	beq.n	800467c <HAL_UART_IRQHandler+0x3a8>
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004666:	2b00      	cmp	r3, #0
 8004668:	d008      	beq.n	800467c <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004672:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004674:	6878      	ldr	r0, [r7, #4]
 8004676:	f000 fdff 	bl	8005278 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800467a:	e029      	b.n	80046d0 <HAL_UART_IRQHandler+0x3fc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800467c:	69fb      	ldr	r3, [r7, #28]
 800467e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004682:	2b00      	cmp	r3, #0
 8004684:	d00d      	beq.n	80046a2 <HAL_UART_IRQHandler+0x3ce>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004686:	69bb      	ldr	r3, [r7, #24]
 8004688:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800468c:	2b00      	cmp	r3, #0
 800468e:	d008      	beq.n	80046a2 <HAL_UART_IRQHandler+0x3ce>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004694:	2b00      	cmp	r3, #0
 8004696:	d01a      	beq.n	80046ce <HAL_UART_IRQHandler+0x3fa>
    {
      huart->TxISR(huart);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800469c:	6878      	ldr	r0, [r7, #4]
 800469e:	4798      	blx	r3
    }
    return;
 80046a0:	e015      	b.n	80046ce <HAL_UART_IRQHandler+0x3fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80046a2:	69fb      	ldr	r3, [r7, #28]
 80046a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d011      	beq.n	80046d0 <HAL_UART_IRQHandler+0x3fc>
 80046ac:	69bb      	ldr	r3, [r7, #24]
 80046ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d00c      	beq.n	80046d0 <HAL_UART_IRQHandler+0x3fc>
  {
    UART_EndTransmit_IT(huart);
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f000 fced 	bl	8005096 <UART_EndTransmit_IT>
    return;
 80046bc:	e008      	b.n	80046d0 <HAL_UART_IRQHandler+0x3fc>
      return;
 80046be:	bf00      	nop
 80046c0:	e006      	b.n	80046d0 <HAL_UART_IRQHandler+0x3fc>
    return;
 80046c2:	bf00      	nop
 80046c4:	e004      	b.n	80046d0 <HAL_UART_IRQHandler+0x3fc>
      return;
 80046c6:	bf00      	nop
 80046c8:	e002      	b.n	80046d0 <HAL_UART_IRQHandler+0x3fc>
      return;
 80046ca:	bf00      	nop
 80046cc:	e000      	b.n	80046d0 <HAL_UART_IRQHandler+0x3fc>
    return;
 80046ce:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80046d0:	3720      	adds	r7, #32
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop

080046d8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80046e0:	bf00      	nop
 80046e2:	370c      	adds	r7, #12
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr

080046ec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b083      	sub	sp, #12
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80046f4:	bf00      	nop
 80046f6:	370c      	adds	r7, #12
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr

08004700 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004700:	b480      	push	{r7}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	460b      	mov	r3, r1
 800470a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800470c:	bf00      	nop
 800470e:	370c      	adds	r7, #12
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004718:	b5b0      	push	{r4, r5, r7, lr}
 800471a:	b088      	sub	sp, #32
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004720:	2300      	movs	r3, #0
 8004722:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	689a      	ldr	r2, [r3, #8]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	431a      	orrs	r2, r3
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	695b      	ldr	r3, [r3, #20]
 8004732:	431a      	orrs	r2, r3
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	69db      	ldr	r3, [r3, #28]
 8004738:	4313      	orrs	r3, r2
 800473a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	4bad      	ldr	r3, [pc, #692]	; (80049f8 <UART_SetConfig+0x2e0>)
 8004744:	4013      	ands	r3, r2
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	6812      	ldr	r2, [r2, #0]
 800474a:	69f9      	ldr	r1, [r7, #28]
 800474c:	430b      	orrs	r3, r1
 800474e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	68da      	ldr	r2, [r3, #12]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	430a      	orrs	r2, r1
 8004764:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	699b      	ldr	r3, [r3, #24]
 800476a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4aa2      	ldr	r2, [pc, #648]	; (80049fc <UART_SetConfig+0x2e4>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d004      	beq.n	8004780 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a1b      	ldr	r3, [r3, #32]
 800477a:	69fa      	ldr	r2, [r7, #28]
 800477c:	4313      	orrs	r3, r2
 800477e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	69fa      	ldr	r2, [r7, #28]
 8004790:	430a      	orrs	r2, r1
 8004792:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a99      	ldr	r2, [pc, #612]	; (8004a00 <UART_SetConfig+0x2e8>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d121      	bne.n	80047e2 <UART_SetConfig+0xca>
 800479e:	4b99      	ldr	r3, [pc, #612]	; (8004a04 <UART_SetConfig+0x2ec>)
 80047a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047a4:	f003 0303 	and.w	r3, r3, #3
 80047a8:	2b03      	cmp	r3, #3
 80047aa:	d817      	bhi.n	80047dc <UART_SetConfig+0xc4>
 80047ac:	a201      	add	r2, pc, #4	; (adr r2, 80047b4 <UART_SetConfig+0x9c>)
 80047ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047b2:	bf00      	nop
 80047b4:	080047c5 	.word	0x080047c5
 80047b8:	080047d1 	.word	0x080047d1
 80047bc:	080047cb 	.word	0x080047cb
 80047c0:	080047d7 	.word	0x080047d7
 80047c4:	2301      	movs	r3, #1
 80047c6:	76fb      	strb	r3, [r7, #27]
 80047c8:	e0e7      	b.n	800499a <UART_SetConfig+0x282>
 80047ca:	2302      	movs	r3, #2
 80047cc:	76fb      	strb	r3, [r7, #27]
 80047ce:	e0e4      	b.n	800499a <UART_SetConfig+0x282>
 80047d0:	2304      	movs	r3, #4
 80047d2:	76fb      	strb	r3, [r7, #27]
 80047d4:	e0e1      	b.n	800499a <UART_SetConfig+0x282>
 80047d6:	2308      	movs	r3, #8
 80047d8:	76fb      	strb	r3, [r7, #27]
 80047da:	e0de      	b.n	800499a <UART_SetConfig+0x282>
 80047dc:	2310      	movs	r3, #16
 80047de:	76fb      	strb	r3, [r7, #27]
 80047e0:	e0db      	b.n	800499a <UART_SetConfig+0x282>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a88      	ldr	r2, [pc, #544]	; (8004a08 <UART_SetConfig+0x2f0>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d132      	bne.n	8004852 <UART_SetConfig+0x13a>
 80047ec:	4b85      	ldr	r3, [pc, #532]	; (8004a04 <UART_SetConfig+0x2ec>)
 80047ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047f2:	f003 030c 	and.w	r3, r3, #12
 80047f6:	2b0c      	cmp	r3, #12
 80047f8:	d828      	bhi.n	800484c <UART_SetConfig+0x134>
 80047fa:	a201      	add	r2, pc, #4	; (adr r2, 8004800 <UART_SetConfig+0xe8>)
 80047fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004800:	08004835 	.word	0x08004835
 8004804:	0800484d 	.word	0x0800484d
 8004808:	0800484d 	.word	0x0800484d
 800480c:	0800484d 	.word	0x0800484d
 8004810:	08004841 	.word	0x08004841
 8004814:	0800484d 	.word	0x0800484d
 8004818:	0800484d 	.word	0x0800484d
 800481c:	0800484d 	.word	0x0800484d
 8004820:	0800483b 	.word	0x0800483b
 8004824:	0800484d 	.word	0x0800484d
 8004828:	0800484d 	.word	0x0800484d
 800482c:	0800484d 	.word	0x0800484d
 8004830:	08004847 	.word	0x08004847
 8004834:	2300      	movs	r3, #0
 8004836:	76fb      	strb	r3, [r7, #27]
 8004838:	e0af      	b.n	800499a <UART_SetConfig+0x282>
 800483a:	2302      	movs	r3, #2
 800483c:	76fb      	strb	r3, [r7, #27]
 800483e:	e0ac      	b.n	800499a <UART_SetConfig+0x282>
 8004840:	2304      	movs	r3, #4
 8004842:	76fb      	strb	r3, [r7, #27]
 8004844:	e0a9      	b.n	800499a <UART_SetConfig+0x282>
 8004846:	2308      	movs	r3, #8
 8004848:	76fb      	strb	r3, [r7, #27]
 800484a:	e0a6      	b.n	800499a <UART_SetConfig+0x282>
 800484c:	2310      	movs	r3, #16
 800484e:	76fb      	strb	r3, [r7, #27]
 8004850:	e0a3      	b.n	800499a <UART_SetConfig+0x282>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a6d      	ldr	r2, [pc, #436]	; (8004a0c <UART_SetConfig+0x2f4>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d120      	bne.n	800489e <UART_SetConfig+0x186>
 800485c:	4b69      	ldr	r3, [pc, #420]	; (8004a04 <UART_SetConfig+0x2ec>)
 800485e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004862:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004866:	2b30      	cmp	r3, #48	; 0x30
 8004868:	d013      	beq.n	8004892 <UART_SetConfig+0x17a>
 800486a:	2b30      	cmp	r3, #48	; 0x30
 800486c:	d814      	bhi.n	8004898 <UART_SetConfig+0x180>
 800486e:	2b20      	cmp	r3, #32
 8004870:	d009      	beq.n	8004886 <UART_SetConfig+0x16e>
 8004872:	2b20      	cmp	r3, #32
 8004874:	d810      	bhi.n	8004898 <UART_SetConfig+0x180>
 8004876:	2b00      	cmp	r3, #0
 8004878:	d002      	beq.n	8004880 <UART_SetConfig+0x168>
 800487a:	2b10      	cmp	r3, #16
 800487c:	d006      	beq.n	800488c <UART_SetConfig+0x174>
 800487e:	e00b      	b.n	8004898 <UART_SetConfig+0x180>
 8004880:	2300      	movs	r3, #0
 8004882:	76fb      	strb	r3, [r7, #27]
 8004884:	e089      	b.n	800499a <UART_SetConfig+0x282>
 8004886:	2302      	movs	r3, #2
 8004888:	76fb      	strb	r3, [r7, #27]
 800488a:	e086      	b.n	800499a <UART_SetConfig+0x282>
 800488c:	2304      	movs	r3, #4
 800488e:	76fb      	strb	r3, [r7, #27]
 8004890:	e083      	b.n	800499a <UART_SetConfig+0x282>
 8004892:	2308      	movs	r3, #8
 8004894:	76fb      	strb	r3, [r7, #27]
 8004896:	e080      	b.n	800499a <UART_SetConfig+0x282>
 8004898:	2310      	movs	r3, #16
 800489a:	76fb      	strb	r3, [r7, #27]
 800489c:	e07d      	b.n	800499a <UART_SetConfig+0x282>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a5b      	ldr	r2, [pc, #364]	; (8004a10 <UART_SetConfig+0x2f8>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d120      	bne.n	80048ea <UART_SetConfig+0x1d2>
 80048a8:	4b56      	ldr	r3, [pc, #344]	; (8004a04 <UART_SetConfig+0x2ec>)
 80048aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048ae:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80048b2:	2bc0      	cmp	r3, #192	; 0xc0
 80048b4:	d013      	beq.n	80048de <UART_SetConfig+0x1c6>
 80048b6:	2bc0      	cmp	r3, #192	; 0xc0
 80048b8:	d814      	bhi.n	80048e4 <UART_SetConfig+0x1cc>
 80048ba:	2b80      	cmp	r3, #128	; 0x80
 80048bc:	d009      	beq.n	80048d2 <UART_SetConfig+0x1ba>
 80048be:	2b80      	cmp	r3, #128	; 0x80
 80048c0:	d810      	bhi.n	80048e4 <UART_SetConfig+0x1cc>
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d002      	beq.n	80048cc <UART_SetConfig+0x1b4>
 80048c6:	2b40      	cmp	r3, #64	; 0x40
 80048c8:	d006      	beq.n	80048d8 <UART_SetConfig+0x1c0>
 80048ca:	e00b      	b.n	80048e4 <UART_SetConfig+0x1cc>
 80048cc:	2300      	movs	r3, #0
 80048ce:	76fb      	strb	r3, [r7, #27]
 80048d0:	e063      	b.n	800499a <UART_SetConfig+0x282>
 80048d2:	2302      	movs	r3, #2
 80048d4:	76fb      	strb	r3, [r7, #27]
 80048d6:	e060      	b.n	800499a <UART_SetConfig+0x282>
 80048d8:	2304      	movs	r3, #4
 80048da:	76fb      	strb	r3, [r7, #27]
 80048dc:	e05d      	b.n	800499a <UART_SetConfig+0x282>
 80048de:	2308      	movs	r3, #8
 80048e0:	76fb      	strb	r3, [r7, #27]
 80048e2:	e05a      	b.n	800499a <UART_SetConfig+0x282>
 80048e4:	2310      	movs	r3, #16
 80048e6:	76fb      	strb	r3, [r7, #27]
 80048e8:	e057      	b.n	800499a <UART_SetConfig+0x282>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a49      	ldr	r2, [pc, #292]	; (8004a14 <UART_SetConfig+0x2fc>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d125      	bne.n	8004940 <UART_SetConfig+0x228>
 80048f4:	4b43      	ldr	r3, [pc, #268]	; (8004a04 <UART_SetConfig+0x2ec>)
 80048f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004902:	d017      	beq.n	8004934 <UART_SetConfig+0x21c>
 8004904:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004908:	d817      	bhi.n	800493a <UART_SetConfig+0x222>
 800490a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800490e:	d00b      	beq.n	8004928 <UART_SetConfig+0x210>
 8004910:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004914:	d811      	bhi.n	800493a <UART_SetConfig+0x222>
 8004916:	2b00      	cmp	r3, #0
 8004918:	d003      	beq.n	8004922 <UART_SetConfig+0x20a>
 800491a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800491e:	d006      	beq.n	800492e <UART_SetConfig+0x216>
 8004920:	e00b      	b.n	800493a <UART_SetConfig+0x222>
 8004922:	2300      	movs	r3, #0
 8004924:	76fb      	strb	r3, [r7, #27]
 8004926:	e038      	b.n	800499a <UART_SetConfig+0x282>
 8004928:	2302      	movs	r3, #2
 800492a:	76fb      	strb	r3, [r7, #27]
 800492c:	e035      	b.n	800499a <UART_SetConfig+0x282>
 800492e:	2304      	movs	r3, #4
 8004930:	76fb      	strb	r3, [r7, #27]
 8004932:	e032      	b.n	800499a <UART_SetConfig+0x282>
 8004934:	2308      	movs	r3, #8
 8004936:	76fb      	strb	r3, [r7, #27]
 8004938:	e02f      	b.n	800499a <UART_SetConfig+0x282>
 800493a:	2310      	movs	r3, #16
 800493c:	76fb      	strb	r3, [r7, #27]
 800493e:	e02c      	b.n	800499a <UART_SetConfig+0x282>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a2d      	ldr	r2, [pc, #180]	; (80049fc <UART_SetConfig+0x2e4>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d125      	bne.n	8004996 <UART_SetConfig+0x27e>
 800494a:	4b2e      	ldr	r3, [pc, #184]	; (8004a04 <UART_SetConfig+0x2ec>)
 800494c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004950:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004954:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004958:	d017      	beq.n	800498a <UART_SetConfig+0x272>
 800495a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800495e:	d817      	bhi.n	8004990 <UART_SetConfig+0x278>
 8004960:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004964:	d00b      	beq.n	800497e <UART_SetConfig+0x266>
 8004966:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800496a:	d811      	bhi.n	8004990 <UART_SetConfig+0x278>
 800496c:	2b00      	cmp	r3, #0
 800496e:	d003      	beq.n	8004978 <UART_SetConfig+0x260>
 8004970:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004974:	d006      	beq.n	8004984 <UART_SetConfig+0x26c>
 8004976:	e00b      	b.n	8004990 <UART_SetConfig+0x278>
 8004978:	2300      	movs	r3, #0
 800497a:	76fb      	strb	r3, [r7, #27]
 800497c:	e00d      	b.n	800499a <UART_SetConfig+0x282>
 800497e:	2302      	movs	r3, #2
 8004980:	76fb      	strb	r3, [r7, #27]
 8004982:	e00a      	b.n	800499a <UART_SetConfig+0x282>
 8004984:	2304      	movs	r3, #4
 8004986:	76fb      	strb	r3, [r7, #27]
 8004988:	e007      	b.n	800499a <UART_SetConfig+0x282>
 800498a:	2308      	movs	r3, #8
 800498c:	76fb      	strb	r3, [r7, #27]
 800498e:	e004      	b.n	800499a <UART_SetConfig+0x282>
 8004990:	2310      	movs	r3, #16
 8004992:	76fb      	strb	r3, [r7, #27]
 8004994:	e001      	b.n	800499a <UART_SetConfig+0x282>
 8004996:	2310      	movs	r3, #16
 8004998:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a17      	ldr	r2, [pc, #92]	; (80049fc <UART_SetConfig+0x2e4>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	f040 8087 	bne.w	8004ab4 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80049a6:	7efb      	ldrb	r3, [r7, #27]
 80049a8:	2b08      	cmp	r3, #8
 80049aa:	d837      	bhi.n	8004a1c <UART_SetConfig+0x304>
 80049ac:	a201      	add	r2, pc, #4	; (adr r2, 80049b4 <UART_SetConfig+0x29c>)
 80049ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049b2:	bf00      	nop
 80049b4:	080049d9 	.word	0x080049d9
 80049b8:	08004a1d 	.word	0x08004a1d
 80049bc:	080049e1 	.word	0x080049e1
 80049c0:	08004a1d 	.word	0x08004a1d
 80049c4:	080049e7 	.word	0x080049e7
 80049c8:	08004a1d 	.word	0x08004a1d
 80049cc:	08004a1d 	.word	0x08004a1d
 80049d0:	08004a1d 	.word	0x08004a1d
 80049d4:	080049ef 	.word	0x080049ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049d8:	f7fe fe0e 	bl	80035f8 <HAL_RCC_GetPCLK1Freq>
 80049dc:	6178      	str	r0, [r7, #20]
        break;
 80049de:	e022      	b.n	8004a26 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049e0:	4b0d      	ldr	r3, [pc, #52]	; (8004a18 <UART_SetConfig+0x300>)
 80049e2:	617b      	str	r3, [r7, #20]
        break;
 80049e4:	e01f      	b.n	8004a26 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049e6:	f7fe fd6f 	bl	80034c8 <HAL_RCC_GetSysClockFreq>
 80049ea:	6178      	str	r0, [r7, #20]
        break;
 80049ec:	e01b      	b.n	8004a26 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049f2:	617b      	str	r3, [r7, #20]
        break;
 80049f4:	e017      	b.n	8004a26 <UART_SetConfig+0x30e>
 80049f6:	bf00      	nop
 80049f8:	efff69f3 	.word	0xefff69f3
 80049fc:	40008000 	.word	0x40008000
 8004a00:	40013800 	.word	0x40013800
 8004a04:	40021000 	.word	0x40021000
 8004a08:	40004400 	.word	0x40004400
 8004a0c:	40004800 	.word	0x40004800
 8004a10:	40004c00 	.word	0x40004c00
 8004a14:	40005000 	.word	0x40005000
 8004a18:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	76bb      	strb	r3, [r7, #26]
        break;
 8004a24:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	f000 80f1 	beq.w	8004c10 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	685a      	ldr	r2, [r3, #4]
 8004a32:	4613      	mov	r3, r2
 8004a34:	005b      	lsls	r3, r3, #1
 8004a36:	4413      	add	r3, r2
 8004a38:	697a      	ldr	r2, [r7, #20]
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d305      	bcc.n	8004a4a <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004a44:	697a      	ldr	r2, [r7, #20]
 8004a46:	429a      	cmp	r2, r3
 8004a48:	d902      	bls.n	8004a50 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	76bb      	strb	r3, [r7, #26]
 8004a4e:	e0df      	b.n	8004c10 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	4618      	mov	r0, r3
 8004a54:	f04f 0100 	mov.w	r1, #0
 8004a58:	f04f 0200 	mov.w	r2, #0
 8004a5c:	f04f 0300 	mov.w	r3, #0
 8004a60:	020b      	lsls	r3, r1, #8
 8004a62:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004a66:	0202      	lsls	r2, r0, #8
 8004a68:	6879      	ldr	r1, [r7, #4]
 8004a6a:	6849      	ldr	r1, [r1, #4]
 8004a6c:	0849      	lsrs	r1, r1, #1
 8004a6e:	4608      	mov	r0, r1
 8004a70:	f04f 0100 	mov.w	r1, #0
 8004a74:	1814      	adds	r4, r2, r0
 8004a76:	eb43 0501 	adc.w	r5, r3, r1
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	461a      	mov	r2, r3
 8004a80:	f04f 0300 	mov.w	r3, #0
 8004a84:	4620      	mov	r0, r4
 8004a86:	4629      	mov	r1, r5
 8004a88:	f7fc f8fe 	bl	8000c88 <__aeabi_uldivmod>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	460b      	mov	r3, r1
 8004a90:	4613      	mov	r3, r2
 8004a92:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a9a:	d308      	bcc.n	8004aae <UART_SetConfig+0x396>
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004aa2:	d204      	bcs.n	8004aae <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	693a      	ldr	r2, [r7, #16]
 8004aaa:	60da      	str	r2, [r3, #12]
 8004aac:	e0b0      	b.n	8004c10 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	76bb      	strb	r3, [r7, #26]
 8004ab2:	e0ad      	b.n	8004c10 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	69db      	ldr	r3, [r3, #28]
 8004ab8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004abc:	d15c      	bne.n	8004b78 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8004abe:	7efb      	ldrb	r3, [r7, #27]
 8004ac0:	2b08      	cmp	r3, #8
 8004ac2:	d828      	bhi.n	8004b16 <UART_SetConfig+0x3fe>
 8004ac4:	a201      	add	r2, pc, #4	; (adr r2, 8004acc <UART_SetConfig+0x3b4>)
 8004ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aca:	bf00      	nop
 8004acc:	08004af1 	.word	0x08004af1
 8004ad0:	08004af9 	.word	0x08004af9
 8004ad4:	08004b01 	.word	0x08004b01
 8004ad8:	08004b17 	.word	0x08004b17
 8004adc:	08004b07 	.word	0x08004b07
 8004ae0:	08004b17 	.word	0x08004b17
 8004ae4:	08004b17 	.word	0x08004b17
 8004ae8:	08004b17 	.word	0x08004b17
 8004aec:	08004b0f 	.word	0x08004b0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004af0:	f7fe fd82 	bl	80035f8 <HAL_RCC_GetPCLK1Freq>
 8004af4:	6178      	str	r0, [r7, #20]
        break;
 8004af6:	e013      	b.n	8004b20 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004af8:	f7fe fd94 	bl	8003624 <HAL_RCC_GetPCLK2Freq>
 8004afc:	6178      	str	r0, [r7, #20]
        break;
 8004afe:	e00f      	b.n	8004b20 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b00:	4b49      	ldr	r3, [pc, #292]	; (8004c28 <UART_SetConfig+0x510>)
 8004b02:	617b      	str	r3, [r7, #20]
        break;
 8004b04:	e00c      	b.n	8004b20 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b06:	f7fe fcdf 	bl	80034c8 <HAL_RCC_GetSysClockFreq>
 8004b0a:	6178      	str	r0, [r7, #20]
        break;
 8004b0c:	e008      	b.n	8004b20 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b12:	617b      	str	r3, [r7, #20]
        break;
 8004b14:	e004      	b.n	8004b20 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8004b16:	2300      	movs	r3, #0
 8004b18:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	76bb      	strb	r3, [r7, #26]
        break;
 8004b1e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d074      	beq.n	8004c10 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	005a      	lsls	r2, r3, #1
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	085b      	lsrs	r3, r3, #1
 8004b30:	441a      	add	r2, r3
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b3a:	b29b      	uxth	r3, r3
 8004b3c:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	2b0f      	cmp	r3, #15
 8004b42:	d916      	bls.n	8004b72 <UART_SetConfig+0x45a>
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b4a:	d212      	bcs.n	8004b72 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	f023 030f 	bic.w	r3, r3, #15
 8004b54:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	085b      	lsrs	r3, r3, #1
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	f003 0307 	and.w	r3, r3, #7
 8004b60:	b29a      	uxth	r2, r3
 8004b62:	89fb      	ldrh	r3, [r7, #14]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	89fa      	ldrh	r2, [r7, #14]
 8004b6e:	60da      	str	r2, [r3, #12]
 8004b70:	e04e      	b.n	8004c10 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	76bb      	strb	r3, [r7, #26]
 8004b76:	e04b      	b.n	8004c10 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b78:	7efb      	ldrb	r3, [r7, #27]
 8004b7a:	2b08      	cmp	r3, #8
 8004b7c:	d827      	bhi.n	8004bce <UART_SetConfig+0x4b6>
 8004b7e:	a201      	add	r2, pc, #4	; (adr r2, 8004b84 <UART_SetConfig+0x46c>)
 8004b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b84:	08004ba9 	.word	0x08004ba9
 8004b88:	08004bb1 	.word	0x08004bb1
 8004b8c:	08004bb9 	.word	0x08004bb9
 8004b90:	08004bcf 	.word	0x08004bcf
 8004b94:	08004bbf 	.word	0x08004bbf
 8004b98:	08004bcf 	.word	0x08004bcf
 8004b9c:	08004bcf 	.word	0x08004bcf
 8004ba0:	08004bcf 	.word	0x08004bcf
 8004ba4:	08004bc7 	.word	0x08004bc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ba8:	f7fe fd26 	bl	80035f8 <HAL_RCC_GetPCLK1Freq>
 8004bac:	6178      	str	r0, [r7, #20]
        break;
 8004bae:	e013      	b.n	8004bd8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004bb0:	f7fe fd38 	bl	8003624 <HAL_RCC_GetPCLK2Freq>
 8004bb4:	6178      	str	r0, [r7, #20]
        break;
 8004bb6:	e00f      	b.n	8004bd8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004bb8:	4b1b      	ldr	r3, [pc, #108]	; (8004c28 <UART_SetConfig+0x510>)
 8004bba:	617b      	str	r3, [r7, #20]
        break;
 8004bbc:	e00c      	b.n	8004bd8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004bbe:	f7fe fc83 	bl	80034c8 <HAL_RCC_GetSysClockFreq>
 8004bc2:	6178      	str	r0, [r7, #20]
        break;
 8004bc4:	e008      	b.n	8004bd8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004bc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004bca:	617b      	str	r3, [r7, #20]
        break;
 8004bcc:	e004      	b.n	8004bd8 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	76bb      	strb	r3, [r7, #26]
        break;
 8004bd6:	bf00      	nop
    }

    if (pclk != 0U)
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d018      	beq.n	8004c10 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	085a      	lsrs	r2, r3, #1
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	441a      	add	r2, r3
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bf0:	b29b      	uxth	r3, r3
 8004bf2:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	2b0f      	cmp	r3, #15
 8004bf8:	d908      	bls.n	8004c0c <UART_SetConfig+0x4f4>
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c00:	d204      	bcs.n	8004c0c <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	693a      	ldr	r2, [r7, #16]
 8004c08:	60da      	str	r2, [r3, #12]
 8004c0a:	e001      	b.n	8004c10 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004c1c:	7ebb      	ldrb	r3, [r7, #26]
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3720      	adds	r7, #32
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bdb0      	pop	{r4, r5, r7, pc}
 8004c26:	bf00      	nop
 8004c28:	00f42400 	.word	0x00f42400

08004c2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b083      	sub	sp, #12
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c38:	f003 0301 	and.w	r3, r3, #1
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d00a      	beq.n	8004c56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	430a      	orrs	r2, r1
 8004c54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5a:	f003 0302 	and.w	r3, r3, #2
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d00a      	beq.n	8004c78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	430a      	orrs	r2, r1
 8004c76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c7c:	f003 0304 	and.w	r3, r3, #4
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d00a      	beq.n	8004c9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	430a      	orrs	r2, r1
 8004c98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c9e:	f003 0308 	and.w	r3, r3, #8
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d00a      	beq.n	8004cbc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	430a      	orrs	r2, r1
 8004cba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc0:	f003 0310 	and.w	r3, r3, #16
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d00a      	beq.n	8004cde <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	430a      	orrs	r2, r1
 8004cdc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce2:	f003 0320 	and.w	r3, r3, #32
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d00a      	beq.n	8004d00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	430a      	orrs	r2, r1
 8004cfe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d01a      	beq.n	8004d42 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	430a      	orrs	r2, r1
 8004d20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d2a:	d10a      	bne.n	8004d42 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	430a      	orrs	r2, r1
 8004d40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d00a      	beq.n	8004d64 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	430a      	orrs	r2, r1
 8004d62:	605a      	str	r2, [r3, #4]
  }
}
 8004d64:	bf00      	nop
 8004d66:	370c      	adds	r7, #12
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr

08004d70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b086      	sub	sp, #24
 8004d74:	af02      	add	r7, sp, #8
 8004d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d80:	f7fd f808 	bl	8001d94 <HAL_GetTick>
 8004d84:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 0308 	and.w	r3, r3, #8
 8004d90:	2b08      	cmp	r3, #8
 8004d92:	d10e      	bne.n	8004db2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d94:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004d98:	9300      	str	r3, [sp, #0]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f000 f82d 	bl	8004e02 <UART_WaitOnFlagUntilTimeout>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d001      	beq.n	8004db2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004dae:	2303      	movs	r3, #3
 8004db0:	e023      	b.n	8004dfa <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0304 	and.w	r3, r3, #4
 8004dbc:	2b04      	cmp	r3, #4
 8004dbe:	d10e      	bne.n	8004dde <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004dc0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004dc4:	9300      	str	r3, [sp, #0]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f000 f817 	bl	8004e02 <UART_WaitOnFlagUntilTimeout>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d001      	beq.n	8004dde <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e00d      	b.n	8004dfa <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2220      	movs	r2, #32
 8004de2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2220      	movs	r2, #32
 8004de8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3710      	adds	r7, #16
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}

08004e02 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004e02:	b580      	push	{r7, lr}
 8004e04:	b084      	sub	sp, #16
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	60f8      	str	r0, [r7, #12]
 8004e0a:	60b9      	str	r1, [r7, #8]
 8004e0c:	603b      	str	r3, [r7, #0]
 8004e0e:	4613      	mov	r3, r2
 8004e10:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e12:	e05e      	b.n	8004ed2 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e14:	69bb      	ldr	r3, [r7, #24]
 8004e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e1a:	d05a      	beq.n	8004ed2 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e1c:	f7fc ffba 	bl	8001d94 <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	69ba      	ldr	r2, [r7, #24]
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d302      	bcc.n	8004e32 <UART_WaitOnFlagUntilTimeout+0x30>
 8004e2c:	69bb      	ldr	r3, [r7, #24]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d11b      	bne.n	8004e6a <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004e40:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	689a      	ldr	r2, [r3, #8]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f022 0201 	bic.w	r2, r2, #1
 8004e50:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2220      	movs	r2, #32
 8004e56:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2220      	movs	r2, #32
 8004e5c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2200      	movs	r2, #0
 8004e62:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004e66:	2303      	movs	r3, #3
 8004e68:	e043      	b.n	8004ef2 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f003 0304 	and.w	r3, r3, #4
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d02c      	beq.n	8004ed2 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	69db      	ldr	r3, [r3, #28]
 8004e7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e82:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e86:	d124      	bne.n	8004ed2 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e90:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	681a      	ldr	r2, [r3, #0]
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004ea0:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	689a      	ldr	r2, [r3, #8]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f022 0201 	bic.w	r2, r2, #1
 8004eb0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2220      	movs	r2, #32
 8004eb6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2220      	movs	r2, #32
 8004ebc:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2220      	movs	r2, #32
 8004ec2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004ece:	2303      	movs	r3, #3
 8004ed0:	e00f      	b.n	8004ef2 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	69da      	ldr	r2, [r3, #28]
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	4013      	ands	r3, r2
 8004edc:	68ba      	ldr	r2, [r7, #8]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	bf0c      	ite	eq
 8004ee2:	2301      	moveq	r3, #1
 8004ee4:	2300      	movne	r3, #0
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	461a      	mov	r2, r3
 8004eea:	79fb      	ldrb	r3, [r7, #7]
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d091      	beq.n	8004e14 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3710      	adds	r7, #16
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}
	...

08004efc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b085      	sub	sp, #20
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	60b9      	str	r1, [r7, #8]
 8004f06:	4613      	mov	r3, r2
 8004f08:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	68ba      	ldr	r2, [r7, #8]
 8004f0e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	88fa      	ldrh	r2, [r7, #6]
 8004f14:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	88fa      	ldrh	r2, [r7, #6]
 8004f1c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2200      	movs	r2, #0
 8004f24:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f2e:	d10e      	bne.n	8004f4e <UART_Start_Receive_IT+0x52>
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	691b      	ldr	r3, [r3, #16]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d105      	bne.n	8004f44 <UART_Start_Receive_IT+0x48>
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004f3e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004f42:	e02d      	b.n	8004fa0 <UART_Start_Receive_IT+0xa4>
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	22ff      	movs	r2, #255	; 0xff
 8004f48:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004f4c:	e028      	b.n	8004fa0 <UART_Start_Receive_IT+0xa4>
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d10d      	bne.n	8004f72 <UART_Start_Receive_IT+0x76>
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	691b      	ldr	r3, [r3, #16]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d104      	bne.n	8004f68 <UART_Start_Receive_IT+0x6c>
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	22ff      	movs	r2, #255	; 0xff
 8004f62:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004f66:	e01b      	b.n	8004fa0 <UART_Start_Receive_IT+0xa4>
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	227f      	movs	r2, #127	; 0x7f
 8004f6c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004f70:	e016      	b.n	8004fa0 <UART_Start_Receive_IT+0xa4>
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	689b      	ldr	r3, [r3, #8]
 8004f76:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004f7a:	d10d      	bne.n	8004f98 <UART_Start_Receive_IT+0x9c>
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	691b      	ldr	r3, [r3, #16]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d104      	bne.n	8004f8e <UART_Start_Receive_IT+0x92>
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	227f      	movs	r2, #127	; 0x7f
 8004f88:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004f8c:	e008      	b.n	8004fa0 <UART_Start_Receive_IT+0xa4>
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	223f      	movs	r2, #63	; 0x3f
 8004f92:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004f96:	e003      	b.n	8004fa0 <UART_Start_Receive_IT+0xa4>
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2222      	movs	r2, #34	; 0x22
 8004fac:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	689a      	ldr	r2, [r3, #8]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f042 0201 	orr.w	r2, r2, #1
 8004fbc:	609a      	str	r2, [r3, #8]
    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fc6:	d107      	bne.n	8004fd8 <UART_Start_Receive_IT+0xdc>
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	691b      	ldr	r3, [r3, #16]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d103      	bne.n	8004fd8 <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	4a0c      	ldr	r2, [pc, #48]	; (8005004 <UART_Start_Receive_IT+0x108>)
 8004fd4:	665a      	str	r2, [r3, #100]	; 0x64
 8004fd6:	e002      	b.n	8004fde <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	4a0b      	ldr	r2, [pc, #44]	; (8005008 <UART_Start_Receive_IT+0x10c>)
 8004fdc:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	681a      	ldr	r2, [r3, #0]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8004ff4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8004ff6:	2300      	movs	r3, #0
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3714      	adds	r7, #20
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr
 8005004:	080051a1 	.word	0x080051a1
 8005008:	080050c9 	.word	0x080050c9

0800500c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800500c:	b480      	push	{r7}
 800500e:	b083      	sub	sp, #12
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005022:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	689a      	ldr	r2, [r3, #8]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f022 0201 	bic.w	r2, r2, #1
 8005032:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005038:	2b01      	cmp	r3, #1
 800503a:	d107      	bne.n	800504c <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f022 0210 	bic.w	r2, r2, #16
 800504a:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2220      	movs	r2, #32
 8005050:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2200      	movs	r2, #0
 8005056:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2200      	movs	r2, #0
 800505c:	665a      	str	r2, [r3, #100]	; 0x64
}
 800505e:	bf00      	nop
 8005060:	370c      	adds	r7, #12
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr

0800506a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800506a:	b580      	push	{r7, lr}
 800506c:	b084      	sub	sp, #16
 800506e:	af00      	add	r7, sp, #0
 8005070:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005076:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2200      	movs	r2, #0
 800507c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2200      	movs	r2, #0
 8005084:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005088:	68f8      	ldr	r0, [r7, #12]
 800508a:	f7ff fb2f 	bl	80046ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800508e:	bf00      	nop
 8005090:	3710      	adds	r7, #16
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}

08005096 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005096:	b580      	push	{r7, lr}
 8005098:	b082      	sub	sp, #8
 800509a:	af00      	add	r7, sp, #0
 800509c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050ac:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2220      	movs	r2, #32
 80050b2:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2200      	movs	r2, #0
 80050b8:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f7ff fb0c 	bl	80046d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80050c0:	bf00      	nop
 80050c2:	3708      	adds	r7, #8
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}

080050c8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80050d6:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80050dc:	2b22      	cmp	r3, #34	; 0x22
 80050de:	d151      	bne.n	8005184 <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80050e6:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80050e8:	89bb      	ldrh	r3, [r7, #12]
 80050ea:	b2d9      	uxtb	r1, r3
 80050ec:	89fb      	ldrh	r3, [r7, #14]
 80050ee:	b2da      	uxtb	r2, r3
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050f4:	400a      	ands	r2, r1
 80050f6:	b2d2      	uxtb	r2, r2
 80050f8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050fe:	1c5a      	adds	r2, r3, #1
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800510a:	b29b      	uxth	r3, r3
 800510c:	3b01      	subs	r3, #1
 800510e:	b29a      	uxth	r2, r3
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800511c:	b29b      	uxth	r3, r3
 800511e:	2b00      	cmp	r3, #0
 8005120:	d13a      	bne.n	8005198 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005130:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	689a      	ldr	r2, [r3, #8]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f022 0201 	bic.w	r2, r2, #1
 8005140:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2220      	movs	r2, #32
 8005146:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005152:	2b01      	cmp	r3, #1
 8005154:	d10f      	bne.n	8005176 <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f022 0210 	bic.w	r2, r2, #16
 8005164:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800516c:	4619      	mov	r1, r3
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f7ff fac6 	bl	8004700 <HAL_UARTEx_RxEventCallback>
 8005174:	e002      	b.n	800517c <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f7fc f8c0 	bl	80012fc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2200      	movs	r2, #0
 8005180:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005182:	e009      	b.n	8005198 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	8b1b      	ldrh	r3, [r3, #24]
 800518a:	b29a      	uxth	r2, r3
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f042 0208 	orr.w	r2, r2, #8
 8005194:	b292      	uxth	r2, r2
 8005196:	831a      	strh	r2, [r3, #24]
}
 8005198:	bf00      	nop
 800519a:	3710      	adds	r7, #16
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b084      	sub	sp, #16
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80051ae:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80051b4:	2b22      	cmp	r3, #34	; 0x22
 80051b6:	d151      	bne.n	800525c <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80051be:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051c4:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 80051c6:	89ba      	ldrh	r2, [r7, #12]
 80051c8:	89fb      	ldrh	r3, [r7, #14]
 80051ca:	4013      	ands	r3, r2
 80051cc:	b29a      	uxth	r2, r3
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051d6:	1c9a      	adds	r2, r3, #2
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	3b01      	subs	r3, #1
 80051e6:	b29a      	uxth	r2, r3
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d13a      	bne.n	8005270 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005208:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	689a      	ldr	r2, [r3, #8]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f022 0201 	bic.w	r2, r2, #1
 8005218:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2220      	movs	r2, #32
 800521e:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2200      	movs	r2, #0
 8005224:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800522a:	2b01      	cmp	r3, #1
 800522c:	d10f      	bne.n	800524e <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f022 0210 	bic.w	r2, r2, #16
 800523c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005244:	4619      	mov	r1, r3
 8005246:	6878      	ldr	r0, [r7, #4]
 8005248:	f7ff fa5a 	bl	8004700 <HAL_UARTEx_RxEventCallback>
 800524c:	e002      	b.n	8005254 <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f7fc f854 	bl	80012fc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800525a:	e009      	b.n	8005270 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	8b1b      	ldrh	r3, [r3, #24]
 8005262:	b29a      	uxth	r2, r3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f042 0208 	orr.w	r2, r2, #8
 800526c:	b292      	uxth	r2, r2
 800526e:	831a      	strh	r2, [r3, #24]
}
 8005270:	bf00      	nop
 8005272:	3710      	adds	r7, #16
 8005274:	46bd      	mov	sp, r7
 8005276:	bd80      	pop	{r7, pc}

08005278 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005278:	b480      	push	{r7}
 800527a:	b083      	sub	sp, #12
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005280:	bf00      	nop
 8005282:	370c      	adds	r7, #12
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr

0800528c <_Z11Flash_erasem>:

#include <hw.h>


/*_________________________________________________________________________________________________________________________________*/
void Flash_erase( uint32_t _page ) {
 800528c:	b580      	push	{r7, lr}
 800528e:	b086      	sub	sp, #24
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
	FLASH_EraseInitTypeDef EraseStruct ;
	static uint32_t PageEraseERROR_Addr  ;
	HAL_FLASH_Unlock() ;
 8005294:	f7fc ffc4 	bl	8002220 <HAL_FLASH_Unlock>

	EraseStruct.Banks = FLASH_BANK_BOTH ;
 8005298:	2303      	movs	r3, #3
 800529a:	60fb      	str	r3, [r7, #12]
	EraseStruct.NbPages = 1 ;
 800529c:	2301      	movs	r3, #1
 800529e:	617b      	str	r3, [r7, #20]
	EraseStruct.TypeErase = FLASH_TYPEERASE_PAGES ;
 80052a0:	2300      	movs	r3, #0
 80052a2:	60bb      	str	r3, [r7, #8]
	EraseStruct.Page = _page ;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	613b      	str	r3, [r7, #16]

	if( HAL_FLASHEx_Erase( &EraseStruct, &PageEraseERROR_Addr ) != HAL_OK )
 80052a8:	f107 0308 	add.w	r3, r7, #8
 80052ac:	4909      	ldr	r1, [pc, #36]	; (80052d4 <_Z11Flash_erasem+0x48>)
 80052ae:	4618      	mov	r0, r3
 80052b0:	f7fd f8a6 	bl	8002400 <HAL_FLASHEx_Erase>
 80052b4:	4603      	mov	r3, r0
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	bf14      	ite	ne
 80052ba:	2301      	movne	r3, #1
 80052bc:	2300      	moveq	r3, #0
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d002      	beq.n	80052ca <_Z11Flash_erasem+0x3e>
		return (void)HAL_FLASH_GetError() ;
 80052c4:	f7fc ffde 	bl	8002284 <HAL_FLASH_GetError>
 80052c8:	e001      	b.n	80052ce <_Z11Flash_erasem+0x42>

	HAL_FLASH_Lock() ;
 80052ca:	f7fc ffcb 	bl	8002264 <HAL_FLASH_Lock>
}
 80052ce:	3718      	adds	r7, #24
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}
 80052d4:	20000278 	.word	0x20000278

080052d8 <_Z22Flash_write_doubleWordmPKh>:
}



/*_________________________________________________________________________________________________________________________________*/
void  Flash_write_doubleWord( uint32_t _address, const uint8_t* _data ) {
 80052d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80052dc:	b092      	sub	sp, #72	; 0x48
 80052de:	af00      	add	r7, sp, #0
 80052e0:	62f8      	str	r0, [r7, #44]	; 0x2c
 80052e2:	62b9      	str	r1, [r7, #40]	; 0x28
	HAL_FLASH_Unlock() ;
 80052e4:	f7fc ff9c 	bl	8002220 <HAL_FLASH_Unlock>

	uint8_t dataArr[9] ;
	memset( (char*)dataArr, 0x00, 9 ) ;
 80052e8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80052ec:	2209      	movs	r2, #9
 80052ee:	2100      	movs	r1, #0
 80052f0:	4618      	mov	r0, r3
 80052f2:	f000 fc11 	bl	8005b18 <memset>
	memcpy( (char*)dataArr, (char*)_data, 8 ) ;
 80052f6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80052fa:	2208      	movs	r2, #8
 80052fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80052fe:	4618      	mov	r0, r3
 8005300:	f000 fbe2 	bl	8005ac8 <memcpy>

	uint64_t data = 0x00 ;
 8005304:	f04f 0200 	mov.w	r2, #0
 8005308:	f04f 0300 	mov.w	r3, #0
 800530c:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

	data |= dataArr[7] ; data <<= 8 ;
 8005310:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8005314:	b2d8      	uxtb	r0, r3
 8005316:	f04f 0100 	mov.w	r1, #0
 800531a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800531e:	ea42 0400 	orr.w	r4, r2, r0
 8005322:	ea43 0501 	orr.w	r5, r3, r1
 8005326:	e9c7 4510 	strd	r4, r5, [r7, #64]	; 0x40
 800532a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800532e:	f04f 0000 	mov.w	r0, #0
 8005332:	f04f 0100 	mov.w	r1, #0
 8005336:	0219      	lsls	r1, r3, #8
 8005338:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800533c:	0210      	lsls	r0, r2, #8
 800533e:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
	data |= dataArr[6] ; data <<= 8 ;
 8005342:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8005346:	b2d8      	uxtb	r0, r3
 8005348:	f04f 0100 	mov.w	r1, #0
 800534c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005350:	ea42 0800 	orr.w	r8, r2, r0
 8005354:	ea43 0901 	orr.w	r9, r3, r1
 8005358:	e9c7 8910 	strd	r8, r9, [r7, #64]	; 0x40
 800535c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005360:	f04f 0000 	mov.w	r0, #0
 8005364:	f04f 0100 	mov.w	r1, #0
 8005368:	0219      	lsls	r1, r3, #8
 800536a:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800536e:	0210      	lsls	r0, r2, #8
 8005370:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
	data |= dataArr[5] ; data <<= 8 ;
 8005374:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8005378:	b2d8      	uxtb	r0, r3
 800537a:	f04f 0100 	mov.w	r1, #0
 800537e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005382:	ea42 0a00 	orr.w	sl, r2, r0
 8005386:	ea43 0b01 	orr.w	fp, r3, r1
 800538a:	e9c7 ab10 	strd	sl, fp, [r7, #64]	; 0x40
 800538e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8005392:	f04f 0200 	mov.w	r2, #0
 8005396:	f04f 0300 	mov.w	r3, #0
 800539a:	020b      	lsls	r3, r1, #8
 800539c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80053a0:	0202      	lsls	r2, r0, #8
 80053a2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	data |= dataArr[4] ; data <<= 8 ;
 80053a6:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80053aa:	b2da      	uxtb	r2, r3
 80053ac:	f04f 0300 	mov.w	r3, #0
 80053b0:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80053b4:	ea40 0402 	orr.w	r4, r0, r2
 80053b8:	623c      	str	r4, [r7, #32]
 80053ba:	430b      	orrs	r3, r1
 80053bc:	627b      	str	r3, [r7, #36]	; 0x24
 80053be:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80053c2:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
 80053c6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80053ca:	f04f 0200 	mov.w	r2, #0
 80053ce:	f04f 0300 	mov.w	r3, #0
 80053d2:	020b      	lsls	r3, r1, #8
 80053d4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80053d8:	0202      	lsls	r2, r0, #8
 80053da:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	data |= dataArr[3] ; data <<= 8 ;
 80053de:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80053e2:	b2da      	uxtb	r2, r3
 80053e4:	f04f 0300 	mov.w	r3, #0
 80053e8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80053ec:	ea40 0402 	orr.w	r4, r0, r2
 80053f0:	61bc      	str	r4, [r7, #24]
 80053f2:	430b      	orrs	r3, r1
 80053f4:	61fb      	str	r3, [r7, #28]
 80053f6:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80053fa:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
 80053fe:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8005402:	f04f 0200 	mov.w	r2, #0
 8005406:	f04f 0300 	mov.w	r3, #0
 800540a:	020b      	lsls	r3, r1, #8
 800540c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005410:	0202      	lsls	r2, r0, #8
 8005412:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	data |= dataArr[2] ; data <<= 8 ;
 8005416:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800541a:	b2da      	uxtb	r2, r3
 800541c:	f04f 0300 	mov.w	r3, #0
 8005420:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8005424:	ea40 0402 	orr.w	r4, r0, r2
 8005428:	613c      	str	r4, [r7, #16]
 800542a:	430b      	orrs	r3, r1
 800542c:	617b      	str	r3, [r7, #20]
 800542e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8005432:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
 8005436:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800543a:	f04f 0200 	mov.w	r2, #0
 800543e:	f04f 0300 	mov.w	r3, #0
 8005442:	020b      	lsls	r3, r1, #8
 8005444:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005448:	0202      	lsls	r2, r0, #8
 800544a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	data |= dataArr[1] ; data <<= 8 ;
 800544e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8005452:	b2da      	uxtb	r2, r3
 8005454:	f04f 0300 	mov.w	r3, #0
 8005458:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800545c:	ea40 0402 	orr.w	r4, r0, r2
 8005460:	60bc      	str	r4, [r7, #8]
 8005462:	430b      	orrs	r3, r1
 8005464:	60fb      	str	r3, [r7, #12]
 8005466:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800546a:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
 800546e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8005472:	f04f 0200 	mov.w	r2, #0
 8005476:	f04f 0300 	mov.w	r3, #0
 800547a:	020b      	lsls	r3, r1, #8
 800547c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005480:	0202      	lsls	r2, r0, #8
 8005482:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	data |= dataArr[0] ;
 8005486:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800548a:	b2da      	uxtb	r2, r3
 800548c:	f04f 0300 	mov.w	r3, #0
 8005490:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8005494:	ea40 0402 	orr.w	r4, r0, r2
 8005498:	603c      	str	r4, [r7, #0]
 800549a:	430b      	orrs	r3, r1
 800549c:	607b      	str	r3, [r7, #4]
 800549e:	e9d7 3400 	ldrd	r3, r4, [r7]
 80054a2:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

	HAL_FLASH_Program( FLASH_TYPEPROGRAM_DOUBLEWORD, _address, data ) ;
 80054a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80054aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80054ac:	2000      	movs	r0, #0
 80054ae:	f7fc fe4b 	bl	8002148 <HAL_FLASH_Program>

	HAL_FLASH_Lock() ;
 80054b2:	f7fc fed7 	bl	8002264 <HAL_FLASH_Lock>
}
 80054b6:	bf00      	nop
 80054b8:	3748      	adds	r7, #72	; 0x48
 80054ba:	46bd      	mov	sp, r7
 80054bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080054c0 <_ZN7Sim7600C1EP20__UART_HandleTypeDef>:

#include "hw.h"
#include "define.h"

/*____________________________________________________________________________________________________________________________________________*/
Sim7600::Sim7600( UART_HandleTypeDef * _huartx ) {
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b082      	sub	sp, #8
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
 80054c8:	6039      	str	r1, [r7, #0]
 80054ca:	4a0b      	ldr	r2, [pc, #44]	; (80054f8 <_ZN7Sim7600C1EP20__UART_HandleTypeDef+0x38>)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	601a      	str	r2, [r3, #0]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	3304      	adds	r3, #4
 80054d4:	4618      	mov	r0, r3
 80054d6:	f000 fa5a 	bl	800598e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2200      	movs	r2, #0
 80054de:	771a      	strb	r2, [r3, #28]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2200      	movs	r2, #0
 80054e4:	775a      	strb	r2, [r3, #29]
	huartx = &*_huartx ;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	683a      	ldr	r2, [r7, #0]
 80054ea:	621a      	str	r2, [r3, #32]
}
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4618      	mov	r0, r3
 80054f0:	3708      	adds	r7, #8
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	0800a53c 	.word	0x0800a53c

080054fc <_ZN7Sim7600D1Ev>:



/*____________________________________________________________________________________________________________________________________________*/
Sim7600::~Sim7600() {
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b082      	sub	sp, #8
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
 8005504:	4a06      	ldr	r2, [pc, #24]	; (8005520 <_ZN7Sim7600D1Ev+0x24>)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	601a      	str	r2, [r3, #0]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	3304      	adds	r3, #4
 800550e:	4618      	mov	r0, r3
 8005510:	f000 fa44 	bl	800599c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>

}
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4618      	mov	r0, r3
 8005518:	3708      	adds	r7, #8
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}
 800551e:	bf00      	nop
 8005520:	0800a53c 	.word	0x0800a53c

08005524 <_ZN7Sim7600D0Ev>:
Sim7600::~Sim7600() {
 8005524:	b580      	push	{r7, lr}
 8005526:	b082      	sub	sp, #8
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
}
 800552c:	6878      	ldr	r0, [r7, #4]
 800552e:	f7ff ffe5 	bl	80054fc <_ZN7Sim7600D1Ev>
 8005532:	2124      	movs	r1, #36	; 0x24
 8005534:	6878      	ldr	r0, [r7, #4]
 8005536:	f000 f9b5 	bl	80058a4 <_ZdlPvj>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4618      	mov	r0, r3
 800553e:	3708      	adds	r7, #8
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}

08005544 <_ZN7Sim76004initEv>:



/*____________________________________________________________________________________________________________________________________________*/
void Sim7600::init() {
 8005544:	b580      	push	{r7, lr}
 8005546:	b082      	sub	sp, #8
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT( huartx, (uint8_t*)rxByte, 1 ) ;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6a18      	ldr	r0, [r3, #32]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	331c      	adds	r3, #28
 8005554:	2201      	movs	r2, #1
 8005556:	4619      	mov	r1, r3
 8005558:	f7fe fe78 	bl	800424c <HAL_UART_Receive_IT>
}
 800555c:	bf00      	nop
 800555e:	3708      	adds	r7, #8
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}

08005564 <_ZN7Sim760010irqProcessEv>:



/*____________________________________________________________________________________________________________________________________________*/
void Sim7600::irqProcess() {
 8005564:	b580      	push	{r7, lr}
 8005566:	b082      	sub	sp, #8
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
	if ( rxByte[0] == '\r' )
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	7f1b      	ldrb	r3, [r3, #28]
 8005570:	2b0d      	cmp	r3, #13
 8005572:	d103      	bne.n	800557c <_ZN7Sim760010irqProcessEv+0x18>
		rxDone_Flag = true ;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	775a      	strb	r2, [r3, #29]
 800557a:	e007      	b.n	800558c <_ZN7Sim760010irqProcessEv+0x28>
	else
		rxData += rxByte[0] ;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	1d1a      	adds	r2, r3, #4
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	7f1b      	ldrb	r3, [r3, #28]
 8005584:	4619      	mov	r1, r3
 8005586:	4610      	mov	r0, r2
 8005588:	f000 fa32 	bl	80059f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEc>

	HAL_UART_Receive_IT( huartx, (uint8_t*)rxByte, 1 ) ;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6a18      	ldr	r0, [r3, #32]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	331c      	adds	r3, #28
 8005594:	2201      	movs	r2, #1
 8005596:	4619      	mov	r1, r3
 8005598:	f7fe fe58 	bl	800424c <HAL_UART_Receive_IT>
}
 800559c:	bf00      	nop
 800559e:	3708      	adds	r7, #8
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <_ZN7Sim76008memresetEv>:



/*____________________________________________________________________________________________________________________________________________*/
void Sim7600::memreset() {
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b082      	sub	sp, #8
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
	rxDone_Flag = false ;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2200      	movs	r2, #0
 80055b0:	775a      	strb	r2, [r3, #29]
	rxByte[0] = 0 ;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2200      	movs	r2, #0
 80055b6:	771a      	strb	r2, [r3, #28]
	rxData.clear() ;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	3304      	adds	r3, #4
 80055bc:	4618      	mov	r0, r3
 80055be:	f000 f9f3 	bl	80059a8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5clearEv>
}
 80055c2:	bf00      	nop
 80055c4:	3708      	adds	r7, #8
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
	...

080055cc <_ZN7Sim76007sendCmdEPKcS1_j>:



/*____________________________________________________________________________________________________________________________________________*/
bool Sim7600::sendCmd( const char* _cmd, const char* _expectedAnswer, unsigned int _timeout ) {
 80055cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055ce:	b089      	sub	sp, #36	; 0x24
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	60f8      	str	r0, [r7, #12]
 80055d4:	60b9      	str	r1, [r7, #8]
 80055d6:	607a      	str	r2, [r7, #4]
 80055d8:	603b      	str	r3, [r7, #0]
		// Nu c thi la OK, answer == 1, thot khi vng while
		if ( strstr( rxData.c_str(), _expectedAnswer) != NULL )
			answer = 1;
	}

    return answer;
 80055da:	466b      	mov	r3, sp
 80055dc:	461e      	mov	r6, r3
    bool answer=0;
 80055de:	2300      	movs	r3, #0
 80055e0:	77fb      	strb	r3, [r7, #31]
    memreset() ;
 80055e2:	68f8      	ldr	r0, [r7, #12]
 80055e4:	f7ff ffde 	bl	80055a4 <_ZN7Sim76008memresetEv>
    char cmd[ strlen( _cmd ) + 4 ] = {0} ;
 80055e8:	68b8      	ldr	r0, [r7, #8]
 80055ea:	f7fa fe41 	bl	8000270 <strlen>
 80055ee:	4603      	mov	r3, r0
 80055f0:	3303      	adds	r3, #3
 80055f2:	461c      	mov	r4, r3
 80055f4:	61bc      	str	r4, [r7, #24]
 80055f6:	4623      	mov	r3, r4
 80055f8:	3301      	adds	r3, #1
 80055fa:	4618      	mov	r0, r3
 80055fc:	f04f 0100 	mov.w	r1, #0
 8005600:	f04f 0200 	mov.w	r2, #0
 8005604:	f04f 0300 	mov.w	r3, #0
 8005608:	00cb      	lsls	r3, r1, #3
 800560a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800560e:	00c2      	lsls	r2, r0, #3
 8005610:	4623      	mov	r3, r4
 8005612:	3301      	adds	r3, #1
 8005614:	4618      	mov	r0, r3
 8005616:	f04f 0100 	mov.w	r1, #0
 800561a:	f04f 0200 	mov.w	r2, #0
 800561e:	f04f 0300 	mov.w	r3, #0
 8005622:	00cb      	lsls	r3, r1, #3
 8005624:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8005628:	00c2      	lsls	r2, r0, #3
 800562a:	4623      	mov	r3, r4
 800562c:	3301      	adds	r3, #1
 800562e:	3307      	adds	r3, #7
 8005630:	08db      	lsrs	r3, r3, #3
 8005632:	00db      	lsls	r3, r3, #3
 8005634:	ebad 0d03 	sub.w	sp, sp, r3
 8005638:	466b      	mov	r3, sp
 800563a:	3300      	adds	r3, #0
 800563c:	617b      	str	r3, [r7, #20]
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	2200      	movs	r2, #0
 8005642:	701a      	strb	r2, [r3, #0]
 8005644:	1c5a      	adds	r2, r3, #1
 8005646:	1e63      	subs	r3, r4, #1
 8005648:	2b00      	cmp	r3, #0
 800564a:	db04      	blt.n	8005656 <_ZN7Sim76007sendCmdEPKcS1_j+0x8a>
 800564c:	2100      	movs	r1, #0
 800564e:	7011      	strb	r1, [r2, #0]
 8005650:	3201      	adds	r2, #1
 8005652:	3b01      	subs	r3, #1
 8005654:	e7f8      	b.n	8005648 <_ZN7Sim76007sendCmdEPKcS1_j+0x7c>
    sprintf( cmd, "%s\r\n", _cmd ) ;
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	68ba      	ldr	r2, [r7, #8]
 800565a:	4920      	ldr	r1, [pc, #128]	; (80056dc <_ZN7Sim76007sendCmdEPKcS1_j+0x110>)
 800565c:	4618      	mov	r0, r3
 800565e:	f001 f9e1 	bl	8006a24 <siprintf>
    HAL_UART_Transmit( huartx, (uint8_t*)cmd, strlen (cmd), _timeout) ;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6a1c      	ldr	r4, [r3, #32]
 8005666:	697d      	ldr	r5, [r7, #20]
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	4618      	mov	r0, r3
 800566c:	f7fa fe00 	bl	8000270 <strlen>
 8005670:	4603      	mov	r3, r0
 8005672:	b29a      	uxth	r2, r3
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	4629      	mov	r1, r5
 8005678:	4620      	mov	r0, r4
 800567a:	f7fe fd53 	bl	8004124 <HAL_UART_Transmit>
    uint32_t tickStart = HAL_GetTick() ;
 800567e:	f7fc fb89 	bl	8001d94 <HAL_GetTick>
 8005682:	6138      	str	r0, [r7, #16]
    while( answer == 0 ) {
 8005684:	7ffb      	ldrb	r3, [r7, #31]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d122      	bne.n	80056d0 <_ZN7Sim76007sendCmdEPKcS1_j+0x104>
		if ( (unsigned long)( HAL_GetTick() - tickStart )  >=  _timeout )
 800568a:	f7fc fb83 	bl	8001d94 <HAL_GetTick>
 800568e:	4602      	mov	r2, r0
 8005690:	693b      	ldr	r3, [r7, #16]
 8005692:	1ad3      	subs	r3, r2, r3
 8005694:	683a      	ldr	r2, [r7, #0]
 8005696:	429a      	cmp	r2, r3
 8005698:	bf94      	ite	ls
 800569a:	2301      	movls	r3, #1
 800569c:	2300      	movhi	r3, #0
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d114      	bne.n	80056ce <_ZN7Sim76007sendCmdEPKcS1_j+0x102>
		if ( strstr( rxData.c_str(), _expectedAnswer) != NULL )
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	3304      	adds	r3, #4
 80056a8:	4618      	mov	r0, r3
 80056aa:	f000 f9a7 	bl	80059fc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 80056ae:	4603      	mov	r3, r0
 80056b0:	6879      	ldr	r1, [r7, #4]
 80056b2:	4618      	mov	r0, r3
 80056b4:	f001 f9d6 	bl	8006a64 <strstr>
 80056b8:	4603      	mov	r3, r0
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	bf14      	ite	ne
 80056be:	2301      	movne	r3, #1
 80056c0:	2300      	moveq	r3, #0
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d0dd      	beq.n	8005684 <_ZN7Sim76007sendCmdEPKcS1_j+0xb8>
			answer = 1;
 80056c8:	2301      	movs	r3, #1
 80056ca:	77fb      	strb	r3, [r7, #31]
    while( answer == 0 ) {
 80056cc:	e7da      	b.n	8005684 <_ZN7Sim76007sendCmdEPKcS1_j+0xb8>
			break ;
 80056ce:	bf00      	nop
    return answer;
 80056d0:	7ffb      	ldrb	r3, [r7, #31]
 80056d2:	46b5      	mov	sp, r6
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3724      	adds	r7, #36	; 0x24
 80056d8:	46bd      	mov	sp, r7
 80056da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056dc:	0800a4e0 	.word	0x0800a4e0

080056e0 <_ZN8TerminalC1EP20__UART_HandleTypeDef>:

#include "hw.h"


/*____________________________________________________________________________________________________________________________________________*/
Terminal::Terminal( UART_HandleTypeDef * _huartx ) {
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b082      	sub	sp, #8
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
 80056e8:	6039      	str	r1, [r7, #0]
 80056ea:	4a0b      	ldr	r2, [pc, #44]	; (8005718 <_ZN8TerminalC1EP20__UART_HandleTypeDef+0x38>)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	601a      	str	r2, [r3, #0]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	3304      	adds	r3, #4
 80056f4:	4618      	mov	r0, r3
 80056f6:	f000 f94a 	bl	800598e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2200      	movs	r2, #0
 80056fe:	771a      	strb	r2, [r3, #28]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2200      	movs	r2, #0
 8005704:	775a      	strb	r2, [r3, #29]
	huartx = &*_huartx ;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	683a      	ldr	r2, [r7, #0]
 800570a:	621a      	str	r2, [r3, #32]

}
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	4618      	mov	r0, r3
 8005710:	3708      	adds	r7, #8
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}
 8005716:	bf00      	nop
 8005718:	0800a54c 	.word	0x0800a54c

0800571c <_ZN8TerminalD1Ev>:



/*____________________________________________________________________________________________________________________________________________*/
Terminal::~Terminal() {
 800571c:	b580      	push	{r7, lr}
 800571e:	b082      	sub	sp, #8
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	4a06      	ldr	r2, [pc, #24]	; (8005740 <_ZN8TerminalD1Ev+0x24>)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	601a      	str	r2, [r3, #0]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	3304      	adds	r3, #4
 800572e:	4618      	mov	r0, r3
 8005730:	f000 f934 	bl	800599c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>

}
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	4618      	mov	r0, r3
 8005738:	3708      	adds	r7, #8
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}
 800573e:	bf00      	nop
 8005740:	0800a54c 	.word	0x0800a54c

08005744 <_ZN8TerminalD0Ev>:
Terminal::~Terminal() {
 8005744:	b580      	push	{r7, lr}
 8005746:	b082      	sub	sp, #8
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
}
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f7ff ffe5 	bl	800571c <_ZN8TerminalD1Ev>
 8005752:	2124      	movs	r1, #36	; 0x24
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f000 f8a5 	bl	80058a4 <_ZdlPvj>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	4618      	mov	r0, r3
 800575e:	3708      	adds	r7, #8
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <_ZN8Terminal4initEv>:



/*____________________________________________________________________________________________________________________________________________*/
void Terminal::init() {
 8005764:	b580      	push	{r7, lr}
 8005766:	b082      	sub	sp, #8
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT( huartx, (uint8_t*)rxByte, 1 ) ;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6a18      	ldr	r0, [r3, #32]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	331c      	adds	r3, #28
 8005774:	2201      	movs	r2, #1
 8005776:	4619      	mov	r1, r3
 8005778:	f7fe fd68 	bl	800424c <HAL_UART_Receive_IT>
}
 800577c:	bf00      	nop
 800577e:	3708      	adds	r7, #8
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}

08005784 <_ZN8Terminal10irqProcessEv>:



/*____________________________________________________________________________________________________________________________________________*/
void Terminal::irqProcess() {
 8005784:	b580      	push	{r7, lr}
 8005786:	b082      	sub	sp, #8
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
	if ( rxByte[0] == '\r' )
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	7f1b      	ldrb	r3, [r3, #28]
 8005790:	2b0d      	cmp	r3, #13
 8005792:	d103      	bne.n	800579c <_ZN8Terminal10irqProcessEv+0x18>
		rxDone_Flag = true ;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	775a      	strb	r2, [r3, #29]
 800579a:	e007      	b.n	80057ac <_ZN8Terminal10irqProcessEv+0x28>
	else
		rxData += rxByte[0] ;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	1d1a      	adds	r2, r3, #4
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	7f1b      	ldrb	r3, [r3, #28]
 80057a4:	4619      	mov	r1, r3
 80057a6:	4610      	mov	r0, r2
 80057a8:	f000 f922 	bl	80059f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEc>

	HAL_UART_Receive_IT( huartx, (uint8_t*)rxByte, 1 ) ;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6a18      	ldr	r0, [r3, #32]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	331c      	adds	r3, #28
 80057b4:	2201      	movs	r2, #1
 80057b6:	4619      	mov	r1, r3
 80057b8:	f7fe fd48 	bl	800424c <HAL_UART_Receive_IT>
}
 80057bc:	bf00      	nop
 80057be:	3708      	adds	r7, #8
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}

080057c4 <_ZN8Terminal5printEPKc>:



/*____________________________________________________________________________________________________________________________________________*/
void Terminal::print( const char* _info ) {
 80057c4:	b590      	push	{r4, r7, lr}
 80057c6:	b083      	sub	sp, #12
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
 80057cc:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit( huartx, (uint8_t*)_info, strlen( _info ), 2000 ) ;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6a1c      	ldr	r4, [r3, #32]
 80057d2:	6838      	ldr	r0, [r7, #0]
 80057d4:	f7fa fd4c 	bl	8000270 <strlen>
 80057d8:	4603      	mov	r3, r0
 80057da:	b29a      	uxth	r2, r3
 80057dc:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80057e0:	6839      	ldr	r1, [r7, #0]
 80057e2:	4620      	mov	r0, r4
 80057e4:	f7fe fc9e 	bl	8004124 <HAL_UART_Transmit>
}
 80057e8:	bf00      	nop
 80057ea:	370c      	adds	r7, #12
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd90      	pop	{r4, r7, pc}

080057f0 <_ZN8Terminal7printlnEPKc>:



/*____________________________________________________________________________________________________________________________________________*/
void Terminal::println( const char* _info ) {
 80057f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057f2:	b085      	sub	sp, #20
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	6039      	str	r1, [r7, #0]
	char info [ strlen( _info ) + 2 ] = {0} ;
	sprintf( info, "\n%s", _info ) ;

	HAL_UART_Transmit( huartx, (uint8_t*)info, strlen( info ), 2000 ) ;
 80057fa:	466b      	mov	r3, sp
 80057fc:	461e      	mov	r6, r3
	char info [ strlen( _info ) + 2 ] = {0} ;
 80057fe:	6838      	ldr	r0, [r7, #0]
 8005800:	f7fa fd36 	bl	8000270 <strlen>
 8005804:	4603      	mov	r3, r0
 8005806:	3301      	adds	r3, #1
 8005808:	461c      	mov	r4, r3
 800580a:	60fc      	str	r4, [r7, #12]
 800580c:	4623      	mov	r3, r4
 800580e:	3301      	adds	r3, #1
 8005810:	4618      	mov	r0, r3
 8005812:	f04f 0100 	mov.w	r1, #0
 8005816:	f04f 0200 	mov.w	r2, #0
 800581a:	f04f 0300 	mov.w	r3, #0
 800581e:	00cb      	lsls	r3, r1, #3
 8005820:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8005824:	00c2      	lsls	r2, r0, #3
 8005826:	4623      	mov	r3, r4
 8005828:	3301      	adds	r3, #1
 800582a:	4618      	mov	r0, r3
 800582c:	f04f 0100 	mov.w	r1, #0
 8005830:	f04f 0200 	mov.w	r2, #0
 8005834:	f04f 0300 	mov.w	r3, #0
 8005838:	00cb      	lsls	r3, r1, #3
 800583a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800583e:	00c2      	lsls	r2, r0, #3
 8005840:	4623      	mov	r3, r4
 8005842:	3301      	adds	r3, #1
 8005844:	3307      	adds	r3, #7
 8005846:	08db      	lsrs	r3, r3, #3
 8005848:	00db      	lsls	r3, r3, #3
 800584a:	ebad 0d03 	sub.w	sp, sp, r3
 800584e:	466b      	mov	r3, sp
 8005850:	3300      	adds	r3, #0
 8005852:	60bb      	str	r3, [r7, #8]
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	2200      	movs	r2, #0
 8005858:	701a      	strb	r2, [r3, #0]
 800585a:	1c5a      	adds	r2, r3, #1
 800585c:	1e63      	subs	r3, r4, #1
 800585e:	2b00      	cmp	r3, #0
 8005860:	db04      	blt.n	800586c <_ZN8Terminal7printlnEPKc+0x7c>
 8005862:	2100      	movs	r1, #0
 8005864:	7011      	strb	r1, [r2, #0]
 8005866:	3201      	adds	r2, #1
 8005868:	3b01      	subs	r3, #1
 800586a:	e7f8      	b.n	800585e <_ZN8Terminal7printlnEPKc+0x6e>
	sprintf( info, "\n%s", _info ) ;
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	683a      	ldr	r2, [r7, #0]
 8005870:	490b      	ldr	r1, [pc, #44]	; (80058a0 <_ZN8Terminal7printlnEPKc+0xb0>)
 8005872:	4618      	mov	r0, r3
 8005874:	f001 f8d6 	bl	8006a24 <siprintf>
	HAL_UART_Transmit( huartx, (uint8_t*)info, strlen( info ), 2000 ) ;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6a1c      	ldr	r4, [r3, #32]
 800587c:	68bd      	ldr	r5, [r7, #8]
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	4618      	mov	r0, r3
 8005882:	f7fa fcf5 	bl	8000270 <strlen>
 8005886:	4603      	mov	r3, r0
 8005888:	b29a      	uxth	r2, r3
 800588a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800588e:	4629      	mov	r1, r5
 8005890:	4620      	mov	r0, r4
 8005892:	f7fe fc47 	bl	8004124 <HAL_UART_Transmit>
 8005896:	46b5      	mov	sp, r6
}
 8005898:	bf00      	nop
 800589a:	3714      	adds	r7, #20
 800589c:	46bd      	mov	sp, r7
 800589e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058a0:	0800a4e8 	.word	0x0800a4e8

080058a4 <_ZdlPvj>:
 80058a4:	f000 b8ac 	b.w	8005a00 <_ZdlPv>

080058a8 <_ZNSt11char_traitsIcE4copyEPcPKcj>:
 80058a8:	b10a      	cbz	r2, 80058ae <_ZNSt11char_traitsIcE4copyEPcPKcj+0x6>
 80058aa:	f000 b90d 	b.w	8005ac8 <memcpy>
 80058ae:	4770      	bx	lr

080058b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 80058b0:	b508      	push	{r3, lr}
 80058b2:	680b      	ldr	r3, [r1, #0]
 80058b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058b8:	d302      	bcc.n	80058c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x10>
 80058ba:	480d      	ldr	r0, [pc, #52]	; (80058f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x40>)
 80058bc:	f000 f8b6 	bl	8005a2c <_ZSt20__throw_length_errorPKc>
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d90b      	bls.n	80058dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 80058c4:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 80058c8:	ea4f 0042 	mov.w	r0, r2, lsl #1
 80058cc:	d206      	bcs.n	80058dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 80058ce:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80058d2:	bf2a      	itet	cs
 80058d4:	f06f 4340 	mvncs.w	r3, #3221225472	; 0xc0000000
 80058d8:	6008      	strcc	r0, [r1, #0]
 80058da:	600b      	strcs	r3, [r1, #0]
 80058dc:	6808      	ldr	r0, [r1, #0]
 80058de:	3001      	adds	r0, #1
 80058e0:	d501      	bpl.n	80058e6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x36>
 80058e2:	f000 f8a0 	bl	8005a26 <_ZSt17__throw_bad_allocv>
 80058e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80058ea:	f000 b88b 	b.w	8005a04 <_Znwj>
 80058ee:	bf00      	nop
 80058f0:	0800a554 	.word	0x0800a554

080058f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 80058f4:	f850 3b08 	ldr.w	r3, [r0], #8
 80058f8:	4283      	cmp	r3, r0
 80058fa:	d002      	beq.n	8005902 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0xe>
 80058fc:	4618      	mov	r0, r3
 80058fe:	f000 b87f 	b.w	8005a00 <_ZdlPv>
 8005902:	4770      	bx	lr

08005904 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 8005904:	2a01      	cmp	r2, #1
 8005906:	b510      	push	{r4, lr}
 8005908:	d102      	bne.n	8005910 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xc>
 800590a:	780a      	ldrb	r2, [r1, #0]
 800590c:	7002      	strb	r2, [r0, #0]
 800590e:	bd10      	pop	{r4, pc}
 8005910:	f7ff ffca 	bl	80058a8 <_ZNSt11char_traitsIcE4copyEPcPKcj>
 8005914:	e7fb      	b.n	800590e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xa>

08005916 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>:
 8005916:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800591a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800591c:	461f      	mov	r7, r3
 800591e:	6843      	ldr	r3, [r0, #4]
 8005920:	eb01 0802 	add.w	r8, r1, r2
 8005924:	1ab2      	subs	r2, r6, r2
 8005926:	441a      	add	r2, r3
 8005928:	eba3 0908 	sub.w	r9, r3, r8
 800592c:	4603      	mov	r3, r0
 800592e:	9201      	str	r2, [sp, #4]
 8005930:	f853 2b08 	ldr.w	r2, [r3], #8
 8005934:	429a      	cmp	r2, r3
 8005936:	bf18      	it	ne
 8005938:	6882      	ldrne	r2, [r0, #8]
 800593a:	460d      	mov	r5, r1
 800593c:	bf08      	it	eq
 800593e:	220f      	moveq	r2, #15
 8005940:	a901      	add	r1, sp, #4
 8005942:	4604      	mov	r4, r0
 8005944:	f7ff ffb4 	bl	80058b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8005948:	4682      	mov	sl, r0
 800594a:	b11d      	cbz	r5, 8005954 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x3e>
 800594c:	6821      	ldr	r1, [r4, #0]
 800594e:	462a      	mov	r2, r5
 8005950:	f7ff ffd8 	bl	8005904 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8005954:	b137      	cbz	r7, 8005964 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x4e>
 8005956:	b12e      	cbz	r6, 8005964 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x4e>
 8005958:	4632      	mov	r2, r6
 800595a:	4639      	mov	r1, r7
 800595c:	eb0a 0005 	add.w	r0, sl, r5
 8005960:	f7ff ffd0 	bl	8005904 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8005964:	f1b9 0f00 	cmp.w	r9, #0
 8005968:	d007      	beq.n	800597a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x64>
 800596a:	6821      	ldr	r1, [r4, #0]
 800596c:	4435      	add	r5, r6
 800596e:	464a      	mov	r2, r9
 8005970:	4441      	add	r1, r8
 8005972:	eb0a 0005 	add.w	r0, sl, r5
 8005976:	f7ff ffc5 	bl	8005904 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800597a:	4620      	mov	r0, r4
 800597c:	f7ff ffba 	bl	80058f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8005980:	9b01      	ldr	r3, [sp, #4]
 8005982:	f8c4 a000 	str.w	sl, [r4]
 8005986:	60a3      	str	r3, [r4, #8]
 8005988:	b002      	add	sp, #8
 800598a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800598e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>:
 800598e:	f100 0208 	add.w	r2, r0, #8
 8005992:	6002      	str	r2, [r0, #0]
 8005994:	2200      	movs	r2, #0
 8005996:	6042      	str	r2, [r0, #4]
 8005998:	7202      	strb	r2, [r0, #8]
 800599a:	4770      	bx	lr

0800599c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 800599c:	b510      	push	{r4, lr}
 800599e:	4604      	mov	r4, r0
 80059a0:	f7ff ffa8 	bl	80058f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 80059a4:	4620      	mov	r0, r4
 80059a6:	bd10      	pop	{r4, pc}

080059a8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5clearEv>:
 80059a8:	6802      	ldr	r2, [r0, #0]
 80059aa:	2300      	movs	r3, #0
 80059ac:	6043      	str	r3, [r0, #4]
 80059ae:	7013      	strb	r3, [r2, #0]
 80059b0:	4770      	bx	lr

080059b2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>:
 80059b2:	4603      	mov	r3, r0
 80059b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80059b6:	f853 2b08 	ldr.w	r2, [r3], #8
 80059ba:	6846      	ldr	r6, [r0, #4]
 80059bc:	429a      	cmp	r2, r3
 80059be:	bf18      	it	ne
 80059c0:	6883      	ldrne	r3, [r0, #8]
 80059c2:	f106 0501 	add.w	r5, r6, #1
 80059c6:	bf08      	it	eq
 80059c8:	230f      	moveq	r3, #15
 80059ca:	429d      	cmp	r5, r3
 80059cc:	4604      	mov	r4, r0
 80059ce:	460f      	mov	r7, r1
 80059d0:	d906      	bls.n	80059e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc+0x2e>
 80059d2:	2301      	movs	r3, #1
 80059d4:	9300      	str	r3, [sp, #0]
 80059d6:	2300      	movs	r3, #0
 80059d8:	461a      	mov	r2, r3
 80059da:	4631      	mov	r1, r6
 80059dc:	f7ff ff9b 	bl	8005916 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 80059e0:	6823      	ldr	r3, [r4, #0]
 80059e2:	559f      	strb	r7, [r3, r6]
 80059e4:	6823      	ldr	r3, [r4, #0]
 80059e6:	6065      	str	r5, [r4, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	555a      	strb	r2, [r3, r5]
 80059ec:	b003      	add	sp, #12
 80059ee:	bdf0      	pop	{r4, r5, r6, r7, pc}

080059f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEc>:
 80059f0:	b510      	push	{r4, lr}
 80059f2:	4604      	mov	r4, r0
 80059f4:	f7ff ffdd 	bl	80059b2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
 80059f8:	4620      	mov	r0, r4
 80059fa:	bd10      	pop	{r4, pc}

080059fc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
 80059fc:	6800      	ldr	r0, [r0, #0]
 80059fe:	4770      	bx	lr

08005a00 <_ZdlPv>:
 8005a00:	f000 b85a 	b.w	8005ab8 <free>

08005a04 <_Znwj>:
 8005a04:	2801      	cmp	r0, #1
 8005a06:	bf38      	it	cc
 8005a08:	2001      	movcc	r0, #1
 8005a0a:	b510      	push	{r4, lr}
 8005a0c:	4604      	mov	r4, r0
 8005a0e:	4620      	mov	r0, r4
 8005a10:	f000 f84a 	bl	8005aa8 <malloc>
 8005a14:	b930      	cbnz	r0, 8005a24 <_Znwj+0x20>
 8005a16:	f000 f80d 	bl	8005a34 <_ZSt15get_new_handlerv>
 8005a1a:	b908      	cbnz	r0, 8005a20 <_Znwj+0x1c>
 8005a1c:	f000 f812 	bl	8005a44 <abort>
 8005a20:	4780      	blx	r0
 8005a22:	e7f4      	b.n	8005a0e <_Znwj+0xa>
 8005a24:	bd10      	pop	{r4, pc}

08005a26 <_ZSt17__throw_bad_allocv>:
 8005a26:	b508      	push	{r3, lr}
 8005a28:	f000 f80c 	bl	8005a44 <abort>

08005a2c <_ZSt20__throw_length_errorPKc>:
 8005a2c:	b508      	push	{r3, lr}
 8005a2e:	f000 f809 	bl	8005a44 <abort>
	...

08005a34 <_ZSt15get_new_handlerv>:
 8005a34:	4b02      	ldr	r3, [pc, #8]	; (8005a40 <_ZSt15get_new_handlerv+0xc>)
 8005a36:	6818      	ldr	r0, [r3, #0]
 8005a38:	f3bf 8f5b 	dmb	ish
 8005a3c:	4770      	bx	lr
 8005a3e:	bf00      	nop
 8005a40:	2000027c 	.word	0x2000027c

08005a44 <abort>:
 8005a44:	b508      	push	{r3, lr}
 8005a46:	2006      	movs	r0, #6
 8005a48:	f000 ffd0 	bl	80069ec <raise>
 8005a4c:	2001      	movs	r0, #1
 8005a4e:	f7fb ff4b 	bl	80018e8 <_exit>
	...

08005a54 <__errno>:
 8005a54:	4b01      	ldr	r3, [pc, #4]	; (8005a5c <__errno+0x8>)
 8005a56:	6818      	ldr	r0, [r3, #0]
 8005a58:	4770      	bx	lr
 8005a5a:	bf00      	nop
 8005a5c:	20000030 	.word	0x20000030

08005a60 <__libc_init_array>:
 8005a60:	b570      	push	{r4, r5, r6, lr}
 8005a62:	4d0d      	ldr	r5, [pc, #52]	; (8005a98 <__libc_init_array+0x38>)
 8005a64:	4c0d      	ldr	r4, [pc, #52]	; (8005a9c <__libc_init_array+0x3c>)
 8005a66:	1b64      	subs	r4, r4, r5
 8005a68:	10a4      	asrs	r4, r4, #2
 8005a6a:	2600      	movs	r6, #0
 8005a6c:	42a6      	cmp	r6, r4
 8005a6e:	d109      	bne.n	8005a84 <__libc_init_array+0x24>
 8005a70:	4d0b      	ldr	r5, [pc, #44]	; (8005aa0 <__libc_init_array+0x40>)
 8005a72:	4c0c      	ldr	r4, [pc, #48]	; (8005aa4 <__libc_init_array+0x44>)
 8005a74:	f004 fc5e 	bl	800a334 <_init>
 8005a78:	1b64      	subs	r4, r4, r5
 8005a7a:	10a4      	asrs	r4, r4, #2
 8005a7c:	2600      	movs	r6, #0
 8005a7e:	42a6      	cmp	r6, r4
 8005a80:	d105      	bne.n	8005a8e <__libc_init_array+0x2e>
 8005a82:	bd70      	pop	{r4, r5, r6, pc}
 8005a84:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a88:	4798      	blx	r3
 8005a8a:	3601      	adds	r6, #1
 8005a8c:	e7ee      	b.n	8005a6c <__libc_init_array+0xc>
 8005a8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a92:	4798      	blx	r3
 8005a94:	3601      	adds	r6, #1
 8005a96:	e7f2      	b.n	8005a7e <__libc_init_array+0x1e>
 8005a98:	0800aa2c 	.word	0x0800aa2c
 8005a9c:	0800aa2c 	.word	0x0800aa2c
 8005aa0:	0800aa2c 	.word	0x0800aa2c
 8005aa4:	0800aa34 	.word	0x0800aa34

08005aa8 <malloc>:
 8005aa8:	4b02      	ldr	r3, [pc, #8]	; (8005ab4 <malloc+0xc>)
 8005aaa:	4601      	mov	r1, r0
 8005aac:	6818      	ldr	r0, [r3, #0]
 8005aae:	f000 b88b 	b.w	8005bc8 <_malloc_r>
 8005ab2:	bf00      	nop
 8005ab4:	20000030 	.word	0x20000030

08005ab8 <free>:
 8005ab8:	4b02      	ldr	r3, [pc, #8]	; (8005ac4 <free+0xc>)
 8005aba:	4601      	mov	r1, r0
 8005abc:	6818      	ldr	r0, [r3, #0]
 8005abe:	f000 b833 	b.w	8005b28 <_free_r>
 8005ac2:	bf00      	nop
 8005ac4:	20000030 	.word	0x20000030

08005ac8 <memcpy>:
 8005ac8:	440a      	add	r2, r1
 8005aca:	4291      	cmp	r1, r2
 8005acc:	f100 33ff 	add.w	r3, r0, #4294967295
 8005ad0:	d100      	bne.n	8005ad4 <memcpy+0xc>
 8005ad2:	4770      	bx	lr
 8005ad4:	b510      	push	{r4, lr}
 8005ad6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ada:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ade:	4291      	cmp	r1, r2
 8005ae0:	d1f9      	bne.n	8005ad6 <memcpy+0xe>
 8005ae2:	bd10      	pop	{r4, pc}

08005ae4 <memmove>:
 8005ae4:	4288      	cmp	r0, r1
 8005ae6:	b510      	push	{r4, lr}
 8005ae8:	eb01 0402 	add.w	r4, r1, r2
 8005aec:	d902      	bls.n	8005af4 <memmove+0x10>
 8005aee:	4284      	cmp	r4, r0
 8005af0:	4623      	mov	r3, r4
 8005af2:	d807      	bhi.n	8005b04 <memmove+0x20>
 8005af4:	1e43      	subs	r3, r0, #1
 8005af6:	42a1      	cmp	r1, r4
 8005af8:	d008      	beq.n	8005b0c <memmove+0x28>
 8005afa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005afe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005b02:	e7f8      	b.n	8005af6 <memmove+0x12>
 8005b04:	4402      	add	r2, r0
 8005b06:	4601      	mov	r1, r0
 8005b08:	428a      	cmp	r2, r1
 8005b0a:	d100      	bne.n	8005b0e <memmove+0x2a>
 8005b0c:	bd10      	pop	{r4, pc}
 8005b0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005b12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005b16:	e7f7      	b.n	8005b08 <memmove+0x24>

08005b18 <memset>:
 8005b18:	4402      	add	r2, r0
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d100      	bne.n	8005b22 <memset+0xa>
 8005b20:	4770      	bx	lr
 8005b22:	f803 1b01 	strb.w	r1, [r3], #1
 8005b26:	e7f9      	b.n	8005b1c <memset+0x4>

08005b28 <_free_r>:
 8005b28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005b2a:	2900      	cmp	r1, #0
 8005b2c:	d048      	beq.n	8005bc0 <_free_r+0x98>
 8005b2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b32:	9001      	str	r0, [sp, #4]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	f1a1 0404 	sub.w	r4, r1, #4
 8005b3a:	bfb8      	it	lt
 8005b3c:	18e4      	addlt	r4, r4, r3
 8005b3e:	f003 f85d 	bl	8008bfc <__malloc_lock>
 8005b42:	4a20      	ldr	r2, [pc, #128]	; (8005bc4 <_free_r+0x9c>)
 8005b44:	9801      	ldr	r0, [sp, #4]
 8005b46:	6813      	ldr	r3, [r2, #0]
 8005b48:	4615      	mov	r5, r2
 8005b4a:	b933      	cbnz	r3, 8005b5a <_free_r+0x32>
 8005b4c:	6063      	str	r3, [r4, #4]
 8005b4e:	6014      	str	r4, [r2, #0]
 8005b50:	b003      	add	sp, #12
 8005b52:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005b56:	f003 b857 	b.w	8008c08 <__malloc_unlock>
 8005b5a:	42a3      	cmp	r3, r4
 8005b5c:	d90b      	bls.n	8005b76 <_free_r+0x4e>
 8005b5e:	6821      	ldr	r1, [r4, #0]
 8005b60:	1862      	adds	r2, r4, r1
 8005b62:	4293      	cmp	r3, r2
 8005b64:	bf04      	itt	eq
 8005b66:	681a      	ldreq	r2, [r3, #0]
 8005b68:	685b      	ldreq	r3, [r3, #4]
 8005b6a:	6063      	str	r3, [r4, #4]
 8005b6c:	bf04      	itt	eq
 8005b6e:	1852      	addeq	r2, r2, r1
 8005b70:	6022      	streq	r2, [r4, #0]
 8005b72:	602c      	str	r4, [r5, #0]
 8005b74:	e7ec      	b.n	8005b50 <_free_r+0x28>
 8005b76:	461a      	mov	r2, r3
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	b10b      	cbz	r3, 8005b80 <_free_r+0x58>
 8005b7c:	42a3      	cmp	r3, r4
 8005b7e:	d9fa      	bls.n	8005b76 <_free_r+0x4e>
 8005b80:	6811      	ldr	r1, [r2, #0]
 8005b82:	1855      	adds	r5, r2, r1
 8005b84:	42a5      	cmp	r5, r4
 8005b86:	d10b      	bne.n	8005ba0 <_free_r+0x78>
 8005b88:	6824      	ldr	r4, [r4, #0]
 8005b8a:	4421      	add	r1, r4
 8005b8c:	1854      	adds	r4, r2, r1
 8005b8e:	42a3      	cmp	r3, r4
 8005b90:	6011      	str	r1, [r2, #0]
 8005b92:	d1dd      	bne.n	8005b50 <_free_r+0x28>
 8005b94:	681c      	ldr	r4, [r3, #0]
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	6053      	str	r3, [r2, #4]
 8005b9a:	4421      	add	r1, r4
 8005b9c:	6011      	str	r1, [r2, #0]
 8005b9e:	e7d7      	b.n	8005b50 <_free_r+0x28>
 8005ba0:	d902      	bls.n	8005ba8 <_free_r+0x80>
 8005ba2:	230c      	movs	r3, #12
 8005ba4:	6003      	str	r3, [r0, #0]
 8005ba6:	e7d3      	b.n	8005b50 <_free_r+0x28>
 8005ba8:	6825      	ldr	r5, [r4, #0]
 8005baa:	1961      	adds	r1, r4, r5
 8005bac:	428b      	cmp	r3, r1
 8005bae:	bf04      	itt	eq
 8005bb0:	6819      	ldreq	r1, [r3, #0]
 8005bb2:	685b      	ldreq	r3, [r3, #4]
 8005bb4:	6063      	str	r3, [r4, #4]
 8005bb6:	bf04      	itt	eq
 8005bb8:	1949      	addeq	r1, r1, r5
 8005bba:	6021      	streq	r1, [r4, #0]
 8005bbc:	6054      	str	r4, [r2, #4]
 8005bbe:	e7c7      	b.n	8005b50 <_free_r+0x28>
 8005bc0:	b003      	add	sp, #12
 8005bc2:	bd30      	pop	{r4, r5, pc}
 8005bc4:	20000280 	.word	0x20000280

08005bc8 <_malloc_r>:
 8005bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bca:	1ccd      	adds	r5, r1, #3
 8005bcc:	f025 0503 	bic.w	r5, r5, #3
 8005bd0:	3508      	adds	r5, #8
 8005bd2:	2d0c      	cmp	r5, #12
 8005bd4:	bf38      	it	cc
 8005bd6:	250c      	movcc	r5, #12
 8005bd8:	2d00      	cmp	r5, #0
 8005bda:	4606      	mov	r6, r0
 8005bdc:	db01      	blt.n	8005be2 <_malloc_r+0x1a>
 8005bde:	42a9      	cmp	r1, r5
 8005be0:	d903      	bls.n	8005bea <_malloc_r+0x22>
 8005be2:	230c      	movs	r3, #12
 8005be4:	6033      	str	r3, [r6, #0]
 8005be6:	2000      	movs	r0, #0
 8005be8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005bea:	f003 f807 	bl	8008bfc <__malloc_lock>
 8005bee:	4921      	ldr	r1, [pc, #132]	; (8005c74 <_malloc_r+0xac>)
 8005bf0:	680a      	ldr	r2, [r1, #0]
 8005bf2:	4614      	mov	r4, r2
 8005bf4:	b99c      	cbnz	r4, 8005c1e <_malloc_r+0x56>
 8005bf6:	4f20      	ldr	r7, [pc, #128]	; (8005c78 <_malloc_r+0xb0>)
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	b923      	cbnz	r3, 8005c06 <_malloc_r+0x3e>
 8005bfc:	4621      	mov	r1, r4
 8005bfe:	4630      	mov	r0, r6
 8005c00:	f000 feb6 	bl	8006970 <_sbrk_r>
 8005c04:	6038      	str	r0, [r7, #0]
 8005c06:	4629      	mov	r1, r5
 8005c08:	4630      	mov	r0, r6
 8005c0a:	f000 feb1 	bl	8006970 <_sbrk_r>
 8005c0e:	1c43      	adds	r3, r0, #1
 8005c10:	d123      	bne.n	8005c5a <_malloc_r+0x92>
 8005c12:	230c      	movs	r3, #12
 8005c14:	6033      	str	r3, [r6, #0]
 8005c16:	4630      	mov	r0, r6
 8005c18:	f002 fff6 	bl	8008c08 <__malloc_unlock>
 8005c1c:	e7e3      	b.n	8005be6 <_malloc_r+0x1e>
 8005c1e:	6823      	ldr	r3, [r4, #0]
 8005c20:	1b5b      	subs	r3, r3, r5
 8005c22:	d417      	bmi.n	8005c54 <_malloc_r+0x8c>
 8005c24:	2b0b      	cmp	r3, #11
 8005c26:	d903      	bls.n	8005c30 <_malloc_r+0x68>
 8005c28:	6023      	str	r3, [r4, #0]
 8005c2a:	441c      	add	r4, r3
 8005c2c:	6025      	str	r5, [r4, #0]
 8005c2e:	e004      	b.n	8005c3a <_malloc_r+0x72>
 8005c30:	6863      	ldr	r3, [r4, #4]
 8005c32:	42a2      	cmp	r2, r4
 8005c34:	bf0c      	ite	eq
 8005c36:	600b      	streq	r3, [r1, #0]
 8005c38:	6053      	strne	r3, [r2, #4]
 8005c3a:	4630      	mov	r0, r6
 8005c3c:	f002 ffe4 	bl	8008c08 <__malloc_unlock>
 8005c40:	f104 000b 	add.w	r0, r4, #11
 8005c44:	1d23      	adds	r3, r4, #4
 8005c46:	f020 0007 	bic.w	r0, r0, #7
 8005c4a:	1ac2      	subs	r2, r0, r3
 8005c4c:	d0cc      	beq.n	8005be8 <_malloc_r+0x20>
 8005c4e:	1a1b      	subs	r3, r3, r0
 8005c50:	50a3      	str	r3, [r4, r2]
 8005c52:	e7c9      	b.n	8005be8 <_malloc_r+0x20>
 8005c54:	4622      	mov	r2, r4
 8005c56:	6864      	ldr	r4, [r4, #4]
 8005c58:	e7cc      	b.n	8005bf4 <_malloc_r+0x2c>
 8005c5a:	1cc4      	adds	r4, r0, #3
 8005c5c:	f024 0403 	bic.w	r4, r4, #3
 8005c60:	42a0      	cmp	r0, r4
 8005c62:	d0e3      	beq.n	8005c2c <_malloc_r+0x64>
 8005c64:	1a21      	subs	r1, r4, r0
 8005c66:	4630      	mov	r0, r6
 8005c68:	f000 fe82 	bl	8006970 <_sbrk_r>
 8005c6c:	3001      	adds	r0, #1
 8005c6e:	d1dd      	bne.n	8005c2c <_malloc_r+0x64>
 8005c70:	e7cf      	b.n	8005c12 <_malloc_r+0x4a>
 8005c72:	bf00      	nop
 8005c74:	20000280 	.word	0x20000280
 8005c78:	20000284 	.word	0x20000284

08005c7c <__cvt>:
 8005c7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c80:	ec55 4b10 	vmov	r4, r5, d0
 8005c84:	2d00      	cmp	r5, #0
 8005c86:	460e      	mov	r6, r1
 8005c88:	4619      	mov	r1, r3
 8005c8a:	462b      	mov	r3, r5
 8005c8c:	bfbb      	ittet	lt
 8005c8e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005c92:	461d      	movlt	r5, r3
 8005c94:	2300      	movge	r3, #0
 8005c96:	232d      	movlt	r3, #45	; 0x2d
 8005c98:	700b      	strb	r3, [r1, #0]
 8005c9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005c9c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005ca0:	4691      	mov	r9, r2
 8005ca2:	f023 0820 	bic.w	r8, r3, #32
 8005ca6:	bfbc      	itt	lt
 8005ca8:	4622      	movlt	r2, r4
 8005caa:	4614      	movlt	r4, r2
 8005cac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005cb0:	d005      	beq.n	8005cbe <__cvt+0x42>
 8005cb2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005cb6:	d100      	bne.n	8005cba <__cvt+0x3e>
 8005cb8:	3601      	adds	r6, #1
 8005cba:	2102      	movs	r1, #2
 8005cbc:	e000      	b.n	8005cc0 <__cvt+0x44>
 8005cbe:	2103      	movs	r1, #3
 8005cc0:	ab03      	add	r3, sp, #12
 8005cc2:	9301      	str	r3, [sp, #4]
 8005cc4:	ab02      	add	r3, sp, #8
 8005cc6:	9300      	str	r3, [sp, #0]
 8005cc8:	ec45 4b10 	vmov	d0, r4, r5
 8005ccc:	4653      	mov	r3, sl
 8005cce:	4632      	mov	r2, r6
 8005cd0:	f001 fe22 	bl	8007918 <_dtoa_r>
 8005cd4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005cd8:	4607      	mov	r7, r0
 8005cda:	d102      	bne.n	8005ce2 <__cvt+0x66>
 8005cdc:	f019 0f01 	tst.w	r9, #1
 8005ce0:	d022      	beq.n	8005d28 <__cvt+0xac>
 8005ce2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005ce6:	eb07 0906 	add.w	r9, r7, r6
 8005cea:	d110      	bne.n	8005d0e <__cvt+0x92>
 8005cec:	783b      	ldrb	r3, [r7, #0]
 8005cee:	2b30      	cmp	r3, #48	; 0x30
 8005cf0:	d10a      	bne.n	8005d08 <__cvt+0x8c>
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	4620      	mov	r0, r4
 8005cf8:	4629      	mov	r1, r5
 8005cfa:	f7fa fee5 	bl	8000ac8 <__aeabi_dcmpeq>
 8005cfe:	b918      	cbnz	r0, 8005d08 <__cvt+0x8c>
 8005d00:	f1c6 0601 	rsb	r6, r6, #1
 8005d04:	f8ca 6000 	str.w	r6, [sl]
 8005d08:	f8da 3000 	ldr.w	r3, [sl]
 8005d0c:	4499      	add	r9, r3
 8005d0e:	2200      	movs	r2, #0
 8005d10:	2300      	movs	r3, #0
 8005d12:	4620      	mov	r0, r4
 8005d14:	4629      	mov	r1, r5
 8005d16:	f7fa fed7 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d1a:	b108      	cbz	r0, 8005d20 <__cvt+0xa4>
 8005d1c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005d20:	2230      	movs	r2, #48	; 0x30
 8005d22:	9b03      	ldr	r3, [sp, #12]
 8005d24:	454b      	cmp	r3, r9
 8005d26:	d307      	bcc.n	8005d38 <__cvt+0xbc>
 8005d28:	9b03      	ldr	r3, [sp, #12]
 8005d2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d2c:	1bdb      	subs	r3, r3, r7
 8005d2e:	4638      	mov	r0, r7
 8005d30:	6013      	str	r3, [r2, #0]
 8005d32:	b004      	add	sp, #16
 8005d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d38:	1c59      	adds	r1, r3, #1
 8005d3a:	9103      	str	r1, [sp, #12]
 8005d3c:	701a      	strb	r2, [r3, #0]
 8005d3e:	e7f0      	b.n	8005d22 <__cvt+0xa6>

08005d40 <__exponent>:
 8005d40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d42:	4603      	mov	r3, r0
 8005d44:	2900      	cmp	r1, #0
 8005d46:	bfb8      	it	lt
 8005d48:	4249      	neglt	r1, r1
 8005d4a:	f803 2b02 	strb.w	r2, [r3], #2
 8005d4e:	bfb4      	ite	lt
 8005d50:	222d      	movlt	r2, #45	; 0x2d
 8005d52:	222b      	movge	r2, #43	; 0x2b
 8005d54:	2909      	cmp	r1, #9
 8005d56:	7042      	strb	r2, [r0, #1]
 8005d58:	dd2a      	ble.n	8005db0 <__exponent+0x70>
 8005d5a:	f10d 0407 	add.w	r4, sp, #7
 8005d5e:	46a4      	mov	ip, r4
 8005d60:	270a      	movs	r7, #10
 8005d62:	46a6      	mov	lr, r4
 8005d64:	460a      	mov	r2, r1
 8005d66:	fb91 f6f7 	sdiv	r6, r1, r7
 8005d6a:	fb07 1516 	mls	r5, r7, r6, r1
 8005d6e:	3530      	adds	r5, #48	; 0x30
 8005d70:	2a63      	cmp	r2, #99	; 0x63
 8005d72:	f104 34ff 	add.w	r4, r4, #4294967295
 8005d76:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005d7a:	4631      	mov	r1, r6
 8005d7c:	dcf1      	bgt.n	8005d62 <__exponent+0x22>
 8005d7e:	3130      	adds	r1, #48	; 0x30
 8005d80:	f1ae 0502 	sub.w	r5, lr, #2
 8005d84:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005d88:	1c44      	adds	r4, r0, #1
 8005d8a:	4629      	mov	r1, r5
 8005d8c:	4561      	cmp	r1, ip
 8005d8e:	d30a      	bcc.n	8005da6 <__exponent+0x66>
 8005d90:	f10d 0209 	add.w	r2, sp, #9
 8005d94:	eba2 020e 	sub.w	r2, r2, lr
 8005d98:	4565      	cmp	r5, ip
 8005d9a:	bf88      	it	hi
 8005d9c:	2200      	movhi	r2, #0
 8005d9e:	4413      	add	r3, r2
 8005da0:	1a18      	subs	r0, r3, r0
 8005da2:	b003      	add	sp, #12
 8005da4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005da6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005daa:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005dae:	e7ed      	b.n	8005d8c <__exponent+0x4c>
 8005db0:	2330      	movs	r3, #48	; 0x30
 8005db2:	3130      	adds	r1, #48	; 0x30
 8005db4:	7083      	strb	r3, [r0, #2]
 8005db6:	70c1      	strb	r1, [r0, #3]
 8005db8:	1d03      	adds	r3, r0, #4
 8005dba:	e7f1      	b.n	8005da0 <__exponent+0x60>

08005dbc <_printf_float>:
 8005dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dc0:	ed2d 8b02 	vpush	{d8}
 8005dc4:	b08d      	sub	sp, #52	; 0x34
 8005dc6:	460c      	mov	r4, r1
 8005dc8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005dcc:	4616      	mov	r6, r2
 8005dce:	461f      	mov	r7, r3
 8005dd0:	4605      	mov	r5, r0
 8005dd2:	f002 fefd 	bl	8008bd0 <_localeconv_r>
 8005dd6:	f8d0 a000 	ldr.w	sl, [r0]
 8005dda:	4650      	mov	r0, sl
 8005ddc:	f7fa fa48 	bl	8000270 <strlen>
 8005de0:	2300      	movs	r3, #0
 8005de2:	930a      	str	r3, [sp, #40]	; 0x28
 8005de4:	6823      	ldr	r3, [r4, #0]
 8005de6:	9305      	str	r3, [sp, #20]
 8005de8:	f8d8 3000 	ldr.w	r3, [r8]
 8005dec:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005df0:	3307      	adds	r3, #7
 8005df2:	f023 0307 	bic.w	r3, r3, #7
 8005df6:	f103 0208 	add.w	r2, r3, #8
 8005dfa:	f8c8 2000 	str.w	r2, [r8]
 8005dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e02:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005e06:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005e0a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005e0e:	9307      	str	r3, [sp, #28]
 8005e10:	f8cd 8018 	str.w	r8, [sp, #24]
 8005e14:	ee08 0a10 	vmov	s16, r0
 8005e18:	4b9f      	ldr	r3, [pc, #636]	; (8006098 <_printf_float+0x2dc>)
 8005e1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e1e:	f04f 32ff 	mov.w	r2, #4294967295
 8005e22:	f7fa fe83 	bl	8000b2c <__aeabi_dcmpun>
 8005e26:	bb88      	cbnz	r0, 8005e8c <_printf_float+0xd0>
 8005e28:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e2c:	4b9a      	ldr	r3, [pc, #616]	; (8006098 <_printf_float+0x2dc>)
 8005e2e:	f04f 32ff 	mov.w	r2, #4294967295
 8005e32:	f7fa fe5d 	bl	8000af0 <__aeabi_dcmple>
 8005e36:	bb48      	cbnz	r0, 8005e8c <_printf_float+0xd0>
 8005e38:	2200      	movs	r2, #0
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	4640      	mov	r0, r8
 8005e3e:	4649      	mov	r1, r9
 8005e40:	f7fa fe4c 	bl	8000adc <__aeabi_dcmplt>
 8005e44:	b110      	cbz	r0, 8005e4c <_printf_float+0x90>
 8005e46:	232d      	movs	r3, #45	; 0x2d
 8005e48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e4c:	4b93      	ldr	r3, [pc, #588]	; (800609c <_printf_float+0x2e0>)
 8005e4e:	4894      	ldr	r0, [pc, #592]	; (80060a0 <_printf_float+0x2e4>)
 8005e50:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005e54:	bf94      	ite	ls
 8005e56:	4698      	movls	r8, r3
 8005e58:	4680      	movhi	r8, r0
 8005e5a:	2303      	movs	r3, #3
 8005e5c:	6123      	str	r3, [r4, #16]
 8005e5e:	9b05      	ldr	r3, [sp, #20]
 8005e60:	f023 0204 	bic.w	r2, r3, #4
 8005e64:	6022      	str	r2, [r4, #0]
 8005e66:	f04f 0900 	mov.w	r9, #0
 8005e6a:	9700      	str	r7, [sp, #0]
 8005e6c:	4633      	mov	r3, r6
 8005e6e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005e70:	4621      	mov	r1, r4
 8005e72:	4628      	mov	r0, r5
 8005e74:	f000 f9d8 	bl	8006228 <_printf_common>
 8005e78:	3001      	adds	r0, #1
 8005e7a:	f040 8090 	bne.w	8005f9e <_printf_float+0x1e2>
 8005e7e:	f04f 30ff 	mov.w	r0, #4294967295
 8005e82:	b00d      	add	sp, #52	; 0x34
 8005e84:	ecbd 8b02 	vpop	{d8}
 8005e88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e8c:	4642      	mov	r2, r8
 8005e8e:	464b      	mov	r3, r9
 8005e90:	4640      	mov	r0, r8
 8005e92:	4649      	mov	r1, r9
 8005e94:	f7fa fe4a 	bl	8000b2c <__aeabi_dcmpun>
 8005e98:	b140      	cbz	r0, 8005eac <_printf_float+0xf0>
 8005e9a:	464b      	mov	r3, r9
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	bfbc      	itt	lt
 8005ea0:	232d      	movlt	r3, #45	; 0x2d
 8005ea2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005ea6:	487f      	ldr	r0, [pc, #508]	; (80060a4 <_printf_float+0x2e8>)
 8005ea8:	4b7f      	ldr	r3, [pc, #508]	; (80060a8 <_printf_float+0x2ec>)
 8005eaa:	e7d1      	b.n	8005e50 <_printf_float+0x94>
 8005eac:	6863      	ldr	r3, [r4, #4]
 8005eae:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005eb2:	9206      	str	r2, [sp, #24]
 8005eb4:	1c5a      	adds	r2, r3, #1
 8005eb6:	d13f      	bne.n	8005f38 <_printf_float+0x17c>
 8005eb8:	2306      	movs	r3, #6
 8005eba:	6063      	str	r3, [r4, #4]
 8005ebc:	9b05      	ldr	r3, [sp, #20]
 8005ebe:	6861      	ldr	r1, [r4, #4]
 8005ec0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	9303      	str	r3, [sp, #12]
 8005ec8:	ab0a      	add	r3, sp, #40	; 0x28
 8005eca:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005ece:	ab09      	add	r3, sp, #36	; 0x24
 8005ed0:	ec49 8b10 	vmov	d0, r8, r9
 8005ed4:	9300      	str	r3, [sp, #0]
 8005ed6:	6022      	str	r2, [r4, #0]
 8005ed8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005edc:	4628      	mov	r0, r5
 8005ede:	f7ff fecd 	bl	8005c7c <__cvt>
 8005ee2:	9b06      	ldr	r3, [sp, #24]
 8005ee4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005ee6:	2b47      	cmp	r3, #71	; 0x47
 8005ee8:	4680      	mov	r8, r0
 8005eea:	d108      	bne.n	8005efe <_printf_float+0x142>
 8005eec:	1cc8      	adds	r0, r1, #3
 8005eee:	db02      	blt.n	8005ef6 <_printf_float+0x13a>
 8005ef0:	6863      	ldr	r3, [r4, #4]
 8005ef2:	4299      	cmp	r1, r3
 8005ef4:	dd41      	ble.n	8005f7a <_printf_float+0x1be>
 8005ef6:	f1ab 0b02 	sub.w	fp, fp, #2
 8005efa:	fa5f fb8b 	uxtb.w	fp, fp
 8005efe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005f02:	d820      	bhi.n	8005f46 <_printf_float+0x18a>
 8005f04:	3901      	subs	r1, #1
 8005f06:	465a      	mov	r2, fp
 8005f08:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005f0c:	9109      	str	r1, [sp, #36]	; 0x24
 8005f0e:	f7ff ff17 	bl	8005d40 <__exponent>
 8005f12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f14:	1813      	adds	r3, r2, r0
 8005f16:	2a01      	cmp	r2, #1
 8005f18:	4681      	mov	r9, r0
 8005f1a:	6123      	str	r3, [r4, #16]
 8005f1c:	dc02      	bgt.n	8005f24 <_printf_float+0x168>
 8005f1e:	6822      	ldr	r2, [r4, #0]
 8005f20:	07d2      	lsls	r2, r2, #31
 8005f22:	d501      	bpl.n	8005f28 <_printf_float+0x16c>
 8005f24:	3301      	adds	r3, #1
 8005f26:	6123      	str	r3, [r4, #16]
 8005f28:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d09c      	beq.n	8005e6a <_printf_float+0xae>
 8005f30:	232d      	movs	r3, #45	; 0x2d
 8005f32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f36:	e798      	b.n	8005e6a <_printf_float+0xae>
 8005f38:	9a06      	ldr	r2, [sp, #24]
 8005f3a:	2a47      	cmp	r2, #71	; 0x47
 8005f3c:	d1be      	bne.n	8005ebc <_printf_float+0x100>
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d1bc      	bne.n	8005ebc <_printf_float+0x100>
 8005f42:	2301      	movs	r3, #1
 8005f44:	e7b9      	b.n	8005eba <_printf_float+0xfe>
 8005f46:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005f4a:	d118      	bne.n	8005f7e <_printf_float+0x1c2>
 8005f4c:	2900      	cmp	r1, #0
 8005f4e:	6863      	ldr	r3, [r4, #4]
 8005f50:	dd0b      	ble.n	8005f6a <_printf_float+0x1ae>
 8005f52:	6121      	str	r1, [r4, #16]
 8005f54:	b913      	cbnz	r3, 8005f5c <_printf_float+0x1a0>
 8005f56:	6822      	ldr	r2, [r4, #0]
 8005f58:	07d0      	lsls	r0, r2, #31
 8005f5a:	d502      	bpl.n	8005f62 <_printf_float+0x1a6>
 8005f5c:	3301      	adds	r3, #1
 8005f5e:	440b      	add	r3, r1
 8005f60:	6123      	str	r3, [r4, #16]
 8005f62:	65a1      	str	r1, [r4, #88]	; 0x58
 8005f64:	f04f 0900 	mov.w	r9, #0
 8005f68:	e7de      	b.n	8005f28 <_printf_float+0x16c>
 8005f6a:	b913      	cbnz	r3, 8005f72 <_printf_float+0x1b6>
 8005f6c:	6822      	ldr	r2, [r4, #0]
 8005f6e:	07d2      	lsls	r2, r2, #31
 8005f70:	d501      	bpl.n	8005f76 <_printf_float+0x1ba>
 8005f72:	3302      	adds	r3, #2
 8005f74:	e7f4      	b.n	8005f60 <_printf_float+0x1a4>
 8005f76:	2301      	movs	r3, #1
 8005f78:	e7f2      	b.n	8005f60 <_printf_float+0x1a4>
 8005f7a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005f7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f80:	4299      	cmp	r1, r3
 8005f82:	db05      	blt.n	8005f90 <_printf_float+0x1d4>
 8005f84:	6823      	ldr	r3, [r4, #0]
 8005f86:	6121      	str	r1, [r4, #16]
 8005f88:	07d8      	lsls	r0, r3, #31
 8005f8a:	d5ea      	bpl.n	8005f62 <_printf_float+0x1a6>
 8005f8c:	1c4b      	adds	r3, r1, #1
 8005f8e:	e7e7      	b.n	8005f60 <_printf_float+0x1a4>
 8005f90:	2900      	cmp	r1, #0
 8005f92:	bfd4      	ite	le
 8005f94:	f1c1 0202 	rsble	r2, r1, #2
 8005f98:	2201      	movgt	r2, #1
 8005f9a:	4413      	add	r3, r2
 8005f9c:	e7e0      	b.n	8005f60 <_printf_float+0x1a4>
 8005f9e:	6823      	ldr	r3, [r4, #0]
 8005fa0:	055a      	lsls	r2, r3, #21
 8005fa2:	d407      	bmi.n	8005fb4 <_printf_float+0x1f8>
 8005fa4:	6923      	ldr	r3, [r4, #16]
 8005fa6:	4642      	mov	r2, r8
 8005fa8:	4631      	mov	r1, r6
 8005faa:	4628      	mov	r0, r5
 8005fac:	47b8      	blx	r7
 8005fae:	3001      	adds	r0, #1
 8005fb0:	d12c      	bne.n	800600c <_printf_float+0x250>
 8005fb2:	e764      	b.n	8005e7e <_printf_float+0xc2>
 8005fb4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005fb8:	f240 80e0 	bls.w	800617c <_printf_float+0x3c0>
 8005fbc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	f7fa fd80 	bl	8000ac8 <__aeabi_dcmpeq>
 8005fc8:	2800      	cmp	r0, #0
 8005fca:	d034      	beq.n	8006036 <_printf_float+0x27a>
 8005fcc:	4a37      	ldr	r2, [pc, #220]	; (80060ac <_printf_float+0x2f0>)
 8005fce:	2301      	movs	r3, #1
 8005fd0:	4631      	mov	r1, r6
 8005fd2:	4628      	mov	r0, r5
 8005fd4:	47b8      	blx	r7
 8005fd6:	3001      	adds	r0, #1
 8005fd8:	f43f af51 	beq.w	8005e7e <_printf_float+0xc2>
 8005fdc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	db02      	blt.n	8005fea <_printf_float+0x22e>
 8005fe4:	6823      	ldr	r3, [r4, #0]
 8005fe6:	07d8      	lsls	r0, r3, #31
 8005fe8:	d510      	bpl.n	800600c <_printf_float+0x250>
 8005fea:	ee18 3a10 	vmov	r3, s16
 8005fee:	4652      	mov	r2, sl
 8005ff0:	4631      	mov	r1, r6
 8005ff2:	4628      	mov	r0, r5
 8005ff4:	47b8      	blx	r7
 8005ff6:	3001      	adds	r0, #1
 8005ff8:	f43f af41 	beq.w	8005e7e <_printf_float+0xc2>
 8005ffc:	f04f 0800 	mov.w	r8, #0
 8006000:	f104 091a 	add.w	r9, r4, #26
 8006004:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006006:	3b01      	subs	r3, #1
 8006008:	4543      	cmp	r3, r8
 800600a:	dc09      	bgt.n	8006020 <_printf_float+0x264>
 800600c:	6823      	ldr	r3, [r4, #0]
 800600e:	079b      	lsls	r3, r3, #30
 8006010:	f100 8105 	bmi.w	800621e <_printf_float+0x462>
 8006014:	68e0      	ldr	r0, [r4, #12]
 8006016:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006018:	4298      	cmp	r0, r3
 800601a:	bfb8      	it	lt
 800601c:	4618      	movlt	r0, r3
 800601e:	e730      	b.n	8005e82 <_printf_float+0xc6>
 8006020:	2301      	movs	r3, #1
 8006022:	464a      	mov	r2, r9
 8006024:	4631      	mov	r1, r6
 8006026:	4628      	mov	r0, r5
 8006028:	47b8      	blx	r7
 800602a:	3001      	adds	r0, #1
 800602c:	f43f af27 	beq.w	8005e7e <_printf_float+0xc2>
 8006030:	f108 0801 	add.w	r8, r8, #1
 8006034:	e7e6      	b.n	8006004 <_printf_float+0x248>
 8006036:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006038:	2b00      	cmp	r3, #0
 800603a:	dc39      	bgt.n	80060b0 <_printf_float+0x2f4>
 800603c:	4a1b      	ldr	r2, [pc, #108]	; (80060ac <_printf_float+0x2f0>)
 800603e:	2301      	movs	r3, #1
 8006040:	4631      	mov	r1, r6
 8006042:	4628      	mov	r0, r5
 8006044:	47b8      	blx	r7
 8006046:	3001      	adds	r0, #1
 8006048:	f43f af19 	beq.w	8005e7e <_printf_float+0xc2>
 800604c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006050:	4313      	orrs	r3, r2
 8006052:	d102      	bne.n	800605a <_printf_float+0x29e>
 8006054:	6823      	ldr	r3, [r4, #0]
 8006056:	07d9      	lsls	r1, r3, #31
 8006058:	d5d8      	bpl.n	800600c <_printf_float+0x250>
 800605a:	ee18 3a10 	vmov	r3, s16
 800605e:	4652      	mov	r2, sl
 8006060:	4631      	mov	r1, r6
 8006062:	4628      	mov	r0, r5
 8006064:	47b8      	blx	r7
 8006066:	3001      	adds	r0, #1
 8006068:	f43f af09 	beq.w	8005e7e <_printf_float+0xc2>
 800606c:	f04f 0900 	mov.w	r9, #0
 8006070:	f104 0a1a 	add.w	sl, r4, #26
 8006074:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006076:	425b      	negs	r3, r3
 8006078:	454b      	cmp	r3, r9
 800607a:	dc01      	bgt.n	8006080 <_printf_float+0x2c4>
 800607c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800607e:	e792      	b.n	8005fa6 <_printf_float+0x1ea>
 8006080:	2301      	movs	r3, #1
 8006082:	4652      	mov	r2, sl
 8006084:	4631      	mov	r1, r6
 8006086:	4628      	mov	r0, r5
 8006088:	47b8      	blx	r7
 800608a:	3001      	adds	r0, #1
 800608c:	f43f aef7 	beq.w	8005e7e <_printf_float+0xc2>
 8006090:	f109 0901 	add.w	r9, r9, #1
 8006094:	e7ee      	b.n	8006074 <_printf_float+0x2b8>
 8006096:	bf00      	nop
 8006098:	7fefffff 	.word	0x7fefffff
 800609c:	0800a570 	.word	0x0800a570
 80060a0:	0800a574 	.word	0x0800a574
 80060a4:	0800a57c 	.word	0x0800a57c
 80060a8:	0800a578 	.word	0x0800a578
 80060ac:	0800a580 	.word	0x0800a580
 80060b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80060b2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80060b4:	429a      	cmp	r2, r3
 80060b6:	bfa8      	it	ge
 80060b8:	461a      	movge	r2, r3
 80060ba:	2a00      	cmp	r2, #0
 80060bc:	4691      	mov	r9, r2
 80060be:	dc37      	bgt.n	8006130 <_printf_float+0x374>
 80060c0:	f04f 0b00 	mov.w	fp, #0
 80060c4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80060c8:	f104 021a 	add.w	r2, r4, #26
 80060cc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80060ce:	9305      	str	r3, [sp, #20]
 80060d0:	eba3 0309 	sub.w	r3, r3, r9
 80060d4:	455b      	cmp	r3, fp
 80060d6:	dc33      	bgt.n	8006140 <_printf_float+0x384>
 80060d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060dc:	429a      	cmp	r2, r3
 80060de:	db3b      	blt.n	8006158 <_printf_float+0x39c>
 80060e0:	6823      	ldr	r3, [r4, #0]
 80060e2:	07da      	lsls	r2, r3, #31
 80060e4:	d438      	bmi.n	8006158 <_printf_float+0x39c>
 80060e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80060e8:	9b05      	ldr	r3, [sp, #20]
 80060ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 80060ec:	1ad3      	subs	r3, r2, r3
 80060ee:	eba2 0901 	sub.w	r9, r2, r1
 80060f2:	4599      	cmp	r9, r3
 80060f4:	bfa8      	it	ge
 80060f6:	4699      	movge	r9, r3
 80060f8:	f1b9 0f00 	cmp.w	r9, #0
 80060fc:	dc35      	bgt.n	800616a <_printf_float+0x3ae>
 80060fe:	f04f 0800 	mov.w	r8, #0
 8006102:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006106:	f104 0a1a 	add.w	sl, r4, #26
 800610a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800610e:	1a9b      	subs	r3, r3, r2
 8006110:	eba3 0309 	sub.w	r3, r3, r9
 8006114:	4543      	cmp	r3, r8
 8006116:	f77f af79 	ble.w	800600c <_printf_float+0x250>
 800611a:	2301      	movs	r3, #1
 800611c:	4652      	mov	r2, sl
 800611e:	4631      	mov	r1, r6
 8006120:	4628      	mov	r0, r5
 8006122:	47b8      	blx	r7
 8006124:	3001      	adds	r0, #1
 8006126:	f43f aeaa 	beq.w	8005e7e <_printf_float+0xc2>
 800612a:	f108 0801 	add.w	r8, r8, #1
 800612e:	e7ec      	b.n	800610a <_printf_float+0x34e>
 8006130:	4613      	mov	r3, r2
 8006132:	4631      	mov	r1, r6
 8006134:	4642      	mov	r2, r8
 8006136:	4628      	mov	r0, r5
 8006138:	47b8      	blx	r7
 800613a:	3001      	adds	r0, #1
 800613c:	d1c0      	bne.n	80060c0 <_printf_float+0x304>
 800613e:	e69e      	b.n	8005e7e <_printf_float+0xc2>
 8006140:	2301      	movs	r3, #1
 8006142:	4631      	mov	r1, r6
 8006144:	4628      	mov	r0, r5
 8006146:	9205      	str	r2, [sp, #20]
 8006148:	47b8      	blx	r7
 800614a:	3001      	adds	r0, #1
 800614c:	f43f ae97 	beq.w	8005e7e <_printf_float+0xc2>
 8006150:	9a05      	ldr	r2, [sp, #20]
 8006152:	f10b 0b01 	add.w	fp, fp, #1
 8006156:	e7b9      	b.n	80060cc <_printf_float+0x310>
 8006158:	ee18 3a10 	vmov	r3, s16
 800615c:	4652      	mov	r2, sl
 800615e:	4631      	mov	r1, r6
 8006160:	4628      	mov	r0, r5
 8006162:	47b8      	blx	r7
 8006164:	3001      	adds	r0, #1
 8006166:	d1be      	bne.n	80060e6 <_printf_float+0x32a>
 8006168:	e689      	b.n	8005e7e <_printf_float+0xc2>
 800616a:	9a05      	ldr	r2, [sp, #20]
 800616c:	464b      	mov	r3, r9
 800616e:	4442      	add	r2, r8
 8006170:	4631      	mov	r1, r6
 8006172:	4628      	mov	r0, r5
 8006174:	47b8      	blx	r7
 8006176:	3001      	adds	r0, #1
 8006178:	d1c1      	bne.n	80060fe <_printf_float+0x342>
 800617a:	e680      	b.n	8005e7e <_printf_float+0xc2>
 800617c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800617e:	2a01      	cmp	r2, #1
 8006180:	dc01      	bgt.n	8006186 <_printf_float+0x3ca>
 8006182:	07db      	lsls	r3, r3, #31
 8006184:	d538      	bpl.n	80061f8 <_printf_float+0x43c>
 8006186:	2301      	movs	r3, #1
 8006188:	4642      	mov	r2, r8
 800618a:	4631      	mov	r1, r6
 800618c:	4628      	mov	r0, r5
 800618e:	47b8      	blx	r7
 8006190:	3001      	adds	r0, #1
 8006192:	f43f ae74 	beq.w	8005e7e <_printf_float+0xc2>
 8006196:	ee18 3a10 	vmov	r3, s16
 800619a:	4652      	mov	r2, sl
 800619c:	4631      	mov	r1, r6
 800619e:	4628      	mov	r0, r5
 80061a0:	47b8      	blx	r7
 80061a2:	3001      	adds	r0, #1
 80061a4:	f43f ae6b 	beq.w	8005e7e <_printf_float+0xc2>
 80061a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80061ac:	2200      	movs	r2, #0
 80061ae:	2300      	movs	r3, #0
 80061b0:	f7fa fc8a 	bl	8000ac8 <__aeabi_dcmpeq>
 80061b4:	b9d8      	cbnz	r0, 80061ee <_printf_float+0x432>
 80061b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061b8:	f108 0201 	add.w	r2, r8, #1
 80061bc:	3b01      	subs	r3, #1
 80061be:	4631      	mov	r1, r6
 80061c0:	4628      	mov	r0, r5
 80061c2:	47b8      	blx	r7
 80061c4:	3001      	adds	r0, #1
 80061c6:	d10e      	bne.n	80061e6 <_printf_float+0x42a>
 80061c8:	e659      	b.n	8005e7e <_printf_float+0xc2>
 80061ca:	2301      	movs	r3, #1
 80061cc:	4652      	mov	r2, sl
 80061ce:	4631      	mov	r1, r6
 80061d0:	4628      	mov	r0, r5
 80061d2:	47b8      	blx	r7
 80061d4:	3001      	adds	r0, #1
 80061d6:	f43f ae52 	beq.w	8005e7e <_printf_float+0xc2>
 80061da:	f108 0801 	add.w	r8, r8, #1
 80061de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061e0:	3b01      	subs	r3, #1
 80061e2:	4543      	cmp	r3, r8
 80061e4:	dcf1      	bgt.n	80061ca <_printf_float+0x40e>
 80061e6:	464b      	mov	r3, r9
 80061e8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80061ec:	e6dc      	b.n	8005fa8 <_printf_float+0x1ec>
 80061ee:	f04f 0800 	mov.w	r8, #0
 80061f2:	f104 0a1a 	add.w	sl, r4, #26
 80061f6:	e7f2      	b.n	80061de <_printf_float+0x422>
 80061f8:	2301      	movs	r3, #1
 80061fa:	4642      	mov	r2, r8
 80061fc:	e7df      	b.n	80061be <_printf_float+0x402>
 80061fe:	2301      	movs	r3, #1
 8006200:	464a      	mov	r2, r9
 8006202:	4631      	mov	r1, r6
 8006204:	4628      	mov	r0, r5
 8006206:	47b8      	blx	r7
 8006208:	3001      	adds	r0, #1
 800620a:	f43f ae38 	beq.w	8005e7e <_printf_float+0xc2>
 800620e:	f108 0801 	add.w	r8, r8, #1
 8006212:	68e3      	ldr	r3, [r4, #12]
 8006214:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006216:	1a5b      	subs	r3, r3, r1
 8006218:	4543      	cmp	r3, r8
 800621a:	dcf0      	bgt.n	80061fe <_printf_float+0x442>
 800621c:	e6fa      	b.n	8006014 <_printf_float+0x258>
 800621e:	f04f 0800 	mov.w	r8, #0
 8006222:	f104 0919 	add.w	r9, r4, #25
 8006226:	e7f4      	b.n	8006212 <_printf_float+0x456>

08006228 <_printf_common>:
 8006228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800622c:	4616      	mov	r6, r2
 800622e:	4699      	mov	r9, r3
 8006230:	688a      	ldr	r2, [r1, #8]
 8006232:	690b      	ldr	r3, [r1, #16]
 8006234:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006238:	4293      	cmp	r3, r2
 800623a:	bfb8      	it	lt
 800623c:	4613      	movlt	r3, r2
 800623e:	6033      	str	r3, [r6, #0]
 8006240:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006244:	4607      	mov	r7, r0
 8006246:	460c      	mov	r4, r1
 8006248:	b10a      	cbz	r2, 800624e <_printf_common+0x26>
 800624a:	3301      	adds	r3, #1
 800624c:	6033      	str	r3, [r6, #0]
 800624e:	6823      	ldr	r3, [r4, #0]
 8006250:	0699      	lsls	r1, r3, #26
 8006252:	bf42      	ittt	mi
 8006254:	6833      	ldrmi	r3, [r6, #0]
 8006256:	3302      	addmi	r3, #2
 8006258:	6033      	strmi	r3, [r6, #0]
 800625a:	6825      	ldr	r5, [r4, #0]
 800625c:	f015 0506 	ands.w	r5, r5, #6
 8006260:	d106      	bne.n	8006270 <_printf_common+0x48>
 8006262:	f104 0a19 	add.w	sl, r4, #25
 8006266:	68e3      	ldr	r3, [r4, #12]
 8006268:	6832      	ldr	r2, [r6, #0]
 800626a:	1a9b      	subs	r3, r3, r2
 800626c:	42ab      	cmp	r3, r5
 800626e:	dc26      	bgt.n	80062be <_printf_common+0x96>
 8006270:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006274:	1e13      	subs	r3, r2, #0
 8006276:	6822      	ldr	r2, [r4, #0]
 8006278:	bf18      	it	ne
 800627a:	2301      	movne	r3, #1
 800627c:	0692      	lsls	r2, r2, #26
 800627e:	d42b      	bmi.n	80062d8 <_printf_common+0xb0>
 8006280:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006284:	4649      	mov	r1, r9
 8006286:	4638      	mov	r0, r7
 8006288:	47c0      	blx	r8
 800628a:	3001      	adds	r0, #1
 800628c:	d01e      	beq.n	80062cc <_printf_common+0xa4>
 800628e:	6823      	ldr	r3, [r4, #0]
 8006290:	68e5      	ldr	r5, [r4, #12]
 8006292:	6832      	ldr	r2, [r6, #0]
 8006294:	f003 0306 	and.w	r3, r3, #6
 8006298:	2b04      	cmp	r3, #4
 800629a:	bf08      	it	eq
 800629c:	1aad      	subeq	r5, r5, r2
 800629e:	68a3      	ldr	r3, [r4, #8]
 80062a0:	6922      	ldr	r2, [r4, #16]
 80062a2:	bf0c      	ite	eq
 80062a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062a8:	2500      	movne	r5, #0
 80062aa:	4293      	cmp	r3, r2
 80062ac:	bfc4      	itt	gt
 80062ae:	1a9b      	subgt	r3, r3, r2
 80062b0:	18ed      	addgt	r5, r5, r3
 80062b2:	2600      	movs	r6, #0
 80062b4:	341a      	adds	r4, #26
 80062b6:	42b5      	cmp	r5, r6
 80062b8:	d11a      	bne.n	80062f0 <_printf_common+0xc8>
 80062ba:	2000      	movs	r0, #0
 80062bc:	e008      	b.n	80062d0 <_printf_common+0xa8>
 80062be:	2301      	movs	r3, #1
 80062c0:	4652      	mov	r2, sl
 80062c2:	4649      	mov	r1, r9
 80062c4:	4638      	mov	r0, r7
 80062c6:	47c0      	blx	r8
 80062c8:	3001      	adds	r0, #1
 80062ca:	d103      	bne.n	80062d4 <_printf_common+0xac>
 80062cc:	f04f 30ff 	mov.w	r0, #4294967295
 80062d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062d4:	3501      	adds	r5, #1
 80062d6:	e7c6      	b.n	8006266 <_printf_common+0x3e>
 80062d8:	18e1      	adds	r1, r4, r3
 80062da:	1c5a      	adds	r2, r3, #1
 80062dc:	2030      	movs	r0, #48	; 0x30
 80062de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80062e2:	4422      	add	r2, r4
 80062e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80062e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80062ec:	3302      	adds	r3, #2
 80062ee:	e7c7      	b.n	8006280 <_printf_common+0x58>
 80062f0:	2301      	movs	r3, #1
 80062f2:	4622      	mov	r2, r4
 80062f4:	4649      	mov	r1, r9
 80062f6:	4638      	mov	r0, r7
 80062f8:	47c0      	blx	r8
 80062fa:	3001      	adds	r0, #1
 80062fc:	d0e6      	beq.n	80062cc <_printf_common+0xa4>
 80062fe:	3601      	adds	r6, #1
 8006300:	e7d9      	b.n	80062b6 <_printf_common+0x8e>
	...

08006304 <_printf_i>:
 8006304:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006308:	460c      	mov	r4, r1
 800630a:	4691      	mov	r9, r2
 800630c:	7e27      	ldrb	r7, [r4, #24]
 800630e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006310:	2f78      	cmp	r7, #120	; 0x78
 8006312:	4680      	mov	r8, r0
 8006314:	469a      	mov	sl, r3
 8006316:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800631a:	d807      	bhi.n	800632c <_printf_i+0x28>
 800631c:	2f62      	cmp	r7, #98	; 0x62
 800631e:	d80a      	bhi.n	8006336 <_printf_i+0x32>
 8006320:	2f00      	cmp	r7, #0
 8006322:	f000 80d8 	beq.w	80064d6 <_printf_i+0x1d2>
 8006326:	2f58      	cmp	r7, #88	; 0x58
 8006328:	f000 80a3 	beq.w	8006472 <_printf_i+0x16e>
 800632c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006330:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006334:	e03a      	b.n	80063ac <_printf_i+0xa8>
 8006336:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800633a:	2b15      	cmp	r3, #21
 800633c:	d8f6      	bhi.n	800632c <_printf_i+0x28>
 800633e:	a001      	add	r0, pc, #4	; (adr r0, 8006344 <_printf_i+0x40>)
 8006340:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006344:	0800639d 	.word	0x0800639d
 8006348:	080063b1 	.word	0x080063b1
 800634c:	0800632d 	.word	0x0800632d
 8006350:	0800632d 	.word	0x0800632d
 8006354:	0800632d 	.word	0x0800632d
 8006358:	0800632d 	.word	0x0800632d
 800635c:	080063b1 	.word	0x080063b1
 8006360:	0800632d 	.word	0x0800632d
 8006364:	0800632d 	.word	0x0800632d
 8006368:	0800632d 	.word	0x0800632d
 800636c:	0800632d 	.word	0x0800632d
 8006370:	080064bd 	.word	0x080064bd
 8006374:	080063e1 	.word	0x080063e1
 8006378:	0800649f 	.word	0x0800649f
 800637c:	0800632d 	.word	0x0800632d
 8006380:	0800632d 	.word	0x0800632d
 8006384:	080064df 	.word	0x080064df
 8006388:	0800632d 	.word	0x0800632d
 800638c:	080063e1 	.word	0x080063e1
 8006390:	0800632d 	.word	0x0800632d
 8006394:	0800632d 	.word	0x0800632d
 8006398:	080064a7 	.word	0x080064a7
 800639c:	680b      	ldr	r3, [r1, #0]
 800639e:	1d1a      	adds	r2, r3, #4
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	600a      	str	r2, [r1, #0]
 80063a4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80063a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80063ac:	2301      	movs	r3, #1
 80063ae:	e0a3      	b.n	80064f8 <_printf_i+0x1f4>
 80063b0:	6825      	ldr	r5, [r4, #0]
 80063b2:	6808      	ldr	r0, [r1, #0]
 80063b4:	062e      	lsls	r6, r5, #24
 80063b6:	f100 0304 	add.w	r3, r0, #4
 80063ba:	d50a      	bpl.n	80063d2 <_printf_i+0xce>
 80063bc:	6805      	ldr	r5, [r0, #0]
 80063be:	600b      	str	r3, [r1, #0]
 80063c0:	2d00      	cmp	r5, #0
 80063c2:	da03      	bge.n	80063cc <_printf_i+0xc8>
 80063c4:	232d      	movs	r3, #45	; 0x2d
 80063c6:	426d      	negs	r5, r5
 80063c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063cc:	485e      	ldr	r0, [pc, #376]	; (8006548 <_printf_i+0x244>)
 80063ce:	230a      	movs	r3, #10
 80063d0:	e019      	b.n	8006406 <_printf_i+0x102>
 80063d2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80063d6:	6805      	ldr	r5, [r0, #0]
 80063d8:	600b      	str	r3, [r1, #0]
 80063da:	bf18      	it	ne
 80063dc:	b22d      	sxthne	r5, r5
 80063de:	e7ef      	b.n	80063c0 <_printf_i+0xbc>
 80063e0:	680b      	ldr	r3, [r1, #0]
 80063e2:	6825      	ldr	r5, [r4, #0]
 80063e4:	1d18      	adds	r0, r3, #4
 80063e6:	6008      	str	r0, [r1, #0]
 80063e8:	0628      	lsls	r0, r5, #24
 80063ea:	d501      	bpl.n	80063f0 <_printf_i+0xec>
 80063ec:	681d      	ldr	r5, [r3, #0]
 80063ee:	e002      	b.n	80063f6 <_printf_i+0xf2>
 80063f0:	0669      	lsls	r1, r5, #25
 80063f2:	d5fb      	bpl.n	80063ec <_printf_i+0xe8>
 80063f4:	881d      	ldrh	r5, [r3, #0]
 80063f6:	4854      	ldr	r0, [pc, #336]	; (8006548 <_printf_i+0x244>)
 80063f8:	2f6f      	cmp	r7, #111	; 0x6f
 80063fa:	bf0c      	ite	eq
 80063fc:	2308      	moveq	r3, #8
 80063fe:	230a      	movne	r3, #10
 8006400:	2100      	movs	r1, #0
 8006402:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006406:	6866      	ldr	r6, [r4, #4]
 8006408:	60a6      	str	r6, [r4, #8]
 800640a:	2e00      	cmp	r6, #0
 800640c:	bfa2      	ittt	ge
 800640e:	6821      	ldrge	r1, [r4, #0]
 8006410:	f021 0104 	bicge.w	r1, r1, #4
 8006414:	6021      	strge	r1, [r4, #0]
 8006416:	b90d      	cbnz	r5, 800641c <_printf_i+0x118>
 8006418:	2e00      	cmp	r6, #0
 800641a:	d04d      	beq.n	80064b8 <_printf_i+0x1b4>
 800641c:	4616      	mov	r6, r2
 800641e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006422:	fb03 5711 	mls	r7, r3, r1, r5
 8006426:	5dc7      	ldrb	r7, [r0, r7]
 8006428:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800642c:	462f      	mov	r7, r5
 800642e:	42bb      	cmp	r3, r7
 8006430:	460d      	mov	r5, r1
 8006432:	d9f4      	bls.n	800641e <_printf_i+0x11a>
 8006434:	2b08      	cmp	r3, #8
 8006436:	d10b      	bne.n	8006450 <_printf_i+0x14c>
 8006438:	6823      	ldr	r3, [r4, #0]
 800643a:	07df      	lsls	r7, r3, #31
 800643c:	d508      	bpl.n	8006450 <_printf_i+0x14c>
 800643e:	6923      	ldr	r3, [r4, #16]
 8006440:	6861      	ldr	r1, [r4, #4]
 8006442:	4299      	cmp	r1, r3
 8006444:	bfde      	ittt	le
 8006446:	2330      	movle	r3, #48	; 0x30
 8006448:	f806 3c01 	strble.w	r3, [r6, #-1]
 800644c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006450:	1b92      	subs	r2, r2, r6
 8006452:	6122      	str	r2, [r4, #16]
 8006454:	f8cd a000 	str.w	sl, [sp]
 8006458:	464b      	mov	r3, r9
 800645a:	aa03      	add	r2, sp, #12
 800645c:	4621      	mov	r1, r4
 800645e:	4640      	mov	r0, r8
 8006460:	f7ff fee2 	bl	8006228 <_printf_common>
 8006464:	3001      	adds	r0, #1
 8006466:	d14c      	bne.n	8006502 <_printf_i+0x1fe>
 8006468:	f04f 30ff 	mov.w	r0, #4294967295
 800646c:	b004      	add	sp, #16
 800646e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006472:	4835      	ldr	r0, [pc, #212]	; (8006548 <_printf_i+0x244>)
 8006474:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006478:	6823      	ldr	r3, [r4, #0]
 800647a:	680e      	ldr	r6, [r1, #0]
 800647c:	061f      	lsls	r7, r3, #24
 800647e:	f856 5b04 	ldr.w	r5, [r6], #4
 8006482:	600e      	str	r6, [r1, #0]
 8006484:	d514      	bpl.n	80064b0 <_printf_i+0x1ac>
 8006486:	07d9      	lsls	r1, r3, #31
 8006488:	bf44      	itt	mi
 800648a:	f043 0320 	orrmi.w	r3, r3, #32
 800648e:	6023      	strmi	r3, [r4, #0]
 8006490:	b91d      	cbnz	r5, 800649a <_printf_i+0x196>
 8006492:	6823      	ldr	r3, [r4, #0]
 8006494:	f023 0320 	bic.w	r3, r3, #32
 8006498:	6023      	str	r3, [r4, #0]
 800649a:	2310      	movs	r3, #16
 800649c:	e7b0      	b.n	8006400 <_printf_i+0xfc>
 800649e:	6823      	ldr	r3, [r4, #0]
 80064a0:	f043 0320 	orr.w	r3, r3, #32
 80064a4:	6023      	str	r3, [r4, #0]
 80064a6:	2378      	movs	r3, #120	; 0x78
 80064a8:	4828      	ldr	r0, [pc, #160]	; (800654c <_printf_i+0x248>)
 80064aa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80064ae:	e7e3      	b.n	8006478 <_printf_i+0x174>
 80064b0:	065e      	lsls	r6, r3, #25
 80064b2:	bf48      	it	mi
 80064b4:	b2ad      	uxthmi	r5, r5
 80064b6:	e7e6      	b.n	8006486 <_printf_i+0x182>
 80064b8:	4616      	mov	r6, r2
 80064ba:	e7bb      	b.n	8006434 <_printf_i+0x130>
 80064bc:	680b      	ldr	r3, [r1, #0]
 80064be:	6826      	ldr	r6, [r4, #0]
 80064c0:	6960      	ldr	r0, [r4, #20]
 80064c2:	1d1d      	adds	r5, r3, #4
 80064c4:	600d      	str	r5, [r1, #0]
 80064c6:	0635      	lsls	r5, r6, #24
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	d501      	bpl.n	80064d0 <_printf_i+0x1cc>
 80064cc:	6018      	str	r0, [r3, #0]
 80064ce:	e002      	b.n	80064d6 <_printf_i+0x1d2>
 80064d0:	0671      	lsls	r1, r6, #25
 80064d2:	d5fb      	bpl.n	80064cc <_printf_i+0x1c8>
 80064d4:	8018      	strh	r0, [r3, #0]
 80064d6:	2300      	movs	r3, #0
 80064d8:	6123      	str	r3, [r4, #16]
 80064da:	4616      	mov	r6, r2
 80064dc:	e7ba      	b.n	8006454 <_printf_i+0x150>
 80064de:	680b      	ldr	r3, [r1, #0]
 80064e0:	1d1a      	adds	r2, r3, #4
 80064e2:	600a      	str	r2, [r1, #0]
 80064e4:	681e      	ldr	r6, [r3, #0]
 80064e6:	6862      	ldr	r2, [r4, #4]
 80064e8:	2100      	movs	r1, #0
 80064ea:	4630      	mov	r0, r6
 80064ec:	f7f9 fe70 	bl	80001d0 <memchr>
 80064f0:	b108      	cbz	r0, 80064f6 <_printf_i+0x1f2>
 80064f2:	1b80      	subs	r0, r0, r6
 80064f4:	6060      	str	r0, [r4, #4]
 80064f6:	6863      	ldr	r3, [r4, #4]
 80064f8:	6123      	str	r3, [r4, #16]
 80064fa:	2300      	movs	r3, #0
 80064fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006500:	e7a8      	b.n	8006454 <_printf_i+0x150>
 8006502:	6923      	ldr	r3, [r4, #16]
 8006504:	4632      	mov	r2, r6
 8006506:	4649      	mov	r1, r9
 8006508:	4640      	mov	r0, r8
 800650a:	47d0      	blx	sl
 800650c:	3001      	adds	r0, #1
 800650e:	d0ab      	beq.n	8006468 <_printf_i+0x164>
 8006510:	6823      	ldr	r3, [r4, #0]
 8006512:	079b      	lsls	r3, r3, #30
 8006514:	d413      	bmi.n	800653e <_printf_i+0x23a>
 8006516:	68e0      	ldr	r0, [r4, #12]
 8006518:	9b03      	ldr	r3, [sp, #12]
 800651a:	4298      	cmp	r0, r3
 800651c:	bfb8      	it	lt
 800651e:	4618      	movlt	r0, r3
 8006520:	e7a4      	b.n	800646c <_printf_i+0x168>
 8006522:	2301      	movs	r3, #1
 8006524:	4632      	mov	r2, r6
 8006526:	4649      	mov	r1, r9
 8006528:	4640      	mov	r0, r8
 800652a:	47d0      	blx	sl
 800652c:	3001      	adds	r0, #1
 800652e:	d09b      	beq.n	8006468 <_printf_i+0x164>
 8006530:	3501      	adds	r5, #1
 8006532:	68e3      	ldr	r3, [r4, #12]
 8006534:	9903      	ldr	r1, [sp, #12]
 8006536:	1a5b      	subs	r3, r3, r1
 8006538:	42ab      	cmp	r3, r5
 800653a:	dcf2      	bgt.n	8006522 <_printf_i+0x21e>
 800653c:	e7eb      	b.n	8006516 <_printf_i+0x212>
 800653e:	2500      	movs	r5, #0
 8006540:	f104 0619 	add.w	r6, r4, #25
 8006544:	e7f5      	b.n	8006532 <_printf_i+0x22e>
 8006546:	bf00      	nop
 8006548:	0800a582 	.word	0x0800a582
 800654c:	0800a593 	.word	0x0800a593

08006550 <_scanf_float>:
 8006550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006554:	b087      	sub	sp, #28
 8006556:	4617      	mov	r7, r2
 8006558:	9303      	str	r3, [sp, #12]
 800655a:	688b      	ldr	r3, [r1, #8]
 800655c:	1e5a      	subs	r2, r3, #1
 800655e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006562:	bf83      	ittte	hi
 8006564:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006568:	195b      	addhi	r3, r3, r5
 800656a:	9302      	strhi	r3, [sp, #8]
 800656c:	2300      	movls	r3, #0
 800656e:	bf86      	itte	hi
 8006570:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006574:	608b      	strhi	r3, [r1, #8]
 8006576:	9302      	strls	r3, [sp, #8]
 8006578:	680b      	ldr	r3, [r1, #0]
 800657a:	468b      	mov	fp, r1
 800657c:	2500      	movs	r5, #0
 800657e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006582:	f84b 3b1c 	str.w	r3, [fp], #28
 8006586:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800658a:	4680      	mov	r8, r0
 800658c:	460c      	mov	r4, r1
 800658e:	465e      	mov	r6, fp
 8006590:	46aa      	mov	sl, r5
 8006592:	46a9      	mov	r9, r5
 8006594:	9501      	str	r5, [sp, #4]
 8006596:	68a2      	ldr	r2, [r4, #8]
 8006598:	b152      	cbz	r2, 80065b0 <_scanf_float+0x60>
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	781b      	ldrb	r3, [r3, #0]
 800659e:	2b4e      	cmp	r3, #78	; 0x4e
 80065a0:	d864      	bhi.n	800666c <_scanf_float+0x11c>
 80065a2:	2b40      	cmp	r3, #64	; 0x40
 80065a4:	d83c      	bhi.n	8006620 <_scanf_float+0xd0>
 80065a6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80065aa:	b2c8      	uxtb	r0, r1
 80065ac:	280e      	cmp	r0, #14
 80065ae:	d93a      	bls.n	8006626 <_scanf_float+0xd6>
 80065b0:	f1b9 0f00 	cmp.w	r9, #0
 80065b4:	d003      	beq.n	80065be <_scanf_float+0x6e>
 80065b6:	6823      	ldr	r3, [r4, #0]
 80065b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80065bc:	6023      	str	r3, [r4, #0]
 80065be:	f10a 3aff 	add.w	sl, sl, #4294967295
 80065c2:	f1ba 0f01 	cmp.w	sl, #1
 80065c6:	f200 8113 	bhi.w	80067f0 <_scanf_float+0x2a0>
 80065ca:	455e      	cmp	r6, fp
 80065cc:	f200 8105 	bhi.w	80067da <_scanf_float+0x28a>
 80065d0:	2501      	movs	r5, #1
 80065d2:	4628      	mov	r0, r5
 80065d4:	b007      	add	sp, #28
 80065d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065da:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80065de:	2a0d      	cmp	r2, #13
 80065e0:	d8e6      	bhi.n	80065b0 <_scanf_float+0x60>
 80065e2:	a101      	add	r1, pc, #4	; (adr r1, 80065e8 <_scanf_float+0x98>)
 80065e4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80065e8:	08006727 	.word	0x08006727
 80065ec:	080065b1 	.word	0x080065b1
 80065f0:	080065b1 	.word	0x080065b1
 80065f4:	080065b1 	.word	0x080065b1
 80065f8:	08006787 	.word	0x08006787
 80065fc:	0800675f 	.word	0x0800675f
 8006600:	080065b1 	.word	0x080065b1
 8006604:	080065b1 	.word	0x080065b1
 8006608:	08006735 	.word	0x08006735
 800660c:	080065b1 	.word	0x080065b1
 8006610:	080065b1 	.word	0x080065b1
 8006614:	080065b1 	.word	0x080065b1
 8006618:	080065b1 	.word	0x080065b1
 800661c:	080066ed 	.word	0x080066ed
 8006620:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006624:	e7db      	b.n	80065de <_scanf_float+0x8e>
 8006626:	290e      	cmp	r1, #14
 8006628:	d8c2      	bhi.n	80065b0 <_scanf_float+0x60>
 800662a:	a001      	add	r0, pc, #4	; (adr r0, 8006630 <_scanf_float+0xe0>)
 800662c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006630:	080066df 	.word	0x080066df
 8006634:	080065b1 	.word	0x080065b1
 8006638:	080066df 	.word	0x080066df
 800663c:	08006773 	.word	0x08006773
 8006640:	080065b1 	.word	0x080065b1
 8006644:	0800668d 	.word	0x0800668d
 8006648:	080066c9 	.word	0x080066c9
 800664c:	080066c9 	.word	0x080066c9
 8006650:	080066c9 	.word	0x080066c9
 8006654:	080066c9 	.word	0x080066c9
 8006658:	080066c9 	.word	0x080066c9
 800665c:	080066c9 	.word	0x080066c9
 8006660:	080066c9 	.word	0x080066c9
 8006664:	080066c9 	.word	0x080066c9
 8006668:	080066c9 	.word	0x080066c9
 800666c:	2b6e      	cmp	r3, #110	; 0x6e
 800666e:	d809      	bhi.n	8006684 <_scanf_float+0x134>
 8006670:	2b60      	cmp	r3, #96	; 0x60
 8006672:	d8b2      	bhi.n	80065da <_scanf_float+0x8a>
 8006674:	2b54      	cmp	r3, #84	; 0x54
 8006676:	d077      	beq.n	8006768 <_scanf_float+0x218>
 8006678:	2b59      	cmp	r3, #89	; 0x59
 800667a:	d199      	bne.n	80065b0 <_scanf_float+0x60>
 800667c:	2d07      	cmp	r5, #7
 800667e:	d197      	bne.n	80065b0 <_scanf_float+0x60>
 8006680:	2508      	movs	r5, #8
 8006682:	e029      	b.n	80066d8 <_scanf_float+0x188>
 8006684:	2b74      	cmp	r3, #116	; 0x74
 8006686:	d06f      	beq.n	8006768 <_scanf_float+0x218>
 8006688:	2b79      	cmp	r3, #121	; 0x79
 800668a:	e7f6      	b.n	800667a <_scanf_float+0x12a>
 800668c:	6821      	ldr	r1, [r4, #0]
 800668e:	05c8      	lsls	r0, r1, #23
 8006690:	d51a      	bpl.n	80066c8 <_scanf_float+0x178>
 8006692:	9b02      	ldr	r3, [sp, #8]
 8006694:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006698:	6021      	str	r1, [r4, #0]
 800669a:	f109 0901 	add.w	r9, r9, #1
 800669e:	b11b      	cbz	r3, 80066a8 <_scanf_float+0x158>
 80066a0:	3b01      	subs	r3, #1
 80066a2:	3201      	adds	r2, #1
 80066a4:	9302      	str	r3, [sp, #8]
 80066a6:	60a2      	str	r2, [r4, #8]
 80066a8:	68a3      	ldr	r3, [r4, #8]
 80066aa:	3b01      	subs	r3, #1
 80066ac:	60a3      	str	r3, [r4, #8]
 80066ae:	6923      	ldr	r3, [r4, #16]
 80066b0:	3301      	adds	r3, #1
 80066b2:	6123      	str	r3, [r4, #16]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	3b01      	subs	r3, #1
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	607b      	str	r3, [r7, #4]
 80066bc:	f340 8084 	ble.w	80067c8 <_scanf_float+0x278>
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	3301      	adds	r3, #1
 80066c4:	603b      	str	r3, [r7, #0]
 80066c6:	e766      	b.n	8006596 <_scanf_float+0x46>
 80066c8:	eb1a 0f05 	cmn.w	sl, r5
 80066cc:	f47f af70 	bne.w	80065b0 <_scanf_float+0x60>
 80066d0:	6822      	ldr	r2, [r4, #0]
 80066d2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80066d6:	6022      	str	r2, [r4, #0]
 80066d8:	f806 3b01 	strb.w	r3, [r6], #1
 80066dc:	e7e4      	b.n	80066a8 <_scanf_float+0x158>
 80066de:	6822      	ldr	r2, [r4, #0]
 80066e0:	0610      	lsls	r0, r2, #24
 80066e2:	f57f af65 	bpl.w	80065b0 <_scanf_float+0x60>
 80066e6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80066ea:	e7f4      	b.n	80066d6 <_scanf_float+0x186>
 80066ec:	f1ba 0f00 	cmp.w	sl, #0
 80066f0:	d10e      	bne.n	8006710 <_scanf_float+0x1c0>
 80066f2:	f1b9 0f00 	cmp.w	r9, #0
 80066f6:	d10e      	bne.n	8006716 <_scanf_float+0x1c6>
 80066f8:	6822      	ldr	r2, [r4, #0]
 80066fa:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80066fe:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006702:	d108      	bne.n	8006716 <_scanf_float+0x1c6>
 8006704:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006708:	6022      	str	r2, [r4, #0]
 800670a:	f04f 0a01 	mov.w	sl, #1
 800670e:	e7e3      	b.n	80066d8 <_scanf_float+0x188>
 8006710:	f1ba 0f02 	cmp.w	sl, #2
 8006714:	d055      	beq.n	80067c2 <_scanf_float+0x272>
 8006716:	2d01      	cmp	r5, #1
 8006718:	d002      	beq.n	8006720 <_scanf_float+0x1d0>
 800671a:	2d04      	cmp	r5, #4
 800671c:	f47f af48 	bne.w	80065b0 <_scanf_float+0x60>
 8006720:	3501      	adds	r5, #1
 8006722:	b2ed      	uxtb	r5, r5
 8006724:	e7d8      	b.n	80066d8 <_scanf_float+0x188>
 8006726:	f1ba 0f01 	cmp.w	sl, #1
 800672a:	f47f af41 	bne.w	80065b0 <_scanf_float+0x60>
 800672e:	f04f 0a02 	mov.w	sl, #2
 8006732:	e7d1      	b.n	80066d8 <_scanf_float+0x188>
 8006734:	b97d      	cbnz	r5, 8006756 <_scanf_float+0x206>
 8006736:	f1b9 0f00 	cmp.w	r9, #0
 800673a:	f47f af3c 	bne.w	80065b6 <_scanf_float+0x66>
 800673e:	6822      	ldr	r2, [r4, #0]
 8006740:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006744:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006748:	f47f af39 	bne.w	80065be <_scanf_float+0x6e>
 800674c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006750:	6022      	str	r2, [r4, #0]
 8006752:	2501      	movs	r5, #1
 8006754:	e7c0      	b.n	80066d8 <_scanf_float+0x188>
 8006756:	2d03      	cmp	r5, #3
 8006758:	d0e2      	beq.n	8006720 <_scanf_float+0x1d0>
 800675a:	2d05      	cmp	r5, #5
 800675c:	e7de      	b.n	800671c <_scanf_float+0x1cc>
 800675e:	2d02      	cmp	r5, #2
 8006760:	f47f af26 	bne.w	80065b0 <_scanf_float+0x60>
 8006764:	2503      	movs	r5, #3
 8006766:	e7b7      	b.n	80066d8 <_scanf_float+0x188>
 8006768:	2d06      	cmp	r5, #6
 800676a:	f47f af21 	bne.w	80065b0 <_scanf_float+0x60>
 800676e:	2507      	movs	r5, #7
 8006770:	e7b2      	b.n	80066d8 <_scanf_float+0x188>
 8006772:	6822      	ldr	r2, [r4, #0]
 8006774:	0591      	lsls	r1, r2, #22
 8006776:	f57f af1b 	bpl.w	80065b0 <_scanf_float+0x60>
 800677a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800677e:	6022      	str	r2, [r4, #0]
 8006780:	f8cd 9004 	str.w	r9, [sp, #4]
 8006784:	e7a8      	b.n	80066d8 <_scanf_float+0x188>
 8006786:	6822      	ldr	r2, [r4, #0]
 8006788:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800678c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006790:	d006      	beq.n	80067a0 <_scanf_float+0x250>
 8006792:	0550      	lsls	r0, r2, #21
 8006794:	f57f af0c 	bpl.w	80065b0 <_scanf_float+0x60>
 8006798:	f1b9 0f00 	cmp.w	r9, #0
 800679c:	f43f af0f 	beq.w	80065be <_scanf_float+0x6e>
 80067a0:	0591      	lsls	r1, r2, #22
 80067a2:	bf58      	it	pl
 80067a4:	9901      	ldrpl	r1, [sp, #4]
 80067a6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80067aa:	bf58      	it	pl
 80067ac:	eba9 0101 	subpl.w	r1, r9, r1
 80067b0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80067b4:	bf58      	it	pl
 80067b6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80067ba:	6022      	str	r2, [r4, #0]
 80067bc:	f04f 0900 	mov.w	r9, #0
 80067c0:	e78a      	b.n	80066d8 <_scanf_float+0x188>
 80067c2:	f04f 0a03 	mov.w	sl, #3
 80067c6:	e787      	b.n	80066d8 <_scanf_float+0x188>
 80067c8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80067cc:	4639      	mov	r1, r7
 80067ce:	4640      	mov	r0, r8
 80067d0:	4798      	blx	r3
 80067d2:	2800      	cmp	r0, #0
 80067d4:	f43f aedf 	beq.w	8006596 <_scanf_float+0x46>
 80067d8:	e6ea      	b.n	80065b0 <_scanf_float+0x60>
 80067da:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80067de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80067e2:	463a      	mov	r2, r7
 80067e4:	4640      	mov	r0, r8
 80067e6:	4798      	blx	r3
 80067e8:	6923      	ldr	r3, [r4, #16]
 80067ea:	3b01      	subs	r3, #1
 80067ec:	6123      	str	r3, [r4, #16]
 80067ee:	e6ec      	b.n	80065ca <_scanf_float+0x7a>
 80067f0:	1e6b      	subs	r3, r5, #1
 80067f2:	2b06      	cmp	r3, #6
 80067f4:	d825      	bhi.n	8006842 <_scanf_float+0x2f2>
 80067f6:	2d02      	cmp	r5, #2
 80067f8:	d836      	bhi.n	8006868 <_scanf_float+0x318>
 80067fa:	455e      	cmp	r6, fp
 80067fc:	f67f aee8 	bls.w	80065d0 <_scanf_float+0x80>
 8006800:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006804:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006808:	463a      	mov	r2, r7
 800680a:	4640      	mov	r0, r8
 800680c:	4798      	blx	r3
 800680e:	6923      	ldr	r3, [r4, #16]
 8006810:	3b01      	subs	r3, #1
 8006812:	6123      	str	r3, [r4, #16]
 8006814:	e7f1      	b.n	80067fa <_scanf_float+0x2aa>
 8006816:	9802      	ldr	r0, [sp, #8]
 8006818:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800681c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006820:	9002      	str	r0, [sp, #8]
 8006822:	463a      	mov	r2, r7
 8006824:	4640      	mov	r0, r8
 8006826:	4798      	blx	r3
 8006828:	6923      	ldr	r3, [r4, #16]
 800682a:	3b01      	subs	r3, #1
 800682c:	6123      	str	r3, [r4, #16]
 800682e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006832:	fa5f fa8a 	uxtb.w	sl, sl
 8006836:	f1ba 0f02 	cmp.w	sl, #2
 800683a:	d1ec      	bne.n	8006816 <_scanf_float+0x2c6>
 800683c:	3d03      	subs	r5, #3
 800683e:	b2ed      	uxtb	r5, r5
 8006840:	1b76      	subs	r6, r6, r5
 8006842:	6823      	ldr	r3, [r4, #0]
 8006844:	05da      	lsls	r2, r3, #23
 8006846:	d52f      	bpl.n	80068a8 <_scanf_float+0x358>
 8006848:	055b      	lsls	r3, r3, #21
 800684a:	d510      	bpl.n	800686e <_scanf_float+0x31e>
 800684c:	455e      	cmp	r6, fp
 800684e:	f67f aebf 	bls.w	80065d0 <_scanf_float+0x80>
 8006852:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006856:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800685a:	463a      	mov	r2, r7
 800685c:	4640      	mov	r0, r8
 800685e:	4798      	blx	r3
 8006860:	6923      	ldr	r3, [r4, #16]
 8006862:	3b01      	subs	r3, #1
 8006864:	6123      	str	r3, [r4, #16]
 8006866:	e7f1      	b.n	800684c <_scanf_float+0x2fc>
 8006868:	46aa      	mov	sl, r5
 800686a:	9602      	str	r6, [sp, #8]
 800686c:	e7df      	b.n	800682e <_scanf_float+0x2de>
 800686e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006872:	6923      	ldr	r3, [r4, #16]
 8006874:	2965      	cmp	r1, #101	; 0x65
 8006876:	f103 33ff 	add.w	r3, r3, #4294967295
 800687a:	f106 35ff 	add.w	r5, r6, #4294967295
 800687e:	6123      	str	r3, [r4, #16]
 8006880:	d00c      	beq.n	800689c <_scanf_float+0x34c>
 8006882:	2945      	cmp	r1, #69	; 0x45
 8006884:	d00a      	beq.n	800689c <_scanf_float+0x34c>
 8006886:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800688a:	463a      	mov	r2, r7
 800688c:	4640      	mov	r0, r8
 800688e:	4798      	blx	r3
 8006890:	6923      	ldr	r3, [r4, #16]
 8006892:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006896:	3b01      	subs	r3, #1
 8006898:	1eb5      	subs	r5, r6, #2
 800689a:	6123      	str	r3, [r4, #16]
 800689c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80068a0:	463a      	mov	r2, r7
 80068a2:	4640      	mov	r0, r8
 80068a4:	4798      	blx	r3
 80068a6:	462e      	mov	r6, r5
 80068a8:	6825      	ldr	r5, [r4, #0]
 80068aa:	f015 0510 	ands.w	r5, r5, #16
 80068ae:	d158      	bne.n	8006962 <_scanf_float+0x412>
 80068b0:	7035      	strb	r5, [r6, #0]
 80068b2:	6823      	ldr	r3, [r4, #0]
 80068b4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80068b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068bc:	d11c      	bne.n	80068f8 <_scanf_float+0x3a8>
 80068be:	9b01      	ldr	r3, [sp, #4]
 80068c0:	454b      	cmp	r3, r9
 80068c2:	eba3 0209 	sub.w	r2, r3, r9
 80068c6:	d124      	bne.n	8006912 <_scanf_float+0x3c2>
 80068c8:	2200      	movs	r2, #0
 80068ca:	4659      	mov	r1, fp
 80068cc:	4640      	mov	r0, r8
 80068ce:	f000 ff09 	bl	80076e4 <_strtod_r>
 80068d2:	9b03      	ldr	r3, [sp, #12]
 80068d4:	6821      	ldr	r1, [r4, #0]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f011 0f02 	tst.w	r1, #2
 80068dc:	ec57 6b10 	vmov	r6, r7, d0
 80068e0:	f103 0204 	add.w	r2, r3, #4
 80068e4:	d020      	beq.n	8006928 <_scanf_float+0x3d8>
 80068e6:	9903      	ldr	r1, [sp, #12]
 80068e8:	600a      	str	r2, [r1, #0]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	e9c3 6700 	strd	r6, r7, [r3]
 80068f0:	68e3      	ldr	r3, [r4, #12]
 80068f2:	3301      	adds	r3, #1
 80068f4:	60e3      	str	r3, [r4, #12]
 80068f6:	e66c      	b.n	80065d2 <_scanf_float+0x82>
 80068f8:	9b04      	ldr	r3, [sp, #16]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d0e4      	beq.n	80068c8 <_scanf_float+0x378>
 80068fe:	9905      	ldr	r1, [sp, #20]
 8006900:	230a      	movs	r3, #10
 8006902:	462a      	mov	r2, r5
 8006904:	3101      	adds	r1, #1
 8006906:	4640      	mov	r0, r8
 8006908:	f000 ff76 	bl	80077f8 <_strtol_r>
 800690c:	9b04      	ldr	r3, [sp, #16]
 800690e:	9e05      	ldr	r6, [sp, #20]
 8006910:	1ac2      	subs	r2, r0, r3
 8006912:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006916:	429e      	cmp	r6, r3
 8006918:	bf28      	it	cs
 800691a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800691e:	4912      	ldr	r1, [pc, #72]	; (8006968 <_scanf_float+0x418>)
 8006920:	4630      	mov	r0, r6
 8006922:	f000 f87f 	bl	8006a24 <siprintf>
 8006926:	e7cf      	b.n	80068c8 <_scanf_float+0x378>
 8006928:	f011 0f04 	tst.w	r1, #4
 800692c:	9903      	ldr	r1, [sp, #12]
 800692e:	600a      	str	r2, [r1, #0]
 8006930:	d1db      	bne.n	80068ea <_scanf_float+0x39a>
 8006932:	f8d3 8000 	ldr.w	r8, [r3]
 8006936:	ee10 2a10 	vmov	r2, s0
 800693a:	ee10 0a10 	vmov	r0, s0
 800693e:	463b      	mov	r3, r7
 8006940:	4639      	mov	r1, r7
 8006942:	f7fa f8f3 	bl	8000b2c <__aeabi_dcmpun>
 8006946:	b128      	cbz	r0, 8006954 <_scanf_float+0x404>
 8006948:	4808      	ldr	r0, [pc, #32]	; (800696c <_scanf_float+0x41c>)
 800694a:	f000 f821 	bl	8006990 <nanf>
 800694e:	ed88 0a00 	vstr	s0, [r8]
 8006952:	e7cd      	b.n	80068f0 <_scanf_float+0x3a0>
 8006954:	4630      	mov	r0, r6
 8006956:	4639      	mov	r1, r7
 8006958:	f7fa f946 	bl	8000be8 <__aeabi_d2f>
 800695c:	f8c8 0000 	str.w	r0, [r8]
 8006960:	e7c6      	b.n	80068f0 <_scanf_float+0x3a0>
 8006962:	2500      	movs	r5, #0
 8006964:	e635      	b.n	80065d2 <_scanf_float+0x82>
 8006966:	bf00      	nop
 8006968:	0800a5a4 	.word	0x0800a5a4
 800696c:	0800a9c0 	.word	0x0800a9c0

08006970 <_sbrk_r>:
 8006970:	b538      	push	{r3, r4, r5, lr}
 8006972:	4d06      	ldr	r5, [pc, #24]	; (800698c <_sbrk_r+0x1c>)
 8006974:	2300      	movs	r3, #0
 8006976:	4604      	mov	r4, r0
 8006978:	4608      	mov	r0, r1
 800697a:	602b      	str	r3, [r5, #0]
 800697c:	f7fb f82c 	bl	80019d8 <_sbrk>
 8006980:	1c43      	adds	r3, r0, #1
 8006982:	d102      	bne.n	800698a <_sbrk_r+0x1a>
 8006984:	682b      	ldr	r3, [r5, #0]
 8006986:	b103      	cbz	r3, 800698a <_sbrk_r+0x1a>
 8006988:	6023      	str	r3, [r4, #0]
 800698a:	bd38      	pop	{r3, r4, r5, pc}
 800698c:	20000394 	.word	0x20000394

08006990 <nanf>:
 8006990:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006998 <nanf+0x8>
 8006994:	4770      	bx	lr
 8006996:	bf00      	nop
 8006998:	7fc00000 	.word	0x7fc00000

0800699c <_raise_r>:
 800699c:	291f      	cmp	r1, #31
 800699e:	b538      	push	{r3, r4, r5, lr}
 80069a0:	4604      	mov	r4, r0
 80069a2:	460d      	mov	r5, r1
 80069a4:	d904      	bls.n	80069b0 <_raise_r+0x14>
 80069a6:	2316      	movs	r3, #22
 80069a8:	6003      	str	r3, [r0, #0]
 80069aa:	f04f 30ff 	mov.w	r0, #4294967295
 80069ae:	bd38      	pop	{r3, r4, r5, pc}
 80069b0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80069b2:	b112      	cbz	r2, 80069ba <_raise_r+0x1e>
 80069b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80069b8:	b94b      	cbnz	r3, 80069ce <_raise_r+0x32>
 80069ba:	4620      	mov	r0, r4
 80069bc:	f000 f830 	bl	8006a20 <_getpid_r>
 80069c0:	462a      	mov	r2, r5
 80069c2:	4601      	mov	r1, r0
 80069c4:	4620      	mov	r0, r4
 80069c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069ca:	f000 b817 	b.w	80069fc <_kill_r>
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d00a      	beq.n	80069e8 <_raise_r+0x4c>
 80069d2:	1c59      	adds	r1, r3, #1
 80069d4:	d103      	bne.n	80069de <_raise_r+0x42>
 80069d6:	2316      	movs	r3, #22
 80069d8:	6003      	str	r3, [r0, #0]
 80069da:	2001      	movs	r0, #1
 80069dc:	e7e7      	b.n	80069ae <_raise_r+0x12>
 80069de:	2400      	movs	r4, #0
 80069e0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80069e4:	4628      	mov	r0, r5
 80069e6:	4798      	blx	r3
 80069e8:	2000      	movs	r0, #0
 80069ea:	e7e0      	b.n	80069ae <_raise_r+0x12>

080069ec <raise>:
 80069ec:	4b02      	ldr	r3, [pc, #8]	; (80069f8 <raise+0xc>)
 80069ee:	4601      	mov	r1, r0
 80069f0:	6818      	ldr	r0, [r3, #0]
 80069f2:	f7ff bfd3 	b.w	800699c <_raise_r>
 80069f6:	bf00      	nop
 80069f8:	20000030 	.word	0x20000030

080069fc <_kill_r>:
 80069fc:	b538      	push	{r3, r4, r5, lr}
 80069fe:	4d07      	ldr	r5, [pc, #28]	; (8006a1c <_kill_r+0x20>)
 8006a00:	2300      	movs	r3, #0
 8006a02:	4604      	mov	r4, r0
 8006a04:	4608      	mov	r0, r1
 8006a06:	4611      	mov	r1, r2
 8006a08:	602b      	str	r3, [r5, #0]
 8006a0a:	f7fa ff5d 	bl	80018c8 <_kill>
 8006a0e:	1c43      	adds	r3, r0, #1
 8006a10:	d102      	bne.n	8006a18 <_kill_r+0x1c>
 8006a12:	682b      	ldr	r3, [r5, #0]
 8006a14:	b103      	cbz	r3, 8006a18 <_kill_r+0x1c>
 8006a16:	6023      	str	r3, [r4, #0]
 8006a18:	bd38      	pop	{r3, r4, r5, pc}
 8006a1a:	bf00      	nop
 8006a1c:	20000394 	.word	0x20000394

08006a20 <_getpid_r>:
 8006a20:	f7fa bf4a 	b.w	80018b8 <_getpid>

08006a24 <siprintf>:
 8006a24:	b40e      	push	{r1, r2, r3}
 8006a26:	b500      	push	{lr}
 8006a28:	b09c      	sub	sp, #112	; 0x70
 8006a2a:	ab1d      	add	r3, sp, #116	; 0x74
 8006a2c:	9002      	str	r0, [sp, #8]
 8006a2e:	9006      	str	r0, [sp, #24]
 8006a30:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006a34:	4809      	ldr	r0, [pc, #36]	; (8006a5c <siprintf+0x38>)
 8006a36:	9107      	str	r1, [sp, #28]
 8006a38:	9104      	str	r1, [sp, #16]
 8006a3a:	4909      	ldr	r1, [pc, #36]	; (8006a60 <siprintf+0x3c>)
 8006a3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a40:	9105      	str	r1, [sp, #20]
 8006a42:	6800      	ldr	r0, [r0, #0]
 8006a44:	9301      	str	r3, [sp, #4]
 8006a46:	a902      	add	r1, sp, #8
 8006a48:	f002 fe0a 	bl	8009660 <_svfiprintf_r>
 8006a4c:	9b02      	ldr	r3, [sp, #8]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	701a      	strb	r2, [r3, #0]
 8006a52:	b01c      	add	sp, #112	; 0x70
 8006a54:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a58:	b003      	add	sp, #12
 8006a5a:	4770      	bx	lr
 8006a5c:	20000030 	.word	0x20000030
 8006a60:	ffff0208 	.word	0xffff0208

08006a64 <strstr>:
 8006a64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a66:	780c      	ldrb	r4, [r1, #0]
 8006a68:	b164      	cbz	r4, 8006a84 <strstr+0x20>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	781a      	ldrb	r2, [r3, #0]
 8006a6e:	4618      	mov	r0, r3
 8006a70:	1c5e      	adds	r6, r3, #1
 8006a72:	b90a      	cbnz	r2, 8006a78 <strstr+0x14>
 8006a74:	4610      	mov	r0, r2
 8006a76:	e005      	b.n	8006a84 <strstr+0x20>
 8006a78:	4294      	cmp	r4, r2
 8006a7a:	d108      	bne.n	8006a8e <strstr+0x2a>
 8006a7c:	460d      	mov	r5, r1
 8006a7e:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8006a82:	b902      	cbnz	r2, 8006a86 <strstr+0x22>
 8006a84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a86:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8006a8a:	4297      	cmp	r7, r2
 8006a8c:	d0f7      	beq.n	8006a7e <strstr+0x1a>
 8006a8e:	4633      	mov	r3, r6
 8006a90:	e7ec      	b.n	8006a6c <strstr+0x8>

08006a92 <sulp>:
 8006a92:	b570      	push	{r4, r5, r6, lr}
 8006a94:	4604      	mov	r4, r0
 8006a96:	460d      	mov	r5, r1
 8006a98:	ec45 4b10 	vmov	d0, r4, r5
 8006a9c:	4616      	mov	r6, r2
 8006a9e:	f002 fc25 	bl	80092ec <__ulp>
 8006aa2:	ec51 0b10 	vmov	r0, r1, d0
 8006aa6:	b17e      	cbz	r6, 8006ac8 <sulp+0x36>
 8006aa8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006aac:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	dd09      	ble.n	8006ac8 <sulp+0x36>
 8006ab4:	051b      	lsls	r3, r3, #20
 8006ab6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006aba:	2400      	movs	r4, #0
 8006abc:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006ac0:	4622      	mov	r2, r4
 8006ac2:	462b      	mov	r3, r5
 8006ac4:	f7f9 fd98 	bl	80005f8 <__aeabi_dmul>
 8006ac8:	bd70      	pop	{r4, r5, r6, pc}
 8006aca:	0000      	movs	r0, r0
 8006acc:	0000      	movs	r0, r0
	...

08006ad0 <_strtod_l>:
 8006ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ad4:	b0a3      	sub	sp, #140	; 0x8c
 8006ad6:	461f      	mov	r7, r3
 8006ad8:	2300      	movs	r3, #0
 8006ada:	931e      	str	r3, [sp, #120]	; 0x78
 8006adc:	4ba4      	ldr	r3, [pc, #656]	; (8006d70 <_strtod_l+0x2a0>)
 8006ade:	9219      	str	r2, [sp, #100]	; 0x64
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	9307      	str	r3, [sp, #28]
 8006ae4:	4604      	mov	r4, r0
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	4688      	mov	r8, r1
 8006aea:	f7f9 fbc1 	bl	8000270 <strlen>
 8006aee:	f04f 0a00 	mov.w	sl, #0
 8006af2:	4605      	mov	r5, r0
 8006af4:	f04f 0b00 	mov.w	fp, #0
 8006af8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006afc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006afe:	781a      	ldrb	r2, [r3, #0]
 8006b00:	2a2b      	cmp	r2, #43	; 0x2b
 8006b02:	d04c      	beq.n	8006b9e <_strtod_l+0xce>
 8006b04:	d839      	bhi.n	8006b7a <_strtod_l+0xaa>
 8006b06:	2a0d      	cmp	r2, #13
 8006b08:	d832      	bhi.n	8006b70 <_strtod_l+0xa0>
 8006b0a:	2a08      	cmp	r2, #8
 8006b0c:	d832      	bhi.n	8006b74 <_strtod_l+0xa4>
 8006b0e:	2a00      	cmp	r2, #0
 8006b10:	d03c      	beq.n	8006b8c <_strtod_l+0xbc>
 8006b12:	2300      	movs	r3, #0
 8006b14:	930e      	str	r3, [sp, #56]	; 0x38
 8006b16:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006b18:	7833      	ldrb	r3, [r6, #0]
 8006b1a:	2b30      	cmp	r3, #48	; 0x30
 8006b1c:	f040 80b4 	bne.w	8006c88 <_strtod_l+0x1b8>
 8006b20:	7873      	ldrb	r3, [r6, #1]
 8006b22:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006b26:	2b58      	cmp	r3, #88	; 0x58
 8006b28:	d16c      	bne.n	8006c04 <_strtod_l+0x134>
 8006b2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b2c:	9301      	str	r3, [sp, #4]
 8006b2e:	ab1e      	add	r3, sp, #120	; 0x78
 8006b30:	9702      	str	r7, [sp, #8]
 8006b32:	9300      	str	r3, [sp, #0]
 8006b34:	4a8f      	ldr	r2, [pc, #572]	; (8006d74 <_strtod_l+0x2a4>)
 8006b36:	ab1f      	add	r3, sp, #124	; 0x7c
 8006b38:	a91d      	add	r1, sp, #116	; 0x74
 8006b3a:	4620      	mov	r0, r4
 8006b3c:	f001 fd40 	bl	80085c0 <__gethex>
 8006b40:	f010 0707 	ands.w	r7, r0, #7
 8006b44:	4605      	mov	r5, r0
 8006b46:	d005      	beq.n	8006b54 <_strtod_l+0x84>
 8006b48:	2f06      	cmp	r7, #6
 8006b4a:	d12a      	bne.n	8006ba2 <_strtod_l+0xd2>
 8006b4c:	3601      	adds	r6, #1
 8006b4e:	2300      	movs	r3, #0
 8006b50:	961d      	str	r6, [sp, #116]	; 0x74
 8006b52:	930e      	str	r3, [sp, #56]	; 0x38
 8006b54:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	f040 8596 	bne.w	8007688 <_strtod_l+0xbb8>
 8006b5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b5e:	b1db      	cbz	r3, 8006b98 <_strtod_l+0xc8>
 8006b60:	4652      	mov	r2, sl
 8006b62:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006b66:	ec43 2b10 	vmov	d0, r2, r3
 8006b6a:	b023      	add	sp, #140	; 0x8c
 8006b6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b70:	2a20      	cmp	r2, #32
 8006b72:	d1ce      	bne.n	8006b12 <_strtod_l+0x42>
 8006b74:	3301      	adds	r3, #1
 8006b76:	931d      	str	r3, [sp, #116]	; 0x74
 8006b78:	e7c0      	b.n	8006afc <_strtod_l+0x2c>
 8006b7a:	2a2d      	cmp	r2, #45	; 0x2d
 8006b7c:	d1c9      	bne.n	8006b12 <_strtod_l+0x42>
 8006b7e:	2201      	movs	r2, #1
 8006b80:	920e      	str	r2, [sp, #56]	; 0x38
 8006b82:	1c5a      	adds	r2, r3, #1
 8006b84:	921d      	str	r2, [sp, #116]	; 0x74
 8006b86:	785b      	ldrb	r3, [r3, #1]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d1c4      	bne.n	8006b16 <_strtod_l+0x46>
 8006b8c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006b8e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	f040 8576 	bne.w	8007684 <_strtod_l+0xbb4>
 8006b98:	4652      	mov	r2, sl
 8006b9a:	465b      	mov	r3, fp
 8006b9c:	e7e3      	b.n	8006b66 <_strtod_l+0x96>
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	e7ee      	b.n	8006b80 <_strtod_l+0xb0>
 8006ba2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006ba4:	b13a      	cbz	r2, 8006bb6 <_strtod_l+0xe6>
 8006ba6:	2135      	movs	r1, #53	; 0x35
 8006ba8:	a820      	add	r0, sp, #128	; 0x80
 8006baa:	f002 fcaa 	bl	8009502 <__copybits>
 8006bae:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006bb0:	4620      	mov	r0, r4
 8006bb2:	f002 f86f 	bl	8008c94 <_Bfree>
 8006bb6:	3f01      	subs	r7, #1
 8006bb8:	2f05      	cmp	r7, #5
 8006bba:	d807      	bhi.n	8006bcc <_strtod_l+0xfc>
 8006bbc:	e8df f007 	tbb	[pc, r7]
 8006bc0:	1d180b0e 	.word	0x1d180b0e
 8006bc4:	030e      	.short	0x030e
 8006bc6:	f04f 0b00 	mov.w	fp, #0
 8006bca:	46da      	mov	sl, fp
 8006bcc:	0728      	lsls	r0, r5, #28
 8006bce:	d5c1      	bpl.n	8006b54 <_strtod_l+0x84>
 8006bd0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006bd4:	e7be      	b.n	8006b54 <_strtod_l+0x84>
 8006bd6:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8006bda:	e7f7      	b.n	8006bcc <_strtod_l+0xfc>
 8006bdc:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8006be0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006be2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006be6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006bea:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006bee:	e7ed      	b.n	8006bcc <_strtod_l+0xfc>
 8006bf0:	f8df b184 	ldr.w	fp, [pc, #388]	; 8006d78 <_strtod_l+0x2a8>
 8006bf4:	f04f 0a00 	mov.w	sl, #0
 8006bf8:	e7e8      	b.n	8006bcc <_strtod_l+0xfc>
 8006bfa:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006bfe:	f04f 3aff 	mov.w	sl, #4294967295
 8006c02:	e7e3      	b.n	8006bcc <_strtod_l+0xfc>
 8006c04:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c06:	1c5a      	adds	r2, r3, #1
 8006c08:	921d      	str	r2, [sp, #116]	; 0x74
 8006c0a:	785b      	ldrb	r3, [r3, #1]
 8006c0c:	2b30      	cmp	r3, #48	; 0x30
 8006c0e:	d0f9      	beq.n	8006c04 <_strtod_l+0x134>
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d09f      	beq.n	8006b54 <_strtod_l+0x84>
 8006c14:	2301      	movs	r3, #1
 8006c16:	f04f 0900 	mov.w	r9, #0
 8006c1a:	9304      	str	r3, [sp, #16]
 8006c1c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c1e:	930a      	str	r3, [sp, #40]	; 0x28
 8006c20:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006c24:	464f      	mov	r7, r9
 8006c26:	220a      	movs	r2, #10
 8006c28:	981d      	ldr	r0, [sp, #116]	; 0x74
 8006c2a:	7806      	ldrb	r6, [r0, #0]
 8006c2c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006c30:	b2d9      	uxtb	r1, r3
 8006c32:	2909      	cmp	r1, #9
 8006c34:	d92a      	bls.n	8006c8c <_strtod_l+0x1bc>
 8006c36:	9907      	ldr	r1, [sp, #28]
 8006c38:	462a      	mov	r2, r5
 8006c3a:	f002 fe19 	bl	8009870 <strncmp>
 8006c3e:	b398      	cbz	r0, 8006ca8 <_strtod_l+0x1d8>
 8006c40:	2000      	movs	r0, #0
 8006c42:	4633      	mov	r3, r6
 8006c44:	463d      	mov	r5, r7
 8006c46:	9007      	str	r0, [sp, #28]
 8006c48:	4602      	mov	r2, r0
 8006c4a:	2b65      	cmp	r3, #101	; 0x65
 8006c4c:	d001      	beq.n	8006c52 <_strtod_l+0x182>
 8006c4e:	2b45      	cmp	r3, #69	; 0x45
 8006c50:	d118      	bne.n	8006c84 <_strtod_l+0x1b4>
 8006c52:	b91d      	cbnz	r5, 8006c5c <_strtod_l+0x18c>
 8006c54:	9b04      	ldr	r3, [sp, #16]
 8006c56:	4303      	orrs	r3, r0
 8006c58:	d098      	beq.n	8006b8c <_strtod_l+0xbc>
 8006c5a:	2500      	movs	r5, #0
 8006c5c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8006c60:	f108 0301 	add.w	r3, r8, #1
 8006c64:	931d      	str	r3, [sp, #116]	; 0x74
 8006c66:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006c6a:	2b2b      	cmp	r3, #43	; 0x2b
 8006c6c:	d075      	beq.n	8006d5a <_strtod_l+0x28a>
 8006c6e:	2b2d      	cmp	r3, #45	; 0x2d
 8006c70:	d07b      	beq.n	8006d6a <_strtod_l+0x29a>
 8006c72:	f04f 0c00 	mov.w	ip, #0
 8006c76:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006c7a:	2909      	cmp	r1, #9
 8006c7c:	f240 8082 	bls.w	8006d84 <_strtod_l+0x2b4>
 8006c80:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006c84:	2600      	movs	r6, #0
 8006c86:	e09d      	b.n	8006dc4 <_strtod_l+0x2f4>
 8006c88:	2300      	movs	r3, #0
 8006c8a:	e7c4      	b.n	8006c16 <_strtod_l+0x146>
 8006c8c:	2f08      	cmp	r7, #8
 8006c8e:	bfd8      	it	le
 8006c90:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006c92:	f100 0001 	add.w	r0, r0, #1
 8006c96:	bfda      	itte	le
 8006c98:	fb02 3301 	mlale	r3, r2, r1, r3
 8006c9c:	9309      	strle	r3, [sp, #36]	; 0x24
 8006c9e:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006ca2:	3701      	adds	r7, #1
 8006ca4:	901d      	str	r0, [sp, #116]	; 0x74
 8006ca6:	e7bf      	b.n	8006c28 <_strtod_l+0x158>
 8006ca8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006caa:	195a      	adds	r2, r3, r5
 8006cac:	921d      	str	r2, [sp, #116]	; 0x74
 8006cae:	5d5b      	ldrb	r3, [r3, r5]
 8006cb0:	2f00      	cmp	r7, #0
 8006cb2:	d037      	beq.n	8006d24 <_strtod_l+0x254>
 8006cb4:	9007      	str	r0, [sp, #28]
 8006cb6:	463d      	mov	r5, r7
 8006cb8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8006cbc:	2a09      	cmp	r2, #9
 8006cbe:	d912      	bls.n	8006ce6 <_strtod_l+0x216>
 8006cc0:	2201      	movs	r2, #1
 8006cc2:	e7c2      	b.n	8006c4a <_strtod_l+0x17a>
 8006cc4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006cc6:	1c5a      	adds	r2, r3, #1
 8006cc8:	921d      	str	r2, [sp, #116]	; 0x74
 8006cca:	785b      	ldrb	r3, [r3, #1]
 8006ccc:	3001      	adds	r0, #1
 8006cce:	2b30      	cmp	r3, #48	; 0x30
 8006cd0:	d0f8      	beq.n	8006cc4 <_strtod_l+0x1f4>
 8006cd2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006cd6:	2a08      	cmp	r2, #8
 8006cd8:	f200 84db 	bhi.w	8007692 <_strtod_l+0xbc2>
 8006cdc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006cde:	9007      	str	r0, [sp, #28]
 8006ce0:	2000      	movs	r0, #0
 8006ce2:	920a      	str	r2, [sp, #40]	; 0x28
 8006ce4:	4605      	mov	r5, r0
 8006ce6:	3b30      	subs	r3, #48	; 0x30
 8006ce8:	f100 0201 	add.w	r2, r0, #1
 8006cec:	d014      	beq.n	8006d18 <_strtod_l+0x248>
 8006cee:	9907      	ldr	r1, [sp, #28]
 8006cf0:	4411      	add	r1, r2
 8006cf2:	9107      	str	r1, [sp, #28]
 8006cf4:	462a      	mov	r2, r5
 8006cf6:	eb00 0e05 	add.w	lr, r0, r5
 8006cfa:	210a      	movs	r1, #10
 8006cfc:	4572      	cmp	r2, lr
 8006cfe:	d113      	bne.n	8006d28 <_strtod_l+0x258>
 8006d00:	182a      	adds	r2, r5, r0
 8006d02:	2a08      	cmp	r2, #8
 8006d04:	f105 0501 	add.w	r5, r5, #1
 8006d08:	4405      	add	r5, r0
 8006d0a:	dc1c      	bgt.n	8006d46 <_strtod_l+0x276>
 8006d0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d0e:	220a      	movs	r2, #10
 8006d10:	fb02 3301 	mla	r3, r2, r1, r3
 8006d14:	9309      	str	r3, [sp, #36]	; 0x24
 8006d16:	2200      	movs	r2, #0
 8006d18:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d1a:	1c59      	adds	r1, r3, #1
 8006d1c:	911d      	str	r1, [sp, #116]	; 0x74
 8006d1e:	785b      	ldrb	r3, [r3, #1]
 8006d20:	4610      	mov	r0, r2
 8006d22:	e7c9      	b.n	8006cb8 <_strtod_l+0x1e8>
 8006d24:	4638      	mov	r0, r7
 8006d26:	e7d2      	b.n	8006cce <_strtod_l+0x1fe>
 8006d28:	2a08      	cmp	r2, #8
 8006d2a:	dc04      	bgt.n	8006d36 <_strtod_l+0x266>
 8006d2c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006d2e:	434e      	muls	r6, r1
 8006d30:	9609      	str	r6, [sp, #36]	; 0x24
 8006d32:	3201      	adds	r2, #1
 8006d34:	e7e2      	b.n	8006cfc <_strtod_l+0x22c>
 8006d36:	f102 0c01 	add.w	ip, r2, #1
 8006d3a:	f1bc 0f10 	cmp.w	ip, #16
 8006d3e:	bfd8      	it	le
 8006d40:	fb01 f909 	mulle.w	r9, r1, r9
 8006d44:	e7f5      	b.n	8006d32 <_strtod_l+0x262>
 8006d46:	2d10      	cmp	r5, #16
 8006d48:	bfdc      	itt	le
 8006d4a:	220a      	movle	r2, #10
 8006d4c:	fb02 3909 	mlale	r9, r2, r9, r3
 8006d50:	e7e1      	b.n	8006d16 <_strtod_l+0x246>
 8006d52:	2300      	movs	r3, #0
 8006d54:	9307      	str	r3, [sp, #28]
 8006d56:	2201      	movs	r2, #1
 8006d58:	e77c      	b.n	8006c54 <_strtod_l+0x184>
 8006d5a:	f04f 0c00 	mov.w	ip, #0
 8006d5e:	f108 0302 	add.w	r3, r8, #2
 8006d62:	931d      	str	r3, [sp, #116]	; 0x74
 8006d64:	f898 3002 	ldrb.w	r3, [r8, #2]
 8006d68:	e785      	b.n	8006c76 <_strtod_l+0x1a6>
 8006d6a:	f04f 0c01 	mov.w	ip, #1
 8006d6e:	e7f6      	b.n	8006d5e <_strtod_l+0x28e>
 8006d70:	0800a800 	.word	0x0800a800
 8006d74:	0800a5ac 	.word	0x0800a5ac
 8006d78:	7ff00000 	.word	0x7ff00000
 8006d7c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d7e:	1c59      	adds	r1, r3, #1
 8006d80:	911d      	str	r1, [sp, #116]	; 0x74
 8006d82:	785b      	ldrb	r3, [r3, #1]
 8006d84:	2b30      	cmp	r3, #48	; 0x30
 8006d86:	d0f9      	beq.n	8006d7c <_strtod_l+0x2ac>
 8006d88:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8006d8c:	2908      	cmp	r1, #8
 8006d8e:	f63f af79 	bhi.w	8006c84 <_strtod_l+0x1b4>
 8006d92:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006d96:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d98:	9308      	str	r3, [sp, #32]
 8006d9a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d9c:	1c59      	adds	r1, r3, #1
 8006d9e:	911d      	str	r1, [sp, #116]	; 0x74
 8006da0:	785b      	ldrb	r3, [r3, #1]
 8006da2:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8006da6:	2e09      	cmp	r6, #9
 8006da8:	d937      	bls.n	8006e1a <_strtod_l+0x34a>
 8006daa:	9e08      	ldr	r6, [sp, #32]
 8006dac:	1b89      	subs	r1, r1, r6
 8006dae:	2908      	cmp	r1, #8
 8006db0:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006db4:	dc02      	bgt.n	8006dbc <_strtod_l+0x2ec>
 8006db6:	4576      	cmp	r6, lr
 8006db8:	bfa8      	it	ge
 8006dba:	4676      	movge	r6, lr
 8006dbc:	f1bc 0f00 	cmp.w	ip, #0
 8006dc0:	d000      	beq.n	8006dc4 <_strtod_l+0x2f4>
 8006dc2:	4276      	negs	r6, r6
 8006dc4:	2d00      	cmp	r5, #0
 8006dc6:	d14f      	bne.n	8006e68 <_strtod_l+0x398>
 8006dc8:	9904      	ldr	r1, [sp, #16]
 8006dca:	4301      	orrs	r1, r0
 8006dcc:	f47f aec2 	bne.w	8006b54 <_strtod_l+0x84>
 8006dd0:	2a00      	cmp	r2, #0
 8006dd2:	f47f aedb 	bne.w	8006b8c <_strtod_l+0xbc>
 8006dd6:	2b69      	cmp	r3, #105	; 0x69
 8006dd8:	d027      	beq.n	8006e2a <_strtod_l+0x35a>
 8006dda:	dc24      	bgt.n	8006e26 <_strtod_l+0x356>
 8006ddc:	2b49      	cmp	r3, #73	; 0x49
 8006dde:	d024      	beq.n	8006e2a <_strtod_l+0x35a>
 8006de0:	2b4e      	cmp	r3, #78	; 0x4e
 8006de2:	f47f aed3 	bne.w	8006b8c <_strtod_l+0xbc>
 8006de6:	499e      	ldr	r1, [pc, #632]	; (8007060 <_strtod_l+0x590>)
 8006de8:	a81d      	add	r0, sp, #116	; 0x74
 8006dea:	f001 fe41 	bl	8008a70 <__match>
 8006dee:	2800      	cmp	r0, #0
 8006df0:	f43f aecc 	beq.w	8006b8c <_strtod_l+0xbc>
 8006df4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006df6:	781b      	ldrb	r3, [r3, #0]
 8006df8:	2b28      	cmp	r3, #40	; 0x28
 8006dfa:	d12d      	bne.n	8006e58 <_strtod_l+0x388>
 8006dfc:	4999      	ldr	r1, [pc, #612]	; (8007064 <_strtod_l+0x594>)
 8006dfe:	aa20      	add	r2, sp, #128	; 0x80
 8006e00:	a81d      	add	r0, sp, #116	; 0x74
 8006e02:	f001 fe49 	bl	8008a98 <__hexnan>
 8006e06:	2805      	cmp	r0, #5
 8006e08:	d126      	bne.n	8006e58 <_strtod_l+0x388>
 8006e0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e0c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8006e10:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006e14:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006e18:	e69c      	b.n	8006b54 <_strtod_l+0x84>
 8006e1a:	210a      	movs	r1, #10
 8006e1c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006e20:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006e24:	e7b9      	b.n	8006d9a <_strtod_l+0x2ca>
 8006e26:	2b6e      	cmp	r3, #110	; 0x6e
 8006e28:	e7db      	b.n	8006de2 <_strtod_l+0x312>
 8006e2a:	498f      	ldr	r1, [pc, #572]	; (8007068 <_strtod_l+0x598>)
 8006e2c:	a81d      	add	r0, sp, #116	; 0x74
 8006e2e:	f001 fe1f 	bl	8008a70 <__match>
 8006e32:	2800      	cmp	r0, #0
 8006e34:	f43f aeaa 	beq.w	8006b8c <_strtod_l+0xbc>
 8006e38:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006e3a:	498c      	ldr	r1, [pc, #560]	; (800706c <_strtod_l+0x59c>)
 8006e3c:	3b01      	subs	r3, #1
 8006e3e:	a81d      	add	r0, sp, #116	; 0x74
 8006e40:	931d      	str	r3, [sp, #116]	; 0x74
 8006e42:	f001 fe15 	bl	8008a70 <__match>
 8006e46:	b910      	cbnz	r0, 8006e4e <_strtod_l+0x37e>
 8006e48:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006e4a:	3301      	adds	r3, #1
 8006e4c:	931d      	str	r3, [sp, #116]	; 0x74
 8006e4e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800707c <_strtod_l+0x5ac>
 8006e52:	f04f 0a00 	mov.w	sl, #0
 8006e56:	e67d      	b.n	8006b54 <_strtod_l+0x84>
 8006e58:	4885      	ldr	r0, [pc, #532]	; (8007070 <_strtod_l+0x5a0>)
 8006e5a:	f002 fd01 	bl	8009860 <nan>
 8006e5e:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006e62:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8006e66:	e675      	b.n	8006b54 <_strtod_l+0x84>
 8006e68:	9b07      	ldr	r3, [sp, #28]
 8006e6a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006e6c:	1af3      	subs	r3, r6, r3
 8006e6e:	2f00      	cmp	r7, #0
 8006e70:	bf08      	it	eq
 8006e72:	462f      	moveq	r7, r5
 8006e74:	2d10      	cmp	r5, #16
 8006e76:	9308      	str	r3, [sp, #32]
 8006e78:	46a8      	mov	r8, r5
 8006e7a:	bfa8      	it	ge
 8006e7c:	f04f 0810 	movge.w	r8, #16
 8006e80:	f7f9 fb40 	bl	8000504 <__aeabi_ui2d>
 8006e84:	2d09      	cmp	r5, #9
 8006e86:	4682      	mov	sl, r0
 8006e88:	468b      	mov	fp, r1
 8006e8a:	dd13      	ble.n	8006eb4 <_strtod_l+0x3e4>
 8006e8c:	4b79      	ldr	r3, [pc, #484]	; (8007074 <_strtod_l+0x5a4>)
 8006e8e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006e92:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006e96:	f7f9 fbaf 	bl	80005f8 <__aeabi_dmul>
 8006e9a:	4682      	mov	sl, r0
 8006e9c:	4648      	mov	r0, r9
 8006e9e:	468b      	mov	fp, r1
 8006ea0:	f7f9 fb30 	bl	8000504 <__aeabi_ui2d>
 8006ea4:	4602      	mov	r2, r0
 8006ea6:	460b      	mov	r3, r1
 8006ea8:	4650      	mov	r0, sl
 8006eaa:	4659      	mov	r1, fp
 8006eac:	f7f9 f9ee 	bl	800028c <__adddf3>
 8006eb0:	4682      	mov	sl, r0
 8006eb2:	468b      	mov	fp, r1
 8006eb4:	2d0f      	cmp	r5, #15
 8006eb6:	dc38      	bgt.n	8006f2a <_strtod_l+0x45a>
 8006eb8:	9b08      	ldr	r3, [sp, #32]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	f43f ae4a 	beq.w	8006b54 <_strtod_l+0x84>
 8006ec0:	dd24      	ble.n	8006f0c <_strtod_l+0x43c>
 8006ec2:	2b16      	cmp	r3, #22
 8006ec4:	dc0b      	bgt.n	8006ede <_strtod_l+0x40e>
 8006ec6:	4d6b      	ldr	r5, [pc, #428]	; (8007074 <_strtod_l+0x5a4>)
 8006ec8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8006ecc:	e9d5 0100 	ldrd	r0, r1, [r5]
 8006ed0:	4652      	mov	r2, sl
 8006ed2:	465b      	mov	r3, fp
 8006ed4:	f7f9 fb90 	bl	80005f8 <__aeabi_dmul>
 8006ed8:	4682      	mov	sl, r0
 8006eda:	468b      	mov	fp, r1
 8006edc:	e63a      	b.n	8006b54 <_strtod_l+0x84>
 8006ede:	9a08      	ldr	r2, [sp, #32]
 8006ee0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	db20      	blt.n	8006f2a <_strtod_l+0x45a>
 8006ee8:	4c62      	ldr	r4, [pc, #392]	; (8007074 <_strtod_l+0x5a4>)
 8006eea:	f1c5 050f 	rsb	r5, r5, #15
 8006eee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006ef2:	4652      	mov	r2, sl
 8006ef4:	465b      	mov	r3, fp
 8006ef6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006efa:	f7f9 fb7d 	bl	80005f8 <__aeabi_dmul>
 8006efe:	9b08      	ldr	r3, [sp, #32]
 8006f00:	1b5d      	subs	r5, r3, r5
 8006f02:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006f06:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006f0a:	e7e3      	b.n	8006ed4 <_strtod_l+0x404>
 8006f0c:	9b08      	ldr	r3, [sp, #32]
 8006f0e:	3316      	adds	r3, #22
 8006f10:	db0b      	blt.n	8006f2a <_strtod_l+0x45a>
 8006f12:	9b07      	ldr	r3, [sp, #28]
 8006f14:	4a57      	ldr	r2, [pc, #348]	; (8007074 <_strtod_l+0x5a4>)
 8006f16:	1b9e      	subs	r6, r3, r6
 8006f18:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8006f1c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006f20:	4650      	mov	r0, sl
 8006f22:	4659      	mov	r1, fp
 8006f24:	f7f9 fc92 	bl	800084c <__aeabi_ddiv>
 8006f28:	e7d6      	b.n	8006ed8 <_strtod_l+0x408>
 8006f2a:	9b08      	ldr	r3, [sp, #32]
 8006f2c:	eba5 0808 	sub.w	r8, r5, r8
 8006f30:	4498      	add	r8, r3
 8006f32:	f1b8 0f00 	cmp.w	r8, #0
 8006f36:	dd71      	ble.n	800701c <_strtod_l+0x54c>
 8006f38:	f018 030f 	ands.w	r3, r8, #15
 8006f3c:	d00a      	beq.n	8006f54 <_strtod_l+0x484>
 8006f3e:	494d      	ldr	r1, [pc, #308]	; (8007074 <_strtod_l+0x5a4>)
 8006f40:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006f44:	4652      	mov	r2, sl
 8006f46:	465b      	mov	r3, fp
 8006f48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f4c:	f7f9 fb54 	bl	80005f8 <__aeabi_dmul>
 8006f50:	4682      	mov	sl, r0
 8006f52:	468b      	mov	fp, r1
 8006f54:	f038 080f 	bics.w	r8, r8, #15
 8006f58:	d04d      	beq.n	8006ff6 <_strtod_l+0x526>
 8006f5a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006f5e:	dd22      	ble.n	8006fa6 <_strtod_l+0x4d6>
 8006f60:	2500      	movs	r5, #0
 8006f62:	462e      	mov	r6, r5
 8006f64:	9509      	str	r5, [sp, #36]	; 0x24
 8006f66:	9507      	str	r5, [sp, #28]
 8006f68:	2322      	movs	r3, #34	; 0x22
 8006f6a:	f8df b110 	ldr.w	fp, [pc, #272]	; 800707c <_strtod_l+0x5ac>
 8006f6e:	6023      	str	r3, [r4, #0]
 8006f70:	f04f 0a00 	mov.w	sl, #0
 8006f74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	f43f adec 	beq.w	8006b54 <_strtod_l+0x84>
 8006f7c:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006f7e:	4620      	mov	r0, r4
 8006f80:	f001 fe88 	bl	8008c94 <_Bfree>
 8006f84:	9907      	ldr	r1, [sp, #28]
 8006f86:	4620      	mov	r0, r4
 8006f88:	f001 fe84 	bl	8008c94 <_Bfree>
 8006f8c:	4631      	mov	r1, r6
 8006f8e:	4620      	mov	r0, r4
 8006f90:	f001 fe80 	bl	8008c94 <_Bfree>
 8006f94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f96:	4620      	mov	r0, r4
 8006f98:	f001 fe7c 	bl	8008c94 <_Bfree>
 8006f9c:	4629      	mov	r1, r5
 8006f9e:	4620      	mov	r0, r4
 8006fa0:	f001 fe78 	bl	8008c94 <_Bfree>
 8006fa4:	e5d6      	b.n	8006b54 <_strtod_l+0x84>
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006fac:	4650      	mov	r0, sl
 8006fae:	4659      	mov	r1, fp
 8006fb0:	4699      	mov	r9, r3
 8006fb2:	f1b8 0f01 	cmp.w	r8, #1
 8006fb6:	dc21      	bgt.n	8006ffc <_strtod_l+0x52c>
 8006fb8:	b10b      	cbz	r3, 8006fbe <_strtod_l+0x4ee>
 8006fba:	4682      	mov	sl, r0
 8006fbc:	468b      	mov	fp, r1
 8006fbe:	4b2e      	ldr	r3, [pc, #184]	; (8007078 <_strtod_l+0x5a8>)
 8006fc0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006fc4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8006fc8:	4652      	mov	r2, sl
 8006fca:	465b      	mov	r3, fp
 8006fcc:	e9d9 0100 	ldrd	r0, r1, [r9]
 8006fd0:	f7f9 fb12 	bl	80005f8 <__aeabi_dmul>
 8006fd4:	4b29      	ldr	r3, [pc, #164]	; (800707c <_strtod_l+0x5ac>)
 8006fd6:	460a      	mov	r2, r1
 8006fd8:	400b      	ands	r3, r1
 8006fda:	4929      	ldr	r1, [pc, #164]	; (8007080 <_strtod_l+0x5b0>)
 8006fdc:	428b      	cmp	r3, r1
 8006fde:	4682      	mov	sl, r0
 8006fe0:	d8be      	bhi.n	8006f60 <_strtod_l+0x490>
 8006fe2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006fe6:	428b      	cmp	r3, r1
 8006fe8:	bf86      	itte	hi
 8006fea:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8007084 <_strtod_l+0x5b4>
 8006fee:	f04f 3aff 	movhi.w	sl, #4294967295
 8006ff2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	9304      	str	r3, [sp, #16]
 8006ffa:	e081      	b.n	8007100 <_strtod_l+0x630>
 8006ffc:	f018 0f01 	tst.w	r8, #1
 8007000:	d007      	beq.n	8007012 <_strtod_l+0x542>
 8007002:	4b1d      	ldr	r3, [pc, #116]	; (8007078 <_strtod_l+0x5a8>)
 8007004:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8007008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800700c:	f7f9 faf4 	bl	80005f8 <__aeabi_dmul>
 8007010:	2301      	movs	r3, #1
 8007012:	f109 0901 	add.w	r9, r9, #1
 8007016:	ea4f 0868 	mov.w	r8, r8, asr #1
 800701a:	e7ca      	b.n	8006fb2 <_strtod_l+0x4e2>
 800701c:	d0eb      	beq.n	8006ff6 <_strtod_l+0x526>
 800701e:	f1c8 0800 	rsb	r8, r8, #0
 8007022:	f018 020f 	ands.w	r2, r8, #15
 8007026:	d00a      	beq.n	800703e <_strtod_l+0x56e>
 8007028:	4b12      	ldr	r3, [pc, #72]	; (8007074 <_strtod_l+0x5a4>)
 800702a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800702e:	4650      	mov	r0, sl
 8007030:	4659      	mov	r1, fp
 8007032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007036:	f7f9 fc09 	bl	800084c <__aeabi_ddiv>
 800703a:	4682      	mov	sl, r0
 800703c:	468b      	mov	fp, r1
 800703e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007042:	d0d8      	beq.n	8006ff6 <_strtod_l+0x526>
 8007044:	f1b8 0f1f 	cmp.w	r8, #31
 8007048:	dd1e      	ble.n	8007088 <_strtod_l+0x5b8>
 800704a:	2500      	movs	r5, #0
 800704c:	462e      	mov	r6, r5
 800704e:	9509      	str	r5, [sp, #36]	; 0x24
 8007050:	9507      	str	r5, [sp, #28]
 8007052:	2322      	movs	r3, #34	; 0x22
 8007054:	f04f 0a00 	mov.w	sl, #0
 8007058:	f04f 0b00 	mov.w	fp, #0
 800705c:	6023      	str	r3, [r4, #0]
 800705e:	e789      	b.n	8006f74 <_strtod_l+0x4a4>
 8007060:	0800a57d 	.word	0x0800a57d
 8007064:	0800a5c0 	.word	0x0800a5c0
 8007068:	0800a575 	.word	0x0800a575
 800706c:	0800a704 	.word	0x0800a704
 8007070:	0800a9c0 	.word	0x0800a9c0
 8007074:	0800a8a0 	.word	0x0800a8a0
 8007078:	0800a878 	.word	0x0800a878
 800707c:	7ff00000 	.word	0x7ff00000
 8007080:	7ca00000 	.word	0x7ca00000
 8007084:	7fefffff 	.word	0x7fefffff
 8007088:	f018 0310 	ands.w	r3, r8, #16
 800708c:	bf18      	it	ne
 800708e:	236a      	movne	r3, #106	; 0x6a
 8007090:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8007448 <_strtod_l+0x978>
 8007094:	9304      	str	r3, [sp, #16]
 8007096:	4650      	mov	r0, sl
 8007098:	4659      	mov	r1, fp
 800709a:	2300      	movs	r3, #0
 800709c:	f018 0f01 	tst.w	r8, #1
 80070a0:	d004      	beq.n	80070ac <_strtod_l+0x5dc>
 80070a2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80070a6:	f7f9 faa7 	bl	80005f8 <__aeabi_dmul>
 80070aa:	2301      	movs	r3, #1
 80070ac:	ea5f 0868 	movs.w	r8, r8, asr #1
 80070b0:	f109 0908 	add.w	r9, r9, #8
 80070b4:	d1f2      	bne.n	800709c <_strtod_l+0x5cc>
 80070b6:	b10b      	cbz	r3, 80070bc <_strtod_l+0x5ec>
 80070b8:	4682      	mov	sl, r0
 80070ba:	468b      	mov	fp, r1
 80070bc:	9b04      	ldr	r3, [sp, #16]
 80070be:	b1bb      	cbz	r3, 80070f0 <_strtod_l+0x620>
 80070c0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80070c4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	4659      	mov	r1, fp
 80070cc:	dd10      	ble.n	80070f0 <_strtod_l+0x620>
 80070ce:	2b1f      	cmp	r3, #31
 80070d0:	f340 8128 	ble.w	8007324 <_strtod_l+0x854>
 80070d4:	2b34      	cmp	r3, #52	; 0x34
 80070d6:	bfde      	ittt	le
 80070d8:	3b20      	suble	r3, #32
 80070da:	f04f 32ff 	movle.w	r2, #4294967295
 80070de:	fa02 f303 	lslle.w	r3, r2, r3
 80070e2:	f04f 0a00 	mov.w	sl, #0
 80070e6:	bfcc      	ite	gt
 80070e8:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80070ec:	ea03 0b01 	andle.w	fp, r3, r1
 80070f0:	2200      	movs	r2, #0
 80070f2:	2300      	movs	r3, #0
 80070f4:	4650      	mov	r0, sl
 80070f6:	4659      	mov	r1, fp
 80070f8:	f7f9 fce6 	bl	8000ac8 <__aeabi_dcmpeq>
 80070fc:	2800      	cmp	r0, #0
 80070fe:	d1a4      	bne.n	800704a <_strtod_l+0x57a>
 8007100:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007102:	9300      	str	r3, [sp, #0]
 8007104:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007106:	462b      	mov	r3, r5
 8007108:	463a      	mov	r2, r7
 800710a:	4620      	mov	r0, r4
 800710c:	f001 fe2e 	bl	8008d6c <__s2b>
 8007110:	9009      	str	r0, [sp, #36]	; 0x24
 8007112:	2800      	cmp	r0, #0
 8007114:	f43f af24 	beq.w	8006f60 <_strtod_l+0x490>
 8007118:	9b07      	ldr	r3, [sp, #28]
 800711a:	1b9e      	subs	r6, r3, r6
 800711c:	9b08      	ldr	r3, [sp, #32]
 800711e:	2b00      	cmp	r3, #0
 8007120:	bfb4      	ite	lt
 8007122:	4633      	movlt	r3, r6
 8007124:	2300      	movge	r3, #0
 8007126:	9310      	str	r3, [sp, #64]	; 0x40
 8007128:	9b08      	ldr	r3, [sp, #32]
 800712a:	2500      	movs	r5, #0
 800712c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007130:	9318      	str	r3, [sp, #96]	; 0x60
 8007132:	462e      	mov	r6, r5
 8007134:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007136:	4620      	mov	r0, r4
 8007138:	6859      	ldr	r1, [r3, #4]
 800713a:	f001 fd6b 	bl	8008c14 <_Balloc>
 800713e:	9007      	str	r0, [sp, #28]
 8007140:	2800      	cmp	r0, #0
 8007142:	f43f af11 	beq.w	8006f68 <_strtod_l+0x498>
 8007146:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007148:	691a      	ldr	r2, [r3, #16]
 800714a:	3202      	adds	r2, #2
 800714c:	f103 010c 	add.w	r1, r3, #12
 8007150:	0092      	lsls	r2, r2, #2
 8007152:	300c      	adds	r0, #12
 8007154:	f7fe fcb8 	bl	8005ac8 <memcpy>
 8007158:	ec4b ab10 	vmov	d0, sl, fp
 800715c:	aa20      	add	r2, sp, #128	; 0x80
 800715e:	a91f      	add	r1, sp, #124	; 0x7c
 8007160:	4620      	mov	r0, r4
 8007162:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8007166:	f002 f93d 	bl	80093e4 <__d2b>
 800716a:	901e      	str	r0, [sp, #120]	; 0x78
 800716c:	2800      	cmp	r0, #0
 800716e:	f43f aefb 	beq.w	8006f68 <_strtod_l+0x498>
 8007172:	2101      	movs	r1, #1
 8007174:	4620      	mov	r0, r4
 8007176:	f001 fe93 	bl	8008ea0 <__i2b>
 800717a:	4606      	mov	r6, r0
 800717c:	2800      	cmp	r0, #0
 800717e:	f43f aef3 	beq.w	8006f68 <_strtod_l+0x498>
 8007182:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007184:	9904      	ldr	r1, [sp, #16]
 8007186:	2b00      	cmp	r3, #0
 8007188:	bfab      	itete	ge
 800718a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800718c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800718e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8007190:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8007194:	bfac      	ite	ge
 8007196:	eb03 0902 	addge.w	r9, r3, r2
 800719a:	1ad7      	sublt	r7, r2, r3
 800719c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800719e:	eba3 0801 	sub.w	r8, r3, r1
 80071a2:	4490      	add	r8, r2
 80071a4:	4ba3      	ldr	r3, [pc, #652]	; (8007434 <_strtod_l+0x964>)
 80071a6:	f108 38ff 	add.w	r8, r8, #4294967295
 80071aa:	4598      	cmp	r8, r3
 80071ac:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80071b0:	f280 80cc 	bge.w	800734c <_strtod_l+0x87c>
 80071b4:	eba3 0308 	sub.w	r3, r3, r8
 80071b8:	2b1f      	cmp	r3, #31
 80071ba:	eba2 0203 	sub.w	r2, r2, r3
 80071be:	f04f 0101 	mov.w	r1, #1
 80071c2:	f300 80b6 	bgt.w	8007332 <_strtod_l+0x862>
 80071c6:	fa01 f303 	lsl.w	r3, r1, r3
 80071ca:	9311      	str	r3, [sp, #68]	; 0x44
 80071cc:	2300      	movs	r3, #0
 80071ce:	930c      	str	r3, [sp, #48]	; 0x30
 80071d0:	eb09 0802 	add.w	r8, r9, r2
 80071d4:	9b04      	ldr	r3, [sp, #16]
 80071d6:	45c1      	cmp	r9, r8
 80071d8:	4417      	add	r7, r2
 80071da:	441f      	add	r7, r3
 80071dc:	464b      	mov	r3, r9
 80071de:	bfa8      	it	ge
 80071e0:	4643      	movge	r3, r8
 80071e2:	42bb      	cmp	r3, r7
 80071e4:	bfa8      	it	ge
 80071e6:	463b      	movge	r3, r7
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	bfc2      	ittt	gt
 80071ec:	eba8 0803 	subgt.w	r8, r8, r3
 80071f0:	1aff      	subgt	r7, r7, r3
 80071f2:	eba9 0903 	subgt.w	r9, r9, r3
 80071f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	dd17      	ble.n	800722c <_strtod_l+0x75c>
 80071fc:	4631      	mov	r1, r6
 80071fe:	461a      	mov	r2, r3
 8007200:	4620      	mov	r0, r4
 8007202:	f001 ff09 	bl	8009018 <__pow5mult>
 8007206:	4606      	mov	r6, r0
 8007208:	2800      	cmp	r0, #0
 800720a:	f43f aead 	beq.w	8006f68 <_strtod_l+0x498>
 800720e:	4601      	mov	r1, r0
 8007210:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007212:	4620      	mov	r0, r4
 8007214:	f001 fe5a 	bl	8008ecc <__multiply>
 8007218:	900f      	str	r0, [sp, #60]	; 0x3c
 800721a:	2800      	cmp	r0, #0
 800721c:	f43f aea4 	beq.w	8006f68 <_strtod_l+0x498>
 8007220:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007222:	4620      	mov	r0, r4
 8007224:	f001 fd36 	bl	8008c94 <_Bfree>
 8007228:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800722a:	931e      	str	r3, [sp, #120]	; 0x78
 800722c:	f1b8 0f00 	cmp.w	r8, #0
 8007230:	f300 8091 	bgt.w	8007356 <_strtod_l+0x886>
 8007234:	9b08      	ldr	r3, [sp, #32]
 8007236:	2b00      	cmp	r3, #0
 8007238:	dd08      	ble.n	800724c <_strtod_l+0x77c>
 800723a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800723c:	9907      	ldr	r1, [sp, #28]
 800723e:	4620      	mov	r0, r4
 8007240:	f001 feea 	bl	8009018 <__pow5mult>
 8007244:	9007      	str	r0, [sp, #28]
 8007246:	2800      	cmp	r0, #0
 8007248:	f43f ae8e 	beq.w	8006f68 <_strtod_l+0x498>
 800724c:	2f00      	cmp	r7, #0
 800724e:	dd08      	ble.n	8007262 <_strtod_l+0x792>
 8007250:	9907      	ldr	r1, [sp, #28]
 8007252:	463a      	mov	r2, r7
 8007254:	4620      	mov	r0, r4
 8007256:	f001 ff39 	bl	80090cc <__lshift>
 800725a:	9007      	str	r0, [sp, #28]
 800725c:	2800      	cmp	r0, #0
 800725e:	f43f ae83 	beq.w	8006f68 <_strtod_l+0x498>
 8007262:	f1b9 0f00 	cmp.w	r9, #0
 8007266:	dd08      	ble.n	800727a <_strtod_l+0x7aa>
 8007268:	4631      	mov	r1, r6
 800726a:	464a      	mov	r2, r9
 800726c:	4620      	mov	r0, r4
 800726e:	f001 ff2d 	bl	80090cc <__lshift>
 8007272:	4606      	mov	r6, r0
 8007274:	2800      	cmp	r0, #0
 8007276:	f43f ae77 	beq.w	8006f68 <_strtod_l+0x498>
 800727a:	9a07      	ldr	r2, [sp, #28]
 800727c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800727e:	4620      	mov	r0, r4
 8007280:	f001 ffac 	bl	80091dc <__mdiff>
 8007284:	4605      	mov	r5, r0
 8007286:	2800      	cmp	r0, #0
 8007288:	f43f ae6e 	beq.w	8006f68 <_strtod_l+0x498>
 800728c:	68c3      	ldr	r3, [r0, #12]
 800728e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007290:	2300      	movs	r3, #0
 8007292:	60c3      	str	r3, [r0, #12]
 8007294:	4631      	mov	r1, r6
 8007296:	f001 ff85 	bl	80091a4 <__mcmp>
 800729a:	2800      	cmp	r0, #0
 800729c:	da65      	bge.n	800736a <_strtod_l+0x89a>
 800729e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80072a0:	ea53 030a 	orrs.w	r3, r3, sl
 80072a4:	f040 8087 	bne.w	80073b6 <_strtod_l+0x8e6>
 80072a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	f040 8082 	bne.w	80073b6 <_strtod_l+0x8e6>
 80072b2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80072b6:	0d1b      	lsrs	r3, r3, #20
 80072b8:	051b      	lsls	r3, r3, #20
 80072ba:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80072be:	d97a      	bls.n	80073b6 <_strtod_l+0x8e6>
 80072c0:	696b      	ldr	r3, [r5, #20]
 80072c2:	b913      	cbnz	r3, 80072ca <_strtod_l+0x7fa>
 80072c4:	692b      	ldr	r3, [r5, #16]
 80072c6:	2b01      	cmp	r3, #1
 80072c8:	dd75      	ble.n	80073b6 <_strtod_l+0x8e6>
 80072ca:	4629      	mov	r1, r5
 80072cc:	2201      	movs	r2, #1
 80072ce:	4620      	mov	r0, r4
 80072d0:	f001 fefc 	bl	80090cc <__lshift>
 80072d4:	4631      	mov	r1, r6
 80072d6:	4605      	mov	r5, r0
 80072d8:	f001 ff64 	bl	80091a4 <__mcmp>
 80072dc:	2800      	cmp	r0, #0
 80072de:	dd6a      	ble.n	80073b6 <_strtod_l+0x8e6>
 80072e0:	9904      	ldr	r1, [sp, #16]
 80072e2:	4a55      	ldr	r2, [pc, #340]	; (8007438 <_strtod_l+0x968>)
 80072e4:	465b      	mov	r3, fp
 80072e6:	2900      	cmp	r1, #0
 80072e8:	f000 8085 	beq.w	80073f6 <_strtod_l+0x926>
 80072ec:	ea02 010b 	and.w	r1, r2, fp
 80072f0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80072f4:	dc7f      	bgt.n	80073f6 <_strtod_l+0x926>
 80072f6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80072fa:	f77f aeaa 	ble.w	8007052 <_strtod_l+0x582>
 80072fe:	4a4f      	ldr	r2, [pc, #316]	; (800743c <_strtod_l+0x96c>)
 8007300:	2300      	movs	r3, #0
 8007302:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8007306:	4650      	mov	r0, sl
 8007308:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800730c:	4659      	mov	r1, fp
 800730e:	f7f9 f973 	bl	80005f8 <__aeabi_dmul>
 8007312:	460b      	mov	r3, r1
 8007314:	4303      	orrs	r3, r0
 8007316:	bf08      	it	eq
 8007318:	2322      	moveq	r3, #34	; 0x22
 800731a:	4682      	mov	sl, r0
 800731c:	468b      	mov	fp, r1
 800731e:	bf08      	it	eq
 8007320:	6023      	streq	r3, [r4, #0]
 8007322:	e62b      	b.n	8006f7c <_strtod_l+0x4ac>
 8007324:	f04f 32ff 	mov.w	r2, #4294967295
 8007328:	fa02 f303 	lsl.w	r3, r2, r3
 800732c:	ea03 0a0a 	and.w	sl, r3, sl
 8007330:	e6de      	b.n	80070f0 <_strtod_l+0x620>
 8007332:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007336:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800733a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800733e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8007342:	fa01 f308 	lsl.w	r3, r1, r8
 8007346:	930c      	str	r3, [sp, #48]	; 0x30
 8007348:	9111      	str	r1, [sp, #68]	; 0x44
 800734a:	e741      	b.n	80071d0 <_strtod_l+0x700>
 800734c:	2300      	movs	r3, #0
 800734e:	930c      	str	r3, [sp, #48]	; 0x30
 8007350:	2301      	movs	r3, #1
 8007352:	9311      	str	r3, [sp, #68]	; 0x44
 8007354:	e73c      	b.n	80071d0 <_strtod_l+0x700>
 8007356:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007358:	4642      	mov	r2, r8
 800735a:	4620      	mov	r0, r4
 800735c:	f001 feb6 	bl	80090cc <__lshift>
 8007360:	901e      	str	r0, [sp, #120]	; 0x78
 8007362:	2800      	cmp	r0, #0
 8007364:	f47f af66 	bne.w	8007234 <_strtod_l+0x764>
 8007368:	e5fe      	b.n	8006f68 <_strtod_l+0x498>
 800736a:	465f      	mov	r7, fp
 800736c:	d16e      	bne.n	800744c <_strtod_l+0x97c>
 800736e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007370:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007374:	b342      	cbz	r2, 80073c8 <_strtod_l+0x8f8>
 8007376:	4a32      	ldr	r2, [pc, #200]	; (8007440 <_strtod_l+0x970>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d128      	bne.n	80073ce <_strtod_l+0x8fe>
 800737c:	9b04      	ldr	r3, [sp, #16]
 800737e:	4650      	mov	r0, sl
 8007380:	b1eb      	cbz	r3, 80073be <_strtod_l+0x8ee>
 8007382:	4a2d      	ldr	r2, [pc, #180]	; (8007438 <_strtod_l+0x968>)
 8007384:	403a      	ands	r2, r7
 8007386:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800738a:	f04f 31ff 	mov.w	r1, #4294967295
 800738e:	d819      	bhi.n	80073c4 <_strtod_l+0x8f4>
 8007390:	0d12      	lsrs	r2, r2, #20
 8007392:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007396:	fa01 f303 	lsl.w	r3, r1, r3
 800739a:	4298      	cmp	r0, r3
 800739c:	d117      	bne.n	80073ce <_strtod_l+0x8fe>
 800739e:	4b29      	ldr	r3, [pc, #164]	; (8007444 <_strtod_l+0x974>)
 80073a0:	429f      	cmp	r7, r3
 80073a2:	d102      	bne.n	80073aa <_strtod_l+0x8da>
 80073a4:	3001      	adds	r0, #1
 80073a6:	f43f addf 	beq.w	8006f68 <_strtod_l+0x498>
 80073aa:	4b23      	ldr	r3, [pc, #140]	; (8007438 <_strtod_l+0x968>)
 80073ac:	403b      	ands	r3, r7
 80073ae:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80073b2:	f04f 0a00 	mov.w	sl, #0
 80073b6:	9b04      	ldr	r3, [sp, #16]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d1a0      	bne.n	80072fe <_strtod_l+0x82e>
 80073bc:	e5de      	b.n	8006f7c <_strtod_l+0x4ac>
 80073be:	f04f 33ff 	mov.w	r3, #4294967295
 80073c2:	e7ea      	b.n	800739a <_strtod_l+0x8ca>
 80073c4:	460b      	mov	r3, r1
 80073c6:	e7e8      	b.n	800739a <_strtod_l+0x8ca>
 80073c8:	ea53 030a 	orrs.w	r3, r3, sl
 80073cc:	d088      	beq.n	80072e0 <_strtod_l+0x810>
 80073ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80073d0:	b1db      	cbz	r3, 800740a <_strtod_l+0x93a>
 80073d2:	423b      	tst	r3, r7
 80073d4:	d0ef      	beq.n	80073b6 <_strtod_l+0x8e6>
 80073d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80073d8:	9a04      	ldr	r2, [sp, #16]
 80073da:	4650      	mov	r0, sl
 80073dc:	4659      	mov	r1, fp
 80073de:	b1c3      	cbz	r3, 8007412 <_strtod_l+0x942>
 80073e0:	f7ff fb57 	bl	8006a92 <sulp>
 80073e4:	4602      	mov	r2, r0
 80073e6:	460b      	mov	r3, r1
 80073e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80073ec:	f7f8 ff4e 	bl	800028c <__adddf3>
 80073f0:	4682      	mov	sl, r0
 80073f2:	468b      	mov	fp, r1
 80073f4:	e7df      	b.n	80073b6 <_strtod_l+0x8e6>
 80073f6:	4013      	ands	r3, r2
 80073f8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80073fc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007400:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007404:	f04f 3aff 	mov.w	sl, #4294967295
 8007408:	e7d5      	b.n	80073b6 <_strtod_l+0x8e6>
 800740a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800740c:	ea13 0f0a 	tst.w	r3, sl
 8007410:	e7e0      	b.n	80073d4 <_strtod_l+0x904>
 8007412:	f7ff fb3e 	bl	8006a92 <sulp>
 8007416:	4602      	mov	r2, r0
 8007418:	460b      	mov	r3, r1
 800741a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800741e:	f7f8 ff33 	bl	8000288 <__aeabi_dsub>
 8007422:	2200      	movs	r2, #0
 8007424:	2300      	movs	r3, #0
 8007426:	4682      	mov	sl, r0
 8007428:	468b      	mov	fp, r1
 800742a:	f7f9 fb4d 	bl	8000ac8 <__aeabi_dcmpeq>
 800742e:	2800      	cmp	r0, #0
 8007430:	d0c1      	beq.n	80073b6 <_strtod_l+0x8e6>
 8007432:	e60e      	b.n	8007052 <_strtod_l+0x582>
 8007434:	fffffc02 	.word	0xfffffc02
 8007438:	7ff00000 	.word	0x7ff00000
 800743c:	39500000 	.word	0x39500000
 8007440:	000fffff 	.word	0x000fffff
 8007444:	7fefffff 	.word	0x7fefffff
 8007448:	0800a5d8 	.word	0x0800a5d8
 800744c:	4631      	mov	r1, r6
 800744e:	4628      	mov	r0, r5
 8007450:	f002 f824 	bl	800949c <__ratio>
 8007454:	ec59 8b10 	vmov	r8, r9, d0
 8007458:	ee10 0a10 	vmov	r0, s0
 800745c:	2200      	movs	r2, #0
 800745e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007462:	4649      	mov	r1, r9
 8007464:	f7f9 fb44 	bl	8000af0 <__aeabi_dcmple>
 8007468:	2800      	cmp	r0, #0
 800746a:	d07c      	beq.n	8007566 <_strtod_l+0xa96>
 800746c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800746e:	2b00      	cmp	r3, #0
 8007470:	d04c      	beq.n	800750c <_strtod_l+0xa3c>
 8007472:	4b95      	ldr	r3, [pc, #596]	; (80076c8 <_strtod_l+0xbf8>)
 8007474:	2200      	movs	r2, #0
 8007476:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800747a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80076c8 <_strtod_l+0xbf8>
 800747e:	f04f 0800 	mov.w	r8, #0
 8007482:	4b92      	ldr	r3, [pc, #584]	; (80076cc <_strtod_l+0xbfc>)
 8007484:	403b      	ands	r3, r7
 8007486:	9311      	str	r3, [sp, #68]	; 0x44
 8007488:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800748a:	4b91      	ldr	r3, [pc, #580]	; (80076d0 <_strtod_l+0xc00>)
 800748c:	429a      	cmp	r2, r3
 800748e:	f040 80b2 	bne.w	80075f6 <_strtod_l+0xb26>
 8007492:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007496:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800749a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800749e:	ec4b ab10 	vmov	d0, sl, fp
 80074a2:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 80074a6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80074aa:	f001 ff1f 	bl	80092ec <__ulp>
 80074ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80074b2:	ec53 2b10 	vmov	r2, r3, d0
 80074b6:	f7f9 f89f 	bl	80005f8 <__aeabi_dmul>
 80074ba:	4652      	mov	r2, sl
 80074bc:	465b      	mov	r3, fp
 80074be:	f7f8 fee5 	bl	800028c <__adddf3>
 80074c2:	460b      	mov	r3, r1
 80074c4:	4981      	ldr	r1, [pc, #516]	; (80076cc <_strtod_l+0xbfc>)
 80074c6:	4a83      	ldr	r2, [pc, #524]	; (80076d4 <_strtod_l+0xc04>)
 80074c8:	4019      	ands	r1, r3
 80074ca:	4291      	cmp	r1, r2
 80074cc:	4682      	mov	sl, r0
 80074ce:	d95e      	bls.n	800758e <_strtod_l+0xabe>
 80074d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074d2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d103      	bne.n	80074e2 <_strtod_l+0xa12>
 80074da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074dc:	3301      	adds	r3, #1
 80074de:	f43f ad43 	beq.w	8006f68 <_strtod_l+0x498>
 80074e2:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 80076e0 <_strtod_l+0xc10>
 80074e6:	f04f 3aff 	mov.w	sl, #4294967295
 80074ea:	991e      	ldr	r1, [sp, #120]	; 0x78
 80074ec:	4620      	mov	r0, r4
 80074ee:	f001 fbd1 	bl	8008c94 <_Bfree>
 80074f2:	9907      	ldr	r1, [sp, #28]
 80074f4:	4620      	mov	r0, r4
 80074f6:	f001 fbcd 	bl	8008c94 <_Bfree>
 80074fa:	4631      	mov	r1, r6
 80074fc:	4620      	mov	r0, r4
 80074fe:	f001 fbc9 	bl	8008c94 <_Bfree>
 8007502:	4629      	mov	r1, r5
 8007504:	4620      	mov	r0, r4
 8007506:	f001 fbc5 	bl	8008c94 <_Bfree>
 800750a:	e613      	b.n	8007134 <_strtod_l+0x664>
 800750c:	f1ba 0f00 	cmp.w	sl, #0
 8007510:	d11b      	bne.n	800754a <_strtod_l+0xa7a>
 8007512:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007516:	b9f3      	cbnz	r3, 8007556 <_strtod_l+0xa86>
 8007518:	4b6b      	ldr	r3, [pc, #428]	; (80076c8 <_strtod_l+0xbf8>)
 800751a:	2200      	movs	r2, #0
 800751c:	4640      	mov	r0, r8
 800751e:	4649      	mov	r1, r9
 8007520:	f7f9 fadc 	bl	8000adc <__aeabi_dcmplt>
 8007524:	b9d0      	cbnz	r0, 800755c <_strtod_l+0xa8c>
 8007526:	4640      	mov	r0, r8
 8007528:	4649      	mov	r1, r9
 800752a:	4b6b      	ldr	r3, [pc, #428]	; (80076d8 <_strtod_l+0xc08>)
 800752c:	2200      	movs	r2, #0
 800752e:	f7f9 f863 	bl	80005f8 <__aeabi_dmul>
 8007532:	4680      	mov	r8, r0
 8007534:	4689      	mov	r9, r1
 8007536:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800753a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800753e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007540:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8007544:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007548:	e79b      	b.n	8007482 <_strtod_l+0x9b2>
 800754a:	f1ba 0f01 	cmp.w	sl, #1
 800754e:	d102      	bne.n	8007556 <_strtod_l+0xa86>
 8007550:	2f00      	cmp	r7, #0
 8007552:	f43f ad7e 	beq.w	8007052 <_strtod_l+0x582>
 8007556:	4b61      	ldr	r3, [pc, #388]	; (80076dc <_strtod_l+0xc0c>)
 8007558:	2200      	movs	r2, #0
 800755a:	e78c      	b.n	8007476 <_strtod_l+0x9a6>
 800755c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80076d8 <_strtod_l+0xc08>
 8007560:	f04f 0800 	mov.w	r8, #0
 8007564:	e7e7      	b.n	8007536 <_strtod_l+0xa66>
 8007566:	4b5c      	ldr	r3, [pc, #368]	; (80076d8 <_strtod_l+0xc08>)
 8007568:	4640      	mov	r0, r8
 800756a:	4649      	mov	r1, r9
 800756c:	2200      	movs	r2, #0
 800756e:	f7f9 f843 	bl	80005f8 <__aeabi_dmul>
 8007572:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007574:	4680      	mov	r8, r0
 8007576:	4689      	mov	r9, r1
 8007578:	b933      	cbnz	r3, 8007588 <_strtod_l+0xab8>
 800757a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800757e:	9012      	str	r0, [sp, #72]	; 0x48
 8007580:	9313      	str	r3, [sp, #76]	; 0x4c
 8007582:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007586:	e7dd      	b.n	8007544 <_strtod_l+0xa74>
 8007588:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800758c:	e7f9      	b.n	8007582 <_strtod_l+0xab2>
 800758e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007592:	9b04      	ldr	r3, [sp, #16]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d1a8      	bne.n	80074ea <_strtod_l+0xa1a>
 8007598:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800759c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800759e:	0d1b      	lsrs	r3, r3, #20
 80075a0:	051b      	lsls	r3, r3, #20
 80075a2:	429a      	cmp	r2, r3
 80075a4:	d1a1      	bne.n	80074ea <_strtod_l+0xa1a>
 80075a6:	4640      	mov	r0, r8
 80075a8:	4649      	mov	r1, r9
 80075aa:	f7f9 fb85 	bl	8000cb8 <__aeabi_d2lz>
 80075ae:	f7f8 fff5 	bl	800059c <__aeabi_l2d>
 80075b2:	4602      	mov	r2, r0
 80075b4:	460b      	mov	r3, r1
 80075b6:	4640      	mov	r0, r8
 80075b8:	4649      	mov	r1, r9
 80075ba:	f7f8 fe65 	bl	8000288 <__aeabi_dsub>
 80075be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80075c0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80075c4:	ea43 030a 	orr.w	r3, r3, sl
 80075c8:	4313      	orrs	r3, r2
 80075ca:	4680      	mov	r8, r0
 80075cc:	4689      	mov	r9, r1
 80075ce:	d053      	beq.n	8007678 <_strtod_l+0xba8>
 80075d0:	a335      	add	r3, pc, #212	; (adr r3, 80076a8 <_strtod_l+0xbd8>)
 80075d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075d6:	f7f9 fa81 	bl	8000adc <__aeabi_dcmplt>
 80075da:	2800      	cmp	r0, #0
 80075dc:	f47f acce 	bne.w	8006f7c <_strtod_l+0x4ac>
 80075e0:	a333      	add	r3, pc, #204	; (adr r3, 80076b0 <_strtod_l+0xbe0>)
 80075e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e6:	4640      	mov	r0, r8
 80075e8:	4649      	mov	r1, r9
 80075ea:	f7f9 fa95 	bl	8000b18 <__aeabi_dcmpgt>
 80075ee:	2800      	cmp	r0, #0
 80075f0:	f43f af7b 	beq.w	80074ea <_strtod_l+0xa1a>
 80075f4:	e4c2      	b.n	8006f7c <_strtod_l+0x4ac>
 80075f6:	9b04      	ldr	r3, [sp, #16]
 80075f8:	b333      	cbz	r3, 8007648 <_strtod_l+0xb78>
 80075fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80075fc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007600:	d822      	bhi.n	8007648 <_strtod_l+0xb78>
 8007602:	a32d      	add	r3, pc, #180	; (adr r3, 80076b8 <_strtod_l+0xbe8>)
 8007604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007608:	4640      	mov	r0, r8
 800760a:	4649      	mov	r1, r9
 800760c:	f7f9 fa70 	bl	8000af0 <__aeabi_dcmple>
 8007610:	b1a0      	cbz	r0, 800763c <_strtod_l+0xb6c>
 8007612:	4649      	mov	r1, r9
 8007614:	4640      	mov	r0, r8
 8007616:	f7f9 fac7 	bl	8000ba8 <__aeabi_d2uiz>
 800761a:	2801      	cmp	r0, #1
 800761c:	bf38      	it	cc
 800761e:	2001      	movcc	r0, #1
 8007620:	f7f8 ff70 	bl	8000504 <__aeabi_ui2d>
 8007624:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007626:	4680      	mov	r8, r0
 8007628:	4689      	mov	r9, r1
 800762a:	bb13      	cbnz	r3, 8007672 <_strtod_l+0xba2>
 800762c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007630:	9014      	str	r0, [sp, #80]	; 0x50
 8007632:	9315      	str	r3, [sp, #84]	; 0x54
 8007634:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007638:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800763c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800763e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007640:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007644:	1a9b      	subs	r3, r3, r2
 8007646:	930d      	str	r3, [sp, #52]	; 0x34
 8007648:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800764c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007650:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007654:	f001 fe4a 	bl	80092ec <__ulp>
 8007658:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800765c:	ec53 2b10 	vmov	r2, r3, d0
 8007660:	f7f8 ffca 	bl	80005f8 <__aeabi_dmul>
 8007664:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007668:	f7f8 fe10 	bl	800028c <__adddf3>
 800766c:	4682      	mov	sl, r0
 800766e:	468b      	mov	fp, r1
 8007670:	e78f      	b.n	8007592 <_strtod_l+0xac2>
 8007672:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8007676:	e7dd      	b.n	8007634 <_strtod_l+0xb64>
 8007678:	a311      	add	r3, pc, #68	; (adr r3, 80076c0 <_strtod_l+0xbf0>)
 800767a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800767e:	f7f9 fa2d 	bl	8000adc <__aeabi_dcmplt>
 8007682:	e7b4      	b.n	80075ee <_strtod_l+0xb1e>
 8007684:	2300      	movs	r3, #0
 8007686:	930e      	str	r3, [sp, #56]	; 0x38
 8007688:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800768a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800768c:	6013      	str	r3, [r2, #0]
 800768e:	f7ff ba65 	b.w	8006b5c <_strtod_l+0x8c>
 8007692:	2b65      	cmp	r3, #101	; 0x65
 8007694:	f43f ab5d 	beq.w	8006d52 <_strtod_l+0x282>
 8007698:	2b45      	cmp	r3, #69	; 0x45
 800769a:	f43f ab5a 	beq.w	8006d52 <_strtod_l+0x282>
 800769e:	2201      	movs	r2, #1
 80076a0:	f7ff bb92 	b.w	8006dc8 <_strtod_l+0x2f8>
 80076a4:	f3af 8000 	nop.w
 80076a8:	94a03595 	.word	0x94a03595
 80076ac:	3fdfffff 	.word	0x3fdfffff
 80076b0:	35afe535 	.word	0x35afe535
 80076b4:	3fe00000 	.word	0x3fe00000
 80076b8:	ffc00000 	.word	0xffc00000
 80076bc:	41dfffff 	.word	0x41dfffff
 80076c0:	94a03595 	.word	0x94a03595
 80076c4:	3fcfffff 	.word	0x3fcfffff
 80076c8:	3ff00000 	.word	0x3ff00000
 80076cc:	7ff00000 	.word	0x7ff00000
 80076d0:	7fe00000 	.word	0x7fe00000
 80076d4:	7c9fffff 	.word	0x7c9fffff
 80076d8:	3fe00000 	.word	0x3fe00000
 80076dc:	bff00000 	.word	0xbff00000
 80076e0:	7fefffff 	.word	0x7fefffff

080076e4 <_strtod_r>:
 80076e4:	4b01      	ldr	r3, [pc, #4]	; (80076ec <_strtod_r+0x8>)
 80076e6:	f7ff b9f3 	b.w	8006ad0 <_strtod_l>
 80076ea:	bf00      	nop
 80076ec:	20000098 	.word	0x20000098

080076f0 <_strtol_l.isra.0>:
 80076f0:	2b01      	cmp	r3, #1
 80076f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076f6:	d001      	beq.n	80076fc <_strtol_l.isra.0+0xc>
 80076f8:	2b24      	cmp	r3, #36	; 0x24
 80076fa:	d906      	bls.n	800770a <_strtol_l.isra.0+0x1a>
 80076fc:	f7fe f9aa 	bl	8005a54 <__errno>
 8007700:	2316      	movs	r3, #22
 8007702:	6003      	str	r3, [r0, #0]
 8007704:	2000      	movs	r0, #0
 8007706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800770a:	4f3a      	ldr	r7, [pc, #232]	; (80077f4 <_strtol_l.isra.0+0x104>)
 800770c:	468e      	mov	lr, r1
 800770e:	4676      	mov	r6, lr
 8007710:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007714:	5de5      	ldrb	r5, [r4, r7]
 8007716:	f015 0508 	ands.w	r5, r5, #8
 800771a:	d1f8      	bne.n	800770e <_strtol_l.isra.0+0x1e>
 800771c:	2c2d      	cmp	r4, #45	; 0x2d
 800771e:	d134      	bne.n	800778a <_strtol_l.isra.0+0x9a>
 8007720:	f89e 4000 	ldrb.w	r4, [lr]
 8007724:	f04f 0801 	mov.w	r8, #1
 8007728:	f106 0e02 	add.w	lr, r6, #2
 800772c:	2b00      	cmp	r3, #0
 800772e:	d05c      	beq.n	80077ea <_strtol_l.isra.0+0xfa>
 8007730:	2b10      	cmp	r3, #16
 8007732:	d10c      	bne.n	800774e <_strtol_l.isra.0+0x5e>
 8007734:	2c30      	cmp	r4, #48	; 0x30
 8007736:	d10a      	bne.n	800774e <_strtol_l.isra.0+0x5e>
 8007738:	f89e 4000 	ldrb.w	r4, [lr]
 800773c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007740:	2c58      	cmp	r4, #88	; 0x58
 8007742:	d14d      	bne.n	80077e0 <_strtol_l.isra.0+0xf0>
 8007744:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8007748:	2310      	movs	r3, #16
 800774a:	f10e 0e02 	add.w	lr, lr, #2
 800774e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8007752:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007756:	2600      	movs	r6, #0
 8007758:	fbbc f9f3 	udiv	r9, ip, r3
 800775c:	4635      	mov	r5, r6
 800775e:	fb03 ca19 	mls	sl, r3, r9, ip
 8007762:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8007766:	2f09      	cmp	r7, #9
 8007768:	d818      	bhi.n	800779c <_strtol_l.isra.0+0xac>
 800776a:	463c      	mov	r4, r7
 800776c:	42a3      	cmp	r3, r4
 800776e:	dd24      	ble.n	80077ba <_strtol_l.isra.0+0xca>
 8007770:	2e00      	cmp	r6, #0
 8007772:	db1f      	blt.n	80077b4 <_strtol_l.isra.0+0xc4>
 8007774:	45a9      	cmp	r9, r5
 8007776:	d31d      	bcc.n	80077b4 <_strtol_l.isra.0+0xc4>
 8007778:	d101      	bne.n	800777e <_strtol_l.isra.0+0x8e>
 800777a:	45a2      	cmp	sl, r4
 800777c:	db1a      	blt.n	80077b4 <_strtol_l.isra.0+0xc4>
 800777e:	fb05 4503 	mla	r5, r5, r3, r4
 8007782:	2601      	movs	r6, #1
 8007784:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007788:	e7eb      	b.n	8007762 <_strtol_l.isra.0+0x72>
 800778a:	2c2b      	cmp	r4, #43	; 0x2b
 800778c:	bf08      	it	eq
 800778e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8007792:	46a8      	mov	r8, r5
 8007794:	bf08      	it	eq
 8007796:	f106 0e02 	addeq.w	lr, r6, #2
 800779a:	e7c7      	b.n	800772c <_strtol_l.isra.0+0x3c>
 800779c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80077a0:	2f19      	cmp	r7, #25
 80077a2:	d801      	bhi.n	80077a8 <_strtol_l.isra.0+0xb8>
 80077a4:	3c37      	subs	r4, #55	; 0x37
 80077a6:	e7e1      	b.n	800776c <_strtol_l.isra.0+0x7c>
 80077a8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80077ac:	2f19      	cmp	r7, #25
 80077ae:	d804      	bhi.n	80077ba <_strtol_l.isra.0+0xca>
 80077b0:	3c57      	subs	r4, #87	; 0x57
 80077b2:	e7db      	b.n	800776c <_strtol_l.isra.0+0x7c>
 80077b4:	f04f 36ff 	mov.w	r6, #4294967295
 80077b8:	e7e4      	b.n	8007784 <_strtol_l.isra.0+0x94>
 80077ba:	2e00      	cmp	r6, #0
 80077bc:	da05      	bge.n	80077ca <_strtol_l.isra.0+0xda>
 80077be:	2322      	movs	r3, #34	; 0x22
 80077c0:	6003      	str	r3, [r0, #0]
 80077c2:	4665      	mov	r5, ip
 80077c4:	b942      	cbnz	r2, 80077d8 <_strtol_l.isra.0+0xe8>
 80077c6:	4628      	mov	r0, r5
 80077c8:	e79d      	b.n	8007706 <_strtol_l.isra.0+0x16>
 80077ca:	f1b8 0f00 	cmp.w	r8, #0
 80077ce:	d000      	beq.n	80077d2 <_strtol_l.isra.0+0xe2>
 80077d0:	426d      	negs	r5, r5
 80077d2:	2a00      	cmp	r2, #0
 80077d4:	d0f7      	beq.n	80077c6 <_strtol_l.isra.0+0xd6>
 80077d6:	b10e      	cbz	r6, 80077dc <_strtol_l.isra.0+0xec>
 80077d8:	f10e 31ff 	add.w	r1, lr, #4294967295
 80077dc:	6011      	str	r1, [r2, #0]
 80077de:	e7f2      	b.n	80077c6 <_strtol_l.isra.0+0xd6>
 80077e0:	2430      	movs	r4, #48	; 0x30
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d1b3      	bne.n	800774e <_strtol_l.isra.0+0x5e>
 80077e6:	2308      	movs	r3, #8
 80077e8:	e7b1      	b.n	800774e <_strtol_l.isra.0+0x5e>
 80077ea:	2c30      	cmp	r4, #48	; 0x30
 80077ec:	d0a4      	beq.n	8007738 <_strtol_l.isra.0+0x48>
 80077ee:	230a      	movs	r3, #10
 80077f0:	e7ad      	b.n	800774e <_strtol_l.isra.0+0x5e>
 80077f2:	bf00      	nop
 80077f4:	0800a601 	.word	0x0800a601

080077f8 <_strtol_r>:
 80077f8:	f7ff bf7a 	b.w	80076f0 <_strtol_l.isra.0>

080077fc <quorem>:
 80077fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007800:	6903      	ldr	r3, [r0, #16]
 8007802:	690c      	ldr	r4, [r1, #16]
 8007804:	42a3      	cmp	r3, r4
 8007806:	4607      	mov	r7, r0
 8007808:	f2c0 8081 	blt.w	800790e <quorem+0x112>
 800780c:	3c01      	subs	r4, #1
 800780e:	f101 0814 	add.w	r8, r1, #20
 8007812:	f100 0514 	add.w	r5, r0, #20
 8007816:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800781a:	9301      	str	r3, [sp, #4]
 800781c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007820:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007824:	3301      	adds	r3, #1
 8007826:	429a      	cmp	r2, r3
 8007828:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800782c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007830:	fbb2 f6f3 	udiv	r6, r2, r3
 8007834:	d331      	bcc.n	800789a <quorem+0x9e>
 8007836:	f04f 0e00 	mov.w	lr, #0
 800783a:	4640      	mov	r0, r8
 800783c:	46ac      	mov	ip, r5
 800783e:	46f2      	mov	sl, lr
 8007840:	f850 2b04 	ldr.w	r2, [r0], #4
 8007844:	b293      	uxth	r3, r2
 8007846:	fb06 e303 	mla	r3, r6, r3, lr
 800784a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800784e:	b29b      	uxth	r3, r3
 8007850:	ebaa 0303 	sub.w	r3, sl, r3
 8007854:	0c12      	lsrs	r2, r2, #16
 8007856:	f8dc a000 	ldr.w	sl, [ip]
 800785a:	fb06 e202 	mla	r2, r6, r2, lr
 800785e:	fa13 f38a 	uxtah	r3, r3, sl
 8007862:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007866:	fa1f fa82 	uxth.w	sl, r2
 800786a:	f8dc 2000 	ldr.w	r2, [ip]
 800786e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007872:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007876:	b29b      	uxth	r3, r3
 8007878:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800787c:	4581      	cmp	r9, r0
 800787e:	f84c 3b04 	str.w	r3, [ip], #4
 8007882:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007886:	d2db      	bcs.n	8007840 <quorem+0x44>
 8007888:	f855 300b 	ldr.w	r3, [r5, fp]
 800788c:	b92b      	cbnz	r3, 800789a <quorem+0x9e>
 800788e:	9b01      	ldr	r3, [sp, #4]
 8007890:	3b04      	subs	r3, #4
 8007892:	429d      	cmp	r5, r3
 8007894:	461a      	mov	r2, r3
 8007896:	d32e      	bcc.n	80078f6 <quorem+0xfa>
 8007898:	613c      	str	r4, [r7, #16]
 800789a:	4638      	mov	r0, r7
 800789c:	f001 fc82 	bl	80091a4 <__mcmp>
 80078a0:	2800      	cmp	r0, #0
 80078a2:	db24      	blt.n	80078ee <quorem+0xf2>
 80078a4:	3601      	adds	r6, #1
 80078a6:	4628      	mov	r0, r5
 80078a8:	f04f 0c00 	mov.w	ip, #0
 80078ac:	f858 2b04 	ldr.w	r2, [r8], #4
 80078b0:	f8d0 e000 	ldr.w	lr, [r0]
 80078b4:	b293      	uxth	r3, r2
 80078b6:	ebac 0303 	sub.w	r3, ip, r3
 80078ba:	0c12      	lsrs	r2, r2, #16
 80078bc:	fa13 f38e 	uxtah	r3, r3, lr
 80078c0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80078c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078ce:	45c1      	cmp	r9, r8
 80078d0:	f840 3b04 	str.w	r3, [r0], #4
 80078d4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80078d8:	d2e8      	bcs.n	80078ac <quorem+0xb0>
 80078da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80078de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80078e2:	b922      	cbnz	r2, 80078ee <quorem+0xf2>
 80078e4:	3b04      	subs	r3, #4
 80078e6:	429d      	cmp	r5, r3
 80078e8:	461a      	mov	r2, r3
 80078ea:	d30a      	bcc.n	8007902 <quorem+0x106>
 80078ec:	613c      	str	r4, [r7, #16]
 80078ee:	4630      	mov	r0, r6
 80078f0:	b003      	add	sp, #12
 80078f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078f6:	6812      	ldr	r2, [r2, #0]
 80078f8:	3b04      	subs	r3, #4
 80078fa:	2a00      	cmp	r2, #0
 80078fc:	d1cc      	bne.n	8007898 <quorem+0x9c>
 80078fe:	3c01      	subs	r4, #1
 8007900:	e7c7      	b.n	8007892 <quorem+0x96>
 8007902:	6812      	ldr	r2, [r2, #0]
 8007904:	3b04      	subs	r3, #4
 8007906:	2a00      	cmp	r2, #0
 8007908:	d1f0      	bne.n	80078ec <quorem+0xf0>
 800790a:	3c01      	subs	r4, #1
 800790c:	e7eb      	b.n	80078e6 <quorem+0xea>
 800790e:	2000      	movs	r0, #0
 8007910:	e7ee      	b.n	80078f0 <quorem+0xf4>
 8007912:	0000      	movs	r0, r0
 8007914:	0000      	movs	r0, r0
	...

08007918 <_dtoa_r>:
 8007918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800791c:	ed2d 8b02 	vpush	{d8}
 8007920:	ec57 6b10 	vmov	r6, r7, d0
 8007924:	b095      	sub	sp, #84	; 0x54
 8007926:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007928:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800792c:	9105      	str	r1, [sp, #20]
 800792e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007932:	4604      	mov	r4, r0
 8007934:	9209      	str	r2, [sp, #36]	; 0x24
 8007936:	930f      	str	r3, [sp, #60]	; 0x3c
 8007938:	b975      	cbnz	r5, 8007958 <_dtoa_r+0x40>
 800793a:	2010      	movs	r0, #16
 800793c:	f7fe f8b4 	bl	8005aa8 <malloc>
 8007940:	4602      	mov	r2, r0
 8007942:	6260      	str	r0, [r4, #36]	; 0x24
 8007944:	b920      	cbnz	r0, 8007950 <_dtoa_r+0x38>
 8007946:	4bb2      	ldr	r3, [pc, #712]	; (8007c10 <_dtoa_r+0x2f8>)
 8007948:	21ea      	movs	r1, #234	; 0xea
 800794a:	48b2      	ldr	r0, [pc, #712]	; (8007c14 <_dtoa_r+0x2fc>)
 800794c:	f001 ffb0 	bl	80098b0 <__assert_func>
 8007950:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007954:	6005      	str	r5, [r0, #0]
 8007956:	60c5      	str	r5, [r0, #12]
 8007958:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800795a:	6819      	ldr	r1, [r3, #0]
 800795c:	b151      	cbz	r1, 8007974 <_dtoa_r+0x5c>
 800795e:	685a      	ldr	r2, [r3, #4]
 8007960:	604a      	str	r2, [r1, #4]
 8007962:	2301      	movs	r3, #1
 8007964:	4093      	lsls	r3, r2
 8007966:	608b      	str	r3, [r1, #8]
 8007968:	4620      	mov	r0, r4
 800796a:	f001 f993 	bl	8008c94 <_Bfree>
 800796e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007970:	2200      	movs	r2, #0
 8007972:	601a      	str	r2, [r3, #0]
 8007974:	1e3b      	subs	r3, r7, #0
 8007976:	bfb9      	ittee	lt
 8007978:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800797c:	9303      	strlt	r3, [sp, #12]
 800797e:	2300      	movge	r3, #0
 8007980:	f8c8 3000 	strge.w	r3, [r8]
 8007984:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007988:	4ba3      	ldr	r3, [pc, #652]	; (8007c18 <_dtoa_r+0x300>)
 800798a:	bfbc      	itt	lt
 800798c:	2201      	movlt	r2, #1
 800798e:	f8c8 2000 	strlt.w	r2, [r8]
 8007992:	ea33 0309 	bics.w	r3, r3, r9
 8007996:	d11b      	bne.n	80079d0 <_dtoa_r+0xb8>
 8007998:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800799a:	f242 730f 	movw	r3, #9999	; 0x270f
 800799e:	6013      	str	r3, [r2, #0]
 80079a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80079a4:	4333      	orrs	r3, r6
 80079a6:	f000 857a 	beq.w	800849e <_dtoa_r+0xb86>
 80079aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80079ac:	b963      	cbnz	r3, 80079c8 <_dtoa_r+0xb0>
 80079ae:	4b9b      	ldr	r3, [pc, #620]	; (8007c1c <_dtoa_r+0x304>)
 80079b0:	e024      	b.n	80079fc <_dtoa_r+0xe4>
 80079b2:	4b9b      	ldr	r3, [pc, #620]	; (8007c20 <_dtoa_r+0x308>)
 80079b4:	9300      	str	r3, [sp, #0]
 80079b6:	3308      	adds	r3, #8
 80079b8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80079ba:	6013      	str	r3, [r2, #0]
 80079bc:	9800      	ldr	r0, [sp, #0]
 80079be:	b015      	add	sp, #84	; 0x54
 80079c0:	ecbd 8b02 	vpop	{d8}
 80079c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079c8:	4b94      	ldr	r3, [pc, #592]	; (8007c1c <_dtoa_r+0x304>)
 80079ca:	9300      	str	r3, [sp, #0]
 80079cc:	3303      	adds	r3, #3
 80079ce:	e7f3      	b.n	80079b8 <_dtoa_r+0xa0>
 80079d0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80079d4:	2200      	movs	r2, #0
 80079d6:	ec51 0b17 	vmov	r0, r1, d7
 80079da:	2300      	movs	r3, #0
 80079dc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80079e0:	f7f9 f872 	bl	8000ac8 <__aeabi_dcmpeq>
 80079e4:	4680      	mov	r8, r0
 80079e6:	b158      	cbz	r0, 8007a00 <_dtoa_r+0xe8>
 80079e8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80079ea:	2301      	movs	r3, #1
 80079ec:	6013      	str	r3, [r2, #0]
 80079ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	f000 8551 	beq.w	8008498 <_dtoa_r+0xb80>
 80079f6:	488b      	ldr	r0, [pc, #556]	; (8007c24 <_dtoa_r+0x30c>)
 80079f8:	6018      	str	r0, [r3, #0]
 80079fa:	1e43      	subs	r3, r0, #1
 80079fc:	9300      	str	r3, [sp, #0]
 80079fe:	e7dd      	b.n	80079bc <_dtoa_r+0xa4>
 8007a00:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007a04:	aa12      	add	r2, sp, #72	; 0x48
 8007a06:	a913      	add	r1, sp, #76	; 0x4c
 8007a08:	4620      	mov	r0, r4
 8007a0a:	f001 fceb 	bl	80093e4 <__d2b>
 8007a0e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007a12:	4683      	mov	fp, r0
 8007a14:	2d00      	cmp	r5, #0
 8007a16:	d07c      	beq.n	8007b12 <_dtoa_r+0x1fa>
 8007a18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a1a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007a1e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a22:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007a26:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007a2a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007a2e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007a32:	4b7d      	ldr	r3, [pc, #500]	; (8007c28 <_dtoa_r+0x310>)
 8007a34:	2200      	movs	r2, #0
 8007a36:	4630      	mov	r0, r6
 8007a38:	4639      	mov	r1, r7
 8007a3a:	f7f8 fc25 	bl	8000288 <__aeabi_dsub>
 8007a3e:	a36e      	add	r3, pc, #440	; (adr r3, 8007bf8 <_dtoa_r+0x2e0>)
 8007a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a44:	f7f8 fdd8 	bl	80005f8 <__aeabi_dmul>
 8007a48:	a36d      	add	r3, pc, #436	; (adr r3, 8007c00 <_dtoa_r+0x2e8>)
 8007a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a4e:	f7f8 fc1d 	bl	800028c <__adddf3>
 8007a52:	4606      	mov	r6, r0
 8007a54:	4628      	mov	r0, r5
 8007a56:	460f      	mov	r7, r1
 8007a58:	f7f8 fd64 	bl	8000524 <__aeabi_i2d>
 8007a5c:	a36a      	add	r3, pc, #424	; (adr r3, 8007c08 <_dtoa_r+0x2f0>)
 8007a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a62:	f7f8 fdc9 	bl	80005f8 <__aeabi_dmul>
 8007a66:	4602      	mov	r2, r0
 8007a68:	460b      	mov	r3, r1
 8007a6a:	4630      	mov	r0, r6
 8007a6c:	4639      	mov	r1, r7
 8007a6e:	f7f8 fc0d 	bl	800028c <__adddf3>
 8007a72:	4606      	mov	r6, r0
 8007a74:	460f      	mov	r7, r1
 8007a76:	f7f9 f86f 	bl	8000b58 <__aeabi_d2iz>
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	4682      	mov	sl, r0
 8007a7e:	2300      	movs	r3, #0
 8007a80:	4630      	mov	r0, r6
 8007a82:	4639      	mov	r1, r7
 8007a84:	f7f9 f82a 	bl	8000adc <__aeabi_dcmplt>
 8007a88:	b148      	cbz	r0, 8007a9e <_dtoa_r+0x186>
 8007a8a:	4650      	mov	r0, sl
 8007a8c:	f7f8 fd4a 	bl	8000524 <__aeabi_i2d>
 8007a90:	4632      	mov	r2, r6
 8007a92:	463b      	mov	r3, r7
 8007a94:	f7f9 f818 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a98:	b908      	cbnz	r0, 8007a9e <_dtoa_r+0x186>
 8007a9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a9e:	f1ba 0f16 	cmp.w	sl, #22
 8007aa2:	d854      	bhi.n	8007b4e <_dtoa_r+0x236>
 8007aa4:	4b61      	ldr	r3, [pc, #388]	; (8007c2c <_dtoa_r+0x314>)
 8007aa6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007ab2:	f7f9 f813 	bl	8000adc <__aeabi_dcmplt>
 8007ab6:	2800      	cmp	r0, #0
 8007ab8:	d04b      	beq.n	8007b52 <_dtoa_r+0x23a>
 8007aba:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007abe:	2300      	movs	r3, #0
 8007ac0:	930e      	str	r3, [sp, #56]	; 0x38
 8007ac2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007ac4:	1b5d      	subs	r5, r3, r5
 8007ac6:	1e6b      	subs	r3, r5, #1
 8007ac8:	9304      	str	r3, [sp, #16]
 8007aca:	bf43      	ittte	mi
 8007acc:	2300      	movmi	r3, #0
 8007ace:	f1c5 0801 	rsbmi	r8, r5, #1
 8007ad2:	9304      	strmi	r3, [sp, #16]
 8007ad4:	f04f 0800 	movpl.w	r8, #0
 8007ad8:	f1ba 0f00 	cmp.w	sl, #0
 8007adc:	db3b      	blt.n	8007b56 <_dtoa_r+0x23e>
 8007ade:	9b04      	ldr	r3, [sp, #16]
 8007ae0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007ae4:	4453      	add	r3, sl
 8007ae6:	9304      	str	r3, [sp, #16]
 8007ae8:	2300      	movs	r3, #0
 8007aea:	9306      	str	r3, [sp, #24]
 8007aec:	9b05      	ldr	r3, [sp, #20]
 8007aee:	2b09      	cmp	r3, #9
 8007af0:	d869      	bhi.n	8007bc6 <_dtoa_r+0x2ae>
 8007af2:	2b05      	cmp	r3, #5
 8007af4:	bfc4      	itt	gt
 8007af6:	3b04      	subgt	r3, #4
 8007af8:	9305      	strgt	r3, [sp, #20]
 8007afa:	9b05      	ldr	r3, [sp, #20]
 8007afc:	f1a3 0302 	sub.w	r3, r3, #2
 8007b00:	bfcc      	ite	gt
 8007b02:	2500      	movgt	r5, #0
 8007b04:	2501      	movle	r5, #1
 8007b06:	2b03      	cmp	r3, #3
 8007b08:	d869      	bhi.n	8007bde <_dtoa_r+0x2c6>
 8007b0a:	e8df f003 	tbb	[pc, r3]
 8007b0e:	4e2c      	.short	0x4e2c
 8007b10:	5a4c      	.short	0x5a4c
 8007b12:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007b16:	441d      	add	r5, r3
 8007b18:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007b1c:	2b20      	cmp	r3, #32
 8007b1e:	bfc1      	itttt	gt
 8007b20:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007b24:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007b28:	fa09 f303 	lslgt.w	r3, r9, r3
 8007b2c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007b30:	bfda      	itte	le
 8007b32:	f1c3 0320 	rsble	r3, r3, #32
 8007b36:	fa06 f003 	lslle.w	r0, r6, r3
 8007b3a:	4318      	orrgt	r0, r3
 8007b3c:	f7f8 fce2 	bl	8000504 <__aeabi_ui2d>
 8007b40:	2301      	movs	r3, #1
 8007b42:	4606      	mov	r6, r0
 8007b44:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007b48:	3d01      	subs	r5, #1
 8007b4a:	9310      	str	r3, [sp, #64]	; 0x40
 8007b4c:	e771      	b.n	8007a32 <_dtoa_r+0x11a>
 8007b4e:	2301      	movs	r3, #1
 8007b50:	e7b6      	b.n	8007ac0 <_dtoa_r+0x1a8>
 8007b52:	900e      	str	r0, [sp, #56]	; 0x38
 8007b54:	e7b5      	b.n	8007ac2 <_dtoa_r+0x1aa>
 8007b56:	f1ca 0300 	rsb	r3, sl, #0
 8007b5a:	9306      	str	r3, [sp, #24]
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	eba8 080a 	sub.w	r8, r8, sl
 8007b62:	930d      	str	r3, [sp, #52]	; 0x34
 8007b64:	e7c2      	b.n	8007aec <_dtoa_r+0x1d4>
 8007b66:	2300      	movs	r3, #0
 8007b68:	9308      	str	r3, [sp, #32]
 8007b6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	dc39      	bgt.n	8007be4 <_dtoa_r+0x2cc>
 8007b70:	f04f 0901 	mov.w	r9, #1
 8007b74:	f8cd 9004 	str.w	r9, [sp, #4]
 8007b78:	464b      	mov	r3, r9
 8007b7a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007b7e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007b80:	2200      	movs	r2, #0
 8007b82:	6042      	str	r2, [r0, #4]
 8007b84:	2204      	movs	r2, #4
 8007b86:	f102 0614 	add.w	r6, r2, #20
 8007b8a:	429e      	cmp	r6, r3
 8007b8c:	6841      	ldr	r1, [r0, #4]
 8007b8e:	d92f      	bls.n	8007bf0 <_dtoa_r+0x2d8>
 8007b90:	4620      	mov	r0, r4
 8007b92:	f001 f83f 	bl	8008c14 <_Balloc>
 8007b96:	9000      	str	r0, [sp, #0]
 8007b98:	2800      	cmp	r0, #0
 8007b9a:	d14b      	bne.n	8007c34 <_dtoa_r+0x31c>
 8007b9c:	4b24      	ldr	r3, [pc, #144]	; (8007c30 <_dtoa_r+0x318>)
 8007b9e:	4602      	mov	r2, r0
 8007ba0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007ba4:	e6d1      	b.n	800794a <_dtoa_r+0x32>
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	e7de      	b.n	8007b68 <_dtoa_r+0x250>
 8007baa:	2300      	movs	r3, #0
 8007bac:	9308      	str	r3, [sp, #32]
 8007bae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bb0:	eb0a 0903 	add.w	r9, sl, r3
 8007bb4:	f109 0301 	add.w	r3, r9, #1
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	9301      	str	r3, [sp, #4]
 8007bbc:	bfb8      	it	lt
 8007bbe:	2301      	movlt	r3, #1
 8007bc0:	e7dd      	b.n	8007b7e <_dtoa_r+0x266>
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	e7f2      	b.n	8007bac <_dtoa_r+0x294>
 8007bc6:	2501      	movs	r5, #1
 8007bc8:	2300      	movs	r3, #0
 8007bca:	9305      	str	r3, [sp, #20]
 8007bcc:	9508      	str	r5, [sp, #32]
 8007bce:	f04f 39ff 	mov.w	r9, #4294967295
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	f8cd 9004 	str.w	r9, [sp, #4]
 8007bd8:	2312      	movs	r3, #18
 8007bda:	9209      	str	r2, [sp, #36]	; 0x24
 8007bdc:	e7cf      	b.n	8007b7e <_dtoa_r+0x266>
 8007bde:	2301      	movs	r3, #1
 8007be0:	9308      	str	r3, [sp, #32]
 8007be2:	e7f4      	b.n	8007bce <_dtoa_r+0x2b6>
 8007be4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007be8:	f8cd 9004 	str.w	r9, [sp, #4]
 8007bec:	464b      	mov	r3, r9
 8007bee:	e7c6      	b.n	8007b7e <_dtoa_r+0x266>
 8007bf0:	3101      	adds	r1, #1
 8007bf2:	6041      	str	r1, [r0, #4]
 8007bf4:	0052      	lsls	r2, r2, #1
 8007bf6:	e7c6      	b.n	8007b86 <_dtoa_r+0x26e>
 8007bf8:	636f4361 	.word	0x636f4361
 8007bfc:	3fd287a7 	.word	0x3fd287a7
 8007c00:	8b60c8b3 	.word	0x8b60c8b3
 8007c04:	3fc68a28 	.word	0x3fc68a28
 8007c08:	509f79fb 	.word	0x509f79fb
 8007c0c:	3fd34413 	.word	0x3fd34413
 8007c10:	0800a70e 	.word	0x0800a70e
 8007c14:	0800a725 	.word	0x0800a725
 8007c18:	7ff00000 	.word	0x7ff00000
 8007c1c:	0800a70a 	.word	0x0800a70a
 8007c20:	0800a701 	.word	0x0800a701
 8007c24:	0800a581 	.word	0x0800a581
 8007c28:	3ff80000 	.word	0x3ff80000
 8007c2c:	0800a8a0 	.word	0x0800a8a0
 8007c30:	0800a784 	.word	0x0800a784
 8007c34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c36:	9a00      	ldr	r2, [sp, #0]
 8007c38:	601a      	str	r2, [r3, #0]
 8007c3a:	9b01      	ldr	r3, [sp, #4]
 8007c3c:	2b0e      	cmp	r3, #14
 8007c3e:	f200 80ad 	bhi.w	8007d9c <_dtoa_r+0x484>
 8007c42:	2d00      	cmp	r5, #0
 8007c44:	f000 80aa 	beq.w	8007d9c <_dtoa_r+0x484>
 8007c48:	f1ba 0f00 	cmp.w	sl, #0
 8007c4c:	dd36      	ble.n	8007cbc <_dtoa_r+0x3a4>
 8007c4e:	4ac3      	ldr	r2, [pc, #780]	; (8007f5c <_dtoa_r+0x644>)
 8007c50:	f00a 030f 	and.w	r3, sl, #15
 8007c54:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007c58:	ed93 7b00 	vldr	d7, [r3]
 8007c5c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007c60:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007c64:	eeb0 8a47 	vmov.f32	s16, s14
 8007c68:	eef0 8a67 	vmov.f32	s17, s15
 8007c6c:	d016      	beq.n	8007c9c <_dtoa_r+0x384>
 8007c6e:	4bbc      	ldr	r3, [pc, #752]	; (8007f60 <_dtoa_r+0x648>)
 8007c70:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007c74:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007c78:	f7f8 fde8 	bl	800084c <__aeabi_ddiv>
 8007c7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c80:	f007 070f 	and.w	r7, r7, #15
 8007c84:	2503      	movs	r5, #3
 8007c86:	4eb6      	ldr	r6, [pc, #728]	; (8007f60 <_dtoa_r+0x648>)
 8007c88:	b957      	cbnz	r7, 8007ca0 <_dtoa_r+0x388>
 8007c8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c8e:	ec53 2b18 	vmov	r2, r3, d8
 8007c92:	f7f8 fddb 	bl	800084c <__aeabi_ddiv>
 8007c96:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c9a:	e029      	b.n	8007cf0 <_dtoa_r+0x3d8>
 8007c9c:	2502      	movs	r5, #2
 8007c9e:	e7f2      	b.n	8007c86 <_dtoa_r+0x36e>
 8007ca0:	07f9      	lsls	r1, r7, #31
 8007ca2:	d508      	bpl.n	8007cb6 <_dtoa_r+0x39e>
 8007ca4:	ec51 0b18 	vmov	r0, r1, d8
 8007ca8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007cac:	f7f8 fca4 	bl	80005f8 <__aeabi_dmul>
 8007cb0:	ec41 0b18 	vmov	d8, r0, r1
 8007cb4:	3501      	adds	r5, #1
 8007cb6:	107f      	asrs	r7, r7, #1
 8007cb8:	3608      	adds	r6, #8
 8007cba:	e7e5      	b.n	8007c88 <_dtoa_r+0x370>
 8007cbc:	f000 80a6 	beq.w	8007e0c <_dtoa_r+0x4f4>
 8007cc0:	f1ca 0600 	rsb	r6, sl, #0
 8007cc4:	4ba5      	ldr	r3, [pc, #660]	; (8007f5c <_dtoa_r+0x644>)
 8007cc6:	4fa6      	ldr	r7, [pc, #664]	; (8007f60 <_dtoa_r+0x648>)
 8007cc8:	f006 020f 	and.w	r2, r6, #15
 8007ccc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cd4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007cd8:	f7f8 fc8e 	bl	80005f8 <__aeabi_dmul>
 8007cdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ce0:	1136      	asrs	r6, r6, #4
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	2502      	movs	r5, #2
 8007ce6:	2e00      	cmp	r6, #0
 8007ce8:	f040 8085 	bne.w	8007df6 <_dtoa_r+0x4de>
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d1d2      	bne.n	8007c96 <_dtoa_r+0x37e>
 8007cf0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	f000 808c 	beq.w	8007e10 <_dtoa_r+0x4f8>
 8007cf8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007cfc:	4b99      	ldr	r3, [pc, #612]	; (8007f64 <_dtoa_r+0x64c>)
 8007cfe:	2200      	movs	r2, #0
 8007d00:	4630      	mov	r0, r6
 8007d02:	4639      	mov	r1, r7
 8007d04:	f7f8 feea 	bl	8000adc <__aeabi_dcmplt>
 8007d08:	2800      	cmp	r0, #0
 8007d0a:	f000 8081 	beq.w	8007e10 <_dtoa_r+0x4f8>
 8007d0e:	9b01      	ldr	r3, [sp, #4]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d07d      	beq.n	8007e10 <_dtoa_r+0x4f8>
 8007d14:	f1b9 0f00 	cmp.w	r9, #0
 8007d18:	dd3c      	ble.n	8007d94 <_dtoa_r+0x47c>
 8007d1a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007d1e:	9307      	str	r3, [sp, #28]
 8007d20:	2200      	movs	r2, #0
 8007d22:	4b91      	ldr	r3, [pc, #580]	; (8007f68 <_dtoa_r+0x650>)
 8007d24:	4630      	mov	r0, r6
 8007d26:	4639      	mov	r1, r7
 8007d28:	f7f8 fc66 	bl	80005f8 <__aeabi_dmul>
 8007d2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d30:	3501      	adds	r5, #1
 8007d32:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007d36:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007d3a:	4628      	mov	r0, r5
 8007d3c:	f7f8 fbf2 	bl	8000524 <__aeabi_i2d>
 8007d40:	4632      	mov	r2, r6
 8007d42:	463b      	mov	r3, r7
 8007d44:	f7f8 fc58 	bl	80005f8 <__aeabi_dmul>
 8007d48:	4b88      	ldr	r3, [pc, #544]	; (8007f6c <_dtoa_r+0x654>)
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	f7f8 fa9e 	bl	800028c <__adddf3>
 8007d50:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007d54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d58:	9303      	str	r3, [sp, #12]
 8007d5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d15c      	bne.n	8007e1a <_dtoa_r+0x502>
 8007d60:	4b83      	ldr	r3, [pc, #524]	; (8007f70 <_dtoa_r+0x658>)
 8007d62:	2200      	movs	r2, #0
 8007d64:	4630      	mov	r0, r6
 8007d66:	4639      	mov	r1, r7
 8007d68:	f7f8 fa8e 	bl	8000288 <__aeabi_dsub>
 8007d6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d70:	4606      	mov	r6, r0
 8007d72:	460f      	mov	r7, r1
 8007d74:	f7f8 fed0 	bl	8000b18 <__aeabi_dcmpgt>
 8007d78:	2800      	cmp	r0, #0
 8007d7a:	f040 8296 	bne.w	80082aa <_dtoa_r+0x992>
 8007d7e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007d82:	4630      	mov	r0, r6
 8007d84:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007d88:	4639      	mov	r1, r7
 8007d8a:	f7f8 fea7 	bl	8000adc <__aeabi_dcmplt>
 8007d8e:	2800      	cmp	r0, #0
 8007d90:	f040 8288 	bne.w	80082a4 <_dtoa_r+0x98c>
 8007d94:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007d98:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007d9c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	f2c0 8158 	blt.w	8008054 <_dtoa_r+0x73c>
 8007da4:	f1ba 0f0e 	cmp.w	sl, #14
 8007da8:	f300 8154 	bgt.w	8008054 <_dtoa_r+0x73c>
 8007dac:	4b6b      	ldr	r3, [pc, #428]	; (8007f5c <_dtoa_r+0x644>)
 8007dae:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007db2:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007db6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	f280 80e3 	bge.w	8007f84 <_dtoa_r+0x66c>
 8007dbe:	9b01      	ldr	r3, [sp, #4]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	f300 80df 	bgt.w	8007f84 <_dtoa_r+0x66c>
 8007dc6:	f040 826d 	bne.w	80082a4 <_dtoa_r+0x98c>
 8007dca:	4b69      	ldr	r3, [pc, #420]	; (8007f70 <_dtoa_r+0x658>)
 8007dcc:	2200      	movs	r2, #0
 8007dce:	4640      	mov	r0, r8
 8007dd0:	4649      	mov	r1, r9
 8007dd2:	f7f8 fc11 	bl	80005f8 <__aeabi_dmul>
 8007dd6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007dda:	f7f8 fe93 	bl	8000b04 <__aeabi_dcmpge>
 8007dde:	9e01      	ldr	r6, [sp, #4]
 8007de0:	4637      	mov	r7, r6
 8007de2:	2800      	cmp	r0, #0
 8007de4:	f040 8243 	bne.w	800826e <_dtoa_r+0x956>
 8007de8:	9d00      	ldr	r5, [sp, #0]
 8007dea:	2331      	movs	r3, #49	; 0x31
 8007dec:	f805 3b01 	strb.w	r3, [r5], #1
 8007df0:	f10a 0a01 	add.w	sl, sl, #1
 8007df4:	e23f      	b.n	8008276 <_dtoa_r+0x95e>
 8007df6:	07f2      	lsls	r2, r6, #31
 8007df8:	d505      	bpl.n	8007e06 <_dtoa_r+0x4ee>
 8007dfa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007dfe:	f7f8 fbfb 	bl	80005f8 <__aeabi_dmul>
 8007e02:	3501      	adds	r5, #1
 8007e04:	2301      	movs	r3, #1
 8007e06:	1076      	asrs	r6, r6, #1
 8007e08:	3708      	adds	r7, #8
 8007e0a:	e76c      	b.n	8007ce6 <_dtoa_r+0x3ce>
 8007e0c:	2502      	movs	r5, #2
 8007e0e:	e76f      	b.n	8007cf0 <_dtoa_r+0x3d8>
 8007e10:	9b01      	ldr	r3, [sp, #4]
 8007e12:	f8cd a01c 	str.w	sl, [sp, #28]
 8007e16:	930c      	str	r3, [sp, #48]	; 0x30
 8007e18:	e78d      	b.n	8007d36 <_dtoa_r+0x41e>
 8007e1a:	9900      	ldr	r1, [sp, #0]
 8007e1c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007e1e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e20:	4b4e      	ldr	r3, [pc, #312]	; (8007f5c <_dtoa_r+0x644>)
 8007e22:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007e26:	4401      	add	r1, r0
 8007e28:	9102      	str	r1, [sp, #8]
 8007e2a:	9908      	ldr	r1, [sp, #32]
 8007e2c:	eeb0 8a47 	vmov.f32	s16, s14
 8007e30:	eef0 8a67 	vmov.f32	s17, s15
 8007e34:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e38:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007e3c:	2900      	cmp	r1, #0
 8007e3e:	d045      	beq.n	8007ecc <_dtoa_r+0x5b4>
 8007e40:	494c      	ldr	r1, [pc, #304]	; (8007f74 <_dtoa_r+0x65c>)
 8007e42:	2000      	movs	r0, #0
 8007e44:	f7f8 fd02 	bl	800084c <__aeabi_ddiv>
 8007e48:	ec53 2b18 	vmov	r2, r3, d8
 8007e4c:	f7f8 fa1c 	bl	8000288 <__aeabi_dsub>
 8007e50:	9d00      	ldr	r5, [sp, #0]
 8007e52:	ec41 0b18 	vmov	d8, r0, r1
 8007e56:	4639      	mov	r1, r7
 8007e58:	4630      	mov	r0, r6
 8007e5a:	f7f8 fe7d 	bl	8000b58 <__aeabi_d2iz>
 8007e5e:	900c      	str	r0, [sp, #48]	; 0x30
 8007e60:	f7f8 fb60 	bl	8000524 <__aeabi_i2d>
 8007e64:	4602      	mov	r2, r0
 8007e66:	460b      	mov	r3, r1
 8007e68:	4630      	mov	r0, r6
 8007e6a:	4639      	mov	r1, r7
 8007e6c:	f7f8 fa0c 	bl	8000288 <__aeabi_dsub>
 8007e70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e72:	3330      	adds	r3, #48	; 0x30
 8007e74:	f805 3b01 	strb.w	r3, [r5], #1
 8007e78:	ec53 2b18 	vmov	r2, r3, d8
 8007e7c:	4606      	mov	r6, r0
 8007e7e:	460f      	mov	r7, r1
 8007e80:	f7f8 fe2c 	bl	8000adc <__aeabi_dcmplt>
 8007e84:	2800      	cmp	r0, #0
 8007e86:	d165      	bne.n	8007f54 <_dtoa_r+0x63c>
 8007e88:	4632      	mov	r2, r6
 8007e8a:	463b      	mov	r3, r7
 8007e8c:	4935      	ldr	r1, [pc, #212]	; (8007f64 <_dtoa_r+0x64c>)
 8007e8e:	2000      	movs	r0, #0
 8007e90:	f7f8 f9fa 	bl	8000288 <__aeabi_dsub>
 8007e94:	ec53 2b18 	vmov	r2, r3, d8
 8007e98:	f7f8 fe20 	bl	8000adc <__aeabi_dcmplt>
 8007e9c:	2800      	cmp	r0, #0
 8007e9e:	f040 80b9 	bne.w	8008014 <_dtoa_r+0x6fc>
 8007ea2:	9b02      	ldr	r3, [sp, #8]
 8007ea4:	429d      	cmp	r5, r3
 8007ea6:	f43f af75 	beq.w	8007d94 <_dtoa_r+0x47c>
 8007eaa:	4b2f      	ldr	r3, [pc, #188]	; (8007f68 <_dtoa_r+0x650>)
 8007eac:	ec51 0b18 	vmov	r0, r1, d8
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	f7f8 fba1 	bl	80005f8 <__aeabi_dmul>
 8007eb6:	4b2c      	ldr	r3, [pc, #176]	; (8007f68 <_dtoa_r+0x650>)
 8007eb8:	ec41 0b18 	vmov	d8, r0, r1
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	4630      	mov	r0, r6
 8007ec0:	4639      	mov	r1, r7
 8007ec2:	f7f8 fb99 	bl	80005f8 <__aeabi_dmul>
 8007ec6:	4606      	mov	r6, r0
 8007ec8:	460f      	mov	r7, r1
 8007eca:	e7c4      	b.n	8007e56 <_dtoa_r+0x53e>
 8007ecc:	ec51 0b17 	vmov	r0, r1, d7
 8007ed0:	f7f8 fb92 	bl	80005f8 <__aeabi_dmul>
 8007ed4:	9b02      	ldr	r3, [sp, #8]
 8007ed6:	9d00      	ldr	r5, [sp, #0]
 8007ed8:	930c      	str	r3, [sp, #48]	; 0x30
 8007eda:	ec41 0b18 	vmov	d8, r0, r1
 8007ede:	4639      	mov	r1, r7
 8007ee0:	4630      	mov	r0, r6
 8007ee2:	f7f8 fe39 	bl	8000b58 <__aeabi_d2iz>
 8007ee6:	9011      	str	r0, [sp, #68]	; 0x44
 8007ee8:	f7f8 fb1c 	bl	8000524 <__aeabi_i2d>
 8007eec:	4602      	mov	r2, r0
 8007eee:	460b      	mov	r3, r1
 8007ef0:	4630      	mov	r0, r6
 8007ef2:	4639      	mov	r1, r7
 8007ef4:	f7f8 f9c8 	bl	8000288 <__aeabi_dsub>
 8007ef8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007efa:	3330      	adds	r3, #48	; 0x30
 8007efc:	f805 3b01 	strb.w	r3, [r5], #1
 8007f00:	9b02      	ldr	r3, [sp, #8]
 8007f02:	429d      	cmp	r5, r3
 8007f04:	4606      	mov	r6, r0
 8007f06:	460f      	mov	r7, r1
 8007f08:	f04f 0200 	mov.w	r2, #0
 8007f0c:	d134      	bne.n	8007f78 <_dtoa_r+0x660>
 8007f0e:	4b19      	ldr	r3, [pc, #100]	; (8007f74 <_dtoa_r+0x65c>)
 8007f10:	ec51 0b18 	vmov	r0, r1, d8
 8007f14:	f7f8 f9ba 	bl	800028c <__adddf3>
 8007f18:	4602      	mov	r2, r0
 8007f1a:	460b      	mov	r3, r1
 8007f1c:	4630      	mov	r0, r6
 8007f1e:	4639      	mov	r1, r7
 8007f20:	f7f8 fdfa 	bl	8000b18 <__aeabi_dcmpgt>
 8007f24:	2800      	cmp	r0, #0
 8007f26:	d175      	bne.n	8008014 <_dtoa_r+0x6fc>
 8007f28:	ec53 2b18 	vmov	r2, r3, d8
 8007f2c:	4911      	ldr	r1, [pc, #68]	; (8007f74 <_dtoa_r+0x65c>)
 8007f2e:	2000      	movs	r0, #0
 8007f30:	f7f8 f9aa 	bl	8000288 <__aeabi_dsub>
 8007f34:	4602      	mov	r2, r0
 8007f36:	460b      	mov	r3, r1
 8007f38:	4630      	mov	r0, r6
 8007f3a:	4639      	mov	r1, r7
 8007f3c:	f7f8 fdce 	bl	8000adc <__aeabi_dcmplt>
 8007f40:	2800      	cmp	r0, #0
 8007f42:	f43f af27 	beq.w	8007d94 <_dtoa_r+0x47c>
 8007f46:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007f48:	1e6b      	subs	r3, r5, #1
 8007f4a:	930c      	str	r3, [sp, #48]	; 0x30
 8007f4c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007f50:	2b30      	cmp	r3, #48	; 0x30
 8007f52:	d0f8      	beq.n	8007f46 <_dtoa_r+0x62e>
 8007f54:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007f58:	e04a      	b.n	8007ff0 <_dtoa_r+0x6d8>
 8007f5a:	bf00      	nop
 8007f5c:	0800a8a0 	.word	0x0800a8a0
 8007f60:	0800a878 	.word	0x0800a878
 8007f64:	3ff00000 	.word	0x3ff00000
 8007f68:	40240000 	.word	0x40240000
 8007f6c:	401c0000 	.word	0x401c0000
 8007f70:	40140000 	.word	0x40140000
 8007f74:	3fe00000 	.word	0x3fe00000
 8007f78:	4baf      	ldr	r3, [pc, #700]	; (8008238 <_dtoa_r+0x920>)
 8007f7a:	f7f8 fb3d 	bl	80005f8 <__aeabi_dmul>
 8007f7e:	4606      	mov	r6, r0
 8007f80:	460f      	mov	r7, r1
 8007f82:	e7ac      	b.n	8007ede <_dtoa_r+0x5c6>
 8007f84:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007f88:	9d00      	ldr	r5, [sp, #0]
 8007f8a:	4642      	mov	r2, r8
 8007f8c:	464b      	mov	r3, r9
 8007f8e:	4630      	mov	r0, r6
 8007f90:	4639      	mov	r1, r7
 8007f92:	f7f8 fc5b 	bl	800084c <__aeabi_ddiv>
 8007f96:	f7f8 fddf 	bl	8000b58 <__aeabi_d2iz>
 8007f9a:	9002      	str	r0, [sp, #8]
 8007f9c:	f7f8 fac2 	bl	8000524 <__aeabi_i2d>
 8007fa0:	4642      	mov	r2, r8
 8007fa2:	464b      	mov	r3, r9
 8007fa4:	f7f8 fb28 	bl	80005f8 <__aeabi_dmul>
 8007fa8:	4602      	mov	r2, r0
 8007faa:	460b      	mov	r3, r1
 8007fac:	4630      	mov	r0, r6
 8007fae:	4639      	mov	r1, r7
 8007fb0:	f7f8 f96a 	bl	8000288 <__aeabi_dsub>
 8007fb4:	9e02      	ldr	r6, [sp, #8]
 8007fb6:	9f01      	ldr	r7, [sp, #4]
 8007fb8:	3630      	adds	r6, #48	; 0x30
 8007fba:	f805 6b01 	strb.w	r6, [r5], #1
 8007fbe:	9e00      	ldr	r6, [sp, #0]
 8007fc0:	1bae      	subs	r6, r5, r6
 8007fc2:	42b7      	cmp	r7, r6
 8007fc4:	4602      	mov	r2, r0
 8007fc6:	460b      	mov	r3, r1
 8007fc8:	d137      	bne.n	800803a <_dtoa_r+0x722>
 8007fca:	f7f8 f95f 	bl	800028c <__adddf3>
 8007fce:	4642      	mov	r2, r8
 8007fd0:	464b      	mov	r3, r9
 8007fd2:	4606      	mov	r6, r0
 8007fd4:	460f      	mov	r7, r1
 8007fd6:	f7f8 fd9f 	bl	8000b18 <__aeabi_dcmpgt>
 8007fda:	b9c8      	cbnz	r0, 8008010 <_dtoa_r+0x6f8>
 8007fdc:	4642      	mov	r2, r8
 8007fde:	464b      	mov	r3, r9
 8007fe0:	4630      	mov	r0, r6
 8007fe2:	4639      	mov	r1, r7
 8007fe4:	f7f8 fd70 	bl	8000ac8 <__aeabi_dcmpeq>
 8007fe8:	b110      	cbz	r0, 8007ff0 <_dtoa_r+0x6d8>
 8007fea:	9b02      	ldr	r3, [sp, #8]
 8007fec:	07d9      	lsls	r1, r3, #31
 8007fee:	d40f      	bmi.n	8008010 <_dtoa_r+0x6f8>
 8007ff0:	4620      	mov	r0, r4
 8007ff2:	4659      	mov	r1, fp
 8007ff4:	f000 fe4e 	bl	8008c94 <_Bfree>
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	702b      	strb	r3, [r5, #0]
 8007ffc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007ffe:	f10a 0001 	add.w	r0, sl, #1
 8008002:	6018      	str	r0, [r3, #0]
 8008004:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008006:	2b00      	cmp	r3, #0
 8008008:	f43f acd8 	beq.w	80079bc <_dtoa_r+0xa4>
 800800c:	601d      	str	r5, [r3, #0]
 800800e:	e4d5      	b.n	80079bc <_dtoa_r+0xa4>
 8008010:	f8cd a01c 	str.w	sl, [sp, #28]
 8008014:	462b      	mov	r3, r5
 8008016:	461d      	mov	r5, r3
 8008018:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800801c:	2a39      	cmp	r2, #57	; 0x39
 800801e:	d108      	bne.n	8008032 <_dtoa_r+0x71a>
 8008020:	9a00      	ldr	r2, [sp, #0]
 8008022:	429a      	cmp	r2, r3
 8008024:	d1f7      	bne.n	8008016 <_dtoa_r+0x6fe>
 8008026:	9a07      	ldr	r2, [sp, #28]
 8008028:	9900      	ldr	r1, [sp, #0]
 800802a:	3201      	adds	r2, #1
 800802c:	9207      	str	r2, [sp, #28]
 800802e:	2230      	movs	r2, #48	; 0x30
 8008030:	700a      	strb	r2, [r1, #0]
 8008032:	781a      	ldrb	r2, [r3, #0]
 8008034:	3201      	adds	r2, #1
 8008036:	701a      	strb	r2, [r3, #0]
 8008038:	e78c      	b.n	8007f54 <_dtoa_r+0x63c>
 800803a:	4b7f      	ldr	r3, [pc, #508]	; (8008238 <_dtoa_r+0x920>)
 800803c:	2200      	movs	r2, #0
 800803e:	f7f8 fadb 	bl	80005f8 <__aeabi_dmul>
 8008042:	2200      	movs	r2, #0
 8008044:	2300      	movs	r3, #0
 8008046:	4606      	mov	r6, r0
 8008048:	460f      	mov	r7, r1
 800804a:	f7f8 fd3d 	bl	8000ac8 <__aeabi_dcmpeq>
 800804e:	2800      	cmp	r0, #0
 8008050:	d09b      	beq.n	8007f8a <_dtoa_r+0x672>
 8008052:	e7cd      	b.n	8007ff0 <_dtoa_r+0x6d8>
 8008054:	9a08      	ldr	r2, [sp, #32]
 8008056:	2a00      	cmp	r2, #0
 8008058:	f000 80c4 	beq.w	80081e4 <_dtoa_r+0x8cc>
 800805c:	9a05      	ldr	r2, [sp, #20]
 800805e:	2a01      	cmp	r2, #1
 8008060:	f300 80a8 	bgt.w	80081b4 <_dtoa_r+0x89c>
 8008064:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008066:	2a00      	cmp	r2, #0
 8008068:	f000 80a0 	beq.w	80081ac <_dtoa_r+0x894>
 800806c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008070:	9e06      	ldr	r6, [sp, #24]
 8008072:	4645      	mov	r5, r8
 8008074:	9a04      	ldr	r2, [sp, #16]
 8008076:	2101      	movs	r1, #1
 8008078:	441a      	add	r2, r3
 800807a:	4620      	mov	r0, r4
 800807c:	4498      	add	r8, r3
 800807e:	9204      	str	r2, [sp, #16]
 8008080:	f000 ff0e 	bl	8008ea0 <__i2b>
 8008084:	4607      	mov	r7, r0
 8008086:	2d00      	cmp	r5, #0
 8008088:	dd0b      	ble.n	80080a2 <_dtoa_r+0x78a>
 800808a:	9b04      	ldr	r3, [sp, #16]
 800808c:	2b00      	cmp	r3, #0
 800808e:	dd08      	ble.n	80080a2 <_dtoa_r+0x78a>
 8008090:	42ab      	cmp	r3, r5
 8008092:	9a04      	ldr	r2, [sp, #16]
 8008094:	bfa8      	it	ge
 8008096:	462b      	movge	r3, r5
 8008098:	eba8 0803 	sub.w	r8, r8, r3
 800809c:	1aed      	subs	r5, r5, r3
 800809e:	1ad3      	subs	r3, r2, r3
 80080a0:	9304      	str	r3, [sp, #16]
 80080a2:	9b06      	ldr	r3, [sp, #24]
 80080a4:	b1fb      	cbz	r3, 80080e6 <_dtoa_r+0x7ce>
 80080a6:	9b08      	ldr	r3, [sp, #32]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	f000 809f 	beq.w	80081ec <_dtoa_r+0x8d4>
 80080ae:	2e00      	cmp	r6, #0
 80080b0:	dd11      	ble.n	80080d6 <_dtoa_r+0x7be>
 80080b2:	4639      	mov	r1, r7
 80080b4:	4632      	mov	r2, r6
 80080b6:	4620      	mov	r0, r4
 80080b8:	f000 ffae 	bl	8009018 <__pow5mult>
 80080bc:	465a      	mov	r2, fp
 80080be:	4601      	mov	r1, r0
 80080c0:	4607      	mov	r7, r0
 80080c2:	4620      	mov	r0, r4
 80080c4:	f000 ff02 	bl	8008ecc <__multiply>
 80080c8:	4659      	mov	r1, fp
 80080ca:	9007      	str	r0, [sp, #28]
 80080cc:	4620      	mov	r0, r4
 80080ce:	f000 fde1 	bl	8008c94 <_Bfree>
 80080d2:	9b07      	ldr	r3, [sp, #28]
 80080d4:	469b      	mov	fp, r3
 80080d6:	9b06      	ldr	r3, [sp, #24]
 80080d8:	1b9a      	subs	r2, r3, r6
 80080da:	d004      	beq.n	80080e6 <_dtoa_r+0x7ce>
 80080dc:	4659      	mov	r1, fp
 80080de:	4620      	mov	r0, r4
 80080e0:	f000 ff9a 	bl	8009018 <__pow5mult>
 80080e4:	4683      	mov	fp, r0
 80080e6:	2101      	movs	r1, #1
 80080e8:	4620      	mov	r0, r4
 80080ea:	f000 fed9 	bl	8008ea0 <__i2b>
 80080ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	4606      	mov	r6, r0
 80080f4:	dd7c      	ble.n	80081f0 <_dtoa_r+0x8d8>
 80080f6:	461a      	mov	r2, r3
 80080f8:	4601      	mov	r1, r0
 80080fa:	4620      	mov	r0, r4
 80080fc:	f000 ff8c 	bl	8009018 <__pow5mult>
 8008100:	9b05      	ldr	r3, [sp, #20]
 8008102:	2b01      	cmp	r3, #1
 8008104:	4606      	mov	r6, r0
 8008106:	dd76      	ble.n	80081f6 <_dtoa_r+0x8de>
 8008108:	2300      	movs	r3, #0
 800810a:	9306      	str	r3, [sp, #24]
 800810c:	6933      	ldr	r3, [r6, #16]
 800810e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008112:	6918      	ldr	r0, [r3, #16]
 8008114:	f000 fe74 	bl	8008e00 <__hi0bits>
 8008118:	f1c0 0020 	rsb	r0, r0, #32
 800811c:	9b04      	ldr	r3, [sp, #16]
 800811e:	4418      	add	r0, r3
 8008120:	f010 001f 	ands.w	r0, r0, #31
 8008124:	f000 8086 	beq.w	8008234 <_dtoa_r+0x91c>
 8008128:	f1c0 0320 	rsb	r3, r0, #32
 800812c:	2b04      	cmp	r3, #4
 800812e:	dd7f      	ble.n	8008230 <_dtoa_r+0x918>
 8008130:	f1c0 001c 	rsb	r0, r0, #28
 8008134:	9b04      	ldr	r3, [sp, #16]
 8008136:	4403      	add	r3, r0
 8008138:	4480      	add	r8, r0
 800813a:	4405      	add	r5, r0
 800813c:	9304      	str	r3, [sp, #16]
 800813e:	f1b8 0f00 	cmp.w	r8, #0
 8008142:	dd05      	ble.n	8008150 <_dtoa_r+0x838>
 8008144:	4659      	mov	r1, fp
 8008146:	4642      	mov	r2, r8
 8008148:	4620      	mov	r0, r4
 800814a:	f000 ffbf 	bl	80090cc <__lshift>
 800814e:	4683      	mov	fp, r0
 8008150:	9b04      	ldr	r3, [sp, #16]
 8008152:	2b00      	cmp	r3, #0
 8008154:	dd05      	ble.n	8008162 <_dtoa_r+0x84a>
 8008156:	4631      	mov	r1, r6
 8008158:	461a      	mov	r2, r3
 800815a:	4620      	mov	r0, r4
 800815c:	f000 ffb6 	bl	80090cc <__lshift>
 8008160:	4606      	mov	r6, r0
 8008162:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008164:	2b00      	cmp	r3, #0
 8008166:	d069      	beq.n	800823c <_dtoa_r+0x924>
 8008168:	4631      	mov	r1, r6
 800816a:	4658      	mov	r0, fp
 800816c:	f001 f81a 	bl	80091a4 <__mcmp>
 8008170:	2800      	cmp	r0, #0
 8008172:	da63      	bge.n	800823c <_dtoa_r+0x924>
 8008174:	2300      	movs	r3, #0
 8008176:	4659      	mov	r1, fp
 8008178:	220a      	movs	r2, #10
 800817a:	4620      	mov	r0, r4
 800817c:	f000 fdac 	bl	8008cd8 <__multadd>
 8008180:	9b08      	ldr	r3, [sp, #32]
 8008182:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008186:	4683      	mov	fp, r0
 8008188:	2b00      	cmp	r3, #0
 800818a:	f000 818f 	beq.w	80084ac <_dtoa_r+0xb94>
 800818e:	4639      	mov	r1, r7
 8008190:	2300      	movs	r3, #0
 8008192:	220a      	movs	r2, #10
 8008194:	4620      	mov	r0, r4
 8008196:	f000 fd9f 	bl	8008cd8 <__multadd>
 800819a:	f1b9 0f00 	cmp.w	r9, #0
 800819e:	4607      	mov	r7, r0
 80081a0:	f300 808e 	bgt.w	80082c0 <_dtoa_r+0x9a8>
 80081a4:	9b05      	ldr	r3, [sp, #20]
 80081a6:	2b02      	cmp	r3, #2
 80081a8:	dc50      	bgt.n	800824c <_dtoa_r+0x934>
 80081aa:	e089      	b.n	80082c0 <_dtoa_r+0x9a8>
 80081ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80081ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80081b2:	e75d      	b.n	8008070 <_dtoa_r+0x758>
 80081b4:	9b01      	ldr	r3, [sp, #4]
 80081b6:	1e5e      	subs	r6, r3, #1
 80081b8:	9b06      	ldr	r3, [sp, #24]
 80081ba:	42b3      	cmp	r3, r6
 80081bc:	bfbf      	itttt	lt
 80081be:	9b06      	ldrlt	r3, [sp, #24]
 80081c0:	9606      	strlt	r6, [sp, #24]
 80081c2:	1af2      	sublt	r2, r6, r3
 80081c4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80081c6:	bfb6      	itet	lt
 80081c8:	189b      	addlt	r3, r3, r2
 80081ca:	1b9e      	subge	r6, r3, r6
 80081cc:	930d      	strlt	r3, [sp, #52]	; 0x34
 80081ce:	9b01      	ldr	r3, [sp, #4]
 80081d0:	bfb8      	it	lt
 80081d2:	2600      	movlt	r6, #0
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	bfb5      	itete	lt
 80081d8:	eba8 0503 	sublt.w	r5, r8, r3
 80081dc:	9b01      	ldrge	r3, [sp, #4]
 80081de:	2300      	movlt	r3, #0
 80081e0:	4645      	movge	r5, r8
 80081e2:	e747      	b.n	8008074 <_dtoa_r+0x75c>
 80081e4:	9e06      	ldr	r6, [sp, #24]
 80081e6:	9f08      	ldr	r7, [sp, #32]
 80081e8:	4645      	mov	r5, r8
 80081ea:	e74c      	b.n	8008086 <_dtoa_r+0x76e>
 80081ec:	9a06      	ldr	r2, [sp, #24]
 80081ee:	e775      	b.n	80080dc <_dtoa_r+0x7c4>
 80081f0:	9b05      	ldr	r3, [sp, #20]
 80081f2:	2b01      	cmp	r3, #1
 80081f4:	dc18      	bgt.n	8008228 <_dtoa_r+0x910>
 80081f6:	9b02      	ldr	r3, [sp, #8]
 80081f8:	b9b3      	cbnz	r3, 8008228 <_dtoa_r+0x910>
 80081fa:	9b03      	ldr	r3, [sp, #12]
 80081fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008200:	b9a3      	cbnz	r3, 800822c <_dtoa_r+0x914>
 8008202:	9b03      	ldr	r3, [sp, #12]
 8008204:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008208:	0d1b      	lsrs	r3, r3, #20
 800820a:	051b      	lsls	r3, r3, #20
 800820c:	b12b      	cbz	r3, 800821a <_dtoa_r+0x902>
 800820e:	9b04      	ldr	r3, [sp, #16]
 8008210:	3301      	adds	r3, #1
 8008212:	9304      	str	r3, [sp, #16]
 8008214:	f108 0801 	add.w	r8, r8, #1
 8008218:	2301      	movs	r3, #1
 800821a:	9306      	str	r3, [sp, #24]
 800821c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800821e:	2b00      	cmp	r3, #0
 8008220:	f47f af74 	bne.w	800810c <_dtoa_r+0x7f4>
 8008224:	2001      	movs	r0, #1
 8008226:	e779      	b.n	800811c <_dtoa_r+0x804>
 8008228:	2300      	movs	r3, #0
 800822a:	e7f6      	b.n	800821a <_dtoa_r+0x902>
 800822c:	9b02      	ldr	r3, [sp, #8]
 800822e:	e7f4      	b.n	800821a <_dtoa_r+0x902>
 8008230:	d085      	beq.n	800813e <_dtoa_r+0x826>
 8008232:	4618      	mov	r0, r3
 8008234:	301c      	adds	r0, #28
 8008236:	e77d      	b.n	8008134 <_dtoa_r+0x81c>
 8008238:	40240000 	.word	0x40240000
 800823c:	9b01      	ldr	r3, [sp, #4]
 800823e:	2b00      	cmp	r3, #0
 8008240:	dc38      	bgt.n	80082b4 <_dtoa_r+0x99c>
 8008242:	9b05      	ldr	r3, [sp, #20]
 8008244:	2b02      	cmp	r3, #2
 8008246:	dd35      	ble.n	80082b4 <_dtoa_r+0x99c>
 8008248:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800824c:	f1b9 0f00 	cmp.w	r9, #0
 8008250:	d10d      	bne.n	800826e <_dtoa_r+0x956>
 8008252:	4631      	mov	r1, r6
 8008254:	464b      	mov	r3, r9
 8008256:	2205      	movs	r2, #5
 8008258:	4620      	mov	r0, r4
 800825a:	f000 fd3d 	bl	8008cd8 <__multadd>
 800825e:	4601      	mov	r1, r0
 8008260:	4606      	mov	r6, r0
 8008262:	4658      	mov	r0, fp
 8008264:	f000 ff9e 	bl	80091a4 <__mcmp>
 8008268:	2800      	cmp	r0, #0
 800826a:	f73f adbd 	bgt.w	8007de8 <_dtoa_r+0x4d0>
 800826e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008270:	9d00      	ldr	r5, [sp, #0]
 8008272:	ea6f 0a03 	mvn.w	sl, r3
 8008276:	f04f 0800 	mov.w	r8, #0
 800827a:	4631      	mov	r1, r6
 800827c:	4620      	mov	r0, r4
 800827e:	f000 fd09 	bl	8008c94 <_Bfree>
 8008282:	2f00      	cmp	r7, #0
 8008284:	f43f aeb4 	beq.w	8007ff0 <_dtoa_r+0x6d8>
 8008288:	f1b8 0f00 	cmp.w	r8, #0
 800828c:	d005      	beq.n	800829a <_dtoa_r+0x982>
 800828e:	45b8      	cmp	r8, r7
 8008290:	d003      	beq.n	800829a <_dtoa_r+0x982>
 8008292:	4641      	mov	r1, r8
 8008294:	4620      	mov	r0, r4
 8008296:	f000 fcfd 	bl	8008c94 <_Bfree>
 800829a:	4639      	mov	r1, r7
 800829c:	4620      	mov	r0, r4
 800829e:	f000 fcf9 	bl	8008c94 <_Bfree>
 80082a2:	e6a5      	b.n	8007ff0 <_dtoa_r+0x6d8>
 80082a4:	2600      	movs	r6, #0
 80082a6:	4637      	mov	r7, r6
 80082a8:	e7e1      	b.n	800826e <_dtoa_r+0x956>
 80082aa:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80082ac:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80082b0:	4637      	mov	r7, r6
 80082b2:	e599      	b.n	8007de8 <_dtoa_r+0x4d0>
 80082b4:	9b08      	ldr	r3, [sp, #32]
 80082b6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	f000 80fd 	beq.w	80084ba <_dtoa_r+0xba2>
 80082c0:	2d00      	cmp	r5, #0
 80082c2:	dd05      	ble.n	80082d0 <_dtoa_r+0x9b8>
 80082c4:	4639      	mov	r1, r7
 80082c6:	462a      	mov	r2, r5
 80082c8:	4620      	mov	r0, r4
 80082ca:	f000 feff 	bl	80090cc <__lshift>
 80082ce:	4607      	mov	r7, r0
 80082d0:	9b06      	ldr	r3, [sp, #24]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d05c      	beq.n	8008390 <_dtoa_r+0xa78>
 80082d6:	6879      	ldr	r1, [r7, #4]
 80082d8:	4620      	mov	r0, r4
 80082da:	f000 fc9b 	bl	8008c14 <_Balloc>
 80082de:	4605      	mov	r5, r0
 80082e0:	b928      	cbnz	r0, 80082ee <_dtoa_r+0x9d6>
 80082e2:	4b80      	ldr	r3, [pc, #512]	; (80084e4 <_dtoa_r+0xbcc>)
 80082e4:	4602      	mov	r2, r0
 80082e6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80082ea:	f7ff bb2e 	b.w	800794a <_dtoa_r+0x32>
 80082ee:	693a      	ldr	r2, [r7, #16]
 80082f0:	3202      	adds	r2, #2
 80082f2:	0092      	lsls	r2, r2, #2
 80082f4:	f107 010c 	add.w	r1, r7, #12
 80082f8:	300c      	adds	r0, #12
 80082fa:	f7fd fbe5 	bl	8005ac8 <memcpy>
 80082fe:	2201      	movs	r2, #1
 8008300:	4629      	mov	r1, r5
 8008302:	4620      	mov	r0, r4
 8008304:	f000 fee2 	bl	80090cc <__lshift>
 8008308:	9b00      	ldr	r3, [sp, #0]
 800830a:	3301      	adds	r3, #1
 800830c:	9301      	str	r3, [sp, #4]
 800830e:	9b00      	ldr	r3, [sp, #0]
 8008310:	444b      	add	r3, r9
 8008312:	9307      	str	r3, [sp, #28]
 8008314:	9b02      	ldr	r3, [sp, #8]
 8008316:	f003 0301 	and.w	r3, r3, #1
 800831a:	46b8      	mov	r8, r7
 800831c:	9306      	str	r3, [sp, #24]
 800831e:	4607      	mov	r7, r0
 8008320:	9b01      	ldr	r3, [sp, #4]
 8008322:	4631      	mov	r1, r6
 8008324:	3b01      	subs	r3, #1
 8008326:	4658      	mov	r0, fp
 8008328:	9302      	str	r3, [sp, #8]
 800832a:	f7ff fa67 	bl	80077fc <quorem>
 800832e:	4603      	mov	r3, r0
 8008330:	3330      	adds	r3, #48	; 0x30
 8008332:	9004      	str	r0, [sp, #16]
 8008334:	4641      	mov	r1, r8
 8008336:	4658      	mov	r0, fp
 8008338:	9308      	str	r3, [sp, #32]
 800833a:	f000 ff33 	bl	80091a4 <__mcmp>
 800833e:	463a      	mov	r2, r7
 8008340:	4681      	mov	r9, r0
 8008342:	4631      	mov	r1, r6
 8008344:	4620      	mov	r0, r4
 8008346:	f000 ff49 	bl	80091dc <__mdiff>
 800834a:	68c2      	ldr	r2, [r0, #12]
 800834c:	9b08      	ldr	r3, [sp, #32]
 800834e:	4605      	mov	r5, r0
 8008350:	bb02      	cbnz	r2, 8008394 <_dtoa_r+0xa7c>
 8008352:	4601      	mov	r1, r0
 8008354:	4658      	mov	r0, fp
 8008356:	f000 ff25 	bl	80091a4 <__mcmp>
 800835a:	9b08      	ldr	r3, [sp, #32]
 800835c:	4602      	mov	r2, r0
 800835e:	4629      	mov	r1, r5
 8008360:	4620      	mov	r0, r4
 8008362:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8008366:	f000 fc95 	bl	8008c94 <_Bfree>
 800836a:	9b05      	ldr	r3, [sp, #20]
 800836c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800836e:	9d01      	ldr	r5, [sp, #4]
 8008370:	ea43 0102 	orr.w	r1, r3, r2
 8008374:	9b06      	ldr	r3, [sp, #24]
 8008376:	430b      	orrs	r3, r1
 8008378:	9b08      	ldr	r3, [sp, #32]
 800837a:	d10d      	bne.n	8008398 <_dtoa_r+0xa80>
 800837c:	2b39      	cmp	r3, #57	; 0x39
 800837e:	d029      	beq.n	80083d4 <_dtoa_r+0xabc>
 8008380:	f1b9 0f00 	cmp.w	r9, #0
 8008384:	dd01      	ble.n	800838a <_dtoa_r+0xa72>
 8008386:	9b04      	ldr	r3, [sp, #16]
 8008388:	3331      	adds	r3, #49	; 0x31
 800838a:	9a02      	ldr	r2, [sp, #8]
 800838c:	7013      	strb	r3, [r2, #0]
 800838e:	e774      	b.n	800827a <_dtoa_r+0x962>
 8008390:	4638      	mov	r0, r7
 8008392:	e7b9      	b.n	8008308 <_dtoa_r+0x9f0>
 8008394:	2201      	movs	r2, #1
 8008396:	e7e2      	b.n	800835e <_dtoa_r+0xa46>
 8008398:	f1b9 0f00 	cmp.w	r9, #0
 800839c:	db06      	blt.n	80083ac <_dtoa_r+0xa94>
 800839e:	9905      	ldr	r1, [sp, #20]
 80083a0:	ea41 0909 	orr.w	r9, r1, r9
 80083a4:	9906      	ldr	r1, [sp, #24]
 80083a6:	ea59 0101 	orrs.w	r1, r9, r1
 80083aa:	d120      	bne.n	80083ee <_dtoa_r+0xad6>
 80083ac:	2a00      	cmp	r2, #0
 80083ae:	ddec      	ble.n	800838a <_dtoa_r+0xa72>
 80083b0:	4659      	mov	r1, fp
 80083b2:	2201      	movs	r2, #1
 80083b4:	4620      	mov	r0, r4
 80083b6:	9301      	str	r3, [sp, #4]
 80083b8:	f000 fe88 	bl	80090cc <__lshift>
 80083bc:	4631      	mov	r1, r6
 80083be:	4683      	mov	fp, r0
 80083c0:	f000 fef0 	bl	80091a4 <__mcmp>
 80083c4:	2800      	cmp	r0, #0
 80083c6:	9b01      	ldr	r3, [sp, #4]
 80083c8:	dc02      	bgt.n	80083d0 <_dtoa_r+0xab8>
 80083ca:	d1de      	bne.n	800838a <_dtoa_r+0xa72>
 80083cc:	07da      	lsls	r2, r3, #31
 80083ce:	d5dc      	bpl.n	800838a <_dtoa_r+0xa72>
 80083d0:	2b39      	cmp	r3, #57	; 0x39
 80083d2:	d1d8      	bne.n	8008386 <_dtoa_r+0xa6e>
 80083d4:	9a02      	ldr	r2, [sp, #8]
 80083d6:	2339      	movs	r3, #57	; 0x39
 80083d8:	7013      	strb	r3, [r2, #0]
 80083da:	462b      	mov	r3, r5
 80083dc:	461d      	mov	r5, r3
 80083de:	3b01      	subs	r3, #1
 80083e0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80083e4:	2a39      	cmp	r2, #57	; 0x39
 80083e6:	d050      	beq.n	800848a <_dtoa_r+0xb72>
 80083e8:	3201      	adds	r2, #1
 80083ea:	701a      	strb	r2, [r3, #0]
 80083ec:	e745      	b.n	800827a <_dtoa_r+0x962>
 80083ee:	2a00      	cmp	r2, #0
 80083f0:	dd03      	ble.n	80083fa <_dtoa_r+0xae2>
 80083f2:	2b39      	cmp	r3, #57	; 0x39
 80083f4:	d0ee      	beq.n	80083d4 <_dtoa_r+0xabc>
 80083f6:	3301      	adds	r3, #1
 80083f8:	e7c7      	b.n	800838a <_dtoa_r+0xa72>
 80083fa:	9a01      	ldr	r2, [sp, #4]
 80083fc:	9907      	ldr	r1, [sp, #28]
 80083fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008402:	428a      	cmp	r2, r1
 8008404:	d02a      	beq.n	800845c <_dtoa_r+0xb44>
 8008406:	4659      	mov	r1, fp
 8008408:	2300      	movs	r3, #0
 800840a:	220a      	movs	r2, #10
 800840c:	4620      	mov	r0, r4
 800840e:	f000 fc63 	bl	8008cd8 <__multadd>
 8008412:	45b8      	cmp	r8, r7
 8008414:	4683      	mov	fp, r0
 8008416:	f04f 0300 	mov.w	r3, #0
 800841a:	f04f 020a 	mov.w	r2, #10
 800841e:	4641      	mov	r1, r8
 8008420:	4620      	mov	r0, r4
 8008422:	d107      	bne.n	8008434 <_dtoa_r+0xb1c>
 8008424:	f000 fc58 	bl	8008cd8 <__multadd>
 8008428:	4680      	mov	r8, r0
 800842a:	4607      	mov	r7, r0
 800842c:	9b01      	ldr	r3, [sp, #4]
 800842e:	3301      	adds	r3, #1
 8008430:	9301      	str	r3, [sp, #4]
 8008432:	e775      	b.n	8008320 <_dtoa_r+0xa08>
 8008434:	f000 fc50 	bl	8008cd8 <__multadd>
 8008438:	4639      	mov	r1, r7
 800843a:	4680      	mov	r8, r0
 800843c:	2300      	movs	r3, #0
 800843e:	220a      	movs	r2, #10
 8008440:	4620      	mov	r0, r4
 8008442:	f000 fc49 	bl	8008cd8 <__multadd>
 8008446:	4607      	mov	r7, r0
 8008448:	e7f0      	b.n	800842c <_dtoa_r+0xb14>
 800844a:	f1b9 0f00 	cmp.w	r9, #0
 800844e:	9a00      	ldr	r2, [sp, #0]
 8008450:	bfcc      	ite	gt
 8008452:	464d      	movgt	r5, r9
 8008454:	2501      	movle	r5, #1
 8008456:	4415      	add	r5, r2
 8008458:	f04f 0800 	mov.w	r8, #0
 800845c:	4659      	mov	r1, fp
 800845e:	2201      	movs	r2, #1
 8008460:	4620      	mov	r0, r4
 8008462:	9301      	str	r3, [sp, #4]
 8008464:	f000 fe32 	bl	80090cc <__lshift>
 8008468:	4631      	mov	r1, r6
 800846a:	4683      	mov	fp, r0
 800846c:	f000 fe9a 	bl	80091a4 <__mcmp>
 8008470:	2800      	cmp	r0, #0
 8008472:	dcb2      	bgt.n	80083da <_dtoa_r+0xac2>
 8008474:	d102      	bne.n	800847c <_dtoa_r+0xb64>
 8008476:	9b01      	ldr	r3, [sp, #4]
 8008478:	07db      	lsls	r3, r3, #31
 800847a:	d4ae      	bmi.n	80083da <_dtoa_r+0xac2>
 800847c:	462b      	mov	r3, r5
 800847e:	461d      	mov	r5, r3
 8008480:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008484:	2a30      	cmp	r2, #48	; 0x30
 8008486:	d0fa      	beq.n	800847e <_dtoa_r+0xb66>
 8008488:	e6f7      	b.n	800827a <_dtoa_r+0x962>
 800848a:	9a00      	ldr	r2, [sp, #0]
 800848c:	429a      	cmp	r2, r3
 800848e:	d1a5      	bne.n	80083dc <_dtoa_r+0xac4>
 8008490:	f10a 0a01 	add.w	sl, sl, #1
 8008494:	2331      	movs	r3, #49	; 0x31
 8008496:	e779      	b.n	800838c <_dtoa_r+0xa74>
 8008498:	4b13      	ldr	r3, [pc, #76]	; (80084e8 <_dtoa_r+0xbd0>)
 800849a:	f7ff baaf 	b.w	80079fc <_dtoa_r+0xe4>
 800849e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	f47f aa86 	bne.w	80079b2 <_dtoa_r+0x9a>
 80084a6:	4b11      	ldr	r3, [pc, #68]	; (80084ec <_dtoa_r+0xbd4>)
 80084a8:	f7ff baa8 	b.w	80079fc <_dtoa_r+0xe4>
 80084ac:	f1b9 0f00 	cmp.w	r9, #0
 80084b0:	dc03      	bgt.n	80084ba <_dtoa_r+0xba2>
 80084b2:	9b05      	ldr	r3, [sp, #20]
 80084b4:	2b02      	cmp	r3, #2
 80084b6:	f73f aec9 	bgt.w	800824c <_dtoa_r+0x934>
 80084ba:	9d00      	ldr	r5, [sp, #0]
 80084bc:	4631      	mov	r1, r6
 80084be:	4658      	mov	r0, fp
 80084c0:	f7ff f99c 	bl	80077fc <quorem>
 80084c4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80084c8:	f805 3b01 	strb.w	r3, [r5], #1
 80084cc:	9a00      	ldr	r2, [sp, #0]
 80084ce:	1aaa      	subs	r2, r5, r2
 80084d0:	4591      	cmp	r9, r2
 80084d2:	ddba      	ble.n	800844a <_dtoa_r+0xb32>
 80084d4:	4659      	mov	r1, fp
 80084d6:	2300      	movs	r3, #0
 80084d8:	220a      	movs	r2, #10
 80084da:	4620      	mov	r0, r4
 80084dc:	f000 fbfc 	bl	8008cd8 <__multadd>
 80084e0:	4683      	mov	fp, r0
 80084e2:	e7eb      	b.n	80084bc <_dtoa_r+0xba4>
 80084e4:	0800a784 	.word	0x0800a784
 80084e8:	0800a580 	.word	0x0800a580
 80084ec:	0800a701 	.word	0x0800a701

080084f0 <rshift>:
 80084f0:	6903      	ldr	r3, [r0, #16]
 80084f2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80084f6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80084fa:	ea4f 1261 	mov.w	r2, r1, asr #5
 80084fe:	f100 0414 	add.w	r4, r0, #20
 8008502:	dd45      	ble.n	8008590 <rshift+0xa0>
 8008504:	f011 011f 	ands.w	r1, r1, #31
 8008508:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800850c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008510:	d10c      	bne.n	800852c <rshift+0x3c>
 8008512:	f100 0710 	add.w	r7, r0, #16
 8008516:	4629      	mov	r1, r5
 8008518:	42b1      	cmp	r1, r6
 800851a:	d334      	bcc.n	8008586 <rshift+0x96>
 800851c:	1a9b      	subs	r3, r3, r2
 800851e:	009b      	lsls	r3, r3, #2
 8008520:	1eea      	subs	r2, r5, #3
 8008522:	4296      	cmp	r6, r2
 8008524:	bf38      	it	cc
 8008526:	2300      	movcc	r3, #0
 8008528:	4423      	add	r3, r4
 800852a:	e015      	b.n	8008558 <rshift+0x68>
 800852c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008530:	f1c1 0820 	rsb	r8, r1, #32
 8008534:	40cf      	lsrs	r7, r1
 8008536:	f105 0e04 	add.w	lr, r5, #4
 800853a:	46a1      	mov	r9, r4
 800853c:	4576      	cmp	r6, lr
 800853e:	46f4      	mov	ip, lr
 8008540:	d815      	bhi.n	800856e <rshift+0x7e>
 8008542:	1a9b      	subs	r3, r3, r2
 8008544:	009a      	lsls	r2, r3, #2
 8008546:	3a04      	subs	r2, #4
 8008548:	3501      	adds	r5, #1
 800854a:	42ae      	cmp	r6, r5
 800854c:	bf38      	it	cc
 800854e:	2200      	movcc	r2, #0
 8008550:	18a3      	adds	r3, r4, r2
 8008552:	50a7      	str	r7, [r4, r2]
 8008554:	b107      	cbz	r7, 8008558 <rshift+0x68>
 8008556:	3304      	adds	r3, #4
 8008558:	1b1a      	subs	r2, r3, r4
 800855a:	42a3      	cmp	r3, r4
 800855c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008560:	bf08      	it	eq
 8008562:	2300      	moveq	r3, #0
 8008564:	6102      	str	r2, [r0, #16]
 8008566:	bf08      	it	eq
 8008568:	6143      	streq	r3, [r0, #20]
 800856a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800856e:	f8dc c000 	ldr.w	ip, [ip]
 8008572:	fa0c fc08 	lsl.w	ip, ip, r8
 8008576:	ea4c 0707 	orr.w	r7, ip, r7
 800857a:	f849 7b04 	str.w	r7, [r9], #4
 800857e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008582:	40cf      	lsrs	r7, r1
 8008584:	e7da      	b.n	800853c <rshift+0x4c>
 8008586:	f851 cb04 	ldr.w	ip, [r1], #4
 800858a:	f847 cf04 	str.w	ip, [r7, #4]!
 800858e:	e7c3      	b.n	8008518 <rshift+0x28>
 8008590:	4623      	mov	r3, r4
 8008592:	e7e1      	b.n	8008558 <rshift+0x68>

08008594 <__hexdig_fun>:
 8008594:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008598:	2b09      	cmp	r3, #9
 800859a:	d802      	bhi.n	80085a2 <__hexdig_fun+0xe>
 800859c:	3820      	subs	r0, #32
 800859e:	b2c0      	uxtb	r0, r0
 80085a0:	4770      	bx	lr
 80085a2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80085a6:	2b05      	cmp	r3, #5
 80085a8:	d801      	bhi.n	80085ae <__hexdig_fun+0x1a>
 80085aa:	3847      	subs	r0, #71	; 0x47
 80085ac:	e7f7      	b.n	800859e <__hexdig_fun+0xa>
 80085ae:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80085b2:	2b05      	cmp	r3, #5
 80085b4:	d801      	bhi.n	80085ba <__hexdig_fun+0x26>
 80085b6:	3827      	subs	r0, #39	; 0x27
 80085b8:	e7f1      	b.n	800859e <__hexdig_fun+0xa>
 80085ba:	2000      	movs	r0, #0
 80085bc:	4770      	bx	lr
	...

080085c0 <__gethex>:
 80085c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085c4:	ed2d 8b02 	vpush	{d8}
 80085c8:	b089      	sub	sp, #36	; 0x24
 80085ca:	ee08 0a10 	vmov	s16, r0
 80085ce:	9304      	str	r3, [sp, #16]
 80085d0:	4bbc      	ldr	r3, [pc, #752]	; (80088c4 <__gethex+0x304>)
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	9301      	str	r3, [sp, #4]
 80085d6:	4618      	mov	r0, r3
 80085d8:	468b      	mov	fp, r1
 80085da:	4690      	mov	r8, r2
 80085dc:	f7f7 fe48 	bl	8000270 <strlen>
 80085e0:	9b01      	ldr	r3, [sp, #4]
 80085e2:	f8db 2000 	ldr.w	r2, [fp]
 80085e6:	4403      	add	r3, r0
 80085e8:	4682      	mov	sl, r0
 80085ea:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80085ee:	9305      	str	r3, [sp, #20]
 80085f0:	1c93      	adds	r3, r2, #2
 80085f2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80085f6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80085fa:	32fe      	adds	r2, #254	; 0xfe
 80085fc:	18d1      	adds	r1, r2, r3
 80085fe:	461f      	mov	r7, r3
 8008600:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008604:	9100      	str	r1, [sp, #0]
 8008606:	2830      	cmp	r0, #48	; 0x30
 8008608:	d0f8      	beq.n	80085fc <__gethex+0x3c>
 800860a:	f7ff ffc3 	bl	8008594 <__hexdig_fun>
 800860e:	4604      	mov	r4, r0
 8008610:	2800      	cmp	r0, #0
 8008612:	d13a      	bne.n	800868a <__gethex+0xca>
 8008614:	9901      	ldr	r1, [sp, #4]
 8008616:	4652      	mov	r2, sl
 8008618:	4638      	mov	r0, r7
 800861a:	f001 f929 	bl	8009870 <strncmp>
 800861e:	4605      	mov	r5, r0
 8008620:	2800      	cmp	r0, #0
 8008622:	d168      	bne.n	80086f6 <__gethex+0x136>
 8008624:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008628:	eb07 060a 	add.w	r6, r7, sl
 800862c:	f7ff ffb2 	bl	8008594 <__hexdig_fun>
 8008630:	2800      	cmp	r0, #0
 8008632:	d062      	beq.n	80086fa <__gethex+0x13a>
 8008634:	4633      	mov	r3, r6
 8008636:	7818      	ldrb	r0, [r3, #0]
 8008638:	2830      	cmp	r0, #48	; 0x30
 800863a:	461f      	mov	r7, r3
 800863c:	f103 0301 	add.w	r3, r3, #1
 8008640:	d0f9      	beq.n	8008636 <__gethex+0x76>
 8008642:	f7ff ffa7 	bl	8008594 <__hexdig_fun>
 8008646:	2301      	movs	r3, #1
 8008648:	fab0 f480 	clz	r4, r0
 800864c:	0964      	lsrs	r4, r4, #5
 800864e:	4635      	mov	r5, r6
 8008650:	9300      	str	r3, [sp, #0]
 8008652:	463a      	mov	r2, r7
 8008654:	4616      	mov	r6, r2
 8008656:	3201      	adds	r2, #1
 8008658:	7830      	ldrb	r0, [r6, #0]
 800865a:	f7ff ff9b 	bl	8008594 <__hexdig_fun>
 800865e:	2800      	cmp	r0, #0
 8008660:	d1f8      	bne.n	8008654 <__gethex+0x94>
 8008662:	9901      	ldr	r1, [sp, #4]
 8008664:	4652      	mov	r2, sl
 8008666:	4630      	mov	r0, r6
 8008668:	f001 f902 	bl	8009870 <strncmp>
 800866c:	b980      	cbnz	r0, 8008690 <__gethex+0xd0>
 800866e:	b94d      	cbnz	r5, 8008684 <__gethex+0xc4>
 8008670:	eb06 050a 	add.w	r5, r6, sl
 8008674:	462a      	mov	r2, r5
 8008676:	4616      	mov	r6, r2
 8008678:	3201      	adds	r2, #1
 800867a:	7830      	ldrb	r0, [r6, #0]
 800867c:	f7ff ff8a 	bl	8008594 <__hexdig_fun>
 8008680:	2800      	cmp	r0, #0
 8008682:	d1f8      	bne.n	8008676 <__gethex+0xb6>
 8008684:	1bad      	subs	r5, r5, r6
 8008686:	00ad      	lsls	r5, r5, #2
 8008688:	e004      	b.n	8008694 <__gethex+0xd4>
 800868a:	2400      	movs	r4, #0
 800868c:	4625      	mov	r5, r4
 800868e:	e7e0      	b.n	8008652 <__gethex+0x92>
 8008690:	2d00      	cmp	r5, #0
 8008692:	d1f7      	bne.n	8008684 <__gethex+0xc4>
 8008694:	7833      	ldrb	r3, [r6, #0]
 8008696:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800869a:	2b50      	cmp	r3, #80	; 0x50
 800869c:	d13b      	bne.n	8008716 <__gethex+0x156>
 800869e:	7873      	ldrb	r3, [r6, #1]
 80086a0:	2b2b      	cmp	r3, #43	; 0x2b
 80086a2:	d02c      	beq.n	80086fe <__gethex+0x13e>
 80086a4:	2b2d      	cmp	r3, #45	; 0x2d
 80086a6:	d02e      	beq.n	8008706 <__gethex+0x146>
 80086a8:	1c71      	adds	r1, r6, #1
 80086aa:	f04f 0900 	mov.w	r9, #0
 80086ae:	7808      	ldrb	r0, [r1, #0]
 80086b0:	f7ff ff70 	bl	8008594 <__hexdig_fun>
 80086b4:	1e43      	subs	r3, r0, #1
 80086b6:	b2db      	uxtb	r3, r3
 80086b8:	2b18      	cmp	r3, #24
 80086ba:	d82c      	bhi.n	8008716 <__gethex+0x156>
 80086bc:	f1a0 0210 	sub.w	r2, r0, #16
 80086c0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80086c4:	f7ff ff66 	bl	8008594 <__hexdig_fun>
 80086c8:	1e43      	subs	r3, r0, #1
 80086ca:	b2db      	uxtb	r3, r3
 80086cc:	2b18      	cmp	r3, #24
 80086ce:	d91d      	bls.n	800870c <__gethex+0x14c>
 80086d0:	f1b9 0f00 	cmp.w	r9, #0
 80086d4:	d000      	beq.n	80086d8 <__gethex+0x118>
 80086d6:	4252      	negs	r2, r2
 80086d8:	4415      	add	r5, r2
 80086da:	f8cb 1000 	str.w	r1, [fp]
 80086de:	b1e4      	cbz	r4, 800871a <__gethex+0x15a>
 80086e0:	9b00      	ldr	r3, [sp, #0]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	bf14      	ite	ne
 80086e6:	2700      	movne	r7, #0
 80086e8:	2706      	moveq	r7, #6
 80086ea:	4638      	mov	r0, r7
 80086ec:	b009      	add	sp, #36	; 0x24
 80086ee:	ecbd 8b02 	vpop	{d8}
 80086f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086f6:	463e      	mov	r6, r7
 80086f8:	4625      	mov	r5, r4
 80086fa:	2401      	movs	r4, #1
 80086fc:	e7ca      	b.n	8008694 <__gethex+0xd4>
 80086fe:	f04f 0900 	mov.w	r9, #0
 8008702:	1cb1      	adds	r1, r6, #2
 8008704:	e7d3      	b.n	80086ae <__gethex+0xee>
 8008706:	f04f 0901 	mov.w	r9, #1
 800870a:	e7fa      	b.n	8008702 <__gethex+0x142>
 800870c:	230a      	movs	r3, #10
 800870e:	fb03 0202 	mla	r2, r3, r2, r0
 8008712:	3a10      	subs	r2, #16
 8008714:	e7d4      	b.n	80086c0 <__gethex+0x100>
 8008716:	4631      	mov	r1, r6
 8008718:	e7df      	b.n	80086da <__gethex+0x11a>
 800871a:	1bf3      	subs	r3, r6, r7
 800871c:	3b01      	subs	r3, #1
 800871e:	4621      	mov	r1, r4
 8008720:	2b07      	cmp	r3, #7
 8008722:	dc0b      	bgt.n	800873c <__gethex+0x17c>
 8008724:	ee18 0a10 	vmov	r0, s16
 8008728:	f000 fa74 	bl	8008c14 <_Balloc>
 800872c:	4604      	mov	r4, r0
 800872e:	b940      	cbnz	r0, 8008742 <__gethex+0x182>
 8008730:	4b65      	ldr	r3, [pc, #404]	; (80088c8 <__gethex+0x308>)
 8008732:	4602      	mov	r2, r0
 8008734:	21de      	movs	r1, #222	; 0xde
 8008736:	4865      	ldr	r0, [pc, #404]	; (80088cc <__gethex+0x30c>)
 8008738:	f001 f8ba 	bl	80098b0 <__assert_func>
 800873c:	3101      	adds	r1, #1
 800873e:	105b      	asrs	r3, r3, #1
 8008740:	e7ee      	b.n	8008720 <__gethex+0x160>
 8008742:	f100 0914 	add.w	r9, r0, #20
 8008746:	f04f 0b00 	mov.w	fp, #0
 800874a:	f1ca 0301 	rsb	r3, sl, #1
 800874e:	f8cd 9008 	str.w	r9, [sp, #8]
 8008752:	f8cd b000 	str.w	fp, [sp]
 8008756:	9306      	str	r3, [sp, #24]
 8008758:	42b7      	cmp	r7, r6
 800875a:	d340      	bcc.n	80087de <__gethex+0x21e>
 800875c:	9802      	ldr	r0, [sp, #8]
 800875e:	9b00      	ldr	r3, [sp, #0]
 8008760:	f840 3b04 	str.w	r3, [r0], #4
 8008764:	eba0 0009 	sub.w	r0, r0, r9
 8008768:	1080      	asrs	r0, r0, #2
 800876a:	0146      	lsls	r6, r0, #5
 800876c:	6120      	str	r0, [r4, #16]
 800876e:	4618      	mov	r0, r3
 8008770:	f000 fb46 	bl	8008e00 <__hi0bits>
 8008774:	1a30      	subs	r0, r6, r0
 8008776:	f8d8 6000 	ldr.w	r6, [r8]
 800877a:	42b0      	cmp	r0, r6
 800877c:	dd63      	ble.n	8008846 <__gethex+0x286>
 800877e:	1b87      	subs	r7, r0, r6
 8008780:	4639      	mov	r1, r7
 8008782:	4620      	mov	r0, r4
 8008784:	f000 fee0 	bl	8009548 <__any_on>
 8008788:	4682      	mov	sl, r0
 800878a:	b1a8      	cbz	r0, 80087b8 <__gethex+0x1f8>
 800878c:	1e7b      	subs	r3, r7, #1
 800878e:	1159      	asrs	r1, r3, #5
 8008790:	f003 021f 	and.w	r2, r3, #31
 8008794:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008798:	f04f 0a01 	mov.w	sl, #1
 800879c:	fa0a f202 	lsl.w	r2, sl, r2
 80087a0:	420a      	tst	r2, r1
 80087a2:	d009      	beq.n	80087b8 <__gethex+0x1f8>
 80087a4:	4553      	cmp	r3, sl
 80087a6:	dd05      	ble.n	80087b4 <__gethex+0x1f4>
 80087a8:	1eb9      	subs	r1, r7, #2
 80087aa:	4620      	mov	r0, r4
 80087ac:	f000 fecc 	bl	8009548 <__any_on>
 80087b0:	2800      	cmp	r0, #0
 80087b2:	d145      	bne.n	8008840 <__gethex+0x280>
 80087b4:	f04f 0a02 	mov.w	sl, #2
 80087b8:	4639      	mov	r1, r7
 80087ba:	4620      	mov	r0, r4
 80087bc:	f7ff fe98 	bl	80084f0 <rshift>
 80087c0:	443d      	add	r5, r7
 80087c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80087c6:	42ab      	cmp	r3, r5
 80087c8:	da4c      	bge.n	8008864 <__gethex+0x2a4>
 80087ca:	ee18 0a10 	vmov	r0, s16
 80087ce:	4621      	mov	r1, r4
 80087d0:	f000 fa60 	bl	8008c94 <_Bfree>
 80087d4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80087d6:	2300      	movs	r3, #0
 80087d8:	6013      	str	r3, [r2, #0]
 80087da:	27a3      	movs	r7, #163	; 0xa3
 80087dc:	e785      	b.n	80086ea <__gethex+0x12a>
 80087de:	1e73      	subs	r3, r6, #1
 80087e0:	9a05      	ldr	r2, [sp, #20]
 80087e2:	9303      	str	r3, [sp, #12]
 80087e4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d019      	beq.n	8008820 <__gethex+0x260>
 80087ec:	f1bb 0f20 	cmp.w	fp, #32
 80087f0:	d107      	bne.n	8008802 <__gethex+0x242>
 80087f2:	9b02      	ldr	r3, [sp, #8]
 80087f4:	9a00      	ldr	r2, [sp, #0]
 80087f6:	f843 2b04 	str.w	r2, [r3], #4
 80087fa:	9302      	str	r3, [sp, #8]
 80087fc:	2300      	movs	r3, #0
 80087fe:	9300      	str	r3, [sp, #0]
 8008800:	469b      	mov	fp, r3
 8008802:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008806:	f7ff fec5 	bl	8008594 <__hexdig_fun>
 800880a:	9b00      	ldr	r3, [sp, #0]
 800880c:	f000 000f 	and.w	r0, r0, #15
 8008810:	fa00 f00b 	lsl.w	r0, r0, fp
 8008814:	4303      	orrs	r3, r0
 8008816:	9300      	str	r3, [sp, #0]
 8008818:	f10b 0b04 	add.w	fp, fp, #4
 800881c:	9b03      	ldr	r3, [sp, #12]
 800881e:	e00d      	b.n	800883c <__gethex+0x27c>
 8008820:	9b03      	ldr	r3, [sp, #12]
 8008822:	9a06      	ldr	r2, [sp, #24]
 8008824:	4413      	add	r3, r2
 8008826:	42bb      	cmp	r3, r7
 8008828:	d3e0      	bcc.n	80087ec <__gethex+0x22c>
 800882a:	4618      	mov	r0, r3
 800882c:	9901      	ldr	r1, [sp, #4]
 800882e:	9307      	str	r3, [sp, #28]
 8008830:	4652      	mov	r2, sl
 8008832:	f001 f81d 	bl	8009870 <strncmp>
 8008836:	9b07      	ldr	r3, [sp, #28]
 8008838:	2800      	cmp	r0, #0
 800883a:	d1d7      	bne.n	80087ec <__gethex+0x22c>
 800883c:	461e      	mov	r6, r3
 800883e:	e78b      	b.n	8008758 <__gethex+0x198>
 8008840:	f04f 0a03 	mov.w	sl, #3
 8008844:	e7b8      	b.n	80087b8 <__gethex+0x1f8>
 8008846:	da0a      	bge.n	800885e <__gethex+0x29e>
 8008848:	1a37      	subs	r7, r6, r0
 800884a:	4621      	mov	r1, r4
 800884c:	ee18 0a10 	vmov	r0, s16
 8008850:	463a      	mov	r2, r7
 8008852:	f000 fc3b 	bl	80090cc <__lshift>
 8008856:	1bed      	subs	r5, r5, r7
 8008858:	4604      	mov	r4, r0
 800885a:	f100 0914 	add.w	r9, r0, #20
 800885e:	f04f 0a00 	mov.w	sl, #0
 8008862:	e7ae      	b.n	80087c2 <__gethex+0x202>
 8008864:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008868:	42a8      	cmp	r0, r5
 800886a:	dd72      	ble.n	8008952 <__gethex+0x392>
 800886c:	1b45      	subs	r5, r0, r5
 800886e:	42ae      	cmp	r6, r5
 8008870:	dc36      	bgt.n	80088e0 <__gethex+0x320>
 8008872:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008876:	2b02      	cmp	r3, #2
 8008878:	d02a      	beq.n	80088d0 <__gethex+0x310>
 800887a:	2b03      	cmp	r3, #3
 800887c:	d02c      	beq.n	80088d8 <__gethex+0x318>
 800887e:	2b01      	cmp	r3, #1
 8008880:	d115      	bne.n	80088ae <__gethex+0x2ee>
 8008882:	42ae      	cmp	r6, r5
 8008884:	d113      	bne.n	80088ae <__gethex+0x2ee>
 8008886:	2e01      	cmp	r6, #1
 8008888:	d10b      	bne.n	80088a2 <__gethex+0x2e2>
 800888a:	9a04      	ldr	r2, [sp, #16]
 800888c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008890:	6013      	str	r3, [r2, #0]
 8008892:	2301      	movs	r3, #1
 8008894:	6123      	str	r3, [r4, #16]
 8008896:	f8c9 3000 	str.w	r3, [r9]
 800889a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800889c:	2762      	movs	r7, #98	; 0x62
 800889e:	601c      	str	r4, [r3, #0]
 80088a0:	e723      	b.n	80086ea <__gethex+0x12a>
 80088a2:	1e71      	subs	r1, r6, #1
 80088a4:	4620      	mov	r0, r4
 80088a6:	f000 fe4f 	bl	8009548 <__any_on>
 80088aa:	2800      	cmp	r0, #0
 80088ac:	d1ed      	bne.n	800888a <__gethex+0x2ca>
 80088ae:	ee18 0a10 	vmov	r0, s16
 80088b2:	4621      	mov	r1, r4
 80088b4:	f000 f9ee 	bl	8008c94 <_Bfree>
 80088b8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80088ba:	2300      	movs	r3, #0
 80088bc:	6013      	str	r3, [r2, #0]
 80088be:	2750      	movs	r7, #80	; 0x50
 80088c0:	e713      	b.n	80086ea <__gethex+0x12a>
 80088c2:	bf00      	nop
 80088c4:	0800a800 	.word	0x0800a800
 80088c8:	0800a784 	.word	0x0800a784
 80088cc:	0800a795 	.word	0x0800a795
 80088d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d1eb      	bne.n	80088ae <__gethex+0x2ee>
 80088d6:	e7d8      	b.n	800888a <__gethex+0x2ca>
 80088d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d1d5      	bne.n	800888a <__gethex+0x2ca>
 80088de:	e7e6      	b.n	80088ae <__gethex+0x2ee>
 80088e0:	1e6f      	subs	r7, r5, #1
 80088e2:	f1ba 0f00 	cmp.w	sl, #0
 80088e6:	d131      	bne.n	800894c <__gethex+0x38c>
 80088e8:	b127      	cbz	r7, 80088f4 <__gethex+0x334>
 80088ea:	4639      	mov	r1, r7
 80088ec:	4620      	mov	r0, r4
 80088ee:	f000 fe2b 	bl	8009548 <__any_on>
 80088f2:	4682      	mov	sl, r0
 80088f4:	117b      	asrs	r3, r7, #5
 80088f6:	2101      	movs	r1, #1
 80088f8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80088fc:	f007 071f 	and.w	r7, r7, #31
 8008900:	fa01 f707 	lsl.w	r7, r1, r7
 8008904:	421f      	tst	r7, r3
 8008906:	4629      	mov	r1, r5
 8008908:	4620      	mov	r0, r4
 800890a:	bf18      	it	ne
 800890c:	f04a 0a02 	orrne.w	sl, sl, #2
 8008910:	1b76      	subs	r6, r6, r5
 8008912:	f7ff fded 	bl	80084f0 <rshift>
 8008916:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800891a:	2702      	movs	r7, #2
 800891c:	f1ba 0f00 	cmp.w	sl, #0
 8008920:	d048      	beq.n	80089b4 <__gethex+0x3f4>
 8008922:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008926:	2b02      	cmp	r3, #2
 8008928:	d015      	beq.n	8008956 <__gethex+0x396>
 800892a:	2b03      	cmp	r3, #3
 800892c:	d017      	beq.n	800895e <__gethex+0x39e>
 800892e:	2b01      	cmp	r3, #1
 8008930:	d109      	bne.n	8008946 <__gethex+0x386>
 8008932:	f01a 0f02 	tst.w	sl, #2
 8008936:	d006      	beq.n	8008946 <__gethex+0x386>
 8008938:	f8d9 0000 	ldr.w	r0, [r9]
 800893c:	ea4a 0a00 	orr.w	sl, sl, r0
 8008940:	f01a 0f01 	tst.w	sl, #1
 8008944:	d10e      	bne.n	8008964 <__gethex+0x3a4>
 8008946:	f047 0710 	orr.w	r7, r7, #16
 800894a:	e033      	b.n	80089b4 <__gethex+0x3f4>
 800894c:	f04f 0a01 	mov.w	sl, #1
 8008950:	e7d0      	b.n	80088f4 <__gethex+0x334>
 8008952:	2701      	movs	r7, #1
 8008954:	e7e2      	b.n	800891c <__gethex+0x35c>
 8008956:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008958:	f1c3 0301 	rsb	r3, r3, #1
 800895c:	9315      	str	r3, [sp, #84]	; 0x54
 800895e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008960:	2b00      	cmp	r3, #0
 8008962:	d0f0      	beq.n	8008946 <__gethex+0x386>
 8008964:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008968:	f104 0314 	add.w	r3, r4, #20
 800896c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008970:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008974:	f04f 0c00 	mov.w	ip, #0
 8008978:	4618      	mov	r0, r3
 800897a:	f853 2b04 	ldr.w	r2, [r3], #4
 800897e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008982:	d01c      	beq.n	80089be <__gethex+0x3fe>
 8008984:	3201      	adds	r2, #1
 8008986:	6002      	str	r2, [r0, #0]
 8008988:	2f02      	cmp	r7, #2
 800898a:	f104 0314 	add.w	r3, r4, #20
 800898e:	d13f      	bne.n	8008a10 <__gethex+0x450>
 8008990:	f8d8 2000 	ldr.w	r2, [r8]
 8008994:	3a01      	subs	r2, #1
 8008996:	42b2      	cmp	r2, r6
 8008998:	d10a      	bne.n	80089b0 <__gethex+0x3f0>
 800899a:	1171      	asrs	r1, r6, #5
 800899c:	2201      	movs	r2, #1
 800899e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80089a2:	f006 061f 	and.w	r6, r6, #31
 80089a6:	fa02 f606 	lsl.w	r6, r2, r6
 80089aa:	421e      	tst	r6, r3
 80089ac:	bf18      	it	ne
 80089ae:	4617      	movne	r7, r2
 80089b0:	f047 0720 	orr.w	r7, r7, #32
 80089b4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80089b6:	601c      	str	r4, [r3, #0]
 80089b8:	9b04      	ldr	r3, [sp, #16]
 80089ba:	601d      	str	r5, [r3, #0]
 80089bc:	e695      	b.n	80086ea <__gethex+0x12a>
 80089be:	4299      	cmp	r1, r3
 80089c0:	f843 cc04 	str.w	ip, [r3, #-4]
 80089c4:	d8d8      	bhi.n	8008978 <__gethex+0x3b8>
 80089c6:	68a3      	ldr	r3, [r4, #8]
 80089c8:	459b      	cmp	fp, r3
 80089ca:	db19      	blt.n	8008a00 <__gethex+0x440>
 80089cc:	6861      	ldr	r1, [r4, #4]
 80089ce:	ee18 0a10 	vmov	r0, s16
 80089d2:	3101      	adds	r1, #1
 80089d4:	f000 f91e 	bl	8008c14 <_Balloc>
 80089d8:	4681      	mov	r9, r0
 80089da:	b918      	cbnz	r0, 80089e4 <__gethex+0x424>
 80089dc:	4b1a      	ldr	r3, [pc, #104]	; (8008a48 <__gethex+0x488>)
 80089de:	4602      	mov	r2, r0
 80089e0:	2184      	movs	r1, #132	; 0x84
 80089e2:	e6a8      	b.n	8008736 <__gethex+0x176>
 80089e4:	6922      	ldr	r2, [r4, #16]
 80089e6:	3202      	adds	r2, #2
 80089e8:	f104 010c 	add.w	r1, r4, #12
 80089ec:	0092      	lsls	r2, r2, #2
 80089ee:	300c      	adds	r0, #12
 80089f0:	f7fd f86a 	bl	8005ac8 <memcpy>
 80089f4:	4621      	mov	r1, r4
 80089f6:	ee18 0a10 	vmov	r0, s16
 80089fa:	f000 f94b 	bl	8008c94 <_Bfree>
 80089fe:	464c      	mov	r4, r9
 8008a00:	6923      	ldr	r3, [r4, #16]
 8008a02:	1c5a      	adds	r2, r3, #1
 8008a04:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008a08:	6122      	str	r2, [r4, #16]
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	615a      	str	r2, [r3, #20]
 8008a0e:	e7bb      	b.n	8008988 <__gethex+0x3c8>
 8008a10:	6922      	ldr	r2, [r4, #16]
 8008a12:	455a      	cmp	r2, fp
 8008a14:	dd0b      	ble.n	8008a2e <__gethex+0x46e>
 8008a16:	2101      	movs	r1, #1
 8008a18:	4620      	mov	r0, r4
 8008a1a:	f7ff fd69 	bl	80084f0 <rshift>
 8008a1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008a22:	3501      	adds	r5, #1
 8008a24:	42ab      	cmp	r3, r5
 8008a26:	f6ff aed0 	blt.w	80087ca <__gethex+0x20a>
 8008a2a:	2701      	movs	r7, #1
 8008a2c:	e7c0      	b.n	80089b0 <__gethex+0x3f0>
 8008a2e:	f016 061f 	ands.w	r6, r6, #31
 8008a32:	d0fa      	beq.n	8008a2a <__gethex+0x46a>
 8008a34:	449a      	add	sl, r3
 8008a36:	f1c6 0620 	rsb	r6, r6, #32
 8008a3a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008a3e:	f000 f9df 	bl	8008e00 <__hi0bits>
 8008a42:	42b0      	cmp	r0, r6
 8008a44:	dbe7      	blt.n	8008a16 <__gethex+0x456>
 8008a46:	e7f0      	b.n	8008a2a <__gethex+0x46a>
 8008a48:	0800a784 	.word	0x0800a784

08008a4c <L_shift>:
 8008a4c:	f1c2 0208 	rsb	r2, r2, #8
 8008a50:	0092      	lsls	r2, r2, #2
 8008a52:	b570      	push	{r4, r5, r6, lr}
 8008a54:	f1c2 0620 	rsb	r6, r2, #32
 8008a58:	6843      	ldr	r3, [r0, #4]
 8008a5a:	6804      	ldr	r4, [r0, #0]
 8008a5c:	fa03 f506 	lsl.w	r5, r3, r6
 8008a60:	432c      	orrs	r4, r5
 8008a62:	40d3      	lsrs	r3, r2
 8008a64:	6004      	str	r4, [r0, #0]
 8008a66:	f840 3f04 	str.w	r3, [r0, #4]!
 8008a6a:	4288      	cmp	r0, r1
 8008a6c:	d3f4      	bcc.n	8008a58 <L_shift+0xc>
 8008a6e:	bd70      	pop	{r4, r5, r6, pc}

08008a70 <__match>:
 8008a70:	b530      	push	{r4, r5, lr}
 8008a72:	6803      	ldr	r3, [r0, #0]
 8008a74:	3301      	adds	r3, #1
 8008a76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a7a:	b914      	cbnz	r4, 8008a82 <__match+0x12>
 8008a7c:	6003      	str	r3, [r0, #0]
 8008a7e:	2001      	movs	r0, #1
 8008a80:	bd30      	pop	{r4, r5, pc}
 8008a82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a86:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008a8a:	2d19      	cmp	r5, #25
 8008a8c:	bf98      	it	ls
 8008a8e:	3220      	addls	r2, #32
 8008a90:	42a2      	cmp	r2, r4
 8008a92:	d0f0      	beq.n	8008a76 <__match+0x6>
 8008a94:	2000      	movs	r0, #0
 8008a96:	e7f3      	b.n	8008a80 <__match+0x10>

08008a98 <__hexnan>:
 8008a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a9c:	680b      	ldr	r3, [r1, #0]
 8008a9e:	6801      	ldr	r1, [r0, #0]
 8008aa0:	115e      	asrs	r6, r3, #5
 8008aa2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008aa6:	f013 031f 	ands.w	r3, r3, #31
 8008aaa:	b087      	sub	sp, #28
 8008aac:	bf18      	it	ne
 8008aae:	3604      	addne	r6, #4
 8008ab0:	2500      	movs	r5, #0
 8008ab2:	1f37      	subs	r7, r6, #4
 8008ab4:	4682      	mov	sl, r0
 8008ab6:	4690      	mov	r8, r2
 8008ab8:	9301      	str	r3, [sp, #4]
 8008aba:	f846 5c04 	str.w	r5, [r6, #-4]
 8008abe:	46b9      	mov	r9, r7
 8008ac0:	463c      	mov	r4, r7
 8008ac2:	9502      	str	r5, [sp, #8]
 8008ac4:	46ab      	mov	fp, r5
 8008ac6:	784a      	ldrb	r2, [r1, #1]
 8008ac8:	1c4b      	adds	r3, r1, #1
 8008aca:	9303      	str	r3, [sp, #12]
 8008acc:	b342      	cbz	r2, 8008b20 <__hexnan+0x88>
 8008ace:	4610      	mov	r0, r2
 8008ad0:	9105      	str	r1, [sp, #20]
 8008ad2:	9204      	str	r2, [sp, #16]
 8008ad4:	f7ff fd5e 	bl	8008594 <__hexdig_fun>
 8008ad8:	2800      	cmp	r0, #0
 8008ada:	d14f      	bne.n	8008b7c <__hexnan+0xe4>
 8008adc:	9a04      	ldr	r2, [sp, #16]
 8008ade:	9905      	ldr	r1, [sp, #20]
 8008ae0:	2a20      	cmp	r2, #32
 8008ae2:	d818      	bhi.n	8008b16 <__hexnan+0x7e>
 8008ae4:	9b02      	ldr	r3, [sp, #8]
 8008ae6:	459b      	cmp	fp, r3
 8008ae8:	dd13      	ble.n	8008b12 <__hexnan+0x7a>
 8008aea:	454c      	cmp	r4, r9
 8008aec:	d206      	bcs.n	8008afc <__hexnan+0x64>
 8008aee:	2d07      	cmp	r5, #7
 8008af0:	dc04      	bgt.n	8008afc <__hexnan+0x64>
 8008af2:	462a      	mov	r2, r5
 8008af4:	4649      	mov	r1, r9
 8008af6:	4620      	mov	r0, r4
 8008af8:	f7ff ffa8 	bl	8008a4c <L_shift>
 8008afc:	4544      	cmp	r4, r8
 8008afe:	d950      	bls.n	8008ba2 <__hexnan+0x10a>
 8008b00:	2300      	movs	r3, #0
 8008b02:	f1a4 0904 	sub.w	r9, r4, #4
 8008b06:	f844 3c04 	str.w	r3, [r4, #-4]
 8008b0a:	f8cd b008 	str.w	fp, [sp, #8]
 8008b0e:	464c      	mov	r4, r9
 8008b10:	461d      	mov	r5, r3
 8008b12:	9903      	ldr	r1, [sp, #12]
 8008b14:	e7d7      	b.n	8008ac6 <__hexnan+0x2e>
 8008b16:	2a29      	cmp	r2, #41	; 0x29
 8008b18:	d156      	bne.n	8008bc8 <__hexnan+0x130>
 8008b1a:	3102      	adds	r1, #2
 8008b1c:	f8ca 1000 	str.w	r1, [sl]
 8008b20:	f1bb 0f00 	cmp.w	fp, #0
 8008b24:	d050      	beq.n	8008bc8 <__hexnan+0x130>
 8008b26:	454c      	cmp	r4, r9
 8008b28:	d206      	bcs.n	8008b38 <__hexnan+0xa0>
 8008b2a:	2d07      	cmp	r5, #7
 8008b2c:	dc04      	bgt.n	8008b38 <__hexnan+0xa0>
 8008b2e:	462a      	mov	r2, r5
 8008b30:	4649      	mov	r1, r9
 8008b32:	4620      	mov	r0, r4
 8008b34:	f7ff ff8a 	bl	8008a4c <L_shift>
 8008b38:	4544      	cmp	r4, r8
 8008b3a:	d934      	bls.n	8008ba6 <__hexnan+0x10e>
 8008b3c:	f1a8 0204 	sub.w	r2, r8, #4
 8008b40:	4623      	mov	r3, r4
 8008b42:	f853 1b04 	ldr.w	r1, [r3], #4
 8008b46:	f842 1f04 	str.w	r1, [r2, #4]!
 8008b4a:	429f      	cmp	r7, r3
 8008b4c:	d2f9      	bcs.n	8008b42 <__hexnan+0xaa>
 8008b4e:	1b3b      	subs	r3, r7, r4
 8008b50:	f023 0303 	bic.w	r3, r3, #3
 8008b54:	3304      	adds	r3, #4
 8008b56:	3401      	adds	r4, #1
 8008b58:	3e03      	subs	r6, #3
 8008b5a:	42b4      	cmp	r4, r6
 8008b5c:	bf88      	it	hi
 8008b5e:	2304      	movhi	r3, #4
 8008b60:	4443      	add	r3, r8
 8008b62:	2200      	movs	r2, #0
 8008b64:	f843 2b04 	str.w	r2, [r3], #4
 8008b68:	429f      	cmp	r7, r3
 8008b6a:	d2fb      	bcs.n	8008b64 <__hexnan+0xcc>
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	b91b      	cbnz	r3, 8008b78 <__hexnan+0xe0>
 8008b70:	4547      	cmp	r7, r8
 8008b72:	d127      	bne.n	8008bc4 <__hexnan+0x12c>
 8008b74:	2301      	movs	r3, #1
 8008b76:	603b      	str	r3, [r7, #0]
 8008b78:	2005      	movs	r0, #5
 8008b7a:	e026      	b.n	8008bca <__hexnan+0x132>
 8008b7c:	3501      	adds	r5, #1
 8008b7e:	2d08      	cmp	r5, #8
 8008b80:	f10b 0b01 	add.w	fp, fp, #1
 8008b84:	dd06      	ble.n	8008b94 <__hexnan+0xfc>
 8008b86:	4544      	cmp	r4, r8
 8008b88:	d9c3      	bls.n	8008b12 <__hexnan+0x7a>
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	f844 3c04 	str.w	r3, [r4, #-4]
 8008b90:	2501      	movs	r5, #1
 8008b92:	3c04      	subs	r4, #4
 8008b94:	6822      	ldr	r2, [r4, #0]
 8008b96:	f000 000f 	and.w	r0, r0, #15
 8008b9a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8008b9e:	6022      	str	r2, [r4, #0]
 8008ba0:	e7b7      	b.n	8008b12 <__hexnan+0x7a>
 8008ba2:	2508      	movs	r5, #8
 8008ba4:	e7b5      	b.n	8008b12 <__hexnan+0x7a>
 8008ba6:	9b01      	ldr	r3, [sp, #4]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d0df      	beq.n	8008b6c <__hexnan+0xd4>
 8008bac:	f04f 32ff 	mov.w	r2, #4294967295
 8008bb0:	f1c3 0320 	rsb	r3, r3, #32
 8008bb4:	fa22 f303 	lsr.w	r3, r2, r3
 8008bb8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008bbc:	401a      	ands	r2, r3
 8008bbe:	f846 2c04 	str.w	r2, [r6, #-4]
 8008bc2:	e7d3      	b.n	8008b6c <__hexnan+0xd4>
 8008bc4:	3f04      	subs	r7, #4
 8008bc6:	e7d1      	b.n	8008b6c <__hexnan+0xd4>
 8008bc8:	2004      	movs	r0, #4
 8008bca:	b007      	add	sp, #28
 8008bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008bd0 <_localeconv_r>:
 8008bd0:	4800      	ldr	r0, [pc, #0]	; (8008bd4 <_localeconv_r+0x4>)
 8008bd2:	4770      	bx	lr
 8008bd4:	20000188 	.word	0x20000188

08008bd8 <__ascii_mbtowc>:
 8008bd8:	b082      	sub	sp, #8
 8008bda:	b901      	cbnz	r1, 8008bde <__ascii_mbtowc+0x6>
 8008bdc:	a901      	add	r1, sp, #4
 8008bde:	b142      	cbz	r2, 8008bf2 <__ascii_mbtowc+0x1a>
 8008be0:	b14b      	cbz	r3, 8008bf6 <__ascii_mbtowc+0x1e>
 8008be2:	7813      	ldrb	r3, [r2, #0]
 8008be4:	600b      	str	r3, [r1, #0]
 8008be6:	7812      	ldrb	r2, [r2, #0]
 8008be8:	1e10      	subs	r0, r2, #0
 8008bea:	bf18      	it	ne
 8008bec:	2001      	movne	r0, #1
 8008bee:	b002      	add	sp, #8
 8008bf0:	4770      	bx	lr
 8008bf2:	4610      	mov	r0, r2
 8008bf4:	e7fb      	b.n	8008bee <__ascii_mbtowc+0x16>
 8008bf6:	f06f 0001 	mvn.w	r0, #1
 8008bfa:	e7f8      	b.n	8008bee <__ascii_mbtowc+0x16>

08008bfc <__malloc_lock>:
 8008bfc:	4801      	ldr	r0, [pc, #4]	; (8008c04 <__malloc_lock+0x8>)
 8008bfe:	f000 be88 	b.w	8009912 <__retarget_lock_acquire_recursive>
 8008c02:	bf00      	nop
 8008c04:	2000039c 	.word	0x2000039c

08008c08 <__malloc_unlock>:
 8008c08:	4801      	ldr	r0, [pc, #4]	; (8008c10 <__malloc_unlock+0x8>)
 8008c0a:	f000 be83 	b.w	8009914 <__retarget_lock_release_recursive>
 8008c0e:	bf00      	nop
 8008c10:	2000039c 	.word	0x2000039c

08008c14 <_Balloc>:
 8008c14:	b570      	push	{r4, r5, r6, lr}
 8008c16:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008c18:	4604      	mov	r4, r0
 8008c1a:	460d      	mov	r5, r1
 8008c1c:	b976      	cbnz	r6, 8008c3c <_Balloc+0x28>
 8008c1e:	2010      	movs	r0, #16
 8008c20:	f7fc ff42 	bl	8005aa8 <malloc>
 8008c24:	4602      	mov	r2, r0
 8008c26:	6260      	str	r0, [r4, #36]	; 0x24
 8008c28:	b920      	cbnz	r0, 8008c34 <_Balloc+0x20>
 8008c2a:	4b18      	ldr	r3, [pc, #96]	; (8008c8c <_Balloc+0x78>)
 8008c2c:	4818      	ldr	r0, [pc, #96]	; (8008c90 <_Balloc+0x7c>)
 8008c2e:	2166      	movs	r1, #102	; 0x66
 8008c30:	f000 fe3e 	bl	80098b0 <__assert_func>
 8008c34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c38:	6006      	str	r6, [r0, #0]
 8008c3a:	60c6      	str	r6, [r0, #12]
 8008c3c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008c3e:	68f3      	ldr	r3, [r6, #12]
 8008c40:	b183      	cbz	r3, 8008c64 <_Balloc+0x50>
 8008c42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c44:	68db      	ldr	r3, [r3, #12]
 8008c46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008c4a:	b9b8      	cbnz	r0, 8008c7c <_Balloc+0x68>
 8008c4c:	2101      	movs	r1, #1
 8008c4e:	fa01 f605 	lsl.w	r6, r1, r5
 8008c52:	1d72      	adds	r2, r6, #5
 8008c54:	0092      	lsls	r2, r2, #2
 8008c56:	4620      	mov	r0, r4
 8008c58:	f000 fc97 	bl	800958a <_calloc_r>
 8008c5c:	b160      	cbz	r0, 8008c78 <_Balloc+0x64>
 8008c5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008c62:	e00e      	b.n	8008c82 <_Balloc+0x6e>
 8008c64:	2221      	movs	r2, #33	; 0x21
 8008c66:	2104      	movs	r1, #4
 8008c68:	4620      	mov	r0, r4
 8008c6a:	f000 fc8e 	bl	800958a <_calloc_r>
 8008c6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c70:	60f0      	str	r0, [r6, #12]
 8008c72:	68db      	ldr	r3, [r3, #12]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d1e4      	bne.n	8008c42 <_Balloc+0x2e>
 8008c78:	2000      	movs	r0, #0
 8008c7a:	bd70      	pop	{r4, r5, r6, pc}
 8008c7c:	6802      	ldr	r2, [r0, #0]
 8008c7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008c82:	2300      	movs	r3, #0
 8008c84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008c88:	e7f7      	b.n	8008c7a <_Balloc+0x66>
 8008c8a:	bf00      	nop
 8008c8c:	0800a70e 	.word	0x0800a70e
 8008c90:	0800a814 	.word	0x0800a814

08008c94 <_Bfree>:
 8008c94:	b570      	push	{r4, r5, r6, lr}
 8008c96:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008c98:	4605      	mov	r5, r0
 8008c9a:	460c      	mov	r4, r1
 8008c9c:	b976      	cbnz	r6, 8008cbc <_Bfree+0x28>
 8008c9e:	2010      	movs	r0, #16
 8008ca0:	f7fc ff02 	bl	8005aa8 <malloc>
 8008ca4:	4602      	mov	r2, r0
 8008ca6:	6268      	str	r0, [r5, #36]	; 0x24
 8008ca8:	b920      	cbnz	r0, 8008cb4 <_Bfree+0x20>
 8008caa:	4b09      	ldr	r3, [pc, #36]	; (8008cd0 <_Bfree+0x3c>)
 8008cac:	4809      	ldr	r0, [pc, #36]	; (8008cd4 <_Bfree+0x40>)
 8008cae:	218a      	movs	r1, #138	; 0x8a
 8008cb0:	f000 fdfe 	bl	80098b0 <__assert_func>
 8008cb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008cb8:	6006      	str	r6, [r0, #0]
 8008cba:	60c6      	str	r6, [r0, #12]
 8008cbc:	b13c      	cbz	r4, 8008cce <_Bfree+0x3a>
 8008cbe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008cc0:	6862      	ldr	r2, [r4, #4]
 8008cc2:	68db      	ldr	r3, [r3, #12]
 8008cc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008cc8:	6021      	str	r1, [r4, #0]
 8008cca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008cce:	bd70      	pop	{r4, r5, r6, pc}
 8008cd0:	0800a70e 	.word	0x0800a70e
 8008cd4:	0800a814 	.word	0x0800a814

08008cd8 <__multadd>:
 8008cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cdc:	690e      	ldr	r6, [r1, #16]
 8008cde:	4607      	mov	r7, r0
 8008ce0:	4698      	mov	r8, r3
 8008ce2:	460c      	mov	r4, r1
 8008ce4:	f101 0014 	add.w	r0, r1, #20
 8008ce8:	2300      	movs	r3, #0
 8008cea:	6805      	ldr	r5, [r0, #0]
 8008cec:	b2a9      	uxth	r1, r5
 8008cee:	fb02 8101 	mla	r1, r2, r1, r8
 8008cf2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008cf6:	0c2d      	lsrs	r5, r5, #16
 8008cf8:	fb02 c505 	mla	r5, r2, r5, ip
 8008cfc:	b289      	uxth	r1, r1
 8008cfe:	3301      	adds	r3, #1
 8008d00:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008d04:	429e      	cmp	r6, r3
 8008d06:	f840 1b04 	str.w	r1, [r0], #4
 8008d0a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008d0e:	dcec      	bgt.n	8008cea <__multadd+0x12>
 8008d10:	f1b8 0f00 	cmp.w	r8, #0
 8008d14:	d022      	beq.n	8008d5c <__multadd+0x84>
 8008d16:	68a3      	ldr	r3, [r4, #8]
 8008d18:	42b3      	cmp	r3, r6
 8008d1a:	dc19      	bgt.n	8008d50 <__multadd+0x78>
 8008d1c:	6861      	ldr	r1, [r4, #4]
 8008d1e:	4638      	mov	r0, r7
 8008d20:	3101      	adds	r1, #1
 8008d22:	f7ff ff77 	bl	8008c14 <_Balloc>
 8008d26:	4605      	mov	r5, r0
 8008d28:	b928      	cbnz	r0, 8008d36 <__multadd+0x5e>
 8008d2a:	4602      	mov	r2, r0
 8008d2c:	4b0d      	ldr	r3, [pc, #52]	; (8008d64 <__multadd+0x8c>)
 8008d2e:	480e      	ldr	r0, [pc, #56]	; (8008d68 <__multadd+0x90>)
 8008d30:	21b5      	movs	r1, #181	; 0xb5
 8008d32:	f000 fdbd 	bl	80098b0 <__assert_func>
 8008d36:	6922      	ldr	r2, [r4, #16]
 8008d38:	3202      	adds	r2, #2
 8008d3a:	f104 010c 	add.w	r1, r4, #12
 8008d3e:	0092      	lsls	r2, r2, #2
 8008d40:	300c      	adds	r0, #12
 8008d42:	f7fc fec1 	bl	8005ac8 <memcpy>
 8008d46:	4621      	mov	r1, r4
 8008d48:	4638      	mov	r0, r7
 8008d4a:	f7ff ffa3 	bl	8008c94 <_Bfree>
 8008d4e:	462c      	mov	r4, r5
 8008d50:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008d54:	3601      	adds	r6, #1
 8008d56:	f8c3 8014 	str.w	r8, [r3, #20]
 8008d5a:	6126      	str	r6, [r4, #16]
 8008d5c:	4620      	mov	r0, r4
 8008d5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d62:	bf00      	nop
 8008d64:	0800a784 	.word	0x0800a784
 8008d68:	0800a814 	.word	0x0800a814

08008d6c <__s2b>:
 8008d6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d70:	460c      	mov	r4, r1
 8008d72:	4615      	mov	r5, r2
 8008d74:	461f      	mov	r7, r3
 8008d76:	2209      	movs	r2, #9
 8008d78:	3308      	adds	r3, #8
 8008d7a:	4606      	mov	r6, r0
 8008d7c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008d80:	2100      	movs	r1, #0
 8008d82:	2201      	movs	r2, #1
 8008d84:	429a      	cmp	r2, r3
 8008d86:	db09      	blt.n	8008d9c <__s2b+0x30>
 8008d88:	4630      	mov	r0, r6
 8008d8a:	f7ff ff43 	bl	8008c14 <_Balloc>
 8008d8e:	b940      	cbnz	r0, 8008da2 <__s2b+0x36>
 8008d90:	4602      	mov	r2, r0
 8008d92:	4b19      	ldr	r3, [pc, #100]	; (8008df8 <__s2b+0x8c>)
 8008d94:	4819      	ldr	r0, [pc, #100]	; (8008dfc <__s2b+0x90>)
 8008d96:	21ce      	movs	r1, #206	; 0xce
 8008d98:	f000 fd8a 	bl	80098b0 <__assert_func>
 8008d9c:	0052      	lsls	r2, r2, #1
 8008d9e:	3101      	adds	r1, #1
 8008da0:	e7f0      	b.n	8008d84 <__s2b+0x18>
 8008da2:	9b08      	ldr	r3, [sp, #32]
 8008da4:	6143      	str	r3, [r0, #20]
 8008da6:	2d09      	cmp	r5, #9
 8008da8:	f04f 0301 	mov.w	r3, #1
 8008dac:	6103      	str	r3, [r0, #16]
 8008dae:	dd16      	ble.n	8008dde <__s2b+0x72>
 8008db0:	f104 0909 	add.w	r9, r4, #9
 8008db4:	46c8      	mov	r8, r9
 8008db6:	442c      	add	r4, r5
 8008db8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008dbc:	4601      	mov	r1, r0
 8008dbe:	3b30      	subs	r3, #48	; 0x30
 8008dc0:	220a      	movs	r2, #10
 8008dc2:	4630      	mov	r0, r6
 8008dc4:	f7ff ff88 	bl	8008cd8 <__multadd>
 8008dc8:	45a0      	cmp	r8, r4
 8008dca:	d1f5      	bne.n	8008db8 <__s2b+0x4c>
 8008dcc:	f1a5 0408 	sub.w	r4, r5, #8
 8008dd0:	444c      	add	r4, r9
 8008dd2:	1b2d      	subs	r5, r5, r4
 8008dd4:	1963      	adds	r3, r4, r5
 8008dd6:	42bb      	cmp	r3, r7
 8008dd8:	db04      	blt.n	8008de4 <__s2b+0x78>
 8008dda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dde:	340a      	adds	r4, #10
 8008de0:	2509      	movs	r5, #9
 8008de2:	e7f6      	b.n	8008dd2 <__s2b+0x66>
 8008de4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008de8:	4601      	mov	r1, r0
 8008dea:	3b30      	subs	r3, #48	; 0x30
 8008dec:	220a      	movs	r2, #10
 8008dee:	4630      	mov	r0, r6
 8008df0:	f7ff ff72 	bl	8008cd8 <__multadd>
 8008df4:	e7ee      	b.n	8008dd4 <__s2b+0x68>
 8008df6:	bf00      	nop
 8008df8:	0800a784 	.word	0x0800a784
 8008dfc:	0800a814 	.word	0x0800a814

08008e00 <__hi0bits>:
 8008e00:	0c03      	lsrs	r3, r0, #16
 8008e02:	041b      	lsls	r3, r3, #16
 8008e04:	b9d3      	cbnz	r3, 8008e3c <__hi0bits+0x3c>
 8008e06:	0400      	lsls	r0, r0, #16
 8008e08:	2310      	movs	r3, #16
 8008e0a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008e0e:	bf04      	itt	eq
 8008e10:	0200      	lsleq	r0, r0, #8
 8008e12:	3308      	addeq	r3, #8
 8008e14:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008e18:	bf04      	itt	eq
 8008e1a:	0100      	lsleq	r0, r0, #4
 8008e1c:	3304      	addeq	r3, #4
 8008e1e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008e22:	bf04      	itt	eq
 8008e24:	0080      	lsleq	r0, r0, #2
 8008e26:	3302      	addeq	r3, #2
 8008e28:	2800      	cmp	r0, #0
 8008e2a:	db05      	blt.n	8008e38 <__hi0bits+0x38>
 8008e2c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008e30:	f103 0301 	add.w	r3, r3, #1
 8008e34:	bf08      	it	eq
 8008e36:	2320      	moveq	r3, #32
 8008e38:	4618      	mov	r0, r3
 8008e3a:	4770      	bx	lr
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	e7e4      	b.n	8008e0a <__hi0bits+0xa>

08008e40 <__lo0bits>:
 8008e40:	6803      	ldr	r3, [r0, #0]
 8008e42:	f013 0207 	ands.w	r2, r3, #7
 8008e46:	4601      	mov	r1, r0
 8008e48:	d00b      	beq.n	8008e62 <__lo0bits+0x22>
 8008e4a:	07da      	lsls	r2, r3, #31
 8008e4c:	d424      	bmi.n	8008e98 <__lo0bits+0x58>
 8008e4e:	0798      	lsls	r0, r3, #30
 8008e50:	bf49      	itett	mi
 8008e52:	085b      	lsrmi	r3, r3, #1
 8008e54:	089b      	lsrpl	r3, r3, #2
 8008e56:	2001      	movmi	r0, #1
 8008e58:	600b      	strmi	r3, [r1, #0]
 8008e5a:	bf5c      	itt	pl
 8008e5c:	600b      	strpl	r3, [r1, #0]
 8008e5e:	2002      	movpl	r0, #2
 8008e60:	4770      	bx	lr
 8008e62:	b298      	uxth	r0, r3
 8008e64:	b9b0      	cbnz	r0, 8008e94 <__lo0bits+0x54>
 8008e66:	0c1b      	lsrs	r3, r3, #16
 8008e68:	2010      	movs	r0, #16
 8008e6a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008e6e:	bf04      	itt	eq
 8008e70:	0a1b      	lsreq	r3, r3, #8
 8008e72:	3008      	addeq	r0, #8
 8008e74:	071a      	lsls	r2, r3, #28
 8008e76:	bf04      	itt	eq
 8008e78:	091b      	lsreq	r3, r3, #4
 8008e7a:	3004      	addeq	r0, #4
 8008e7c:	079a      	lsls	r2, r3, #30
 8008e7e:	bf04      	itt	eq
 8008e80:	089b      	lsreq	r3, r3, #2
 8008e82:	3002      	addeq	r0, #2
 8008e84:	07da      	lsls	r2, r3, #31
 8008e86:	d403      	bmi.n	8008e90 <__lo0bits+0x50>
 8008e88:	085b      	lsrs	r3, r3, #1
 8008e8a:	f100 0001 	add.w	r0, r0, #1
 8008e8e:	d005      	beq.n	8008e9c <__lo0bits+0x5c>
 8008e90:	600b      	str	r3, [r1, #0]
 8008e92:	4770      	bx	lr
 8008e94:	4610      	mov	r0, r2
 8008e96:	e7e8      	b.n	8008e6a <__lo0bits+0x2a>
 8008e98:	2000      	movs	r0, #0
 8008e9a:	4770      	bx	lr
 8008e9c:	2020      	movs	r0, #32
 8008e9e:	4770      	bx	lr

08008ea0 <__i2b>:
 8008ea0:	b510      	push	{r4, lr}
 8008ea2:	460c      	mov	r4, r1
 8008ea4:	2101      	movs	r1, #1
 8008ea6:	f7ff feb5 	bl	8008c14 <_Balloc>
 8008eaa:	4602      	mov	r2, r0
 8008eac:	b928      	cbnz	r0, 8008eba <__i2b+0x1a>
 8008eae:	4b05      	ldr	r3, [pc, #20]	; (8008ec4 <__i2b+0x24>)
 8008eb0:	4805      	ldr	r0, [pc, #20]	; (8008ec8 <__i2b+0x28>)
 8008eb2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008eb6:	f000 fcfb 	bl	80098b0 <__assert_func>
 8008eba:	2301      	movs	r3, #1
 8008ebc:	6144      	str	r4, [r0, #20]
 8008ebe:	6103      	str	r3, [r0, #16]
 8008ec0:	bd10      	pop	{r4, pc}
 8008ec2:	bf00      	nop
 8008ec4:	0800a784 	.word	0x0800a784
 8008ec8:	0800a814 	.word	0x0800a814

08008ecc <__multiply>:
 8008ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ed0:	4614      	mov	r4, r2
 8008ed2:	690a      	ldr	r2, [r1, #16]
 8008ed4:	6923      	ldr	r3, [r4, #16]
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	bfb8      	it	lt
 8008eda:	460b      	movlt	r3, r1
 8008edc:	460d      	mov	r5, r1
 8008ede:	bfbc      	itt	lt
 8008ee0:	4625      	movlt	r5, r4
 8008ee2:	461c      	movlt	r4, r3
 8008ee4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008ee8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008eec:	68ab      	ldr	r3, [r5, #8]
 8008eee:	6869      	ldr	r1, [r5, #4]
 8008ef0:	eb0a 0709 	add.w	r7, sl, r9
 8008ef4:	42bb      	cmp	r3, r7
 8008ef6:	b085      	sub	sp, #20
 8008ef8:	bfb8      	it	lt
 8008efa:	3101      	addlt	r1, #1
 8008efc:	f7ff fe8a 	bl	8008c14 <_Balloc>
 8008f00:	b930      	cbnz	r0, 8008f10 <__multiply+0x44>
 8008f02:	4602      	mov	r2, r0
 8008f04:	4b42      	ldr	r3, [pc, #264]	; (8009010 <__multiply+0x144>)
 8008f06:	4843      	ldr	r0, [pc, #268]	; (8009014 <__multiply+0x148>)
 8008f08:	f240 115d 	movw	r1, #349	; 0x15d
 8008f0c:	f000 fcd0 	bl	80098b0 <__assert_func>
 8008f10:	f100 0614 	add.w	r6, r0, #20
 8008f14:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008f18:	4633      	mov	r3, r6
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	4543      	cmp	r3, r8
 8008f1e:	d31e      	bcc.n	8008f5e <__multiply+0x92>
 8008f20:	f105 0c14 	add.w	ip, r5, #20
 8008f24:	f104 0314 	add.w	r3, r4, #20
 8008f28:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008f2c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008f30:	9202      	str	r2, [sp, #8]
 8008f32:	ebac 0205 	sub.w	r2, ip, r5
 8008f36:	3a15      	subs	r2, #21
 8008f38:	f022 0203 	bic.w	r2, r2, #3
 8008f3c:	3204      	adds	r2, #4
 8008f3e:	f105 0115 	add.w	r1, r5, #21
 8008f42:	458c      	cmp	ip, r1
 8008f44:	bf38      	it	cc
 8008f46:	2204      	movcc	r2, #4
 8008f48:	9201      	str	r2, [sp, #4]
 8008f4a:	9a02      	ldr	r2, [sp, #8]
 8008f4c:	9303      	str	r3, [sp, #12]
 8008f4e:	429a      	cmp	r2, r3
 8008f50:	d808      	bhi.n	8008f64 <__multiply+0x98>
 8008f52:	2f00      	cmp	r7, #0
 8008f54:	dc55      	bgt.n	8009002 <__multiply+0x136>
 8008f56:	6107      	str	r7, [r0, #16]
 8008f58:	b005      	add	sp, #20
 8008f5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f5e:	f843 2b04 	str.w	r2, [r3], #4
 8008f62:	e7db      	b.n	8008f1c <__multiply+0x50>
 8008f64:	f8b3 a000 	ldrh.w	sl, [r3]
 8008f68:	f1ba 0f00 	cmp.w	sl, #0
 8008f6c:	d020      	beq.n	8008fb0 <__multiply+0xe4>
 8008f6e:	f105 0e14 	add.w	lr, r5, #20
 8008f72:	46b1      	mov	r9, r6
 8008f74:	2200      	movs	r2, #0
 8008f76:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008f7a:	f8d9 b000 	ldr.w	fp, [r9]
 8008f7e:	b2a1      	uxth	r1, r4
 8008f80:	fa1f fb8b 	uxth.w	fp, fp
 8008f84:	fb0a b101 	mla	r1, sl, r1, fp
 8008f88:	4411      	add	r1, r2
 8008f8a:	f8d9 2000 	ldr.w	r2, [r9]
 8008f8e:	0c24      	lsrs	r4, r4, #16
 8008f90:	0c12      	lsrs	r2, r2, #16
 8008f92:	fb0a 2404 	mla	r4, sl, r4, r2
 8008f96:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008f9a:	b289      	uxth	r1, r1
 8008f9c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008fa0:	45f4      	cmp	ip, lr
 8008fa2:	f849 1b04 	str.w	r1, [r9], #4
 8008fa6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008faa:	d8e4      	bhi.n	8008f76 <__multiply+0xaa>
 8008fac:	9901      	ldr	r1, [sp, #4]
 8008fae:	5072      	str	r2, [r6, r1]
 8008fb0:	9a03      	ldr	r2, [sp, #12]
 8008fb2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008fb6:	3304      	adds	r3, #4
 8008fb8:	f1b9 0f00 	cmp.w	r9, #0
 8008fbc:	d01f      	beq.n	8008ffe <__multiply+0x132>
 8008fbe:	6834      	ldr	r4, [r6, #0]
 8008fc0:	f105 0114 	add.w	r1, r5, #20
 8008fc4:	46b6      	mov	lr, r6
 8008fc6:	f04f 0a00 	mov.w	sl, #0
 8008fca:	880a      	ldrh	r2, [r1, #0]
 8008fcc:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008fd0:	fb09 b202 	mla	r2, r9, r2, fp
 8008fd4:	4492      	add	sl, r2
 8008fd6:	b2a4      	uxth	r4, r4
 8008fd8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008fdc:	f84e 4b04 	str.w	r4, [lr], #4
 8008fe0:	f851 4b04 	ldr.w	r4, [r1], #4
 8008fe4:	f8be 2000 	ldrh.w	r2, [lr]
 8008fe8:	0c24      	lsrs	r4, r4, #16
 8008fea:	fb09 2404 	mla	r4, r9, r4, r2
 8008fee:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008ff2:	458c      	cmp	ip, r1
 8008ff4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008ff8:	d8e7      	bhi.n	8008fca <__multiply+0xfe>
 8008ffa:	9a01      	ldr	r2, [sp, #4]
 8008ffc:	50b4      	str	r4, [r6, r2]
 8008ffe:	3604      	adds	r6, #4
 8009000:	e7a3      	b.n	8008f4a <__multiply+0x7e>
 8009002:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009006:	2b00      	cmp	r3, #0
 8009008:	d1a5      	bne.n	8008f56 <__multiply+0x8a>
 800900a:	3f01      	subs	r7, #1
 800900c:	e7a1      	b.n	8008f52 <__multiply+0x86>
 800900e:	bf00      	nop
 8009010:	0800a784 	.word	0x0800a784
 8009014:	0800a814 	.word	0x0800a814

08009018 <__pow5mult>:
 8009018:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800901c:	4615      	mov	r5, r2
 800901e:	f012 0203 	ands.w	r2, r2, #3
 8009022:	4606      	mov	r6, r0
 8009024:	460f      	mov	r7, r1
 8009026:	d007      	beq.n	8009038 <__pow5mult+0x20>
 8009028:	4c25      	ldr	r4, [pc, #148]	; (80090c0 <__pow5mult+0xa8>)
 800902a:	3a01      	subs	r2, #1
 800902c:	2300      	movs	r3, #0
 800902e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009032:	f7ff fe51 	bl	8008cd8 <__multadd>
 8009036:	4607      	mov	r7, r0
 8009038:	10ad      	asrs	r5, r5, #2
 800903a:	d03d      	beq.n	80090b8 <__pow5mult+0xa0>
 800903c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800903e:	b97c      	cbnz	r4, 8009060 <__pow5mult+0x48>
 8009040:	2010      	movs	r0, #16
 8009042:	f7fc fd31 	bl	8005aa8 <malloc>
 8009046:	4602      	mov	r2, r0
 8009048:	6270      	str	r0, [r6, #36]	; 0x24
 800904a:	b928      	cbnz	r0, 8009058 <__pow5mult+0x40>
 800904c:	4b1d      	ldr	r3, [pc, #116]	; (80090c4 <__pow5mult+0xac>)
 800904e:	481e      	ldr	r0, [pc, #120]	; (80090c8 <__pow5mult+0xb0>)
 8009050:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009054:	f000 fc2c 	bl	80098b0 <__assert_func>
 8009058:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800905c:	6004      	str	r4, [r0, #0]
 800905e:	60c4      	str	r4, [r0, #12]
 8009060:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009064:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009068:	b94c      	cbnz	r4, 800907e <__pow5mult+0x66>
 800906a:	f240 2171 	movw	r1, #625	; 0x271
 800906e:	4630      	mov	r0, r6
 8009070:	f7ff ff16 	bl	8008ea0 <__i2b>
 8009074:	2300      	movs	r3, #0
 8009076:	f8c8 0008 	str.w	r0, [r8, #8]
 800907a:	4604      	mov	r4, r0
 800907c:	6003      	str	r3, [r0, #0]
 800907e:	f04f 0900 	mov.w	r9, #0
 8009082:	07eb      	lsls	r3, r5, #31
 8009084:	d50a      	bpl.n	800909c <__pow5mult+0x84>
 8009086:	4639      	mov	r1, r7
 8009088:	4622      	mov	r2, r4
 800908a:	4630      	mov	r0, r6
 800908c:	f7ff ff1e 	bl	8008ecc <__multiply>
 8009090:	4639      	mov	r1, r7
 8009092:	4680      	mov	r8, r0
 8009094:	4630      	mov	r0, r6
 8009096:	f7ff fdfd 	bl	8008c94 <_Bfree>
 800909a:	4647      	mov	r7, r8
 800909c:	106d      	asrs	r5, r5, #1
 800909e:	d00b      	beq.n	80090b8 <__pow5mult+0xa0>
 80090a0:	6820      	ldr	r0, [r4, #0]
 80090a2:	b938      	cbnz	r0, 80090b4 <__pow5mult+0x9c>
 80090a4:	4622      	mov	r2, r4
 80090a6:	4621      	mov	r1, r4
 80090a8:	4630      	mov	r0, r6
 80090aa:	f7ff ff0f 	bl	8008ecc <__multiply>
 80090ae:	6020      	str	r0, [r4, #0]
 80090b0:	f8c0 9000 	str.w	r9, [r0]
 80090b4:	4604      	mov	r4, r0
 80090b6:	e7e4      	b.n	8009082 <__pow5mult+0x6a>
 80090b8:	4638      	mov	r0, r7
 80090ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090be:	bf00      	nop
 80090c0:	0800a968 	.word	0x0800a968
 80090c4:	0800a70e 	.word	0x0800a70e
 80090c8:	0800a814 	.word	0x0800a814

080090cc <__lshift>:
 80090cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090d0:	460c      	mov	r4, r1
 80090d2:	6849      	ldr	r1, [r1, #4]
 80090d4:	6923      	ldr	r3, [r4, #16]
 80090d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80090da:	68a3      	ldr	r3, [r4, #8]
 80090dc:	4607      	mov	r7, r0
 80090de:	4691      	mov	r9, r2
 80090e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80090e4:	f108 0601 	add.w	r6, r8, #1
 80090e8:	42b3      	cmp	r3, r6
 80090ea:	db0b      	blt.n	8009104 <__lshift+0x38>
 80090ec:	4638      	mov	r0, r7
 80090ee:	f7ff fd91 	bl	8008c14 <_Balloc>
 80090f2:	4605      	mov	r5, r0
 80090f4:	b948      	cbnz	r0, 800910a <__lshift+0x3e>
 80090f6:	4602      	mov	r2, r0
 80090f8:	4b28      	ldr	r3, [pc, #160]	; (800919c <__lshift+0xd0>)
 80090fa:	4829      	ldr	r0, [pc, #164]	; (80091a0 <__lshift+0xd4>)
 80090fc:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009100:	f000 fbd6 	bl	80098b0 <__assert_func>
 8009104:	3101      	adds	r1, #1
 8009106:	005b      	lsls	r3, r3, #1
 8009108:	e7ee      	b.n	80090e8 <__lshift+0x1c>
 800910a:	2300      	movs	r3, #0
 800910c:	f100 0114 	add.w	r1, r0, #20
 8009110:	f100 0210 	add.w	r2, r0, #16
 8009114:	4618      	mov	r0, r3
 8009116:	4553      	cmp	r3, sl
 8009118:	db33      	blt.n	8009182 <__lshift+0xb6>
 800911a:	6920      	ldr	r0, [r4, #16]
 800911c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009120:	f104 0314 	add.w	r3, r4, #20
 8009124:	f019 091f 	ands.w	r9, r9, #31
 8009128:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800912c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009130:	d02b      	beq.n	800918a <__lshift+0xbe>
 8009132:	f1c9 0e20 	rsb	lr, r9, #32
 8009136:	468a      	mov	sl, r1
 8009138:	2200      	movs	r2, #0
 800913a:	6818      	ldr	r0, [r3, #0]
 800913c:	fa00 f009 	lsl.w	r0, r0, r9
 8009140:	4302      	orrs	r2, r0
 8009142:	f84a 2b04 	str.w	r2, [sl], #4
 8009146:	f853 2b04 	ldr.w	r2, [r3], #4
 800914a:	459c      	cmp	ip, r3
 800914c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009150:	d8f3      	bhi.n	800913a <__lshift+0x6e>
 8009152:	ebac 0304 	sub.w	r3, ip, r4
 8009156:	3b15      	subs	r3, #21
 8009158:	f023 0303 	bic.w	r3, r3, #3
 800915c:	3304      	adds	r3, #4
 800915e:	f104 0015 	add.w	r0, r4, #21
 8009162:	4584      	cmp	ip, r0
 8009164:	bf38      	it	cc
 8009166:	2304      	movcc	r3, #4
 8009168:	50ca      	str	r2, [r1, r3]
 800916a:	b10a      	cbz	r2, 8009170 <__lshift+0xa4>
 800916c:	f108 0602 	add.w	r6, r8, #2
 8009170:	3e01      	subs	r6, #1
 8009172:	4638      	mov	r0, r7
 8009174:	612e      	str	r6, [r5, #16]
 8009176:	4621      	mov	r1, r4
 8009178:	f7ff fd8c 	bl	8008c94 <_Bfree>
 800917c:	4628      	mov	r0, r5
 800917e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009182:	f842 0f04 	str.w	r0, [r2, #4]!
 8009186:	3301      	adds	r3, #1
 8009188:	e7c5      	b.n	8009116 <__lshift+0x4a>
 800918a:	3904      	subs	r1, #4
 800918c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009190:	f841 2f04 	str.w	r2, [r1, #4]!
 8009194:	459c      	cmp	ip, r3
 8009196:	d8f9      	bhi.n	800918c <__lshift+0xc0>
 8009198:	e7ea      	b.n	8009170 <__lshift+0xa4>
 800919a:	bf00      	nop
 800919c:	0800a784 	.word	0x0800a784
 80091a0:	0800a814 	.word	0x0800a814

080091a4 <__mcmp>:
 80091a4:	b530      	push	{r4, r5, lr}
 80091a6:	6902      	ldr	r2, [r0, #16]
 80091a8:	690c      	ldr	r4, [r1, #16]
 80091aa:	1b12      	subs	r2, r2, r4
 80091ac:	d10e      	bne.n	80091cc <__mcmp+0x28>
 80091ae:	f100 0314 	add.w	r3, r0, #20
 80091b2:	3114      	adds	r1, #20
 80091b4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80091b8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80091bc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80091c0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80091c4:	42a5      	cmp	r5, r4
 80091c6:	d003      	beq.n	80091d0 <__mcmp+0x2c>
 80091c8:	d305      	bcc.n	80091d6 <__mcmp+0x32>
 80091ca:	2201      	movs	r2, #1
 80091cc:	4610      	mov	r0, r2
 80091ce:	bd30      	pop	{r4, r5, pc}
 80091d0:	4283      	cmp	r3, r0
 80091d2:	d3f3      	bcc.n	80091bc <__mcmp+0x18>
 80091d4:	e7fa      	b.n	80091cc <__mcmp+0x28>
 80091d6:	f04f 32ff 	mov.w	r2, #4294967295
 80091da:	e7f7      	b.n	80091cc <__mcmp+0x28>

080091dc <__mdiff>:
 80091dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091e0:	460c      	mov	r4, r1
 80091e2:	4606      	mov	r6, r0
 80091e4:	4611      	mov	r1, r2
 80091e6:	4620      	mov	r0, r4
 80091e8:	4617      	mov	r7, r2
 80091ea:	f7ff ffdb 	bl	80091a4 <__mcmp>
 80091ee:	1e05      	subs	r5, r0, #0
 80091f0:	d110      	bne.n	8009214 <__mdiff+0x38>
 80091f2:	4629      	mov	r1, r5
 80091f4:	4630      	mov	r0, r6
 80091f6:	f7ff fd0d 	bl	8008c14 <_Balloc>
 80091fa:	b930      	cbnz	r0, 800920a <__mdiff+0x2e>
 80091fc:	4b39      	ldr	r3, [pc, #228]	; (80092e4 <__mdiff+0x108>)
 80091fe:	4602      	mov	r2, r0
 8009200:	f240 2132 	movw	r1, #562	; 0x232
 8009204:	4838      	ldr	r0, [pc, #224]	; (80092e8 <__mdiff+0x10c>)
 8009206:	f000 fb53 	bl	80098b0 <__assert_func>
 800920a:	2301      	movs	r3, #1
 800920c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009210:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009214:	bfa4      	itt	ge
 8009216:	463b      	movge	r3, r7
 8009218:	4627      	movge	r7, r4
 800921a:	4630      	mov	r0, r6
 800921c:	6879      	ldr	r1, [r7, #4]
 800921e:	bfa6      	itte	ge
 8009220:	461c      	movge	r4, r3
 8009222:	2500      	movge	r5, #0
 8009224:	2501      	movlt	r5, #1
 8009226:	f7ff fcf5 	bl	8008c14 <_Balloc>
 800922a:	b920      	cbnz	r0, 8009236 <__mdiff+0x5a>
 800922c:	4b2d      	ldr	r3, [pc, #180]	; (80092e4 <__mdiff+0x108>)
 800922e:	4602      	mov	r2, r0
 8009230:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009234:	e7e6      	b.n	8009204 <__mdiff+0x28>
 8009236:	693e      	ldr	r6, [r7, #16]
 8009238:	60c5      	str	r5, [r0, #12]
 800923a:	6925      	ldr	r5, [r4, #16]
 800923c:	f107 0114 	add.w	r1, r7, #20
 8009240:	f104 0914 	add.w	r9, r4, #20
 8009244:	f100 0e14 	add.w	lr, r0, #20
 8009248:	f107 0210 	add.w	r2, r7, #16
 800924c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009250:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8009254:	46f2      	mov	sl, lr
 8009256:	2700      	movs	r7, #0
 8009258:	f859 3b04 	ldr.w	r3, [r9], #4
 800925c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009260:	fa1f f883 	uxth.w	r8, r3
 8009264:	fa17 f78b 	uxtah	r7, r7, fp
 8009268:	0c1b      	lsrs	r3, r3, #16
 800926a:	eba7 0808 	sub.w	r8, r7, r8
 800926e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009272:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009276:	fa1f f888 	uxth.w	r8, r8
 800927a:	141f      	asrs	r7, r3, #16
 800927c:	454d      	cmp	r5, r9
 800927e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009282:	f84a 3b04 	str.w	r3, [sl], #4
 8009286:	d8e7      	bhi.n	8009258 <__mdiff+0x7c>
 8009288:	1b2b      	subs	r3, r5, r4
 800928a:	3b15      	subs	r3, #21
 800928c:	f023 0303 	bic.w	r3, r3, #3
 8009290:	3304      	adds	r3, #4
 8009292:	3415      	adds	r4, #21
 8009294:	42a5      	cmp	r5, r4
 8009296:	bf38      	it	cc
 8009298:	2304      	movcc	r3, #4
 800929a:	4419      	add	r1, r3
 800929c:	4473      	add	r3, lr
 800929e:	469e      	mov	lr, r3
 80092a0:	460d      	mov	r5, r1
 80092a2:	4565      	cmp	r5, ip
 80092a4:	d30e      	bcc.n	80092c4 <__mdiff+0xe8>
 80092a6:	f10c 0203 	add.w	r2, ip, #3
 80092aa:	1a52      	subs	r2, r2, r1
 80092ac:	f022 0203 	bic.w	r2, r2, #3
 80092b0:	3903      	subs	r1, #3
 80092b2:	458c      	cmp	ip, r1
 80092b4:	bf38      	it	cc
 80092b6:	2200      	movcc	r2, #0
 80092b8:	441a      	add	r2, r3
 80092ba:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80092be:	b17b      	cbz	r3, 80092e0 <__mdiff+0x104>
 80092c0:	6106      	str	r6, [r0, #16]
 80092c2:	e7a5      	b.n	8009210 <__mdiff+0x34>
 80092c4:	f855 8b04 	ldr.w	r8, [r5], #4
 80092c8:	fa17 f488 	uxtah	r4, r7, r8
 80092cc:	1422      	asrs	r2, r4, #16
 80092ce:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80092d2:	b2a4      	uxth	r4, r4
 80092d4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80092d8:	f84e 4b04 	str.w	r4, [lr], #4
 80092dc:	1417      	asrs	r7, r2, #16
 80092de:	e7e0      	b.n	80092a2 <__mdiff+0xc6>
 80092e0:	3e01      	subs	r6, #1
 80092e2:	e7ea      	b.n	80092ba <__mdiff+0xde>
 80092e4:	0800a784 	.word	0x0800a784
 80092e8:	0800a814 	.word	0x0800a814

080092ec <__ulp>:
 80092ec:	b082      	sub	sp, #8
 80092ee:	ed8d 0b00 	vstr	d0, [sp]
 80092f2:	9b01      	ldr	r3, [sp, #4]
 80092f4:	4912      	ldr	r1, [pc, #72]	; (8009340 <__ulp+0x54>)
 80092f6:	4019      	ands	r1, r3
 80092f8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80092fc:	2900      	cmp	r1, #0
 80092fe:	dd05      	ble.n	800930c <__ulp+0x20>
 8009300:	2200      	movs	r2, #0
 8009302:	460b      	mov	r3, r1
 8009304:	ec43 2b10 	vmov	d0, r2, r3
 8009308:	b002      	add	sp, #8
 800930a:	4770      	bx	lr
 800930c:	4249      	negs	r1, r1
 800930e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009312:	ea4f 5021 	mov.w	r0, r1, asr #20
 8009316:	f04f 0200 	mov.w	r2, #0
 800931a:	f04f 0300 	mov.w	r3, #0
 800931e:	da04      	bge.n	800932a <__ulp+0x3e>
 8009320:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009324:	fa41 f300 	asr.w	r3, r1, r0
 8009328:	e7ec      	b.n	8009304 <__ulp+0x18>
 800932a:	f1a0 0114 	sub.w	r1, r0, #20
 800932e:	291e      	cmp	r1, #30
 8009330:	bfda      	itte	le
 8009332:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009336:	fa20 f101 	lsrle.w	r1, r0, r1
 800933a:	2101      	movgt	r1, #1
 800933c:	460a      	mov	r2, r1
 800933e:	e7e1      	b.n	8009304 <__ulp+0x18>
 8009340:	7ff00000 	.word	0x7ff00000

08009344 <__b2d>:
 8009344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009346:	6905      	ldr	r5, [r0, #16]
 8009348:	f100 0714 	add.w	r7, r0, #20
 800934c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009350:	1f2e      	subs	r6, r5, #4
 8009352:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009356:	4620      	mov	r0, r4
 8009358:	f7ff fd52 	bl	8008e00 <__hi0bits>
 800935c:	f1c0 0320 	rsb	r3, r0, #32
 8009360:	280a      	cmp	r0, #10
 8009362:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80093e0 <__b2d+0x9c>
 8009366:	600b      	str	r3, [r1, #0]
 8009368:	dc14      	bgt.n	8009394 <__b2d+0x50>
 800936a:	f1c0 0e0b 	rsb	lr, r0, #11
 800936e:	fa24 f10e 	lsr.w	r1, r4, lr
 8009372:	42b7      	cmp	r7, r6
 8009374:	ea41 030c 	orr.w	r3, r1, ip
 8009378:	bf34      	ite	cc
 800937a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800937e:	2100      	movcs	r1, #0
 8009380:	3015      	adds	r0, #21
 8009382:	fa04 f000 	lsl.w	r0, r4, r0
 8009386:	fa21 f10e 	lsr.w	r1, r1, lr
 800938a:	ea40 0201 	orr.w	r2, r0, r1
 800938e:	ec43 2b10 	vmov	d0, r2, r3
 8009392:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009394:	42b7      	cmp	r7, r6
 8009396:	bf3a      	itte	cc
 8009398:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800939c:	f1a5 0608 	subcc.w	r6, r5, #8
 80093a0:	2100      	movcs	r1, #0
 80093a2:	380b      	subs	r0, #11
 80093a4:	d017      	beq.n	80093d6 <__b2d+0x92>
 80093a6:	f1c0 0c20 	rsb	ip, r0, #32
 80093aa:	fa04 f500 	lsl.w	r5, r4, r0
 80093ae:	42be      	cmp	r6, r7
 80093b0:	fa21 f40c 	lsr.w	r4, r1, ip
 80093b4:	ea45 0504 	orr.w	r5, r5, r4
 80093b8:	bf8c      	ite	hi
 80093ba:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80093be:	2400      	movls	r4, #0
 80093c0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80093c4:	fa01 f000 	lsl.w	r0, r1, r0
 80093c8:	fa24 f40c 	lsr.w	r4, r4, ip
 80093cc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80093d0:	ea40 0204 	orr.w	r2, r0, r4
 80093d4:	e7db      	b.n	800938e <__b2d+0x4a>
 80093d6:	ea44 030c 	orr.w	r3, r4, ip
 80093da:	460a      	mov	r2, r1
 80093dc:	e7d7      	b.n	800938e <__b2d+0x4a>
 80093de:	bf00      	nop
 80093e0:	3ff00000 	.word	0x3ff00000

080093e4 <__d2b>:
 80093e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80093e8:	4689      	mov	r9, r1
 80093ea:	2101      	movs	r1, #1
 80093ec:	ec57 6b10 	vmov	r6, r7, d0
 80093f0:	4690      	mov	r8, r2
 80093f2:	f7ff fc0f 	bl	8008c14 <_Balloc>
 80093f6:	4604      	mov	r4, r0
 80093f8:	b930      	cbnz	r0, 8009408 <__d2b+0x24>
 80093fa:	4602      	mov	r2, r0
 80093fc:	4b25      	ldr	r3, [pc, #148]	; (8009494 <__d2b+0xb0>)
 80093fe:	4826      	ldr	r0, [pc, #152]	; (8009498 <__d2b+0xb4>)
 8009400:	f240 310a 	movw	r1, #778	; 0x30a
 8009404:	f000 fa54 	bl	80098b0 <__assert_func>
 8009408:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800940c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009410:	bb35      	cbnz	r5, 8009460 <__d2b+0x7c>
 8009412:	2e00      	cmp	r6, #0
 8009414:	9301      	str	r3, [sp, #4]
 8009416:	d028      	beq.n	800946a <__d2b+0x86>
 8009418:	4668      	mov	r0, sp
 800941a:	9600      	str	r6, [sp, #0]
 800941c:	f7ff fd10 	bl	8008e40 <__lo0bits>
 8009420:	9900      	ldr	r1, [sp, #0]
 8009422:	b300      	cbz	r0, 8009466 <__d2b+0x82>
 8009424:	9a01      	ldr	r2, [sp, #4]
 8009426:	f1c0 0320 	rsb	r3, r0, #32
 800942a:	fa02 f303 	lsl.w	r3, r2, r3
 800942e:	430b      	orrs	r3, r1
 8009430:	40c2      	lsrs	r2, r0
 8009432:	6163      	str	r3, [r4, #20]
 8009434:	9201      	str	r2, [sp, #4]
 8009436:	9b01      	ldr	r3, [sp, #4]
 8009438:	61a3      	str	r3, [r4, #24]
 800943a:	2b00      	cmp	r3, #0
 800943c:	bf14      	ite	ne
 800943e:	2202      	movne	r2, #2
 8009440:	2201      	moveq	r2, #1
 8009442:	6122      	str	r2, [r4, #16]
 8009444:	b1d5      	cbz	r5, 800947c <__d2b+0x98>
 8009446:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800944a:	4405      	add	r5, r0
 800944c:	f8c9 5000 	str.w	r5, [r9]
 8009450:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009454:	f8c8 0000 	str.w	r0, [r8]
 8009458:	4620      	mov	r0, r4
 800945a:	b003      	add	sp, #12
 800945c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009460:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009464:	e7d5      	b.n	8009412 <__d2b+0x2e>
 8009466:	6161      	str	r1, [r4, #20]
 8009468:	e7e5      	b.n	8009436 <__d2b+0x52>
 800946a:	a801      	add	r0, sp, #4
 800946c:	f7ff fce8 	bl	8008e40 <__lo0bits>
 8009470:	9b01      	ldr	r3, [sp, #4]
 8009472:	6163      	str	r3, [r4, #20]
 8009474:	2201      	movs	r2, #1
 8009476:	6122      	str	r2, [r4, #16]
 8009478:	3020      	adds	r0, #32
 800947a:	e7e3      	b.n	8009444 <__d2b+0x60>
 800947c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009480:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009484:	f8c9 0000 	str.w	r0, [r9]
 8009488:	6918      	ldr	r0, [r3, #16]
 800948a:	f7ff fcb9 	bl	8008e00 <__hi0bits>
 800948e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009492:	e7df      	b.n	8009454 <__d2b+0x70>
 8009494:	0800a784 	.word	0x0800a784
 8009498:	0800a814 	.word	0x0800a814

0800949c <__ratio>:
 800949c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094a0:	4688      	mov	r8, r1
 80094a2:	4669      	mov	r1, sp
 80094a4:	4681      	mov	r9, r0
 80094a6:	f7ff ff4d 	bl	8009344 <__b2d>
 80094aa:	a901      	add	r1, sp, #4
 80094ac:	4640      	mov	r0, r8
 80094ae:	ec55 4b10 	vmov	r4, r5, d0
 80094b2:	f7ff ff47 	bl	8009344 <__b2d>
 80094b6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80094ba:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80094be:	eba3 0c02 	sub.w	ip, r3, r2
 80094c2:	e9dd 3200 	ldrd	r3, r2, [sp]
 80094c6:	1a9b      	subs	r3, r3, r2
 80094c8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80094cc:	ec51 0b10 	vmov	r0, r1, d0
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	bfd6      	itet	le
 80094d4:	460a      	movle	r2, r1
 80094d6:	462a      	movgt	r2, r5
 80094d8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80094dc:	468b      	mov	fp, r1
 80094de:	462f      	mov	r7, r5
 80094e0:	bfd4      	ite	le
 80094e2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80094e6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80094ea:	4620      	mov	r0, r4
 80094ec:	ee10 2a10 	vmov	r2, s0
 80094f0:	465b      	mov	r3, fp
 80094f2:	4639      	mov	r1, r7
 80094f4:	f7f7 f9aa 	bl	800084c <__aeabi_ddiv>
 80094f8:	ec41 0b10 	vmov	d0, r0, r1
 80094fc:	b003      	add	sp, #12
 80094fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009502 <__copybits>:
 8009502:	3901      	subs	r1, #1
 8009504:	b570      	push	{r4, r5, r6, lr}
 8009506:	1149      	asrs	r1, r1, #5
 8009508:	6914      	ldr	r4, [r2, #16]
 800950a:	3101      	adds	r1, #1
 800950c:	f102 0314 	add.w	r3, r2, #20
 8009510:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009514:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009518:	1f05      	subs	r5, r0, #4
 800951a:	42a3      	cmp	r3, r4
 800951c:	d30c      	bcc.n	8009538 <__copybits+0x36>
 800951e:	1aa3      	subs	r3, r4, r2
 8009520:	3b11      	subs	r3, #17
 8009522:	f023 0303 	bic.w	r3, r3, #3
 8009526:	3211      	adds	r2, #17
 8009528:	42a2      	cmp	r2, r4
 800952a:	bf88      	it	hi
 800952c:	2300      	movhi	r3, #0
 800952e:	4418      	add	r0, r3
 8009530:	2300      	movs	r3, #0
 8009532:	4288      	cmp	r0, r1
 8009534:	d305      	bcc.n	8009542 <__copybits+0x40>
 8009536:	bd70      	pop	{r4, r5, r6, pc}
 8009538:	f853 6b04 	ldr.w	r6, [r3], #4
 800953c:	f845 6f04 	str.w	r6, [r5, #4]!
 8009540:	e7eb      	b.n	800951a <__copybits+0x18>
 8009542:	f840 3b04 	str.w	r3, [r0], #4
 8009546:	e7f4      	b.n	8009532 <__copybits+0x30>

08009548 <__any_on>:
 8009548:	f100 0214 	add.w	r2, r0, #20
 800954c:	6900      	ldr	r0, [r0, #16]
 800954e:	114b      	asrs	r3, r1, #5
 8009550:	4298      	cmp	r0, r3
 8009552:	b510      	push	{r4, lr}
 8009554:	db11      	blt.n	800957a <__any_on+0x32>
 8009556:	dd0a      	ble.n	800956e <__any_on+0x26>
 8009558:	f011 011f 	ands.w	r1, r1, #31
 800955c:	d007      	beq.n	800956e <__any_on+0x26>
 800955e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009562:	fa24 f001 	lsr.w	r0, r4, r1
 8009566:	fa00 f101 	lsl.w	r1, r0, r1
 800956a:	428c      	cmp	r4, r1
 800956c:	d10b      	bne.n	8009586 <__any_on+0x3e>
 800956e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009572:	4293      	cmp	r3, r2
 8009574:	d803      	bhi.n	800957e <__any_on+0x36>
 8009576:	2000      	movs	r0, #0
 8009578:	bd10      	pop	{r4, pc}
 800957a:	4603      	mov	r3, r0
 800957c:	e7f7      	b.n	800956e <__any_on+0x26>
 800957e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009582:	2900      	cmp	r1, #0
 8009584:	d0f5      	beq.n	8009572 <__any_on+0x2a>
 8009586:	2001      	movs	r0, #1
 8009588:	e7f6      	b.n	8009578 <__any_on+0x30>

0800958a <_calloc_r>:
 800958a:	b513      	push	{r0, r1, r4, lr}
 800958c:	434a      	muls	r2, r1
 800958e:	4611      	mov	r1, r2
 8009590:	9201      	str	r2, [sp, #4]
 8009592:	f7fc fb19 	bl	8005bc8 <_malloc_r>
 8009596:	4604      	mov	r4, r0
 8009598:	b118      	cbz	r0, 80095a2 <_calloc_r+0x18>
 800959a:	9a01      	ldr	r2, [sp, #4]
 800959c:	2100      	movs	r1, #0
 800959e:	f7fc fabb 	bl	8005b18 <memset>
 80095a2:	4620      	mov	r0, r4
 80095a4:	b002      	add	sp, #8
 80095a6:	bd10      	pop	{r4, pc}

080095a8 <__ssputs_r>:
 80095a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095ac:	688e      	ldr	r6, [r1, #8]
 80095ae:	429e      	cmp	r6, r3
 80095b0:	4682      	mov	sl, r0
 80095b2:	460c      	mov	r4, r1
 80095b4:	4690      	mov	r8, r2
 80095b6:	461f      	mov	r7, r3
 80095b8:	d838      	bhi.n	800962c <__ssputs_r+0x84>
 80095ba:	898a      	ldrh	r2, [r1, #12]
 80095bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80095c0:	d032      	beq.n	8009628 <__ssputs_r+0x80>
 80095c2:	6825      	ldr	r5, [r4, #0]
 80095c4:	6909      	ldr	r1, [r1, #16]
 80095c6:	eba5 0901 	sub.w	r9, r5, r1
 80095ca:	6965      	ldr	r5, [r4, #20]
 80095cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80095d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80095d4:	3301      	adds	r3, #1
 80095d6:	444b      	add	r3, r9
 80095d8:	106d      	asrs	r5, r5, #1
 80095da:	429d      	cmp	r5, r3
 80095dc:	bf38      	it	cc
 80095de:	461d      	movcc	r5, r3
 80095e0:	0553      	lsls	r3, r2, #21
 80095e2:	d531      	bpl.n	8009648 <__ssputs_r+0xa0>
 80095e4:	4629      	mov	r1, r5
 80095e6:	f7fc faef 	bl	8005bc8 <_malloc_r>
 80095ea:	4606      	mov	r6, r0
 80095ec:	b950      	cbnz	r0, 8009604 <__ssputs_r+0x5c>
 80095ee:	230c      	movs	r3, #12
 80095f0:	f8ca 3000 	str.w	r3, [sl]
 80095f4:	89a3      	ldrh	r3, [r4, #12]
 80095f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095fa:	81a3      	strh	r3, [r4, #12]
 80095fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009600:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009604:	6921      	ldr	r1, [r4, #16]
 8009606:	464a      	mov	r2, r9
 8009608:	f7fc fa5e 	bl	8005ac8 <memcpy>
 800960c:	89a3      	ldrh	r3, [r4, #12]
 800960e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009612:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009616:	81a3      	strh	r3, [r4, #12]
 8009618:	6126      	str	r6, [r4, #16]
 800961a:	6165      	str	r5, [r4, #20]
 800961c:	444e      	add	r6, r9
 800961e:	eba5 0509 	sub.w	r5, r5, r9
 8009622:	6026      	str	r6, [r4, #0]
 8009624:	60a5      	str	r5, [r4, #8]
 8009626:	463e      	mov	r6, r7
 8009628:	42be      	cmp	r6, r7
 800962a:	d900      	bls.n	800962e <__ssputs_r+0x86>
 800962c:	463e      	mov	r6, r7
 800962e:	4632      	mov	r2, r6
 8009630:	6820      	ldr	r0, [r4, #0]
 8009632:	4641      	mov	r1, r8
 8009634:	f7fc fa56 	bl	8005ae4 <memmove>
 8009638:	68a3      	ldr	r3, [r4, #8]
 800963a:	6822      	ldr	r2, [r4, #0]
 800963c:	1b9b      	subs	r3, r3, r6
 800963e:	4432      	add	r2, r6
 8009640:	60a3      	str	r3, [r4, #8]
 8009642:	6022      	str	r2, [r4, #0]
 8009644:	2000      	movs	r0, #0
 8009646:	e7db      	b.n	8009600 <__ssputs_r+0x58>
 8009648:	462a      	mov	r2, r5
 800964a:	f000 f964 	bl	8009916 <_realloc_r>
 800964e:	4606      	mov	r6, r0
 8009650:	2800      	cmp	r0, #0
 8009652:	d1e1      	bne.n	8009618 <__ssputs_r+0x70>
 8009654:	6921      	ldr	r1, [r4, #16]
 8009656:	4650      	mov	r0, sl
 8009658:	f7fc fa66 	bl	8005b28 <_free_r>
 800965c:	e7c7      	b.n	80095ee <__ssputs_r+0x46>
	...

08009660 <_svfiprintf_r>:
 8009660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009664:	4698      	mov	r8, r3
 8009666:	898b      	ldrh	r3, [r1, #12]
 8009668:	061b      	lsls	r3, r3, #24
 800966a:	b09d      	sub	sp, #116	; 0x74
 800966c:	4607      	mov	r7, r0
 800966e:	460d      	mov	r5, r1
 8009670:	4614      	mov	r4, r2
 8009672:	d50e      	bpl.n	8009692 <_svfiprintf_r+0x32>
 8009674:	690b      	ldr	r3, [r1, #16]
 8009676:	b963      	cbnz	r3, 8009692 <_svfiprintf_r+0x32>
 8009678:	2140      	movs	r1, #64	; 0x40
 800967a:	f7fc faa5 	bl	8005bc8 <_malloc_r>
 800967e:	6028      	str	r0, [r5, #0]
 8009680:	6128      	str	r0, [r5, #16]
 8009682:	b920      	cbnz	r0, 800968e <_svfiprintf_r+0x2e>
 8009684:	230c      	movs	r3, #12
 8009686:	603b      	str	r3, [r7, #0]
 8009688:	f04f 30ff 	mov.w	r0, #4294967295
 800968c:	e0d1      	b.n	8009832 <_svfiprintf_r+0x1d2>
 800968e:	2340      	movs	r3, #64	; 0x40
 8009690:	616b      	str	r3, [r5, #20]
 8009692:	2300      	movs	r3, #0
 8009694:	9309      	str	r3, [sp, #36]	; 0x24
 8009696:	2320      	movs	r3, #32
 8009698:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800969c:	f8cd 800c 	str.w	r8, [sp, #12]
 80096a0:	2330      	movs	r3, #48	; 0x30
 80096a2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800984c <_svfiprintf_r+0x1ec>
 80096a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80096aa:	f04f 0901 	mov.w	r9, #1
 80096ae:	4623      	mov	r3, r4
 80096b0:	469a      	mov	sl, r3
 80096b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096b6:	b10a      	cbz	r2, 80096bc <_svfiprintf_r+0x5c>
 80096b8:	2a25      	cmp	r2, #37	; 0x25
 80096ba:	d1f9      	bne.n	80096b0 <_svfiprintf_r+0x50>
 80096bc:	ebba 0b04 	subs.w	fp, sl, r4
 80096c0:	d00b      	beq.n	80096da <_svfiprintf_r+0x7a>
 80096c2:	465b      	mov	r3, fp
 80096c4:	4622      	mov	r2, r4
 80096c6:	4629      	mov	r1, r5
 80096c8:	4638      	mov	r0, r7
 80096ca:	f7ff ff6d 	bl	80095a8 <__ssputs_r>
 80096ce:	3001      	adds	r0, #1
 80096d0:	f000 80aa 	beq.w	8009828 <_svfiprintf_r+0x1c8>
 80096d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80096d6:	445a      	add	r2, fp
 80096d8:	9209      	str	r2, [sp, #36]	; 0x24
 80096da:	f89a 3000 	ldrb.w	r3, [sl]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	f000 80a2 	beq.w	8009828 <_svfiprintf_r+0x1c8>
 80096e4:	2300      	movs	r3, #0
 80096e6:	f04f 32ff 	mov.w	r2, #4294967295
 80096ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096ee:	f10a 0a01 	add.w	sl, sl, #1
 80096f2:	9304      	str	r3, [sp, #16]
 80096f4:	9307      	str	r3, [sp, #28]
 80096f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80096fa:	931a      	str	r3, [sp, #104]	; 0x68
 80096fc:	4654      	mov	r4, sl
 80096fe:	2205      	movs	r2, #5
 8009700:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009704:	4851      	ldr	r0, [pc, #324]	; (800984c <_svfiprintf_r+0x1ec>)
 8009706:	f7f6 fd63 	bl	80001d0 <memchr>
 800970a:	9a04      	ldr	r2, [sp, #16]
 800970c:	b9d8      	cbnz	r0, 8009746 <_svfiprintf_r+0xe6>
 800970e:	06d0      	lsls	r0, r2, #27
 8009710:	bf44      	itt	mi
 8009712:	2320      	movmi	r3, #32
 8009714:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009718:	0711      	lsls	r1, r2, #28
 800971a:	bf44      	itt	mi
 800971c:	232b      	movmi	r3, #43	; 0x2b
 800971e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009722:	f89a 3000 	ldrb.w	r3, [sl]
 8009726:	2b2a      	cmp	r3, #42	; 0x2a
 8009728:	d015      	beq.n	8009756 <_svfiprintf_r+0xf6>
 800972a:	9a07      	ldr	r2, [sp, #28]
 800972c:	4654      	mov	r4, sl
 800972e:	2000      	movs	r0, #0
 8009730:	f04f 0c0a 	mov.w	ip, #10
 8009734:	4621      	mov	r1, r4
 8009736:	f811 3b01 	ldrb.w	r3, [r1], #1
 800973a:	3b30      	subs	r3, #48	; 0x30
 800973c:	2b09      	cmp	r3, #9
 800973e:	d94e      	bls.n	80097de <_svfiprintf_r+0x17e>
 8009740:	b1b0      	cbz	r0, 8009770 <_svfiprintf_r+0x110>
 8009742:	9207      	str	r2, [sp, #28]
 8009744:	e014      	b.n	8009770 <_svfiprintf_r+0x110>
 8009746:	eba0 0308 	sub.w	r3, r0, r8
 800974a:	fa09 f303 	lsl.w	r3, r9, r3
 800974e:	4313      	orrs	r3, r2
 8009750:	9304      	str	r3, [sp, #16]
 8009752:	46a2      	mov	sl, r4
 8009754:	e7d2      	b.n	80096fc <_svfiprintf_r+0x9c>
 8009756:	9b03      	ldr	r3, [sp, #12]
 8009758:	1d19      	adds	r1, r3, #4
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	9103      	str	r1, [sp, #12]
 800975e:	2b00      	cmp	r3, #0
 8009760:	bfbb      	ittet	lt
 8009762:	425b      	neglt	r3, r3
 8009764:	f042 0202 	orrlt.w	r2, r2, #2
 8009768:	9307      	strge	r3, [sp, #28]
 800976a:	9307      	strlt	r3, [sp, #28]
 800976c:	bfb8      	it	lt
 800976e:	9204      	strlt	r2, [sp, #16]
 8009770:	7823      	ldrb	r3, [r4, #0]
 8009772:	2b2e      	cmp	r3, #46	; 0x2e
 8009774:	d10c      	bne.n	8009790 <_svfiprintf_r+0x130>
 8009776:	7863      	ldrb	r3, [r4, #1]
 8009778:	2b2a      	cmp	r3, #42	; 0x2a
 800977a:	d135      	bne.n	80097e8 <_svfiprintf_r+0x188>
 800977c:	9b03      	ldr	r3, [sp, #12]
 800977e:	1d1a      	adds	r2, r3, #4
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	9203      	str	r2, [sp, #12]
 8009784:	2b00      	cmp	r3, #0
 8009786:	bfb8      	it	lt
 8009788:	f04f 33ff 	movlt.w	r3, #4294967295
 800978c:	3402      	adds	r4, #2
 800978e:	9305      	str	r3, [sp, #20]
 8009790:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800985c <_svfiprintf_r+0x1fc>
 8009794:	7821      	ldrb	r1, [r4, #0]
 8009796:	2203      	movs	r2, #3
 8009798:	4650      	mov	r0, sl
 800979a:	f7f6 fd19 	bl	80001d0 <memchr>
 800979e:	b140      	cbz	r0, 80097b2 <_svfiprintf_r+0x152>
 80097a0:	2340      	movs	r3, #64	; 0x40
 80097a2:	eba0 000a 	sub.w	r0, r0, sl
 80097a6:	fa03 f000 	lsl.w	r0, r3, r0
 80097aa:	9b04      	ldr	r3, [sp, #16]
 80097ac:	4303      	orrs	r3, r0
 80097ae:	3401      	adds	r4, #1
 80097b0:	9304      	str	r3, [sp, #16]
 80097b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097b6:	4826      	ldr	r0, [pc, #152]	; (8009850 <_svfiprintf_r+0x1f0>)
 80097b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80097bc:	2206      	movs	r2, #6
 80097be:	f7f6 fd07 	bl	80001d0 <memchr>
 80097c2:	2800      	cmp	r0, #0
 80097c4:	d038      	beq.n	8009838 <_svfiprintf_r+0x1d8>
 80097c6:	4b23      	ldr	r3, [pc, #140]	; (8009854 <_svfiprintf_r+0x1f4>)
 80097c8:	bb1b      	cbnz	r3, 8009812 <_svfiprintf_r+0x1b2>
 80097ca:	9b03      	ldr	r3, [sp, #12]
 80097cc:	3307      	adds	r3, #7
 80097ce:	f023 0307 	bic.w	r3, r3, #7
 80097d2:	3308      	adds	r3, #8
 80097d4:	9303      	str	r3, [sp, #12]
 80097d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097d8:	4433      	add	r3, r6
 80097da:	9309      	str	r3, [sp, #36]	; 0x24
 80097dc:	e767      	b.n	80096ae <_svfiprintf_r+0x4e>
 80097de:	fb0c 3202 	mla	r2, ip, r2, r3
 80097e2:	460c      	mov	r4, r1
 80097e4:	2001      	movs	r0, #1
 80097e6:	e7a5      	b.n	8009734 <_svfiprintf_r+0xd4>
 80097e8:	2300      	movs	r3, #0
 80097ea:	3401      	adds	r4, #1
 80097ec:	9305      	str	r3, [sp, #20]
 80097ee:	4619      	mov	r1, r3
 80097f0:	f04f 0c0a 	mov.w	ip, #10
 80097f4:	4620      	mov	r0, r4
 80097f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097fa:	3a30      	subs	r2, #48	; 0x30
 80097fc:	2a09      	cmp	r2, #9
 80097fe:	d903      	bls.n	8009808 <_svfiprintf_r+0x1a8>
 8009800:	2b00      	cmp	r3, #0
 8009802:	d0c5      	beq.n	8009790 <_svfiprintf_r+0x130>
 8009804:	9105      	str	r1, [sp, #20]
 8009806:	e7c3      	b.n	8009790 <_svfiprintf_r+0x130>
 8009808:	fb0c 2101 	mla	r1, ip, r1, r2
 800980c:	4604      	mov	r4, r0
 800980e:	2301      	movs	r3, #1
 8009810:	e7f0      	b.n	80097f4 <_svfiprintf_r+0x194>
 8009812:	ab03      	add	r3, sp, #12
 8009814:	9300      	str	r3, [sp, #0]
 8009816:	462a      	mov	r2, r5
 8009818:	4b0f      	ldr	r3, [pc, #60]	; (8009858 <_svfiprintf_r+0x1f8>)
 800981a:	a904      	add	r1, sp, #16
 800981c:	4638      	mov	r0, r7
 800981e:	f7fc facd 	bl	8005dbc <_printf_float>
 8009822:	1c42      	adds	r2, r0, #1
 8009824:	4606      	mov	r6, r0
 8009826:	d1d6      	bne.n	80097d6 <_svfiprintf_r+0x176>
 8009828:	89ab      	ldrh	r3, [r5, #12]
 800982a:	065b      	lsls	r3, r3, #25
 800982c:	f53f af2c 	bmi.w	8009688 <_svfiprintf_r+0x28>
 8009830:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009832:	b01d      	add	sp, #116	; 0x74
 8009834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009838:	ab03      	add	r3, sp, #12
 800983a:	9300      	str	r3, [sp, #0]
 800983c:	462a      	mov	r2, r5
 800983e:	4b06      	ldr	r3, [pc, #24]	; (8009858 <_svfiprintf_r+0x1f8>)
 8009840:	a904      	add	r1, sp, #16
 8009842:	4638      	mov	r0, r7
 8009844:	f7fc fd5e 	bl	8006304 <_printf_i>
 8009848:	e7eb      	b.n	8009822 <_svfiprintf_r+0x1c2>
 800984a:	bf00      	nop
 800984c:	0800a974 	.word	0x0800a974
 8009850:	0800a97e 	.word	0x0800a97e
 8009854:	08005dbd 	.word	0x08005dbd
 8009858:	080095a9 	.word	0x080095a9
 800985c:	0800a97a 	.word	0x0800a97a

08009860 <nan>:
 8009860:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009868 <nan+0x8>
 8009864:	4770      	bx	lr
 8009866:	bf00      	nop
 8009868:	00000000 	.word	0x00000000
 800986c:	7ff80000 	.word	0x7ff80000

08009870 <strncmp>:
 8009870:	b510      	push	{r4, lr}
 8009872:	b16a      	cbz	r2, 8009890 <strncmp+0x20>
 8009874:	3901      	subs	r1, #1
 8009876:	1884      	adds	r4, r0, r2
 8009878:	f810 3b01 	ldrb.w	r3, [r0], #1
 800987c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009880:	4293      	cmp	r3, r2
 8009882:	d103      	bne.n	800988c <strncmp+0x1c>
 8009884:	42a0      	cmp	r0, r4
 8009886:	d001      	beq.n	800988c <strncmp+0x1c>
 8009888:	2b00      	cmp	r3, #0
 800988a:	d1f5      	bne.n	8009878 <strncmp+0x8>
 800988c:	1a98      	subs	r0, r3, r2
 800988e:	bd10      	pop	{r4, pc}
 8009890:	4610      	mov	r0, r2
 8009892:	e7fc      	b.n	800988e <strncmp+0x1e>

08009894 <__ascii_wctomb>:
 8009894:	b149      	cbz	r1, 80098aa <__ascii_wctomb+0x16>
 8009896:	2aff      	cmp	r2, #255	; 0xff
 8009898:	bf85      	ittet	hi
 800989a:	238a      	movhi	r3, #138	; 0x8a
 800989c:	6003      	strhi	r3, [r0, #0]
 800989e:	700a      	strbls	r2, [r1, #0]
 80098a0:	f04f 30ff 	movhi.w	r0, #4294967295
 80098a4:	bf98      	it	ls
 80098a6:	2001      	movls	r0, #1
 80098a8:	4770      	bx	lr
 80098aa:	4608      	mov	r0, r1
 80098ac:	4770      	bx	lr
	...

080098b0 <__assert_func>:
 80098b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80098b2:	4614      	mov	r4, r2
 80098b4:	461a      	mov	r2, r3
 80098b6:	4b09      	ldr	r3, [pc, #36]	; (80098dc <__assert_func+0x2c>)
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	4605      	mov	r5, r0
 80098bc:	68d8      	ldr	r0, [r3, #12]
 80098be:	b14c      	cbz	r4, 80098d4 <__assert_func+0x24>
 80098c0:	4b07      	ldr	r3, [pc, #28]	; (80098e0 <__assert_func+0x30>)
 80098c2:	9100      	str	r1, [sp, #0]
 80098c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80098c8:	4906      	ldr	r1, [pc, #24]	; (80098e4 <__assert_func+0x34>)
 80098ca:	462b      	mov	r3, r5
 80098cc:	f000 f80e 	bl	80098ec <fiprintf>
 80098d0:	f7fc f8b8 	bl	8005a44 <abort>
 80098d4:	4b04      	ldr	r3, [pc, #16]	; (80098e8 <__assert_func+0x38>)
 80098d6:	461c      	mov	r4, r3
 80098d8:	e7f3      	b.n	80098c2 <__assert_func+0x12>
 80098da:	bf00      	nop
 80098dc:	20000030 	.word	0x20000030
 80098e0:	0800a985 	.word	0x0800a985
 80098e4:	0800a992 	.word	0x0800a992
 80098e8:	0800a9c0 	.word	0x0800a9c0

080098ec <fiprintf>:
 80098ec:	b40e      	push	{r1, r2, r3}
 80098ee:	b503      	push	{r0, r1, lr}
 80098f0:	4601      	mov	r1, r0
 80098f2:	ab03      	add	r3, sp, #12
 80098f4:	4805      	ldr	r0, [pc, #20]	; (800990c <fiprintf+0x20>)
 80098f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80098fa:	6800      	ldr	r0, [r0, #0]
 80098fc:	9301      	str	r3, [sp, #4]
 80098fe:	f000 f859 	bl	80099b4 <_vfiprintf_r>
 8009902:	b002      	add	sp, #8
 8009904:	f85d eb04 	ldr.w	lr, [sp], #4
 8009908:	b003      	add	sp, #12
 800990a:	4770      	bx	lr
 800990c:	20000030 	.word	0x20000030

08009910 <__retarget_lock_init_recursive>:
 8009910:	4770      	bx	lr

08009912 <__retarget_lock_acquire_recursive>:
 8009912:	4770      	bx	lr

08009914 <__retarget_lock_release_recursive>:
 8009914:	4770      	bx	lr

08009916 <_realloc_r>:
 8009916:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009918:	4607      	mov	r7, r0
 800991a:	4614      	mov	r4, r2
 800991c:	460e      	mov	r6, r1
 800991e:	b921      	cbnz	r1, 800992a <_realloc_r+0x14>
 8009920:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009924:	4611      	mov	r1, r2
 8009926:	f7fc b94f 	b.w	8005bc8 <_malloc_r>
 800992a:	b922      	cbnz	r2, 8009936 <_realloc_r+0x20>
 800992c:	f7fc f8fc 	bl	8005b28 <_free_r>
 8009930:	4625      	mov	r5, r4
 8009932:	4628      	mov	r0, r5
 8009934:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009936:	f000 fc49 	bl	800a1cc <_malloc_usable_size_r>
 800993a:	42a0      	cmp	r0, r4
 800993c:	d20f      	bcs.n	800995e <_realloc_r+0x48>
 800993e:	4621      	mov	r1, r4
 8009940:	4638      	mov	r0, r7
 8009942:	f7fc f941 	bl	8005bc8 <_malloc_r>
 8009946:	4605      	mov	r5, r0
 8009948:	2800      	cmp	r0, #0
 800994a:	d0f2      	beq.n	8009932 <_realloc_r+0x1c>
 800994c:	4631      	mov	r1, r6
 800994e:	4622      	mov	r2, r4
 8009950:	f7fc f8ba 	bl	8005ac8 <memcpy>
 8009954:	4631      	mov	r1, r6
 8009956:	4638      	mov	r0, r7
 8009958:	f7fc f8e6 	bl	8005b28 <_free_r>
 800995c:	e7e9      	b.n	8009932 <_realloc_r+0x1c>
 800995e:	4635      	mov	r5, r6
 8009960:	e7e7      	b.n	8009932 <_realloc_r+0x1c>

08009962 <__sfputc_r>:
 8009962:	6893      	ldr	r3, [r2, #8]
 8009964:	3b01      	subs	r3, #1
 8009966:	2b00      	cmp	r3, #0
 8009968:	b410      	push	{r4}
 800996a:	6093      	str	r3, [r2, #8]
 800996c:	da08      	bge.n	8009980 <__sfputc_r+0x1e>
 800996e:	6994      	ldr	r4, [r2, #24]
 8009970:	42a3      	cmp	r3, r4
 8009972:	db01      	blt.n	8009978 <__sfputc_r+0x16>
 8009974:	290a      	cmp	r1, #10
 8009976:	d103      	bne.n	8009980 <__sfputc_r+0x1e>
 8009978:	f85d 4b04 	ldr.w	r4, [sp], #4
 800997c:	f000 b94a 	b.w	8009c14 <__swbuf_r>
 8009980:	6813      	ldr	r3, [r2, #0]
 8009982:	1c58      	adds	r0, r3, #1
 8009984:	6010      	str	r0, [r2, #0]
 8009986:	7019      	strb	r1, [r3, #0]
 8009988:	4608      	mov	r0, r1
 800998a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800998e:	4770      	bx	lr

08009990 <__sfputs_r>:
 8009990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009992:	4606      	mov	r6, r0
 8009994:	460f      	mov	r7, r1
 8009996:	4614      	mov	r4, r2
 8009998:	18d5      	adds	r5, r2, r3
 800999a:	42ac      	cmp	r4, r5
 800999c:	d101      	bne.n	80099a2 <__sfputs_r+0x12>
 800999e:	2000      	movs	r0, #0
 80099a0:	e007      	b.n	80099b2 <__sfputs_r+0x22>
 80099a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099a6:	463a      	mov	r2, r7
 80099a8:	4630      	mov	r0, r6
 80099aa:	f7ff ffda 	bl	8009962 <__sfputc_r>
 80099ae:	1c43      	adds	r3, r0, #1
 80099b0:	d1f3      	bne.n	800999a <__sfputs_r+0xa>
 80099b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080099b4 <_vfiprintf_r>:
 80099b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099b8:	460d      	mov	r5, r1
 80099ba:	b09d      	sub	sp, #116	; 0x74
 80099bc:	4614      	mov	r4, r2
 80099be:	4698      	mov	r8, r3
 80099c0:	4606      	mov	r6, r0
 80099c2:	b118      	cbz	r0, 80099cc <_vfiprintf_r+0x18>
 80099c4:	6983      	ldr	r3, [r0, #24]
 80099c6:	b90b      	cbnz	r3, 80099cc <_vfiprintf_r+0x18>
 80099c8:	f000 fafe 	bl	8009fc8 <__sinit>
 80099cc:	4b89      	ldr	r3, [pc, #548]	; (8009bf4 <_vfiprintf_r+0x240>)
 80099ce:	429d      	cmp	r5, r3
 80099d0:	d11b      	bne.n	8009a0a <_vfiprintf_r+0x56>
 80099d2:	6875      	ldr	r5, [r6, #4]
 80099d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80099d6:	07d9      	lsls	r1, r3, #31
 80099d8:	d405      	bmi.n	80099e6 <_vfiprintf_r+0x32>
 80099da:	89ab      	ldrh	r3, [r5, #12]
 80099dc:	059a      	lsls	r2, r3, #22
 80099de:	d402      	bmi.n	80099e6 <_vfiprintf_r+0x32>
 80099e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80099e2:	f7ff ff96 	bl	8009912 <__retarget_lock_acquire_recursive>
 80099e6:	89ab      	ldrh	r3, [r5, #12]
 80099e8:	071b      	lsls	r3, r3, #28
 80099ea:	d501      	bpl.n	80099f0 <_vfiprintf_r+0x3c>
 80099ec:	692b      	ldr	r3, [r5, #16]
 80099ee:	b9eb      	cbnz	r3, 8009a2c <_vfiprintf_r+0x78>
 80099f0:	4629      	mov	r1, r5
 80099f2:	4630      	mov	r0, r6
 80099f4:	f000 f960 	bl	8009cb8 <__swsetup_r>
 80099f8:	b1c0      	cbz	r0, 8009a2c <_vfiprintf_r+0x78>
 80099fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80099fc:	07dc      	lsls	r4, r3, #31
 80099fe:	d50e      	bpl.n	8009a1e <_vfiprintf_r+0x6a>
 8009a00:	f04f 30ff 	mov.w	r0, #4294967295
 8009a04:	b01d      	add	sp, #116	; 0x74
 8009a06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a0a:	4b7b      	ldr	r3, [pc, #492]	; (8009bf8 <_vfiprintf_r+0x244>)
 8009a0c:	429d      	cmp	r5, r3
 8009a0e:	d101      	bne.n	8009a14 <_vfiprintf_r+0x60>
 8009a10:	68b5      	ldr	r5, [r6, #8]
 8009a12:	e7df      	b.n	80099d4 <_vfiprintf_r+0x20>
 8009a14:	4b79      	ldr	r3, [pc, #484]	; (8009bfc <_vfiprintf_r+0x248>)
 8009a16:	429d      	cmp	r5, r3
 8009a18:	bf08      	it	eq
 8009a1a:	68f5      	ldreq	r5, [r6, #12]
 8009a1c:	e7da      	b.n	80099d4 <_vfiprintf_r+0x20>
 8009a1e:	89ab      	ldrh	r3, [r5, #12]
 8009a20:	0598      	lsls	r0, r3, #22
 8009a22:	d4ed      	bmi.n	8009a00 <_vfiprintf_r+0x4c>
 8009a24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009a26:	f7ff ff75 	bl	8009914 <__retarget_lock_release_recursive>
 8009a2a:	e7e9      	b.n	8009a00 <_vfiprintf_r+0x4c>
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	9309      	str	r3, [sp, #36]	; 0x24
 8009a30:	2320      	movs	r3, #32
 8009a32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a36:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a3a:	2330      	movs	r3, #48	; 0x30
 8009a3c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009c00 <_vfiprintf_r+0x24c>
 8009a40:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a44:	f04f 0901 	mov.w	r9, #1
 8009a48:	4623      	mov	r3, r4
 8009a4a:	469a      	mov	sl, r3
 8009a4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a50:	b10a      	cbz	r2, 8009a56 <_vfiprintf_r+0xa2>
 8009a52:	2a25      	cmp	r2, #37	; 0x25
 8009a54:	d1f9      	bne.n	8009a4a <_vfiprintf_r+0x96>
 8009a56:	ebba 0b04 	subs.w	fp, sl, r4
 8009a5a:	d00b      	beq.n	8009a74 <_vfiprintf_r+0xc0>
 8009a5c:	465b      	mov	r3, fp
 8009a5e:	4622      	mov	r2, r4
 8009a60:	4629      	mov	r1, r5
 8009a62:	4630      	mov	r0, r6
 8009a64:	f7ff ff94 	bl	8009990 <__sfputs_r>
 8009a68:	3001      	adds	r0, #1
 8009a6a:	f000 80aa 	beq.w	8009bc2 <_vfiprintf_r+0x20e>
 8009a6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a70:	445a      	add	r2, fp
 8009a72:	9209      	str	r2, [sp, #36]	; 0x24
 8009a74:	f89a 3000 	ldrb.w	r3, [sl]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	f000 80a2 	beq.w	8009bc2 <_vfiprintf_r+0x20e>
 8009a7e:	2300      	movs	r3, #0
 8009a80:	f04f 32ff 	mov.w	r2, #4294967295
 8009a84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a88:	f10a 0a01 	add.w	sl, sl, #1
 8009a8c:	9304      	str	r3, [sp, #16]
 8009a8e:	9307      	str	r3, [sp, #28]
 8009a90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009a94:	931a      	str	r3, [sp, #104]	; 0x68
 8009a96:	4654      	mov	r4, sl
 8009a98:	2205      	movs	r2, #5
 8009a9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a9e:	4858      	ldr	r0, [pc, #352]	; (8009c00 <_vfiprintf_r+0x24c>)
 8009aa0:	f7f6 fb96 	bl	80001d0 <memchr>
 8009aa4:	9a04      	ldr	r2, [sp, #16]
 8009aa6:	b9d8      	cbnz	r0, 8009ae0 <_vfiprintf_r+0x12c>
 8009aa8:	06d1      	lsls	r1, r2, #27
 8009aaa:	bf44      	itt	mi
 8009aac:	2320      	movmi	r3, #32
 8009aae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ab2:	0713      	lsls	r3, r2, #28
 8009ab4:	bf44      	itt	mi
 8009ab6:	232b      	movmi	r3, #43	; 0x2b
 8009ab8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009abc:	f89a 3000 	ldrb.w	r3, [sl]
 8009ac0:	2b2a      	cmp	r3, #42	; 0x2a
 8009ac2:	d015      	beq.n	8009af0 <_vfiprintf_r+0x13c>
 8009ac4:	9a07      	ldr	r2, [sp, #28]
 8009ac6:	4654      	mov	r4, sl
 8009ac8:	2000      	movs	r0, #0
 8009aca:	f04f 0c0a 	mov.w	ip, #10
 8009ace:	4621      	mov	r1, r4
 8009ad0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ad4:	3b30      	subs	r3, #48	; 0x30
 8009ad6:	2b09      	cmp	r3, #9
 8009ad8:	d94e      	bls.n	8009b78 <_vfiprintf_r+0x1c4>
 8009ada:	b1b0      	cbz	r0, 8009b0a <_vfiprintf_r+0x156>
 8009adc:	9207      	str	r2, [sp, #28]
 8009ade:	e014      	b.n	8009b0a <_vfiprintf_r+0x156>
 8009ae0:	eba0 0308 	sub.w	r3, r0, r8
 8009ae4:	fa09 f303 	lsl.w	r3, r9, r3
 8009ae8:	4313      	orrs	r3, r2
 8009aea:	9304      	str	r3, [sp, #16]
 8009aec:	46a2      	mov	sl, r4
 8009aee:	e7d2      	b.n	8009a96 <_vfiprintf_r+0xe2>
 8009af0:	9b03      	ldr	r3, [sp, #12]
 8009af2:	1d19      	adds	r1, r3, #4
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	9103      	str	r1, [sp, #12]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	bfbb      	ittet	lt
 8009afc:	425b      	neglt	r3, r3
 8009afe:	f042 0202 	orrlt.w	r2, r2, #2
 8009b02:	9307      	strge	r3, [sp, #28]
 8009b04:	9307      	strlt	r3, [sp, #28]
 8009b06:	bfb8      	it	lt
 8009b08:	9204      	strlt	r2, [sp, #16]
 8009b0a:	7823      	ldrb	r3, [r4, #0]
 8009b0c:	2b2e      	cmp	r3, #46	; 0x2e
 8009b0e:	d10c      	bne.n	8009b2a <_vfiprintf_r+0x176>
 8009b10:	7863      	ldrb	r3, [r4, #1]
 8009b12:	2b2a      	cmp	r3, #42	; 0x2a
 8009b14:	d135      	bne.n	8009b82 <_vfiprintf_r+0x1ce>
 8009b16:	9b03      	ldr	r3, [sp, #12]
 8009b18:	1d1a      	adds	r2, r3, #4
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	9203      	str	r2, [sp, #12]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	bfb8      	it	lt
 8009b22:	f04f 33ff 	movlt.w	r3, #4294967295
 8009b26:	3402      	adds	r4, #2
 8009b28:	9305      	str	r3, [sp, #20]
 8009b2a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009c10 <_vfiprintf_r+0x25c>
 8009b2e:	7821      	ldrb	r1, [r4, #0]
 8009b30:	2203      	movs	r2, #3
 8009b32:	4650      	mov	r0, sl
 8009b34:	f7f6 fb4c 	bl	80001d0 <memchr>
 8009b38:	b140      	cbz	r0, 8009b4c <_vfiprintf_r+0x198>
 8009b3a:	2340      	movs	r3, #64	; 0x40
 8009b3c:	eba0 000a 	sub.w	r0, r0, sl
 8009b40:	fa03 f000 	lsl.w	r0, r3, r0
 8009b44:	9b04      	ldr	r3, [sp, #16]
 8009b46:	4303      	orrs	r3, r0
 8009b48:	3401      	adds	r4, #1
 8009b4a:	9304      	str	r3, [sp, #16]
 8009b4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b50:	482c      	ldr	r0, [pc, #176]	; (8009c04 <_vfiprintf_r+0x250>)
 8009b52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009b56:	2206      	movs	r2, #6
 8009b58:	f7f6 fb3a 	bl	80001d0 <memchr>
 8009b5c:	2800      	cmp	r0, #0
 8009b5e:	d03f      	beq.n	8009be0 <_vfiprintf_r+0x22c>
 8009b60:	4b29      	ldr	r3, [pc, #164]	; (8009c08 <_vfiprintf_r+0x254>)
 8009b62:	bb1b      	cbnz	r3, 8009bac <_vfiprintf_r+0x1f8>
 8009b64:	9b03      	ldr	r3, [sp, #12]
 8009b66:	3307      	adds	r3, #7
 8009b68:	f023 0307 	bic.w	r3, r3, #7
 8009b6c:	3308      	adds	r3, #8
 8009b6e:	9303      	str	r3, [sp, #12]
 8009b70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b72:	443b      	add	r3, r7
 8009b74:	9309      	str	r3, [sp, #36]	; 0x24
 8009b76:	e767      	b.n	8009a48 <_vfiprintf_r+0x94>
 8009b78:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b7c:	460c      	mov	r4, r1
 8009b7e:	2001      	movs	r0, #1
 8009b80:	e7a5      	b.n	8009ace <_vfiprintf_r+0x11a>
 8009b82:	2300      	movs	r3, #0
 8009b84:	3401      	adds	r4, #1
 8009b86:	9305      	str	r3, [sp, #20]
 8009b88:	4619      	mov	r1, r3
 8009b8a:	f04f 0c0a 	mov.w	ip, #10
 8009b8e:	4620      	mov	r0, r4
 8009b90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b94:	3a30      	subs	r2, #48	; 0x30
 8009b96:	2a09      	cmp	r2, #9
 8009b98:	d903      	bls.n	8009ba2 <_vfiprintf_r+0x1ee>
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d0c5      	beq.n	8009b2a <_vfiprintf_r+0x176>
 8009b9e:	9105      	str	r1, [sp, #20]
 8009ba0:	e7c3      	b.n	8009b2a <_vfiprintf_r+0x176>
 8009ba2:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ba6:	4604      	mov	r4, r0
 8009ba8:	2301      	movs	r3, #1
 8009baa:	e7f0      	b.n	8009b8e <_vfiprintf_r+0x1da>
 8009bac:	ab03      	add	r3, sp, #12
 8009bae:	9300      	str	r3, [sp, #0]
 8009bb0:	462a      	mov	r2, r5
 8009bb2:	4b16      	ldr	r3, [pc, #88]	; (8009c0c <_vfiprintf_r+0x258>)
 8009bb4:	a904      	add	r1, sp, #16
 8009bb6:	4630      	mov	r0, r6
 8009bb8:	f7fc f900 	bl	8005dbc <_printf_float>
 8009bbc:	4607      	mov	r7, r0
 8009bbe:	1c78      	adds	r0, r7, #1
 8009bc0:	d1d6      	bne.n	8009b70 <_vfiprintf_r+0x1bc>
 8009bc2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009bc4:	07d9      	lsls	r1, r3, #31
 8009bc6:	d405      	bmi.n	8009bd4 <_vfiprintf_r+0x220>
 8009bc8:	89ab      	ldrh	r3, [r5, #12]
 8009bca:	059a      	lsls	r2, r3, #22
 8009bcc:	d402      	bmi.n	8009bd4 <_vfiprintf_r+0x220>
 8009bce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009bd0:	f7ff fea0 	bl	8009914 <__retarget_lock_release_recursive>
 8009bd4:	89ab      	ldrh	r3, [r5, #12]
 8009bd6:	065b      	lsls	r3, r3, #25
 8009bd8:	f53f af12 	bmi.w	8009a00 <_vfiprintf_r+0x4c>
 8009bdc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009bde:	e711      	b.n	8009a04 <_vfiprintf_r+0x50>
 8009be0:	ab03      	add	r3, sp, #12
 8009be2:	9300      	str	r3, [sp, #0]
 8009be4:	462a      	mov	r2, r5
 8009be6:	4b09      	ldr	r3, [pc, #36]	; (8009c0c <_vfiprintf_r+0x258>)
 8009be8:	a904      	add	r1, sp, #16
 8009bea:	4630      	mov	r0, r6
 8009bec:	f7fc fb8a 	bl	8006304 <_printf_i>
 8009bf0:	e7e4      	b.n	8009bbc <_vfiprintf_r+0x208>
 8009bf2:	bf00      	nop
 8009bf4:	0800a9e4 	.word	0x0800a9e4
 8009bf8:	0800aa04 	.word	0x0800aa04
 8009bfc:	0800a9c4 	.word	0x0800a9c4
 8009c00:	0800a974 	.word	0x0800a974
 8009c04:	0800a97e 	.word	0x0800a97e
 8009c08:	08005dbd 	.word	0x08005dbd
 8009c0c:	08009991 	.word	0x08009991
 8009c10:	0800a97a 	.word	0x0800a97a

08009c14 <__swbuf_r>:
 8009c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c16:	460e      	mov	r6, r1
 8009c18:	4614      	mov	r4, r2
 8009c1a:	4605      	mov	r5, r0
 8009c1c:	b118      	cbz	r0, 8009c26 <__swbuf_r+0x12>
 8009c1e:	6983      	ldr	r3, [r0, #24]
 8009c20:	b90b      	cbnz	r3, 8009c26 <__swbuf_r+0x12>
 8009c22:	f000 f9d1 	bl	8009fc8 <__sinit>
 8009c26:	4b21      	ldr	r3, [pc, #132]	; (8009cac <__swbuf_r+0x98>)
 8009c28:	429c      	cmp	r4, r3
 8009c2a:	d12b      	bne.n	8009c84 <__swbuf_r+0x70>
 8009c2c:	686c      	ldr	r4, [r5, #4]
 8009c2e:	69a3      	ldr	r3, [r4, #24]
 8009c30:	60a3      	str	r3, [r4, #8]
 8009c32:	89a3      	ldrh	r3, [r4, #12]
 8009c34:	071a      	lsls	r2, r3, #28
 8009c36:	d52f      	bpl.n	8009c98 <__swbuf_r+0x84>
 8009c38:	6923      	ldr	r3, [r4, #16]
 8009c3a:	b36b      	cbz	r3, 8009c98 <__swbuf_r+0x84>
 8009c3c:	6923      	ldr	r3, [r4, #16]
 8009c3e:	6820      	ldr	r0, [r4, #0]
 8009c40:	1ac0      	subs	r0, r0, r3
 8009c42:	6963      	ldr	r3, [r4, #20]
 8009c44:	b2f6      	uxtb	r6, r6
 8009c46:	4283      	cmp	r3, r0
 8009c48:	4637      	mov	r7, r6
 8009c4a:	dc04      	bgt.n	8009c56 <__swbuf_r+0x42>
 8009c4c:	4621      	mov	r1, r4
 8009c4e:	4628      	mov	r0, r5
 8009c50:	f000 f926 	bl	8009ea0 <_fflush_r>
 8009c54:	bb30      	cbnz	r0, 8009ca4 <__swbuf_r+0x90>
 8009c56:	68a3      	ldr	r3, [r4, #8]
 8009c58:	3b01      	subs	r3, #1
 8009c5a:	60a3      	str	r3, [r4, #8]
 8009c5c:	6823      	ldr	r3, [r4, #0]
 8009c5e:	1c5a      	adds	r2, r3, #1
 8009c60:	6022      	str	r2, [r4, #0]
 8009c62:	701e      	strb	r6, [r3, #0]
 8009c64:	6963      	ldr	r3, [r4, #20]
 8009c66:	3001      	adds	r0, #1
 8009c68:	4283      	cmp	r3, r0
 8009c6a:	d004      	beq.n	8009c76 <__swbuf_r+0x62>
 8009c6c:	89a3      	ldrh	r3, [r4, #12]
 8009c6e:	07db      	lsls	r3, r3, #31
 8009c70:	d506      	bpl.n	8009c80 <__swbuf_r+0x6c>
 8009c72:	2e0a      	cmp	r6, #10
 8009c74:	d104      	bne.n	8009c80 <__swbuf_r+0x6c>
 8009c76:	4621      	mov	r1, r4
 8009c78:	4628      	mov	r0, r5
 8009c7a:	f000 f911 	bl	8009ea0 <_fflush_r>
 8009c7e:	b988      	cbnz	r0, 8009ca4 <__swbuf_r+0x90>
 8009c80:	4638      	mov	r0, r7
 8009c82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c84:	4b0a      	ldr	r3, [pc, #40]	; (8009cb0 <__swbuf_r+0x9c>)
 8009c86:	429c      	cmp	r4, r3
 8009c88:	d101      	bne.n	8009c8e <__swbuf_r+0x7a>
 8009c8a:	68ac      	ldr	r4, [r5, #8]
 8009c8c:	e7cf      	b.n	8009c2e <__swbuf_r+0x1a>
 8009c8e:	4b09      	ldr	r3, [pc, #36]	; (8009cb4 <__swbuf_r+0xa0>)
 8009c90:	429c      	cmp	r4, r3
 8009c92:	bf08      	it	eq
 8009c94:	68ec      	ldreq	r4, [r5, #12]
 8009c96:	e7ca      	b.n	8009c2e <__swbuf_r+0x1a>
 8009c98:	4621      	mov	r1, r4
 8009c9a:	4628      	mov	r0, r5
 8009c9c:	f000 f80c 	bl	8009cb8 <__swsetup_r>
 8009ca0:	2800      	cmp	r0, #0
 8009ca2:	d0cb      	beq.n	8009c3c <__swbuf_r+0x28>
 8009ca4:	f04f 37ff 	mov.w	r7, #4294967295
 8009ca8:	e7ea      	b.n	8009c80 <__swbuf_r+0x6c>
 8009caa:	bf00      	nop
 8009cac:	0800a9e4 	.word	0x0800a9e4
 8009cb0:	0800aa04 	.word	0x0800aa04
 8009cb4:	0800a9c4 	.word	0x0800a9c4

08009cb8 <__swsetup_r>:
 8009cb8:	4b32      	ldr	r3, [pc, #200]	; (8009d84 <__swsetup_r+0xcc>)
 8009cba:	b570      	push	{r4, r5, r6, lr}
 8009cbc:	681d      	ldr	r5, [r3, #0]
 8009cbe:	4606      	mov	r6, r0
 8009cc0:	460c      	mov	r4, r1
 8009cc2:	b125      	cbz	r5, 8009cce <__swsetup_r+0x16>
 8009cc4:	69ab      	ldr	r3, [r5, #24]
 8009cc6:	b913      	cbnz	r3, 8009cce <__swsetup_r+0x16>
 8009cc8:	4628      	mov	r0, r5
 8009cca:	f000 f97d 	bl	8009fc8 <__sinit>
 8009cce:	4b2e      	ldr	r3, [pc, #184]	; (8009d88 <__swsetup_r+0xd0>)
 8009cd0:	429c      	cmp	r4, r3
 8009cd2:	d10f      	bne.n	8009cf4 <__swsetup_r+0x3c>
 8009cd4:	686c      	ldr	r4, [r5, #4]
 8009cd6:	89a3      	ldrh	r3, [r4, #12]
 8009cd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009cdc:	0719      	lsls	r1, r3, #28
 8009cde:	d42c      	bmi.n	8009d3a <__swsetup_r+0x82>
 8009ce0:	06dd      	lsls	r5, r3, #27
 8009ce2:	d411      	bmi.n	8009d08 <__swsetup_r+0x50>
 8009ce4:	2309      	movs	r3, #9
 8009ce6:	6033      	str	r3, [r6, #0]
 8009ce8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009cec:	81a3      	strh	r3, [r4, #12]
 8009cee:	f04f 30ff 	mov.w	r0, #4294967295
 8009cf2:	e03e      	b.n	8009d72 <__swsetup_r+0xba>
 8009cf4:	4b25      	ldr	r3, [pc, #148]	; (8009d8c <__swsetup_r+0xd4>)
 8009cf6:	429c      	cmp	r4, r3
 8009cf8:	d101      	bne.n	8009cfe <__swsetup_r+0x46>
 8009cfa:	68ac      	ldr	r4, [r5, #8]
 8009cfc:	e7eb      	b.n	8009cd6 <__swsetup_r+0x1e>
 8009cfe:	4b24      	ldr	r3, [pc, #144]	; (8009d90 <__swsetup_r+0xd8>)
 8009d00:	429c      	cmp	r4, r3
 8009d02:	bf08      	it	eq
 8009d04:	68ec      	ldreq	r4, [r5, #12]
 8009d06:	e7e6      	b.n	8009cd6 <__swsetup_r+0x1e>
 8009d08:	0758      	lsls	r0, r3, #29
 8009d0a:	d512      	bpl.n	8009d32 <__swsetup_r+0x7a>
 8009d0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d0e:	b141      	cbz	r1, 8009d22 <__swsetup_r+0x6a>
 8009d10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d14:	4299      	cmp	r1, r3
 8009d16:	d002      	beq.n	8009d1e <__swsetup_r+0x66>
 8009d18:	4630      	mov	r0, r6
 8009d1a:	f7fb ff05 	bl	8005b28 <_free_r>
 8009d1e:	2300      	movs	r3, #0
 8009d20:	6363      	str	r3, [r4, #52]	; 0x34
 8009d22:	89a3      	ldrh	r3, [r4, #12]
 8009d24:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009d28:	81a3      	strh	r3, [r4, #12]
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	6063      	str	r3, [r4, #4]
 8009d2e:	6923      	ldr	r3, [r4, #16]
 8009d30:	6023      	str	r3, [r4, #0]
 8009d32:	89a3      	ldrh	r3, [r4, #12]
 8009d34:	f043 0308 	orr.w	r3, r3, #8
 8009d38:	81a3      	strh	r3, [r4, #12]
 8009d3a:	6923      	ldr	r3, [r4, #16]
 8009d3c:	b94b      	cbnz	r3, 8009d52 <__swsetup_r+0x9a>
 8009d3e:	89a3      	ldrh	r3, [r4, #12]
 8009d40:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009d44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d48:	d003      	beq.n	8009d52 <__swsetup_r+0x9a>
 8009d4a:	4621      	mov	r1, r4
 8009d4c:	4630      	mov	r0, r6
 8009d4e:	f000 f9fd 	bl	800a14c <__smakebuf_r>
 8009d52:	89a0      	ldrh	r0, [r4, #12]
 8009d54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009d58:	f010 0301 	ands.w	r3, r0, #1
 8009d5c:	d00a      	beq.n	8009d74 <__swsetup_r+0xbc>
 8009d5e:	2300      	movs	r3, #0
 8009d60:	60a3      	str	r3, [r4, #8]
 8009d62:	6963      	ldr	r3, [r4, #20]
 8009d64:	425b      	negs	r3, r3
 8009d66:	61a3      	str	r3, [r4, #24]
 8009d68:	6923      	ldr	r3, [r4, #16]
 8009d6a:	b943      	cbnz	r3, 8009d7e <__swsetup_r+0xc6>
 8009d6c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009d70:	d1ba      	bne.n	8009ce8 <__swsetup_r+0x30>
 8009d72:	bd70      	pop	{r4, r5, r6, pc}
 8009d74:	0781      	lsls	r1, r0, #30
 8009d76:	bf58      	it	pl
 8009d78:	6963      	ldrpl	r3, [r4, #20]
 8009d7a:	60a3      	str	r3, [r4, #8]
 8009d7c:	e7f4      	b.n	8009d68 <__swsetup_r+0xb0>
 8009d7e:	2000      	movs	r0, #0
 8009d80:	e7f7      	b.n	8009d72 <__swsetup_r+0xba>
 8009d82:	bf00      	nop
 8009d84:	20000030 	.word	0x20000030
 8009d88:	0800a9e4 	.word	0x0800a9e4
 8009d8c:	0800aa04 	.word	0x0800aa04
 8009d90:	0800a9c4 	.word	0x0800a9c4

08009d94 <__sflush_r>:
 8009d94:	898a      	ldrh	r2, [r1, #12]
 8009d96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d9a:	4605      	mov	r5, r0
 8009d9c:	0710      	lsls	r0, r2, #28
 8009d9e:	460c      	mov	r4, r1
 8009da0:	d458      	bmi.n	8009e54 <__sflush_r+0xc0>
 8009da2:	684b      	ldr	r3, [r1, #4]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	dc05      	bgt.n	8009db4 <__sflush_r+0x20>
 8009da8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	dc02      	bgt.n	8009db4 <__sflush_r+0x20>
 8009dae:	2000      	movs	r0, #0
 8009db0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009db4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009db6:	2e00      	cmp	r6, #0
 8009db8:	d0f9      	beq.n	8009dae <__sflush_r+0x1a>
 8009dba:	2300      	movs	r3, #0
 8009dbc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009dc0:	682f      	ldr	r7, [r5, #0]
 8009dc2:	602b      	str	r3, [r5, #0]
 8009dc4:	d032      	beq.n	8009e2c <__sflush_r+0x98>
 8009dc6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009dc8:	89a3      	ldrh	r3, [r4, #12]
 8009dca:	075a      	lsls	r2, r3, #29
 8009dcc:	d505      	bpl.n	8009dda <__sflush_r+0x46>
 8009dce:	6863      	ldr	r3, [r4, #4]
 8009dd0:	1ac0      	subs	r0, r0, r3
 8009dd2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009dd4:	b10b      	cbz	r3, 8009dda <__sflush_r+0x46>
 8009dd6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009dd8:	1ac0      	subs	r0, r0, r3
 8009dda:	2300      	movs	r3, #0
 8009ddc:	4602      	mov	r2, r0
 8009dde:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009de0:	6a21      	ldr	r1, [r4, #32]
 8009de2:	4628      	mov	r0, r5
 8009de4:	47b0      	blx	r6
 8009de6:	1c43      	adds	r3, r0, #1
 8009de8:	89a3      	ldrh	r3, [r4, #12]
 8009dea:	d106      	bne.n	8009dfa <__sflush_r+0x66>
 8009dec:	6829      	ldr	r1, [r5, #0]
 8009dee:	291d      	cmp	r1, #29
 8009df0:	d82c      	bhi.n	8009e4c <__sflush_r+0xb8>
 8009df2:	4a2a      	ldr	r2, [pc, #168]	; (8009e9c <__sflush_r+0x108>)
 8009df4:	40ca      	lsrs	r2, r1
 8009df6:	07d6      	lsls	r6, r2, #31
 8009df8:	d528      	bpl.n	8009e4c <__sflush_r+0xb8>
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	6062      	str	r2, [r4, #4]
 8009dfe:	04d9      	lsls	r1, r3, #19
 8009e00:	6922      	ldr	r2, [r4, #16]
 8009e02:	6022      	str	r2, [r4, #0]
 8009e04:	d504      	bpl.n	8009e10 <__sflush_r+0x7c>
 8009e06:	1c42      	adds	r2, r0, #1
 8009e08:	d101      	bne.n	8009e0e <__sflush_r+0x7a>
 8009e0a:	682b      	ldr	r3, [r5, #0]
 8009e0c:	b903      	cbnz	r3, 8009e10 <__sflush_r+0x7c>
 8009e0e:	6560      	str	r0, [r4, #84]	; 0x54
 8009e10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009e12:	602f      	str	r7, [r5, #0]
 8009e14:	2900      	cmp	r1, #0
 8009e16:	d0ca      	beq.n	8009dae <__sflush_r+0x1a>
 8009e18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009e1c:	4299      	cmp	r1, r3
 8009e1e:	d002      	beq.n	8009e26 <__sflush_r+0x92>
 8009e20:	4628      	mov	r0, r5
 8009e22:	f7fb fe81 	bl	8005b28 <_free_r>
 8009e26:	2000      	movs	r0, #0
 8009e28:	6360      	str	r0, [r4, #52]	; 0x34
 8009e2a:	e7c1      	b.n	8009db0 <__sflush_r+0x1c>
 8009e2c:	6a21      	ldr	r1, [r4, #32]
 8009e2e:	2301      	movs	r3, #1
 8009e30:	4628      	mov	r0, r5
 8009e32:	47b0      	blx	r6
 8009e34:	1c41      	adds	r1, r0, #1
 8009e36:	d1c7      	bne.n	8009dc8 <__sflush_r+0x34>
 8009e38:	682b      	ldr	r3, [r5, #0]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d0c4      	beq.n	8009dc8 <__sflush_r+0x34>
 8009e3e:	2b1d      	cmp	r3, #29
 8009e40:	d001      	beq.n	8009e46 <__sflush_r+0xb2>
 8009e42:	2b16      	cmp	r3, #22
 8009e44:	d101      	bne.n	8009e4a <__sflush_r+0xb6>
 8009e46:	602f      	str	r7, [r5, #0]
 8009e48:	e7b1      	b.n	8009dae <__sflush_r+0x1a>
 8009e4a:	89a3      	ldrh	r3, [r4, #12]
 8009e4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e50:	81a3      	strh	r3, [r4, #12]
 8009e52:	e7ad      	b.n	8009db0 <__sflush_r+0x1c>
 8009e54:	690f      	ldr	r7, [r1, #16]
 8009e56:	2f00      	cmp	r7, #0
 8009e58:	d0a9      	beq.n	8009dae <__sflush_r+0x1a>
 8009e5a:	0793      	lsls	r3, r2, #30
 8009e5c:	680e      	ldr	r6, [r1, #0]
 8009e5e:	bf08      	it	eq
 8009e60:	694b      	ldreq	r3, [r1, #20]
 8009e62:	600f      	str	r7, [r1, #0]
 8009e64:	bf18      	it	ne
 8009e66:	2300      	movne	r3, #0
 8009e68:	eba6 0807 	sub.w	r8, r6, r7
 8009e6c:	608b      	str	r3, [r1, #8]
 8009e6e:	f1b8 0f00 	cmp.w	r8, #0
 8009e72:	dd9c      	ble.n	8009dae <__sflush_r+0x1a>
 8009e74:	6a21      	ldr	r1, [r4, #32]
 8009e76:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009e78:	4643      	mov	r3, r8
 8009e7a:	463a      	mov	r2, r7
 8009e7c:	4628      	mov	r0, r5
 8009e7e:	47b0      	blx	r6
 8009e80:	2800      	cmp	r0, #0
 8009e82:	dc06      	bgt.n	8009e92 <__sflush_r+0xfe>
 8009e84:	89a3      	ldrh	r3, [r4, #12]
 8009e86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e8a:	81a3      	strh	r3, [r4, #12]
 8009e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e90:	e78e      	b.n	8009db0 <__sflush_r+0x1c>
 8009e92:	4407      	add	r7, r0
 8009e94:	eba8 0800 	sub.w	r8, r8, r0
 8009e98:	e7e9      	b.n	8009e6e <__sflush_r+0xda>
 8009e9a:	bf00      	nop
 8009e9c:	20400001 	.word	0x20400001

08009ea0 <_fflush_r>:
 8009ea0:	b538      	push	{r3, r4, r5, lr}
 8009ea2:	690b      	ldr	r3, [r1, #16]
 8009ea4:	4605      	mov	r5, r0
 8009ea6:	460c      	mov	r4, r1
 8009ea8:	b913      	cbnz	r3, 8009eb0 <_fflush_r+0x10>
 8009eaa:	2500      	movs	r5, #0
 8009eac:	4628      	mov	r0, r5
 8009eae:	bd38      	pop	{r3, r4, r5, pc}
 8009eb0:	b118      	cbz	r0, 8009eba <_fflush_r+0x1a>
 8009eb2:	6983      	ldr	r3, [r0, #24]
 8009eb4:	b90b      	cbnz	r3, 8009eba <_fflush_r+0x1a>
 8009eb6:	f000 f887 	bl	8009fc8 <__sinit>
 8009eba:	4b14      	ldr	r3, [pc, #80]	; (8009f0c <_fflush_r+0x6c>)
 8009ebc:	429c      	cmp	r4, r3
 8009ebe:	d11b      	bne.n	8009ef8 <_fflush_r+0x58>
 8009ec0:	686c      	ldr	r4, [r5, #4]
 8009ec2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d0ef      	beq.n	8009eaa <_fflush_r+0xa>
 8009eca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009ecc:	07d0      	lsls	r0, r2, #31
 8009ece:	d404      	bmi.n	8009eda <_fflush_r+0x3a>
 8009ed0:	0599      	lsls	r1, r3, #22
 8009ed2:	d402      	bmi.n	8009eda <_fflush_r+0x3a>
 8009ed4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ed6:	f7ff fd1c 	bl	8009912 <__retarget_lock_acquire_recursive>
 8009eda:	4628      	mov	r0, r5
 8009edc:	4621      	mov	r1, r4
 8009ede:	f7ff ff59 	bl	8009d94 <__sflush_r>
 8009ee2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009ee4:	07da      	lsls	r2, r3, #31
 8009ee6:	4605      	mov	r5, r0
 8009ee8:	d4e0      	bmi.n	8009eac <_fflush_r+0xc>
 8009eea:	89a3      	ldrh	r3, [r4, #12]
 8009eec:	059b      	lsls	r3, r3, #22
 8009eee:	d4dd      	bmi.n	8009eac <_fflush_r+0xc>
 8009ef0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ef2:	f7ff fd0f 	bl	8009914 <__retarget_lock_release_recursive>
 8009ef6:	e7d9      	b.n	8009eac <_fflush_r+0xc>
 8009ef8:	4b05      	ldr	r3, [pc, #20]	; (8009f10 <_fflush_r+0x70>)
 8009efa:	429c      	cmp	r4, r3
 8009efc:	d101      	bne.n	8009f02 <_fflush_r+0x62>
 8009efe:	68ac      	ldr	r4, [r5, #8]
 8009f00:	e7df      	b.n	8009ec2 <_fflush_r+0x22>
 8009f02:	4b04      	ldr	r3, [pc, #16]	; (8009f14 <_fflush_r+0x74>)
 8009f04:	429c      	cmp	r4, r3
 8009f06:	bf08      	it	eq
 8009f08:	68ec      	ldreq	r4, [r5, #12]
 8009f0a:	e7da      	b.n	8009ec2 <_fflush_r+0x22>
 8009f0c:	0800a9e4 	.word	0x0800a9e4
 8009f10:	0800aa04 	.word	0x0800aa04
 8009f14:	0800a9c4 	.word	0x0800a9c4

08009f18 <std>:
 8009f18:	2300      	movs	r3, #0
 8009f1a:	b510      	push	{r4, lr}
 8009f1c:	4604      	mov	r4, r0
 8009f1e:	e9c0 3300 	strd	r3, r3, [r0]
 8009f22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009f26:	6083      	str	r3, [r0, #8]
 8009f28:	8181      	strh	r1, [r0, #12]
 8009f2a:	6643      	str	r3, [r0, #100]	; 0x64
 8009f2c:	81c2      	strh	r2, [r0, #14]
 8009f2e:	6183      	str	r3, [r0, #24]
 8009f30:	4619      	mov	r1, r3
 8009f32:	2208      	movs	r2, #8
 8009f34:	305c      	adds	r0, #92	; 0x5c
 8009f36:	f7fb fdef 	bl	8005b18 <memset>
 8009f3a:	4b05      	ldr	r3, [pc, #20]	; (8009f50 <std+0x38>)
 8009f3c:	6263      	str	r3, [r4, #36]	; 0x24
 8009f3e:	4b05      	ldr	r3, [pc, #20]	; (8009f54 <std+0x3c>)
 8009f40:	62a3      	str	r3, [r4, #40]	; 0x28
 8009f42:	4b05      	ldr	r3, [pc, #20]	; (8009f58 <std+0x40>)
 8009f44:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009f46:	4b05      	ldr	r3, [pc, #20]	; (8009f5c <std+0x44>)
 8009f48:	6224      	str	r4, [r4, #32]
 8009f4a:	6323      	str	r3, [r4, #48]	; 0x30
 8009f4c:	bd10      	pop	{r4, pc}
 8009f4e:	bf00      	nop
 8009f50:	0800a1dd 	.word	0x0800a1dd
 8009f54:	0800a1ff 	.word	0x0800a1ff
 8009f58:	0800a237 	.word	0x0800a237
 8009f5c:	0800a25b 	.word	0x0800a25b

08009f60 <_cleanup_r>:
 8009f60:	4901      	ldr	r1, [pc, #4]	; (8009f68 <_cleanup_r+0x8>)
 8009f62:	f000 b8af 	b.w	800a0c4 <_fwalk_reent>
 8009f66:	bf00      	nop
 8009f68:	08009ea1 	.word	0x08009ea1

08009f6c <__sfmoreglue>:
 8009f6c:	b570      	push	{r4, r5, r6, lr}
 8009f6e:	1e4a      	subs	r2, r1, #1
 8009f70:	2568      	movs	r5, #104	; 0x68
 8009f72:	4355      	muls	r5, r2
 8009f74:	460e      	mov	r6, r1
 8009f76:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009f7a:	f7fb fe25 	bl	8005bc8 <_malloc_r>
 8009f7e:	4604      	mov	r4, r0
 8009f80:	b140      	cbz	r0, 8009f94 <__sfmoreglue+0x28>
 8009f82:	2100      	movs	r1, #0
 8009f84:	e9c0 1600 	strd	r1, r6, [r0]
 8009f88:	300c      	adds	r0, #12
 8009f8a:	60a0      	str	r0, [r4, #8]
 8009f8c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009f90:	f7fb fdc2 	bl	8005b18 <memset>
 8009f94:	4620      	mov	r0, r4
 8009f96:	bd70      	pop	{r4, r5, r6, pc}

08009f98 <__sfp_lock_acquire>:
 8009f98:	4801      	ldr	r0, [pc, #4]	; (8009fa0 <__sfp_lock_acquire+0x8>)
 8009f9a:	f7ff bcba 	b.w	8009912 <__retarget_lock_acquire_recursive>
 8009f9e:	bf00      	nop
 8009fa0:	200003a0 	.word	0x200003a0

08009fa4 <__sfp_lock_release>:
 8009fa4:	4801      	ldr	r0, [pc, #4]	; (8009fac <__sfp_lock_release+0x8>)
 8009fa6:	f7ff bcb5 	b.w	8009914 <__retarget_lock_release_recursive>
 8009faa:	bf00      	nop
 8009fac:	200003a0 	.word	0x200003a0

08009fb0 <__sinit_lock_acquire>:
 8009fb0:	4801      	ldr	r0, [pc, #4]	; (8009fb8 <__sinit_lock_acquire+0x8>)
 8009fb2:	f7ff bcae 	b.w	8009912 <__retarget_lock_acquire_recursive>
 8009fb6:	bf00      	nop
 8009fb8:	2000039b 	.word	0x2000039b

08009fbc <__sinit_lock_release>:
 8009fbc:	4801      	ldr	r0, [pc, #4]	; (8009fc4 <__sinit_lock_release+0x8>)
 8009fbe:	f7ff bca9 	b.w	8009914 <__retarget_lock_release_recursive>
 8009fc2:	bf00      	nop
 8009fc4:	2000039b 	.word	0x2000039b

08009fc8 <__sinit>:
 8009fc8:	b510      	push	{r4, lr}
 8009fca:	4604      	mov	r4, r0
 8009fcc:	f7ff fff0 	bl	8009fb0 <__sinit_lock_acquire>
 8009fd0:	69a3      	ldr	r3, [r4, #24]
 8009fd2:	b11b      	cbz	r3, 8009fdc <__sinit+0x14>
 8009fd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009fd8:	f7ff bff0 	b.w	8009fbc <__sinit_lock_release>
 8009fdc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009fe0:	6523      	str	r3, [r4, #80]	; 0x50
 8009fe2:	4b13      	ldr	r3, [pc, #76]	; (800a030 <__sinit+0x68>)
 8009fe4:	4a13      	ldr	r2, [pc, #76]	; (800a034 <__sinit+0x6c>)
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	62a2      	str	r2, [r4, #40]	; 0x28
 8009fea:	42a3      	cmp	r3, r4
 8009fec:	bf04      	itt	eq
 8009fee:	2301      	moveq	r3, #1
 8009ff0:	61a3      	streq	r3, [r4, #24]
 8009ff2:	4620      	mov	r0, r4
 8009ff4:	f000 f820 	bl	800a038 <__sfp>
 8009ff8:	6060      	str	r0, [r4, #4]
 8009ffa:	4620      	mov	r0, r4
 8009ffc:	f000 f81c 	bl	800a038 <__sfp>
 800a000:	60a0      	str	r0, [r4, #8]
 800a002:	4620      	mov	r0, r4
 800a004:	f000 f818 	bl	800a038 <__sfp>
 800a008:	2200      	movs	r2, #0
 800a00a:	60e0      	str	r0, [r4, #12]
 800a00c:	2104      	movs	r1, #4
 800a00e:	6860      	ldr	r0, [r4, #4]
 800a010:	f7ff ff82 	bl	8009f18 <std>
 800a014:	68a0      	ldr	r0, [r4, #8]
 800a016:	2201      	movs	r2, #1
 800a018:	2109      	movs	r1, #9
 800a01a:	f7ff ff7d 	bl	8009f18 <std>
 800a01e:	68e0      	ldr	r0, [r4, #12]
 800a020:	2202      	movs	r2, #2
 800a022:	2112      	movs	r1, #18
 800a024:	f7ff ff78 	bl	8009f18 <std>
 800a028:	2301      	movs	r3, #1
 800a02a:	61a3      	str	r3, [r4, #24]
 800a02c:	e7d2      	b.n	8009fd4 <__sinit+0xc>
 800a02e:	bf00      	nop
 800a030:	0800a56c 	.word	0x0800a56c
 800a034:	08009f61 	.word	0x08009f61

0800a038 <__sfp>:
 800a038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a03a:	4607      	mov	r7, r0
 800a03c:	f7ff ffac 	bl	8009f98 <__sfp_lock_acquire>
 800a040:	4b1e      	ldr	r3, [pc, #120]	; (800a0bc <__sfp+0x84>)
 800a042:	681e      	ldr	r6, [r3, #0]
 800a044:	69b3      	ldr	r3, [r6, #24]
 800a046:	b913      	cbnz	r3, 800a04e <__sfp+0x16>
 800a048:	4630      	mov	r0, r6
 800a04a:	f7ff ffbd 	bl	8009fc8 <__sinit>
 800a04e:	3648      	adds	r6, #72	; 0x48
 800a050:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a054:	3b01      	subs	r3, #1
 800a056:	d503      	bpl.n	800a060 <__sfp+0x28>
 800a058:	6833      	ldr	r3, [r6, #0]
 800a05a:	b30b      	cbz	r3, 800a0a0 <__sfp+0x68>
 800a05c:	6836      	ldr	r6, [r6, #0]
 800a05e:	e7f7      	b.n	800a050 <__sfp+0x18>
 800a060:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a064:	b9d5      	cbnz	r5, 800a09c <__sfp+0x64>
 800a066:	4b16      	ldr	r3, [pc, #88]	; (800a0c0 <__sfp+0x88>)
 800a068:	60e3      	str	r3, [r4, #12]
 800a06a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a06e:	6665      	str	r5, [r4, #100]	; 0x64
 800a070:	f7ff fc4e 	bl	8009910 <__retarget_lock_init_recursive>
 800a074:	f7ff ff96 	bl	8009fa4 <__sfp_lock_release>
 800a078:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a07c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a080:	6025      	str	r5, [r4, #0]
 800a082:	61a5      	str	r5, [r4, #24]
 800a084:	2208      	movs	r2, #8
 800a086:	4629      	mov	r1, r5
 800a088:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a08c:	f7fb fd44 	bl	8005b18 <memset>
 800a090:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a094:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a098:	4620      	mov	r0, r4
 800a09a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a09c:	3468      	adds	r4, #104	; 0x68
 800a09e:	e7d9      	b.n	800a054 <__sfp+0x1c>
 800a0a0:	2104      	movs	r1, #4
 800a0a2:	4638      	mov	r0, r7
 800a0a4:	f7ff ff62 	bl	8009f6c <__sfmoreglue>
 800a0a8:	4604      	mov	r4, r0
 800a0aa:	6030      	str	r0, [r6, #0]
 800a0ac:	2800      	cmp	r0, #0
 800a0ae:	d1d5      	bne.n	800a05c <__sfp+0x24>
 800a0b0:	f7ff ff78 	bl	8009fa4 <__sfp_lock_release>
 800a0b4:	230c      	movs	r3, #12
 800a0b6:	603b      	str	r3, [r7, #0]
 800a0b8:	e7ee      	b.n	800a098 <__sfp+0x60>
 800a0ba:	bf00      	nop
 800a0bc:	0800a56c 	.word	0x0800a56c
 800a0c0:	ffff0001 	.word	0xffff0001

0800a0c4 <_fwalk_reent>:
 800a0c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a0c8:	4606      	mov	r6, r0
 800a0ca:	4688      	mov	r8, r1
 800a0cc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a0d0:	2700      	movs	r7, #0
 800a0d2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a0d6:	f1b9 0901 	subs.w	r9, r9, #1
 800a0da:	d505      	bpl.n	800a0e8 <_fwalk_reent+0x24>
 800a0dc:	6824      	ldr	r4, [r4, #0]
 800a0de:	2c00      	cmp	r4, #0
 800a0e0:	d1f7      	bne.n	800a0d2 <_fwalk_reent+0xe>
 800a0e2:	4638      	mov	r0, r7
 800a0e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0e8:	89ab      	ldrh	r3, [r5, #12]
 800a0ea:	2b01      	cmp	r3, #1
 800a0ec:	d907      	bls.n	800a0fe <_fwalk_reent+0x3a>
 800a0ee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a0f2:	3301      	adds	r3, #1
 800a0f4:	d003      	beq.n	800a0fe <_fwalk_reent+0x3a>
 800a0f6:	4629      	mov	r1, r5
 800a0f8:	4630      	mov	r0, r6
 800a0fa:	47c0      	blx	r8
 800a0fc:	4307      	orrs	r7, r0
 800a0fe:	3568      	adds	r5, #104	; 0x68
 800a100:	e7e9      	b.n	800a0d6 <_fwalk_reent+0x12>

0800a102 <__swhatbuf_r>:
 800a102:	b570      	push	{r4, r5, r6, lr}
 800a104:	460e      	mov	r6, r1
 800a106:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a10a:	2900      	cmp	r1, #0
 800a10c:	b096      	sub	sp, #88	; 0x58
 800a10e:	4614      	mov	r4, r2
 800a110:	461d      	mov	r5, r3
 800a112:	da07      	bge.n	800a124 <__swhatbuf_r+0x22>
 800a114:	2300      	movs	r3, #0
 800a116:	602b      	str	r3, [r5, #0]
 800a118:	89b3      	ldrh	r3, [r6, #12]
 800a11a:	061a      	lsls	r2, r3, #24
 800a11c:	d410      	bmi.n	800a140 <__swhatbuf_r+0x3e>
 800a11e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a122:	e00e      	b.n	800a142 <__swhatbuf_r+0x40>
 800a124:	466a      	mov	r2, sp
 800a126:	f000 f8bf 	bl	800a2a8 <_fstat_r>
 800a12a:	2800      	cmp	r0, #0
 800a12c:	dbf2      	blt.n	800a114 <__swhatbuf_r+0x12>
 800a12e:	9a01      	ldr	r2, [sp, #4]
 800a130:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a134:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a138:	425a      	negs	r2, r3
 800a13a:	415a      	adcs	r2, r3
 800a13c:	602a      	str	r2, [r5, #0]
 800a13e:	e7ee      	b.n	800a11e <__swhatbuf_r+0x1c>
 800a140:	2340      	movs	r3, #64	; 0x40
 800a142:	2000      	movs	r0, #0
 800a144:	6023      	str	r3, [r4, #0]
 800a146:	b016      	add	sp, #88	; 0x58
 800a148:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a14c <__smakebuf_r>:
 800a14c:	898b      	ldrh	r3, [r1, #12]
 800a14e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a150:	079d      	lsls	r5, r3, #30
 800a152:	4606      	mov	r6, r0
 800a154:	460c      	mov	r4, r1
 800a156:	d507      	bpl.n	800a168 <__smakebuf_r+0x1c>
 800a158:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a15c:	6023      	str	r3, [r4, #0]
 800a15e:	6123      	str	r3, [r4, #16]
 800a160:	2301      	movs	r3, #1
 800a162:	6163      	str	r3, [r4, #20]
 800a164:	b002      	add	sp, #8
 800a166:	bd70      	pop	{r4, r5, r6, pc}
 800a168:	ab01      	add	r3, sp, #4
 800a16a:	466a      	mov	r2, sp
 800a16c:	f7ff ffc9 	bl	800a102 <__swhatbuf_r>
 800a170:	9900      	ldr	r1, [sp, #0]
 800a172:	4605      	mov	r5, r0
 800a174:	4630      	mov	r0, r6
 800a176:	f7fb fd27 	bl	8005bc8 <_malloc_r>
 800a17a:	b948      	cbnz	r0, 800a190 <__smakebuf_r+0x44>
 800a17c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a180:	059a      	lsls	r2, r3, #22
 800a182:	d4ef      	bmi.n	800a164 <__smakebuf_r+0x18>
 800a184:	f023 0303 	bic.w	r3, r3, #3
 800a188:	f043 0302 	orr.w	r3, r3, #2
 800a18c:	81a3      	strh	r3, [r4, #12]
 800a18e:	e7e3      	b.n	800a158 <__smakebuf_r+0xc>
 800a190:	4b0d      	ldr	r3, [pc, #52]	; (800a1c8 <__smakebuf_r+0x7c>)
 800a192:	62b3      	str	r3, [r6, #40]	; 0x28
 800a194:	89a3      	ldrh	r3, [r4, #12]
 800a196:	6020      	str	r0, [r4, #0]
 800a198:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a19c:	81a3      	strh	r3, [r4, #12]
 800a19e:	9b00      	ldr	r3, [sp, #0]
 800a1a0:	6163      	str	r3, [r4, #20]
 800a1a2:	9b01      	ldr	r3, [sp, #4]
 800a1a4:	6120      	str	r0, [r4, #16]
 800a1a6:	b15b      	cbz	r3, 800a1c0 <__smakebuf_r+0x74>
 800a1a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a1ac:	4630      	mov	r0, r6
 800a1ae:	f000 f88d 	bl	800a2cc <_isatty_r>
 800a1b2:	b128      	cbz	r0, 800a1c0 <__smakebuf_r+0x74>
 800a1b4:	89a3      	ldrh	r3, [r4, #12]
 800a1b6:	f023 0303 	bic.w	r3, r3, #3
 800a1ba:	f043 0301 	orr.w	r3, r3, #1
 800a1be:	81a3      	strh	r3, [r4, #12]
 800a1c0:	89a0      	ldrh	r0, [r4, #12]
 800a1c2:	4305      	orrs	r5, r0
 800a1c4:	81a5      	strh	r5, [r4, #12]
 800a1c6:	e7cd      	b.n	800a164 <__smakebuf_r+0x18>
 800a1c8:	08009f61 	.word	0x08009f61

0800a1cc <_malloc_usable_size_r>:
 800a1cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a1d0:	1f18      	subs	r0, r3, #4
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	bfbc      	itt	lt
 800a1d6:	580b      	ldrlt	r3, [r1, r0]
 800a1d8:	18c0      	addlt	r0, r0, r3
 800a1da:	4770      	bx	lr

0800a1dc <__sread>:
 800a1dc:	b510      	push	{r4, lr}
 800a1de:	460c      	mov	r4, r1
 800a1e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1e4:	f000 f894 	bl	800a310 <_read_r>
 800a1e8:	2800      	cmp	r0, #0
 800a1ea:	bfab      	itete	ge
 800a1ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a1ee:	89a3      	ldrhlt	r3, [r4, #12]
 800a1f0:	181b      	addge	r3, r3, r0
 800a1f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a1f6:	bfac      	ite	ge
 800a1f8:	6563      	strge	r3, [r4, #84]	; 0x54
 800a1fa:	81a3      	strhlt	r3, [r4, #12]
 800a1fc:	bd10      	pop	{r4, pc}

0800a1fe <__swrite>:
 800a1fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a202:	461f      	mov	r7, r3
 800a204:	898b      	ldrh	r3, [r1, #12]
 800a206:	05db      	lsls	r3, r3, #23
 800a208:	4605      	mov	r5, r0
 800a20a:	460c      	mov	r4, r1
 800a20c:	4616      	mov	r6, r2
 800a20e:	d505      	bpl.n	800a21c <__swrite+0x1e>
 800a210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a214:	2302      	movs	r3, #2
 800a216:	2200      	movs	r2, #0
 800a218:	f000 f868 	bl	800a2ec <_lseek_r>
 800a21c:	89a3      	ldrh	r3, [r4, #12]
 800a21e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a222:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a226:	81a3      	strh	r3, [r4, #12]
 800a228:	4632      	mov	r2, r6
 800a22a:	463b      	mov	r3, r7
 800a22c:	4628      	mov	r0, r5
 800a22e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a232:	f000 b817 	b.w	800a264 <_write_r>

0800a236 <__sseek>:
 800a236:	b510      	push	{r4, lr}
 800a238:	460c      	mov	r4, r1
 800a23a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a23e:	f000 f855 	bl	800a2ec <_lseek_r>
 800a242:	1c43      	adds	r3, r0, #1
 800a244:	89a3      	ldrh	r3, [r4, #12]
 800a246:	bf15      	itete	ne
 800a248:	6560      	strne	r0, [r4, #84]	; 0x54
 800a24a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a24e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a252:	81a3      	strheq	r3, [r4, #12]
 800a254:	bf18      	it	ne
 800a256:	81a3      	strhne	r3, [r4, #12]
 800a258:	bd10      	pop	{r4, pc}

0800a25a <__sclose>:
 800a25a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a25e:	f000 b813 	b.w	800a288 <_close_r>
	...

0800a264 <_write_r>:
 800a264:	b538      	push	{r3, r4, r5, lr}
 800a266:	4d07      	ldr	r5, [pc, #28]	; (800a284 <_write_r+0x20>)
 800a268:	4604      	mov	r4, r0
 800a26a:	4608      	mov	r0, r1
 800a26c:	4611      	mov	r1, r2
 800a26e:	2200      	movs	r2, #0
 800a270:	602a      	str	r2, [r5, #0]
 800a272:	461a      	mov	r2, r3
 800a274:	f7f7 fb5f 	bl	8001936 <_write>
 800a278:	1c43      	adds	r3, r0, #1
 800a27a:	d102      	bne.n	800a282 <_write_r+0x1e>
 800a27c:	682b      	ldr	r3, [r5, #0]
 800a27e:	b103      	cbz	r3, 800a282 <_write_r+0x1e>
 800a280:	6023      	str	r3, [r4, #0]
 800a282:	bd38      	pop	{r3, r4, r5, pc}
 800a284:	20000394 	.word	0x20000394

0800a288 <_close_r>:
 800a288:	b538      	push	{r3, r4, r5, lr}
 800a28a:	4d06      	ldr	r5, [pc, #24]	; (800a2a4 <_close_r+0x1c>)
 800a28c:	2300      	movs	r3, #0
 800a28e:	4604      	mov	r4, r0
 800a290:	4608      	mov	r0, r1
 800a292:	602b      	str	r3, [r5, #0]
 800a294:	f7f7 fb6b 	bl	800196e <_close>
 800a298:	1c43      	adds	r3, r0, #1
 800a29a:	d102      	bne.n	800a2a2 <_close_r+0x1a>
 800a29c:	682b      	ldr	r3, [r5, #0]
 800a29e:	b103      	cbz	r3, 800a2a2 <_close_r+0x1a>
 800a2a0:	6023      	str	r3, [r4, #0]
 800a2a2:	bd38      	pop	{r3, r4, r5, pc}
 800a2a4:	20000394 	.word	0x20000394

0800a2a8 <_fstat_r>:
 800a2a8:	b538      	push	{r3, r4, r5, lr}
 800a2aa:	4d07      	ldr	r5, [pc, #28]	; (800a2c8 <_fstat_r+0x20>)
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	4604      	mov	r4, r0
 800a2b0:	4608      	mov	r0, r1
 800a2b2:	4611      	mov	r1, r2
 800a2b4:	602b      	str	r3, [r5, #0]
 800a2b6:	f7f7 fb66 	bl	8001986 <_fstat>
 800a2ba:	1c43      	adds	r3, r0, #1
 800a2bc:	d102      	bne.n	800a2c4 <_fstat_r+0x1c>
 800a2be:	682b      	ldr	r3, [r5, #0]
 800a2c0:	b103      	cbz	r3, 800a2c4 <_fstat_r+0x1c>
 800a2c2:	6023      	str	r3, [r4, #0]
 800a2c4:	bd38      	pop	{r3, r4, r5, pc}
 800a2c6:	bf00      	nop
 800a2c8:	20000394 	.word	0x20000394

0800a2cc <_isatty_r>:
 800a2cc:	b538      	push	{r3, r4, r5, lr}
 800a2ce:	4d06      	ldr	r5, [pc, #24]	; (800a2e8 <_isatty_r+0x1c>)
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	4604      	mov	r4, r0
 800a2d4:	4608      	mov	r0, r1
 800a2d6:	602b      	str	r3, [r5, #0]
 800a2d8:	f7f7 fb65 	bl	80019a6 <_isatty>
 800a2dc:	1c43      	adds	r3, r0, #1
 800a2de:	d102      	bne.n	800a2e6 <_isatty_r+0x1a>
 800a2e0:	682b      	ldr	r3, [r5, #0]
 800a2e2:	b103      	cbz	r3, 800a2e6 <_isatty_r+0x1a>
 800a2e4:	6023      	str	r3, [r4, #0]
 800a2e6:	bd38      	pop	{r3, r4, r5, pc}
 800a2e8:	20000394 	.word	0x20000394

0800a2ec <_lseek_r>:
 800a2ec:	b538      	push	{r3, r4, r5, lr}
 800a2ee:	4d07      	ldr	r5, [pc, #28]	; (800a30c <_lseek_r+0x20>)
 800a2f0:	4604      	mov	r4, r0
 800a2f2:	4608      	mov	r0, r1
 800a2f4:	4611      	mov	r1, r2
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	602a      	str	r2, [r5, #0]
 800a2fa:	461a      	mov	r2, r3
 800a2fc:	f7f7 fb5e 	bl	80019bc <_lseek>
 800a300:	1c43      	adds	r3, r0, #1
 800a302:	d102      	bne.n	800a30a <_lseek_r+0x1e>
 800a304:	682b      	ldr	r3, [r5, #0]
 800a306:	b103      	cbz	r3, 800a30a <_lseek_r+0x1e>
 800a308:	6023      	str	r3, [r4, #0]
 800a30a:	bd38      	pop	{r3, r4, r5, pc}
 800a30c:	20000394 	.word	0x20000394

0800a310 <_read_r>:
 800a310:	b538      	push	{r3, r4, r5, lr}
 800a312:	4d07      	ldr	r5, [pc, #28]	; (800a330 <_read_r+0x20>)
 800a314:	4604      	mov	r4, r0
 800a316:	4608      	mov	r0, r1
 800a318:	4611      	mov	r1, r2
 800a31a:	2200      	movs	r2, #0
 800a31c:	602a      	str	r2, [r5, #0]
 800a31e:	461a      	mov	r2, r3
 800a320:	f7f7 faec 	bl	80018fc <_read>
 800a324:	1c43      	adds	r3, r0, #1
 800a326:	d102      	bne.n	800a32e <_read_r+0x1e>
 800a328:	682b      	ldr	r3, [r5, #0]
 800a32a:	b103      	cbz	r3, 800a32e <_read_r+0x1e>
 800a32c:	6023      	str	r3, [r4, #0]
 800a32e:	bd38      	pop	{r3, r4, r5, pc}
 800a330:	20000394 	.word	0x20000394

0800a334 <_init>:
 800a334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a336:	bf00      	nop
 800a338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a33a:	bc08      	pop	{r3}
 800a33c:	469e      	mov	lr, r3
 800a33e:	4770      	bx	lr

0800a340 <_fini>:
 800a340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a342:	bf00      	nop
 800a344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a346:	bc08      	pop	{r3}
 800a348:	469e      	mov	lr, r3
 800a34a:	4770      	bx	lr
