============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:45:16 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         352 10735.018 639284.428 650019.446 
  TOP                        352 10735.018 617269.386 628004.404 
    stoch2bin                124  4882.204 242400.396 247282.600 
      inc_add_23_27_1         24  1139.142  14464.289  15603.431 
    genblk1[3].genblk1.sng    57  1466.314  81666.479  83132.793 
      ctr                     33  1305.033  70344.491  71649.524 
    genblk1[0].genblk1.sng    56  1446.561  95457.264  96903.825 
      ctr                     32  1285.280  83581.667  84866.946 
    genblk1[1].genblk1.sng    56  1446.561  94127.890  95574.451 
      ctr                     32  1285.280  82497.007  83782.286 
    genblk1[2].genblk1.sng    56  1446.561  94696.173  96142.734 
      ctr                     32  1285.280  82697.359  83982.638 

