{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 19:05:30 2023 " "Info: Processing started: Mon Sep 11 19:05:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off composant -c composant " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off composant -c composant" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "composant EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"composant\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50M (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk_50M (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DivFreq:DivFreq0\|clk_1prime " "Info: Destination node DivFreq:DivFreq0\|clk_1prime" {  } { { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 27 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DivFreq:DivFreq0|clk_1prime } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { clk_50M } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50M" } } } } { "be_tp.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/composant/be_tp.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DivFreq:DivFreq0\|clk_1prime  " "Info: Automatically promoted node DivFreq:DivFreq0\|clk_1prime " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DivFreq:DivFreq0\|clk_1prime~0 " "Info: Destination node DivFreq:DivFreq0\|clk_1prime~0" {  } { { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 27 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DivFreq:DivFreq0|clk_1prime~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 27 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DivFreq:DivFreq0|clk_1prime } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.089 ns register register " "Info: Estimated most critical path is register to register delay of 5.089 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DivFreq:DivFreq0\|compteur\[4\] 1 REG LAB_X35_Y10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X35_Y10; Fanout = 3; REG Node = 'DivFreq:DivFreq0\|compteur\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DivFreq:DivFreq0|compteur[4] } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.414 ns) 1.617 ns DivFreq:DivFreq0\|Add0~9 2 COMB LAB_X37_Y11 2 " "Info: 2: + IC(1.203 ns) + CELL(0.414 ns) = 1.617 ns; Loc. = LAB_X37_Y11; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { DivFreq:DivFreq0|compteur[4] DivFreq:DivFreq0|Add0~9 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.688 ns DivFreq:DivFreq0\|Add0~11 3 COMB LAB_X37_Y11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.688 ns; Loc. = LAB_X37_Y11; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~9 DivFreq:DivFreq0|Add0~11 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.759 ns DivFreq:DivFreq0\|Add0~13 4 COMB LAB_X37_Y11 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.759 ns; Loc. = LAB_X37_Y11; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~11 DivFreq:DivFreq0|Add0~13 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.830 ns DivFreq:DivFreq0\|Add0~15 5 COMB LAB_X37_Y11 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.830 ns; Loc. = LAB_X37_Y11; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~13 DivFreq:DivFreq0|Add0~15 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.901 ns DivFreq:DivFreq0\|Add0~17 6 COMB LAB_X37_Y11 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.901 ns; Loc. = LAB_X37_Y11; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~15 DivFreq:DivFreq0|Add0~17 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.972 ns DivFreq:DivFreq0\|Add0~19 7 COMB LAB_X37_Y11 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.972 ns; Loc. = LAB_X37_Y11; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~17 DivFreq:DivFreq0|Add0~19 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.043 ns DivFreq:DivFreq0\|Add0~21 8 COMB LAB_X37_Y11 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.043 ns; Loc. = LAB_X37_Y11; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~19 DivFreq:DivFreq0|Add0~21 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.114 ns DivFreq:DivFreq0\|Add0~23 9 COMB LAB_X37_Y11 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.114 ns; Loc. = LAB_X37_Y11; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~21 DivFreq:DivFreq0|Add0~23 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.185 ns DivFreq:DivFreq0\|Add0~25 10 COMB LAB_X37_Y11 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.185 ns; Loc. = LAB_X37_Y11; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~23 DivFreq:DivFreq0|Add0~25 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.256 ns DivFreq:DivFreq0\|Add0~27 11 COMB LAB_X37_Y11 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.256 ns; Loc. = LAB_X37_Y11; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~25 DivFreq:DivFreq0|Add0~27 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.327 ns DivFreq:DivFreq0\|Add0~29 12 COMB LAB_X37_Y11 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.327 ns; Loc. = LAB_X37_Y11; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~27 DivFreq:DivFreq0|Add0~29 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.398 ns DivFreq:DivFreq0\|Add0~31 13 COMB LAB_X37_Y11 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.398 ns; Loc. = LAB_X37_Y11; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~29 DivFreq:DivFreq0|Add0~31 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 2.559 ns DivFreq:DivFreq0\|Add0~33 14 COMB LAB_X37_Y10 2 " "Info: 14: + IC(0.090 ns) + CELL(0.071 ns) = 2.559 ns; Loc. = LAB_X37_Y10; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { DivFreq:DivFreq0|Add0~31 DivFreq:DivFreq0|Add0~33 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.630 ns DivFreq:DivFreq0\|Add0~35 15 COMB LAB_X37_Y10 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.630 ns; Loc. = LAB_X37_Y10; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~33 DivFreq:DivFreq0|Add0~35 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.701 ns DivFreq:DivFreq0\|Add0~37 16 COMB LAB_X37_Y10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.701 ns; Loc. = LAB_X37_Y10; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~35 DivFreq:DivFreq0|Add0~37 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.772 ns DivFreq:DivFreq0\|Add0~39 17 COMB LAB_X37_Y10 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.772 ns; Loc. = LAB_X37_Y10; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~37 DivFreq:DivFreq0|Add0~39 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.843 ns DivFreq:DivFreq0\|Add0~41 18 COMB LAB_X37_Y10 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.843 ns; Loc. = LAB_X37_Y10; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~39 DivFreq:DivFreq0|Add0~41 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.914 ns DivFreq:DivFreq0\|Add0~43 19 COMB LAB_X37_Y10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.914 ns; Loc. = LAB_X37_Y10; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~41 DivFreq:DivFreq0|Add0~43 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.985 ns DivFreq:DivFreq0\|Add0~45 20 COMB LAB_X37_Y10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.985 ns; Loc. = LAB_X37_Y10; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~43 DivFreq:DivFreq0|Add0~45 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.056 ns DivFreq:DivFreq0\|Add0~47 21 COMB LAB_X37_Y10 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.056 ns; Loc. = LAB_X37_Y10; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~45 DivFreq:DivFreq0|Add0~47 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.127 ns DivFreq:DivFreq0\|Add0~49 22 COMB LAB_X37_Y10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.127 ns; Loc. = LAB_X37_Y10; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~47 DivFreq:DivFreq0|Add0~49 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.198 ns DivFreq:DivFreq0\|Add0~51 23 COMB LAB_X37_Y10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.198 ns; Loc. = LAB_X37_Y10; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~49 DivFreq:DivFreq0|Add0~51 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.269 ns DivFreq:DivFreq0\|Add0~53 24 COMB LAB_X37_Y10 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.269 ns; Loc. = LAB_X37_Y10; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~51 DivFreq:DivFreq0|Add0~53 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.340 ns DivFreq:DivFreq0\|Add0~55 25 COMB LAB_X37_Y10 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.340 ns; Loc. = LAB_X37_Y10; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~55'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~53 DivFreq:DivFreq0|Add0~55 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.411 ns DivFreq:DivFreq0\|Add0~57 26 COMB LAB_X37_Y10 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.411 ns; Loc. = LAB_X37_Y10; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~55 DivFreq:DivFreq0|Add0~57 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.482 ns DivFreq:DivFreq0\|Add0~59 27 COMB LAB_X37_Y10 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.482 ns; Loc. = LAB_X37_Y10; Fanout = 2; COMB Node = 'DivFreq:DivFreq0\|Add0~59'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~57 DivFreq:DivFreq0|Add0~59 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.553 ns DivFreq:DivFreq0\|Add0~61 28 COMB LAB_X37_Y10 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.553 ns; Loc. = LAB_X37_Y10; Fanout = 1; COMB Node = 'DivFreq:DivFreq0\|Add0~61'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DivFreq:DivFreq0|Add0~59 DivFreq:DivFreq0|Add0~61 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.963 ns DivFreq:DivFreq0\|Add0~71 29 COMB LAB_X37_Y10 1 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 3.963 ns; Loc. = LAB_X37_Y10; Fanout = 1; COMB Node = 'DivFreq:DivFreq0\|Add0~71'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DivFreq:DivFreq0|Add0~61 DivFreq:DivFreq0|Add0~71 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.438 ns) 5.005 ns DivFreq:DivFreq0\|Add0~73 30 COMB LAB_X36_Y11 1 " "Info: 30: + IC(0.604 ns) + CELL(0.438 ns) = 5.005 ns; Loc. = LAB_X36_Y11; Fanout = 1; COMB Node = 'DivFreq:DivFreq0\|Add0~73'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { DivFreq:DivFreq0|Add0~71 DivFreq:DivFreq0|Add0~73 } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.089 ns DivFreq:DivFreq0\|compteur\[31\] 31 REG LAB_X36_Y11 34 " "Info: 31: + IC(0.000 ns) + CELL(0.084 ns) = 5.089 ns; Loc. = LAB_X36_Y11; Fanout = 34; REG Node = 'DivFreq:DivFreq0\|compteur\[31\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DivFreq:DivFreq0|Add0~73 DivFreq:DivFreq0|compteur[31] } "NODE_NAME" } } { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.192 ns ( 62.72 % ) " "Info: Total cell delay = 3.192 ns ( 62.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.897 ns ( 37.28 % ) " "Info: Total interconnect delay = 1.897 ns ( 37.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.089 ns" { DivFreq:DivFreq0|compteur[4] DivFreq:DivFreq0|Add0~9 DivFreq:DivFreq0|Add0~11 DivFreq:DivFreq0|Add0~13 DivFreq:DivFreq0|Add0~15 DivFreq:DivFreq0|Add0~17 DivFreq:DivFreq0|Add0~19 DivFreq:DivFreq0|Add0~21 DivFreq:DivFreq0|Add0~23 DivFreq:DivFreq0|Add0~25 DivFreq:DivFreq0|Add0~27 DivFreq:DivFreq0|Add0~29 DivFreq:DivFreq0|Add0~31 DivFreq:DivFreq0|Add0~33 DivFreq:DivFreq0|Add0~35 DivFreq:DivFreq0|Add0~37 DivFreq:DivFreq0|Add0~39 DivFreq:DivFreq0|Add0~41 DivFreq:DivFreq0|Add0~43 DivFreq:DivFreq0|Add0~45 DivFreq:DivFreq0|Add0~47 DivFreq:DivFreq0|Add0~49 DivFreq:DivFreq0|Add0~51 DivFreq:DivFreq0|Add0~53 DivFreq:DivFreq0|Add0~55 DivFreq:DivFreq0|Add0~57 DivFreq:DivFreq0|Add0~59 DivFreq:DivFreq0|Add0~61 DivFreq:DivFreq0|Add0~71 DivFreq:DivFreq0|Add0~73 DivFreq:DivFreq0|compteur[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X43_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Warning: Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S_u\[0\] 0 " "Info: Pin \"S_u\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S_u\[1\] 0 " "Info: Pin \"S_u\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S_u\[2\] 0 " "Info: Pin \"S_u\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S_u\[3\] 0 " "Info: Pin \"S_u\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S_u\[4\] 0 " "Info: Pin \"S_u\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S_u\[5\] 0 " "Info: Pin \"S_u\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S_u\[6\] 0 " "Info: Pin \"S_u\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "310 " "Info: Peak virtual memory: 310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 11 19:05:39 2023 " "Info: Processing ended: Mon Sep 11 19:05:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
