Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\18.0\fyp_max10_tse\fyp_clkctrl\fyp_clkctrl.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\18.0\fyp_max10_tse\fyp_clkctrl\fyp_clkctrl --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading fyp_clkctrl/fyp_clkctrl.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: fyp_clkctrl.altclkctrl_0: Targeting device family: MAX 10.
: fyp_clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\18.0\fyp_max10_tse\fyp_clkctrl\fyp_clkctrl.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA_lite\18.0\fyp_max10_tse\fyp_clkctrl\fyp_clkctrl\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading fyp_clkctrl/fyp_clkctrl.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: fyp_clkctrl.altclkctrl_0: Targeting device family: MAX 10.
: fyp_clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: fyp_clkctrl: Generating fyp_clkctrl "fyp_clkctrl" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity fyp_clkctrl_altclkctrl_0.
Info: altclkctrl_0: "fyp_clkctrl" instantiated altclkctrl "altclkctrl_0"
Info: fyp_clkctrl: Done "fyp_clkctrl" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
