library IEEE;
use IEEE.STD_LOGIC_1164.all;


entity EqCmpDemo is
	port(SW : in std_logic_vector(1 downto 0);
			LEDR : out std_logic_vector(0 downto 0));
end EqCmpDemo;

architecture Shell of EqCmpDemo is
begin
	top_level : entity work.EqCmp4(Behavioral)
					port map(input0 => SW(0),
					input1 => SW(1),			
					cmpOut => LEDR(0);
end Shell;