{"gems":{"name":"rggen-systemverilog","downloads":52590,"version":"0.35.0","version_created_at":"2025-02-19T15:02:07.601Z","version_downloads":0,"platform":"ruby","authors":"Taichi Ishitani","info":"SystemVerilog RTL and UVM RAL model generators for RgGen.\n","licenses":["MIT"],"metadata":{"wiki_uri":"https://github.com/rggen/rggen/wiki","bug_tracker_uri":"https://github.com/rggen/rggen/issues","source_code_uri":"https://github.com/rggen/rggen-systemverilog","mailing_list_uri":"https://groups.google.com/d/forum/rggen","rubygems_mfa_required":"true"},"yanked":false,"sha":"707faa41b3925ee23757719c26290fcdc2f5ac5d9db8dd86e1411a298fbb5aac","spec_sha":"a5ced82b9d5224d25a974b4d5ad528d90491f10d625fe60d53b929a66d4730b5","project_uri":"https://rubygems.org/gems/rggen-systemverilog","gem_uri":"https://rubygems.org/gems/rggen-systemverilog-0.35.0.gem","homepage_uri":"https://github.com/rggen/rggen-systemverilog","wiki_uri":"https://github.com/rggen/rggen/wiki","documentation_uri":null,"mailing_list_uri":"https://groups.google.com/d/forum/rggen","source_code_uri":"https://github.com/rggen/rggen-systemverilog","bug_tracker_uri":"https://github.com/rggen/rggen/issues","changelog_uri":null,"funding_uri":null,"dependencies":{"development":[],"runtime":[]}},"vcs_name":"GitHub","ci":1,"github_actions":1,"vcs_uri":"https://github.com/rggen/rggen-systemverilog"}