{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676797048955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676797048955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 19 00:57:28 2023 " "Processing started: Sun Feb 19 00:57:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676797048955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676797048955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw4 -c hw4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw4 -c hw4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676797048955 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/17.0/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/17.0/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676797049105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676797049300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676797049300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftlne.sv 2 2 " "Found 2 design units, including 2 entities, in source file shiftlne.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftlne " "Found entity 1: shiftlne" {  } { { "shiftlne.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 371/hw4/shiftlne.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676797056143 ""} { "Info" "ISGN_ENTITY_NAME" "2 shiftlne_testbench " "Found entity 2: shiftlne_testbench" {  } { { "shiftlne.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 371/hw4/shiftlne.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676797056143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676797056143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regne.sv 1 1 " "Found 1 design units, including 1 entities, in source file regne.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regne " "Found entity 1: regne" {  } { { "regne.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 371/hw4/regne.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676797056143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676797056143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdff.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxdff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxdff " "Found entity 1: muxdff" {  } { { "muxdff.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 371/hw4/muxdff.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676797056153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676797056153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downcount.sv 2 2 " "Found 2 design units, including 2 entities, in source file downcount.sv" { { "Info" "ISGN_ENTITY_NAME" "1 downcount " "Found entity 1: downcount" {  } { { "downcount.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 371/hw4/downcount.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676797056153 ""} { "Info" "ISGN_ENTITY_NAME" "2 downcount_testbench " "Found entity 2: downcount_testbench" {  } { { "downcount.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 371/hw4/downcount.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676797056153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676797056153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y divider.sv(31) " "Verilog HDL Declaration information at divider.sv(31): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "divider.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 371/hw4/divider.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1676797056153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.sv 2 2 " "Found 2 design units, including 2 entities, in source file divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 371/hw4/divider.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676797056153 ""} { "Info" "ISGN_ENTITY_NAME" "2 divider_testbench " "Found entity 2: divider_testbench" {  } { { "divider.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 371/hw4/divider.sv" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676797056153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676797056153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divider " "Elaborating entity \"divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676797056182 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 divider.sv(124) " "Verilog HDL assignment warning at divider.sv(124): truncated value with size 32 to match size of target (8)" {  } { { "divider.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 371/hw4/divider.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676797056182 "|divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regne regne:RegB " "Elaborating entity \"regne\" for hierarchy \"regne:RegB\"" {  } { { "divider.sv" "RegB" { Text "C:/Users/there/OneDrive - UW/CSE 371/hw4/divider.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676797056182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftlne shiftlne:ShiftR " "Elaborating entity \"shiftlne\" for hierarchy \"shiftlne:ShiftR\"" {  } { { "divider.sv" "ShiftR" { Text "C:/Users/there/OneDrive - UW/CSE 371/hw4/divider.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676797056192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxdff muxdff:FF_R0 " "Elaborating entity \"muxdff\" for hierarchy \"muxdff:FF_R0\"" {  } { { "divider.sv" "FF_R0" { Text "C:/Users/there/OneDrive - UW/CSE 371/hw4/divider.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676797056192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downcount downcount:Counter " "Elaborating entity \"downcount\" for hierarchy \"downcount:Counter\"" {  } { { "divider.sv" "Counter" { Text "C:/Users/there/OneDrive - UW/CSE 371/hw4/divider.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676797056192 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676797056582 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/there/OneDrive - UW/CSE 371/hw4/output_files/hw4.map.smsg " "Generated suppressed messages file C:/Users/there/OneDrive - UW/CSE 371/hw4/output_files/hw4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676797056732 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676797056836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676797056836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676797056856 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676797056856 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676797056856 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676797056856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676797056866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 19 00:57:36 2023 " "Processing ended: Sun Feb 19 00:57:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676797056866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676797056866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676797056866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676797056866 ""}
