$date
	Tue Jan  9 01:52:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! OUT $end
$var reg 3 " A [2:0] $end
$scope module majOb $end
$var wire 3 # A [2:0] $end
$var reg 1 ! OUT $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx #
bx "
x!
$end
#5
0!
b0 "
b0 #
#10
b1 "
b1 #
#15
b10 "
b10 #
#20
1!
b11 "
b11 #
#25
0!
b100 "
b100 #
#30
1!
b101 "
b101 #
#35
b110 "
b110 #
#40
b111 "
b111 #
#45
