///*** 1_main ***///
START: main_bb0;



FROM: main_bb0;
v0 := nondet();
v1 := nondet();
var__temp_vx.0 := v0;
var__temp_vtmp.0 := v1;
TO: main_bb1;

FROM: main_bb1;
vx.0 := var__temp_vx.0;
vtmp.0 := var__temp_vtmp.0;
v3 := 2 * vtmp.0;
TO: main_bb1_end;

FROM: main_bb1_end;
assume((vx.0 > 0) && (vx.0 == v3));
TO: main_bb2;

FROM: main_bb1_end;
assume((vx.0 <= 0) || (vx.0 != v3));
TO: main_.critedge;

FROM: main_bb2;
v5 := vx.0 - 1;
v6 := nondet();
var__temp_vx.0 := v5;
var__temp_vtmp.0 := v6;
TO: main_bb1;

FROM: main_.critedge;
TO: main_.critedge_ret;

