<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>RasPi Direct Hardware Access: Data Structures</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="raspi.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">RasPi Direct Hardware Access
   </div>
   <div id="projectbrief">Integrated peripheral access without operating system drivers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Data Structures</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here are the data structures with brief descriptions:</div><div class="directory">
<table class="directory">
<tr id="row_0_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__AUX__regs" target="_self">raspi_AUX_regs</a></td><td class="desc">Auxillary peripherals generic configuration</td></tr>
<tr id="row_1_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__BSC0__regs" target="_self">raspi_BSC0_regs</a></td><td class="desc">BSC0 (I2C0) master</td></tr>
<tr id="row_2_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__BSCSL__regs" target="_self">raspi_BSCSL_regs</a></td><td class="desc">BSC/SPI slave</td></tr>
<tr id="row_3_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__CM__reg_1_1raspi__CM__CTL__reg_8CTL_8B" target="_self">raspi_CM_CTL_reg.CTL.B</a></td><td class="desc"></td></tr>
<tr id="row_4_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__CM__reg_1_1raspi__CM__DIV__reg_8DIV_8B" target="_self">raspi_CM_DIV_reg.DIV.B</a></td><td class="desc"></td></tr>
<tr id="row_5_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__CM__reg" target="_self">raspi_CM_reg</a></td><td class="desc">Clock Management</td></tr>
<tr id="row_6_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__CM__reg_8CTL" target="_self">raspi_CM_reg.CTL</a></td><td class="desc"></td></tr>
<tr id="row_7_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__CM__reg_8DIV" target="_self">raspi_CM_reg.DIV</a></td><td class="desc"></td></tr>
<tr id="row_8_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__DMA15__regs" target="_self">raspi_DMA15_regs</a></td><td class="desc">DMA channel 15</td></tr>
<tr id="row_9_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__dma__control__block" target="_self">raspi_dma_control_block</a></td><td class="desc">DMA control block</td></tr>
<tr id="row_10_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__DMA__GLOBAL__regs" target="_self">raspi_DMA_GLOBAL_regs</a></td><td class="desc">DMA global control</td></tr>
<tr id="row_11_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__EMMC__regs" target="_self">raspi_EMMC_regs</a></td><td class="desc">External Mass Media Controller (MMC/SD/SDIO)</td></tr>
<tr id="row_12_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__GPCLK__regs" target="_self">raspi_GPCLK_regs</a></td><td class="desc">General Purpose Clock</td></tr>
<tr id="row_13_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__GPCLK__regs_8CM" target="_self">raspi_GPCLK_regs.CM</a></td><td class="desc"></td></tr>
<tr id="row_14_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__GPIO__regs" target="_self">raspi_GPIO_regs</a></td><td class="desc">General-Purpose I/O</td></tr>
<tr id="row_15_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__IRQ__regs" target="_self">raspi_IRQ_regs</a></td><td class="desc">Interrupt Controller</td></tr>
<tr id="row_16_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__MMC__regs" target="_self">raspi_MMC_regs</a></td><td class="desc">Legacy MMC Controller</td></tr>
<tr id="row_17_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__CS__reg_8CS_8B" target="_self">raspi_PCM_CS_reg.CS.B</a></td><td class="desc"></td></tr>
<tr id="row_18_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__DREQ__reg_8DREQ_8B" target="_self">raspi_PCM_DREQ_reg.DREQ.B</a></td><td class="desc"></td></tr>
<tr id="row_19_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__GRAY__reg_8GRAY_8B" target="_self">raspi_PCM_GRAY_reg.GRAY.B</a></td><td class="desc"></td></tr>
<tr id="row_20_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__INTEN__reg_8INTEN_8B" target="_self">raspi_PCM_INTEN_reg.INTEN.B</a></td><td class="desc"></td></tr>
<tr id="row_21_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__INTSTC__reg_8INTSTC_8B" target="_self">raspi_PCM_INTSTC_reg.INTSTC.B</a></td><td class="desc"></td></tr>
<tr id="row_22_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__MODE__reg_8MODE_8B" target="_self">raspi_PCM_MODE_reg.MODE.B</a></td><td class="desc"></td></tr>
<tr id="row_23_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__PCM__regs" target="_self">raspi_PCM_regs</a></td><td class="desc">PCM / I2S Audio</td></tr>
<tr id="row_24_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__PCM__regs_8CS" target="_self">raspi_PCM_regs.CS</a></td><td class="desc"></td></tr>
<tr id="row_25_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__PCM__regs_8DREQ" target="_self">raspi_PCM_regs.DREQ</a></td><td class="desc"></td></tr>
<tr id="row_26_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__PCM__regs_8GRAY" target="_self">raspi_PCM_regs.GRAY</a></td><td class="desc"></td></tr>
<tr id="row_27_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__PCM__regs_8INTEN" target="_self">raspi_PCM_regs.INTEN</a></td><td class="desc"></td></tr>
<tr id="row_28_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__PCM__regs_8INTSTC" target="_self">raspi_PCM_regs.INTSTC</a></td><td class="desc"></td></tr>
<tr id="row_29_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__PCM__regs_8MODE" target="_self">raspi_PCM_regs.MODE</a></td><td class="desc"></td></tr>
<tr id="row_30_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__PCM__regs_8RXC" target="_self">raspi_PCM_regs.RXC</a></td><td class="desc"></td></tr>
<tr id="row_31_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__PCM__regs_8TXC" target="_self">raspi_PCM_regs.TXC</a></td><td class="desc"></td></tr>
<tr id="row_32_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__RXC__reg_8RXC_8B" target="_self">raspi_PCM_RXC_reg.RXC.B</a></td><td class="desc"></td></tr>
<tr id="row_33_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__TXC__reg_8TXC_8B" target="_self">raspi_PCM_TXC_reg.TXC.B</a></td><td class="desc"></td></tr>
<tr id="row_34_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="hw_8h.html#structraspi__peripherals" target="_self">raspi_peripherals</a></td><td class="desc">Contains all perpherals declared in this file</td></tr>
<tr id="row_35_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__PM__regs" target="_self">raspi_PM_regs</a></td><td class="desc">Power/Reset Management</td></tr>
<tr id="row_36_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__PM__regs_8RSTC" target="_self">raspi_PM_regs.RSTC</a></td><td class="desc"></td></tr>
<tr id="row_37_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__PM__regs_8RSTS" target="_self">raspi_PM_regs.RSTS</a></td><td class="desc"></td></tr>
<tr id="row_38_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__PM__regs_8WDOG" target="_self">raspi_PM_regs.WDOG</a></td><td class="desc"></td></tr>
<tr id="row_39_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__PM__regs_1_1raspi__PM__RSTC__reg_8RSTC_8B" target="_self">raspi_PM_RSTC_reg.RSTC.B</a></td><td class="desc"></td></tr>
<tr id="row_40_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__PM__regs_1_1raspi__PM__RSTS__reg_8RSTS_8B" target="_self">raspi_PM_RSTS_reg.RSTS.B</a></td><td class="desc"></td></tr>
<tr id="row_41_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__PM__regs_1_1raspi__PM__WDOG__reg_8WDOG_8B" target="_self">raspi_PM_WDOG_reg.WDOG.B</a></td><td class="desc"></td></tr>
<tr id="row_42_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__PWM__regs" target="_self">raspi_PWM_regs</a></td><td class="desc">Pulse Width Modulator</td></tr>
<tr id="row_43_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__RNG__regs_1_1raspi__RNG__CTRL__reg_8CTRL_8B" target="_self">raspi_RNG_CTRL_reg.CTRL.B</a></td><td class="desc"></td></tr>
<tr id="row_44_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__RNG__regs_1_1raspi__RNG__FF__THRES__reg_8FF__THRES_8B" target="_self">raspi_RNG_FF_THRES_reg.FF_THRES.B</a></td><td class="desc"></td></tr>
<tr id="row_45_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__RNG__regs_1_1raspi__RNG__INT__MASK__reg_8INT__MASK_8B" target="_self">raspi_RNG_INT_MASK_reg.INT_MASK.B</a></td><td class="desc"></td></tr>
<tr id="row_46_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__RNG__regs" target="_self">raspi_RNG_regs</a></td><td class="desc">Hardware Random Number Generator</td></tr>
<tr id="row_47_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__RNG__regs_8CTRL" target="_self">raspi_RNG_regs.CTRL</a></td><td class="desc"></td></tr>
<tr id="row_48_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__RNG__regs_8FF__THRES" target="_self">raspi_RNG_regs.FF_THRES</a></td><td class="desc"></td></tr>
<tr id="row_49_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__RNG__regs_8INT__MASK" target="_self">raspi_RNG_regs.INT_MASK</a></td><td class="desc"></td></tr>
<tr id="row_50_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__RNG__regs_8STATUS" target="_self">raspi_RNG_regs.STATUS</a></td><td class="desc"></td></tr>
<tr id="row_51_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__RNG__regs_1_1raspi__RNG__STATUS__reg_8STATUS_8B" target="_self">raspi_RNG_STATUS_reg.STATUS.B</a></td><td class="desc"></td></tr>
<tr id="row_52_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__SPI0__regs_1_1raspi__SPI0__CLK__reg_8CLK_8B" target="_self">raspi_SPI0_CLK_reg.CLK.B</a></td><td class="desc"></td></tr>
<tr id="row_53_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__SPI0__regs_1_1raspi__SPI0__CS__reg_8CS_8B" target="_self">raspi_SPI0_CS_reg.CS.B</a></td><td class="desc"></td></tr>
<tr id="row_54_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__SPI0__regs_1_1raspi__SPI0__DC__reg_8DC_8B" target="_self">raspi_SPI0_DC_reg.DC.B</a></td><td class="desc"></td></tr>
<tr id="row_55_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__SPI0__regs_1_1raspi__SPI0__DLEN__reg_8DLEN_8B" target="_self">raspi_SPI0_DLEN_reg.DLEN.B</a></td><td class="desc"></td></tr>
<tr id="row_56_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__SPI0__regs_1_1raspi__SPI0__LTOH__reg_8LTOH_8B" target="_self">raspi_SPI0_LTOH_reg.LTOH.B</a></td><td class="desc"></td></tr>
<tr id="row_57_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__SPI0__regs" target="_self">raspi_SPI0_regs</a></td><td class="desc">Serial Peripheral Interface master (SPI0)</td></tr>
<tr id="row_58_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__SPI0__regs_8CLK" target="_self">raspi_SPI0_regs.CLK</a></td><td class="desc"></td></tr>
<tr id="row_59_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__SPI0__regs_8CS" target="_self">raspi_SPI0_regs.CS</a></td><td class="desc"></td></tr>
<tr id="row_60_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__SPI0__regs_8DC" target="_self">raspi_SPI0_regs.DC</a></td><td class="desc"></td></tr>
<tr id="row_61_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__SPI0__regs_8DLEN" target="_self">raspi_SPI0_regs.DLEN</a></td><td class="desc"></td></tr>
<tr id="row_62_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__SPI0__regs_8LTOH" target="_self">raspi_SPI0_regs.LTOH</a></td><td class="desc"></td></tr>
<tr id="row_63_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__SPI1__regs" target="_self">raspi_SPI1_regs</a></td><td class="desc">Auxillary mini SPI 0 (= SPI1)</td></tr>
<tr id="row_64_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__ST__regs_1_1raspi__ST__CS__reg_8CS_8B" target="_self">raspi_ST_CS_reg.CS.B</a></td><td class="desc"></td></tr>
<tr id="row_65_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__ST__regs" target="_self">raspi_ST_regs</a></td><td class="desc">System Timer</td></tr>
<tr id="row_66_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__ST__regs_8CS" target="_self">raspi_ST_regs.CS</a></td><td class="desc"></td></tr>
<tr id="row_67_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__TIMER__regs" target="_self">raspi_TIMER_regs</a></td><td class="desc">ARM Timer</td></tr>
<tr id="row_68_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__CR__reg_8CR_8B" target="_self">raspi_UART0_CR_reg.CR.B</a></td><td class="desc"></td></tr>
<tr id="row_69_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__DR__reg_8DR_8B" target="_self">raspi_UART0_DR_reg.DR.B</a></td><td class="desc"></td></tr>
<tr id="row_70_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__FBRD__reg_8FBRD_8B" target="_self">raspi_UART0_FBRD_reg.FBRD.B</a></td><td class="desc"></td></tr>
<tr id="row_71_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__FR__reg_8FR_8B" target="_self">raspi_UART0_FR_reg.FR.B</a></td><td class="desc"></td></tr>
<tr id="row_72_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__IBRD__reg_8IBRD_8B" target="_self">raspi_UART0_IBRD_reg.IBRD.B</a></td><td class="desc"></td></tr>
<tr id="row_73_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__ICR__reg_8ICR_8B" target="_self">raspi_UART0_ICR_reg.ICR.B</a></td><td class="desc"></td></tr>
<tr id="row_74_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__IFLS__reg_8IFLS_8B" target="_self">raspi_UART0_IFLS_reg.IFLS.B</a></td><td class="desc"></td></tr>
<tr id="row_75_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__IMSC__reg_8IMSC_8B" target="_self">raspi_UART0_IMSC_reg.IMSC.B</a></td><td class="desc"></td></tr>
<tr id="row_76_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__ITCR__reg_8ITCR_8B" target="_self">raspi_UART0_ITCR_reg.ITCR.B</a></td><td class="desc"></td></tr>
<tr id="row_77_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__ITIP__reg_8ITIP_8B" target="_self">raspi_UART0_ITIP_reg.ITIP.B</a></td><td class="desc"></td></tr>
<tr id="row_78_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__ITOP__reg_8ITOP_8B" target="_self">raspi_UART0_ITOP_reg.ITOP.B</a></td><td class="desc"></td></tr>
<tr id="row_79_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__LCRH__reg_8LCRH_8B" target="_self">raspi_UART0_LCRH_reg.LCRH.B</a></td><td class="desc"></td></tr>
<tr id="row_80_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__MIS__reg_8MIS_8B" target="_self">raspi_UART0_MIS_reg.MIS.B</a></td><td class="desc"></td></tr>
<tr id="row_81_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__UART0__regs" target="_self">raspi_UART0_regs</a></td><td class="desc">ARM UART (UART0)</td></tr>
<tr id="row_82_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__UART0__regs_8CR" target="_self">raspi_UART0_regs.CR</a></td><td class="desc"></td></tr>
<tr id="row_83_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__UART0__regs_8DR" target="_self">raspi_UART0_regs.DR</a></td><td class="desc"></td></tr>
<tr id="row_84_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__UART0__regs_8FBRD" target="_self">raspi_UART0_regs.FBRD</a></td><td class="desc"></td></tr>
<tr id="row_85_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__UART0__regs_8FR" target="_self">raspi_UART0_regs.FR</a></td><td class="desc"></td></tr>
<tr id="row_86_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__UART0__regs_8IBRD" target="_self">raspi_UART0_regs.IBRD</a></td><td class="desc"></td></tr>
<tr id="row_87_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__UART0__regs_8ICR" target="_self">raspi_UART0_regs.ICR</a></td><td class="desc"></td></tr>
<tr id="row_88_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__UART0__regs_8IFLS" target="_self">raspi_UART0_regs.IFLS</a></td><td class="desc"></td></tr>
<tr id="row_89_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__UART0__regs_8IMSC" target="_self">raspi_UART0_regs.IMSC</a></td><td class="desc"></td></tr>
<tr id="row_90_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__UART0__regs_8ITCR" target="_self">raspi_UART0_regs.ITCR</a></td><td class="desc"></td></tr>
<tr id="row_91_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__UART0__regs_8ITIP" target="_self">raspi_UART0_regs.ITIP</a></td><td class="desc"></td></tr>
<tr id="row_92_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__UART0__regs_8ITOP" target="_self">raspi_UART0_regs.ITOP</a></td><td class="desc"></td></tr>
<tr id="row_93_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__UART0__regs_8LCRH" target="_self">raspi_UART0_regs.LCRH</a></td><td class="desc"></td></tr>
<tr id="row_94_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__UART0__regs_8MIS" target="_self">raspi_UART0_regs.MIS</a></td><td class="desc"></td></tr>
<tr id="row_95_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__UART0__regs_8RIS" target="_self">raspi_UART0_regs.RIS</a></td><td class="desc"></td></tr>
<tr id="row_96_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__UART0__regs_8RSRECR" target="_self">raspi_UART0_regs.RSRECR</a></td><td class="desc"></td></tr>
<tr id="row_97_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#unionraspi__UART0__regs_8TDR" target="_self">raspi_UART0_regs.TDR</a></td><td class="desc"></td></tr>
<tr id="row_98_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__RIS__reg_8RIS_8B" target="_self">raspi_UART0_RIS_reg.RIS.B</a></td><td class="desc"></td></tr>
<tr id="row_99_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__RSRECR__reg_8RSRECR_8B" target="_self">raspi_UART0_RSRECR_reg.RSRECR.B</a></td><td class="desc"></td></tr>
<tr id="row_100_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__TDR__reg_8TDR_8B" target="_self">raspi_UART0_TDR_reg.TDR.B</a></td><td class="desc"></td></tr>
<tr id="row_101_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__UART1__regs" target="_self">raspi_UART1_regs</a></td><td class="desc">Auxillary mini UART (= UART1)</td></tr>
<tr id="row_102_" class="even"><td class="entry"><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="group__registers.html#structraspi__USB__regs" target="_self">raspi_USB_regs</a></td><td class="desc">USB controller</td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jan 17 2014 13:43:08 for RasPi Direct Hardware Access by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3.1
</small></address>
</body>
</html>
