--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/l/c/lc2017/Desktop/6.111_Final_Project/ProjectedPiano/SensorModule/SensorModule.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+--------------------+--------+
            |  Setup to  |  Hold to   |                    | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
------------+------------+------------+--------------------+--------+
button0     |    3.519(R)|   -0.313(R)|analyzer1_clock_OBUF|   0.000|
switch<0>   |    6.199(R)|   -3.633(R)|analyzer1_clock_OBUF|   0.000|
user3<0>    |    2.056(R)|   -1.784(R)|analyzer1_clock_OBUF|   0.000|
user3<1>    |    1.973(R)|   -1.701(R)|analyzer1_clock_OBUF|   0.000|
------------+------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
analyzer3_data<0> |   13.607(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<1> |   12.969(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<2> |   12.860(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<3> |   13.636(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<4> |   14.766(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<5> |   13.698(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<6> |   13.948(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<7> |   14.134(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   14.143(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   13.817(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   14.746(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   14.662(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   12.722(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   13.977(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   13.262(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   15.376(R)|analyzer1_clock_OBUF|   0.000|
analyzer4_data<2> |   13.813(R)|analyzer1_clock_OBUF|   0.000|
led<0>            |   19.597(R)|analyzer1_clock_OBUF|   0.000|
led<1>            |   18.063(R)|analyzer1_clock_OBUF|   0.000|
led<2>            |   19.833(R)|analyzer1_clock_OBUF|   0.000|
led<3>            |   18.074(R)|analyzer1_clock_OBUF|   0.000|
led<4>            |   18.047(R)|analyzer1_clock_OBUF|   0.000|
led<5>            |   18.848(R)|analyzer1_clock_OBUF|   0.000|
user3<0>          |   13.640(R)|analyzer1_clock_OBUF|   0.000|
user3<1>          |   14.159(R)|analyzer1_clock_OBUF|   0.000|
user3<4>          |   15.904(R)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |   32.716|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
clock_27mhz    |analyzer1_clock  |   11.428|
clock_27mhz    |analyzer3_clock  |   10.894|
clock_27mhz    |analyzer4_clock  |   21.658|
user3<0>       |analyzer4_data<0>|   10.621|
user3<1>       |analyzer4_data<1>|   10.896|
---------------+-----------------+---------+


Analysis completed Sat Dec  9 19:57:12 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



