
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">


<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    
    <title>Index &mdash; VHDL-extras 1.0 documentation</title>
    
    <link rel="stylesheet" href="_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
    
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    './',
        VERSION:     '1.0',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true
      };
    </script>
    <script type="text/javascript" src="_static/jquery.js"></script>
    <script type="text/javascript" src="_static/underscore.js"></script>
    <script type="text/javascript" src="_static/doctools.js"></script>
    <script type="text/javascript" src="http://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.0/MathJax.js?config=TeX-AMS_CHTML"></script>
    <link rel="top" title="VHDL-extras 1.0 documentation" href="index.html" />
   
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9">

  </head>
  <body>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body">
            

<h1 id="index">Index</h1>

<div class="genindex-jumpbox">
 <a href="#Symbols"><strong>Symbols</strong></a>
 | <a href="#A"><strong>A</strong></a>
 | <a href="#B"><strong>B</strong></a>
 | <a href="#C"><strong>C</strong></a>
 | <a href="#D"><strong>D</strong></a>
 | <a href="#E"><strong>E</strong></a>
 | <a href="#F"><strong>F</strong></a>
 | <a href="#G"><strong>G</strong></a>
 | <a href="#H"><strong>H</strong></a>
 | <a href="#I"><strong>I</strong></a>
 | <a href="#L"><strong>L</strong></a>
 | <a href="#M"><strong>M</strong></a>
 | <a href="#N"><strong>N</strong></a>
 | <a href="#O"><strong>O</strong></a>
 | <a href="#P"><strong>P</strong></a>
 | <a href="#R"><strong>R</strong></a>
 | <a href="#S"><strong>S</strong></a>
 | <a href="#T"><strong>T</strong></a>
 | <a href="#U"><strong>U</strong></a>
 | <a href="#V"><strong>V</strong></a>
 | <a href="#W"><strong>W</strong></a>
 
</div>
<h2 id="Symbols">Symbols</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."&"[bounded_string,character return bounded_string]"><strong>&#34;&amp;&#34;[bounded_string,character return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."&"[bounded_string,string return bounded_string]"><strong>&#34;&amp;&#34;[bounded_string,string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."&"[character,bounded_string return bounded_string]"><strong>&#34;&amp;&#34;[character,bounded_string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."&"[None,bounded_string return bounded_string]"><strong>&#34;&amp;&#34;[None,bounded_string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."&"[string,bounded_string return bounded_string]"><strong>&#34;&amp;&#34;[string,bounded_string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."*"[natural,bounded_string return bounded_string]"><strong>&#34;*&#34;[natural,bounded_string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."*"[natural,character return bounded_string]"><strong>&#34;*&#34;[natural,character return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed."*"[natural,character return string]"><strong>&#34;*&#34;[natural,character return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."*"[natural,string return bounded_string]"><strong>&#34;*&#34;[natural,string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed."*"[natural,string return string]"><strong>&#34;*&#34;[natural,string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps."-"[None,character_set return character_set]"><strong>&#34;-&#34;[None,character_set return character_set] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."<"[bounded_string,string return boolean]"><strong>&#34;&lt;&#34;[bounded_string,string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."<"[None,bounded_string return boolean]"><strong>&#34;&lt;&#34;[None,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."<"[string,bounded_string return boolean]"><strong>&#34;&lt;&#34;[string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."<="[bounded_string,string return boolean]"><strong>&#34;&lt;=&#34;[bounded_string,string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."<="[None,bounded_string return boolean]"><strong>&#34;&lt;=&#34;[None,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."<="[string,bounded_string return boolean]"><strong>&#34;&lt;=&#34;[string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."="[bounded_string,string return boolean]"><strong>&#34;=&#34;[bounded_string,string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."="[None,bounded_string return boolean]"><strong>&#34;=&#34;[None,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."="[string,bounded_string return boolean]"><strong>&#34;=&#34;[string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.">"[bounded_string,string return boolean]"><strong>&#34;&gt;&#34;[bounded_string,string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.">"[None,bounded_string return boolean]"><strong>&#34;&gt;&#34;[None,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.">"[string,bounded_string return boolean]"><strong>&#34;&gt;&#34;[string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.">="[bounded_string,string return boolean]"><strong>&#34;&gt;=&#34;[bounded_string,string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.">="[None,bounded_string return boolean]"><strong>&#34;&gt;=&#34;[None,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.">="[string,bounded_string return boolean]"><strong>&#34;&gt;=&#34;[string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="A">A</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings.html#strings.alignment"><strong>alignment (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.append[bounded_string,bounded_string,truncation]"><strong>append[bounded_string,bounded_string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.append[bounded_string,character,truncation return bounded_string]"><strong>append[bounded_string,character,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.append[bounded_string,character,truncation]"><strong>append[bounded_string,character,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.append[bounded_string,string,truncation return bounded_string]"><strong>append[bounded_string,string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.append[bounded_string,string,truncation]"><strong>append[bounded_string,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.append[character,bounded_string,truncation return bounded_string]"><strong>append[character,bounded_string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.append[None,bounded_string,truncation return bounded_string]"><strong>append[None,bounded_string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.append[string,bounded_string,truncation return bounded_string]"><strong>append[string,bounded_string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.append[string,text_buffer]"><strong>append[string,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.append[unbounded_string,character]"><strong>append[unbounded_string,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.append[unbounded_string,string]"><strong>append[unbounded_string,string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.append[unbounded_string,text_buffer]"><strong>append[unbounded_string,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.append[unbounded_string,unbounded_string]"><strong>append[unbounded_string,unbounded_string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.append_file[string,text_buffer]"><strong>append_file[string,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.append_file[text,text_buffer]"><strong>append_file[text,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/glitch_filtering.html#glitch_filtering.array_glitch_filter"><strong>array_glitch_filter (VHDL entity)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="B">B</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/bcd_conversion.html#package-bcd_conversion"><strong>bcd_conversion (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bcd_conversion.html#bcd_conversion.bcd_to_binary"><strong>bcd_conversion.bcd_to_binary (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bcd_conversion.html#bcd_conversion.binary_to_bcd"><strong>bcd_conversion.binary_to_bcd (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bcd_conversion.html#bcd_conversion.decimal_size[natural return natural]"><strong>bcd_conversion.decimal_size[natural return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bcd_conversion.html#bcd_conversion.to_bcd[unsigned return unsigned]"><strong>bcd_conversion.to_bcd[unsigned return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bcd_conversion.html#bcd_conversion.to_binary[unsigned return unsigned]"><strong>bcd_conversion.to_binary[unsigned return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bcd_conversion.html#bcd_conversion.bcd_to_binary"><strong>bcd_to_binary (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bcd_conversion.html#bcd_conversion.binary_to_bcd"><strong>binary_to_bcd (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#package-binaryio"><strong>binaryio (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#binaryio.endianness"><strong>binaryio.endianness (VHDL type)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/binaryio.html#binaryio.octet_file"><strong>binaryio.octet_file (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#binaryio.read[octet_file,endianness,signed]"><strong>binaryio.read[octet_file,endianness,signed] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#binaryio.read[octet_file,endianness,unsigned]"><strong>binaryio.read[octet_file,endianness,unsigned] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#binaryio.write[octet_file,endianness,signed]"><strong>binaryio.write[octet_file,endianness,signed] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#binaryio.write[octet_file,endianness,unsigned]"><strong>binaryio.write[octet_file,endianness,unsigned] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#sizing.bit_size[natural return natural]"><strong>bit_size[natural return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/synchronizing.html#synchronizing.bit_synchronizer"><strong>bit_synchronizer (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.bounded_string"><strong>bounded_string (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.buffer_line"><strong>buffer_line (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.buffer_line_acc"><strong>buffer_line_acc (VHDL type)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="C">C</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/sizing.html#sizing.ceil_log2[positive return natural]"><strong>ceil_log2[positive return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#sizing.ceil_log[None,positive return natural]"><strong>ceil_log[None,positive return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.character_mapping"><strong>character_mapping (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.character_range"><strong>character_range (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.character_ranges"><strong>character_ranges (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.character_sequence"><strong>character_sequence (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.character_set"><strong>character_set (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#package-characters_handling"><strong>characters_handling (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.Is_Alphanumeric[character return boolean]"><strong>characters_handling.Is_Alphanumeric[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.Is_Basic[character return boolean]"><strong>characters_handling.Is_Basic[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.Is_Control[character return boolean]"><strong>characters_handling.Is_Control[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.Is_Digit[character return boolean]"><strong>characters_handling.Is_Digit[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.Is_Graphic[character return boolean]"><strong>characters_handling.Is_Graphic[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.Is_Hexadecimal_Digit[character return boolean]"><strong>characters_handling.Is_Hexadecimal_Digit[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.Is_Letter[character return boolean]"><strong>characters_handling.Is_Letter[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.Is_Lower[character return boolean]"><strong>characters_handling.Is_Lower[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.Is_Special[character return boolean]"><strong>characters_handling.Is_Special[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.Is_Upper[character return boolean]"><strong>characters_handling.Is_Upper[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.To_Basic[character return character]"><strong>characters_handling.To_Basic[character return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.To_Basic[string return string]"><strong>characters_handling.To_Basic[string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.To_Lower[character return character]"><strong>characters_handling.To_Lower[character return character] (VHDL function)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.To_Lower[string return string]"><strong>characters_handling.To_Lower[string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.To_Upper[character return character]"><strong>characters_handling.To_Upper[character return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.To_Upper[string return string]"><strong>characters_handling.To_Upper[string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#package-characters_latin_1"><strong>characters_latin_1 (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/parity_ops.html#parity_ops.check_parity[parity_kind,std_ulogic_vector,std_ulogic return boolean]"><strong>check_parity[parity_kind,std_ulogic_vector,std_ulogic return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.clock_cycles"><strong>clock_cycles (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.clock_gen[std_ulogic,boolean,delay_length,duty_cycle]"><strong>clock_gen[std_ulogic,boolean,delay_length,duty_cycle] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.clock_gen[std_ulogic,boolean,frequency,duty_cycle]"><strong>clock_gen[std_ulogic,boolean,frequency,duty_cycle] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.copy[string,unbounded_string,integer]"><strong>copy[string,unbounded_string,integer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.copy[unbounded_string,unbounded_string,integer]"><strong>copy[unbounded_string,unbounded_string,integer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.count[bounded_string,character_set return natural]"><strong>count[bounded_string,character_set return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.count[bounded_string,string,character_mapping return natural]"><strong>count[bounded_string,string,character_mapping return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.count[string,character_set return natural]"><strong>count[string,character_set return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.count[string,string,character_mapping return natural]"><strong>count[string,string,character_mapping return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.count[unbounded_string,string,natural]"><strong>count[unbounded_string,string,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/crc_ops.html#crc_ops.crc"><strong>crc (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/crc_ops.html#package-crc_ops"><strong>crc_ops (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/crc_ops.html#crc_ops.crc"><strong>crc_ops.crc (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/crc_ops.html#crc_ops.end_crc[bit_vector,boolean,bit_vector return bit_vector]"><strong>crc_ops.end_crc[bit_vector,boolean,bit_vector return bit_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/crc_ops.html#crc_ops.init_crc[bit_vector return bit_vector]"><strong>crc_ops.init_crc[bit_vector return bit_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/crc_ops.html#crc_ops.next_crc[bit_vector,bit_vector,boolean,bit_vector return bit_vector]"><strong>crc_ops.next_crc[bit_vector,bit_vector,boolean,bit_vector return bit_vector] (VHDL function)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="D">D</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.ddfs"><strong>ddfs (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.ddfs_dynamic_factor[real,natural,natural return natural]"><strong>ddfs_dynamic_factor[real,natural,natural return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.ddfs_dynamic_inc[natural,natural,unsigned,unsigned]"><strong>ddfs_dynamic_inc[natural,natural,unsigned,unsigned] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.ddfs_error[real,real,natural return real]"><strong>ddfs_error[real,real,natural return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.ddfs_frequency[real,real,natural return real]"><strong>ddfs_frequency[real,real,natural return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.ddfs_increment[real,real,natural return natural]"><strong>ddfs_increment[real,real,natural return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.ddfs_increment[real,real,natural return unsigned]"><strong>ddfs_increment[real,real,natural return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#package-ddfs_pkg"><strong>ddfs_pkg (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.ddfs"><strong>ddfs_pkg.ddfs (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.ddfs_dynamic_factor[real,natural,natural return natural]"><strong>ddfs_pkg.ddfs_dynamic_factor[real,natural,natural return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.ddfs_dynamic_inc[natural,natural,unsigned,unsigned]"><strong>ddfs_pkg.ddfs_dynamic_inc[natural,natural,unsigned,unsigned] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.ddfs_error[real,real,natural return real]"><strong>ddfs_pkg.ddfs_error[real,real,natural return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.ddfs_frequency[real,real,natural return real]"><strong>ddfs_pkg.ddfs_frequency[real,real,natural return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.ddfs_increment[real,real,natural return natural]"><strong>ddfs_pkg.ddfs_increment[real,real,natural return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.ddfs_increment[real,real,natural return unsigned]"><strong>ddfs_pkg.ddfs_increment[real,real,natural return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.ddfs_size[real,real,real return natural]"><strong>ddfs_pkg.ddfs_size[real,real,real return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.ddfs_tolerance[real,real,natural return real]"><strong>ddfs_pkg.ddfs_tolerance[real,real,natural return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.degrees_to_phase[real,positive return unsigned]"><strong>ddfs_pkg.degrees_to_phase[real,positive return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.min_fraction_bits[real,real,natural,real return natural]"><strong>ddfs_pkg.min_fraction_bits[real,real,natural,real return natural] (VHDL function)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.radians_to_phase[real,positive return unsigned]"><strong>ddfs_pkg.radians_to_phase[real,positive return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.resize_fractional[unsigned,positive return unsigned]"><strong>ddfs_pkg.resize_fractional[unsigned,positive return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.ddfs_size[real,real,real return natural]"><strong>ddfs_size[real,real,real return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.ddfs_tolerance[real,real,natural return real]"><strong>ddfs_tolerance[real,real,natural return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bcd_conversion.html#bcd_conversion.decimal_size[natural return natural]"><strong>decimal_size[natural return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#muxing.decode[unsigned return std_ulogic_vector]"><strong>decode[unsigned return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#muxing.decode[unsigned,positive return std_ulogic_vector]"><strong>decode[unsigned,positive return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.degrees_to_phase[real,positive return unsigned]"><strong>degrees_to_phase[real,positive return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.delete[bounded_string,positive,natural return bounded_string]"><strong>delete[bounded_string,positive,natural return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.delete[bounded_string,positive,natural]"><strong>delete[bounded_string,positive,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.delete[string,positive,natural return string]"><strong>delete[string,positive,natural return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.delete[string,positive,natural,alignment,character]"><strong>delete[string,positive,natural,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.delete[unbounded_string,positive,natural]"><strong>delete[unbounded_string,positive,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#muxing.demux[std_ulogic,unsigned,positive return std_ulogic_vector]"><strong>demux[std_ulogic,unsigned,positive return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings.html#strings.direction"><strong>direction (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/memory.html#memory.dual_port_ram"><strong>dual_port_ram (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.duty_cycle"><strong>duty_cycle (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/glitch_filtering.html#glitch_filtering.dynamic_array_glitch_filter"><strong>dynamic_array_glitch_filter (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/glitch_filtering.html#glitch_filtering.dynamic_glitch_filter"><strong>dynamic_glitch_filter (VHDL entity)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="E">E</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.ecc_range"><strong>ecc_range (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.ecc_vector"><strong>ecc_vector (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.element[bounded_string,positive return character]"><strong>element[bounded_string,positive return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.element[unbounded_string,positive,character]"><strong>element[unbounded_string,positive,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#sizing.encoding_size[positive return natural]"><strong>encoding_size[positive return natural] (VHDL function)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/crc_ops.html#crc_ops.end_crc[bit_vector,boolean,bit_vector return bit_vector]"><strong>end_crc[bit_vector,boolean,bit_vector return bit_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.endbuffer[text_buffer,boolean]"><strong>endbuffer[text_buffer,boolean] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#binaryio.endianness"><strong>endianness (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.eq[unbounded_string,string,boolean]"><strong>eq[unbounded_string,string,boolean] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.eq[unbounded_string,unbounded_string,boolean]"><strong>eq[unbounded_string,unbounded_string,boolean] (VHDL procedure)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="F">F</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/lfsr_ops.html#lfsr_ops.fibonacci_lfsr"><strong>fibonacci_lfsr (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/fifos.html#fifos.fifo"><strong>fifo (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/fifos.html#package-fifos"><strong>fifos (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/fifos.html#fifos.fifo"><strong>fifos.fifo (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/fifos.html#fifos.packet_fifo"><strong>fifos.packet_fifo (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/fifos.html#fifos.simple_fifo"><strong>fifos.simple_fifo (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.find_token[bounded_string,character_set,membership,positive,natural]"><strong>find_token[bounded_string,character_set,membership,positive,natural] (VHDL procedure)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.find_token[string,character_set,membership,positive,natural]"><strong>find_token[string,character_set,membership,positive,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.find_token[unbounded_string,character_set,membership,positive,natural]"><strong>find_token[unbounded_string,character_set,membership,positive,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#sizing.floor_log2[positive return natural]"><strong>floor_log2[positive return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#sizing.floor_log[None,positive return natural]"><strong>floor_log[None,positive return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.free[text_buffer]"><strong>free[text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.free[unbounded_string]"><strong>free[unbounded_string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.frequency"><strong>frequency (VHDL type)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="G">G</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/lfsr_ops.html#lfsr_ops.galois_lfsr"><strong>galois_lfsr (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.get_data[ecc_vector return std_ulogic_vector]"><strong>get_data[ecc_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.get_parity[ecc_vector return unsigned]"><strong>get_parity[ecc_vector return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/glitch_filtering.html#glitch_filtering.glitch_filter"><strong>glitch_filter (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/glitch_filtering.html#package-glitch_filtering"><strong>glitch_filtering (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/glitch_filtering.html#glitch_filtering.array_glitch_filter"><strong>glitch_filtering.array_glitch_filter (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/glitch_filtering.html#glitch_filtering.dynamic_array_glitch_filter"><strong>glitch_filtering.dynamic_array_glitch_filter (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/glitch_filtering.html#glitch_filtering.dynamic_glitch_filter"><strong>glitch_filtering.dynamic_glitch_filter (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/glitch_filtering.html#glitch_filtering.glitch_filter"><strong>glitch_filtering.glitch_filter (VHDL entity)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/gray_code.html#package-gray_code"><strong>gray_code (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#gray_code.gray_counter"><strong>gray_code.gray_counter (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#gray_code.to_binary[std_logic_vector return std_logic_vector]"><strong>gray_code.to_binary[std_logic_vector return std_logic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#gray_code.to_binary[std_ulogic_vector return std_ulogic_vector]"><strong>gray_code.to_binary[std_ulogic_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#gray_code.to_binary[unsigned return unsigned]"><strong>gray_code.to_binary[unsigned return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#gray_code.to_gray[std_logic_vector return std_logic_vector]"><strong>gray_code.to_gray[std_logic_vector return std_logic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#gray_code.to_gray[std_ulogic_vector return std_ulogic_vector]"><strong>gray_code.to_gray[std_ulogic_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#gray_code.to_gray[unsigned return unsigned]"><strong>gray_code.to_gray[unsigned return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#gray_code.gray_counter"><strong>gray_counter (VHDL entity)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="H">H</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_data_size[positive return positive]"><strong>hamming_data_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_decode[ecc_vector return std_ulogic_vector]"><strong>hamming_decode[ecc_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_decode[std_ulogic_vector,unsigned return std_ulogic_vector]"><strong>hamming_decode[std_ulogic_vector,unsigned return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#package-hamming_edac"><strong>hamming_edac (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.ecc_range"><strong>hamming_edac.ecc_range (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.ecc_vector"><strong>hamming_edac.ecc_vector (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.get_data[ecc_vector return std_ulogic_vector]"><strong>hamming_edac.get_data[ecc_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.get_parity[ecc_vector return unsigned]"><strong>hamming_edac.get_parity[ecc_vector return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_data_size[positive return positive]"><strong>hamming_edac.hamming_data_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_decode[ecc_vector return std_ulogic_vector]"><strong>hamming_edac.hamming_decode[ecc_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_decode[std_ulogic_vector,unsigned return std_ulogic_vector]"><strong>hamming_edac.hamming_decode[std_ulogic_vector,unsigned return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_encode[std_ulogic_vector return ecc_vector]"><strong>hamming_edac.hamming_encode[std_ulogic_vector return ecc_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_encode[std_ulogic_vector,unsigned return ecc_vector]"><strong>hamming_edac.hamming_encode[std_ulogic_vector,unsigned return ecc_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_has_error[ecc_vector return boolean]"><strong>hamming_edac.hamming_has_error[ecc_vector return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_has_error[unsigned return boolean]"><strong>hamming_edac.hamming_has_error[unsigned return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_indices[positive return ecc_range]"><strong>hamming_edac.hamming_indices[positive return ecc_range] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_interleave[ecc_vector return std_ulogic_vector]"><strong>hamming_edac.hamming_interleave[ecc_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_interleave[std_ulogic_vector,unsigned return std_ulogic_vector]"><strong>hamming_edac.hamming_interleave[std_ulogic_vector,unsigned return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_message_size[positive return positive]"><strong>hamming_edac.hamming_message_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_parity[std_ulogic_vector return unsigned]"><strong>hamming_edac.hamming_parity[std_ulogic_vector return unsigned] (VHDL function)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_parity_size[positive return positive]"><strong>hamming_edac.hamming_parity_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.to_ecc_vec[std_ulogic_vector,natural return ecc_vector]"><strong>hamming_edac.to_ecc_vec[std_ulogic_vector,natural return ecc_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.to_sulv[ecc_vector return std_ulogic_vector]"><strong>hamming_edac.to_sulv[ecc_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_encode[std_ulogic_vector return ecc_vector]"><strong>hamming_encode[std_ulogic_vector return ecc_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_encode[std_ulogic_vector,unsigned return ecc_vector]"><strong>hamming_encode[std_ulogic_vector,unsigned return ecc_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_has_error[ecc_vector return boolean]"><strong>hamming_has_error[ecc_vector return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_has_error[unsigned return boolean]"><strong>hamming_has_error[unsigned return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_indices[positive return ecc_range]"><strong>hamming_indices[positive return ecc_range] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_interleave[ecc_vector return std_ulogic_vector]"><strong>hamming_interleave[ecc_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_interleave[std_ulogic_vector,unsigned return std_ulogic_vector]"><strong>hamming_interleave[std_ulogic_vector,unsigned return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_message_size[positive return positive]"><strong>hamming_message_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_parity[std_ulogic_vector return unsigned]"><strong>hamming_parity[std_ulogic_vector return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.hamming_parity_size[positive return positive]"><strong>hamming_parity_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/synchronizing.html#synchronizing.handshake_synchronizer"><strong>handshake_synchronizer (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.hash[string return natural]"><strong>hash[string return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.head[bounded_string,natural,character,truncation return bounded_string]"><strong>head[bounded_string,natural,character,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.head[bounded_string,natural,character,truncation]"><strong>head[bounded_string,natural,character,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.head[string,natural,alignment,character]"><strong>head[string,natural,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.head[string,natural,character return string]"><strong>head[string,natural,character return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.head[unbounded_string,natural,character]"><strong>head[unbounded_string,natural,character] (VHDL procedure)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="I">I</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.index[bounded_string,character_set,membership,direction return natural]"><strong>index[bounded_string,character_set,membership,direction return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.index[bounded_string,string,direction,character_mapping return natural]"><strong>index[bounded_string,string,direction,character_mapping return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.index[string,character_set,membership,direction return natural]"><strong>index[string,character_set,membership,direction return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.index[string,string,direction,character_mapping return natural]"><strong>index[string,string,direction,character_mapping return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.index_non_blank[bounded_string,direction return natural]"><strong>index_non_blank[bounded_string,direction return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.index_non_blank[string,direction return natural]"><strong>index_non_blank[string,direction return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/crc_ops.html#crc_ops.init_crc[bit_vector return bit_vector]"><strong>init_crc[bit_vector return bit_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.initialize[unbounded_string]"><strong>initialize[unbounded_string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.insert[bounded_string,positive,string,truncation return bounded_string]"><strong>insert[bounded_string,positive,string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.insert[bounded_string,positive,string,truncation]"><strong>insert[bounded_string,positive,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.insert[string,positive,string return string]"><strong>insert[string,positive,string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.insert[string,positive,string,truncation]"><strong>insert[string,positive,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.insert[unbounded_string,positive,string]"><strong>insert[unbounded_string,positive,string] (VHDL procedure)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.Is_Alphanumeric[character return boolean]"><strong>Is_Alphanumeric[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.Is_Basic[character return boolean]"><strong>Is_Basic[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.Is_Control[character return boolean]"><strong>Is_Control[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.Is_Digit[character return boolean]"><strong>Is_Digit[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.Is_Graphic[character return boolean]"><strong>Is_Graphic[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.Is_Hexadecimal_Digit[character return boolean]"><strong>Is_Hexadecimal_Digit[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.is_in[character,character_set return boolean]"><strong>is_in[character,character_set return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.Is_Letter[character return boolean]"><strong>Is_Letter[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.Is_Lower[character return boolean]"><strong>Is_Lower[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.Is_Special[character return boolean]"><strong>Is_Special[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.is_subset[character_set,character_set return boolean]"><strong>is_subset[character_set,character_set return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.Is_Upper[character return boolean]"><strong>Is_Upper[character return boolean] (VHDL function)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="L">L</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/lcar_ops.html#package-lcar_ops"><strong>lcar_ops (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lcar_ops.html#lcar_ops.lcar_rule[positive return std_ulogic_vector]"><strong>lcar_ops.lcar_rule[positive return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lcar_ops.html#lcar_ops.next_wolfram_lcar[None,std_ulogic_vector,None,std_ulogic return std_ulogic_vector]"><strong>lcar_ops.next_wolfram_lcar[None,std_ulogic_vector,None,std_ulogic return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lcar_ops.html#lcar_ops.wolfram_lcar"><strong>lcar_ops.wolfram_lcar (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lcar_ops.html#lcar_ops.lcar_rule[positive return std_ulogic_vector]"><strong>lcar_rule[positive return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.length[bounded_string return length_range]"><strong>length[bounded_string return length_range] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.length[unbounded_string,natural]"><strong>length[unbounded_string,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.length_range"><strong>length_range (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#lfsr_ops.lfsr_coefficients"><strong>lfsr_coefficients (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#lfsr_ops.lfsr_kind"><strong>lfsr_kind (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#package-lfsr_ops"><strong>lfsr_ops (package)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/lfsr_ops.html#lfsr_ops.fibonacci_lfsr"><strong>lfsr_ops.fibonacci_lfsr (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#lfsr_ops.galois_lfsr"><strong>lfsr_ops.galois_lfsr (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#lfsr_ops.lfsr_coefficients"><strong>lfsr_ops.lfsr_coefficients (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#lfsr_ops.lfsr_kind"><strong>lfsr_ops.lfsr_kind (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#lfsr_ops.lfsr_taps[positive return std_ulogic_vector]"><strong>lfsr_ops.lfsr_taps[positive return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#lfsr_ops.next_fibonacci_lfsr[std_ulogic_vector,std_ulogic_vector,lfsr_kind,boolean return std_ulogic_vector]"><strong>lfsr_ops.next_fibonacci_lfsr[std_ulogic_vector,std_ulogic_vector,lfsr_kind,boolean return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#lfsr_ops.next_galois_lfsr[std_ulogic_vector,std_ulogic_vector,lfsr_kind,boolean return std_ulogic_vector]"><strong>lfsr_ops.next_galois_lfsr[std_ulogic_vector,std_ulogic_vector,lfsr_kind,boolean return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#lfsr_ops.to_tap_map[lfsr_coefficients,positive,boolean return std_ulogic_vector]"><strong>lfsr_ops.to_tap_map[lfsr_coefficients,positive,boolean return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#lfsr_ops.lfsr_taps[positive return std_ulogic_vector]"><strong>lfsr_taps[positive return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.load_buffer[string,text_buffer]"><strong>load_buffer[string,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.load_buffer[text,text_buffer]"><strong>load_buffer[text,text_buffer] (VHDL procedure)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="M">M</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings.html#strings.membership"><strong>membership (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/memory.html#package-memory"><strong>memory (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/memory.html#memory.dual_port_ram"><strong>memory.dual_port_ram (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/memory.html#memory.rom"><strong>memory.rom (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/memory.html#memory.rom_format"><strong>memory.rom_format (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.min_fraction_bits[real,real,natural,real return natural]"><strong>min_fraction_bits[real,real,natural,real return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.move[string,string,truncation,alignment,character]"><strong>move[string,string,truncation,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#muxing.mux[std_ulogic_vector,std_ulogic_vector return std_ulogic]"><strong>mux[std_ulogic_vector,std_ulogic_vector return std_ulogic] (VHDL function)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/muxing.html#muxing.mux[std_ulogic_vector,unsigned return std_ulogic]"><strong>mux[std_ulogic_vector,unsigned return std_ulogic] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#package-muxing"><strong>muxing (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#muxing.decode[unsigned return std_ulogic_vector]"><strong>muxing.decode[unsigned return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#muxing.decode[unsigned,positive return std_ulogic_vector]"><strong>muxing.decode[unsigned,positive return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#muxing.demux[std_ulogic,unsigned,positive return std_ulogic_vector]"><strong>muxing.demux[std_ulogic,unsigned,positive return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#muxing.mux[std_ulogic_vector,std_ulogic_vector return std_ulogic]"><strong>muxing.mux[std_ulogic_vector,std_ulogic_vector return std_ulogic] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#muxing.mux[std_ulogic_vector,unsigned return std_ulogic]"><strong>muxing.mux[std_ulogic_vector,unsigned return std_ulogic] (VHDL function)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="N">N</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/crc_ops.html#crc_ops.next_crc[bit_vector,bit_vector,boolean,bit_vector return bit_vector]"><strong>next_crc[bit_vector,bit_vector,boolean,bit_vector return bit_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#lfsr_ops.next_fibonacci_lfsr[std_ulogic_vector,std_ulogic_vector,lfsr_kind,boolean return std_ulogic_vector]"><strong>next_fibonacci_lfsr[std_ulogic_vector,std_ulogic_vector,lfsr_kind,boolean return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#lfsr_ops.next_galois_lfsr[std_ulogic_vector,std_ulogic_vector,lfsr_kind,boolean return std_ulogic_vector]"><strong>next_galois_lfsr[std_ulogic_vector,std_ulogic_vector,lfsr_kind,boolean return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/lcar_ops.html#lcar_ops.next_wolfram_lcar[None,std_ulogic_vector,None,std_ulogic return std_ulogic_vector]"><strong>next_wolfram_lcar[None,std_ulogic_vector,None,std_ulogic return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.nextline[text_buffer,unbounded_string]"><strong>nextline[text_buffer,unbounded_string] (VHDL procedure)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="O">O</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/binaryio.html#binaryio.octet_file"><strong>octet_file (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.overwrite[bounded_string,positive,string,truncation return bounded_string]"><strong>overwrite[bounded_string,positive,string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.overwrite[bounded_string,positive,string,truncation]"><strong>overwrite[bounded_string,positive,string,truncation] (VHDL procedure)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.overwrite[string,positive,string return string]"><strong>overwrite[string,positive,string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.overwrite[string,positive,string,truncation]"><strong>overwrite[string,positive,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.overwrite[unbounded_string,positive,string]"><strong>overwrite[unbounded_string,positive,string] (VHDL procedure)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="P">P</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/fifos.html#fifos.packet_fifo"><strong>packet_fifo (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/parity_ops.html#parity_ops.parity[parity_kind,std_ulogic_vector return std_ulogic]"><strong>parity[parity_kind,std_ulogic_vector return std_ulogic] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/parity_ops.html#parity_ops.parity_kind"><strong>parity_kind (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/parity_ops.html#package-parity_ops"><strong>parity_ops (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/parity_ops.html#parity_ops.check_parity[parity_kind,std_ulogic_vector,std_ulogic return boolean]"><strong>parity_ops.check_parity[parity_kind,std_ulogic_vector,std_ulogic return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/parity_ops.html#parity_ops.parity[parity_kind,std_ulogic_vector return std_ulogic]"><strong>parity_ops.parity[parity_kind,std_ulogic_vector return std_ulogic] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/parity_ops.html#parity_ops.parity_kind"><strong>parity_ops.parity_kind (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#pipelining.pipeline_s"><strong>pipeline_s (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#pipelining.pipeline_slv"><strong>pipeline_slv (VHDL entity)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/pipelining.html#pipelining.pipeline_sulv"><strong>pipeline_sulv (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#pipelining.pipeline_u"><strong>pipeline_u (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#pipelining.pipeline_ul"><strong>pipeline_ul (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#package-pipelining"><strong>pipelining (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#pipelining.pipeline_s"><strong>pipelining.pipeline_s (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#pipelining.pipeline_slv"><strong>pipelining.pipeline_slv (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#pipelining.pipeline_sulv"><strong>pipelining.pipeline_sulv (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#pipelining.pipeline_u"><strong>pipelining.pipeline_u (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#pipelining.pipeline_ul"><strong>pipelining.pipeline_ul (VHDL entity)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="R">R</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.radians_to_phase[real,positive return unsigned]"><strong>radians_to_phase[real,positive return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#random.randint[None,integer return integer]"><strong>randint[None,integer return integer] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#package-random"><strong>random (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#random.randint[None,integer return integer]"><strong>random.randint[None,integer return integer] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#random.random[ return boolean]"><strong>random.random[ return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#random.random[ return character]"><strong>random.random[ return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#random.random[ return natural]"><strong>random.random[ return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#random.random[ return real]"><strong>random.random[ return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#random.random[positive return bit_vector]"><strong>random.random[positive return bit_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#random.randtime[None,time return time]"><strong>random.randtime[None,time return time] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#random.seed[None,positive]"><strong>random.seed[None,positive] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#random.seed[positive]"><strong>random.seed[positive] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#random.random[ return boolean]"><strong>random[ return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#random.random[ return character]"><strong>random[ return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#random.random[ return natural]"><strong>random[ return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#random.random[ return real]"><strong>random[ return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#random.random[positive return bit_vector]"><strong>random[positive return bit_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#random.randtime[None,time return time]"><strong>randtime[None,time return time] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#binaryio.read[octet_file,endianness,signed]"><strong>read[octet_file,endianness,signed] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#binaryio.read[octet_file,endianness,unsigned]"><strong>read[octet_file,endianness,unsigned] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/reg_file.html#reg_file_pkg.reg_array"><strong>reg_array (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/reg_file.html#reg_file_pkg.reg_file"><strong>reg_file (VHDL entity)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/reg_file.html#package-reg_file_pkg"><strong>reg_file_pkg (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/reg_file.html#reg_file_pkg.reg_array"><strong>reg_file_pkg.reg_array (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/reg_file.html#reg_file_pkg.reg_file"><strong>reg_file_pkg.reg_file (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/reg_file.html#reg_file_pkg.reg_word"><strong>reg_file_pkg.reg_word (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/reg_file.html#reg_file_pkg.reg_word"><strong>reg_word (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.replace_element[bounded_string,positive,character]"><strong>replace_element[bounded_string,positive,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.replace_element[unbounded_string,positive,character]"><strong>replace_element[unbounded_string,positive,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.replace_slice[bounded_string,positive,natural,string,truncation return bounded_string]"><strong>replace_slice[bounded_string,positive,natural,string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.replace_slice[bounded_string,positive,natural,string,truncation]"><strong>replace_slice[bounded_string,positive,natural,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.replace_slice[string,positive,natural,string return string]"><strong>replace_slice[string,positive,natural,string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.replace_slice[string,positive,natural,string,truncation,alignment,character]"><strong>replace_slice[string,positive,natural,string,truncation,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.replace_slice[unbounded_string,positive,natural,string]"><strong>replace_slice[unbounded_string,positive,natural,string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.replicate[natural,bounded_string,truncation return bounded_string]"><strong>replicate[natural,bounded_string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.replicate[natural,character,truncation return bounded_string]"><strong>replicate[natural,character,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.replicate[natural,string,truncation return bounded_string]"><strong>replicate[natural,string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.report_time_precision[string,clock_cycles,real,real]"><strong>report_time_precision[string,clock_cycles,real,real] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.report_time_precision[string,clock_cycles,time,time]"><strong>report_time_precision[string,clock_cycles,time,time] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/synchronizing.html#synchronizing.reset_synchronizer"><strong>reset_synchronizer (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#ddfs_pkg.resize_fractional[unsigned,positive return unsigned]"><strong>resize_fractional[unsigned,positive return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.resolution_limit[ return delay_length]"><strong>resolution_limit[ return delay_length] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/memory.html#memory.rom"><strong>rom (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/memory.html#memory.rom_format"><strong>rom_format (VHDL type)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="S">S</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/secded_codec.html#secded_codec_pkg.secded_codec"><strong>secded_codec (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_codec.html#package-secded_codec_pkg"><strong>secded_codec_pkg (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_codec.html#secded_codec_pkg.secded_codec"><strong>secded_codec_pkg.secded_codec (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_data_size[positive return positive]"><strong>secded_data_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_decode[ecc_vector return std_ulogic_vector]"><strong>secded_decode[ecc_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#package-secded_edac"><strong>secded_edac (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_data_size[positive return positive]"><strong>secded_edac.secded_data_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_decode[ecc_vector return std_ulogic_vector]"><strong>secded_edac.secded_decode[ecc_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_encode[std_ulogic_vector return ecc_vector]"><strong>secded_edac.secded_encode[std_ulogic_vector return ecc_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_encode[std_ulogic_vector,unsigned return ecc_vector]"><strong>secded_edac.secded_encode[std_ulogic_vector,unsigned return ecc_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_error_kind"><strong>secded_edac.secded_error_kind (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_errors"><strong>secded_edac.secded_errors (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_has_errors[ecc_vector return secded_errors]"><strong>secded_edac.secded_has_errors[ecc_vector return secded_errors] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_has_errors[ecc_vector,unsigned return secded_errors]"><strong>secded_edac.secded_has_errors[ecc_vector,unsigned return secded_errors] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_indices[positive return ecc_range]"><strong>secded_edac.secded_indices[positive return ecc_range] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_message_size[positive return positive]"><strong>secded_edac.secded_message_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_parity_size[positive return positive]"><strong>secded_edac.secded_parity_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_encode[std_ulogic_vector return ecc_vector]"><strong>secded_encode[std_ulogic_vector return ecc_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_encode[std_ulogic_vector,unsigned return ecc_vector]"><strong>secded_encode[std_ulogic_vector,unsigned return ecc_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_error_kind"><strong>secded_error_kind (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_errors"><strong>secded_errors (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_has_errors[ecc_vector return secded_errors]"><strong>secded_has_errors[ecc_vector return secded_errors] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_has_errors[ecc_vector,unsigned return secded_errors]"><strong>secded_has_errors[ecc_vector,unsigned return secded_errors] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_indices[positive return ecc_range]"><strong>secded_indices[positive return ecc_range] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_message_size[positive return positive]"><strong>secded_message_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#secded_edac.secded_parity_size[positive return positive]"><strong>secded_parity_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#random.seed[None,positive]"><strong>seed[None,positive] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#random.seed[positive]"><strong>seed[positive] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.setline[text_buffer,positive]"><strong>setline[text_buffer,positive] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#sizing.signed_size[integer return natural]"><strong>signed_size[integer return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/fifos.html#fifos.simple_fifo"><strong>simple_fifo (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#package-sizing"><strong>sizing (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#sizing.bit_size[natural return natural]"><strong>sizing.bit_size[natural return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#sizing.ceil_log2[positive return natural]"><strong>sizing.ceil_log2[positive return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#sizing.ceil_log[None,positive return natural]"><strong>sizing.ceil_log[None,positive return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#sizing.encoding_size[positive return natural]"><strong>sizing.encoding_size[positive return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#sizing.floor_log2[positive return natural]"><strong>sizing.floor_log2[positive return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#sizing.floor_log[None,positive return natural]"><strong>sizing.floor_log[None,positive return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#sizing.signed_size[integer return natural]"><strong>sizing.signed_size[integer return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.slice[bounded_string,positive,natural return string]"><strong>slice[bounded_string,positive,natural return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.slice[unbounded_string,positive,positive,unbounded_string]"><strong>slice[unbounded_string,positive,positive,unbounded_string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings.html#package-strings"><strong>strings (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings.html#strings.alignment"><strong>strings.alignment (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings.html#strings.direction"><strong>strings.direction (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings.html#strings.membership"><strong>strings.membership (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings.html#strings.trim_end"><strong>strings.trim_end (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings.html#strings.truncation"><strong>strings.truncation (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#package-strings_bounded"><strong>strings_bounded (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."&"[bounded_string,character return bounded_string]"><strong>strings_bounded.&#34;&amp;&#34;[bounded_string,character return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."&"[bounded_string,string return bounded_string]"><strong>strings_bounded.&#34;&amp;&#34;[bounded_string,string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."&"[character,bounded_string return bounded_string]"><strong>strings_bounded.&#34;&amp;&#34;[character,bounded_string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."&"[None,bounded_string return bounded_string]"><strong>strings_bounded.&#34;&amp;&#34;[None,bounded_string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."&"[string,bounded_string return bounded_string]"><strong>strings_bounded.&#34;&amp;&#34;[string,bounded_string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."*"[natural,bounded_string return bounded_string]"><strong>strings_bounded.&#34;*&#34;[natural,bounded_string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."*"[natural,character return bounded_string]"><strong>strings_bounded.&#34;*&#34;[natural,character return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."*"[natural,string return bounded_string]"><strong>strings_bounded.&#34;*&#34;[natural,string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."<"[bounded_string,string return boolean]"><strong>strings_bounded.&#34;&lt;&#34;[bounded_string,string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."<"[None,bounded_string return boolean]"><strong>strings_bounded.&#34;&lt;&#34;[None,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."<"[string,bounded_string return boolean]"><strong>strings_bounded.&#34;&lt;&#34;[string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."<="[bounded_string,string return boolean]"><strong>strings_bounded.&#34;&lt;=&#34;[bounded_string,string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."<="[None,bounded_string return boolean]"><strong>strings_bounded.&#34;&lt;=&#34;[None,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."<="[string,bounded_string return boolean]"><strong>strings_bounded.&#34;&lt;=&#34;[string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."="[bounded_string,string return boolean]"><strong>strings_bounded.&#34;=&#34;[bounded_string,string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."="[None,bounded_string return boolean]"><strong>strings_bounded.&#34;=&#34;[None,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded."="[string,bounded_string return boolean]"><strong>strings_bounded.&#34;=&#34;[string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.">"[bounded_string,string return boolean]"><strong>strings_bounded.&#34;&gt;&#34;[bounded_string,string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.">"[None,bounded_string return boolean]"><strong>strings_bounded.&#34;&gt;&#34;[None,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.">"[string,bounded_string return boolean]"><strong>strings_bounded.&#34;&gt;&#34;[string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.">="[bounded_string,string return boolean]"><strong>strings_bounded.&#34;&gt;=&#34;[bounded_string,string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.">="[None,bounded_string return boolean]"><strong>strings_bounded.&#34;&gt;=&#34;[None,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.">="[string,bounded_string return boolean]"><strong>strings_bounded.&#34;&gt;=&#34;[string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.append[bounded_string,bounded_string,truncation]"><strong>strings_bounded.append[bounded_string,bounded_string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.append[bounded_string,character,truncation return bounded_string]"><strong>strings_bounded.append[bounded_string,character,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.append[bounded_string,character,truncation]"><strong>strings_bounded.append[bounded_string,character,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.append[bounded_string,string,truncation return bounded_string]"><strong>strings_bounded.append[bounded_string,string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.append[bounded_string,string,truncation]"><strong>strings_bounded.append[bounded_string,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.append[character,bounded_string,truncation return bounded_string]"><strong>strings_bounded.append[character,bounded_string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.append[None,bounded_string,truncation return bounded_string]"><strong>strings_bounded.append[None,bounded_string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.append[string,bounded_string,truncation return bounded_string]"><strong>strings_bounded.append[string,bounded_string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.bounded_string"><strong>strings_bounded.bounded_string (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.count[bounded_string,character_set return natural]"><strong>strings_bounded.count[bounded_string,character_set return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.count[bounded_string,string,character_mapping return natural]"><strong>strings_bounded.count[bounded_string,string,character_mapping return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.delete[bounded_string,positive,natural return bounded_string]"><strong>strings_bounded.delete[bounded_string,positive,natural return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.delete[bounded_string,positive,natural]"><strong>strings_bounded.delete[bounded_string,positive,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.element[bounded_string,positive return character]"><strong>strings_bounded.element[bounded_string,positive return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.find_token[bounded_string,character_set,membership,positive,natural]"><strong>strings_bounded.find_token[bounded_string,character_set,membership,positive,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.head[bounded_string,natural,character,truncation return bounded_string]"><strong>strings_bounded.head[bounded_string,natural,character,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.head[bounded_string,natural,character,truncation]"><strong>strings_bounded.head[bounded_string,natural,character,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.index[bounded_string,character_set,membership,direction return natural]"><strong>strings_bounded.index[bounded_string,character_set,membership,direction return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.index[bounded_string,string,direction,character_mapping return natural]"><strong>strings_bounded.index[bounded_string,string,direction,character_mapping return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.index_non_blank[bounded_string,direction return natural]"><strong>strings_bounded.index_non_blank[bounded_string,direction return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.insert[bounded_string,positive,string,truncation return bounded_string]"><strong>strings_bounded.insert[bounded_string,positive,string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.insert[bounded_string,positive,string,truncation]"><strong>strings_bounded.insert[bounded_string,positive,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.length[bounded_string return length_range]"><strong>strings_bounded.length[bounded_string return length_range] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.length_range"><strong>strings_bounded.length_range (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.overwrite[bounded_string,positive,string,truncation return bounded_string]"><strong>strings_bounded.overwrite[bounded_string,positive,string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.overwrite[bounded_string,positive,string,truncation]"><strong>strings_bounded.overwrite[bounded_string,positive,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.replace_element[bounded_string,positive,character]"><strong>strings_bounded.replace_element[bounded_string,positive,character] (VHDL procedure)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.replace_slice[bounded_string,positive,natural,string,truncation return bounded_string]"><strong>strings_bounded.replace_slice[bounded_string,positive,natural,string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.replace_slice[bounded_string,positive,natural,string,truncation]"><strong>strings_bounded.replace_slice[bounded_string,positive,natural,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.replicate[natural,bounded_string,truncation return bounded_string]"><strong>strings_bounded.replicate[natural,bounded_string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.replicate[natural,character,truncation return bounded_string]"><strong>strings_bounded.replicate[natural,character,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.replicate[natural,string,truncation return bounded_string]"><strong>strings_bounded.replicate[natural,string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.slice[bounded_string,positive,natural return string]"><strong>strings_bounded.slice[bounded_string,positive,natural return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.tail[bounded_string,natural,character,truncation return bounded_string]"><strong>strings_bounded.tail[bounded_string,natural,character,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.tail[bounded_string,natural,character,truncation]"><strong>strings_bounded.tail[bounded_string,natural,character,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.to_bounded_string[string,truncation return bounded_string]"><strong>strings_bounded.to_bounded_string[string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.to_string[bounded_string return string]"><strong>strings_bounded.to_string[bounded_string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.translate[bounded_string,character_mapping return bounded_string]"><strong>strings_bounded.translate[bounded_string,character_mapping return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.translate[bounded_string,character_mapping]"><strong>strings_bounded.translate[bounded_string,character_mapping] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.trim[bounded_string,character_set,character_set return bounded_string]"><strong>strings_bounded.trim[bounded_string,character_set,character_set return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.trim[bounded_string,character_set,character_set]"><strong>strings_bounded.trim[bounded_string,character_set,character_set] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.trim[bounded_string,trim_end return bounded_string]"><strong>strings_bounded.trim[bounded_string,trim_end return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.trim[bounded_string,trim_end]"><strong>strings_bounded.trim[bounded_string,trim_end] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#package-strings_fixed"><strong>strings_fixed (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed."*"[natural,character return string]"><strong>strings_fixed.&#34;*&#34;[natural,character return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed."*"[natural,string return string]"><strong>strings_fixed.&#34;*&#34;[natural,string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.count[string,character_set return natural]"><strong>strings_fixed.count[string,character_set return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.count[string,string,character_mapping return natural]"><strong>strings_fixed.count[string,string,character_mapping return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.delete[string,positive,natural return string]"><strong>strings_fixed.delete[string,positive,natural return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.delete[string,positive,natural,alignment,character]"><strong>strings_fixed.delete[string,positive,natural,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.find_token[string,character_set,membership,positive,natural]"><strong>strings_fixed.find_token[string,character_set,membership,positive,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.hash[string return natural]"><strong>strings_fixed.hash[string return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.head[string,natural,alignment,character]"><strong>strings_fixed.head[string,natural,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.head[string,natural,character return string]"><strong>strings_fixed.head[string,natural,character return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.index[string,character_set,membership,direction return natural]"><strong>strings_fixed.index[string,character_set,membership,direction return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.index[string,string,direction,character_mapping return natural]"><strong>strings_fixed.index[string,string,direction,character_mapping return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.index_non_blank[string,direction return natural]"><strong>strings_fixed.index_non_blank[string,direction return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.insert[string,positive,string return string]"><strong>strings_fixed.insert[string,positive,string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.insert[string,positive,string,truncation]"><strong>strings_fixed.insert[string,positive,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.move[string,string,truncation,alignment,character]"><strong>strings_fixed.move[string,string,truncation,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.overwrite[string,positive,string return string]"><strong>strings_fixed.overwrite[string,positive,string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.overwrite[string,positive,string,truncation]"><strong>strings_fixed.overwrite[string,positive,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.replace_slice[string,positive,natural,string return string]"><strong>strings_fixed.replace_slice[string,positive,natural,string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.replace_slice[string,positive,natural,string,truncation,alignment,character]"><strong>strings_fixed.replace_slice[string,positive,natural,string,truncation,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.tail[string,natural,alignment,character]"><strong>strings_fixed.tail[string,natural,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.tail[string,natural,character return string]"><strong>strings_fixed.tail[string,natural,character return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.translate[string,character_mapping return string]"><strong>strings_fixed.translate[string,character_mapping return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.translate[string,character_mapping]"><strong>strings_fixed.translate[string,character_mapping] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.trim[string,character_set,character_set return string]"><strong>strings_fixed.trim[string,character_set,character_set return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.trim[string,character_set,character_set,alignment,character]"><strong>strings_fixed.trim[string,character_set,character_set,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.trim[string,trim_end return string]"><strong>strings_fixed.trim[string,trim_end return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.trim[string,trim_end,alignment,character]"><strong>strings_fixed.trim[string,trim_end,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#package-strings_maps"><strong>strings_maps (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps."-"[None,character_set return character_set]"><strong>strings_maps.&#34;-&#34;[None,character_set return character_set] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.character_mapping"><strong>strings_maps.character_mapping (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.character_range"><strong>strings_maps.character_range (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.character_ranges"><strong>strings_maps.character_ranges (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.character_sequence"><strong>strings_maps.character_sequence (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.character_set"><strong>strings_maps.character_set (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.is_in[character,character_set return boolean]"><strong>strings_maps.is_in[character,character_set return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.is_subset[character_set,character_set return boolean]"><strong>strings_maps.is_subset[character_set,character_set return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.to_domain[character_mapping return character_sequence]"><strong>strings_maps.to_domain[character_mapping return character_sequence] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.to_mapping[None,character_sequence return character_mapping]"><strong>strings_maps.to_mapping[None,character_sequence return character_mapping] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.to_range[character_mapping return character_sequence]"><strong>strings_maps.to_range[character_mapping return character_sequence] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.to_ranges[character_set return character_ranges]"><strong>strings_maps.to_ranges[character_set return character_ranges] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.to_sequence[character_set return character_sequence]"><strong>strings_maps.to_sequence[character_set return character_sequence] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.to_set[character return character_set]"><strong>strings_maps.to_set[character return character_set] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.to_set[character_range return character_set]"><strong>strings_maps.to_set[character_range return character_set] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.to_set[character_ranges return character_set]"><strong>strings_maps.to_set[character_ranges return character_set] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.to_set[character_sequence return character_set]"><strong>strings_maps.to_set[character_sequence return character_set] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.value[character_mapping,character return character]"><strong>strings_maps.value[character_mapping,character return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#package-strings_maps_constants"><strong>strings_maps_constants (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#package-strings_unbounded"><strong>strings_unbounded (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.append[unbounded_string,character]"><strong>strings_unbounded.append[unbounded_string,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.append[unbounded_string,string]"><strong>strings_unbounded.append[unbounded_string,string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.append[unbounded_string,unbounded_string]"><strong>strings_unbounded.append[unbounded_string,unbounded_string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.copy[string,unbounded_string,integer]"><strong>strings_unbounded.copy[string,unbounded_string,integer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.copy[unbounded_string,unbounded_string,integer]"><strong>strings_unbounded.copy[unbounded_string,unbounded_string,integer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.count[unbounded_string,string,natural]"><strong>strings_unbounded.count[unbounded_string,string,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.delete[unbounded_string,positive,natural]"><strong>strings_unbounded.delete[unbounded_string,positive,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.element[unbounded_string,positive,character]"><strong>strings_unbounded.element[unbounded_string,positive,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.eq[unbounded_string,string,boolean]"><strong>strings_unbounded.eq[unbounded_string,string,boolean] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.eq[unbounded_string,unbounded_string,boolean]"><strong>strings_unbounded.eq[unbounded_string,unbounded_string,boolean] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.find_token[unbounded_string,character_set,membership,positive,natural]"><strong>strings_unbounded.find_token[unbounded_string,character_set,membership,positive,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.free[unbounded_string]"><strong>strings_unbounded.free[unbounded_string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.head[unbounded_string,natural,character]"><strong>strings_unbounded.head[unbounded_string,natural,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.initialize[unbounded_string]"><strong>strings_unbounded.initialize[unbounded_string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.insert[unbounded_string,positive,string]"><strong>strings_unbounded.insert[unbounded_string,positive,string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.length[unbounded_string,natural]"><strong>strings_unbounded.length[unbounded_string,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.overwrite[unbounded_string,positive,string]"><strong>strings_unbounded.overwrite[unbounded_string,positive,string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.replace_element[unbounded_string,positive,character]"><strong>strings_unbounded.replace_element[unbounded_string,positive,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.replace_slice[unbounded_string,positive,natural,string]"><strong>strings_unbounded.replace_slice[unbounded_string,positive,natural,string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.slice[unbounded_string,positive,positive,unbounded_string]"><strong>strings_unbounded.slice[unbounded_string,positive,positive,unbounded_string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.tail[unbounded_string,natural,character]"><strong>strings_unbounded.tail[unbounded_string,natural,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.to_string[unbounded_string,string]"><strong>strings_unbounded.to_string[unbounded_string,string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.to_unbounded_string[natural return unbounded_string]"><strong>strings_unbounded.to_unbounded_string[natural return unbounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.to_unbounded_string[string return unbounded_string]"><strong>strings_unbounded.to_unbounded_string[string return unbounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.translate[unbounded_string,character_mapping]"><strong>strings_unbounded.translate[unbounded_string,character_mapping] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.trim[unbounded_string,character_set,character_set]"><strong>strings_unbounded.trim[unbounded_string,character_set,character_set] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.trim[unbounded_string,trim_end]"><strong>strings_unbounded.trim[unbounded_string,trim_end] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.unbounded_string"><strong>strings_unbounded.unbounded_string (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/synchronizing.html#package-synchronizing"><strong>synchronizing (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/synchronizing.html#synchronizing.bit_synchronizer"><strong>synchronizing.bit_synchronizer (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/synchronizing.html#synchronizing.handshake_synchronizer"><strong>synchronizing.handshake_synchronizer (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/synchronizing.html#synchronizing.reset_synchronizer"><strong>synchronizing.reset_synchronizer (VHDL entity)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="T">T</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.tail[bounded_string,natural,character,truncation return bounded_string]"><strong>tail[bounded_string,natural,character,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.tail[bounded_string,natural,character,truncation]"><strong>tail[bounded_string,natural,character,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.tail[string,natural,alignment,character]"><strong>tail[string,natural,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.tail[string,natural,character return string]"><strong>tail[string,natural,character return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.tail[unbounded_string,natural,character]"><strong>tail[unbounded_string,natural,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.text_buffer"><strong>text_buffer (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#package-text_buffering"><strong>text_buffering (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.append[string,text_buffer]"><strong>text_buffering.append[string,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.append[unbounded_string,text_buffer]"><strong>text_buffering.append[unbounded_string,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.append_file[string,text_buffer]"><strong>text_buffering.append_file[string,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.append_file[text,text_buffer]"><strong>text_buffering.append_file[text,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.buffer_line"><strong>text_buffering.buffer_line (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.buffer_line_acc"><strong>text_buffering.buffer_line_acc (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.endbuffer[text_buffer,boolean]"><strong>text_buffering.endbuffer[text_buffer,boolean] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.free[text_buffer]"><strong>text_buffering.free[text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.load_buffer[string,text_buffer]"><strong>text_buffering.load_buffer[string,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.load_buffer[text,text_buffer]"><strong>text_buffering.load_buffer[text,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.nextline[text_buffer,unbounded_string]"><strong>text_buffering.nextline[text_buffer,unbounded_string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.setline[text_buffer,positive]"><strong>text_buffering.setline[text_buffer,positive] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.text_buffer"><strong>text_buffering.text_buffer (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.write[string,text_buffer]"><strong>text_buffering.write[string,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.write[text,text_buffer]"><strong>text_buffering.write[text,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.time_duration[clock_cycles,delay_length return delay_length]"><strong>time_duration[clock_cycles,delay_length return delay_length] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.time_duration[clock_cycles,real return delay_length]"><strong>time_duration[clock_cycles,real return delay_length] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.time_duration[clock_cycles,real return real]"><strong>time_duration[clock_cycles,real return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.time_rounding"><strong>time_rounding (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#package-timing_ops"><strong>timing_ops (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.clock_cycles"><strong>timing_ops.clock_cycles (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.clock_gen[std_ulogic,boolean,delay_length,duty_cycle]"><strong>timing_ops.clock_gen[std_ulogic,boolean,delay_length,duty_cycle] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.clock_gen[std_ulogic,boolean,frequency,duty_cycle]"><strong>timing_ops.clock_gen[std_ulogic,boolean,frequency,duty_cycle] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.duty_cycle"><strong>timing_ops.duty_cycle (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.frequency"><strong>timing_ops.frequency (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.report_time_precision[string,clock_cycles,real,real]"><strong>timing_ops.report_time_precision[string,clock_cycles,real,real] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.report_time_precision[string,clock_cycles,time,time]"><strong>timing_ops.report_time_precision[string,clock_cycles,time,time] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.resolution_limit[ return delay_length]"><strong>timing_ops.resolution_limit[ return delay_length] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.time_duration[clock_cycles,delay_length return delay_length]"><strong>timing_ops.time_duration[clock_cycles,delay_length return delay_length] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.time_duration[clock_cycles,real return delay_length]"><strong>timing_ops.time_duration[clock_cycles,real return delay_length] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.time_duration[clock_cycles,real return real]"><strong>timing_ops.time_duration[clock_cycles,real return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.time_rounding"><strong>timing_ops.time_rounding (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_clock_cycles[delay_length,delay_length return clock_cycles]"><strong>timing_ops.to_clock_cycles[delay_length,delay_length return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_clock_cycles[delay_length,frequency,time_rounding return clock_cycles]"><strong>timing_ops.to_clock_cycles[delay_length,frequency,time_rounding return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_clock_cycles[delay_length,real,time_rounding return clock_cycles]"><strong>timing_ops.to_clock_cycles[delay_length,real,time_rounding return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_clock_cycles[real,delay_length,time_rounding return clock_cycles]"><strong>timing_ops.to_clock_cycles[real,delay_length,time_rounding return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_clock_cycles[real,frequency,time_rounding return clock_cycles]"><strong>timing_ops.to_clock_cycles[real,frequency,time_rounding return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_clock_cycles[real,real,time_rounding return clock_cycles]"><strong>timing_ops.to_clock_cycles[real,real,time_rounding return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_frequency[delay_length return frequency]"><strong>timing_ops.to_frequency[delay_length return frequency] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_frequency[real return frequency]"><strong>timing_ops.to_frequency[real return frequency] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_period[frequency return delay_length]"><strong>timing_ops.to_period[frequency return delay_length] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_period[real return delay_length]"><strong>timing_ops.to_period[real return delay_length] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_real[frequency return real]"><strong>timing_ops.to_real[frequency return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_real[time return real]"><strong>timing_ops.to_real[time return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_time[real return time]"><strong>timing_ops.to_time[real return time] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.To_Basic[character return character]"><strong>To_Basic[character return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.To_Basic[string return string]"><strong>To_Basic[string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bcd_conversion.html#bcd_conversion.to_bcd[unsigned return unsigned]"><strong>to_bcd[unsigned return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#gray_code.to_binary[std_logic_vector return std_logic_vector]"><strong>to_binary[std_logic_vector return std_logic_vector] (VHDL function)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/gray_code.html#gray_code.to_binary[std_ulogic_vector return std_ulogic_vector]"><strong>to_binary[std_ulogic_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bcd_conversion.html#bcd_conversion.to_binary[unsigned return unsigned]"><strong>to_binary[unsigned return unsigned] (VHDL function)</strong></a>, <a href="rst/modules/gray_code.html#gray_code.to_binary[unsigned return unsigned]"><strong>[1]</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.to_bounded_string[string,truncation return bounded_string]"><strong>to_bounded_string[string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_clock_cycles[delay_length,delay_length return clock_cycles]"><strong>to_clock_cycles[delay_length,delay_length return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_clock_cycles[delay_length,frequency,time_rounding return clock_cycles]"><strong>to_clock_cycles[delay_length,frequency,time_rounding return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_clock_cycles[delay_length,real,time_rounding return clock_cycles]"><strong>to_clock_cycles[delay_length,real,time_rounding return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_clock_cycles[real,delay_length,time_rounding return clock_cycles]"><strong>to_clock_cycles[real,delay_length,time_rounding return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_clock_cycles[real,frequency,time_rounding return clock_cycles]"><strong>to_clock_cycles[real,frequency,time_rounding return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_clock_cycles[real,real,time_rounding return clock_cycles]"><strong>to_clock_cycles[real,real,time_rounding return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.to_domain[character_mapping return character_sequence]"><strong>to_domain[character_mapping return character_sequence] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.to_ecc_vec[std_ulogic_vector,natural return ecc_vector]"><strong>to_ecc_vec[std_ulogic_vector,natural return ecc_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_frequency[delay_length return frequency]"><strong>to_frequency[delay_length return frequency] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_frequency[real return frequency]"><strong>to_frequency[real return frequency] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#gray_code.to_gray[std_logic_vector return std_logic_vector]"><strong>to_gray[std_logic_vector return std_logic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#gray_code.to_gray[std_ulogic_vector return std_ulogic_vector]"><strong>to_gray[std_ulogic_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#gray_code.to_gray[unsigned return unsigned]"><strong>to_gray[unsigned return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.To_Lower[character return character]"><strong>To_Lower[character return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.To_Lower[string return string]"><strong>To_Lower[string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.to_mapping[None,character_sequence return character_mapping]"><strong>to_mapping[None,character_sequence return character_mapping] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_period[frequency return delay_length]"><strong>to_period[frequency return delay_length] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_period[real return delay_length]"><strong>to_period[real return delay_length] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.to_range[character_mapping return character_sequence]"><strong>to_range[character_mapping return character_sequence] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.to_ranges[character_set return character_ranges]"><strong>to_ranges[character_set return character_ranges] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_real[frequency return real]"><strong>to_real[frequency return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_real[time return real]"><strong>to_real[time return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.to_sequence[character_set return character_sequence]"><strong>to_sequence[character_set return character_sequence] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.to_set[character return character_set]"><strong>to_set[character return character_set] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.to_set[character_range return character_set]"><strong>to_set[character_range return character_set] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.to_set[character_ranges return character_set]"><strong>to_set[character_ranges return character_set] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.to_set[character_sequence return character_set]"><strong>to_set[character_sequence return character_set] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.to_string[bounded_string return string]"><strong>to_string[bounded_string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.to_string[unbounded_string,string]"><strong>to_string[unbounded_string,string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#hamming_edac.to_sulv[ecc_vector return std_ulogic_vector]"><strong>to_sulv[ecc_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#lfsr_ops.to_tap_map[lfsr_coefficients,positive,boolean return std_ulogic_vector]"><strong>to_tap_map[lfsr_coefficients,positive,boolean return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#timing_ops.to_time[real return time]"><strong>to_time[real return time] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.to_unbounded_string[natural return unbounded_string]"><strong>to_unbounded_string[natural return unbounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.to_unbounded_string[string return unbounded_string]"><strong>to_unbounded_string[string return unbounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.To_Upper[character return character]"><strong>To_Upper[character return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#characters_handling.To_Upper[string return string]"><strong>To_Upper[string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.translate[bounded_string,character_mapping return bounded_string]"><strong>translate[bounded_string,character_mapping return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.translate[bounded_string,character_mapping]"><strong>translate[bounded_string,character_mapping] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.translate[string,character_mapping return string]"><strong>translate[string,character_mapping return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.translate[string,character_mapping]"><strong>translate[string,character_mapping] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.translate[unbounded_string,character_mapping]"><strong>translate[unbounded_string,character_mapping] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.trim[bounded_string,character_set,character_set return bounded_string]"><strong>trim[bounded_string,character_set,character_set return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.trim[bounded_string,character_set,character_set]"><strong>trim[bounded_string,character_set,character_set] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.trim[bounded_string,trim_end return bounded_string]"><strong>trim[bounded_string,trim_end return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#strings_bounded.trim[bounded_string,trim_end]"><strong>trim[bounded_string,trim_end] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.trim[string,character_set,character_set return string]"><strong>trim[string,character_set,character_set return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.trim[string,character_set,character_set,alignment,character]"><strong>trim[string,character_set,character_set,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.trim[string,trim_end return string]"><strong>trim[string,trim_end return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#strings_fixed.trim[string,trim_end,alignment,character]"><strong>trim[string,trim_end,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.trim[unbounded_string,character_set,character_set]"><strong>trim[unbounded_string,character_set,character_set] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.trim[unbounded_string,trim_end]"><strong>trim[unbounded_string,trim_end] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings.html#strings.trim_end"><strong>trim_end (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings.html#strings.truncation"><strong>truncation (VHDL type)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="U">U</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_unbounded.html#strings_unbounded.unbounded_string"><strong>unbounded_string (VHDL type)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="V">V</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_maps.html#strings_maps.value[character_mapping,character return character]"><strong>value[character_mapping,character return character] (VHDL function)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="W">W</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/lcar_ops.html#lcar_ops.wolfram_lcar"><strong>wolfram_lcar (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#binaryio.write[octet_file,endianness,signed]"><strong>write[octet_file,endianness,signed] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#binaryio.write[octet_file,endianness,unsigned]"><strong>write[octet_file,endianness,unsigned] (VHDL procedure)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.write[string,text_buffer]"><strong>write[string,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#text_buffering.write[text,text_buffer]"><strong>write[text,text_buffer] (VHDL procedure)</strong></a>
  </dt>

  </dl></td>
</tr></table>



          </div>
        </div>
      </div>
      <div class="sphinxsidebar">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="index.html">
              <img class="logo" src="_static/vhdl-extras-sm.png" alt="Logo"/>
            </a></p>
<h1 class="logo"><a href="index.html">VHDL-extras</a></h1>



<p class="blurb">Flexible VHDL library</p>



<p>
<iframe src="https://ghbtns.com/github-btn.html?user=kevinpt&repo=vhdl-extras&type=watch&count=true&size=large"
  allowtransparency="true" frameborder="0" scrolling="0" width="200px" height="35px"></iframe>
</p>


<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="index.html">Documentation overview</a><ul>
  </ul></li>
</ul>
</div><h3>Other projects</h3>

<div id="proj_list">
<p>
<a href="http://kevinpt.github.io/opbasm/">Opbasm</a><br>
<a href="http://kevinpt.github.io/ripyl/">Ripyl</a><br>
<a href="http://code.google.com/p/vertcl">Vertcl</a><br>

<a href="http://kevinpt.github.io/lecroy-colorizer/">Lecroy-colorizer</a>
</p>
</div>

<script>
$(function() { // Retrieve list of repositories from Github and dynamically insert them into sidebar

if(!window.sessionStorage || !JSON) { return; } // Punt on crusty browsers (looking at you IE10)

function JSONP( url, callback ) {
	var id = ( 'jsonp' + Math.random() * new Date() ).replace('.', '');
	var script = document.createElement('script');
	script.src = url.replace( 'callback=?', 'callback=' + id );
	document.body.appendChild( script );
	window[ id ] = function( data ) {
		if (callback) {
			callback( data );
		}
	};
}

function insert_projects(projects) {
    var links = [];
    var cur_proj = "VHDL-extras".toLowerCase();
    $.each(projects, function(key, value) {
      if(key != cur_proj) {
        var title = key.replace(/^./, function(match) {return match.toUpperCase()}); // Capitalize first char
        links.push("<a href='"+ value +"'>" + title + "</a>");
      }
    });
    
    $("#proj_list").html("<p>"+ links.join("<br>") +"</p>");
}

var now = new Date().getTime();
if(sessionStorage.KTcacheTime && now - sessionStorage.KTcacheTime < 5*60*1000 ) { // Use cached values (5 min. expiry)
  insert_projects(JSON.parse(sessionStorage.KTprojects));
} else { // Retrieve current projects
  JSONP("https://api.github.com/users/kevinpt/repos?type=owner&callback=?", function(response) {
    var projects = {};
    $.each(response.data, function(index, value) {
      projects[value.name] = value.homepage;
    });
    
    insert_projects(projects);
    
    // Store data in session cache
    sessionStorage.KTprojects = JSON.stringify(projects);
    var now = new Date().getTime();
    sessionStorage.KTcacheTime = now;
  });  
}

});
</script>
<div id="searchbox" style="display: none">
  <h3>Quick search</h3>
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    <p class="searchtip" style="font-size: 90%">
    Enter search terms or a module, class or function name.
    </p>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>

    <div class="footer">
      &copy;2015, Kevin Thibedeau.
      
    </div>

    

    


  </body>
</html>