Info: constrained 'led_red' to bel 'X6/Y31/io0'
Info: constrained 'led_green' to bel 'X4/Y31/io0'
Info: constrained 'led_blue' to bel 'X5/Y31/io0'
Info: constrained 'spi_cs' to bel 'X24/Y0/io1'
Info: constrained 'gpio_23' to bel 'X19/Y31/io0'
Info: constrained 'gpio_25' to bel 'X19/Y31/io1'
Info: constrained 'gpio_26' to bel 'X18/Y31/io0'
Info: constrained 'gpio_27' to bel 'X18/Y31/io1'
Info: constrained 'gpio_32' to bel 'X16/Y31/io0'
Info: constrained 'gpio_35' to bel 'X12/Y31/io1'
Info: constrained 'gpio_31' to bel 'X16/Y31/io1'
Info: constrained 'gpio_37' to bel 'X13/Y31/io0'
Info: constrained 'gpio_34' to bel 'X13/Y31/io1'
Info: constrained 'gpio_43' to bel 'X9/Y31/io0'
Info: constrained 'gpio_36' to bel 'X9/Y31/io1'
Info: constrained 'gpio_42' to bel 'X8/Y31/io0'
Info: constrained 'gpio_38' to bel 'X8/Y31/io1'
Info: constrained 'gpio_28' to bel 'X17/Y31/io0'
Info: constrained 'gpio_20' to bel 'X19/Y0/io1'
Info: constrained 'gpio_10' to bel 'X16/Y0/io0'
Info: constraining clock net 'gpio_20' to 12.00 MHz
Info: constrained 'gpio_12' to bel 'X18/Y0/io0'
Info: constrained 'gpio_21' to bel 'X18/Y0/io1'
Info: constrained 'gpio_13' to bel 'X19/Y0/io0'
Info: constrained 'gpio_19' to bel 'X21/Y0/io1'
Info: constrained 'gpio_18' to bel 'X22/Y0/io1'
Info: constrained 'gpio_11' to bel 'X17/Y0/io0'
Info: constrained 'gpio_9' to bel 'X15/Y0/io0'
Info: constrained 'gpio_6' to bel 'X13/Y0/io1'
Info: constrained 'gpio_44' to bel 'X6/Y0/io1'
Info: constrained 'gpio_4' to bel 'X9/Y0/io0'
Info: constrained 'gpio_3' to bel 'X9/Y0/io1'
Info: constrained 'gpio_48' to bel 'X7/Y0/io0'
Info: constrained 'gpio_45' to bel 'X7/Y0/io1'
Info: constrained 'gpio_47' to bel 'X6/Y0/io0'
Info: constrained 'gpio_46' to bel 'X5/Y0/io0'
Info: constrained 'gpio_2' to bel 'X8/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: gpio_9 feeds SB_IO dv_signals_sbio[6], removing $nextpnr_obuf gpio_9.
Info: gpio_6 feeds SB_IO dv_signals_sbio[2], removing $nextpnr_obuf gpio_6.
Info: gpio_48 feeds SB_IO dv_signals_sbio[8], removing $nextpnr_obuf gpio_48.
Info: gpio_47 feeds SB_IO dv_signals_sbio[0], removing $nextpnr_obuf gpio_47.
Info: gpio_46 feeds SB_IO dv_signals_sbio[14], removing $nextpnr_obuf gpio_46.
Info: gpio_45 feeds SB_IO dv_signals_sbio[4], removing $nextpnr_obuf gpio_45.
Info: gpio_44 feeds SB_IO dv_signals_sbio[9], removing $nextpnr_obuf gpio_44.
Info: gpio_4 feeds SB_IO dv_signals_sbio[5], removing $nextpnr_obuf gpio_4.
Info: gpio_3 feeds SB_IO dv_signals_sbio[1], removing $nextpnr_obuf gpio_3.
Info: gpio_21 feeds SB_IO dv_signals_sbio[13], removing $nextpnr_obuf gpio_21.
Info: gpio_2 feeds SB_IO dv_clk_sbio, removing $nextpnr_obuf gpio_2.
Info: gpio_19 feeds SB_IO dv_signals_sbio[7], removing $nextpnr_obuf gpio_19.
Info: gpio_18 feeds SB_IO dv_signals_sbio[3], removing $nextpnr_obuf gpio_18.
Info: gpio_13 feeds SB_IO dv_signals_sbio[11], removing $nextpnr_obuf gpio_13.
Info: gpio_12 feeds SB_IO dv_signals_sbio[12], removing $nextpnr_obuf gpio_12.
Info: gpio_11 feeds SB_IO dv_signals_sbio[10], removing $nextpnr_obuf gpio_11.
Info: Packing LUT-FFs..
Info:     2471 LCs used as LUT4 only
Info:     1021 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      901 LCs used as DFF only
Info: Packing carries..
Info:       45 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll_inst' to X12/Y31/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:     Input frequency of PLL 'pll_inst' is constrained to 12.0 MHz
Info:     VCO frequency of PLL 'pll_inst' is constrained to 804.5 MHz
Info:     Derived frequency constraint of 25.1 MHz for net pclk
Info:   PLL 'pll_inst' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'pll_lock_SB_LUT4_I3_LC' to X1/Y30/lc0
Info: Promoting globals..
Info: promoting reset [reset] (fanout 1468)
Info: promoting $PACKER_VCC_NET [logic] (fanout 149)
Info: promoting bus_data_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] [logic] (fanout 109)
Info: promoting xosera_main.genblk1.blitter.last_word_SB_DFFSR_Q_R [reset] (fanout 34)
Info: promoting xosera_main.video_gen.vgen_reg_data_o_SB_DFFSR_Q_R [reset] (fanout 16)
Info: promoting xosera_main.genblk1.blitter.blit_state_SB_LUT4_I0_O[3] [cen] (fanout 104)
Info: promoting xosera_main.video_gen.intr_signal_o_SB_DFFSR_Q_3_D_SB_LUT4_O_I0[3] [logic] (fanout 99)
Info: Constraining chains...
Info:       22 LCs used to legalise carry chains.
Info: Checksum: 0x96297636

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x8334dc06

Info: Device utilisation:
Info: 	         ICESTORM_LC:  4462/ 5280    84%
Info: 	        ICESTORM_RAM:    30/   30   100%
Info: 	               SB_IO:    36/   96    37%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     1/    1   100%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     4/    4   100%

Info: Placed 39 cells based on constraints.
Info: Creating initial analytic placement for 4120 cells, random placement wirelen = 113178.
Info:     at initial placer iter 0, wirelen = 1349
Info:     at initial placer iter 1, wirelen = 1251
Info:     at initial placer iter 2, wirelen = 1259
Info:     at initial placer iter 3, wirelen = 1266
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 1286, spread = 41677, legal = 63249; time = 1.53s
Info:     at iteration #2, type ALL: wirelen solved = 1698, spread = 35045, legal = 60011; time = 1.41s
Info:     at iteration #3, type ALL: wirelen solved = 2984, spread = 28525, legal = 50773; time = 1.14s
Info:     at iteration #4, type ALL: wirelen solved = 4211, spread = 27047, legal = 47690; time = 0.95s
Info:     at iteration #5, type ALL: wirelen solved = 5731, spread = 25745, legal = 47012; time = 0.94s
Info:     at iteration #6, type ALL: wirelen solved = 5917, spread = 26366, legal = 46789; time = 1.02s
Info:     at iteration #7, type ALL: wirelen solved = 6929, spread = 25420, legal = 48254; time = 1.06s
Info:     at iteration #8, type ALL: wirelen solved = 7835, spread = 24675, legal = 46527; time = 1.34s
Info:     at iteration #9, type ALL: wirelen solved = 9792, spread = 24181, legal = 44771; time = 0.94s
Info:     at iteration #10, type ALL: wirelen solved = 9601, spread = 23925, legal = 45165; time = 0.97s
Info:     at iteration #11, type ALL: wirelen solved = 10414, spread = 23887, legal = 41583; time = 0.70s
Info:     at iteration #12, type ALL: wirelen solved = 10652, spread = 23575, legal = 42830; time = 0.93s
Info:     at iteration #13, type ALL: wirelen solved = 10643, spread = 23562, legal = 40917; time = 0.79s
Info:     at iteration #14, type ALL: wirelen solved = 11940, spread = 23246, legal = 41775; time = 1.15s
Info:     at iteration #15, type ALL: wirelen solved = 11451, spread = 23189, legal = 41456; time = 0.90s
Info:     at iteration #16, type ALL: wirelen solved = 12370, spread = 23099, legal = 39010; time = 0.74s
Info:     at iteration #17, type ALL: wirelen solved = 12646, spread = 22933, legal = 40182; time = 0.70s
Info:     at iteration #18, type ALL: wirelen solved = 13609, spread = 23165, legal = 38257; time = 0.71s
Info:     at iteration #19, type ALL: wirelen solved = 13164, spread = 22921, legal = 39203; time = 0.72s
Info:     at iteration #20, type ALL: wirelen solved = 13522, spread = 22844, legal = 39665; time = 0.61s
Info:     at iteration #21, type ALL: wirelen solved = 13704, spread = 22794, legal = 37442; time = 0.64s
Info:     at iteration #22, type ALL: wirelen solved = 13751, spread = 22528, legal = 39681; time = 0.58s
Info:     at iteration #23, type ALL: wirelen solved = 14487, spread = 22753, legal = 38462; time = 0.67s
Info:     at iteration #24, type ALL: wirelen solved = 14028, spread = 22668, legal = 38092; time = 0.72s
Info:     at iteration #25, type ALL: wirelen solved = 14909, spread = 22718, legal = 35731; time = 0.49s
Info:     at iteration #26, type ALL: wirelen solved = 15065, spread = 22567, legal = 39938; time = 0.70s
Info:     at iteration #27, type ALL: wirelen solved = 15186, spread = 22775, legal = 37621; time = 0.56s
Info:     at iteration #28, type ALL: wirelen solved = 14990, spread = 22567, legal = 35927; time = 0.66s
Info:     at iteration #29, type ALL: wirelen solved = 15176, spread = 22559, legal = 38519; time = 0.57s
Info:     at iteration #30, type ALL: wirelen solved = 15335, spread = 22684, legal = 38306; time = 0.68s
Info: HeAP Placer Time: 27.56s
Info:   of which solving equations: 3.99s
Info:   of which spreading cells: 0.48s
Info:   of which strict legalisation: 21.93s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1189, wirelen = 35731
Info:   at iteration #5: temp = 0.000000, timing cost = 1163, wirelen = 30939
Info:   at iteration #10: temp = 0.000000, timing cost = 1386, wirelen = 28776
Info:   at iteration #15: temp = 0.000000, timing cost = 1256, wirelen = 27395
Info:   at iteration #20: temp = 0.000000, timing cost = 1153, wirelen = 26508
Info:   at iteration #25: temp = 0.000000, timing cost = 1131, wirelen = 26040
Info:   at iteration #30: temp = 0.000000, timing cost = 1130, wirelen = 25942
Info:   at iteration #30: temp = 0.000000, timing cost = 1129, wirelen = 25944 
Info: SA placement time 11.60s

Info: Max frequency for clock 'pclk': 33.27 MHz (PASS at 25.14 MHz)

Info: Max delay <async>      -> <async>     : 7.05 ns
Info: Max delay <async>      -> posedge pclk: 4.41 ns
Info: Max delay posedge pclk -> <async>     : 7.82 ns

Info: Slack histogram:
Info:  legend: * represents 37 endpoint(s)
Info:          + represents [1,37) endpoint(s)
Info: [  9721,  13161) |*+
Info: [ 13161,  16601) |********+
Info: [ 16601,  20041) |****************************+
Info: [ 20041,  23481) |**************************+
Info: [ 23481,  26921) |**********************************************+
Info: [ 26921,  30361) |************************************************************ 
Info: [ 30361,  33801) |***********************+
Info: [ 33801,  37241) |**************************+
Info: [ 37241,  40681) | 
Info: [ 40681,  44121) | 
Info: [ 44121,  47561) | 
Info: [ 47561,  51001) | 
Info: [ 51001,  54441) | 
Info: [ 54441,  57881) | 
Info: [ 57881,  61321) | 
Info: [ 61321,  64761) | 
Info: [ 64761,  68201) | 
Info: [ 68201,  71641) | 
Info: [ 71641,  75081) | 
Info: [ 75081,  78521) |+
Info: Checksum: 0x5895f89d
Info: Running timing-driven placement optimisation...
Info:    Iteration 0...
Info:    Iteration 1...
Info:    Iteration 2...
Info:    Iteration 3...
Info:    Iteration 4...
Info:    Iteration 5...
Info:    Iteration 6...
Info:    Iteration 7...
Info:    Iteration 8...
Info:    Iteration 9...
Info:    Iteration 10...
Info:    Iteration 11...
Info:    Iteration 12...
Info:    Iteration 13...
Info:    Iteration 14...
Info:    Iteration 15...
Info:    Iteration 16...
Info:    Iteration 17...
Info:    Iteration 18...
Info:    Iteration 19...
Info:    Iteration 20...
Info:    Iteration 21...
Info:    Iteration 22...
Info:    Iteration 23...
Info:    Iteration 24...
Info:    Iteration 25...
Info:    Iteration 26...
Info:    Iteration 27...
Info:    Iteration 28...
Info:    Iteration 29...

Info: Routing..
Info: Setting up routing queue.
Info: Routing 15305 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |        4        674 |    4   674 |     14310|       0.35       0.35|
Info:       2000 |      122       1556 |  118   882 |     13461|       0.70       1.05|
Info:       3000 |      194       2484 |   72   928 |     12553|       0.26       1.31|
Info:       4000 |      216       3462 |   22   978 |     11587|       0.30       1.61|
Info:       5000 |      290       4388 |   74   926 |     10671|       0.30       1.91|
Info:       6000 |      447       5231 |  157   843 |      9893|       0.34       2.24|
Info:       7000 |      572       6106 |  125   875 |      9086|       0.44       2.68|
Info:       8000 |      816       6862 |  244   756 |      8460|       0.43       3.11|
Info:       9000 |     1108       7570 |  292   708 |      7938|       0.52       3.64|
Info:      10000 |     1328       8350 |  220   780 |      7255|       0.34       3.98|
Info:      11000 |     1645       9033 |  317   683 |      6777|       0.55       4.53|
Info:      12000 |     1972       9706 |  327   673 |      6255|       0.93       5.46|
Info:      13000 |     2365      10313 |  393   607 |      5919|       0.99       6.45|
Info:      14000 |     2787      10891 |  422   578 |      5632|       0.86       7.32|
Info:      15000 |     3218      11460 |  431   569 |      5345|       0.80       8.12|
Info:      16000 |     3644      12034 |  426   574 |      5096|       0.75       8.87|
Info:      17000 |     4062      12616 |  418   582 |      4835|       0.68       9.55|
Info:      18000 |     4532      13146 |  470   530 |      4645|       0.66      10.21|
Info:      19000 |     5022      13656 |  490   510 |      4543|       0.81      11.02|
Info:      20000 |     5492      14186 |  470   530 |      4332|       0.87      11.89|
Info:      21000 |     5926      14752 |  434   566 |      4092|       0.65      12.53|
Info:      22000 |     6469      15209 |  543   457 |      4019|       0.91      13.44|
Info:      23000 |     7004      15674 |  535   465 |      3920|       0.81      14.26|
Info:      24000 |     7517      16161 |  513   487 |      3797|       0.85      15.10|
Info:      25000 |     7988      16690 |  471   529 |      3683|       0.80      15.90|
Info:      26000 |     8458      17220 |  470   530 |      3463|       0.64      16.54|
Info:      27000 |     8972      17706 |  514   486 |      3372|       1.07      17.62|
Info:      28000 |     9435      18243 |  463   537 |      3152|       0.83      18.45|
Info:      29000 |     9970      18708 |  535   465 |      3032|       0.92      19.37|
Info:      30000 |    10560      19118 |  590   410 |      2984|       0.97      20.34|
Info:      31000 |    11089      19589 |  529   471 |      2925|       1.06      21.39|
Info:      32000 |    11683      19995 |  594   406 |      2851|       0.83      22.23|
Info:      33000 |    12258      20420 |  575   425 |      2803|       1.12      23.34|
Info:      34000 |    12820      20858 |  562   438 |      2781|       0.99      24.33|
Info:      35000 |    13364      21314 |  544   456 |      2684|       0.78      25.11|
Info:      36000 |    13966      21712 |  602   398 |      2644|       1.17      26.28|
Info:      37000 |    14507      22171 |  541   459 |      2580|       0.83      27.11|
Info:      38000 |    15051      22627 |  544   456 |      2409|       0.99      28.10|
Info:      39000 |    15575      23103 |  524   476 |      2258|       0.89      28.99|
Info:      40000 |    16111      23567 |  536   464 |      2183|       0.95      29.94|
Info:      41000 |    16659      24019 |  548   452 |      2056|       0.87      30.80|
Info:      42000 |    17215      24463 |  556   444 |      1983|       0.98      31.78|
Info:      43000 |    17790      24888 |  575   425 |      1974|       0.96      32.74|
Info:      44000 |    18351      25327 |  561   439 |      1912|       0.81      33.56|
Info:      45000 |    18908      25770 |  557   443 |      1843|       1.02      34.58|
Info:      46000 |    19496      26182 |  588   412 |      1817|       0.95      35.53|
Info:      47000 |    20006      26672 |  510   490 |      1735|       0.85      36.38|
Info:      48000 |    20572      27106 |  566   434 |      1669|       0.70      37.08|
Info:      49000 |    21168      27510 |  596   404 |      1626|       1.06      38.13|
Info:      50000 |    21758      27920 |  590   410 |      1595|       0.82      38.96|
Info:      51000 |    22322      28356 |  564   436 |      1523|       0.94      39.90|
Info:      52000 |    22886      28792 |  564   436 |      1476|       0.88      40.78|
Info:      53000 |    23402      29276 |  516   484 |      1420|       0.77      41.56|
Info:      54000 |    23979      29699 |  577   423 |      1374|       0.82      42.38|
Info:      55000 |    24538      30140 |  559   441 |      1297|       0.95      43.33|
Info:      56000 |    25012      30666 |  474   526 |      1112|       0.59      43.92|
Info:      57000 |    25525      31153 |  513   487 |       993|       0.75      44.66|
Info:      58000 |    25885      31793 |  360   640 |       574|       0.74      45.41|
Info:      58902 |    26129      32452 |  244   659 |         0|       0.89      46.30|
Info: Routing complete.
Info: Router1 time 46.30s
Info: Checksum: 0x4d327575

Info: Critical path report for clock 'pclk' (posedge -> posedge):
Info: curr total
Info:  1.8  1.8  Source xosera_main.vram_arb.vram.umem0_RAM.DATAOUT_6
Info:  6.3  8.1    Net xosera_main.vram_arb.vram.data0[6] budget 5.176000 ns (25,0) -> (11,15)
Info:                Sink xosera_main.genblk1.blitter.blit_data_i_SB_LUT4_O_15_I2_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  upduino/xosera_upd.sv:261.13-281.14
Info:                  ./vram_arb.sv:122.6-130.2
Info:                  ./vram.sv:110.17-110.22
Info:                  ./xosera_main.sv:299.3-331.2
Info:  1.2  9.3  Source xosera_main.genblk1.blitter.blit_data_i_SB_LUT4_O_15_I2_SB_LUT4_O_LC.O
Info:  2.3 11.6    Net xosera_main.genblk1.blitter.blit_data_i_SB_LUT4_O_15_I2[2] budget 5.176000 ns (11,15) -> (10,15)
Info:                Sink xosera_main.genblk1.blitter.blit_data_i_SB_LUT4_O_15_LC.I2
Info:                Defined in:
Info:                  /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 12.8  Source xosera_main.genblk1.blitter.blit_data_i_SB_LUT4_O_15_LC.O
Info:  1.8 14.6    Net xosera_main.vram_data_out[6] budget 5.290000 ns (10,15) -> (10,14)
Info:                Sink xosera_main.video_gen.genblk1.video_pf_b.pf_tile_attr_SB_DFFESR_Q_15_D_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  upduino/xosera_upd.sv:261.13-281.14
Info:                  ./xosera_main.sv:83.25-83.38
Info:  0.9 15.5  Source xosera_main.video_gen.genblk1.video_pf_b.pf_tile_attr_SB_DFFESR_Q_15_D_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  2.4 17.9    Net xosera_main.video_gen.genblk1.video_pf_b.pf_tile_attr_SB_DFFESR_Q_15_D_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2] budget 5.290000 ns (10,14) -> (10,13)
Info:                Sink xosera_main.video_gen.genblk1.video_pf_b.pf_tile_attr_SB_DFFESR_Q_15_D_SB_LUT4_O_3_I2_SB_LUT4_I2_4_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 18.7  Source xosera_main.video_gen.genblk1.video_pf_b.pf_tile_attr_SB_DFFESR_Q_15_D_SB_LUT4_O_3_I2_SB_LUT4_I2_4_O_SB_LUT4_O_LC.O
Info:  1.8 20.5    Net xosera_main.video_gen.genblk1.video_pf_b.pf_tile_attr_SB_DFFESR_Q_15_D_SB_LUT4_O_3_I2_SB_LUT4_I2_4_O[3] budget 5.290000 ns (10,13) -> (9,13)
Info:                Sink xosera_main.video_gen.genblk1.video_pf_b.pf_tile_attr_SB_DFFESR_Q_15_D_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 21.4  Source xosera_main.video_gen.genblk1.video_pf_b.pf_tile_attr_SB_DFFESR_Q_15_D_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  5.5 26.8    Net xosera_main.video_gen.genblk1.video_pf_b.pf_tile_attr_SB_DFFESR_Q_15_D_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2] budget 5.290000 ns (9,13) -> (21,14)
Info:                Sink xosera_main.video_gen.genblk1.video_pf_b.pf_tile_attr_SB_DFFESR_Q_15_D_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.8 27.7  Setup xosera_main.video_gen.genblk1.video_pf_b.pf_tile_attr_SB_DFFESR_Q_15_D_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_LC.I3
Info: 7.7 ns logic, 20.0 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source led_green$sb_io.D_IN_0
Info:  1.8  1.8    Net led_green$SB_IO_IN budget 41.063999 ns (4,31) -> (5,30)
Info:                Sink bus_out_ena_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  upduino/xosera_upd.sv:261.13-281.14
Info:                  ./reg_interface.sv:17.34-17.46
Info:                  ./xosera_main.sv:176.15-209.2
Info:  1.2  3.0  Source bus_out_ena_SB_LUT4_O_LC.O
Info:  4.0  7.0    Net bus_out_ena budget 41.063999 ns (5,30) -> (17,31)
Info:                Sink gpio_28$sb_io.OUTPUT_ENABLE
Info:                Defined in:
Info:                  upduino/xosera_upd.sv:129.7-129.18
Info: 1.2 ns logic, 5.8 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge pclk':
Info: curr total
Info:  0.0  0.0  Source gpio_42$sb_io.D_IN_0
Info:  3.6  3.6    Net gpio_42$SB_IO_IN budget 38.542000 ns (8,31) -> (3,30)
Info:                Sink xosera_main.reg_interface.bus.data_r[2]_SB_DFFE_Q_2_DFFLC.I0
Info:                Defined in:
Info:                  upduino/xosera_upd.sv:261.13-281.14
Info:                  ./reg_interface.sv:20.34-20.44
Info:                  ./xosera_main.sv:176.15-209.2
Info:  1.2  4.8  Setup xosera_main.reg_interface.bus.data_r[2]_SB_DFFE_Q_2_DFFLC.I0
Info: 1.2 ns logic, 3.6 ns routing

Info: Critical path report for cross-domain path 'posedge pclk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source reconfig_r_SB_DFF_Q_DFFLC.O
Info:  6.9  8.3    Net reconfig_r budget 81.943001 ns (24,28) -> (25,0)
Info:                Sink boot.BOOT
Info:                Defined in:
Info:                  upduino/xosera_upd.sv:110.13-110.23
Info: 1.4 ns logic, 6.9 ns routing

Info: Max frequency for clock 'pclk': 36.16 MHz (PASS at 25.14 MHz)

Info: Max delay <async>      -> <async>     : 7.00 ns
Info: Max delay <async>      -> posedge pclk: 4.83 ns
Info: Max delay posedge pclk -> <async>     : 8.32 ns

Info: Slack histogram:
Info:  legend: * represents 41 endpoint(s)
Info:          + represents [1,41) endpoint(s)
Info: [ 12123,  15435) |*****+
Info: [ 15435,  18747) |********************+
Info: [ 18747,  22059) |**********************+
Info: [ 22059,  25371) |****************+
Info: [ 25371,  28683) |*************************************+
Info: [ 28683,  31995) |************************************************************ 
Info: [ 31995,  35307) |***************************+
Info: [ 35307,  38619) |*********+
Info: [ 38619,  41931) | 
Info: [ 41931,  45243) | 
Info: [ 45243,  48555) | 
Info: [ 48555,  51867) | 
Info: [ 51867,  55179) | 
Info: [ 55179,  58491) | 
Info: [ 58491,  61803) | 
Info: [ 61803,  65115) | 
Info: [ 65115,  68427) | 
Info: [ 68427,  71739) | 
Info: [ 71739,  75051) |+
Info: [ 75051,  78363) |+

Info: Program finished normally.
