# CNN
# Title: ðŸŽ¯ Project Milestone Tracker & Roadmap

## Project Overview
Real-Time Object Detection on Xilinx Zynq FPGA (PYNQ-Z2) using Hardware-Accelerated CNN

## Milestones
- CNN model selection and training (MobileNet/Tiny-YOLO)
- HLS IP core design using Vitis HLS
- IP integration in Vivado block design
- Bitstream generation and deployment on PYNQ-Z2
- Software-only (ARM CPU) baseline benchmark
- Hardware-accelerated inference benchmark
- Performance comparison report
- Demo video recording
- Final documentation polish

Labels: enhancement, in-progress
