$comment
	File created using the following command:
		vcd file multiplier.msim.vcd -direction
$end
$date
	Mon Aug 13 18:48:53 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module multiplier_vlg_vec_tst $end
$var reg 8 ! first [7:0] $end
$var reg 8 " second [7:0] $end
$var wire 1 # overflow $end
$var wire 1 $ result [7] $end
$var wire 1 % result [6] $end
$var wire 1 & result [5] $end
$var wire 1 ' result [4] $end
$var wire 1 ( result [3] $end
$var wire 1 ) result [2] $end
$var wire 1 * result [1] $end
$var wire 1 + result [0] $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 Mult0|auto_generated|mac_out2~DATAOUT8 $end
$var wire 1 4 Mult0|auto_generated|mac_out2~DATAOUT12 $end
$var wire 1 5 Mult0|auto_generated|mac_out2~DATAOUT14 $end
$var wire 1 6 Mult0|auto_generated|mac_out2~0 $end
$var wire 1 7 Mult0|auto_generated|mac_out2~1 $end
$var wire 1 8 Mult0|auto_generated|mac_mult1~dataout $end
$var wire 1 9 Mult0|auto_generated|mac_mult1~DATAOUT1 $end
$var wire 1 : Mult0|auto_generated|mac_mult1~DATAOUT2 $end
$var wire 1 ; Mult0|auto_generated|mac_mult1~DATAOUT3 $end
$var wire 1 < Mult0|auto_generated|mac_mult1~DATAOUT4 $end
$var wire 1 = Mult0|auto_generated|mac_mult1~DATAOUT5 $end
$var wire 1 > Mult0|auto_generated|mac_mult1~DATAOUT6 $end
$var wire 1 ? Mult0|auto_generated|mac_mult1~DATAOUT7 $end
$var wire 1 @ Mult0|auto_generated|mac_mult1~DATAOUT8 $end
$var wire 1 A Mult0|auto_generated|mac_mult1~DATAOUT9 $end
$var wire 1 B Mult0|auto_generated|mac_mult1~DATAOUT10 $end
$var wire 1 C Mult0|auto_generated|mac_mult1~DATAOUT11 $end
$var wire 1 D Mult0|auto_generated|mac_mult1~DATAOUT12 $end
$var wire 1 E Mult0|auto_generated|mac_mult1~DATAOUT13 $end
$var wire 1 F Mult0|auto_generated|mac_mult1~DATAOUT14 $end
$var wire 1 G Mult0|auto_generated|mac_mult1~DATAOUT15 $end
$var wire 1 H Mult0|auto_generated|mac_mult1~0 $end
$var wire 1 I Mult0|auto_generated|mac_mult1~1 $end
$var wire 1 J Mult0|auto_generated|mac_out2~dataout $end
$var wire 1 K Mult0|auto_generated|mac_out2~DATAOUT1 $end
$var wire 1 L Mult0|auto_generated|mac_out2~DATAOUT2 $end
$var wire 1 M Mult0|auto_generated|mac_out2~DATAOUT3 $end
$var wire 1 N Mult0|auto_generated|mac_out2~DATAOUT4 $end
$var wire 1 O Mult0|auto_generated|mac_out2~DATAOUT5 $end
$var wire 1 P Mult0|auto_generated|mac_out2~DATAOUT6 $end
$var wire 1 Q Mult0|auto_generated|mac_out2~DATAOUT15 $end
$var wire 1 R Mult0|auto_generated|mac_out2~DATAOUT11 $end
$var wire 1 S Mult0|auto_generated|mac_out2~DATAOUT10 $end
$var wire 1 T Equal0~1_combout $end
$var wire 1 U Mult0|auto_generated|mac_out2~DATAOUT7 $end
$var wire 1 V Mult0|auto_generated|mac_out2~DATAOUT9 $end
$var wire 1 W Equal0~0_combout $end
$var wire 1 X Mult0|auto_generated|mac_out2~DATAOUT13 $end
$var wire 1 Y Equal0~2_combout $end
$var wire 1 Z Equal0~3_combout $end
$var wire 1 [ first~combout [7] $end
$var wire 1 \ first~combout [6] $end
$var wire 1 ] first~combout [5] $end
$var wire 1 ^ first~combout [4] $end
$var wire 1 _ first~combout [3] $end
$var wire 1 ` first~combout [2] $end
$var wire 1 a first~combout [1] $end
$var wire 1 b first~combout [0] $end
$var wire 1 c second~combout [7] $end
$var wire 1 d second~combout [6] $end
$var wire 1 e second~combout [5] $end
$var wire 1 f second~combout [4] $end
$var wire 1 g second~combout [3] $end
$var wire 1 h second~combout [2] $end
$var wire 1 i second~combout [1] $end
$var wire 1 j second~combout [0] $end
$var wire 1 k Mult0|auto_generated|mac_out2_DATAOUT_bus [17] $end
$var wire 1 l Mult0|auto_generated|mac_out2_DATAOUT_bus [16] $end
$var wire 1 m Mult0|auto_generated|mac_out2_DATAOUT_bus [15] $end
$var wire 1 n Mult0|auto_generated|mac_out2_DATAOUT_bus [14] $end
$var wire 1 o Mult0|auto_generated|mac_out2_DATAOUT_bus [13] $end
$var wire 1 p Mult0|auto_generated|mac_out2_DATAOUT_bus [12] $end
$var wire 1 q Mult0|auto_generated|mac_out2_DATAOUT_bus [11] $end
$var wire 1 r Mult0|auto_generated|mac_out2_DATAOUT_bus [10] $end
$var wire 1 s Mult0|auto_generated|mac_out2_DATAOUT_bus [9] $end
$var wire 1 t Mult0|auto_generated|mac_out2_DATAOUT_bus [8] $end
$var wire 1 u Mult0|auto_generated|mac_out2_DATAOUT_bus [7] $end
$var wire 1 v Mult0|auto_generated|mac_out2_DATAOUT_bus [6] $end
$var wire 1 w Mult0|auto_generated|mac_out2_DATAOUT_bus [5] $end
$var wire 1 x Mult0|auto_generated|mac_out2_DATAOUT_bus [4] $end
$var wire 1 y Mult0|auto_generated|mac_out2_DATAOUT_bus [3] $end
$var wire 1 z Mult0|auto_generated|mac_out2_DATAOUT_bus [2] $end
$var wire 1 { Mult0|auto_generated|mac_out2_DATAOUT_bus [1] $end
$var wire 1 | Mult0|auto_generated|mac_out2_DATAOUT_bus [0] $end
$var wire 1 } Mult0|auto_generated|mac_mult1_DATAOUT_bus [17] $end
$var wire 1 ~ Mult0|auto_generated|mac_mult1_DATAOUT_bus [16] $end
$var wire 1 !! Mult0|auto_generated|mac_mult1_DATAOUT_bus [15] $end
$var wire 1 "! Mult0|auto_generated|mac_mult1_DATAOUT_bus [14] $end
$var wire 1 #! Mult0|auto_generated|mac_mult1_DATAOUT_bus [13] $end
$var wire 1 $! Mult0|auto_generated|mac_mult1_DATAOUT_bus [12] $end
$var wire 1 %! Mult0|auto_generated|mac_mult1_DATAOUT_bus [11] $end
$var wire 1 &! Mult0|auto_generated|mac_mult1_DATAOUT_bus [10] $end
$var wire 1 '! Mult0|auto_generated|mac_mult1_DATAOUT_bus [9] $end
$var wire 1 (! Mult0|auto_generated|mac_mult1_DATAOUT_bus [8] $end
$var wire 1 )! Mult0|auto_generated|mac_mult1_DATAOUT_bus [7] $end
$var wire 1 *! Mult0|auto_generated|mac_mult1_DATAOUT_bus [6] $end
$var wire 1 +! Mult0|auto_generated|mac_mult1_DATAOUT_bus [5] $end
$var wire 1 ,! Mult0|auto_generated|mac_mult1_DATAOUT_bus [4] $end
$var wire 1 -! Mult0|auto_generated|mac_mult1_DATAOUT_bus [3] $end
$var wire 1 .! Mult0|auto_generated|mac_mult1_DATAOUT_bus [2] $end
$var wire 1 /! Mult0|auto_generated|mac_mult1_DATAOUT_bus [1] $end
$var wire 1 0! Mult0|auto_generated|mac_mult1_DATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 !
b1111111 "
1#
1+
0*
0)
1(
1'
1&
1%
0$
x,
0-
1.
x/
10
11
12
13
04
05
06
07
18
09
0:
1;
1<
1=
1>
0?
1@
1A
0B
0C
0D
0E
0F
0G
0H
0I
1J
0K
0L
1M
1N
1O
1P
0Q
0R
0S
1T
0U
1V
0W
0X
1Y
0Z
1b
1a
1`
0_
0^
0]
0\
0[
1j
1i
1h
1g
1f
1e
1d
0c
0|
0{
1z
0y
0x
1w
1v
1u
1t
0s
1r
1q
0p
0o
0n
0m
0l
0k
00!
0/!
1.!
0-!
0,!
1+!
1*!
1)!
1(!
0'!
1&!
1%!
0$!
0#!
0"!
0!!
0~
0}
$end
#1000000
