(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvuge (bvsdiv (bvmul #xa22fab6b  #xc87af954 ) (bvsmod bv_2 #xe4bc957d )) (bvsmod (bvudiv #x361e1354  bv_2) (bvashr bv_4 bv_2))))
(assert (bvuge (bvnand (bvxnor #xde86adc1  bv_3) (bvadd bv_4 #xdff0d59f )) (bvor (bvlshr bv_2 #xd3972c95 ) (bvnor #xb1d1bc60  #xa8df2152 ))))
(assert (xor (bvsle (bvsdiv bv_3 bv_1) (bvadd bv_3 #x0a50880f )) (bvule (bvsub #xbd0a4d6d  #x53753828 ) (bvudiv bv_3 bv_2))))
(assert (xor (bvuge (bvashr #xb66e0704  #x80780f71 ) (bvadd bv_0 #x1af48bc5 )) (bvugt (bvsub #x7ac69566  bv_0) (bvlshr #xae0d227d  #xbcdd826d ))))
(assert (=> (bvuge (bvsrem bv_2 #xb00294e8 ) (bvshl #xc35c9318  #xc0899868 )) (bvuge (bvashr #xa16983c7  #xc656b316 ) (bvadd #xdb5e7994  #x3a4f8e7f ))))
(check-sat)
(exit)
