Source Block: hdl/library/axi_dmac/axi_dmac_response_manager.v@169:186@HdlStmProcess
      response_valid <= 1'b0;
    end
  end
end

always @(posedge req_clk)
begin
  if (state == STATE_ZERO_COMPL) begin
    measured_burst_length <= {BYTES_PER_BURST_WIDTH{1'b1}};
  end else if (state == STATE_ACC) begin
    measured_burst_length <= req_response_dest_data_burst_length;
  end
end

always @(*) begin
  nx_state = state;
  case (state)
    STATE_IDLE: begin

Diff Content:
- 174 always @(posedge req_clk)
- 175 begin
- 176   if (state == STATE_ZERO_COMPL) begin
- 177     measured_burst_length <= {BYTES_PER_BURST_WIDTH{1'b1}};
- 178   end else if (state == STATE_ACC) begin
- 179     measured_burst_length <= req_response_dest_data_burst_length;
- 181 end
+ 179   always @(posedge req_clk)
+ 179   begin
+ 179     if (state == STATE_ZERO_COMPL) begin
+ 179       measured_burst_length <= {BYTES_PER_BURST_WIDTH{1'b1}};
+ 179     end else if (state == STATE_ACC) begin
+ 179       measured_burst_length <= req_response_dest_data_burst_length;
+ 179     end

Clone Blocks:
