Info: Generated by version: 22.2 build 94
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\clt\AppData\Local\Temp\alt0319_8340511535327096301.dir\0001_tx_sdi_gen\rtl\tx\tx_pll.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=RIVIERA,MODELSIM --output-directory=C:\Users\clt\AppData\Local\Temp\alt0319_8340511535327096301.dir\0001_tx_sdi_gen\rtl\tx\tx_pll --family="Arria 10" --part=10AX048H3F34E2SG
Info: tx_pll.tx_pll: For the selected device(10AX048H3F34E2SG), PLL speed grade is 3.
Info: tx_pll: "Transforming system: tx_pll"
Info: tx_pll: "Naming system components in system: tx_pll"
Info: tx_pll: "Processing generation queue"
Info: tx_pll: "Generating: tx_pll"
Info: tx_pll: "Generating: altera_xcvr_fpll_a10"
Info: tx_pll: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: tx_pll: add_fileset_file ./mentor/twentynm_xcvr_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_xcvr_avmm.sv MENTOR_SPECIFIC
Info: tx_pll: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: tx_pll: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info: tx_pll: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
Info: tx_pll: add_fileset_file ./mentor/altera_xcvr_fpll_a10.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source/altera_xcvr_fpll_a10.sv MENTOR_SPECIFIC
Info: tx_pll: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: tx_pll: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
Info: tx_pll: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
Info: tx_pll: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
Info: tx_pll: add_fileset_file ./mentor/alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_atx_pll_vi/mentor/source/alt_xcvr_pll_embedded_debug.sv MENTOR_SPECIFIC
Info: tx_pll: add_fileset_file ./mentor/alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_atx_pll_vi/mentor/source/alt_xcvr_pll_avmm_csr.sv MENTOR_SPECIFIC
Info: tx_pll: Done "tx_pll" with 2 modules, 18 files
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/clt/AppData/Local/Temp/alt0319_8340511535327096301.dir/0001_tx_sdi_gen/rtl/tx/tx_pll/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/clt/AppData/Local/Temp/alt0319_8340511535327096301.dir/0001_tx_sdi_gen/rtl/tx/tx_pll/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/clt/AppData/Local/Temp/alt0319_8340511535327096301.dir/0001_tx_sdi_gen/rtl/tx/tx_pll/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\Users\clt\AppData\Local\Temp\alt0319_8340511535327096301.dir\0001_tx_sdi_gen\rtl\tx\tx_pll.ip --simulator=RIVIERA,MODELSIM --output-directory=C:/Users/clt/AppData/Local/Temp/alt0319_8340511535327096301.dir/0001_tx_sdi_gen/rtl/tx/tx_pll/sim/ --use-relative-paths=true
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/clt/AppData/Local/Temp/alt0319_8340511535327096301.dir/0001_tx_sdi_gen/rtl/tx/tx_pll/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/clt/AppData/Local/Temp/alt0319_8340511535327096301.dir/0001_tx_sdi_gen/rtl/tx/tx_pll/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/clt/AppData/Local/Temp/alt0319_8340511535327096301.dir/0001_tx_sdi_gen/rtl/tx/tx_pll/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\clt\AppData\Local\Temp\alt0319_8340511535327096301.dir\0001_tx_sdi_gen\rtl\tx\tx_pll.ip --synthesis=VERILOG --output-directory=C:\Users\clt\AppData\Local\Temp\alt0319_8340511535327096301.dir\0001_tx_sdi_gen\rtl\tx\tx_pll --family="Arria 10" --part=10AX048H3F34E2SG
Info: tx_pll.tx_pll: For the selected device(10AX048H3F34E2SG), PLL speed grade is 3.
Info: tx_pll: "Transforming system: tx_pll"
Info: tx_pll: "Naming system components in system: tx_pll"
Info: tx_pll: "Processing generation queue"
Info: tx_pll: "Generating: tx_pll"
Info: tx_pll: "Generating: altera_xcvr_fpll_a10"
Info: tx_pll: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: tx_pll: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: tx_pll: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
Info: tx_pll: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: tx_pll: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
Info: tx_pll: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
Info: tx_pll: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
Info: tx_pll: Done "tx_pll" with 2 modules, 9 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
