optimal shift strategy block transfer ccd memory for purposes paper block transfer ccd memory composed serial shift registers shift rate vary definite minimum shift rate refresh rate definite maximum shift rate the bits iin shift registers numbered 0 n 1 blocks n bits transferred starting bit 0 what shift strategy block transfer request occurring random time wait minimal amount time bit 0 reached the minimum shift rate requirement allow simply park bit 0 wait transfer request the optimal strategy involves shifting slowly bit 0 passed shifting quickly critical boundary reached shortly bit 0 comes this called hurry wait strategy known computer field the block transfer ccd memory viewed paging drum variable bounded rotation speed cacm may,1978 sites r paging drum charge coupled devices shift register memory memory hierarchy electronic drum latency 3.72 5.39 6.34 6.35 ca780510 dh february 26 1979 1:05 pm