{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1534255834377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1534255834378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 15 00:10:26 2018 " "Processing started: Wed Aug 15 00:10:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1534255834378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1534255834378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1534255834378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1534255834931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part2-Structure " "Found design unit 1: part2-Structure" {  } { { "part2.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/part2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534255835409 ""} { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/part2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534255835409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534255835409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-LogicFunction " "Found design unit 1: fulladd-LogicFunction" {  } { { "fulladder.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/fulladder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534255835412 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladder.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534255835412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534255835412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaynumber.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaynumber.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayNumber-Behavior " "Found design unit 1: displayNumber-Behavior" {  } { { "displayNumber.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/displayNumber.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534255835415 ""} { "Info" "ISGN_ENTITY_NAME" "1 displayNumber " "Found entity 1: displayNumber" {  } { { "displayNumber.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/displayNumber.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534255835415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534255835415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-Structure " "Found design unit 1: Comparator-Structure" {  } { { "Comparator.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/Comparator.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534255835419 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/Comparator.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534255835419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534255835419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ciruita.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ciruita.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitA-Structure " "Found design unit 1: CircuitA-Structure" {  } { { "CiruitA.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/CiruitA.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534255835422 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitA " "Found entity 1: CircuitA" {  } { { "CiruitA.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/CiruitA.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534255835422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534255835422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuitb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuitB-LogicFunction " "Found design unit 1: circuitB-LogicFunction" {  } { { "circuitB.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/circuitB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534255835426 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuitB " "Found entity 1: circuitB" {  } { { "circuitB.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/circuitB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534255835426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534255835426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4-Structure " "Found design unit 1: adder4-Structure" {  } { { "add4.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/add4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534255835429 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Found entity 1: adder4" {  } { { "add4.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/add4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534255835429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534255835429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_in_one_mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2_in_one_mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_2_in_1-behavior " "Found design unit 1: mul_2_in_1-behavior" {  } { { "2_in_one_mul.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/2_in_one_mul.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534255835432 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_2_in_1 " "Found entity 1: mul_2_in_1" {  } { { "2_in_one_mul.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/2_in_one_mul.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534255835432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534255835432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part4-STRUCTURE " "Found design unit 1: part4-STRUCTURE" {  } { { "part4.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/part4.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534255835436 ""} { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/part4.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534255835436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534255835436 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/add4.vhd " "Can't analyze file -- file output_files/add4.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1534255835439 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1534255835472 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[6..5\] part4.vhd(15) " "Using initial value X (don't care) for net \"LEDG\[6..5\]\" at part4.vhd(15)" {  } { { "part4.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/part4.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534255835473 "|part4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayNumber displayNumber:init2 " "Elaborating entity \"displayNumber\" for hierarchy \"displayNumber:init2\"" {  } { { "part4.vhd" "init2" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/part4.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534255835476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:init4 " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:init4\"" {  } { { "part4.vhd" "init4" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/part4.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534255835480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 adder4:stage0 " "Elaborating entity \"adder4\" for hierarchy \"adder4:stage0\"" {  } { { "part4.vhd" "stage0" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/part4.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534255835484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd adder4:stage0\|fulladd:stage0 " "Elaborating entity \"fulladd\" for hierarchy \"adder4:stage0\|fulladd:stage0\"" {  } { { "add4.vhd" "stage0" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/add4.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534255835487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part2 part2:stage3 " "Elaborating entity \"part2\" for hierarchy \"part2:stage3\"" {  } { { "part4.vhd" "stage3" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/part4.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534255835512 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry part2.vhd(51) " "Verilog HDL or VHDL warning at part2.vhd(51): object \"carry\" assigned a value but never read" {  } { { "part2.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/part2.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1534255835513 "|part4|part2:stage3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitA part2:stage3\|CircuitA:stage2 " "Elaborating entity \"CircuitA\" for hierarchy \"part2:stage3\|CircuitA:stage2\"" {  } { { "part2.vhd" "stage2" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/part2.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534255835516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_2_in_1 part2:stage3\|mul_2_in_1:stage3 " "Elaborating entity \"mul_2_in_1\" for hierarchy \"part2:stage3\|mul_2_in_1:stage3\"" {  } { { "part2.vhd" "stage3" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/part2.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534255835518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayNumber part2:stage3\|displayNumber:stage10 " "Elaborating entity \"displayNumber\" for hierarchy \"part2:stage3\|displayNumber:stage10\"" {  } { { "part2.vhd" "stage10" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/part2.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534255835531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitB part2:stage3\|circuitB:stage11 " "Elaborating entity \"circuitB\" for hierarchy \"part2:stage3\|circuitB:stage11\"" {  } { { "part2.vhd" "stage11" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/part2.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534255835535 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "part4.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/part4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534255836298 "|part4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "part4.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/part4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534255836298 "|part4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "part4.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/part4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534255836298 "|part4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "part4.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/part4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534255836298 "|part4|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "part4.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 4/part4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534255836298 "|part4|LEDG[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1534255836298 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1534255836570 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534255836570 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1534255836689 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1534255836689 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1534255836689 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1534255836689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1534255836736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 15 00:10:36 2018 " "Processing ended: Wed Aug 15 00:10:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1534255836736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1534255836736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1534255836736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534255836736 ""}
