#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Feb 22 17:54:02 2018
# Process ID: 5508
# Current directory: C:/Users/aliel/Desktop/ProvaRL/project_reti_logiche/project_reti_logiche
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11476 C:\Users\aliel\Desktop\ProvaRL\project_reti_logiche\project_reti_logiche\project_reti_logiche.xpr
# Log file: C:/Users/aliel/Desktop/ProvaRL/project_reti_logiche/project_reti_logiche/vivado.log
# Journal file: C:/Users/aliel/Desktop/ProvaRL/project_reti_logiche/project_reti_logiche\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Users/aliel/Desktop/ProvaRL/project_reti_logiche/project_reti_logiche/project_reti_logiche.xprupdate_compile_order -fileset sources_1

config_webtalk -user on
set_property target_language VHDL [current_project]
launch_simulation
source project_tb.tcl
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_simulation -mode post-synthesis -type timing
source project_tb.tcl
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
current_sim simulation_2
close_sim
launch_simulation -mode post-synthesis -type timing
source project_tb.tcl
current_sim simulation_1
close_sim
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
source project_tb.tcl
close_sim
current_sim simulation_4
close_sim
close_sim
close_design
close_project
open_project C:/Users/aliel/Desktop/ProvaRL/project_reti_logiche/project_reti_logiche/project_reti_logiche.xpr
update_compile_order -fileset sources_1
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
source project_tb.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source project_tb.tcl
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
current_sim simulation_16
close_sim
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
source project_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
current_sim simulation_17
close_sim
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
launch_simulation -mode post-synthesis -type timing
source project_tb.tcl
current_sim simulation_19
close_sim
launch_simulation
source project_tb.tcl
current_sim simulation_20
close_sim
current_sim simulation_22
close_sim
launch_simulation
source project_tb.tcl
current_sim simulation_21
current_sim simulation_23
current_sim simulation_21
close_sim
close_sim
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
source project_tb.tcl
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
current_sim simulation_25
current_sim simulation_26
add_wave {{/project_tb/UUT/nord}} 
current_sim simulation_25
close_sim
launch_simulation
source project_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_sim simulation_26
close_sim
close_design
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
current_sim simulation_27
close_sim
launch_simulation
launch_simulation
launch_simulation
source project_tb.tcl
set_property -name {xsim.simulate.runtime} -value {9000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source project_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_sim simulation_28
close_sim
close_design
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
current_sim simulation_30
close_sim
launch_simulation
source project_tb.tcl
current_sim simulation_31
close_sim
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
close_sim
close_sim
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source project_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
launch_simulation -mode post-synthesis -type timing
source project_tb.tcl
current_sim simulation_36
close_sim
launch_simulation
source project_tb.tcl
add_files -norecurse {{C:/Users/aliel/Desktop/ProvaRL/project_reti_logiche/project_reti_logiche/testbench progetto/FSM_testbench4.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/aliel/Desktop/ProvaRL/project_reti_logiche/project_reti_logiche/testbench progetto/FSM_testbench4.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/aliel/Desktop/ProvaRL/project_reti_logiche/project_reti_logiche/testbench progetto/FSM_testbench4.vhd}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/aliel/Desktop/ProvaRL/project_reti_logiche/project_reti_logiche/testbench progetto/FSM_testbench2.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/aliel/Desktop/ProvaRL/project_reti_logiche/project_reti_logiche/testbench progetto/FSM_testbench2.vhd}}
current_sim simulation_38
close_sim
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/aliel/Desktop/ProvaRL/project_reti_logiche/project_reti_logiche/testbench progetto/FSM_testbench1.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
launch_simulation
source project_tb.tcl
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
launch_simulation -mode post-synthesis -type timing
source project_tb.tcl
close_sim
current_sim simulation_41
close_sim
update_files -from_files {{C:/Users/aliel/Desktop/ProvaRL/project_reti_logiche/project_reti_logiche/testbench progetto/FSM_testbench4.vhd}} -to_files {{C:/Users/aliel/Desktop/ProvaRL/project_reti_logiche/project_reti_logiche/testbench progetto/FSM_testbench1.vhd}} -filesets [get_filesets *]
close_sim
launch_simulation
source project_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
launch_simulation -mode post-synthesis -type timing
source project_tb.tcl
update_files -from_files {{C:/Users/aliel/Desktop/ProvaRL/project_reti_logiche/project_reti_logiche/testbench progetto/FSM_testbench3.vhd}} -to_files {{C:/Users/aliel/Desktop/ProvaRL/project_reti_logiche/project_reti_logiche/testbench progetto/FSM_testbench4.vhd}} -filesets [get_filesets *]
close_sim
current_sim simulation_44
close_sim
close_sim
launch_simulation
source project_tb.tcl
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
launch_simulation -mode post-synthesis -type timing
source project_tb.tcl
current_sim simulation_46
close_sim
launch_simulation
launch_simulation
source project_tb.tcl
close_sim
current_sim simulation_48
close_sim
close_sim
