Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun 11 16:22:09 2023
| Host         : LAPTOP-TP8RS13T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file timer_timing_summary_routed.rpt -pb timer_timing_summary_routed.pb -rpx timer_timing_summary_routed.rpx -warn_on_violation
| Design       : timer
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  84          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (84)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (174)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (84)
-------------------------
 There are 84 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (174)
--------------------------------------------------
 There are 174 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  179          inf        0.000                      0                  179           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           179 Endpoints
Min Delay           179 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_time_adder/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            over_limit
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.586ns  (logic 3.346ns (44.112%)  route 4.240ns (55.888%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE                         0.000     0.000 r  U_time_adder/FSM_sequential_state_reg[1]/C
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U_time_adder/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.448     0.867    U_time_adder/state[1]
    SLICE_X1Y50          LUT2 (Prop_lut2_I0_O)        0.299     1.166 r  U_time_adder/over_limit_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.792     4.958    over_limit_OBUF
    F6                   OBUF (Prop_obuf_I_O)         2.628     7.586 r  over_limit_OBUF_inst/O
                         net (fo=0)                   0.000     7.586    over_limit
    F6                                                                r  over_limit (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            U_light_show/R_counter_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.980ns  (logic 1.072ns (15.359%)  route 5.908ns (84.641%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.436     2.384    U_light_show/rst_n_IBUF
    SLICE_X0Y31          LUT1 (Prop_lut1_I0_O)        0.124     2.508 f  U_light_show/FSM_sequential_state[1]_i_2/O
                         net (fo=84, routed)          4.472     6.980    U_light_show/rst_n
    SLICE_X63Y67         FDCE                                         f  U_light_show/R_counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            U_light_show/R_counter_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.980ns  (logic 1.072ns (15.359%)  route 5.908ns (84.641%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.436     2.384    U_light_show/rst_n_IBUF
    SLICE_X0Y31          LUT1 (Prop_lut1_I0_O)        0.124     2.508 f  U_light_show/FSM_sequential_state[1]_i_2/O
                         net (fo=84, routed)          4.472     6.980    U_light_show/rst_n
    SLICE_X63Y67         FDCE                                         f  U_light_show/R_counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            U_light_show/R_counter_reg[32]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.980ns  (logic 1.072ns (15.359%)  route 5.908ns (84.641%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.436     2.384    U_light_show/rst_n_IBUF
    SLICE_X0Y31          LUT1 (Prop_lut1_I0_O)        0.124     2.508 f  U_light_show/FSM_sequential_state[1]_i_2/O
                         net (fo=84, routed)          4.472     6.980    U_light_show/rst_n
    SLICE_X63Y67         FDCE                                         f  U_light_show/R_counter_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            U_light_show/R_counter_reg[28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.851ns  (logic 1.072ns (15.648%)  route 5.779ns (84.352%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.436     2.384    U_light_show/rst_n_IBUF
    SLICE_X0Y31          LUT1 (Prop_lut1_I0_O)        0.124     2.508 f  U_light_show/FSM_sequential_state[1]_i_2/O
                         net (fo=84, routed)          4.343     6.851    U_light_show/rst_n
    SLICE_X63Y66         FDCE                                         f  U_light_show/R_counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            U_light_show/R_counter_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.851ns  (logic 1.072ns (15.648%)  route 5.779ns (84.352%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.436     2.384    U_light_show/rst_n_IBUF
    SLICE_X0Y31          LUT1 (Prop_lut1_I0_O)        0.124     2.508 f  U_light_show/FSM_sequential_state[1]_i_2/O
                         net (fo=84, routed)          4.343     6.851    U_light_show/rst_n
    SLICE_X63Y66         FDCE                                         f  U_light_show/R_counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            U_light_show/R_counter_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.847ns  (logic 1.072ns (15.656%)  route 5.775ns (84.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.436     2.384    U_light_show/rst_n_IBUF
    SLICE_X0Y31          LUT1 (Prop_lut1_I0_O)        0.124     2.508 f  U_light_show/FSM_sequential_state[1]_i_2/O
                         net (fo=84, routed)          4.339     6.847    U_light_show/rst_n
    SLICE_X60Y66         FDCE                                         f  U_light_show/R_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            U_light_show/R_counter_reg[25]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.847ns  (logic 1.072ns (15.656%)  route 5.775ns (84.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.436     2.384    U_light_show/rst_n_IBUF
    SLICE_X0Y31          LUT1 (Prop_lut1_I0_O)        0.124     2.508 f  U_light_show/FSM_sequential_state[1]_i_2/O
                         net (fo=84, routed)          4.339     6.847    U_light_show/rst_n
    SLICE_X60Y66         FDCE                                         f  U_light_show/R_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            U_light_show/R_counter_reg[26]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.847ns  (logic 1.072ns (15.656%)  route 5.775ns (84.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.436     2.384    U_light_show/rst_n_IBUF
    SLICE_X0Y31          LUT1 (Prop_lut1_I0_O)        0.124     2.508 f  U_light_show/FSM_sequential_state[1]_i_2/O
                         net (fo=84, routed)          4.339     6.847    U_light_show/rst_n
    SLICE_X60Y66         FDCE                                         f  U_light_show/R_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            U_light_show/R_counter_reg[27]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.847ns  (logic 1.072ns (15.656%)  route 5.775ns (84.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.436     2.384    U_light_show/rst_n_IBUF
    SLICE_X0Y31          LUT1 (Prop_lut1_I0_O)        0.124     2.508 f  U_light_show/FSM_sequential_state[1]_i_2/O
                         net (fo=84, routed)          4.339     6.847    U_light_show/rst_n
    SLICE_X60Y66         FDCE                                         f  U_light_show/R_counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_time_adder/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_time_adder/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE                         0.000     0.000 r  U_time_adder/FSM_sequential_state_reg[0]/C
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_time_adder/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    U_time_adder/state[0]
    SLICE_X1Y50          LUT3 (Prop_lut3_I1_O)        0.042     0.351 r  U_time_adder/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.351    U_time_adder/next_state[1]
    SLICE_X1Y50          FDCE                                         r  U_time_adder/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_light_show/R_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_light_show/R_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDCE                         0.000     0.000 r  U_light_show/R_counter_reg[0]/C
    SLICE_X63Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U_light_show/R_counter_reg[0]/Q
                         net (fo=2, routed)           0.167     0.308    U_light_show/R_counter_reg_n_0_[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.353 r  U_light_show/R_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    U_light_show/R_counter[0]
    SLICE_X63Y60         FDCE                                         r  U_light_show/R_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_time_adder/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_time_adder/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE                         0.000     0.000 r  U_time_adder/FSM_sequential_state_reg[0]/C
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_time_adder/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    U_time_adder/state[0]
    SLICE_X1Y50          LUT3 (Prop_lut3_I0_O)        0.045     0.354 r  U_time_adder/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    U_time_adder/next_state[0]
    SLICE_X1Y50          FDCE                                         r  U_time_adder/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pause_key_rebounce/O_key_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            X_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.705%)  route 0.174ns (48.295%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE                         0.000     0.000 r  pause_key_rebounce/O_key_out_reg/C
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  pause_key_rebounce/O_key_out_reg/Q
                         net (fo=1, routed)           0.174     0.315    pause_key_rebounce/pause
    SLICE_X1Y50          LUT3 (Prop_lut3_I0_O)        0.045     0.360 r  pause_key_rebounce/X_i_1/O
                         net (fo=1, routed)           0.000     0.360    pause_key_rebounce_n_0
    SLICE_X1Y50          FDCE                                         r  X_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_light_show/R_counter_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_light_show/R_dx_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.209ns (56.895%)  route 0.158ns (43.105%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDCE                         0.000     0.000 r  U_light_show/R_counter_reg[26]/C
    SLICE_X60Y66         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_light_show/R_counter_reg[26]/Q
                         net (fo=4, routed)           0.158     0.322    U_light_show/R_counter_reg_n_0_[26]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.367 r  U_light_show/R_dx_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.367    U_light_show/R_dx_temp13_out
    SLICE_X61Y66         FDCE                                         r  U_light_show/R_dx_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_light_show/R_dx_temp_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U_light_show/R_dx_temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDPE                         0.000     0.000 r  U_light_show/R_dx_temp_reg[0]/C
    SLICE_X64Y66         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  U_light_show/R_dx_temp_reg[0]/Q
                         net (fo=7, routed)           0.201     0.365    U_light_show/Q[0]
    SLICE_X64Y66         LUT5 (Prop_lut5_I2_O)        0.043     0.408 r  U_light_show/R_dx_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.408    U_light_show/R_dx_temp[0]
    SLICE_X64Y66         FDPE                                         r  U_light_show/R_dx_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_light_show/R_dx_temp_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U_light_show/R_dx_temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDPE                         0.000     0.000 r  U_light_show/R_dx_temp_reg[0]/C
    SLICE_X64Y66         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  U_light_show/R_dx_temp_reg[0]/Q
                         net (fo=7, routed)           0.201     0.365    U_light_show/Q[0]
    SLICE_X64Y66         LUT5 (Prop_lut5_I2_O)        0.043     0.408 r  U_light_show/R_dx_temp[3]_i_2/O
                         net (fo=1, routed)           0.000     0.408    U_light_show/R_dx_temp[3]_i_2_n_0
    SLICE_X64Y66         FDCE                                         r  U_light_show/R_dx_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_light_show/R_dx_temp_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U_light_show/R_dx_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.209ns (51.012%)  route 0.201ns (48.988%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDPE                         0.000     0.000 r  U_light_show/R_dx_temp_reg[0]/C
    SLICE_X64Y66         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  U_light_show/R_dx_temp_reg[0]/Q
                         net (fo=7, routed)           0.201     0.365    U_light_show/Q[0]
    SLICE_X64Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.410 r  U_light_show/R_dx_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.410    U_light_show/R_dx_temp[2]
    SLICE_X64Y66         FDCE                                         r  U_light_show/R_dx_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pause_key_rebounce/R_count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pause_key_rebounce/R_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE                         0.000     0.000 r  pause_key_rebounce/R_count_reg[11]/C
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pause_key_rebounce/R_count_reg[11]/Q
                         net (fo=2, routed)           0.169     0.310    pause_key_rebounce/R_count_reg[11]
    SLICE_X1Y46          LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  pause_key_rebounce/R_count[8]_i_2__0/O
                         net (fo=1, routed)           0.000     0.355    pause_key_rebounce/R_count[8]_i_2__0_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  pause_key_rebounce/R_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.418    pause_key_rebounce/R_count_reg[8]_i_1__0_n_4
    SLICE_X1Y46          FDCE                                         r  pause_key_rebounce/R_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pause_key_rebounce/R_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pause_key_rebounce/R_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE                         0.000     0.000 r  pause_key_rebounce/R_count_reg[3]/C
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pause_key_rebounce/R_count_reg[3]/Q
                         net (fo=2, routed)           0.169     0.310    pause_key_rebounce/R_count_reg[3]
    SLICE_X1Y44          LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  pause_key_rebounce/R_count[0]_i_3__0/O
                         net (fo=1, routed)           0.000     0.355    pause_key_rebounce/R_count[0]_i_3__0_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  pause_key_rebounce/R_count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.418    pause_key_rebounce/R_count_reg[0]_i_1__0_n_4
    SLICE_X1Y44          FDCE                                         r  pause_key_rebounce/R_count_reg[3]/D
  -------------------------------------------------------------------    -------------------





