lbl_8037D0A8:
/* 8037D0A8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8037D0AC  38 00 00 0C */	li r0, 0xc
/* 8037D0B0  38 C0 00 00 */	li r6, 0
/* 8037D0B4  38 A1 00 08 */	addi r5, r1, 8
/* 8037D0B8  7C 09 03 A6 */	mtctr r0
lbl_8037D0BC:
/* 8037D0BC  98 C5 00 00 */	stb r6, 0(r5)
/* 8037D0C0  38 A5 00 01 */	addi r5, r5, 1
/* 8037D0C4  42 00 FF F8 */	bdnz lbl_8037D0BC
/* 8037D0C8  38 A1 00 08 */	addi r5, r1, 8
/* 8037D0CC  39 20 00 00 */	li r9, 0
/* 8037D0D0  39 00 00 01 */	li r8, 1
/* 8037D0D4  38 C0 00 0C */	li r6, 0xc
/* 8037D0D8  7C 89 03 A6 */	mtctr r4
/* 8037D0DC  2C 04 00 00 */	cmpwi r4, 0
/* 8037D0E0  40 81 00 24 */	ble lbl_8037D104
lbl_8037D0E4:
/* 8037D0E4  88 03 00 66 */	lbz r0, 0x66(r3)
/* 8037D0E8  7C E0 4A 14 */	add r7, r0, r9
/* 8037D0EC  39 29 00 01 */	addi r9, r9, 1
/* 8037D0F0  7C 07 33 D6 */	divw r0, r7, r6
/* 8037D0F4  7C 00 31 D6 */	mullw r0, r0, r6
/* 8037D0F8  7C 00 38 50 */	subf r0, r0, r7
/* 8037D0FC  7D 05 01 AE */	stbx r8, r5, r0
/* 8037D100  42 00 FF E4 */	bdnz lbl_8037D0E4
lbl_8037D104:
/* 8037D104  7C 04 00 D0 */	neg r0, r4
/* 8037D108  38 A1 00 08 */	addi r5, r1, 8
/* 8037D10C  39 00 00 00 */	li r8, 0
/* 8037D110  38 E0 00 01 */	li r7, 1
/* 8037D114  38 C0 00 0C */	li r6, 0xc
/* 8037D118  7C 09 03 A6 */	mtctr r0
/* 8037D11C  2C 04 00 00 */	cmpwi r4, 0
/* 8037D120  40 80 00 28 */	bge lbl_8037D148
lbl_8037D124:
/* 8037D124  88 03 00 66 */	lbz r0, 0x66(r3)
/* 8037D128  7C 80 42 14 */	add r4, r0, r8
/* 8037D12C  39 08 FF FF */	addi r8, r8, -1
/* 8037D130  38 84 00 0B */	addi r4, r4, 0xb
/* 8037D134  7C 04 33 D6 */	divw r0, r4, r6
/* 8037D138  7C 00 31 D6 */	mullw r0, r0, r6
/* 8037D13C  7C 00 20 50 */	subf r0, r0, r4
/* 8037D140  7C E5 01 AE */	stbx r7, r5, r0
/* 8037D144  42 00 FF E0 */	bdnz lbl_8037D124
lbl_8037D148:
/* 8037D148  38 00 00 0C */	li r0, 0xc
/* 8037D14C  38 A1 00 08 */	addi r5, r1, 8
/* 8037D150  38 80 00 00 */	li r4, 0
/* 8037D154  38 C0 00 00 */	li r6, 0
/* 8037D158  7C 09 03 A6 */	mtctr r0
lbl_8037D15C:
/* 8037D15C  88 05 00 00 */	lbz r0, 0(r5)
/* 8037D160  28 00 00 01 */	cmplwi r0, 1
/* 8037D164  40 82 00 10 */	bne lbl_8037D174
/* 8037D168  7C E3 22 14 */	add r7, r3, r4
/* 8037D16C  90 C7 00 00 */	stw r6, 0(r7)
/* 8037D170  90 C7 00 30 */	stw r6, 0x30(r7)
lbl_8037D174:
/* 8037D174  38 84 00 04 */	addi r4, r4, 4
/* 8037D178  38 A5 00 01 */	addi r5, r5, 1
/* 8037D17C  42 00 FF E0 */	bdnz lbl_8037D15C
/* 8037D180  88 01 00 0D */	lbz r0, 0xd(r1)
/* 8037D184  28 00 00 01 */	cmplwi r0, 1
/* 8037D188  40 82 00 10 */	bne lbl_8037D198
/* 8037D18C  A0 03 00 60 */	lhz r0, 0x60(r3)
/* 8037D190  54 00 04 3C */	rlwinm r0, r0, 0, 0x10, 0x1e
/* 8037D194  B0 03 00 60 */	sth r0, 0x60(r3)
lbl_8037D198:
/* 8037D198  88 01 00 0E */	lbz r0, 0xe(r1)
/* 8037D19C  28 00 00 01 */	cmplwi r0, 1
/* 8037D1A0  40 82 00 10 */	bne lbl_8037D1B0
/* 8037D1A4  A0 03 00 60 */	lhz r0, 0x60(r3)
/* 8037D1A8  54 00 07 FA */	rlwinm r0, r0, 0, 0x1f, 0x1d
/* 8037D1AC  B0 03 00 60 */	sth r0, 0x60(r3)
lbl_8037D1B0:
/* 8037D1B0  88 01 00 0F */	lbz r0, 0xf(r1)
/* 8037D1B4  28 00 00 01 */	cmplwi r0, 1
/* 8037D1B8  40 82 00 10 */	bne lbl_8037D1C8
/* 8037D1BC  A0 03 00 60 */	lhz r0, 0x60(r3)
/* 8037D1C0  54 00 07 B6 */	rlwinm r0, r0, 0, 0x1e, 0x1b
/* 8037D1C4  B0 03 00 60 */	sth r0, 0x60(r3)
lbl_8037D1C8:
/* 8037D1C8  88 01 00 10 */	lbz r0, 0x10(r1)
/* 8037D1CC  28 00 00 01 */	cmplwi r0, 1
/* 8037D1D0  40 82 00 10 */	bne lbl_8037D1E0
/* 8037D1D4  A0 03 00 60 */	lhz r0, 0x60(r3)
/* 8037D1D8  54 00 07 34 */	rlwinm r0, r0, 0, 0x1c, 0x1a
/* 8037D1DC  B0 03 00 60 */	sth r0, 0x60(r3)
lbl_8037D1E0:
/* 8037D1E0  88 01 00 11 */	lbz r0, 0x11(r1)
/* 8037D1E4  28 00 00 01 */	cmplwi r0, 1
/* 8037D1E8  40 82 00 10 */	bne lbl_8037D1F8
/* 8037D1EC  A0 03 00 60 */	lhz r0, 0x60(r3)
/* 8037D1F0  54 00 06 F2 */	rlwinm r0, r0, 0, 0x1b, 0x19
/* 8037D1F4  B0 03 00 60 */	sth r0, 0x60(r3)
lbl_8037D1F8:
/* 8037D1F8  88 01 00 12 */	lbz r0, 0x12(r1)
/* 8037D1FC  28 00 00 01 */	cmplwi r0, 1
/* 8037D200  40 82 00 10 */	bne lbl_8037D210
/* 8037D204  A0 03 00 60 */	lhz r0, 0x60(r3)
/* 8037D208  54 00 06 B0 */	rlwinm r0, r0, 0, 0x1a, 0x18
/* 8037D20C  B0 03 00 60 */	sth r0, 0x60(r3)
lbl_8037D210:
/* 8037D210  38 21 00 20 */	addi r1, r1, 0x20
/* 8037D214  4E 80 00 20 */	blr 
