
*** Running vivado
    with args -log board_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source board_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/oem/Desktop/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/imports/Debug/mb_0.elf
WARNING: [Project 1-1694] ELF association failed for file /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/imports/Debug/mb_0.elf in design CPU_block. File is not accessible
Command: synth_design -top board_top -part xcku11p-ffve1517-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku11p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku11p'
INFO: [Device 21-403] Loading part xcku11p-ffve1517-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 140660
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'rx_sysreset', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:78]
INFO: [Synth 8-11241] undeclared symbol 'COMMA_ENABLE', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-11241] undeclared symbol 'gt_reset_out', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/VxOne.v:124]
INFO: [Synth 8-11241] undeclared symbol 'gt_rxnotintable', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/VxOne.v:142]
INFO: [Synth 8-11241] undeclared symbol 'gt_rxdisperr', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/VxOne.v:143]
INFO: [Synth 8-11241] undeclared symbol 'gt_rx_chanel_reverse', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/VxOne.v:146]
INFO: [Synth 8-11241] undeclared symbol 'CAP_RDADDR', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/amm_regfile.v:169]
INFO: [Synth 8-11241] undeclared symbol 'almost_empty', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/fifos.v:54]
INFO: [Synth 8-11241] undeclared symbol 'almost_full', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/fifos.v:57]
INFO: [Synth 8-11241] undeclared symbol 'dbiterr', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/fifos.v:63]
INFO: [Synth 8-11241] undeclared symbol 'overflow', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/fifos.v:78]
INFO: [Synth 8-11241] undeclared symbol 'prog_empty', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/fifos.v:83]
INFO: [Synth 8-11241] undeclared symbol 'prog_full', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/fifos.v:88]
INFO: [Synth 8-11241] undeclared symbol 'rd_rst_busy', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/fifos.v:96]
INFO: [Synth 8-11241] undeclared symbol 'sbiterr', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/fifos.v:99]
INFO: [Synth 8-11241] undeclared symbol 'underflow', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/fifos.v:102]
INFO: [Synth 8-11241] undeclared symbol 'wr_ack', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/fifos.v:106]
INFO: [Synth 8-11241] undeclared symbol 'wr_rst_busy', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/fifos.v:112]
INFO: [Synth 8-11241] undeclared symbol 'injectdbiterr', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/fifos.v:118]
INFO: [Synth 8-11241] undeclared symbol 'injectsbiterr', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/fifos.v:121]
INFO: [Synth 8-11241] undeclared symbol 'sleep', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/fifos.v:132]
INFO: [Synth 8-11241] undeclared symbol 'refclk_pclk', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/gt_mapping.v:50]
INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/vid_tpg.v:66]
INFO: [Synth 8-11241] undeclared symbol 'tx_tpg_en', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/vx1_debug.v:50]
INFO: [Synth 8-11241] undeclared symbol 'pwr_on_rstn', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:67]
INFO: [Synth 8-11241] undeclared symbol 'pll_refclk_74p25', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:92]
INFO: [Synth 8-11241] undeclared symbol 'rx_lockn', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:128]
INFO: [Synth 8-11241] undeclared symbol 'rx_trn_done', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:129]
INFO: [Synth 8-11241] undeclared symbol 'tx_lockn', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:130]
INFO: [Synth 8-11241] undeclared symbol 'ddr_rst', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:131]
INFO: [Synth 8-11241] undeclared symbol 'frc_rst', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:132]
INFO: [Synth 8-11241] undeclared symbol 'vx1_rst', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:133]
INFO: [Synth 8-11241] undeclared symbol 'gt_err', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:134]
INFO: [Synth 8-11241] undeclared symbol 'SYNC_LOCK', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:136]
INFO: [Synth 8-11241] undeclared symbol 'vio_gt_loopback', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:143]
INFO: [Synth 8-11241] undeclared symbol 'vio_tx_tpg_en', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:145]
INFO: [Synth 8-11241] undeclared symbol 'vio_cable_loopback', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:146]
INFO: [Synth 8-11241] undeclared symbol 'ref_clk_74p25', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:155]
INFO: [Synth 8-11241] undeclared symbol 'rx_usrclk', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:156]
INFO: [Synth 8-11241] undeclared symbol 'ref_clk', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:158]
INFO: [Synth 8-11241] undeclared symbol 'vx1_pclk', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:163]
INFO: [Synth 8-11241] undeclared symbol 'emul_ddr_cal_done', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:182]
INFO: [Synth 8-11241] undeclared symbol 'tx_usrclk', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:215]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_tx_done', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:218]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_rx_done', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:219]
INFO: [Synth 8-11241] undeclared symbol 'rx_hpdn', assumed default net type 'wire' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:262]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2585.605 ; gain = 378.242
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'board_top' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'pwr_on_rst' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/power_on_reset.v:23]
	Parameter SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwr_on_rst' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/power_on_reset.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU_block' [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:12]
INFO: [Synth 8-6157] synthesizing module 'CPU_block_axi_amm_bridge_0_0' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_axi_amm_bridge_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CPU_block_axi_amm_bridge_0_0' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_axi_amm_bridge_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'CPU_block_axi_intc_0_0' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_axi_intc_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CPU_block_axi_intc_0_0' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_axi_intc_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'CPU_block_axi_interconnect_0_0' [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:501]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1V8U5NG' [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1207]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1V8U5NG' (0#1) [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1207]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_AGU4W4' [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1339]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_AGU4W4' (0#1) [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1339]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_11FTW4T' [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1471]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_11FTW4T' (0#1) [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1471]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_MHMNQT' [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1603]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_MHMNQT' (0#1) [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1603]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_TJ6WQO' [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1969]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_TJ6WQO' (0#1) [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1969]
INFO: [Synth 8-6157] synthesizing module 'CPU_block_xbar_0' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CPU_block_xbar_0' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'CPU_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1166]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'CPU_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1166]
WARNING: [Synth 8-7023] instance 'xbar' of module 'CPU_block_xbar_0' has 40 connections declared, but only 38 given [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1166]
INFO: [Synth 8-6155] done synthesizing module 'CPU_block_axi_interconnect_0_0' (0#1) [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:501]
INFO: [Synth 8-6157] synthesizing module 'CPU_block_axi_uartlite_0_0' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CPU_block_axi_uartlite_0_0' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'CPU_block_clk_wiz_0_0' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CPU_block_clk_wiz_0_0' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'CPU_block_clk_wiz_1_1' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CPU_block_clk_wiz_1_1' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'CPU_block_mdm_1_1' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_mdm_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CPU_block_mdm_1_1' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_mdm_1_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'CPU_block_microblaze_0_2' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_microblaze_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CPU_block_microblaze_0_2' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_microblaze_0_2_stub.v:5]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'CPU_block_microblaze_0_2' is unconnected for instance 'microblaze_0' [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:411]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'CPU_block_microblaze_0_2' has 52 connections declared, but only 51 given [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:411]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_ZKW59L' [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1735]
INFO: [Synth 8-6157] synthesizing module 'CPU_block_dlmb_bram_if_cntlr_1' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_dlmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CPU_block_dlmb_bram_if_cntlr_1' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_dlmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'CPU_block_dlmb_v10_1' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_dlmb_v10_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CPU_block_dlmb_v10_1' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_dlmb_v10_1_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'CPU_block_dlmb_v10_1' is unconnected for instance 'dlmb_v10' [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1881]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'CPU_block_dlmb_v10_1' has 25 connections declared, but only 24 given [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1881]
INFO: [Synth 8-6157] synthesizing module 'CPU_block_ilmb_bram_if_cntlr_1' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_ilmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CPU_block_ilmb_bram_if_cntlr_1' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_ilmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'CPU_block_ilmb_v10_1' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_ilmb_v10_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CPU_block_ilmb_v10_1' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_ilmb_v10_1_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'CPU_block_ilmb_v10_1' is unconnected for instance 'ilmb_v10' [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1927]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'CPU_block_ilmb_v10_1' has 25 connections declared, but only 24 given [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1927]
INFO: [Synth 8-6157] synthesizing module 'CPU_block_lmb_bram_1' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_lmb_bram_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CPU_block_lmb_bram_1' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_lmb_bram_1_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'CPU_block_lmb_bram_1' is unconnected for instance 'lmb_bram' [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1952]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'CPU_block_lmb_bram_1' is unconnected for instance 'lmb_bram' [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1952]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'CPU_block_lmb_bram_1' has 16 connections declared, but only 14 given [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1952]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_ZKW59L' (0#1) [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:1735]
INFO: [Synth 8-6157] synthesizing module 'CPU_block_rst_clk_wiz_1_100M_0' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CPU_block_rst_clk_wiz_1_100M_0' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/CPU_block_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'CPU_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:485]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'CPU_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:485]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'CPU_block_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:485]
INFO: [Synth 8-6157] synthesizing module 'CPU_block_xlconcat_0_0' [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_xlconcat_0_0/synth/CPU_block_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'CPU_block_xlconcat_0_0' (0#1) [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_xlconcat_0_0/synth/CPU_block_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CPU_block' (0#1) [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:12]
WARNING: [Synth 8-7071] port 'c0_init_calib_complete' of module 'CPU_block' is unconnected for instance 'CPU_block' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:79]
WARNING: [Synth 8-7071] port 'sys_rst' of module 'CPU_block' is unconnected for instance 'CPU_block' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:79]
WARNING: [Synth 8-7023] instance 'CPU_block' of module 'CPU_block' has 16 connections declared, but only 14 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:79]
INFO: [Synth 8-6157] synthesizing module 'amm_regfile' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/amm_regfile.v:3]
	Parameter BUILD_DATE bound to: 539168806 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'si5386_spi' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/si5386_spi.v:2]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo_wrapper' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/imports/spi_fifo_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'fifos' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/fifos.v:1]
	Parameter DW bound to: 24 - type: integer 
	Parameter DP bound to: 16 - type: integer 
	Parameter CW bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 24 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6155] done synthesizing module 'fifos' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/fifos.v:1]
WARNING: [Synth 8-7071] port 'valid' of module 'fifos' is unconnected for instance 'spi_fifo_i' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/imports/spi_fifo_wrapper.v:48]
WARNING: [Synth 8-7023] instance 'spi_fifo_i' of module 'fifos' has 11 connections declared, but only 10 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/imports/spi_fifo_wrapper.v:48]
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo_wrapper' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/imports/spi_fifo_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'si5386_spi' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/si5386_spi.v:2]
INFO: [Synth 8-6155] done synthesizing module 'amm_regfile' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/amm_regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'vx1_vio_0' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/vx1_vio_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vx1_vio_0' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/vx1_vio_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'refclkm' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/refclkm.v:23]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'refclkm' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/refclkm.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_reset' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/g_reset.v:23]
INFO: [Synth 8-6155] done synthesizing module 'g_reset' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/g_reset.v:23]
WARNING: [Synth 8-689] width (129) of port connection 'gterr' does not match port width (128) of module 'g_reset' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:184]
WARNING: [Synth 8-689] width (129) of port connection 'gtnit' does not match port width (128) of module 'g_reset' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:185]
INFO: [Synth 8-6157] synthesizing module 'ddr_emul' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/ddr_emul.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ddr_emul' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/ddr_emul.v:23]
INFO: [Synth 8-6157] synthesizing module 'us_vbone_phy_wrapper' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/vx1/us_vbone_phy_wrapper.v:6]
	Parameter CH_NUM bound to: 32 - type: integer 
	Parameter FRAME_RATE bound to: 120 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vx1_phy' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/vx1_phy_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vx1_phy' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/vx1_phy_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vx1_phy_refclk' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/gt_mapping.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71527]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71527]
INFO: [Synth 8-6155] done synthesizing module 'vx1_phy_refclk' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/gt_mapping.v:23]
INFO: [Synth 8-6155] done synthesizing module 'us_vbone_phy_wrapper' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/vx1/us_vbone_phy_wrapper.v:6]
WARNING: [Synth 8-689] width (129) of port connection 'txcharisk' does not match port width (128) of module 'us_vbone_phy_wrapper' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:223]
WARNING: [Synth 8-689] width (129) of port connection 'rxcharisk' does not match port width (128) of module 'us_vbone_phy_wrapper' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:226]
WARNING: [Synth 8-689] width (129) of port connection 'rxdisperr' does not match port width (128) of module 'us_vbone_phy_wrapper' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:227]
WARNING: [Synth 8-689] width (129) of port connection 'rxnotintable' does not match port width (128) of module 'us_vbone_phy_wrapper' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:228]
INFO: [Synth 8-6157] synthesizing module 'vx1_link' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/VxOne.v:2]
	Parameter SIMULATION bound to: 0 - type: integer 
	Parameter CH_NUM bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vx1_rx_sub' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:22]
	Parameter SIMULATION bound to: 0 - type: integer 
	Parameter PIXCBITWIDTH bound to: 4 - type: integer 
	Parameter PIXDBITWIDTH bound to: 32 - type: integer 
	Parameter PHYCBITWIDTH bound to: 4 - type: integer 
	Parameter PHYDBITWIDTH bound to: 32 - type: integer 
	Parameter CTLDBITWIDTH bound to: 16 - type: integer 
	Parameter RX_CH_NUM bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/vx1/vx1_wrapper.v:38]
INFO: [Synth 8-6155] done synthesizing module 'VbyOne_RX_161212' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/vx1/vx1_wrapper.v:38]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
WARNING: [Synth 8-605] same-named implicit nets 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
INFO: [Synth 8-556] previous implicit net 'COMMA_ENABLE' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'RXRESETDONE_IN' does not match port width (1) of module 'VbyOne_RX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:116]
INFO: [Synth 8-6157] synthesizing module 'Reset_Gen' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/Reset_Gen.v:25]
	Parameter SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'Reset_Gen' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/Reset_Gen.v:25]
INFO: [Synth 8-6155] done synthesizing module 'vx1_rx_sub' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Rx.v:22]
WARNING: [Synth 8-689] width (1) of port connection 'GT_RXRESET_OUT' does not match port width (32) of module 'vx1_rx_sub' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/VxOne.v:124]
WARNING: [Synth 8-7071] port 'CTLDATA_OUT' of module 'vx1_rx_sub' is unconnected for instance 'vx1_rx_link' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/VxOne.v:121]
WARNING: [Synth 8-7071] port 'CTLDATA_ENOUT' of module 'vx1_rx_sub' is unconnected for instance 'vx1_rx_link' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/VxOne.v:121]
WARNING: [Synth 8-7071] port 'RXBUFRESET_OUT' of module 'vx1_rx_sub' is unconnected for instance 'vx1_rx_link' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/VxOne.v:121]
WARNING: [Synth 8-7023] instance 'vx1_rx_link' of module 'vx1_rx_sub' has 24 connections declared, but only 21 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/VxOne.v:121]
INFO: [Synth 8-6157] synthesizing module 'rx_align_buff' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:23]
	Parameter DW bound to: 32 - type: integer 
	Parameter DP bound to: 16 - type: integer 
	Parameter CN bound to: 32 - type: integer 
	Parameter MC bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/rx_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rx_fifo' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/rx_fifo_stub.v:5]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'full' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7071] port 'empty' of module 'rx_fifo' is unconnected for instance 'rx_fifo' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'rx_fifo' has 9 connections declared, but only 7 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:74]
WARNING: [Synth 8-324] index 16 out of range [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:53]
WARNING: [Synth 8-324] index 16 out of range [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:59]
INFO: [Synth 8-6155] done synthesizing module 'rx_align_buff' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:23]
INFO: [Synth 8-6157] synthesizing module 'vx1_tx_sub' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:23]
	Parameter SIMULATION bound to: 0 - type: integer 
	Parameter PIXCBITWIDTH bound to: 4 - type: integer 
	Parameter PIXDBITWIDTH bound to: 32 - type: integer 
	Parameter PHYCBITWIDTH bound to: 4 - type: integer 
	Parameter PHYDBITWIDTH bound to: 32 - type: integer 
	Parameter CTLDBITWIDTH bound to: 16 - type: integer 
	Parameter TX_CH_NUM bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/vx1/vx1_wrapper.v:1]
INFO: [Synth 8-6155] done synthesizing module 'VbyOne_TX_161212' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/vx1/vx1_wrapper.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'LOCKN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'HTPDN' does not match port width (1) of module 'VbyOne_TX_161212' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:94]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'vx1_tx_sub' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/Vbyone_Tx.v:23]
WARNING: [Synth 8-7071] port 'CTLDATA_ENOUT' of module 'vx1_tx_sub' is unconnected for instance 'vx1_tx_link' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/VxOne.v:217]
WARNING: [Synth 8-7023] instance 'vx1_tx_link' of module 'vx1_tx_sub' has 16 connections declared, but only 15 given [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/VxOne.v:217]
INFO: [Synth 8-6155] done synthesizing module 'vx1_link' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/VxOne.v:2]
INFO: [Synth 8-6157] synthesizing module 'vx1_debug' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/vx1_debug.v:23]
	Parameter FRAME_RATE bound to: 120 - type: integer 
	Parameter VIDEO_TIMING bound to: 4K - type: string 
INFO: [Synth 8-6157] synthesizing module 'vid_tpg' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/vid_tpg.v:22]
	Parameter CN bound to: 16 - type: integer 
	Parameter HN bound to: 2 - type: integer 
	Parameter VN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vid_tpg' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/vid_tpg.v:22]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/vx1_debug.v:145]
INFO: [Synth 8-6157] synthesizing module 'vx1_vid_ila' [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/vx1_vid_ila_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vx1_vid_ila' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/realtime/vx1_vid_ila_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vx1_debug' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/vx1_debug.v:23]
INFO: [Synth 8-6155] done synthesizing module 'board_top' (0#1) [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:1]
WARNING: [Synth 8-3848] Net c0_init_calib_complete in module/entity CPU_block does not have driver. [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v:41]
WARNING: [Synth 8-3848] Net sleep in module/entity fifos does not have driver. [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/fifos.v:132]
WARNING: [Synth 8-3848] Net injectsbiterr in module/entity fifos does not have driver. [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/fifos.v:121]
WARNING: [Synth 8-3848] Net injectdbiterr in module/entity fifos does not have driver. [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/fifos.v:118]
WARNING: [Synth 8-6014] Unused sequential element r_fifo_wr_reg was removed.  [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/si5386_spi.v:103]
WARNING: [Synth 8-6014] Unused sequential element M_AVALON_readdata_i_reg[1] was removed.  [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/amm_regfile.v:146]
WARNING: [Synth 8-6014] Unused sequential element wr_enable_reg was removed.  [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/amm_regfile.v:149]
WARNING: [Synth 8-6014] Unused sequential element ehv_reg[9] was removed.  [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:51]
WARNING: [Synth 8-6014] Unused sequential element ehv_reg[10] was removed.  [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:51]
WARNING: [Synth 8-6014] Unused sequential element ehv_reg[11] was removed.  [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:51]
WARNING: [Synth 8-6014] Unused sequential element ehv_reg[12] was removed.  [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:51]
WARNING: [Synth 8-6014] Unused sequential element ehv_reg[13] was removed.  [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:51]
WARNING: [Synth 8-6014] Unused sequential element ehv_reg[14] was removed.  [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:51]
WARNING: [Synth 8-6014] Unused sequential element ehv_reg[15] was removed.  [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/rx_align_buff.v:51]
WARNING: [Synth 8-3848] Net gt_rxreset_out in module/entity vx1_link does not have driver. [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/VxOne.v:46]
WARNING: [Synth 8-3848] Net gt_rxnotintable in module/entity vx1_link does not have driver. [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/VxOne.v:142]
WARNING: [Synth 8-3848] Net gt_rxdisperr in module/entity vx1_link does not have driver. [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/VxOne.v:143]
WARNING: [Synth 8-3848] Net gt_rx_chanel_reverse in module/entity vx1_link does not have driver. [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/VxOne.v:146]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vx1_vid_ila'. This will prevent further optimization [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/new/vx1_debug.v:145]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vx1_vio'. This will prevent further optimization [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:126]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vx1_debug'. This will prevent further optimization [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:273]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vx1_link'. This will prevent further optimization [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:236]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vx1_reset'. This will prevent further optimization [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:179]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ddr_rst_emul'. This will prevent further optimization [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:191]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vx1_phy'. This will prevent further optimization [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:198]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pll_spi'. This will prevent further optimization [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/board_top.v:95]
WARNING: [Synth 8-3917] design board_top has port FAN_ON driven by constant 1
WARNING: [Synth 8-7129] Port HTPDN[31] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[30] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[29] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[28] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[27] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[26] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[25] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[24] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[23] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[22] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[21] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[20] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[19] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[18] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[17] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[16] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[15] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[14] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[13] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[12] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[11] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[10] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[9] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[8] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[7] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[6] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[5] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[4] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[3] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[2] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTPDN[1] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[31] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[30] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[29] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[28] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[27] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[26] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[25] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[24] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[23] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[22] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[21] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[20] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[19] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[18] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[17] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[16] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[15] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[14] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[13] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[12] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[11] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[10] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[9] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[8] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[7] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[6] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[5] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[4] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[3] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[2] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port LOCKN[1] in module vx1_tx_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[31] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[30] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[29] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[28] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[27] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[26] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[25] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[24] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[23] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[22] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[21] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[20] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[19] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[18] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[17] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[16] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[15] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[14] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[13] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[12] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[11] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[10] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[9] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[8] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[7] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[6] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[5] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[4] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[3] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[2] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_h[1] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_v[31] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_v[30] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_v[29] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_v[28] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_v[27] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_v[26] in module rx_align_buff is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_i_v[25] in module rx_align_buff is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2714.844 ; gain = 507.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2732.754 ; gain = 525.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2732.754 ; gain = 525.391
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 2744.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_dlmb_v10_1/CPU_block_dlmb_v10_1/CPU_block_dlmb_v10_1_in_context.xdc] for cell 'CPU_block/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_dlmb_v10_1/CPU_block_dlmb_v10_1/CPU_block_dlmb_v10_1_in_context.xdc] for cell 'CPU_block/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_ilmb_v10_1/CPU_block_ilmb_v10_1/CPU_block_dlmb_v10_1_in_context.xdc] for cell 'CPU_block/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_ilmb_v10_1/CPU_block_ilmb_v10_1/CPU_block_dlmb_v10_1_in_context.xdc] for cell 'CPU_block/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_dlmb_bram_if_cntlr_1/CPU_block_dlmb_bram_if_cntlr_1/CPU_block_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'CPU_block/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_dlmb_bram_if_cntlr_1/CPU_block_dlmb_bram_if_cntlr_1/CPU_block_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'CPU_block/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_ilmb_bram_if_cntlr_1/CPU_block_ilmb_bram_if_cntlr_1/CPU_block_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'CPU_block/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_ilmb_bram_if_cntlr_1/CPU_block_ilmb_bram_if_cntlr_1/CPU_block_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'CPU_block/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_lmb_bram_1/CPU_block_lmb_bram_1/CPU_block_lmb_bram_1_in_context.xdc] for cell 'CPU_block/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_lmb_bram_1/CPU_block_lmb_bram_1/CPU_block_lmb_bram_1_in_context.xdc] for cell 'CPU_block/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_mdm_1_1/CPU_block_mdm_1_1/CPU_block_mdm_1_1_in_context.xdc] for cell 'CPU_block/mdm_1'
Finished Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_mdm_1_1/CPU_block_mdm_1_1/CPU_block_mdm_1_1_in_context.xdc] for cell 'CPU_block/mdm_1'
Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_clk_wiz_1_1/CPU_block_clk_wiz_1_1/CPU_block_clk_wiz_1_1_in_context.xdc] for cell 'CPU_block/clk_wiz_1'
Finished Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_clk_wiz_1_1/CPU_block_clk_wiz_1_1/CPU_block_clk_wiz_1_1_in_context.xdc] for cell 'CPU_block/clk_wiz_1'
Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_rst_clk_wiz_1_100M_0/CPU_block_rst_clk_wiz_1_100M_0/CPU_block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'CPU_block/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_rst_clk_wiz_1_100M_0/CPU_block_rst_clk_wiz_1_100M_0/CPU_block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'CPU_block/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_xbar_0/CPU_block_xbar_0/CPU_block_xbar_0_in_context.xdc] for cell 'CPU_block/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_xbar_0/CPU_block_xbar_0/CPU_block_xbar_0_in_context.xdc] for cell 'CPU_block/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_axi_intc_0_0/CPU_block_axi_intc_0_0/CPU_block_axi_intc_0_0_in_context.xdc] for cell 'CPU_block/axi_intc_0'
Finished Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_axi_intc_0_0/CPU_block_axi_intc_0_0/CPU_block_axi_intc_0_0_in_context.xdc] for cell 'CPU_block/axi_intc_0'
Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_axi_amm_bridge_0_0/CPU_block_axi_amm_bridge_0_0/CPU_block_axi_amm_bridge_0_0_in_context.xdc] for cell 'CPU_block/axi_amm_bridge_0'
Finished Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_axi_amm_bridge_0_0/CPU_block_axi_amm_bridge_0_0/CPU_block_axi_amm_bridge_0_0_in_context.xdc] for cell 'CPU_block/axi_amm_bridge_0'
Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_clk_wiz_0_0/CPU_block_clk_wiz_0_0/CPU_block_clk_wiz_0_0_in_context.xdc] for cell 'CPU_block/clk_wiz_0'
Finished Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_clk_wiz_0_0/CPU_block_clk_wiz_0_0/CPU_block_clk_wiz_0_0_in_context.xdc] for cell 'CPU_block/clk_wiz_0'
Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_microblaze_0_2/CPU_block_microblaze_0_2/CPU_block_microblaze_0_2_in_context.xdc] for cell 'CPU_block/microblaze_0'
Finished Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_microblaze_0_2/CPU_block_microblaze_0_2/CPU_block_microblaze_0_2_in_context.xdc] for cell 'CPU_block/microblaze_0'
Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_axi_uartlite_0_0/CPU_block_axi_uartlite_0_0/CPU_block_axi_uartlite_0_0_in_context.xdc] for cell 'CPU_block/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_axi_uartlite_0_0/CPU_block_axi_uartlite_0_0/CPU_block_axi_uartlite_0_0_in_context.xdc] for cell 'CPU_block/axi_uartlite_0'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_vid_ila/vx1_vid_ila/vx1_vid_ila_in_context.xdc] for cell 'vx1_debug/vx1_vid_ila'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_vid_ila/vx1_vid_ila/vx1_vid_ila_in_context.xdc] for cell 'vx1_debug/vx1_vid_ila'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[0].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[0].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[1].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[1].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[2].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[2].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[3].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[3].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[4].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[4].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[5].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[5].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[6].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[6].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[7].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[7].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[8].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[8].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[9].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[9].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[10].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[10].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[11].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[11].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[12].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[12].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[13].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[13].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[14].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[14].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[15].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[15].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[16].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[16].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[17].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[17].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[18].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[18].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[19].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[19].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[20].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[20].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[21].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[21].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[22].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[22].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[23].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[23].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[24].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[24].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[25].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[25].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[26].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[26].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[27].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[27].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[28].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[28].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[29].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[29].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[30].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[30].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[31].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_rx_align_buff/buff[31].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[0].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[0].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[1].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[1].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[2].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[2].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[3].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[3].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[4].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[4].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[5].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[5].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[6].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[6].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[7].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[7].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[8].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[8].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[9].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[9].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[10].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[10].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[11].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[11].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[12].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[12].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[13].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[13].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[14].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[14].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[15].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[15].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[16].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[16].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[17].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[17].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[18].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[18].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[19].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[19].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[20].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[20].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[21].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[21].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[22].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[22].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[23].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[23].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[24].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[24].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[25].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[25].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[26].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[26].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[27].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[27].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[28].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[28].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[29].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[29].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[30].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[30].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[31].rx_fifo'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'vx1_link/vx1_tx_align_buff/buff[31].rx_fifo'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc] for cell 'vx1_phy/VID_8K_OR_4K_120.vx1_phy'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc] for cell 'vx1_phy/VID_8K_OR_4K_120.vx1_phy'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_vio_0/vx1_vio_0/vx1_vio_0_in_context.xdc] for cell 'vx1_vio'
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_vio_0/vx1_vio_0/vx1_vio_0_in_context.xdc] for cell 'vx1_vio'
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/constrs_1/imports/xdc/pin.xdc]
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/constrs_1/imports/xdc/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/constrs_1/imports/xdc/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/constrs_1/imports/xdc/us_vbone_phy_top.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *bit_synchronizer*inst/i_in_meta_reg}'. [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/constrs_1/imports/xdc/us_vbone_phy_top.xdc:7]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_*_reg}'. [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/constrs_1/imports/xdc/us_vbone_phy_top.xdc:8]
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/constrs_1/imports/xdc/us_vbone_phy_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/constrs_1/imports/xdc/us_vbone_phy_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/board_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/constrs_1/imports/xdc/us_vbone_phy_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/constrs_1/imports/xdc/config.xdc]
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/constrs_1/imports/xdc/config.xdc]
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/constrs_1/imports/xdc/timing.xdc]
WARNING: [Vivado 12-508] No pins matched 'CPU_block/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0'. [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/constrs_1/imports/xdc/timing.xdc:3]
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/constrs_1/imports/xdc/timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/constrs_1/imports/xdc/timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/board_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/constrs_1/new/debug.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/constrs_1/new/debug.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3145.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  BUFG => BUFGCE: 6 instances
  OBUFDS => OBUFDS: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3145.973 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'CPU_block/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_debug/vx1_vid_ila' at clock pin 'clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[0].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[10].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[11].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[12].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[13].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[14].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[15].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[16].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[17].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[18].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[19].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[1].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[20].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[21].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[22].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[23].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[24].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[25].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[26].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[27].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[28].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[29].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[2].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[30].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[31].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[3].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[4].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[5].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[6].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[7].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[8].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_rx_align_buff/buff[9].rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[0].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[10].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[11].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[12].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[13].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[14].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[15].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[16].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[17].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[18].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[19].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[1].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[20].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[21].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[22].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[23].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[24].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[25].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[26].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[27].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[28].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[29].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[2].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[30].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[31].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[3].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[4].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[5].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[6].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[7].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[8].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vx1_link/vx1_tx_align_buff/buff[9].rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 3146.918 ; gain = 939.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku11p-ffve1517-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 3146.918 ; gain = 939.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[0]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[0]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[10]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[10]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[11]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[11]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[12]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[12]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[13]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[13]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[14]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[14]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[15]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[15]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[16]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[16]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[17]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[17]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[18]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[18]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[19]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[19]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[1]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[1]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[20]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[20]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[21]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[21]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[22]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[22]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[23]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[23]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[24]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[24]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[25]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[25]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[26]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[26]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[27]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[27]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[28]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[28]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[29]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[29]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[2]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[2]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[30]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[30]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[31]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[31]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[3]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[3]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[4]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[4]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[5]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[5]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[6]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[6]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[7]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[7]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[8]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[8]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in[9]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in[9]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[0]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[0]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[10]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[10]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[11]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[11]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[12]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[12]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[13]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[13]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[14]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[14]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[15]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[15]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[16]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[16]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[17]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[17]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[18]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[18]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[19]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[19]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[1]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[1]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[20]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[20]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[21]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[21]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[22]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[22]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[23]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[23]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[24]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[24]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[25]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[25]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[26]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[26]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[27]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[27]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[28]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[28]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[29]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[29]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[2]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[2]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[30]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[30]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[31]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[31]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[3]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[3]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[4]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[4]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[5]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[5]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[6]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[6]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[7]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[7]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[8]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[8]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in[9]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in[9]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[0]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[0]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[10]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[10]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[11]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[11]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[12]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[12]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[13]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[13]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[14]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[14]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[15]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[15]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[16]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[16]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[17]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[17]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[18]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[18]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[19]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[19]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[1]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[1]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[20]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[20]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[21]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[21]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[22]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[22]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[23]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[23]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[24]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[24]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[25]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[25]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[26]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[26]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[27]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[27]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[28]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[28]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[29]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[29]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[2]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[2]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[30]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[30]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[31]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[31]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[3]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[3]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[4]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[4]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[5]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[5]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[6]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[6]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[7]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[7]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[8]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[8]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out[9]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out[9]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[0]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[0]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[10]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[10]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[11]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[11]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[12]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[12]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[13]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[13]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[14]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[14]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[15]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[15]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[16]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[16]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[17]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[17]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[18]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[18]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[19]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[19]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[1]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[1]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[20]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[20]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[21]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[21]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[22]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[22]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[23]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[23]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[24]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[24]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[25]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[25]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[26]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[26]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[27]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[27]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[28]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[28]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[29]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[29]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[2]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[2]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[30]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[30]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[31]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[31]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[3]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[3]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[4]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 263).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[4]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 264).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[5]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 265).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[5]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 266).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[6]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 267).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[6]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 268).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[7]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 269).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[7]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 270).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[8]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 271).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[8]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 272).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out[9]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 273).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out[9]. (constraint file  C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/.Xil/Vivado-134568-DESKTOP-T0RQS2O/vx1_phy/vx1_phy/vx1_phy_in_context.xdc, line 274).
Applied set_property KEEP_HIERARCHY = SOFT for CPU_block. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU_block/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU_block/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU_block/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU_block/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU_block/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU_block/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU_block/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU_block/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU_block/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU_block/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU_block/axi_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU_block/axi_amm_bridge_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU_block/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU_block/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU_block/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU_block/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_debug/vx1_vid_ila. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[0].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[0].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[10].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[10].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[11].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[11].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[12].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[12].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[13].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[13].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[14].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[14].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[15].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[15].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[16].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[16].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[17].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[17].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[18].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[18].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[19].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[19].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[1].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[1].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[20].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[20].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[21].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[21].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[22].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[22].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[23].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[23].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[24].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[24].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[25].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[25].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[26].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[26].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[27].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[27].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[28].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[28].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[29].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[29].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[2].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[2].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[30].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[30].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[31].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[31].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[3].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[3].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[4].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[4].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[5].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[5].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[6].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[6].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[7].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[7].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[8].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[8].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_rx_align_buff/\buff[9].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_link/vx1_tx_align_buff/\buff[9].rx_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_phy/\VID_8K_OR_4K_120.vx1_phy . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vx1_vio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pll_spi/si5386_1st/spi_fifo/spi_fifo_i/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pll_spi/si5386_2nd/spi_fifo/spi_fifo_i/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 3146.918 ; gain = 939.555
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'g_reset'
INFO: [Synth 8-6904] The RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                           000001 |                              000
                  iSTATE |                           000010 |                              001
                 iSTATE0 |                           000100 |                              010
                 iSTATE1 |                           001000 |                              011
                 iSTATE2 |                           010000 |                              100
                 iSTATE3 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'g_reset'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 3146.918 ; gain = 939.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
	   2 Input   28 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 7     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
	   4 Input    5 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 4     
	   3 Input    5 Bit       Adders := 4     
	   4 Input    4 Bit       Adders := 6     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
+---Registers : 
	             1024 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               96 Bit    Registers := 18    
	               32 Bit    Registers := 72    
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 6     
	               16 Bit    Registers := 13    
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 69    
+---RAMs : 
	              384 Bit	(16 X 24 bit)          RAMs := 2     
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 4     
	  67 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 19    
	   2 Input   31 Bit        Muxes := 16    
	   2 Input   28 Bit        Muxes := 3     
	   6 Input   28 Bit        Muxes := 1     
	   9 Input   24 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   9 Input    8 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 7     
	   9 Input    5 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 96    
	   5 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 24    
	   6 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2928 (col length:192)
BRAMs: 1200 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design board_top has port FAN_ON driven by constant 1
INFO: [Synth 8-6904] The RAM "xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 3146.918 ; gain = 939.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+
|Module Name                                                         | RTL Object                       | Inference | Size (Depth x Width) | Primitives    | 
+--------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+
|xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 24              | RAM32M16 x 2  | 
|xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 24              | RAM32M16 x 2  | 
+--------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:46 . Memory (MB): peak = 3187.117 ; gain = 979.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:49 . Memory (MB): peak = 3272.320 ; gain = 1064.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+--------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+
|Module Name                                                         | RTL Object                       | Inference | Size (Depth x Width) | Primitives    | 
+--------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+
|xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 24              | RAM32M16 x 2  | 
|xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 24              | RAM32M16 x 2  | 
+--------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:51 . Memory (MB): peak = 3281.348 ; gain = 1073.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 3281.348 ; gain = 1073.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 3281.348 ; gain = 1073.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 3281.348 ; gain = 1073.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 3281.348 ; gain = 1073.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 3281.348 ; gain = 1073.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 3281.348 ; gain = 1073.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|vx1_link    | vx1_rx_align_buff/ehv_reg[7][95] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vx1_link    | vx1_rx_align_buff/ehv_reg[8][63] | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|vx1_link    | vx1_tx_align_buff/ehv_reg[7][95] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vx1_link    | vx1_tx_align_buff/ehv_reg[8][63] | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |CPU_block_xbar_0               |         1|
|2     |CPU_block_axi_amm_bridge_0_0   |         1|
|3     |CPU_block_axi_intc_0_0         |         1|
|4     |CPU_block_axi_uartlite_0_0     |         1|
|5     |CPU_block_clk_wiz_0_0          |         1|
|6     |CPU_block_clk_wiz_1_1          |         1|
|7     |CPU_block_mdm_1_1              |         1|
|8     |CPU_block_microblaze_0_2       |         1|
|9     |CPU_block_rst_clk_wiz_1_100M_0 |         1|
|10    |CPU_block_dlmb_bram_if_cntlr_1 |         1|
|11    |CPU_block_dlmb_v10_1           |         1|
|12    |CPU_block_ilmb_bram_if_cntlr_1 |         1|
|13    |CPU_block_ilmb_v10_1           |         1|
|14    |CPU_block_lmb_bram_1           |         1|
|15    |vx1_phy                        |         1|
|16    |rx_fifo                        |        64|
|17    |VbyOne_RX_161212               |        32|
|18    |VbyOne_TX_161212               |        32|
|19    |vx1_vid_ila                    |         1|
|20    |vx1_vio_0                      |         1|
|21    |clk_wiz_0                      |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |CPU_block_axi_amm_bridge_0   |     1|
|2     |CPU_block_axi_intc_0         |     1|
|3     |CPU_block_axi_uartlite_0     |     1|
|4     |CPU_block_clk_wiz_0          |     1|
|5     |CPU_block_clk_wiz_1          |     1|
|6     |CPU_block_dlmb_bram_if_cntlr |     1|
|7     |CPU_block_dlmb_v10           |     1|
|8     |CPU_block_ilmb_bram_if_cntlr |     1|
|9     |CPU_block_ilmb_v10           |     1|
|10    |CPU_block_lmb_bram           |     1|
|11    |CPU_block_mdm_1              |     1|
|12    |CPU_block_microblaze_0       |     1|
|13    |CPU_block_rst_clk_wiz_1_100M |     1|
|14    |CPU_block_xbar               |     1|
|15    |VbyOne_RX                    |     1|
|16    |VbyOne_RX_161212             |    31|
|47    |VbyOne_TX                    |     1|
|48    |VbyOne_TX_161212             |    31|
|79    |clk_wiz                      |     1|
|80    |rx_fifo                      |    64|
|144   |vx1_phy                      |     1|
|145   |vx1_vid_ila                  |     1|
|146   |vx1_vio                      |     1|
|147   |BUFG                         |     7|
|148   |CARRY8                       |    36|
|149   |IBUFDS_GTE4                  |     2|
|150   |LUT1                         |    27|
|151   |LUT2                         |  3111|
|152   |LUT3                         |  1193|
|153   |LUT4                         |   196|
|154   |LUT5                         |   317|
|155   |LUT6                         |   940|
|156   |MUXF7                        |   386|
|157   |MUXF8                        |   164|
|158   |RAM32M16                     |     4|
|159   |SRL16E                       |     6|
|160   |FDCE                         |  2444|
|161   |FDPE                         |    28|
|162   |FDRE                         |  1579|
|163   |FDSE                         |    77|
|164   |IBUF                         |     7|
|165   |OBUF                         |    21|
|166   |OBUFDS                       |     2|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 3281.348 ; gain = 1073.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 476 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 3281.348 ; gain = 659.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 3281.348 ; gain = 1073.984
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/vx1/VbyOne_RX_161212.edf]
Finished Parsing EDIF File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/vx1/VbyOne_RX_161212.edf]
Parsing EDIF File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/vx1/VbyOne_TX_161212.edf]
Finished Parsing EDIF File [C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.srcs/sources_1/hdl/vx1/VbyOne_TX_161212.edf]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.669 . Memory (MB): peak = 3294.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 990 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3381.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  BUFG => BUFGCE: 7 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 4 instances

Synth Design complete, checksum: e4c9afde
INFO: [Common 17-83] Releasing license: Synthesis
241 Infos, 451 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:01:13 . Memory (MB): peak = 3381.664 ; gain = 2282.242
INFO: [Common 17-1381] The checkpoint 'C:/Users/oem/Desktop/VXONE_V01_4K_120/VXONE_V01.runs/synth_1/board_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_top_utilization_synth.rpt -pb board_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 27 15:26:36 2023...
