{
  "Top": "reverseEndian64",
  "RtlTop": "reverseEndian64",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintexu",
    "Device": "xcku115",
    "Package": "-flva1517",
    "Speed": "-2-e"
  },
  "HlsSolution": {"Directives": [
      "interface reverseEndian64 {{axis positionBoolean0mode} {port positionBooleanTextRequiredstream_in}} {}",
      "interface reverseEndian64 {{axis positionBoolean0mode} {port positionBooleanTextRequiredstream_out}} {}",
      "interface reverseEndian64 {{ap_ctrl_none positionBoolean0mode} {port positionBooleanTextRequiredreturn}} {}"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "reverseEndian64",
    "Version": "1.0",
    "DisplayName": "Reverseendian64",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/..\/hlsSources\/srcs\/reverseEndian64.cpp"],
    "Vhdl": ["impl\/vhdl\/reverseEndian64.vhd"],
    "Verilog": ["impl\/verilog\/reverseEndian64.v"],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "stream_in stream_out",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "stream_in": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "stream_in",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1"
      }
    },
    "stream_out": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "stream_out",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "stream_in_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "stream_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stream_in_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "stream_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_out_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "stream_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stream_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "stream_out_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "stream_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "stream_in_V_data_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_in_V_tkeep_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_in_V_last_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_out_V_data_V": {
      "interfaceRef": "stream_out",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "stream_out_V_tkeep_V": {
      "interfaceRef": "stream_out",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "stream_out_V_last_V": {
      "interfaceRef": "stream_out",
      "dir": "out",
      "firstOutLatency": "2"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "reverseEndian64"},
    "Metrics": {"reverseEndian64": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "0.00"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "inf",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "320",
          "LUT": "261",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-05-31 23:07:49 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
