/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [20:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [23:0] celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_42z;
  wire celloutsig_0_47z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [7:0] celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [42:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  reg [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_0z ? celloutsig_1_1z[0] : in_data[137];
  assign celloutsig_0_23z = celloutsig_0_9z ? celloutsig_0_13z : celloutsig_0_15z;
  assign celloutsig_0_0z = ~(in_data[63] & in_data[13]);
  assign celloutsig_0_13z = ~(celloutsig_0_0z & celloutsig_0_1z[2]);
  assign celloutsig_1_7z = !(in_data[117] ? in_data[101] : celloutsig_1_6z[8]);
  assign celloutsig_1_11z = !(celloutsig_1_10z ? celloutsig_1_10z : celloutsig_1_6z[5]);
  assign celloutsig_0_9z = celloutsig_0_1z[0] | ~(in_data[8]);
  assign celloutsig_0_20z = celloutsig_0_4z[0] | ~(celloutsig_0_13z);
  assign celloutsig_0_2z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_0_38z = celloutsig_0_22z ^ celloutsig_0_1z[5];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_1z[6:5], celloutsig_0_2z };
  assign celloutsig_1_5z = { celloutsig_1_1z[7:6], celloutsig_1_4z } / { 1'h1, celloutsig_1_1z[36:34], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = celloutsig_0_4z[4:1] / { 1'h1, in_data[59:57] };
  assign celloutsig_0_1z = { in_data[93:88], celloutsig_0_0z } / { 1'h1, in_data[83:78] };
  assign celloutsig_0_34z = { celloutsig_0_11z[18:7], celloutsig_0_11z[20:16], celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_12z } / { 1'h1, celloutsig_0_11z[8:7], celloutsig_0_11z[20:18], celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_29z };
  assign celloutsig_0_42z = { celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_38z } / { 1'h1, celloutsig_0_34z[21:20] };
  assign celloutsig_0_7z = { celloutsig_0_6z[7:0], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z } == { in_data[59:47], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_6z[6:4], celloutsig_0_8z } == { celloutsig_0_6z[8:5], _00_ };
  assign celloutsig_1_0z = ! in_data[134:129];
  assign celloutsig_0_21z = ! { celloutsig_0_6z[4], celloutsig_0_12z };
  assign celloutsig_0_47z = celloutsig_0_11z[19:11] || { celloutsig_0_29z[2], celloutsig_0_13z, celloutsig_0_42z, celloutsig_0_42z, celloutsig_0_30z };
  assign celloutsig_1_19z = celloutsig_1_5z[4:0] || celloutsig_1_4z[4:0];
  assign celloutsig_0_10z = { celloutsig_0_1z[6], _00_, celloutsig_0_9z, celloutsig_0_2z } || celloutsig_0_1z[6:1];
  assign celloutsig_0_25z = { celloutsig_0_1z[6:2], celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_5z } || { in_data[88:74], celloutsig_0_20z };
  assign celloutsig_0_26z = { celloutsig_0_11z[18:15], celloutsig_0_11z[0], celloutsig_0_0z } || { celloutsig_0_8z[2], celloutsig_0_7z, _00_, celloutsig_0_5z };
  assign celloutsig_0_30z = { celloutsig_0_12z, celloutsig_0_5z } || { celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_25z };
  assign celloutsig_0_22z = celloutsig_0_16z & ~(celloutsig_0_20z);
  assign celloutsig_1_8z = - { celloutsig_1_1z[19:17], celloutsig_1_7z };
  assign celloutsig_0_18z = - { celloutsig_0_12z[2:0], celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_12z[2], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_8z } !== { celloutsig_0_6z[8:3], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[75:72], celloutsig_0_2z } | { in_data[77:74], celloutsig_0_0z };
  assign celloutsig_0_17z = | celloutsig_0_12z[2:0];
  assign celloutsig_1_2z = | celloutsig_1_1z[20:17];
  assign celloutsig_1_9z = | { celloutsig_1_6z[8:3], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_24z = | { celloutsig_0_8z[2:1], celloutsig_0_5z };
  assign celloutsig_0_52z = in_data[18:11] <<< { celloutsig_0_27z[5:2], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_0_6z = in_data[34:26] <<< { in_data[14:7], celloutsig_0_2z };
  assign celloutsig_0_29z = celloutsig_0_27z[5:2] <<< celloutsig_0_11z[16:13];
  assign celloutsig_1_1z = in_data[176:134] >>> in_data[165:123];
  assign celloutsig_0_12z = celloutsig_0_8z >>> celloutsig_0_8z;
  assign celloutsig_1_4z = celloutsig_1_1z[29:24] ~^ { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_27z = { celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_12z } ~^ { _00_[1], celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_10z };
  assign celloutsig_0_51z = ~((celloutsig_0_47z & celloutsig_0_15z) | celloutsig_0_21z);
  assign celloutsig_0_5z = ~((_00_[2] & celloutsig_0_1z[1]) | celloutsig_0_2z);
  assign celloutsig_1_10z = ~((celloutsig_1_9z & in_data[171]) | celloutsig_1_9z);
  assign celloutsig_1_17z = ~((celloutsig_1_8z[3] & celloutsig_1_0z) | celloutsig_1_11z);
  assign celloutsig_1_18z = ~((celloutsig_1_4z[2] & celloutsig_1_8z[0]) | celloutsig_1_17z);
  assign celloutsig_0_15z = ~((celloutsig_0_8z[3] & celloutsig_0_8z[1]) | _00_[0]);
  always_latch
    if (!clkin_data[32]) celloutsig_1_6z = 10'h000;
    else if (!clkin_data[64]) celloutsig_1_6z = in_data[132:123];
  assign { celloutsig_0_11z[0], celloutsig_0_11z[14:9], celloutsig_0_11z[7], celloutsig_0_11z[20:15], celloutsig_0_11z[8] } = ~ { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_11z[6:1] = celloutsig_0_11z[20:15];
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
