// Seed: 1139853442
module module_0 (
    output supply0 id_0,
    input wand id_1
);
  tri1 id_3 = 1;
  always @(posedge 1) id_0 = 1;
  always @(posedge id_3) begin : LABEL_0
    wait (id_1);
  end
  wire id_4;
  if (1'd0) assign id_0 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    input wor id_2,
    input wand id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    inout wire id_7
);
  assign id_7 = id_5;
  wire id_9;
  module_0 modCall_1 (
      id_7,
      id_3
  );
  assign modCall_1.type_0 = 0;
  wire id_10;
endmodule
