<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='2465' u='r' c='_ZL17gwsIntrinToOpcodej'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1289' u='r' c='_ZL17gwsIntrinToOpcodej'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4153' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='543' u='r' c='_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3140' u='r' c='_ZNK4llvm11SIInstrInfo11isAlwaysGDSEt'/>
