-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity vlan_pfc_inserter is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    p_in_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    p_in_TVALID : IN STD_LOGIC;
    p_in_TREADY : OUT STD_LOGIC;
    p_in_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
    p_in_TSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
    p_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    p_out_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    p_out_TVALID : OUT STD_LOGIC;
    p_out_TREADY : IN STD_LOGIC;
    p_out_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out_TSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of vlan_pfc_inserter is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "vlan_pfc_inserter_vlan_pfc_inserter,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.452714,HLS_SYN_LAT=2,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1894,HLS_SYN_LUT=444,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv2_2_1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv16_81 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal insert_vlan : STD_LOGIC_VECTOR (0 downto 0);
    signal pfc_code : STD_LOGIC_VECTOR (2 downto 0);
    signal pfc_code_0_data_reg : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal pfc_code_0_vld_reg : STD_LOGIC := '0';
    signal pfc_code_0_ack_out : STD_LOGIC;
    signal vlan_id : STD_LOGIC_VECTOR (11 downto 0);
    signal vlan_id_0_data_reg : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal vlan_id_0_vld_reg : STD_LOGIC := '0';
    signal vlan_id_0_ack_out : STD_LOGIC;
    signal current_stream : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal leftdata_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal keepbytes_V : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal p_out_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal insert_vlan_read_reg_481 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_stream_load_reg_499 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_vld_reg_529 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal insert_vlan_read_reg_481_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal current_stream_load_reg_499_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal p_vld_reg_529_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_vld7_reg_509 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_vld7_reg_509_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_vld1_reg_485 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_vld1_reg_485_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_302 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op98_write_state2 : BOOLEAN;
    signal ap_predicate_op102_write_state2 : BOOLEAN;
    signal ap_predicate_op106_write_state2 : BOOLEAN;
    signal ap_predicate_op112_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_predicate_op113_write_state3 : BOOLEAN;
    signal ap_predicate_op115_write_state3 : BOOLEAN;
    signal ap_predicate_op117_write_state3 : BOOLEAN;
    signal ap_predicate_op119_write_state3 : BOOLEAN;
    signal regslice_both_p_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal insert_vlan_read_read_fu_140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_stream_load_load_fu_314_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal reg_309 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_246_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_reg_489 : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_fu_262_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_494 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_p_data_V_reg_503 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_2_fu_322_p1 : STD_LOGIC_VECTOR (479 downto 0);
    signal trunc_ln674_2_reg_516 : STD_LOGIC_VECTOR (479 downto 0);
    signal temp_p_keep_V_6_fu_356_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_fu_374_p1 : STD_LOGIC_VECTOR (95 downto 0);
    signal trunc_ln674_reg_536 : STD_LOGIC_VECTOR (95 downto 0);
    signal tmp_1_reg_541 : STD_LOGIC_VECTOR (383 downto 0);
    signal temp_p_keep_V_3_fu_424_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_1_fu_430_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln232_fu_437_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln232_1_fu_445_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_s_fu_464_p8 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_temp_p_keep_V_8_reg_176 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_p_keep_V_8_reg_176 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_p_last_V_4_reg_192 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_p_last_V_4_reg_192 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_p_keep_V_reg_211 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_211 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_p_last_V_reg_227 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_p_last_V_reg_227 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_nbread_fu_146_p5_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_276_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_1_fu_350_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_V_fu_418_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln674_1_fu_450_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_454_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_p_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal p_in_TDATA_int_regslice : STD_LOGIC_VECTOR (511 downto 0);
    signal p_in_TVALID_int_regslice : STD_LOGIC;
    signal p_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_p_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_p_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal p_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_p_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_p_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_p_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal p_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_p_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_p_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_p_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal p_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_p_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_p_in_V_last_V_U_ack_in : STD_LOGIC;
    signal p_out_TDATA_int_regslice : STD_LOGIC_VECTOR (511 downto 0);
    signal p_out_TVALID_int_regslice : STD_LOGIC;
    signal p_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_p_out_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_p_out_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal p_out_TKEEP_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_p_out_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_p_out_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_p_out_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal p_out_TSTRB_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_p_out_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_p_out_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_p_out_V_last_V_U_apdone_blk : STD_LOGIC;
    signal p_out_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_p_out_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_p_out_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_condition_334 : BOOLEAN;
    signal ap_condition_339 : BOOLEAN;
    signal ap_condition_266 : BOOLEAN;
    signal ap_condition_215 : BOOLEAN;
    signal ap_condition_349 : BOOLEAN;
    signal ap_condition_351 : BOOLEAN;
    signal ap_condition_278 : BOOLEAN;
    signal ap_condition_407 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component vlan_pfc_inserter_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        insert_vlan : OUT STD_LOGIC_VECTOR (0 downto 0);
        pfc_code : OUT STD_LOGIC_VECTOR (2 downto 0);
        vlan_id : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component vlan_pfc_inserter_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    control_s_axi_U : component vlan_pfc_inserter_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        insert_vlan => insert_vlan,
        pfc_code => pfc_code,
        vlan_id => vlan_id);

    regslice_both_p_in_V_data_V_U : component vlan_pfc_inserter_regslice_both
    generic map (
        DataWidth => 512)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => p_in_TDATA,
        vld_in => p_in_TVALID,
        ack_in => regslice_both_p_in_V_data_V_U_ack_in,
        data_out => p_in_TDATA_int_regslice,
        vld_out => p_in_TVALID_int_regslice,
        ack_out => p_in_TREADY_int_regslice,
        apdone_blk => regslice_both_p_in_V_data_V_U_apdone_blk);

    regslice_both_p_in_V_keep_V_U : component vlan_pfc_inserter_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => p_in_TKEEP,
        vld_in => p_in_TVALID,
        ack_in => regslice_both_p_in_V_keep_V_U_ack_in,
        data_out => p_in_TKEEP_int_regslice,
        vld_out => regslice_both_p_in_V_keep_V_U_vld_out,
        ack_out => p_in_TREADY_int_regslice,
        apdone_blk => regslice_both_p_in_V_keep_V_U_apdone_blk);

    regslice_both_p_in_V_strb_V_U : component vlan_pfc_inserter_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => p_in_TSTRB,
        vld_in => p_in_TVALID,
        ack_in => regslice_both_p_in_V_strb_V_U_ack_in,
        data_out => p_in_TSTRB_int_regslice,
        vld_out => regslice_both_p_in_V_strb_V_U_vld_out,
        ack_out => p_in_TREADY_int_regslice,
        apdone_blk => regslice_both_p_in_V_strb_V_U_apdone_blk);

    regslice_both_p_in_V_last_V_U : component vlan_pfc_inserter_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => p_in_TLAST,
        vld_in => p_in_TVALID,
        ack_in => regslice_both_p_in_V_last_V_U_ack_in,
        data_out => p_in_TLAST_int_regslice,
        vld_out => regslice_both_p_in_V_last_V_U_vld_out,
        ack_out => p_in_TREADY_int_regslice,
        apdone_blk => regslice_both_p_in_V_last_V_U_apdone_blk);

    regslice_both_p_out_V_data_V_U : component vlan_pfc_inserter_regslice_both
    generic map (
        DataWidth => 512)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => p_out_TDATA_int_regslice,
        vld_in => p_out_TVALID_int_regslice,
        ack_in => p_out_TREADY_int_regslice,
        data_out => p_out_TDATA,
        vld_out => regslice_both_p_out_V_data_V_U_vld_out,
        ack_out => p_out_TREADY,
        apdone_blk => regslice_both_p_out_V_data_V_U_apdone_blk);

    regslice_both_p_out_V_keep_V_U : component vlan_pfc_inserter_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => p_out_TKEEP_int_regslice,
        vld_in => p_out_TVALID_int_regslice,
        ack_in => regslice_both_p_out_V_keep_V_U_ack_in_dummy,
        data_out => p_out_TKEEP,
        vld_out => regslice_both_p_out_V_keep_V_U_vld_out,
        ack_out => p_out_TREADY,
        apdone_blk => regslice_both_p_out_V_keep_V_U_apdone_blk);

    regslice_both_p_out_V_strb_V_U : component vlan_pfc_inserter_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => p_out_TSTRB_int_regslice,
        vld_in => p_out_TVALID_int_regslice,
        ack_in => regslice_both_p_out_V_strb_V_U_ack_in_dummy,
        data_out => p_out_TSTRB,
        vld_out => regslice_both_p_out_V_strb_V_U_vld_out,
        ack_out => p_out_TREADY,
        apdone_blk => regslice_both_p_out_V_strb_V_U_apdone_blk);

    regslice_both_p_out_V_last_V_U : component vlan_pfc_inserter_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => p_out_TLAST_int_regslice,
        vld_in => p_out_TVALID_int_regslice,
        ack_in => regslice_both_p_out_V_last_V_U_ack_in_dummy,
        data_out => p_out_TLAST,
        vld_out => regslice_both_p_out_V_last_V_U_vld_out,
        ack_out => p_out_TREADY,
        apdone_blk => regslice_both_p_out_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_temp_p_keep_V_8_reg_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_215)) then
                if ((ap_const_boolean_1 = ap_condition_266)) then 
                    ap_phi_reg_pp0_iter1_temp_p_keep_V_8_reg_176 <= temp_p_keep_V_6_fu_356_p2;
                elsif ((ap_const_boolean_1 = ap_condition_339)) then 
                    ap_phi_reg_pp0_iter1_temp_p_keep_V_8_reg_176 <= ap_const_lv64_FFFFFFFFFFFFFFFF;
                elsif ((ap_const_boolean_1 = ap_condition_334)) then 
                    ap_phi_reg_pp0_iter1_temp_p_keep_V_8_reg_176 <= p_in_TKEEP_int_regslice;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_p_keep_V_8_reg_176 <= ap_phi_reg_pp0_iter0_temp_p_keep_V_8_reg_176;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_211_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_215)) then
                if ((ap_const_boolean_1 = ap_condition_278)) then 
                    ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_211 <= temp_p_keep_V_3_fu_424_p2;
                elsif ((ap_const_boolean_1 = ap_condition_351)) then 
                    ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_211 <= ap_const_lv64_FFFFFFFFFFFFFFFF;
                elsif ((ap_const_boolean_1 = ap_condition_349)) then 
                    ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_211 <= p_in_TKEEP_int_regslice;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_211 <= ap_phi_reg_pp0_iter0_temp_p_keep_V_reg_211;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_p_last_V_4_reg_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_286_p2 = ap_const_lv1_1) and (grp_fu_262_p1 = ap_const_lv1_1) and (grp_fu_246_p1 = ap_const_lv1_1) and (current_stream_load_load_fu_314_p1 = ap_const_lv2_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_temp_p_last_V_4_reg_192 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_286_p2 = ap_const_lv1_0) and (grp_fu_262_p1 = ap_const_lv1_1) and (grp_fu_246_p1 = ap_const_lv1_1) and (current_stream_load_load_fu_314_p1 = ap_const_lv2_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_262_p1 = ap_const_lv1_0) and (grp_fu_246_p1 = ap_const_lv1_1) and (current_stream_load_load_fu_314_p1 = ap_const_lv2_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter1_temp_p_last_V_4_reg_192 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_temp_p_last_V_4_reg_192 <= ap_phi_reg_pp0_iter0_temp_p_last_V_4_reg_192;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_p_last_V_reg_227_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((current_stream_load_load_fu_314_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_314_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_286_p2 = ap_const_lv1_1) and (grp_fu_262_p1 = ap_const_lv1_1) and (grp_fu_246_p1 = ap_const_lv1_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_temp_p_last_V_reg_227 <= ap_const_lv1_1;
            elsif (((not((current_stream_load_load_fu_314_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_314_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_286_p2 = ap_const_lv1_0) and (grp_fu_262_p1 = ap_const_lv1_1) and (grp_fu_246_p1 = ap_const_lv1_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)) or (not((current_stream_load_load_fu_314_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_314_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_262_p1 = ap_const_lv1_0) and (grp_fu_246_p1 = ap_const_lv1_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter1_temp_p_last_V_reg_227 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_temp_p_last_V_reg_227 <= ap_phi_reg_pp0_iter0_temp_p_last_V_reg_227;
            end if; 
        end if;
    end process;

    current_stream_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((current_stream_load_load_fu_314_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_314_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_286_p2 = ap_const_lv1_0) and (grp_fu_262_p1 = ap_const_lv1_1) and (grp_fu_246_p1 = ap_const_lv1_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
                current_stream <= ap_const_lv2_2_2;
            elsif ((not((current_stream_load_load_fu_314_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_314_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_262_p1 = ap_const_lv1_0) and (grp_fu_246_p1 = ap_const_lv1_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
                current_stream <= ap_const_lv2_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_286_p2 = ap_const_lv1_1) and (grp_fu_262_p1 = ap_const_lv1_1) and (grp_fu_246_p1 = ap_const_lv1_1) and (current_stream_load_load_fu_314_p1 = ap_const_lv2_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (current_stream_load_load_fu_314_p1 = ap_const_lv2_2) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)))) then 
                current_stream <= ap_const_lv2_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_286_p2 = ap_const_lv1_0) and (grp_fu_262_p1 = ap_const_lv1_1) and (grp_fu_246_p1 = ap_const_lv1_1) and (current_stream_load_load_fu_314_p1 = ap_const_lv2_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
                current_stream <= ap_const_lv2_2_1;
            end if; 
        end if;
    end process;

    pfc_code_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    vlan_id_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                current_stream_load_reg_499 <= current_stream;
                temp_p_data_V_reg_503 <= leftdata_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                current_stream_load_reg_499_pp0_iter1_reg <= current_stream_load_reg_499;
                insert_vlan_read_reg_481 <= insert_vlan;
                insert_vlan_read_reg_481_pp0_iter1_reg <= insert_vlan_read_reg_481;
                p_vld1_reg_485_pp0_iter1_reg <= p_vld1_reg_485;
                p_vld7_reg_509_pp0_iter1_reg <= p_vld7_reg_509;
                p_vld_reg_529_pp0_iter1_reg <= p_vld_reg_529;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((current_stream_load_load_fu_314_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_314_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_286_p2 = ap_const_lv1_0) and (grp_fu_262_p1 = ap_const_lv1_1) and (grp_fu_246_p1 = ap_const_lv1_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_286_p2 = ap_const_lv1_0) and (grp_fu_262_p1 = ap_const_lv1_1) and (grp_fu_246_p1 = ap_const_lv1_1) and (current_stream_load_load_fu_314_p1 = ap_const_lv2_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)))) then
                keepbytes_V <= p_in_TKEEP_int_regslice(62 downto 60);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((current_stream_load_load_fu_314_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_314_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_286_p2 = ap_const_lv1_0) and (grp_fu_262_p1 = ap_const_lv1_1) and (grp_fu_246_p1 = ap_const_lv1_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)) or (not((current_stream_load_load_fu_314_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_314_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_262_p1 = ap_const_lv1_0) and (grp_fu_246_p1 = ap_const_lv1_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_286_p2 = ap_const_lv1_0) and (grp_fu_262_p1 = ap_const_lv1_1) and (grp_fu_246_p1 = ap_const_lv1_1) and (current_stream_load_load_fu_314_p1 = ap_const_lv2_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_262_p1 = ap_const_lv1_0) and (grp_fu_246_p1 = ap_const_lv1_1) and (current_stream_load_load_fu_314_p1 = ap_const_lv2_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)))) then
                leftdata_V <= p_in_TDATA_int_regslice(511 downto 480);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then
                p_vld1_reg_485 <= grp_nbread_fu_146_p5_0;
                tmp_data_V_reg_489 <= p_in_TDATA_int_regslice;
                tmp_last_V_reg_494 <= p_in_TLAST_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (current_stream_load_load_fu_314_p1 = ap_const_lv2_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then
                p_vld7_reg_509 <= grp_nbread_fu_146_p5_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((current_stream_load_load_fu_314_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_314_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then
                p_vld_reg_529 <= grp_nbread_fu_146_p5_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((pfc_code_0_ack_out = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (pfc_code_0_vld_reg = ap_const_logic_1)) or ((ap_const_logic_1 = ap_const_logic_1) and (pfc_code_0_vld_reg = ap_const_logic_0)))) then
                pfc_code_0_data_reg <= pfc_code;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((current_stream_load_load_fu_314_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_314_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (current_stream_load_load_fu_314_p1 = ap_const_lv2_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)))) then
                reg_302 <= p_in_TKEEP_int_regslice;
                reg_309 <= p_in_TSTRB_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((current_stream_load_load_fu_314_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_314_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_246_p1 = ap_const_lv1_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_1_reg_541 <= p_in_TDATA_int_regslice(479 downto 96);
                trunc_ln674_reg_536 <= trunc_ln674_fu_374_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_246_p1 = ap_const_lv1_1) and (current_stream_load_load_fu_314_p1 = ap_const_lv2_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln674_2_reg_516 <= trunc_ln674_2_fu_322_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((vlan_id_0_ack_out = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (vlan_id_0_vld_reg = ap_const_logic_1)) or ((ap_const_logic_1 = ap_const_logic_1) and (vlan_id_0_vld_reg = ap_const_logic_0)))) then
                vlan_id_0_data_reg <= vlan_id;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op98_write_state2, ap_predicate_op102_write_state2, ap_predicate_op106_write_state2, ap_predicate_op112_write_state2, ap_predicate_op113_write_state3, ap_predicate_op115_write_state3, ap_predicate_op117_write_state3, ap_predicate_op119_write_state3, regslice_both_p_out_V_data_V_U_apdone_blk, p_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op112_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op106_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op102_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op98_write_state2 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_p_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op119_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op117_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op115_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op113_write_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op98_write_state2, ap_predicate_op102_write_state2, ap_predicate_op106_write_state2, ap_predicate_op112_write_state2, ap_block_state2_io, ap_predicate_op113_write_state3, ap_predicate_op115_write_state3, ap_predicate_op117_write_state3, ap_predicate_op119_write_state3, regslice_both_p_out_V_data_V_U_apdone_blk, ap_block_state3_io, p_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op112_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op106_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op102_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op98_write_state2 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_p_out_V_data_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op119_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op117_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op115_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op113_write_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op98_write_state2, ap_predicate_op102_write_state2, ap_predicate_op106_write_state2, ap_predicate_op112_write_state2, ap_block_state2_io, ap_predicate_op113_write_state3, ap_predicate_op115_write_state3, ap_predicate_op117_write_state3, ap_predicate_op119_write_state3, regslice_both_p_out_V_data_V_U_apdone_blk, ap_block_state3_io, p_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op112_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op106_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op102_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op98_write_state2 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_p_out_V_data_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op119_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op117_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op115_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op113_write_state3 = ap_const_boolean_1)))));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_io_assign_proc : process(ap_predicate_op98_write_state2, ap_predicate_op102_write_state2, ap_predicate_op106_write_state2, ap_predicate_op112_write_state2, p_out_TREADY_int_regslice)
    begin
                ap_block_state2_io <= (((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op112_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op106_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op102_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op98_write_state2 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(ap_predicate_op98_write_state2, ap_predicate_op102_write_state2, ap_predicate_op106_write_state2, ap_predicate_op112_write_state2, p_out_TREADY_int_regslice)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op112_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op106_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op102_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op98_write_state2 = ap_const_boolean_1)));
    end process;


    ap_block_state3_io_assign_proc : process(ap_predicate_op113_write_state3, ap_predicate_op115_write_state3, ap_predicate_op117_write_state3, ap_predicate_op119_write_state3, p_out_TREADY_int_regslice)
    begin
                ap_block_state3_io <= (((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op119_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op117_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op115_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op113_write_state3 = ap_const_boolean_1)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(ap_predicate_op113_write_state3, ap_predicate_op115_write_state3, ap_predicate_op117_write_state3, ap_predicate_op119_write_state3, regslice_both_p_out_V_data_V_U_apdone_blk, p_out_TREADY_int_regslice)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((regslice_both_p_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op119_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op117_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op115_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op113_write_state3 = ap_const_boolean_1)));
    end process;


    ap_condition_215_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_215 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1));
    end process;


    ap_condition_266_assign_proc : process(insert_vlan_read_read_fu_140_p2, current_stream_load_load_fu_314_p1, grp_fu_246_p1, grp_fu_262_p1, grp_fu_286_p2)
    begin
                ap_condition_266 <= ((grp_fu_286_p2 = ap_const_lv1_1) and (grp_fu_262_p1 = ap_const_lv1_1) and (grp_fu_246_p1 = ap_const_lv1_1) and (current_stream_load_load_fu_314_p1 = ap_const_lv2_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1));
    end process;


    ap_condition_278_assign_proc : process(insert_vlan_read_read_fu_140_p2, current_stream_load_load_fu_314_p1, grp_fu_246_p1, grp_fu_262_p1, grp_fu_286_p2)
    begin
                ap_condition_278 <= (not((current_stream_load_load_fu_314_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_314_p1 = ap_const_lv2_1)) and (grp_fu_286_p2 = ap_const_lv1_1) and (grp_fu_262_p1 = ap_const_lv1_1) and (grp_fu_246_p1 = ap_const_lv1_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1));
    end process;


    ap_condition_334_assign_proc : process(insert_vlan_read_read_fu_140_p2, current_stream_load_load_fu_314_p1, grp_fu_246_p1, grp_fu_262_p1)
    begin
                ap_condition_334 <= ((grp_fu_262_p1 = ap_const_lv1_0) and (grp_fu_246_p1 = ap_const_lv1_1) and (current_stream_load_load_fu_314_p1 = ap_const_lv2_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1));
    end process;


    ap_condition_339_assign_proc : process(insert_vlan_read_read_fu_140_p2, current_stream_load_load_fu_314_p1, grp_fu_246_p1, grp_fu_262_p1, grp_fu_286_p2)
    begin
                ap_condition_339 <= ((grp_fu_286_p2 = ap_const_lv1_0) and (grp_fu_262_p1 = ap_const_lv1_1) and (grp_fu_246_p1 = ap_const_lv1_1) and (current_stream_load_load_fu_314_p1 = ap_const_lv2_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1));
    end process;


    ap_condition_349_assign_proc : process(insert_vlan_read_read_fu_140_p2, current_stream_load_load_fu_314_p1, grp_fu_246_p1, grp_fu_262_p1)
    begin
                ap_condition_349 <= (not((current_stream_load_load_fu_314_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_314_p1 = ap_const_lv2_1)) and (grp_fu_262_p1 = ap_const_lv1_0) and (grp_fu_246_p1 = ap_const_lv1_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1));
    end process;


    ap_condition_351_assign_proc : process(insert_vlan_read_read_fu_140_p2, current_stream_load_load_fu_314_p1, grp_fu_246_p1, grp_fu_262_p1, grp_fu_286_p2)
    begin
                ap_condition_351 <= (not((current_stream_load_load_fu_314_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_314_p1 = ap_const_lv2_1)) and (grp_fu_286_p2 = ap_const_lv1_0) and (grp_fu_262_p1 = ap_const_lv1_1) and (grp_fu_246_p1 = ap_const_lv1_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1));
    end process;


    ap_condition_407_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_407 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_temp_p_keep_V_8_reg_176 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_p_keep_V_reg_211 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_p_last_V_4_reg_192 <= "X";
    ap_phi_reg_pp0_iter0_temp_p_last_V_reg_227 <= "X";

    ap_predicate_op102_write_state2_assign_proc : process(insert_vlan_read_reg_481, current_stream_load_reg_499, p_vld7_reg_509)
    begin
                ap_predicate_op102_write_state2 <= ((current_stream_load_reg_499 = ap_const_lv2_1) and (insert_vlan_read_reg_481 = ap_const_lv1_1) and (p_vld7_reg_509 = ap_const_lv1_1));
    end process;


    ap_predicate_op106_write_state2_assign_proc : process(insert_vlan_read_reg_481, current_stream_load_reg_499)
    begin
                ap_predicate_op106_write_state2 <= ((current_stream_load_reg_499 = ap_const_lv2_2) and (insert_vlan_read_reg_481 = ap_const_lv1_1));
    end process;


    ap_predicate_op112_write_state2_assign_proc : process(insert_vlan_read_reg_481, current_stream_load_reg_499, p_vld_reg_529)
    begin
                ap_predicate_op112_write_state2 <= (not((current_stream_load_reg_499 = ap_const_lv2_1)) and not((current_stream_load_reg_499 = ap_const_lv2_2)) and (insert_vlan_read_reg_481 = ap_const_lv1_1) and (p_vld_reg_529 = ap_const_lv1_1));
    end process;


    ap_predicate_op113_write_state3_assign_proc : process(insert_vlan_read_reg_481_pp0_iter1_reg, p_vld1_reg_485_pp0_iter1_reg)
    begin
                ap_predicate_op113_write_state3 <= ((p_vld1_reg_485_pp0_iter1_reg = ap_const_lv1_1) and (insert_vlan_read_reg_481_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op115_write_state3_assign_proc : process(insert_vlan_read_reg_481_pp0_iter1_reg, current_stream_load_reg_499_pp0_iter1_reg, p_vld7_reg_509_pp0_iter1_reg)
    begin
                ap_predicate_op115_write_state3 <= ((p_vld7_reg_509_pp0_iter1_reg = ap_const_lv1_1) and (current_stream_load_reg_499_pp0_iter1_reg = ap_const_lv2_1) and (insert_vlan_read_reg_481_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op117_write_state3_assign_proc : process(insert_vlan_read_reg_481_pp0_iter1_reg, current_stream_load_reg_499_pp0_iter1_reg)
    begin
                ap_predicate_op117_write_state3 <= ((current_stream_load_reg_499_pp0_iter1_reg = ap_const_lv2_2) and (insert_vlan_read_reg_481_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op119_write_state3_assign_proc : process(insert_vlan_read_reg_481_pp0_iter1_reg, current_stream_load_reg_499_pp0_iter1_reg, p_vld_reg_529_pp0_iter1_reg)
    begin
                ap_predicate_op119_write_state3 <= (not((current_stream_load_reg_499_pp0_iter1_reg = ap_const_lv2_1)) and not((current_stream_load_reg_499_pp0_iter1_reg = ap_const_lv2_2)) and (p_vld_reg_529_pp0_iter1_reg = ap_const_lv1_1) and (insert_vlan_read_reg_481_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op98_write_state2_assign_proc : process(insert_vlan_read_reg_481, p_vld1_reg_485)
    begin
                ap_predicate_op98_write_state2 <= ((insert_vlan_read_reg_481 = ap_const_lv1_0) and (p_vld1_reg_485 = ap_const_lv1_1));
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    current_stream_load_load_fu_314_p1 <= current_stream;
    grp_fu_246_p1 <= grp_nbread_fu_146_p5_0;
    grp_fu_262_p1 <= p_in_TLAST_int_regslice;
    grp_fu_276_p4 <= p_in_TKEEP_int_regslice(63 downto 60);
    grp_fu_286_p2 <= "1" when (grp_fu_276_p4 = ap_const_lv4_0) else "0";
    grp_nbread_fu_146_p5_0 <= (0=>(p_in_TVALID_int_regslice), others=>'-');
    insert_vlan_read_read_fu_140_p2 <= insert_vlan;
    p_Result_1_fu_430_p3 <= (trunc_ln674_2_reg_516 & temp_p_data_V_reg_503);
    p_Result_s_fu_464_p8 <= ((((((tmp_1_reg_541 & trunc_ln674_1_fu_450_p1) & pfc_code_0_data_reg) & ap_const_lv1_0) & tmp_s_fu_454_p4) & ap_const_lv16_81) & trunc_ln674_reg_536);
    p_in_TREADY <= regslice_both_p_in_V_data_V_U_ack_in;

    p_in_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, insert_vlan_read_read_fu_140_p2, current_stream_load_load_fu_314_p1, p_in_TVALID_int_regslice)
    begin
        if (((p_in_TVALID_int_regslice = ap_const_logic_1) and (((p_in_TVALID_int_regslice = ap_const_logic_1) and (((p_in_TVALID_int_regslice = ap_const_logic_1) and (((p_in_TVALID_int_regslice = ap_const_logic_1) and (((p_in_TVALID_int_regslice = ap_const_logic_1) and (((p_in_TVALID_int_regslice = ap_const_logic_1) and (((p_in_TVALID_int_regslice = ap_const_logic_1) and (((p_in_TVALID_int_regslice = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_in_TVALID_int_regslice = ap_const_logic_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (current_stream_load_load_fu_314_p1 = ap_const_lv2_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (current_stream_load_load_fu_314_p1 = ap_const_lv2_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (current_stream_load_load_fu_314_p1 = ap_const_lv2_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (current_stream_load_load_fu_314_p1 = ap_const_lv2_1) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)))) or (not((current_stream_load_load_fu_314_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_314_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)))) or (not((current_stream_load_load_fu_314_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_314_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)))) or (not((current_stream_load_load_fu_314_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_314_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)))) or (not((current_stream_load_load_fu_314_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_314_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (insert_vlan_read_read_fu_140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))))) then 
            p_in_TREADY_int_regslice <= ap_const_logic_1;
        else 
            p_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    p_out_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, insert_vlan_read_reg_481, current_stream_load_reg_499, p_vld_reg_529, ap_enable_reg_pp0_iter2, insert_vlan_read_reg_481_pp0_iter1_reg, current_stream_load_reg_499_pp0_iter1_reg, p_vld_reg_529_pp0_iter1_reg, p_vld7_reg_509, p_vld7_reg_509_pp0_iter1_reg, p_vld1_reg_485, p_vld1_reg_485_pp0_iter1_reg, p_out_TREADY_int_regslice)
    begin
        if (((not((current_stream_load_reg_499 = ap_const_lv2_1)) and not((current_stream_load_reg_499 = ap_const_lv2_2)) and (insert_vlan_read_reg_481 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_vld_reg_529 = ap_const_lv1_1)) or ((current_stream_load_reg_499 = ap_const_lv2_1) and (insert_vlan_read_reg_481 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_vld7_reg_509 = ap_const_lv1_1)) or ((current_stream_load_reg_499 = ap_const_lv2_2) and (insert_vlan_read_reg_481 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (p_vld1_reg_485_pp0_iter1_reg = ap_const_lv1_1) and (insert_vlan_read_reg_481_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (p_vld7_reg_509_pp0_iter1_reg = ap_const_lv1_1) and (current_stream_load_reg_499_pp0_iter1_reg = ap_const_lv2_1) and (insert_vlan_read_reg_481_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (current_stream_load_reg_499_pp0_iter1_reg = ap_const_lv2_2) and (insert_vlan_read_reg_481_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((insert_vlan_read_reg_481 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_vld1_reg_485 = ap_const_lv1_1)) or (not((current_stream_load_reg_499_pp0_iter1_reg = ap_const_lv2_1)) and not((current_stream_load_reg_499_pp0_iter1_reg = ap_const_lv2_2)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (p_vld_reg_529_pp0_iter1_reg = ap_const_lv1_1) and (insert_vlan_read_reg_481_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_out_TDATA_blk_n <= p_out_TREADY_int_regslice;
        else 
            p_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_out_TDATA_int_regslice_assign_proc : process(ap_predicate_op98_write_state2, ap_predicate_op102_write_state2, ap_predicate_op106_write_state2, ap_predicate_op112_write_state2, tmp_data_V_reg_489, p_Result_1_fu_430_p3, zext_ln232_fu_437_p1, p_Result_s_fu_464_p8, ap_condition_407)
    begin
        if ((ap_const_boolean_1 = ap_condition_407)) then
            if ((ap_predicate_op112_write_state2 = ap_const_boolean_1)) then 
                p_out_TDATA_int_regslice <= p_Result_s_fu_464_p8;
            elsif ((ap_predicate_op106_write_state2 = ap_const_boolean_1)) then 
                p_out_TDATA_int_regslice <= zext_ln232_fu_437_p1;
            elsif ((ap_predicate_op102_write_state2 = ap_const_boolean_1)) then 
                p_out_TDATA_int_regslice <= p_Result_1_fu_430_p3;
            elsif ((ap_predicate_op98_write_state2 = ap_const_boolean_1)) then 
                p_out_TDATA_int_regslice <= tmp_data_V_reg_489;
            else 
                p_out_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            p_out_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_out_TKEEP_int_regslice_assign_proc : process(reg_302, ap_predicate_op98_write_state2, ap_predicate_op102_write_state2, ap_predicate_op106_write_state2, ap_predicate_op112_write_state2, zext_ln232_1_fu_445_p1, ap_phi_reg_pp0_iter1_temp_p_keep_V_8_reg_176, ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_211, ap_condition_407)
    begin
        if ((ap_const_boolean_1 = ap_condition_407)) then
            if ((ap_predicate_op112_write_state2 = ap_const_boolean_1)) then 
                p_out_TKEEP_int_regslice <= ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_211;
            elsif ((ap_predicate_op106_write_state2 = ap_const_boolean_1)) then 
                p_out_TKEEP_int_regslice <= zext_ln232_1_fu_445_p1;
            elsif ((ap_predicate_op102_write_state2 = ap_const_boolean_1)) then 
                p_out_TKEEP_int_regslice <= ap_phi_reg_pp0_iter1_temp_p_keep_V_8_reg_176;
            elsif ((ap_predicate_op98_write_state2 = ap_const_boolean_1)) then 
                p_out_TKEEP_int_regslice <= reg_302;
            else 
                p_out_TKEEP_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            p_out_TKEEP_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_out_TLAST_int_regslice_assign_proc : process(ap_predicate_op98_write_state2, ap_predicate_op102_write_state2, ap_predicate_op106_write_state2, ap_predicate_op112_write_state2, tmp_last_V_reg_494, ap_phi_reg_pp0_iter1_temp_p_last_V_4_reg_192, ap_phi_reg_pp0_iter1_temp_p_last_V_reg_227, ap_condition_407)
    begin
        if ((ap_const_boolean_1 = ap_condition_407)) then
            if ((ap_predicate_op112_write_state2 = ap_const_boolean_1)) then 
                p_out_TLAST_int_regslice <= ap_phi_reg_pp0_iter1_temp_p_last_V_reg_227;
            elsif ((ap_predicate_op106_write_state2 = ap_const_boolean_1)) then 
                p_out_TLAST_int_regslice <= ap_const_lv1_1;
            elsif ((ap_predicate_op102_write_state2 = ap_const_boolean_1)) then 
                p_out_TLAST_int_regslice <= ap_phi_reg_pp0_iter1_temp_p_last_V_4_reg_192;
            elsif ((ap_predicate_op98_write_state2 = ap_const_boolean_1)) then 
                p_out_TLAST_int_regslice <= tmp_last_V_reg_494;
            else 
                p_out_TLAST_int_regslice <= "X";
            end if;
        else 
            p_out_TLAST_int_regslice <= "X";
        end if; 
    end process;


    p_out_TSTRB_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op98_write_state2, ap_predicate_op102_write_state2, ap_predicate_op106_write_state2, ap_predicate_op112_write_state2, reg_309, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op106_write_state2 = ap_const_boolean_1))) then 
            p_out_TSTRB_int_regslice <= ap_const_lv64_0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op112_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op102_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op98_write_state2 = ap_const_boolean_1)))) then 
            p_out_TSTRB_int_regslice <= reg_309;
        else 
            p_out_TSTRB_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    p_out_TVALID <= regslice_both_p_out_V_data_V_U_vld_out;

    p_out_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op98_write_state2, ap_predicate_op102_write_state2, ap_predicate_op106_write_state2, ap_predicate_op112_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op112_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op106_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op102_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op98_write_state2 = ap_const_boolean_1)))) then 
            p_out_TVALID_int_regslice <= ap_const_logic_1;
        else 
            p_out_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    pfc_code_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)))) then 
            pfc_code_0_ack_out <= ap_const_logic_1;
        else 
            pfc_code_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    r_V_1_fu_350_p2 <= std_logic_vector(shift_left(unsigned(p_in_TKEEP_int_regslice),to_integer(unsigned('0' & ap_const_lv64_4(31-1 downto 0)))));
    r_V_fu_418_p2 <= std_logic_vector(shift_left(unsigned(p_in_TKEEP_int_regslice),to_integer(unsigned('0' & ap_const_lv64_4(31-1 downto 0)))));
    temp_p_keep_V_3_fu_424_p2 <= (r_V_fu_418_p2 or ap_const_lv64_F);
    temp_p_keep_V_6_fu_356_p2 <= (r_V_1_fu_350_p2 or ap_const_lv64_F);
    tmp_s_fu_454_p4 <= vlan_id_0_data_reg(11 downto 8);
    trunc_ln674_1_fu_450_p1 <= vlan_id_0_data_reg(8 - 1 downto 0);
    trunc_ln674_2_fu_322_p1 <= p_in_TDATA_int_regslice(480 - 1 downto 0);
    trunc_ln674_fu_374_p1 <= p_in_TDATA_int_regslice(96 - 1 downto 0);

    vlan_id_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)))) then 
            vlan_id_0_ack_out <= ap_const_logic_1;
        else 
            vlan_id_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln232_1_fu_445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(keepbytes_V),64));
    zext_ln232_fu_437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_p_data_V_reg_503),512));
end behav;
