TimeQuest Timing Analyzer report for Mod_Teste
Sat Jun 24 00:26:58 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'FreqDivisor:divisorD|LEDG'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 14. Slow Model Hold: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'FreqDivisor:divisorD|LEDG'
 17. Slow Model Minimum Pulse Width: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'FreqDivisor:divisorD|LEDG'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Propagation Delay
 25. Minimum Propagation Delay
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'FreqDivisor:divisorD|LEDG'
 32. Fast Model Setup: 'CLOCK_50'
 33. Fast Model Setup: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 34. Fast Model Hold: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 35. Fast Model Hold: 'CLOCK_50'
 36. Fast Model Hold: 'FreqDivisor:divisorD|LEDG'
 37. Fast Model Minimum Pulse Width: 'CLOCK_50'
 38. Fast Model Minimum Pulse Width: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 39. Fast Model Minimum Pulse Width: 'FreqDivisor:divisorD|LEDG'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Propagation Delay
 45. Minimum Propagation Delay
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Progagation Delay
 52. Minimum Progagation Delay
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Mod_Teste                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                      ;
; FreqDivisor:divisorD|LEDG                                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FreqDivisor:divisorD|LEDG }                                                                                     ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 } ;
+---------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                    ; Note                    ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------+-------------------------+
; 87.76 MHz  ; 87.76 MHz       ; FreqDivisor:divisorD|LEDG                                                                                     ;                         ;
; 107.41 MHz ; 71.33 MHz       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; limit due to hold check ;
; 136.57 MHz ; 136.57 MHz      ; CLOCK_50                                                                                                      ;                         ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+
; FreqDivisor:divisorD|LEDG                                                                                     ; -13.466 ; -889.493      ;
; CLOCK_50                                                                                                      ; -12.407 ; -351.862      ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -7.658  ; -66.237       ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -7.010 ; -59.759       ;
; CLOCK_50                                                                                                      ; -2.533 ; -2.533        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; 0.787  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -3.753 ; -479.242      ;
; CLOCK_50                                                                                                      ; -2.000 ; -224.916      ;
; FreqDivisor:divisorD|LEDG                                                                                     ; -0.500 ; -72.000       ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FreqDivisor:divisorD|LEDG'                                                                                                                                                                                         ;
+---------+---------------------------------------------------------------------------------------------------------------+-------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                     ; To Node                 ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------+-------------------------+--------------+---------------------------+--------------+------------+------------+
; -13.466 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.034     ; 14.468     ;
; -13.466 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.034     ; 14.468     ;
; -13.466 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.034     ; 14.468     ;
; -13.466 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.034     ; 14.468     ;
; -13.466 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.034     ; 14.468     ;
; -13.466 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.034     ; 14.468     ;
; -13.466 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.034     ; 14.468     ;
; -13.456 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.034     ; 14.458     ;
; -13.456 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.034     ; 14.458     ;
; -13.456 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.034     ; 14.458     ;
; -13.456 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.034     ; 14.458     ;
; -13.456 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.034     ; 14.458     ;
; -13.456 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.034     ; 14.458     ;
; -13.456 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.034     ; 14.458     ;
; -13.447 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.450     ;
; -13.447 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.450     ;
; -13.447 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.450     ;
; -13.447 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.450     ;
; -13.447 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.450     ;
; -13.447 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.450     ;
; -13.447 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.450     ;
; -13.447 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.450     ;
; -13.447 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.450     ;
; -13.447 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.450     ;
; -13.447 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.450     ;
; -13.447 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.450     ;
; -13.447 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.450     ;
; -13.447 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.450     ;
; -13.437 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.440     ;
; -13.437 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.440     ;
; -13.437 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.440     ;
; -13.437 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.440     ;
; -13.437 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.440     ;
; -13.437 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.440     ;
; -13.437 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.440     ;
; -13.436 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.439     ;
; -13.436 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.439     ;
; -13.436 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.439     ;
; -13.436 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.439     ;
; -13.436 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.439     ;
; -13.436 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.439     ;
; -13.436 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.439     ;
; -13.368 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.371     ;
; -13.368 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.371     ;
; -13.368 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.371     ;
; -13.368 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.371     ;
; -13.368 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.371     ;
; -13.368 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.371     ;
; -13.368 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.371     ;
; -13.262 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[0] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.265     ;
; -13.262 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[0] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.265     ;
; -13.262 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[0] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.265     ;
; -13.262 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[0] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.265     ;
; -13.262 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[0] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.265     ;
; -13.262 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[0] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.265     ;
; -13.262 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[0] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.033     ; 14.265     ;
; -12.861 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.508      ; 14.405     ;
; -12.861 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.508      ; 14.405     ;
; -12.861 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.508      ; 14.405     ;
; -12.861 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.508      ; 14.405     ;
; -12.861 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.508      ; 14.405     ;
; -12.861 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.508      ; 14.405     ;
; -12.861 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.508      ; 14.405     ;
; -12.861 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.508      ; 14.405     ;
; -12.851 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.508      ; 14.395     ;
; -12.851 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.508      ; 14.395     ;
; -12.851 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.508      ; 14.395     ;
; -12.851 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.508      ; 14.395     ;
; -12.851 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.508      ; 14.395     ;
; -12.851 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.508      ; 14.395     ;
; -12.851 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.508      ; 14.395     ;
; -12.851 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.508      ; 14.395     ;
; -12.842 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.387     ;
; -12.842 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.387     ;
; -12.842 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.387     ;
; -12.842 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.387     ;
; -12.842 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.387     ;
; -12.842 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.387     ;
; -12.842 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.387     ;
; -12.842 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.387     ;
; -12.842 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.387     ;
; -12.842 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.387     ;
; -12.842 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.387     ;
; -12.842 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.387     ;
; -12.842 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.387     ;
; -12.842 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.387     ;
; -12.842 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.387     ;
; -12.842 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.387     ;
; -12.832 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.377     ;
; -12.832 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.377     ;
; -12.832 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.377     ;
; -12.832 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.377     ;
; -12.832 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.377     ;
; -12.832 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.377     ;
; -12.832 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.377     ;
; -12.832 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.377     ;
; -12.831 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.376     ;
; -12.831 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.376     ;
; -12.831 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.376     ;
; -12.831 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.509      ; 14.376     ;
+---------+---------------------------------------------------------------------------------------------------------------+-------------------------+--------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -12.407 ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -9.480     ; 3.392      ;
; -12.263 ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -9.481     ; 3.247      ;
; -12.125 ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -9.477     ; 3.113      ;
; -11.974 ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -9.351     ; 3.088      ;
; -11.787 ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -9.332     ; 2.920      ;
; -11.781 ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -9.354     ; 3.392      ;
; -11.690 ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -9.336     ; 2.819      ;
; -11.637 ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -9.355     ; 3.247      ;
; -11.515 ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -9.340     ; 2.640      ;
; -11.499 ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -9.351     ; 3.113      ;
; -11.348 ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -9.225     ; 3.088      ;
; -11.343 ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -9.320     ; 2.488      ;
; -11.161 ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -9.206     ; 2.920      ;
; -11.064 ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -9.210     ; 2.819      ;
; -10.889 ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -9.214     ; 2.640      ;
; -10.717 ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -9.194     ; 2.488      ;
; -10.473 ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -9.481     ; 1.457      ;
; -10.285 ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -9.480     ; 1.270      ;
; -10.153 ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -9.351     ; 1.267      ;
; -10.107 ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -9.332     ; 1.240      ;
; -10.092 ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -9.340     ; 1.217      ;
; -10.078 ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -9.336     ; 1.207      ;
; -10.041 ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -9.477     ; 1.029      ;
; -9.847  ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -9.355     ; 1.457      ;
; -9.659  ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -9.354     ; 1.270      ;
; -9.536  ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -9.320     ; 0.681      ;
; -9.527  ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -9.225     ; 1.267      ;
; -9.481  ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -9.206     ; 1.240      ;
; -9.466  ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -9.214     ; 1.217      ;
; -9.452  ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -9.210     ; 1.207      ;
; -9.415  ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -9.351     ; 1.029      ;
; -8.910  ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -9.194     ; 0.681      ;
; -7.499  ; RegisterFile:register|registradores[5][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.565     ; 7.970      ;
; -7.226  ; RegisterFile:register|registradores[5][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.569     ; 7.693      ;
; -6.971  ; RegisterFile:register|registradores[5][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.571     ; 7.436      ;
; -6.863  ; RegisterFile:register|registradores[5][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.571     ; 7.328      ;
; -6.822  ; RegisterFile:register|registradores[5][6]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.565     ; 7.293      ;
; -6.688  ; RegisterFile:register|registradores[6][2]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.583     ; 7.141      ;
; -6.648  ; RegisterFile:register|registradores[5][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.568     ; 7.116      ;
; -6.644  ; RegisterFile:register|registradores[4][7]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.565     ; 7.115      ;
; -6.644  ; RegisterFile:register|registradores[5][2]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.582     ; 7.098      ;
; -6.566  ; RegisterFile:register|registradores[6][3]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.583     ; 7.019      ;
; -6.549  ; RegisterFile:register|registradores[5][6]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.569     ; 7.016      ;
; -6.540  ; RegisterFile:register|registradores[5][7]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.565     ; 7.011      ;
; -6.510  ; RegisterFile:register|registradores[3][7]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.587     ; 6.959      ;
; -6.476  ; RegisterFile:register|registradores[4][7]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.568     ; 6.944      ;
; -6.466  ; RegisterFile:register|registradores[3][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.588     ; 6.914      ;
; -6.435  ; RegisterFile:register|registradores[4][1]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.589     ; 6.882      ;
; -6.407  ; RegisterFile:register|registradores[4][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.565     ; 6.878      ;
; -6.382  ; RegisterFile:register|registradores[5][3]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.582     ; 6.836      ;
; -6.379  ; RegisterFile:register|registradores[3][7]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.584     ; 6.831      ;
; -6.350  ; RegisterFile:register|registradores[2][1]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.589     ; 6.797      ;
; -6.340  ; RegisterFile:register|registradores[3][7]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.590     ; 6.786      ;
; -6.335  ; RegisterFile:register|registradores[3][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.585     ; 6.786      ;
; -6.325  ; RegisterFile:register|registradores[1][7]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.581     ; 6.780      ;
; -6.322  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.544     ; 6.743      ;
; -6.322  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.544     ; 6.743      ;
; -6.322  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.544     ; 6.743      ;
; -6.322  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.544     ; 6.743      ;
; -6.322  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.544     ; 6.743      ;
; -6.322  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.544     ; 6.743      ;
; -6.322  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.544     ; 6.743      ;
; -6.296  ; RegisterFile:register|registradores[3][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.591     ; 6.741      ;
; -6.294  ; RegisterFile:register|registradores[5][6]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.571     ; 6.759      ;
; -6.280  ; RegisterFile:register|registradores[6][2]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.589     ; 6.727      ;
; -6.278  ; RegisterFile:register|registradores[2][7]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.584     ; 6.730      ;
; -6.271  ; RegisterFile:register|registradores[4][3]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.585     ; 6.722      ;
; -6.270  ; RegisterFile:register|registradores[1][6]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.581     ; 6.725      ;
; -6.268  ; RegisterFile:register|registradores[4][4]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.582     ; 6.722      ;
; -6.267  ; RegisterFile:register|registradores[5][7]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.569     ; 6.734      ;
; -6.249  ; RegisterFile:register|registradores[1][2]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.578     ; 6.707      ;
; -6.248  ; RegisterFile:register|registradores[5][4]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.582     ; 6.702      ;
; -6.248  ; RegisterFile:register|registradores[5][1]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.582     ; 6.702      ;
; -6.240  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 7.202      ;
; -6.240  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 7.202      ;
; -6.240  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 7.202      ;
; -6.240  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 7.202      ;
; -6.240  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 7.202      ;
; -6.240  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 7.202      ;
; -6.240  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 7.202      ;
; -6.240  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 7.202      ;
; -6.239  ; RegisterFile:register|registradores[4][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.568     ; 6.707      ;
; -6.228  ; RegisterFile:register|registradores[4][2]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.585     ; 6.679      ;
; -6.223  ; RegisterFile:register|registradores[5][0]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.580     ; 6.679      ;
; -6.208  ; RegisterFile:register|registradores[1][2]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.584     ; 6.660      ;
; -6.202  ; RegisterFile:register|registradores[3][6]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.588     ; 6.650      ;
; -6.198  ; RegisterFile:register|registradores[1][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.581     ; 6.653      ;
; -6.188  ; RegisterFile:register|registradores[2][2]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.587     ; 6.637      ;
; -6.186  ; RegisterFile:register|registradores[5][6]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.571     ; 6.651      ;
; -6.182  ; RegisterFile:register|registradores[4][7]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.571     ; 6.647      ;
; -6.162  ; RegisterFile:register|registradores[6][2]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.589     ; 6.609      ;
; -6.159  ; RegisterFile:register|registradores[2][3]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.587     ; 6.608      ;
; -6.158  ; RegisterFile:register|registradores[6][7]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.581     ; 6.613      ;
; -6.158  ; RegisterFile:register|registradores[6][3]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.589     ; 6.605      ;
; -6.152  ; RegisterFile:register|registradores[3][7]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.590     ; 6.598      ;
; -6.150  ; RegisterFile:register|registradores[4][1]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.586     ; 6.600      ;
; -6.150  ; RegisterFile:register|registradores[4][1]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.592     ; 6.594      ;
; -6.143  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 7.105      ;
; -6.143  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 7.105      ;
; -6.143  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 7.105      ;
+---------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node              ; Launch Clock ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -7.658 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.683      ; 11.876     ;
; -7.658 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.683      ; 11.876     ;
; -7.658 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.683      ; 11.876     ;
; -7.658 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.683      ; 11.876     ;
; -7.658 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.683      ; 11.876     ;
; -7.658 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.683      ; 11.876     ;
; -7.658 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.683      ; 11.876     ;
; -7.163 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.683      ; 11.390     ;
; -7.163 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.683      ; 11.390     ;
; -7.163 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.683      ; 11.390     ;
; -7.163 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.683      ; 11.390     ;
; -7.163 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.683      ; 11.390     ;
; -7.163 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.683      ; 11.390     ;
; -7.163 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.683      ; 11.390     ;
; -7.100 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.554      ; 11.312     ;
; -7.100 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.554      ; 11.312     ;
; -7.100 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.554      ; 11.312     ;
; -7.100 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.554      ; 11.312     ;
; -7.100 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.554      ; 11.312     ;
; -7.100 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.554      ; 11.312     ;
; -7.100 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.554      ; 11.312     ;
; -7.049 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.792      ; 11.876     ;
; -7.049 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.792      ; 11.876     ;
; -7.049 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.792      ; 11.876     ;
; -7.049 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.792      ; 11.876     ;
; -7.049 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.792      ; 11.876     ;
; -7.049 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.792      ; 11.876     ;
; -7.049 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.792      ; 11.876     ;
; -6.981 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.535      ; 11.191     ;
; -6.981 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.535      ; 11.191     ;
; -6.981 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.535      ; 11.191     ;
; -6.981 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.535      ; 11.191     ;
; -6.981 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.535      ; 11.191     ;
; -6.981 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.535      ; 11.191     ;
; -6.981 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.535      ; 11.191     ;
; -6.935 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.225      ; 11.695     ;
; -6.935 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.225      ; 11.695     ;
; -6.935 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.225      ; 11.695     ;
; -6.935 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.225      ; 11.695     ;
; -6.935 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.225      ; 11.695     ;
; -6.935 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.225      ; 11.695     ;
; -6.935 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.225      ; 11.695     ;
; -6.935 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.225      ; 11.695     ;
; -6.922 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.539      ; 11.136     ;
; -6.922 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.539      ; 11.136     ;
; -6.922 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.539      ; 11.136     ;
; -6.922 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.539      ; 11.136     ;
; -6.922 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.539      ; 11.136     ;
; -6.922 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.539      ; 11.136     ;
; -6.922 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.539      ; 11.136     ;
; -6.912 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.680      ; 11.128     ;
; -6.912 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.680      ; 11.128     ;
; -6.912 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.680      ; 11.128     ;
; -6.912 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.680      ; 11.128     ;
; -6.912 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.680      ; 11.128     ;
; -6.912 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.680      ; 11.128     ;
; -6.912 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.680      ; 11.128     ;
; -6.831 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.684      ; 11.018     ;
; -6.831 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.684      ; 11.018     ;
; -6.831 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.684      ; 11.018     ;
; -6.831 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.684      ; 11.018     ;
; -6.831 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.684      ; 11.018     ;
; -6.831 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.684      ; 11.018     ;
; -6.831 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.684      ; 11.018     ;
; -6.822 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.523      ; 10.970     ;
; -6.822 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.523      ; 10.970     ;
; -6.822 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.523      ; 10.970     ;
; -6.822 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.523      ; 10.970     ;
; -6.822 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.523      ; 10.970     ;
; -6.822 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.523      ; 10.970     ;
; -6.822 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.523      ; 10.970     ;
; -6.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.543      ; 10.872     ;
; -6.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.543      ; 10.872     ;
; -6.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.543      ; 10.872     ;
; -6.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.543      ; 10.872     ;
; -6.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.543      ; 10.872     ;
; -6.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.543      ; 10.872     ;
; -6.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.543      ; 10.872     ;
; -6.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.792      ; 11.390     ;
; -6.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.792      ; 11.390     ;
; -6.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.792      ; 11.390     ;
; -6.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.792      ; 11.390     ;
; -6.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.792      ; 11.390     ;
; -6.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.792      ; 11.390     ;
; -6.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.792      ; 11.390     ;
; -6.491 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.663      ; 11.312     ;
; -6.491 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.663      ; 11.312     ;
; -6.491 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.663      ; 11.312     ;
; -6.491 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.663      ; 11.312     ;
; -6.491 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.663      ; 11.312     ;
; -6.491 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.663      ; 11.312     ;
; -6.491 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.663      ; 11.312     ;
; -6.440 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.225      ; 11.209     ;
; -6.440 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.225      ; 11.209     ;
; -6.440 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.225      ; 11.209     ;
; -6.440 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.225      ; 11.209     ;
; -6.440 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.225      ; 11.209     ;
; -6.440 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.225      ; 11.209     ;
; -6.440 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.225      ; 11.209     ;
; -6.440 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.225      ; 11.209     ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                 ; Launch Clock                                                                                                  ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -7.010 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 12.230     ; 5.429      ;
; -6.930 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 12.230     ; 5.509      ;
; -6.884 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 12.104     ; 5.429      ;
; -6.804 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 12.104     ; 5.509      ;
; -6.510 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 12.230     ; 5.429      ;
; -6.430 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 12.230     ; 5.509      ;
; -6.384 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 12.104     ; 5.429      ;
; -6.304 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 12.104     ; 5.509      ;
; -6.136 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 12.227     ; 6.300      ;
; -6.072 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 12.086     ; 6.223      ;
; -6.010 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 12.101     ; 6.300      ;
; -5.946 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.960     ; 6.223      ;
; -5.936 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 12.231     ; 6.504      ;
; -5.871 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 12.090     ; 6.428      ;
; -5.810 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 12.105     ; 6.504      ;
; -5.745 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.964     ; 6.428      ;
; -5.683 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 12.101     ; 6.627      ;
; -5.660 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 12.082     ; 6.631      ;
; -5.636 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 12.227     ; 6.300      ;
; -5.587 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 12.070     ; 6.692      ;
; -5.572 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 12.086     ; 6.223      ;
; -5.557 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.975     ; 6.627      ;
; -5.534 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.956     ; 6.631      ;
; -5.510 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 12.101     ; 6.300      ;
; -5.461 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.944     ; 6.692      ;
; -5.446 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.960     ; 6.223      ;
; -5.436 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 12.231     ; 6.504      ;
; -5.371 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 12.090     ; 6.428      ;
; -5.310 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 12.105     ; 6.504      ;
; -5.271 ; RegisterFile:register|registradores[3][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.669      ; 3.398      ;
; -5.268 ; RegisterFile:register|registradores[6][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.843      ; 3.575      ;
; -5.245 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.964     ; 6.428      ;
; -5.183 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 12.101     ; 6.627      ;
; -5.160 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 12.082     ; 6.631      ;
; -5.087 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 12.070     ; 6.692      ;
; -5.069 ; RegisterFile:register|registradores[7][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.666      ; 3.597      ;
; -5.057 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.975     ; 6.627      ;
; -5.034 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.956     ; 6.631      ;
; -4.961 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.944     ; 6.692      ;
; -4.943 ; RegisterFile:register|registradores[3][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.847      ; 3.904      ;
; -4.897 ; RegisterFile:register|registradores[3][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.795      ; 3.398      ;
; -4.894 ; RegisterFile:register|registradores[6][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.969      ; 3.575      ;
; -4.874 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:control|BNE ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.538      ; 4.873      ;
; -4.849 ; RegisterFile:register|registradores[7][7]                                                                     ; ULA:ula|ULAResult[7]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.846      ; 3.997      ;
; -4.799 ; RegisterFile:register|registradores[7][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.847      ; 4.048      ;
; -4.748 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:control|BNE ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.412      ; 4.873      ;
; -4.700 ; RegisterFile:register|registradores[5][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.668      ; 3.968      ;
; -4.698 ; RegisterFile:register|registradores[1][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.833      ; 4.135      ;
; -4.695 ; RegisterFile:register|registradores[7][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.792      ; 3.597      ;
; -4.656 ; RegisterFile:register|registradores[7][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.679      ; 4.023      ;
; -4.648 ; RegisterFile:register|registradores[1][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.669      ; 4.021      ;
; -4.577 ; RegisterFile:register|registradores[2][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.664      ; 4.087      ;
; -4.569 ; RegisterFile:register|registradores[3][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.973      ; 3.904      ;
; -4.561 ; RegisterFile:register|registradores[7][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.683      ; 4.122      ;
; -4.513 ; RegisterFile:register|registradores[3][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.688      ; 4.175      ;
; -4.511 ; RegisterFile:register|registradores[5][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.680      ; 4.169      ;
; -4.510 ; RegisterFile:register|registradores[3][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.696      ; 4.186      ;
; -4.500 ; RegisterFile:register|registradores[5][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.684      ; 4.184      ;
; -4.475 ; RegisterFile:register|registradores[7][7]                                                                     ; ULA:ula|ULAResult[7]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.972      ; 3.997      ;
; -4.472 ; RegisterFile:register|registradores[1][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.688      ; 4.216      ;
; -4.425 ; RegisterFile:register|registradores[7][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.973      ; 4.048      ;
; -4.407 ; RegisterFile:register|registradores[6][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.683      ; 4.276      ;
; -4.403 ; RegisterFile:register|registradores[3][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.677      ; 4.274      ;
; -4.374 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:control|BNE ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.538      ; 4.873      ;
; -4.363 ; RegisterFile:register|registradores[6][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.667      ; 4.304      ;
; -4.361 ; RegisterFile:register|registradores[1][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.681      ; 4.320      ;
; -4.358 ; RegisterFile:register|registradores[6][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.690      ; 4.332      ;
; -4.353 ; RegisterFile:register|registradores[5][7]                                                                     ; ULA:ula|ULAResult[7]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.845      ; 4.492      ;
; -4.326 ; RegisterFile:register|registradores[5][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.794      ; 3.968      ;
; -4.324 ; RegisterFile:register|registradores[6][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.700      ; 4.376      ;
; -4.324 ; RegisterFile:register|registradores[1][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.959      ; 4.135      ;
; -4.310 ; RegisterFile:register|registradores[7][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.717      ; 4.407      ;
; -4.282 ; RegisterFile:register|registradores[7][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.805      ; 4.023      ;
; -4.274 ; RegisterFile:register|registradores[1][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.795      ; 4.021      ;
; -4.269 ; RegisterFile:register|registradores[6][6]                                                                     ; ULA:ula|ULAResult[6]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.826      ; 4.557      ;
; -4.267 ; RegisterFile:register|registradores[2][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.678      ; 4.411      ;
; -4.248 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:control|BNE ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.412      ; 4.873      ;
; -4.222 ; RegisterFile:register|registradores[4][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.664      ; 4.442      ;
; -4.203 ; RegisterFile:register|registradores[2][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.790      ; 4.087      ;
; -4.187 ; RegisterFile:register|registradores[7][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.809      ; 4.122      ;
; -4.139 ; RegisterFile:register|registradores[3][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.814      ; 4.175      ;
; -4.137 ; RegisterFile:register|registradores[5][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.806      ; 4.169      ;
; -4.136 ; RegisterFile:register|registradores[3][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.822      ; 4.186      ;
; -4.131 ; RegisterFile:register|registradores[7][6]                                                                     ; ULA:ula|ULAResult[6]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.843      ; 4.712      ;
; -4.126 ; RegisterFile:register|registradores[5][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.810      ; 4.184      ;
; -4.117 ; RegisterFile:register|registradores[4][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.680      ; 4.563      ;
; -4.100 ; RegisterFile:register|registradores[2][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.682      ; 4.582      ;
; -4.098 ; RegisterFile:register|registradores[1][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.814      ; 4.216      ;
; -4.084 ; RegisterFile:register|registradores[4][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.684      ; 4.600      ;
; -4.061 ; RegisterFile:register|registradores[4][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.829      ; 4.768      ;
; -4.051 ; RegisterFile:register|registradores[1][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.689      ; 4.638      ;
; -4.047 ; RegisterFile:register|registradores[2][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.827      ; 4.780      ;
; -4.033 ; RegisterFile:register|registradores[6][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.809      ; 4.276      ;
; -4.029 ; RegisterFile:register|registradores[3][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.803      ; 4.274      ;
; -4.026 ; RegisterFile:register|registradores[5][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.829      ; 4.803      ;
; -4.022 ; RegisterFile:register|registradores[6][4]                                                                     ; ULA:ula|ULAResult[6]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.839      ; 4.817      ;
; -4.022 ; RegisterFile:register|registradores[3][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.689      ; 4.667      ;
; -3.989 ; RegisterFile:register|registradores[6][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.793      ; 4.304      ;
; -3.987 ; RegisterFile:register|registradores[1][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.807      ; 4.320      ;
; -3.984 ; RegisterFile:register|registradores[6][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.816      ; 4.332      ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                           ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                       ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -2.533 ; FreqDivisor:divisorD|LEDG                 ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 2.674      ; 0.657      ;
; -2.033 ; FreqDivisor:divisorD|LEDG                 ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; -0.500       ; 2.674      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.541  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.807      ;
; 0.542  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.556  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.822      ;
; 0.557  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.823      ;
; 0.558  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.824      ;
; 0.562  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.828      ;
; 0.574  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.840      ;
; 0.679  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.945      ;
; 0.702  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.002      ; 0.970      ;
; 0.788  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.793  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.059      ;
; 0.795  ; FreqDivisor:divisorD|contador[10]         ; FreqDivisor:divisorD|contador[10]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.796  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.797  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.063      ;
; 0.801  ; FreqDivisor:divisorD|contador[8]          ; FreqDivisor:divisorD|contador[8]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; FreqDivisor:divisorD|contador[15]         ; FreqDivisor:divisorD|contador[15]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; FreqDivisor:divisorD|contador[17]         ; FreqDivisor:divisorD|contador[17]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.810  ; FreqDivisor:divisorD|contador[4]          ; FreqDivisor:divisorD|contador[4]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.811  ; FreqDivisor:divisorD|contador[1]          ; FreqDivisor:divisorD|contador[1]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.813  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]                                                                                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.815  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.815  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.816  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.817  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.083      ;
; 0.819  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.085      ;
; 0.821  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.087      ;
; 0.827  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]                                                                                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.093      ;
; 0.828  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.094      ;
; 0.830  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.096      ;
; 0.838  ; FreqDivisor:divisorD|contador[5]          ; FreqDivisor:divisorD|contador[5]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FreqDivisor:divisorD|contador[7]          ; FreqDivisor:divisorD|contador[7]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FreqDivisor:divisorD|contador[9]          ; FreqDivisor:divisorD|contador[9]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FreqDivisor:divisorD|contador[23]         ; FreqDivisor:divisorD|contador[23]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FreqDivisor:divisorD|contador[25]         ; FreqDivisor:divisorD|contador[25]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.842  ; FreqDivisor:divisorD|contador[3]          ; FreqDivisor:divisorD|contador[3]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.843  ; FreqDivisor:divisorD|contador[2]          ; FreqDivisor:divisorD|contador[2]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.844  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.847  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.847  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.859  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.125      ;
; 0.860  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.126      ;
; 0.862  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.128      ;
; 0.872  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.138      ;
; 0.880  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.146      ;
; 0.890  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]                                                                                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.156      ;
; 0.895  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]                                                                                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.161      ;
; 0.896  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]                                                                                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.162      ;
; 0.949  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.002      ; 1.217      ;
; 0.957  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.223      ;
; 0.973  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.239      ;
; 0.977  ; PC:ProgramCounter|PC[5]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 0.033      ; 1.244      ;
; 1.004  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.270      ;
; 1.006  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.272      ;
; 1.019  ; PC:ProgramCounter|PC[2]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 0.034      ; 1.287      ;
; 1.034  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]                                                                                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.300      ;
; 1.084  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.350      ;
; 1.084  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.350      ;
; 1.118  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.002     ; 1.382      ;
; 1.118  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.002     ; 1.382      ;
; 1.118  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.002     ; 1.382      ;
; 1.118  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.002     ; 1.382      ;
; 1.118  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.002     ; 1.382      ;
; 1.118  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.002     ; 1.382      ;
; 1.118  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.002     ; 1.382      ;
; 1.118  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.002     ; 1.382      ;
; 1.118  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.002     ; 1.382      ;
; 1.118  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.384      ;
; 1.120  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.386      ;
; 1.128  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[9]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.001      ; 1.395      ;
; 1.128  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[10]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.001      ; 1.395      ;
; 1.128  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[11]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.001      ; 1.395      ;
; 1.128  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[12]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.001      ; 1.395      ;
; 1.128  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[13]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.001      ; 1.395      ;
; 1.128  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[14]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.001      ; 1.395      ;
; 1.128  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[15]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.001      ; 1.395      ;
; 1.128  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[16]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.001      ; 1.395      ;
; 1.128  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[17]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.001      ; 1.395      ;
; 1.179  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.445      ;
; 1.180  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.446      ;
; 1.184  ; FreqDivisor:divisorD|contador[6]          ; FreqDivisor:divisorD|contador[7]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.450      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FreqDivisor:divisorD|LEDG'                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                   ; Launch Clock                                                                                                  ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; 0.787 ; RegisterFile:register|registradores[6][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.053      ;
; 0.792 ; RegisterFile:register|registradores[7][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.058      ;
; 0.793 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[5]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.261      ; 4.529      ;
; 0.808 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[3]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.260      ; 4.543      ;
; 1.108 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[2]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.260      ; 4.843      ;
; 1.142 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[0]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.261      ; 4.878      ;
; 1.194 ; RegisterFile:register|registradores[5][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.003      ; 1.463      ;
; 1.201 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[4]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.261      ; 4.937      ;
; 1.225 ; RegisterFile:register|registradores[7][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.004      ; 1.495      ;
; 1.293 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[5]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.261      ; 4.529      ;
; 1.308 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[3]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.260      ; 4.543      ;
; 1.353 ; RegisterFile:register|registradores[1][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.003      ; 1.622      ;
; 1.360 ; RegisterFile:register|registradores[7][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 1.631      ;
; 1.502 ; RegisterFile:register|registradores[2][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.003      ; 1.771      ;
; 1.508 ; RegisterFile:register|registradores[5][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.006      ; 1.780      ;
; 1.523 ; RegisterFile:register|registradores[3][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 1.796      ;
; 1.529 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[1]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.261      ; 5.265      ;
; 1.592 ; RegisterFile:register|registradores[4][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.003      ; 1.861      ;
; 1.608 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[2]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.260      ; 4.843      ;
; 1.642 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[0]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.261      ; 4.878      ;
; 1.658 ; RegisterFile:register|registradores[1][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 1.931      ;
; 1.668 ; RegisterFile:register|registradores[3][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.017     ; 1.917      ;
; 1.701 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[4]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.261      ; 4.937      ;
; 1.720 ; RegisterFile:register|registradores[7][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.004      ; 1.990      ;
; 1.730 ; RegisterFile:register|registradores[3][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.003      ; 1.999      ;
; 1.738 ; RegisterFile:register|registradores[3][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.004      ; 2.008      ;
; 1.807 ; RegisterFile:register|registradores[5][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.003      ; 2.076      ;
; 1.902 ; RegisterFile:register|registradores[4][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.006      ; 2.174      ;
; 1.915 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.275      ; 5.665      ;
; 1.917 ; RegisterFile:register|registradores[2][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.002     ; 2.181      ;
; 1.919 ; RegisterFile:register|registradores[1][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 2.192      ;
; 1.919 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.275      ; 5.669      ;
; 1.935 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[1]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.278      ; 5.688      ;
; 1.937 ; RegisterFile:register|registradores[5][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.002      ; 2.205      ;
; 1.947 ; RegisterFile:register|registradores[4][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.006      ; 2.219      ;
; 1.956 ; RegisterFile:register|registradores[3][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.010      ; 2.232      ;
; 1.980 ; RegisterFile:register|registradores[6][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 2.251      ;
; 1.994 ; RegisterFile:register|registradores[4][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.014     ; 2.246      ;
; 1.999 ; RegisterFile:register|registradores[1][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.010      ; 2.275      ;
; 2.015 ; RegisterFile:register|registradores[7][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 2.286      ;
; 2.029 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[1]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.261      ; 5.265      ;
; 2.064 ; RegisterFile:register|registradores[7][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.004      ; 2.334      ;
; 2.084 ; RegisterFile:register|registradores[4][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.002     ; 2.348      ;
; 2.135 ; RegisterFile:register|registradores[2][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.004      ; 2.405      ;
; 2.159 ; RegisterFile:register|registradores[2][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.004      ; 2.429      ;
; 2.161 ; RegisterFile:register|registradores[6][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.013     ; 2.414      ;
; 2.273 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.272      ; 6.020      ;
; 2.275 ; RegisterFile:register|registradores[2][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.016     ; 2.525      ;
; 2.278 ; RegisterFile:register|registradores[6][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.008      ; 2.552      ;
; 2.344 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[5]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.278      ; 6.097      ;
; 2.368 ; RegisterFile:register|registradores[4][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 2.639      ;
; 2.371 ; RegisterFile:register|registradores[5][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.006      ; 2.643      ;
; 2.396 ; RegisterFile:register|registradores[7][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 2.667      ;
; 2.415 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.275      ; 5.665      ;
; 2.419 ; RegisterFile:register|registradores[5][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.014     ; 2.671      ;
; 2.419 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.275      ; 5.669      ;
; 2.427 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[0]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.282      ; 6.184      ;
; 2.427 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[3]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.282      ; 6.184      ;
; 2.427 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[2]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.282      ; 6.184      ;
; 2.435 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[1]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.278      ; 5.688      ;
; 2.449 ; RegisterFile:register|registradores[4][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.003      ; 2.718      ;
; 2.449 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[6]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.261      ; 6.185      ;
; 2.449 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[7]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.261      ; 6.185      ;
; 2.451 ; RegisterFile:register|registradores[2][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.016     ; 2.701      ;
; 2.456 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[4]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.262      ; 6.193      ;
; 2.456 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[7]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.262      ; 6.193      ;
; 2.456 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[6]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.262      ; 6.193      ;
; 2.470 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.275      ; 6.220      ;
; 2.477 ; RegisterFile:register|registradores[3][5]                                                                     ; ParallelOut:Pout|Registrador[5]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.001     ; 2.742      ;
; 2.500 ; RegisterFile:register|registradores[2][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.016     ; 2.750      ;
; 2.512 ; RegisterFile:register|registradores[6][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 2.783      ;
; 2.534 ; RegisterFile:register|registradores[6][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.001      ; 2.801      ;
; 2.543 ; RegisterFile:register|registradores[3][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.003      ; 2.812      ;
; 2.588 ; RegisterFile:register|registradores[1][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.013     ; 2.841      ;
; 2.604 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.277      ; 6.356      ;
; 2.641 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[7][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.277      ; 6.393      ;
; 2.644 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.277      ; 6.396      ;
; 2.665 ; RegisterFile:register|registradores[5][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.008      ; 2.939      ;
; 2.677 ; RegisterFile:register|registradores[1][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.010     ; 2.933      ;
; 2.677 ; RegisterFile:register|registradores[7][5]                                                                     ; ParallelOut:Pout|Registrador[5]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.020      ; 2.963      ;
; 2.702 ; RegisterFile:register|registradores[3][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.016     ; 2.952      ;
; 2.720 ; RegisterFile:register|registradores[1][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.013     ; 2.973      ;
; 2.773 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.272      ; 6.020      ;
; 2.775 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[2][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.278      ; 6.528      ;
; 2.795 ; RegisterFile:register|registradores[6][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.013     ; 3.048      ;
; 2.824 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[5][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.276      ; 6.575      ;
; 2.827 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[4][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.276      ; 6.578      ;
; 2.844 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[5]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.278      ; 6.097      ;
; 2.849 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[4][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.276      ; 6.600      ;
; 2.851 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[5][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.276      ; 6.602      ;
; 2.852 ; PC:ProgramCounter|PC[5]                                                                                       ; PC:ProgramCounter|PC[5]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 3.118      ;
; 2.853 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[5][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.276      ; 6.604      ;
; 2.854 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[4][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.276      ; 6.605      ;
; 2.877 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.275      ; 6.627      ;
; 2.880 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.275      ; 6.630      ;
; 2.885 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.275      ; 6.635      ;
; 2.904 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[2][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.278      ; 6.657      ;
; 2.921 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.279      ; 6.675      ;
; 2.924 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[2][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.278      ; 6.677      ;
; 2.927 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[0]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.282      ; 6.184      ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                         ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-----------------------------+
; -3.753 ; -3.753       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]        ;
; -3.753 ; -3.753       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]        ;
; -3.753 ; -3.753       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]        ;
; -3.753 ; -3.753       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]        ;
; -3.753 ; -3.753       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]        ;
; -3.753 ; -3.753       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]        ;
; -3.753 ; -3.753       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]        ;
; -3.753 ; -3.753       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]        ;
; -3.753 ; -3.753       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]        ;
; -3.753 ; -3.753       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]        ;
; -3.753 ; -3.753       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]        ;
; -3.753 ; -3.753       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]        ;
; -3.753 ; -3.753       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]        ;
; -3.753 ; -3.753       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]        ;
; -3.753 ; -3.753       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]        ;
; -3.753 ; -3.753       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]        ;
; -3.753 ; -3.753       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[8]        ;
; -3.753 ; -3.753       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[8]        ;
; -3.753 ; -3.753       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~2clkctrl|inclk[0] ;
; -3.753 ; -3.753       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~2clkctrl|inclk[0] ;
; -3.753 ; -3.753       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~2clkctrl|outclk   ;
; -3.753 ; -3.753       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~2clkctrl|outclk   ;
; -3.753 ; -3.753       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~2|combout         ;
; -3.753 ; -3.753       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~2|combout         ;
; -3.753 ; -3.753       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datad      ;
; -3.753 ; -3.753       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datad      ;
; -3.753 ; -3.753       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datad      ;
; -3.753 ; -3.753       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datad      ;
; -3.753 ; -3.753       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datad      ;
; -3.753 ; -3.753       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datad      ;
; -3.753 ; -3.753       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datad      ;
; -3.753 ; -3.753       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datad      ;
; -3.753 ; -3.753       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datac      ;
; -3.753 ; -3.753       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datac      ;
; -3.753 ; -3.753       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datad      ;
; -3.753 ; -3.753       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datad      ;
; -3.753 ; -3.753       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac      ;
; -3.753 ; -3.753       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac      ;
; -3.753 ; -3.753       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac      ;
; -3.753 ; -3.753       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac      ;
; -3.753 ; -3.753       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[8]|datac      ;
; -3.753 ; -3.753       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[8]|datac      ;
; -3.518 ; -3.518       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]        ;
; -3.518 ; -3.518       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]        ;
; -3.518 ; -3.518       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]        ;
; -3.518 ; -3.518       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]        ;
; -3.518 ; -3.518       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]        ;
; -3.518 ; -3.518       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]        ;
; -3.518 ; -3.518       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]        ;
; -3.518 ; -3.518       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]        ;
; -3.518 ; -3.518       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]        ;
; -3.518 ; -3.518       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]        ;
; -3.518 ; -3.518       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]        ;
; -3.518 ; -3.518       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]        ;
; -3.518 ; -3.518       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]        ;
; -3.518 ; -3.518       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]        ;
; -3.518 ; -3.518       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]        ;
; -3.518 ; -3.518       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]        ;
; -3.518 ; -3.518       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[8]        ;
; -3.518 ; -3.518       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[8]        ;
; -3.518 ; -3.518       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~2clkctrl|inclk[0] ;
; -3.518 ; -3.518       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~2clkctrl|inclk[0] ;
; -3.518 ; -3.518       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~2clkctrl|outclk   ;
; -3.518 ; -3.518       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~2clkctrl|outclk   ;
; -3.518 ; -3.518       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~2|combout         ;
; -3.518 ; -3.518       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~2|combout         ;
; -3.518 ; -3.518       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datad      ;
; -3.518 ; -3.518       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datad      ;
; -3.518 ; -3.518       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datad      ;
; -3.518 ; -3.518       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datad      ;
; -3.518 ; -3.518       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datad      ;
; -3.518 ; -3.518       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datad      ;
; -3.518 ; -3.518       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datad      ;
; -3.518 ; -3.518       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datad      ;
; -3.518 ; -3.518       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datac      ;
; -3.518 ; -3.518       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datac      ;
; -3.518 ; -3.518       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datad      ;
; -3.518 ; -3.518       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datad      ;
; -3.518 ; -3.518       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac      ;
; -3.518 ; -3.518       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac      ;
; -3.518 ; -3.518       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac      ;
; -3.518 ; -3.518       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac      ;
; -3.518 ; -3.518       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[8]|datac      ;
; -3.518 ; -3.518       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[8]|datac      ;
; -3.020 ; -3.020       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideOr8|combout     ;
; -3.020 ; -3.020       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideOr8|combout     ;
; -3.020 ; -3.020       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~2|datad           ;
; -3.020 ; -3.020       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~2|datad           ;
; -2.773 ; -2.773       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideOr8|combout     ;
; -2.773 ; -2.773       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideOr8|combout     ;
; -2.773 ; -2.773       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~2|datad           ;
; -2.773 ; -2.773       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~2|datad           ;
; -2.601 ; -2.601       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:control|BNE     ;
; -2.601 ; -2.601       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:control|BNE     ;
; -2.601 ; -2.601       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|BNE|datac           ;
; -2.601 ; -2.601       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|BNE|datac           ;
; -2.601 ; -2.601       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideNor9~5|combout  ;
; -2.601 ; -2.601       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideNor9~5|combout  ;
; -2.601 ; -2.601       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideOr8|datac       ;
; -2.601 ; -2.601       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideOr8|datac       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[0]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[0]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[10]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[10]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[11]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[11]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[12]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[12]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[13]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[13]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[14]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[14]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[15]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[15]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[16]                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FreqDivisor:divisorD|LEDG'                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[0]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[0]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[1]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[1]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[2]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[2]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[3]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[3]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[4]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[4]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[5]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[5]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[6]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[6]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[7]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[7]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][1] ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; KEY[*]    ; FreqDivisor:divisorD|LEDG ; 6.221 ; 6.221 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  KEY[1]   ; FreqDivisor:divisorD|LEDG ; 6.221 ; 6.221 ; Rise       ; FreqDivisor:divisorD|LEDG ;
; SW[*]     ; FreqDivisor:divisorD|LEDG ; 2.451 ; 2.451 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[0]    ; FreqDivisor:divisorD|LEDG ; 1.312 ; 1.312 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[1]    ; FreqDivisor:divisorD|LEDG ; 1.904 ; 1.904 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[2]    ; FreqDivisor:divisorD|LEDG ; 2.018 ; 2.018 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[3]    ; FreqDivisor:divisorD|LEDG ; 1.857 ; 1.857 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[4]    ; FreqDivisor:divisorD|LEDG ; 1.844 ; 1.844 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[5]    ; FreqDivisor:divisorD|LEDG ; 1.905 ; 1.905 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[6]    ; FreqDivisor:divisorD|LEDG ; 1.710 ; 1.710 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[7]    ; FreqDivisor:divisorD|LEDG ; 2.451 ; 2.451 ; Rise       ; FreqDivisor:divisorD|LEDG ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; KEY[*]    ; FreqDivisor:divisorD|LEDG ; -3.480 ; -3.480 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  KEY[1]   ; FreqDivisor:divisorD|LEDG ; -3.480 ; -3.480 ; Rise       ; FreqDivisor:divisorD|LEDG ;
; SW[*]     ; FreqDivisor:divisorD|LEDG ; 0.054  ; 0.054  ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[0]    ; FreqDivisor:divisorD|LEDG ; 0.054  ; 0.054  ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[1]    ; FreqDivisor:divisorD|LEDG ; -1.138 ; -1.138 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[2]    ; FreqDivisor:divisorD|LEDG ; -1.425 ; -1.425 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[3]    ; FreqDivisor:divisorD|LEDG ; -1.249 ; -1.249 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[4]    ; FreqDivisor:divisorD|LEDG ; -0.692 ; -0.692 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[5]    ; FreqDivisor:divisorD|LEDG ; -0.907 ; -0.907 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[6]    ; FreqDivisor:divisorD|LEDG ; 0.050  ; 0.050  ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[7]    ; FreqDivisor:divisorD|LEDG ; -1.694 ; -1.694 ; Rise       ; FreqDivisor:divisorD|LEDG ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                       ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                      ; 8.420  ; 8.420  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                      ; 8.080  ; 8.080  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                      ; 7.872  ; 7.872  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                      ; 8.092  ; 8.092  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                      ; 8.040  ; 8.040  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                      ; 7.613  ; 7.613  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                      ; 7.862  ; 7.862  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                      ; 8.084  ; 8.084  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                      ; 8.420  ; 8.420  ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_EN       ; CLOCK_50                                                                                                      ; 7.507  ; 7.507  ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_RS       ; CLOCK_50                                                                                                      ; 7.578  ; 7.578  ; Rise       ; CLOCK_50                                                                                                      ;
; LEDR[*]      ; CLOCK_50                                                                                                      ; 18.553 ; 18.553 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[0]     ; CLOCK_50                                                                                                      ; 14.281 ; 14.281 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[1]     ; CLOCK_50                                                                                                      ; 13.834 ; 13.834 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[2]     ; CLOCK_50                                                                                                      ; 14.899 ; 14.899 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[4]     ; CLOCK_50                                                                                                      ; 14.775 ; 14.775 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[5]     ; CLOCK_50                                                                                                      ; 15.861 ; 15.861 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[6]     ; CLOCK_50                                                                                                      ; 18.553 ; 18.553 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[7]     ; CLOCK_50                                                                                                      ; 16.621 ; 16.621 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[8]     ; CLOCK_50                                                                                                      ; 15.202 ; 15.202 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[9]     ; CLOCK_50                                                                                                      ; 17.398 ; 17.398 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[10]    ; CLOCK_50                                                                                                      ; 17.672 ; 17.672 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ;        ; 4.395  ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ;        ; 4.395  ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ; 4.395  ;        ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ; 4.395  ;        ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.123 ; 15.123 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.778 ; 10.778 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.331 ; 10.331 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.396 ; 11.396 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.123 ; 15.123 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.272 ; 11.272 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.358 ; 12.358 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.050 ; 15.050 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.118 ; 13.118 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.699 ; 11.699 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.895 ; 13.895 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.169 ; 14.169 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.249 ; 15.249 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.778 ; 10.778 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.331 ; 10.331 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.396 ; 11.396 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.249 ; 15.249 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.272 ; 11.272 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.358 ; 12.358 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.050 ; 15.050 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.118 ; 13.118 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.699 ; 11.699 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.895 ; 13.895 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.169 ; 14.169 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                               ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                      ; 7.613  ; 7.613  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                      ; 8.080  ; 8.080  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                      ; 7.872  ; 7.872  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                      ; 8.092  ; 8.092  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                      ; 8.040  ; 8.040  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                      ; 7.613  ; 7.613  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                      ; 7.862  ; 7.862  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                      ; 8.084  ; 8.084  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                      ; 8.420  ; 8.420  ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_EN       ; CLOCK_50                                                                                                      ; 7.507  ; 7.507  ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_RS       ; CLOCK_50                                                                                                      ; 7.578  ; 7.578  ; Rise       ; CLOCK_50                                                                                                      ;
; LEDR[*]      ; CLOCK_50                                                                                                      ; 12.819 ; 12.819 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[0]     ; CLOCK_50                                                                                                      ; 13.585 ; 13.585 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[1]     ; CLOCK_50                                                                                                      ; 13.327 ; 13.327 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[2]     ; CLOCK_50                                                                                                      ; 14.021 ; 14.021 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[4]     ; CLOCK_50                                                                                                      ; 14.234 ; 14.234 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[5]     ; CLOCK_50                                                                                                      ; 14.060 ; 14.060 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[6]     ; CLOCK_50                                                                                                      ; 15.033 ; 15.033 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[7]     ; CLOCK_50                                                                                                      ; 14.794 ; 14.794 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[8]     ; CLOCK_50                                                                                                      ; 12.819 ; 12.819 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[9]     ; CLOCK_50                                                                                                      ; 13.317 ; 13.317 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[10]    ; CLOCK_50                                                                                                      ; 13.425 ; 13.425 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ;        ; 4.395  ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ;        ; 4.395  ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ; 4.395  ;        ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ; 4.395  ;        ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.316  ; 9.316  ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.082 ; 10.082 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.824  ; 9.824  ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.518 ; 10.518 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.022 ; 12.022 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.731 ; 10.731 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.557 ; 10.557 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.530 ; 11.530 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.291 ; 11.291 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.316  ; 9.316  ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.814  ; 9.814  ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.922  ; 9.922  ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.316  ; 9.316  ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.082 ; 10.082 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.824  ; 9.824  ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.518 ; 10.518 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.219 ; 12.219 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.731 ; 10.731 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.557 ; 10.557 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.530 ; 11.530 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.291 ; 11.291 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.316  ; 9.316  ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.814  ; 9.814  ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.922  ; 9.922  ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[1]     ; LEDG[0]     ;       ; 9.317 ; 9.317 ;       ;
; SW[0]      ; HEX0[0]     ; 7.445 ; 7.445 ; 7.445 ; 7.445 ;
; SW[0]      ; HEX0[1]     ; 7.418 ; 7.418 ; 7.418 ; 7.418 ;
; SW[0]      ; HEX0[2]     ;       ; 7.390 ; 7.390 ;       ;
; SW[0]      ; HEX0[3]     ; 7.192 ; 7.192 ; 7.192 ; 7.192 ;
; SW[0]      ; HEX0[4]     ; 7.190 ;       ;       ; 7.190 ;
; SW[0]      ; HEX0[5]     ; 7.182 ;       ;       ; 7.182 ;
; SW[0]      ; HEX0[6]     ; 7.180 ; 7.180 ; 7.180 ; 7.180 ;
; SW[1]      ; HEX0[0]     ; 7.293 ; 7.293 ; 7.293 ; 7.293 ;
; SW[1]      ; HEX0[1]     ; 7.267 ; 7.267 ; 7.267 ; 7.267 ;
; SW[1]      ; HEX0[2]     ; 7.267 ;       ;       ; 7.267 ;
; SW[1]      ; HEX0[3]     ; 7.043 ; 7.043 ; 7.043 ; 7.043 ;
; SW[1]      ; HEX0[4]     ;       ; 7.042 ; 7.042 ;       ;
; SW[1]      ; HEX0[5]     ; 7.036 ; 7.036 ; 7.036 ; 7.036 ;
; SW[1]      ; HEX0[6]     ; 7.035 ; 7.035 ; 7.035 ; 7.035 ;
; SW[2]      ; HEX0[0]     ; 6.977 ; 6.977 ; 6.977 ; 6.977 ;
; SW[2]      ; HEX0[1]     ; 6.951 ;       ;       ; 6.951 ;
; SW[2]      ; HEX0[2]     ; 6.950 ; 6.950 ; 6.950 ; 6.950 ;
; SW[2]      ; HEX0[3]     ; 6.726 ; 6.726 ; 6.726 ; 6.726 ;
; SW[2]      ; HEX0[4]     ; 6.725 ; 6.725 ; 6.725 ; 6.725 ;
; SW[2]      ; HEX0[5]     ; 6.717 ; 6.717 ; 6.717 ; 6.717 ;
; SW[2]      ; HEX0[6]     ; 6.716 ; 6.716 ; 6.716 ; 6.716 ;
; SW[3]      ; HEX0[0]     ; 6.160 ; 6.160 ; 6.160 ; 6.160 ;
; SW[3]      ; HEX0[1]     ; 6.135 ; 6.135 ; 6.135 ; 6.135 ;
; SW[3]      ; HEX0[2]     ; 6.133 ; 6.133 ; 6.133 ; 6.133 ;
; SW[3]      ; HEX0[3]     ; 5.910 ; 5.910 ; 5.910 ; 5.910 ;
; SW[3]      ; HEX0[4]     ;       ; 5.901 ; 5.901 ;       ;
; SW[3]      ; HEX0[5]     ; 5.892 ; 5.892 ; 5.892 ; 5.892 ;
; SW[3]      ; HEX0[6]     ; 5.893 ; 5.893 ; 5.893 ; 5.893 ;
; SW[4]      ; HEX1[0]     ; 6.401 ; 6.401 ; 6.401 ; 6.401 ;
; SW[4]      ; HEX1[1]     ; 6.400 ; 6.400 ; 6.400 ; 6.400 ;
; SW[4]      ; HEX1[2]     ;       ; 6.002 ; 6.002 ;       ;
; SW[4]      ; HEX1[3]     ; 5.958 ; 5.958 ; 5.958 ; 5.958 ;
; SW[4]      ; HEX1[4]     ; 6.018 ;       ;       ; 6.018 ;
; SW[4]      ; HEX1[5]     ; 6.247 ;       ;       ; 6.247 ;
; SW[4]      ; HEX1[6]     ; 6.205 ; 6.205 ; 6.205 ; 6.205 ;
; SW[5]      ; HEX1[0]     ; 6.674 ; 6.674 ; 6.674 ; 6.674 ;
; SW[5]      ; HEX1[1]     ; 6.704 ; 6.704 ; 6.704 ; 6.704 ;
; SW[5]      ; HEX1[2]     ; 6.308 ;       ;       ; 6.308 ;
; SW[5]      ; HEX1[3]     ; 6.266 ; 6.266 ; 6.266 ; 6.266 ;
; SW[5]      ; HEX1[4]     ;       ; 6.294 ; 6.294 ;       ;
; SW[5]      ; HEX1[5]     ; 6.548 ; 6.548 ; 6.548 ; 6.548 ;
; SW[5]      ; HEX1[6]     ; 6.511 ; 6.511 ; 6.511 ; 6.511 ;
; SW[6]      ; HEX1[0]     ; 6.613 ; 6.613 ; 6.613 ; 6.613 ;
; SW[6]      ; HEX1[1]     ; 6.612 ;       ;       ; 6.612 ;
; SW[6]      ; HEX1[2]     ; 6.209 ; 6.209 ; 6.209 ; 6.209 ;
; SW[6]      ; HEX1[3]     ; 6.167 ; 6.167 ; 6.167 ; 6.167 ;
; SW[6]      ; HEX1[4]     ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; SW[6]      ; HEX1[5]     ; 6.447 ; 6.447 ; 6.447 ; 6.447 ;
; SW[6]      ; HEX1[6]     ; 6.406 ; 6.406 ; 6.406 ; 6.406 ;
; SW[7]      ; HEX1[0]     ; 7.396 ; 7.396 ; 7.396 ; 7.396 ;
; SW[7]      ; HEX1[1]     ; 7.421 ; 7.421 ; 7.421 ; 7.421 ;
; SW[7]      ; HEX1[2]     ; 7.017 ; 7.017 ; 7.017 ; 7.017 ;
; SW[7]      ; HEX1[3]     ; 6.973 ; 6.973 ; 6.973 ; 6.973 ;
; SW[7]      ; HEX1[4]     ;       ; 7.010 ; 7.010 ;       ;
; SW[7]      ; HEX1[5]     ; 7.230 ; 7.230 ; 7.230 ; 7.230 ;
; SW[7]      ; HEX1[6]     ; 7.213 ; 7.213 ; 7.213 ; 7.213 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[1]     ; LEDG[0]     ;       ; 9.317 ; 9.317 ;       ;
; SW[0]      ; HEX0[0]     ; 7.445 ; 7.445 ; 7.445 ; 7.445 ;
; SW[0]      ; HEX0[1]     ; 7.418 ; 7.418 ; 7.418 ; 7.418 ;
; SW[0]      ; HEX0[2]     ;       ; 7.390 ; 7.390 ;       ;
; SW[0]      ; HEX0[3]     ; 7.192 ; 7.192 ; 7.192 ; 7.192 ;
; SW[0]      ; HEX0[4]     ; 7.190 ;       ;       ; 7.190 ;
; SW[0]      ; HEX0[5]     ; 7.182 ;       ;       ; 7.182 ;
; SW[0]      ; HEX0[6]     ; 7.180 ; 7.180 ; 7.180 ; 7.180 ;
; SW[1]      ; HEX0[0]     ; 7.293 ; 7.293 ; 7.293 ; 7.293 ;
; SW[1]      ; HEX0[1]     ; 7.267 ; 7.267 ; 7.267 ; 7.267 ;
; SW[1]      ; HEX0[2]     ; 7.267 ;       ;       ; 7.267 ;
; SW[1]      ; HEX0[3]     ; 7.043 ; 7.043 ; 7.043 ; 7.043 ;
; SW[1]      ; HEX0[4]     ;       ; 7.042 ; 7.042 ;       ;
; SW[1]      ; HEX0[5]     ; 7.036 ; 7.036 ; 7.036 ; 7.036 ;
; SW[1]      ; HEX0[6]     ; 7.035 ; 7.035 ; 7.035 ; 7.035 ;
; SW[2]      ; HEX0[0]     ; 6.977 ; 6.977 ; 6.977 ; 6.977 ;
; SW[2]      ; HEX0[1]     ; 6.951 ;       ;       ; 6.951 ;
; SW[2]      ; HEX0[2]     ; 6.950 ; 6.950 ; 6.950 ; 6.950 ;
; SW[2]      ; HEX0[3]     ; 6.726 ; 6.726 ; 6.726 ; 6.726 ;
; SW[2]      ; HEX0[4]     ; 6.725 ; 6.725 ; 6.725 ; 6.725 ;
; SW[2]      ; HEX0[5]     ; 6.717 ; 6.717 ; 6.717 ; 6.717 ;
; SW[2]      ; HEX0[6]     ; 6.716 ; 6.716 ; 6.716 ; 6.716 ;
; SW[3]      ; HEX0[0]     ; 6.160 ; 6.160 ; 6.160 ; 6.160 ;
; SW[3]      ; HEX0[1]     ; 6.135 ; 6.135 ; 6.135 ; 6.135 ;
; SW[3]      ; HEX0[2]     ; 6.133 ; 6.133 ; 6.133 ; 6.133 ;
; SW[3]      ; HEX0[3]     ; 5.910 ; 5.910 ; 5.910 ; 5.910 ;
; SW[3]      ; HEX0[4]     ;       ; 5.901 ; 5.901 ;       ;
; SW[3]      ; HEX0[5]     ; 5.892 ; 5.892 ; 5.892 ; 5.892 ;
; SW[3]      ; HEX0[6]     ; 5.893 ; 5.893 ; 5.893 ; 5.893 ;
; SW[4]      ; HEX1[0]     ; 6.401 ; 6.401 ; 6.401 ; 6.401 ;
; SW[4]      ; HEX1[1]     ; 6.400 ; 6.400 ; 6.400 ; 6.400 ;
; SW[4]      ; HEX1[2]     ;       ; 6.002 ; 6.002 ;       ;
; SW[4]      ; HEX1[3]     ; 5.958 ; 5.958 ; 5.958 ; 5.958 ;
; SW[4]      ; HEX1[4]     ; 6.018 ;       ;       ; 6.018 ;
; SW[4]      ; HEX1[5]     ; 6.247 ;       ;       ; 6.247 ;
; SW[4]      ; HEX1[6]     ; 6.205 ; 6.205 ; 6.205 ; 6.205 ;
; SW[5]      ; HEX1[0]     ; 6.674 ; 6.674 ; 6.674 ; 6.674 ;
; SW[5]      ; HEX1[1]     ; 6.704 ; 6.704 ; 6.704 ; 6.704 ;
; SW[5]      ; HEX1[2]     ; 6.308 ;       ;       ; 6.308 ;
; SW[5]      ; HEX1[3]     ; 6.266 ; 6.266 ; 6.266 ; 6.266 ;
; SW[5]      ; HEX1[4]     ;       ; 6.294 ; 6.294 ;       ;
; SW[5]      ; HEX1[5]     ; 6.548 ; 6.548 ; 6.548 ; 6.548 ;
; SW[5]      ; HEX1[6]     ; 6.511 ; 6.511 ; 6.511 ; 6.511 ;
; SW[6]      ; HEX1[0]     ; 6.613 ; 6.613 ; 6.613 ; 6.613 ;
; SW[6]      ; HEX1[1]     ; 6.612 ;       ;       ; 6.612 ;
; SW[6]      ; HEX1[2]     ; 6.209 ; 6.209 ; 6.209 ; 6.209 ;
; SW[6]      ; HEX1[3]     ; 6.167 ; 6.167 ; 6.167 ; 6.167 ;
; SW[6]      ; HEX1[4]     ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; SW[6]      ; HEX1[5]     ; 6.447 ; 6.447 ; 6.447 ; 6.447 ;
; SW[6]      ; HEX1[6]     ; 6.406 ; 6.406 ; 6.406 ; 6.406 ;
; SW[7]      ; HEX1[0]     ; 7.396 ; 7.396 ; 7.396 ; 7.396 ;
; SW[7]      ; HEX1[1]     ; 7.421 ; 7.421 ; 7.421 ; 7.421 ;
; SW[7]      ; HEX1[2]     ; 7.017 ; 7.017 ; 7.017 ; 7.017 ;
; SW[7]      ; HEX1[3]     ; 6.973 ; 6.973 ; 6.973 ; 6.973 ;
; SW[7]      ; HEX1[4]     ;       ; 7.010 ; 7.010 ;       ;
; SW[7]      ; HEX1[5]     ; 7.230 ; 7.230 ; 7.230 ; 7.230 ;
; SW[7]      ; HEX1[6]     ; 7.213 ; 7.213 ; 7.213 ; 7.213 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; FreqDivisor:divisorD|LEDG                                                                                     ; -5.936 ; -409.359      ;
; CLOCK_50                                                                                                      ; -5.726 ; -123.747      ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -3.027 ; -25.926       ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -3.522 ; -30.117       ;
; CLOCK_50                                                                                                      ; -1.576 ; -1.576        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; 0.380  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                      ; -2.000 ; -224.916      ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -1.431 ; -155.072      ;
; FreqDivisor:divisorD|LEDG                                                                                     ; -0.500 ; -72.000       ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FreqDivisor:divisorD|LEDG'                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                   ; Launch Clock                                                                                                  ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; -5.936 ; ULA:ula|ULAResult[7]                                                                                          ; RegisterFile:register|registradores[3][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.497     ; 1.971      ;
; -5.936 ; ULA:ula|ULAResult[7]                                                                                          ; RegisterFile:register|registradores[1][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.497     ; 1.971      ;
; -5.869 ; ULA:ula|ULAResult[4]                                                                                          ; RegisterFile:register|registradores[3][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.499     ; 1.902      ;
; -5.869 ; ULA:ula|ULAResult[4]                                                                                          ; RegisterFile:register|registradores[1][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.499     ; 1.902      ;
; -5.830 ; ULA:ula|ULAResult[3]                                                                                          ; RegisterFile:register|registradores[7][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.454     ; 1.908      ;
; -5.824 ; ULA:ula|ULAResult[7]                                                                                          ; RegisterFile:register|registradores[3][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.494     ; 1.862      ;
; -5.824 ; ULA:ula|ULAResult[7]                                                                                          ; RegisterFile:register|registradores[2][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.495     ; 1.861      ;
; -5.823 ; ULA:ula|ULAResult[7]                                                                                          ; RegisterFile:register|registradores[7][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.496     ; 1.859      ;
; -5.821 ; ULA:ula|ULAResult[7]                                                                                          ; RegisterFile:register|registradores[6][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.509     ; 1.844      ;
; -5.815 ; ULA:ula|ULAResult[7]                                                                                          ; RegisterFile:register|registradores[5][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.497     ; 1.850      ;
; -5.809 ; ULA:ula|ULAResult[7]                                                                                          ; RegisterFile:register|registradores[7][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.494     ; 1.847      ;
; -5.808 ; ULA:ula|ULAResult[7]                                                                                          ; RegisterFile:register|registradores[6][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.495     ; 1.845      ;
; -5.804 ; ULA:ula|ULAResult[7]                                                                                          ; RegisterFile:register|registradores[1][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.497     ; 1.839      ;
; -5.798 ; ULA:ula|ULAResult[3]                                                                                          ; RegisterFile:register|registradores[7][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.454     ; 1.876      ;
; -5.787 ; ULA:ula|ULAResult[6]                                                                                          ; RegisterFile:register|registradores[3][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.495     ; 1.824      ;
; -5.787 ; ULA:ula|ULAResult[6]                                                                                          ; RegisterFile:register|registradores[1][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.495     ; 1.824      ;
; -5.780 ; ULA:ula|ULAResult[7]                                                                                          ; RegisterFile:register|registradores[4][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.497     ; 1.815      ;
; -5.779 ; ULA:ula|ULAResult[2]                                                                                          ; RegisterFile:register|registradores[7][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.456     ; 1.855      ;
; -5.776 ; ULA:ula|ULAResult[7]                                                                                          ; RegisterFile:register|registradores[5][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.497     ; 1.811      ;
; -5.774 ; ULA:ula|ULAResult[7]                                                                                          ; RegisterFile:register|registradores[3][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.500     ; 1.806      ;
; -5.771 ; ULA:ula|ULAResult[7]                                                                                          ; RegisterFile:register|registradores[1][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.500     ; 1.803      ;
; -5.763 ; ULA:ula|ULAResult[7]                                                                                          ; RegisterFile:register|registradores[7][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.514     ; 1.781      ;
; -5.759 ; ULA:ula|ULAResult[6]                                                                                          ; PC:ProgramCounter|PC[6]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.508     ; 1.783      ;
; -5.759 ; ULA:ula|ULAResult[6]                                                                                          ; PC:ProgramCounter|PC[7]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.508     ; 1.783      ;
; -5.757 ; ULA:ula|ULAResult[4]                                                                                          ; RegisterFile:register|registradores[3][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.496     ; 1.793      ;
; -5.757 ; ULA:ula|ULAResult[4]                                                                                          ; RegisterFile:register|registradores[2][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.497     ; 1.792      ;
; -5.756 ; ULA:ula|ULAResult[4]                                                                                          ; RegisterFile:register|registradores[7][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.498     ; 1.790      ;
; -5.754 ; ULA:ula|ULAResult[6]                                                                                          ; PC:ProgramCounter|PC[2]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.508     ; 1.778      ;
; -5.754 ; ULA:ula|ULAResult[7]                                                                                          ; ParallelOut:Pout|Registrador[4]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.509     ; 1.777      ;
; -5.754 ; ULA:ula|ULAResult[7]                                                                                          ; ParallelOut:Pout|Registrador[7]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.509     ; 1.777      ;
; -5.754 ; ULA:ula|ULAResult[7]                                                                                          ; ParallelOut:Pout|Registrador[6]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.509     ; 1.777      ;
; -5.754 ; ULA:ula|ULAResult[4]                                                                                          ; RegisterFile:register|registradores[6][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.511     ; 1.775      ;
; -5.753 ; ULA:ula|ULAResult[6]                                                                                          ; PC:ProgramCounter|PC[4]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.508     ; 1.777      ;
; -5.753 ; ULA:ula|ULAResult[6]                                                                                          ; PC:ProgramCounter|PC[5]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.508     ; 1.777      ;
; -5.748 ; ULA:ula|ULAResult[6]                                                                                          ; PC:ProgramCounter|PC[3]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.508     ; 1.772      ;
; -5.748 ; ULA:ula|ULAResult[4]                                                                                          ; RegisterFile:register|registradores[5][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.499     ; 1.781      ;
; -5.747 ; ULA:ula|ULAResult[2]                                                                                          ; RegisterFile:register|registradores[7][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.456     ; 1.823      ;
; -5.745 ; ULA:ula|ULAResult[3]                                                                                          ; RegisterFile:register|registradores[4][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.452     ; 1.825      ;
; -5.743 ; ULA:ula|ULAResult[3]                                                                                          ; RegisterFile:register|registradores[5][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.452     ; 1.823      ;
; -5.742 ; ULA:ula|ULAResult[4]                                                                                          ; RegisterFile:register|registradores[7][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.496     ; 1.778      ;
; -5.741 ; ULA:ula|ULAResult[4]                                                                                          ; RegisterFile:register|registradores[6][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.497     ; 1.776      ;
; -5.739 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[6]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.907      ;
; -5.739 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[7]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.907      ;
; -5.739 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[6]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.907      ;
; -5.739 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[6]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.907      ;
; -5.739 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[6]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.907      ;
; -5.739 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[6]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.907      ;
; -5.739 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[6]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.907      ;
; -5.739 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[6]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.907      ;
; -5.739 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[7]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.907      ;
; -5.739 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[7]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.907      ;
; -5.739 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[7]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.907      ;
; -5.739 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[7]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.907      ;
; -5.739 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[7]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.907      ;
; -5.739 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[7]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.907      ;
; -5.737 ; ULA:ula|ULAResult[4]                                                                                          ; RegisterFile:register|registradores[1][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.499     ; 1.770      ;
; -5.737 ; ULA:ula|ULAResult[7]                                                                                          ; RegisterFile:register|registradores[7][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.514     ; 1.755      ;
; -5.734 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[2]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.902      ;
; -5.734 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[2]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.902      ;
; -5.734 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[2]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.902      ;
; -5.734 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[2]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.902      ;
; -5.734 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[2]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.902      ;
; -5.734 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[2]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.902      ;
; -5.734 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[2]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.902      ;
; -5.733 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[4]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.901      ;
; -5.733 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[5]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.901      ;
; -5.733 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[4]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.901      ;
; -5.733 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[4]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.901      ;
; -5.733 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[4]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.901      ;
; -5.733 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[4]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.901      ;
; -5.733 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[4]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.901      ;
; -5.733 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[4]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.901      ;
; -5.733 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[5]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.901      ;
; -5.733 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[5]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.901      ;
; -5.733 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[5]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.901      ;
; -5.733 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[5]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.901      ;
; -5.733 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[5]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.901      ;
; -5.733 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[5]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.901      ;
; -5.730 ; ULA:ula|ULAResult[7]                                                                                          ; RegisterFile:register|registradores[4][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.497     ; 1.765      ;
; -5.729 ; ULA:ula|ULAResult[7]                                                                                          ; RegisterFile:register|registradores[5][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.497     ; 1.764      ;
; -5.728 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[3]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.896      ;
; -5.728 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[3]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.896      ;
; -5.728 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[3]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.896      ;
; -5.728 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[3]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.896      ;
; -5.728 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[3]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.896      ;
; -5.728 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[3]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.896      ;
; -5.728 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[3]                   ; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.136      ; 6.896      ;
; -5.728 ; ULA:ula|ULAResult[5]                                                                                          ; RegisterFile:register|registradores[3][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.449     ; 1.811      ;
; -5.728 ; ULA:ula|ULAResult[5]                                                                                          ; RegisterFile:register|registradores[1][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.449     ; 1.811      ;
; -5.724 ; ULA:ula|ULAResult[7]                                                                                          ; ParallelOut:Pout|Registrador[0]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.490     ; 1.766      ;
; -5.724 ; ULA:ula|ULAResult[7]                                                                                          ; ParallelOut:Pout|Registrador[3]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.490     ; 1.766      ;
; -5.724 ; ULA:ula|ULAResult[7]                                                                                          ; ParallelOut:Pout|Registrador[2]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.490     ; 1.766      ;
; -5.719 ; ULA:ula|ULAResult[6]                                                                                          ; PC:ProgramCounter|PC[1]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.508     ; 1.743      ;
; -5.717 ; ULA:ula|ULAResult[3]                                                                                          ; RegisterFile:register|registradores[4][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.452     ; 1.797      ;
; -5.717 ; ULA:ula|ULAResult[3]                                                                                          ; RegisterFile:register|registradores[5][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.452     ; 1.797      ;
; -5.715 ; ULA:ula|ULAResult[7]                                                                                          ; RegisterFile:register|registradores[7][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.514     ; 1.733      ;
; -5.715 ; ULA:ula|ULAResult[7]                                                                                          ; RegisterFile:register|registradores[3][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.514     ; 1.733      ;
; -5.714 ; ULA:ula|ULAResult[3]                                                                                          ; RegisterFile:register|registradores[2][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.435     ; 1.811      ;
; -5.714 ; ULA:ula|ULAResult[3]                                                                                          ; RegisterFile:register|registradores[3][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.435     ; 1.811      ;
; -5.713 ; ULA:ula|ULAResult[4]                                                                                          ; RegisterFile:register|registradores[4][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.500        ; -4.499     ; 1.746      ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -5.726 ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.676     ; 1.549      ;
; -5.659 ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.678     ; 1.480      ;
; -5.577 ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.674     ; 1.402      ;
; -5.518 ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.628     ; 1.389      ;
; -5.426 ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.616     ; 1.309      ;
; -5.375 ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.618     ; 1.256      ;
; -5.281 ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.620     ; 1.160      ;
; -5.213 ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.608     ; 1.104      ;
; -5.154 ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.604     ; 1.549      ;
; -5.087 ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.606     ; 1.480      ;
; -5.005 ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.602     ; 1.402      ;
; -4.946 ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.556     ; 1.389      ;
; -4.854 ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.544     ; 1.309      ;
; -4.842 ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.678     ; 0.663      ;
; -4.803 ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.546     ; 1.256      ;
; -4.762 ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.676     ; 0.585      ;
; -4.712 ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.628     ; 0.583      ;
; -4.709 ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.548     ; 1.160      ;
; -4.687 ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.616     ; 0.570      ;
; -4.678 ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.620     ; 0.557      ;
; -4.661 ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.618     ; 0.542      ;
; -4.660 ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.674     ; 0.485      ;
; -4.641 ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.536     ; 1.104      ;
; -4.416 ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.608     ; 0.307      ;
; -4.270 ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.606     ; 0.663      ;
; -4.190 ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.604     ; 0.585      ;
; -4.140 ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.556     ; 0.583      ;
; -4.115 ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.544     ; 0.570      ;
; -4.106 ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.548     ; 0.557      ;
; -4.089 ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.546     ; 0.542      ;
; -4.088 ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.602     ; 0.485      ;
; -3.844 ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.536     ; 0.307      ;
; -2.839 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.835      ;
; -2.839 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.835      ;
; -2.839 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.835      ;
; -2.839 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.835      ;
; -2.839 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.835      ;
; -2.839 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.835      ;
; -2.839 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.835      ;
; -2.839 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.835      ;
; -2.768 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.764      ;
; -2.768 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.764      ;
; -2.768 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.764      ;
; -2.768 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.764      ;
; -2.768 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.764      ;
; -2.768 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.764      ;
; -2.768 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.764      ;
; -2.768 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.764      ;
; -2.767 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.763      ;
; -2.767 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.763      ;
; -2.767 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.763      ;
; -2.767 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.763      ;
; -2.767 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.763      ;
; -2.767 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.763      ;
; -2.767 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.763      ;
; -2.767 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.763      ;
; -2.766 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.762      ;
; -2.766 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.762      ;
; -2.766 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.762      ;
; -2.766 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.762      ;
; -2.766 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.762      ;
; -2.766 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.762      ;
; -2.766 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.762      ;
; -2.766 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.762      ;
; -2.757 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.753      ;
; -2.757 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.753      ;
; -2.757 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.753      ;
; -2.757 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.753      ;
; -2.757 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.753      ;
; -2.757 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.753      ;
; -2.757 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.753      ;
; -2.757 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.753      ;
; -2.746 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.742      ;
; -2.746 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.742      ;
; -2.746 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.742      ;
; -2.746 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.742      ;
; -2.746 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.742      ;
; -2.746 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.742      ;
; -2.746 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.742      ;
; -2.746 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.742      ;
; -2.723 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.719      ;
; -2.723 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.719      ;
; -2.723 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.719      ;
; -2.723 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.719      ;
; -2.723 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.719      ;
; -2.723 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.719      ;
; -2.723 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.719      ;
; -2.723 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.719      ;
; -2.682 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.030     ; 3.651      ;
; -2.682 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.030     ; 3.651      ;
; -2.682 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.030     ; 3.651      ;
; -2.682 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.030     ; 3.651      ;
; -2.682 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.030     ; 3.651      ;
; -2.682 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.030     ; 3.651      ;
; -2.682 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.030     ; 3.651      ;
; -2.635 ; RegisterFile:register|registradores[5][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.225     ; 3.442      ;
; -2.570 ; RegisterFile:register|registradores[5][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.231     ; 3.371      ;
; -2.522 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.518      ;
; -2.522 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.518      ;
; -2.522 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.003     ; 3.518      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node              ; Launch Clock ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.027 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.715      ; 5.845      ;
; -3.027 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.715      ; 5.845      ;
; -3.027 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.715      ; 5.845      ;
; -3.027 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.715      ; 5.845      ;
; -3.027 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.715      ; 5.845      ;
; -3.027 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.715      ; 5.845      ;
; -3.027 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.715      ; 5.845      ;
; -2.848 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.743      ; 5.694      ;
; -2.848 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.743      ; 5.694      ;
; -2.848 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.743      ; 5.694      ;
; -2.848 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.743      ; 5.694      ;
; -2.848 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.743      ; 5.694      ;
; -2.848 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.743      ; 5.694      ;
; -2.848 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.743      ; 5.694      ;
; -2.848 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.743      ; 5.694      ;
; -2.824 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.715      ; 5.645      ;
; -2.824 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.715      ; 5.645      ;
; -2.824 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.715      ; 5.645      ;
; -2.824 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.715      ; 5.645      ;
; -2.824 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.715      ; 5.645      ;
; -2.824 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.715      ; 5.645      ;
; -2.824 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.715      ; 5.645      ;
; -2.756 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.667      ; 5.567      ;
; -2.756 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.667      ; 5.567      ;
; -2.756 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.667      ; 5.567      ;
; -2.756 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.667      ; 5.567      ;
; -2.756 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.667      ; 5.567      ;
; -2.756 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.667      ; 5.567      ;
; -2.756 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.667      ; 5.567      ;
; -2.714 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.647      ; 5.491      ;
; -2.714 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.647      ; 5.491      ;
; -2.714 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.647      ; 5.491      ;
; -2.714 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.647      ; 5.491      ;
; -2.714 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.647      ; 5.491      ;
; -2.714 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.647      ; 5.491      ;
; -2.714 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.647      ; 5.491      ;
; -2.697 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.713      ; 5.513      ;
; -2.697 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.713      ; 5.513      ;
; -2.697 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.713      ; 5.513      ;
; -2.697 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.713      ; 5.513      ;
; -2.697 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.713      ; 5.513      ;
; -2.697 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.713      ; 5.513      ;
; -2.697 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.713      ; 5.513      ;
; -2.654 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.655      ; 5.462      ;
; -2.654 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.655      ; 5.462      ;
; -2.654 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.655      ; 5.462      ;
; -2.654 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.655      ; 5.462      ;
; -2.654 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.655      ; 5.462      ;
; -2.654 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.655      ; 5.462      ;
; -2.654 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.655      ; 5.462      ;
; -2.645 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.743      ; 5.494      ;
; -2.645 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.743      ; 5.494      ;
; -2.645 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.743      ; 5.494      ;
; -2.645 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.743      ; 5.494      ;
; -2.645 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.743      ; 5.494      ;
; -2.645 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.743      ; 5.494      ;
; -2.645 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.743      ; 5.494      ;
; -2.645 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.743      ; 5.494      ;
; -2.628 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.657      ; 5.438      ;
; -2.628 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.657      ; 5.438      ;
; -2.628 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.657      ; 5.438      ;
; -2.628 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.657      ; 5.438      ;
; -2.628 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.657      ; 5.438      ;
; -2.628 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.657      ; 5.438      ;
; -2.628 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.657      ; 5.438      ;
; -2.606 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.717      ; 5.416      ;
; -2.606 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.717      ; 5.416      ;
; -2.606 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.717      ; 5.416      ;
; -2.606 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.717      ; 5.416      ;
; -2.606 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.717      ; 5.416      ;
; -2.606 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.717      ; 5.416      ;
; -2.606 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.717      ; 5.416      ;
; -2.601 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.659      ; 5.404      ;
; -2.601 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.659      ; 5.404      ;
; -2.601 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.659      ; 5.404      ;
; -2.601 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.659      ; 5.404      ;
; -2.601 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.659      ; 5.404      ;
; -2.601 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.659      ; 5.404      ;
; -2.601 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.659      ; 5.404      ;
; -2.552 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.695      ; 5.391      ;
; -2.552 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.695      ; 5.391      ;
; -2.552 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.695      ; 5.391      ;
; -2.552 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.695      ; 5.391      ;
; -2.552 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.695      ; 5.391      ;
; -2.552 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.695      ; 5.391      ;
; -2.552 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.695      ; 5.391      ;
; -2.552 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.695      ; 5.391      ;
; -2.518 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.741      ; 5.362      ;
; -2.518 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.741      ; 5.362      ;
; -2.518 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.741      ; 5.362      ;
; -2.518 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.741      ; 5.362      ;
; -2.518 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.741      ; 5.362      ;
; -2.518 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.741      ; 5.362      ;
; -2.518 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.741      ; 5.362      ;
; -2.518 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.741      ; 5.362      ;
; -2.516 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.685      ; 5.354      ;
; -2.516 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.685      ; 5.354      ;
; -2.516 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.685      ; 5.354      ;
; -2.516 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.685      ; 5.354      ;
; -2.516 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.685      ; 5.354      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                 ; Launch Clock                                                                                                  ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.522 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.405      ; 3.005      ;
; -3.474 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.405      ; 3.053      ;
; -3.450 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.333      ; 3.005      ;
; -3.402 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.333      ; 3.053      ;
; -3.094 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.347      ; 3.375      ;
; -3.088 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.403      ; 3.437      ;
; -3.022 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.275      ; 3.375      ;
; -3.022 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.405      ; 3.005      ;
; -3.017 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.407      ; 3.512      ;
; -3.016 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.331      ; 3.437      ;
; -2.988 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.349      ; 3.483      ;
; -2.974 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.405      ; 3.053      ;
; -2.950 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.333      ; 3.005      ;
; -2.945 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.335      ; 3.512      ;
; -2.923 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.357      ; 3.556      ;
; -2.918 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.345      ; 3.549      ;
; -2.916 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.277      ; 3.483      ;
; -2.902 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.333      ; 3.053      ;
; -2.874 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.337      ; 3.585      ;
; -2.851 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.285      ; 3.556      ;
; -2.846 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.273      ; 3.549      ;
; -2.829 ; RegisterFile:register|registradores[6][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.439      ; 1.610      ;
; -2.823 ; RegisterFile:register|registradores[3][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.357      ; 1.534      ;
; -2.802 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.265      ; 3.585      ;
; -2.748 ; RegisterFile:register|registradores[7][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.354      ; 1.606      ;
; -2.706 ; RegisterFile:register|registradores[3][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.444      ; 1.738      ;
; -2.650 ; RegisterFile:register|registradores[7][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.444      ; 1.794      ;
; -2.617 ; RegisterFile:register|registradores[5][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.357      ; 1.740      ;
; -2.609 ; RegisterFile:register|registradores[7][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.364      ; 1.755      ;
; -2.608 ; RegisterFile:register|registradores[7][7]                                                                     ; ULA:ula|ULAResult[7]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.442      ; 1.834      ;
; -2.594 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.347      ; 3.375      ;
; -2.588 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.403      ; 3.437      ;
; -2.574 ; RegisterFile:register|registradores[1][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.357      ; 1.783      ;
; -2.574 ; RegisterFile:register|registradores[1][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.430      ; 1.856      ;
; -2.538 ; RegisterFile:register|registradores[7][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.365      ; 1.827      ;
; -2.538 ; RegisterFile:register|registradores[2][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.352      ; 1.814      ;
; -2.522 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.275      ; 3.375      ;
; -2.517 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.407      ; 3.512      ;
; -2.516 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.331      ; 3.437      ;
; -2.515 ; RegisterFile:register|registradores[5][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.365      ; 1.850      ;
; -2.505 ; RegisterFile:register|registradores[3][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.370      ; 1.865      ;
; -2.501 ; RegisterFile:register|registradores[3][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.374      ; 1.873      ;
; -2.493 ; RegisterFile:register|registradores[1][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.370      ; 1.877      ;
; -2.488 ; RegisterFile:register|registradores[6][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.355      ; 1.867      ;
; -2.488 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.349      ; 3.483      ;
; -2.479 ; RegisterFile:register|registradores[3][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.362      ; 1.883      ;
; -2.474 ; RegisterFile:register|registradores[5][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.367      ; 1.893      ;
; -2.469 ; RegisterFile:register|registradores[6][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.365      ; 1.896      ;
; -2.467 ; RegisterFile:register|registradores[6][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.371      ; 1.904      ;
; -2.453 ; RegisterFile:register|registradores[6][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.378      ; 1.925      ;
; -2.446 ; RegisterFile:register|registradores[1][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.365      ; 1.919      ;
; -2.445 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.335      ; 3.512      ;
; -2.423 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.357      ; 3.556      ;
; -2.418 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.345      ; 3.549      ;
; -2.416 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.277      ; 3.483      ;
; -2.415 ; RegisterFile:register|registradores[7][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.394      ; 1.979      ;
; -2.412 ; RegisterFile:register|registradores[6][6]                                                                     ; ULA:ula|ULAResult[6]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.424      ; 2.012      ;
; -2.406 ; RegisterFile:register|registradores[5][7]                                                                     ; ULA:ula|ULAResult[7]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.440      ; 2.034      ;
; -2.402 ; RegisterFile:register|registradores[2][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.363      ; 1.961      ;
; -2.401 ; RegisterFile:register|registradores[6][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.511      ; 1.610      ;
; -2.395 ; RegisterFile:register|registradores[3][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.429      ; 1.534      ;
; -2.393 ; RegisterFile:register|registradores[4][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.352      ; 1.959      ;
; -2.374 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.337      ; 3.585      ;
; -2.351 ; RegisterFile:register|registradores[4][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.365      ; 2.014      ;
; -2.351 ; RegisterFile:register|registradores[7][6]                                                                     ; ULA:ula|ULAResult[6]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.440      ; 2.089      ;
; -2.351 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.285      ; 3.556      ;
; -2.346 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.273      ; 3.549      ;
; -2.325 ; RegisterFile:register|registradores[2][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.365      ; 2.040      ;
; -2.325 ; RegisterFile:register|registradores[4][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.367      ; 2.042      ;
; -2.320 ; RegisterFile:register|registradores[7][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.426      ; 1.606      ;
; -2.318 ; RegisterFile:register|registradores[1][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.369      ; 2.051      ;
; -2.318 ; RegisterFile:register|registradores[6][4]                                                                     ; ULA:ula|ULAResult[6]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.435      ; 2.117      ;
; -2.313 ; RegisterFile:register|registradores[3][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.369      ; 2.056      ;
; -2.310 ; RegisterFile:register|registradores[5][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.371      ; 2.061      ;
; -2.303 ; RegisterFile:register|registradores[5][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.427      ; 2.124      ;
; -2.302 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.265      ; 3.585      ;
; -2.287 ; RegisterFile:register|registradores[7][7]                                                                     ; ULA:ula|ULAResult[8]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.442      ; 2.155      ;
; -2.278 ; RegisterFile:register|registradores[3][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.516      ; 1.738      ;
; -2.274 ; RegisterFile:register|registradores[4][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.427      ; 2.153      ;
; -2.271 ; RegisterFile:register|registradores[2][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.425      ; 2.154      ;
; -2.266 ; RegisterFile:register|registradores[5][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.392      ; 2.126      ;
; -2.264 ; RegisterFile:register|registradores[1][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.377      ; 2.113      ;
; -2.247 ; RegisterFile:register|registradores[2][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.375      ; 2.128      ;
; -2.240 ; RegisterFile:register|registradores[4][7]                                                                     ; ULA:ula|ULAResult[7]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.440      ; 2.200      ;
; -2.236 ; RegisterFile:register|registradores[7][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.368      ; 2.132      ;
; -2.235 ; RegisterFile:register|registradores[2][6]                                                                     ; ULA:ula|ULAResult[6]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.421      ; 2.186      ;
; -2.230 ; RegisterFile:register|registradores[3][6]                                                                     ; ULA:ula|ULAResult[6]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.420      ; 2.190      ;
; -2.222 ; RegisterFile:register|registradores[7][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.516      ; 1.794      ;
; -2.221 ; RegisterFile:register|registradores[4][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.392      ; 2.171      ;
; -2.220 ; RegisterFile:register|registradores[7][7]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.386      ; 2.166      ;
; -2.219 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:control|BNE ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.882      ; 2.785      ;
; -2.212 ; RegisterFile:register|registradores[6][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.363      ; 2.151      ;
; -2.202 ; RegisterFile:register|registradores[3][4]                                                                     ; ULA:ula|ULAResult[6]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.440      ; 2.238      ;
; -2.195 ; RegisterFile:register|registradores[6][4]                                                                     ; ULA:ula|ULAResult[8]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.437      ; 2.242      ;
; -2.189 ; RegisterFile:register|registradores[5][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.429      ; 1.740      ;
; -2.181 ; RegisterFile:register|registradores[7][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.436      ; 1.755      ;
; -2.180 ; RegisterFile:register|registradores[7][7]                                                                     ; ULA:ula|ULAResult[7]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.514      ; 1.834      ;
; -2.152 ; RegisterFile:register|registradores[7][1]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.364      ; 2.212      ;
; -2.147 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:control|BNE ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.810      ; 2.785      ;
; -2.146 ; RegisterFile:register|registradores[7][4]                                                                     ; ULA:ula|ULAResult[6]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.440      ; 2.294      ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                       ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -1.576 ; FreqDivisor:divisorD|LEDG                 ; FreqDivisor:divisorD|LEDG                 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 1.650      ; 0.367      ;
; -1.076 ; FreqDivisor:divisorD|LEDG                 ; FreqDivisor:divisorD|LEDG                 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; -0.500       ; 1.650      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.250  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
; 0.263  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.415      ;
; 0.263  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.415      ;
; 0.264  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.416      ;
; 0.269  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.421      ;
; 0.270  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.422      ;
; 0.281  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.433      ;
; 0.307  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.459      ;
; 0.318  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.002      ; 0.472      ;
; 0.354  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.506      ;
; 0.357  ; FreqDivisor:divisorD|contador[10]         ; FreqDivisor:divisorD|contador[10]         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; FreqDivisor:divisorD|contador[8]          ; FreqDivisor:divisorD|contador[8]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FreqDivisor:divisorD|contador[15]         ; FreqDivisor:divisorD|contador[15]         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FreqDivisor:divisorD|contador[17]         ; FreqDivisor:divisorD|contador[17]         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.362  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.365  ; FreqDivisor:divisorD|contador[4]          ; FreqDivisor:divisorD|contador[4]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; FreqDivisor:divisorD|contador[1]          ; FreqDivisor:divisorD|contador[1]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.371  ; FreqDivisor:divisorD|contador[5]          ; FreqDivisor:divisorD|contador[5]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FreqDivisor:divisorD|contador[7]          ; FreqDivisor:divisorD|contador[7]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FreqDivisor:divisorD|contador[23]         ; FreqDivisor:divisorD|contador[23]         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; FreqDivisor:divisorD|contador[9]          ; FreqDivisor:divisorD|contador[9]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FreqDivisor:divisorD|contador[25]         ; FreqDivisor:divisorD|contador[25]         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.375  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; FreqDivisor:divisorD|contador[2]          ; FreqDivisor:divisorD|contador[2]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; FreqDivisor:divisorD|contador[3]          ; FreqDivisor:divisorD|contador[3]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.381  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.533      ;
; 0.387  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.539      ;
; 0.387  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.539      ;
; 0.393  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.545      ;
; 0.393  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.545      ;
; 0.396  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.548      ;
; 0.399  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.551      ;
; 0.400  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.552      ;
; 0.403  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.555      ;
; 0.403  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.555      ;
; 0.436  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.588      ;
; 0.440  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.002      ; 0.594      ;
; 0.455  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.607      ;
; 0.456  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.608      ;
; 0.459  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.611      ;
; 0.495  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.495  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.496  ; FreqDivisor:divisorD|contador[8]          ; FreqDivisor:divisorD|contador[9]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; FreqDivisor:divisorD|contador[6]          ; FreqDivisor:divisorD|contador[7]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.499  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; FreqDivisor:divisorD|contador[22]         ; FreqDivisor:divisorD|contador[23]         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; FreqDivisor:divisorD|contador[24]         ; FreqDivisor:divisorD|contador[25]         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.503  ; FreqDivisor:divisorD|contador[0]          ; FreqDivisor:divisorD|contador[1]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.504  ; FreqDivisor:divisorD|contador[1]          ; FreqDivisor:divisorD|contador[2]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.656      ;
; 0.504  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.656      ;
; 0.505  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.505  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.505  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.506  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.511  ; FreqDivisor:divisorD|contador[7]          ; FreqDivisor:divisorD|contador[8]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; FreqDivisor:divisorD|contador[9]          ; FreqDivisor:divisorD|contador[10]         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.516  ; FreqDivisor:divisorD|contador[3]          ; FreqDivisor:divisorD|contador[4]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; FreqDivisor:divisorD|contador[2]          ; FreqDivisor:divisorD|contador[3]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.517  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[2]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.517  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[4]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.517  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[6]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FreqDivisor:divisorD|LEDG'                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                   ; Launch Clock                                                                                                  ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; 0.380 ; RegisterFile:register|registradores[6][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 0.532      ;
; 0.384 ; RegisterFile:register|registradores[7][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 0.536      ;
; 0.468 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[5]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.895      ; 2.637      ;
; 0.473 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[3]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.895      ; 2.642      ;
; 0.574 ; RegisterFile:register|registradores[5][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.003      ; 0.729      ;
; 0.575 ; RegisterFile:register|registradores[7][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 0.732      ;
; 0.618 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[2]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.895      ; 2.787      ;
; 0.629 ; RegisterFile:register|registradores[1][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.003      ; 0.784      ;
; 0.632 ; RegisterFile:register|registradores[7][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 0.789      ;
; 0.642 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[0]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.895      ; 2.811      ;
; 0.642 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[4]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.895      ; 2.811      ;
; 0.695 ; RegisterFile:register|registradores[2][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.004      ; 0.851      ;
; 0.702 ; RegisterFile:register|registradores[5][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 0.861      ;
; 0.714 ; RegisterFile:register|registradores[3][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 0.873      ;
; 0.740 ; RegisterFile:register|registradores[4][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.003      ; 0.895      ;
; 0.767 ; RegisterFile:register|registradores[7][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 0.924      ;
; 0.769 ; RegisterFile:register|registradores[3][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.003      ; 0.924      ;
; 0.771 ; RegisterFile:register|registradores[1][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 0.930      ;
; 0.781 ; RegisterFile:register|registradores[3][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.015     ; 0.918      ;
; 0.804 ; RegisterFile:register|registradores[3][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 0.961      ;
; 0.823 ; RegisterFile:register|registradores[5][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.003      ; 0.978      ;
; 0.832 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[1]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.895      ; 3.001      ;
; 0.862 ; RegisterFile:register|registradores[5][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.003      ; 1.017      ;
; 0.863 ; RegisterFile:register|registradores[2][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.002     ; 1.013      ;
; 0.866 ; RegisterFile:register|registradores[4][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 1.025      ;
; 0.868 ; RegisterFile:register|registradores[1][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 1.027      ;
; 0.877 ; RegisterFile:register|registradores[3][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.010      ; 1.039      ;
; 0.877 ; RegisterFile:register|registradores[6][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 1.034      ;
; 0.881 ; RegisterFile:register|registradores[4][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 1.040      ;
; 0.884 ; RegisterFile:register|registradores[7][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.006      ; 1.042      ;
; 0.887 ; RegisterFile:register|registradores[1][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.010      ; 1.049      ;
; 0.910 ; RegisterFile:register|registradores[4][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.002     ; 1.060      ;
; 0.919 ; RegisterFile:register|registradores[7][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 1.076      ;
; 0.935 ; RegisterFile:register|registradores[4][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.012     ; 1.075      ;
; 0.946 ; RegisterFile:register|registradores[2][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 1.103      ;
; 0.954 ; RegisterFile:register|registradores[2][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 1.111      ;
; 0.968 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[5]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 1.895      ; 2.637      ;
; 0.972 ; RegisterFile:register|registradores[6][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.011     ; 1.113      ;
; 0.972 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.908      ; 3.154      ;
; 0.973 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[3]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 1.895      ; 2.642      ;
; 0.974 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.908      ; 3.156      ;
; 1.008 ; RegisterFile:register|registradores[6][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.009      ; 1.169      ;
; 1.021 ; RegisterFile:register|registradores[2][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.014     ; 1.159      ;
; 1.026 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[1]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.911      ; 3.211      ;
; 1.035 ; RegisterFile:register|registradores[5][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 1.194      ;
; 1.037 ; RegisterFile:register|registradores[4][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.006      ; 1.195      ;
; 1.058 ; RegisterFile:register|registradores[7][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.006      ; 1.216      ;
; 1.069 ; RegisterFile:register|registradores[4][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.003      ; 1.224      ;
; 1.091 ; RegisterFile:register|registradores[5][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.012     ; 1.231      ;
; 1.106 ; RegisterFile:register|registradores[2][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.014     ; 1.244      ;
; 1.108 ; RegisterFile:register|registradores[6][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 1.265      ;
; 1.116 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.905      ; 3.295      ;
; 1.117 ; RegisterFile:register|registradores[2][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.014     ; 1.255      ;
; 1.118 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[2]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 1.895      ; 2.787      ;
; 1.124 ; RegisterFile:register|registradores[6][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.001      ; 1.277      ;
; 1.139 ; RegisterFile:register|registradores[3][5]                                                                     ; ParallelOut:Pout|Registrador[5]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.001      ; 1.292      ;
; 1.142 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[0]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 1.895      ; 2.811      ;
; 1.142 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[4]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 1.895      ; 2.811      ;
; 1.146 ; RegisterFile:register|registradores[3][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.004      ; 1.302      ;
; 1.170 ; RegisterFile:register|registradores[1][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.012     ; 1.310      ;
; 1.171 ; RegisterFile:register|registradores[5][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.009      ; 1.332      ;
; 1.203 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[5]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.912      ; 3.389      ;
; 1.210 ; RegisterFile:register|registradores[1][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.009     ; 1.353      ;
; 1.225 ; RegisterFile:register|registradores[7][5]                                                                     ; ParallelOut:Pout|Registrador[5]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.021      ; 1.398      ;
; 1.225 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[6]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.895      ; 3.394      ;
; 1.225 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[7]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.895      ; 3.394      ;
; 1.226 ; RegisterFile:register|registradores[3][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.014     ; 1.364      ;
; 1.229 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.908      ; 3.411      ;
; 1.245 ; PC:ProgramCounter|PC[5]                                                                                       ; PC:ProgramCounter|PC[5]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.397      ;
; 1.246 ; RegisterFile:register|registradores[1][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.012     ; 1.386      ;
; 1.248 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[0]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.915      ; 3.437      ;
; 1.248 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[3]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.915      ; 3.437      ;
; 1.248 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[2]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.915      ; 3.437      ;
; 1.266 ; RegisterFile:register|registradores[6][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.011     ; 1.407      ;
; 1.278 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[4]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.896      ; 3.448      ;
; 1.278 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[7]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.896      ; 3.448      ;
; 1.278 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[6]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.896      ; 3.448      ;
; 1.294 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.910      ; 3.478      ;
; 1.301 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[7][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.910      ; 3.485      ;
; 1.305 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.910      ; 3.489      ;
; 1.324 ; PC:ProgramCounter|PC[7]                                                                                       ; PC:ProgramCounter|PC[7]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.476      ;
; 1.326 ; PC:ProgramCounter|PC[0]                                                                                       ; PC:ProgramCounter|PC[0]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.478      ;
; 1.332 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[1]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 1.895      ; 3.001      ;
; 1.336 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[2][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.910      ; 3.520      ;
; 1.371 ; PC:ProgramCounter|PC[6]                                                                                       ; PC:ProgramCounter|PC[6]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.523      ;
; 1.392 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[5][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.908      ; 3.574      ;
; 1.393 ; PC:ProgramCounter|PC[4]                                                                                       ; PC:ProgramCounter|PC[5]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.545      ;
; 1.395 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[4][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.908      ; 3.577      ;
; 1.396 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[4][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.908      ; 3.578      ;
; 1.396 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[5][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.908      ; 3.578      ;
; 1.397 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[4][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.908      ; 3.579      ;
; 1.399 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[5][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.908      ; 3.581      ;
; 1.403 ; PC:ProgramCounter|PC[1]                                                                                       ; PC:ProgramCounter|PC[1]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.555      ;
; 1.413 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.908      ; 3.595      ;
; 1.420 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.908      ; 3.602      ;
; 1.424 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.908      ; 3.606      ;
; 1.424 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[2][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.910      ; 3.608      ;
; 1.433 ; RegisterFile:register|registradores[2][5]                                                                     ; ParallelOut:Pout|Registrador[5]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.002      ; 1.587      ;
; 1.438 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.905      ; 3.617      ;
; 1.439 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[7][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.909      ; 3.622      ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[0]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[0]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[10]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[10]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[11]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[11]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[12]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[12]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[13]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[13]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[14]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[14]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[15]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[15]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[16]                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                         ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-----------------------------+
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]        ;
; -1.431 ; -1.431       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]        ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]        ;
; -1.431 ; -1.431       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]        ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]        ;
; -1.431 ; -1.431       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]        ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]        ;
; -1.431 ; -1.431       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]        ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]        ;
; -1.431 ; -1.431       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]        ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]        ;
; -1.431 ; -1.431       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]        ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]        ;
; -1.431 ; -1.431       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]        ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]        ;
; -1.431 ; -1.431       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]        ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[8]        ;
; -1.431 ; -1.431       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[8]        ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~2clkctrl|inclk[0] ;
; -1.431 ; -1.431       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~2clkctrl|inclk[0] ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~2clkctrl|outclk   ;
; -1.431 ; -1.431       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~2clkctrl|outclk   ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~2|combout         ;
; -1.431 ; -1.431       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~2|combout         ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datad      ;
; -1.431 ; -1.431       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datad      ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datad      ;
; -1.431 ; -1.431       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datad      ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datad      ;
; -1.431 ; -1.431       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datad      ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datad      ;
; -1.431 ; -1.431       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datad      ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datac      ;
; -1.431 ; -1.431       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datac      ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datad      ;
; -1.431 ; -1.431       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datad      ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac      ;
; -1.431 ; -1.431       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac      ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac      ;
; -1.431 ; -1.431       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac      ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[8]|datac      ;
; -1.431 ; -1.431       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[8]|datac      ;
; -1.293 ; -1.293       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]        ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]        ;
; -1.293 ; -1.293       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]        ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]        ;
; -1.293 ; -1.293       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]        ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]        ;
; -1.293 ; -1.293       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]        ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]        ;
; -1.293 ; -1.293       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]        ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]        ;
; -1.293 ; -1.293       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]        ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]        ;
; -1.293 ; -1.293       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]        ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]        ;
; -1.293 ; -1.293       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]        ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]        ;
; -1.293 ; -1.293       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[8]        ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[8]        ;
; -1.293 ; -1.293       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~2clkctrl|inclk[0] ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~2clkctrl|inclk[0] ;
; -1.293 ; -1.293       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~2clkctrl|outclk   ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~2clkctrl|outclk   ;
; -1.293 ; -1.293       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~2|combout         ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~2|combout         ;
; -1.293 ; -1.293       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datad      ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datad      ;
; -1.293 ; -1.293       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datad      ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datad      ;
; -1.293 ; -1.293       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datad      ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datad      ;
; -1.293 ; -1.293       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datad      ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datad      ;
; -1.293 ; -1.293       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datac      ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datac      ;
; -1.293 ; -1.293       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datad      ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datad      ;
; -1.293 ; -1.293       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac      ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac      ;
; -1.293 ; -1.293       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac      ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac      ;
; -1.293 ; -1.293       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[8]|datac      ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[8]|datac      ;
; -1.101 ; -1.101       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideOr8|combout     ;
; -1.101 ; -1.101       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideOr8|combout     ;
; -1.101 ; -1.101       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~2|datad           ;
; -1.101 ; -1.101       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~2|datad           ;
; -0.986 ; -0.986       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideOr8|combout     ;
; -0.986 ; -0.986       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideOr8|combout     ;
; -0.986 ; -0.986       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~2|datad           ;
; -0.986 ; -0.986       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~2|datad           ;
; -0.911 ; -0.911       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:control|BNE     ;
; -0.911 ; -0.911       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:control|BNE     ;
; -0.911 ; -0.911       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|BNE|datac           ;
; -0.911 ; -0.911       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|BNE|datac           ;
; -0.911 ; -0.911       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideNor9~5|combout  ;
; -0.911 ; -0.911       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideNor9~5|combout  ;
; -0.911 ; -0.911       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideOr8|datac       ;
; -0.911 ; -0.911       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideOr8|datac       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FreqDivisor:divisorD|LEDG'                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[0]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[0]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[1]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[1]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[2]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[2]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[3]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[3]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[4]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[4]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[5]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[5]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[6]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[6]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[7]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[7]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][1] ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; KEY[*]    ; FreqDivisor:divisorD|LEDG ; 3.344 ; 3.344 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  KEY[1]   ; FreqDivisor:divisorD|LEDG ; 3.344 ; 3.344 ; Rise       ; FreqDivisor:divisorD|LEDG ;
; SW[*]     ; FreqDivisor:divisorD|LEDG ; 0.948 ; 0.948 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[0]    ; FreqDivisor:divisorD|LEDG ; 0.323 ; 0.323 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[1]    ; FreqDivisor:divisorD|LEDG ; 0.646 ; 0.646 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[2]    ; FreqDivisor:divisorD|LEDG ; 0.667 ; 0.667 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[3]    ; FreqDivisor:divisorD|LEDG ; 0.579 ; 0.579 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[4]    ; FreqDivisor:divisorD|LEDG ; 0.629 ; 0.629 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[5]    ; FreqDivisor:divisorD|LEDG ; 0.630 ; 0.630 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[6]    ; FreqDivisor:divisorD|LEDG ; 0.505 ; 0.505 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[7]    ; FreqDivisor:divisorD|LEDG ; 0.948 ; 0.948 ; Rise       ; FreqDivisor:divisorD|LEDG ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; KEY[*]    ; FreqDivisor:divisorD|LEDG ; -2.028 ; -2.028 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  KEY[1]   ; FreqDivisor:divisorD|LEDG ; -2.028 ; -2.028 ; Rise       ; FreqDivisor:divisorD|LEDG ;
; SW[*]     ; FreqDivisor:divisorD|LEDG ; 0.332  ; 0.332  ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[0]    ; FreqDivisor:divisorD|LEDG ; 0.299  ; 0.299  ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[1]    ; FreqDivisor:divisorD|LEDG ; -0.276 ; -0.276 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[2]    ; FreqDivisor:divisorD|LEDG ; -0.407 ; -0.407 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[3]    ; FreqDivisor:divisorD|LEDG ; -0.313 ; -0.313 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[4]    ; FreqDivisor:divisorD|LEDG ; -0.050 ; -0.050 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[5]    ; FreqDivisor:divisorD|LEDG ; -0.146 ; -0.146 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[6]    ; FreqDivisor:divisorD|LEDG ; 0.332  ; 0.332  ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[7]    ; FreqDivisor:divisorD|LEDG ; -0.579 ; -0.579 ; Rise       ; FreqDivisor:divisorD|LEDG ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                     ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                      ; 4.694 ; 4.694 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                      ; 4.399 ; 4.399 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                      ; 4.377 ; 4.377 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                      ; 4.410 ; 4.410 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                      ; 4.380 ; 4.380 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                      ; 4.213 ; 4.213 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                      ; 4.303 ; 4.303 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                      ; 4.405 ; 4.405 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                      ; 4.694 ; 4.694 ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_EN       ; CLOCK_50                                                                                                      ; 4.113 ; 4.113 ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_RS       ; CLOCK_50                                                                                                      ; 4.190 ; 4.190 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDR[*]      ; CLOCK_50                                                                                                      ; 9.703 ; 9.703 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[0]     ; CLOCK_50                                                                                                      ; 7.734 ; 7.734 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[1]     ; CLOCK_50                                                                                                      ; 7.590 ; 7.590 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[2]     ; CLOCK_50                                                                                                      ; 8.020 ; 8.020 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[4]     ; CLOCK_50                                                                                                      ; 7.884 ; 7.884 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[5]     ; CLOCK_50                                                                                                      ; 8.489 ; 8.489 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[6]     ; CLOCK_50                                                                                                      ; 9.703 ; 9.703 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[7]     ; CLOCK_50                                                                                                      ; 8.658 ; 8.658 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[8]     ; CLOCK_50                                                                                                      ; 8.040 ; 8.040 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[9]     ; CLOCK_50                                                                                                      ; 9.073 ; 9.073 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[10]    ; CLOCK_50                                                                                                      ; 9.198 ; 9.198 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ;       ; 2.326 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ;       ; 2.326 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ; 2.326 ;       ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ; 2.326 ;       ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.822 ; 7.822 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.853 ; 5.853 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.709 ; 5.709 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.139 ; 6.139 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.792 ; 7.792 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.003 ; 6.003 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.608 ; 6.608 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.822 ; 7.822 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.777 ; 6.777 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.159 ; 6.159 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.192 ; 7.192 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.317 ; 7.317 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.864 ; 7.864 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.853 ; 5.853 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.709 ; 5.709 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.139 ; 6.139 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.864 ; 7.864 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.003 ; 6.003 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.608 ; 6.608 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.822 ; 7.822 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.777 ; 6.777 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.159 ; 6.159 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.192 ; 7.192 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.317 ; 7.317 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                             ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                      ; 4.213 ; 4.213 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                      ; 4.399 ; 4.399 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                      ; 4.377 ; 4.377 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                      ; 4.410 ; 4.410 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                      ; 4.380 ; 4.380 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                      ; 4.213 ; 4.213 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                      ; 4.303 ; 4.303 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                      ; 4.405 ; 4.405 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                      ; 4.694 ; 4.694 ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_EN       ; CLOCK_50                                                                                                      ; 4.113 ; 4.113 ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_RS       ; CLOCK_50                                                                                                      ; 4.190 ; 4.190 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDR[*]      ; CLOCK_50                                                                                                      ; 6.950 ; 6.950 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[0]     ; CLOCK_50                                                                                                      ; 7.386 ; 7.386 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[1]     ; CLOCK_50                                                                                                      ; 7.327 ; 7.327 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[2]     ; CLOCK_50                                                                                                      ; 7.587 ; 7.587 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[4]     ; CLOCK_50                                                                                                      ; 7.636 ; 7.636 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[5]     ; CLOCK_50                                                                                                      ; 7.713 ; 7.713 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[6]     ; CLOCK_50                                                                                                      ; 8.102 ; 8.102 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[7]     ; CLOCK_50                                                                                                      ; 7.875 ; 7.875 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[8]     ; CLOCK_50                                                                                                      ; 6.950 ; 6.950 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[9]     ; CLOCK_50                                                                                                      ; 7.191 ; 7.191 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[10]    ; CLOCK_50                                                                                                      ; 7.259 ; 7.259 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ;       ; 2.326 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ;       ; 2.326 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ; 2.326 ;       ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ; 2.326 ;       ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.069 ; 5.069 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.505 ; 5.505 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.446 ; 5.446 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.706 ; 5.706 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.386 ; 6.386 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.755 ; 5.755 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.832 ; 5.832 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.221 ; 6.221 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.994 ; 5.994 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.069 ; 5.069 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.310 ; 5.310 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.378 ; 5.378 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.069 ; 5.069 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.505 ; 5.505 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.446 ; 5.446 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.706 ; 5.706 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.453 ; 6.453 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.755 ; 5.755 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.832 ; 5.832 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.221 ; 6.221 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.994 ; 5.994 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.069 ; 5.069 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.310 ; 5.310 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.378 ; 5.378 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[1]     ; LEDG[0]     ;       ; 5.367 ; 5.367 ;       ;
; SW[0]      ; HEX0[0]     ; 3.911 ; 3.911 ; 3.911 ; 3.911 ;
; SW[0]      ; HEX0[1]     ; 3.882 ; 3.882 ; 3.882 ; 3.882 ;
; SW[0]      ; HEX0[2]     ;       ; 3.885 ; 3.885 ;       ;
; SW[0]      ; HEX0[3]     ; 3.789 ; 3.789 ; 3.789 ; 3.789 ;
; SW[0]      ; HEX0[4]     ; 3.788 ;       ;       ; 3.788 ;
; SW[0]      ; HEX0[5]     ; 3.785 ;       ;       ; 3.785 ;
; SW[0]      ; HEX0[6]     ; 3.779 ; 3.779 ; 3.779 ; 3.779 ;
; SW[1]      ; HEX0[0]     ; 3.843 ; 3.843 ; 3.843 ; 3.843 ;
; SW[1]      ; HEX0[1]     ; 3.813 ; 3.813 ; 3.813 ; 3.813 ;
; SW[1]      ; HEX0[2]     ; 3.817 ;       ;       ; 3.817 ;
; SW[1]      ; HEX0[3]     ; 3.724 ; 3.724 ; 3.724 ; 3.724 ;
; SW[1]      ; HEX0[4]     ;       ; 3.724 ; 3.724 ;       ;
; SW[1]      ; HEX0[5]     ; 3.716 ; 3.716 ; 3.716 ; 3.716 ;
; SW[1]      ; HEX0[6]     ; 3.715 ; 3.715 ; 3.715 ; 3.715 ;
; SW[2]      ; HEX0[0]     ; 3.702 ; 3.702 ; 3.702 ; 3.702 ;
; SW[2]      ; HEX0[1]     ; 3.673 ;       ;       ; 3.673 ;
; SW[2]      ; HEX0[2]     ; 3.677 ; 3.677 ; 3.677 ; 3.677 ;
; SW[2]      ; HEX0[3]     ; 3.584 ; 3.584 ; 3.584 ; 3.584 ;
; SW[2]      ; HEX0[4]     ; 3.584 ; 3.584 ; 3.584 ; 3.584 ;
; SW[2]      ; HEX0[5]     ; 3.576 ; 3.576 ; 3.576 ; 3.576 ;
; SW[2]      ; HEX0[6]     ; 3.574 ; 3.574 ; 3.574 ; 3.574 ;
; SW[3]      ; HEX0[0]     ; 3.208 ; 3.208 ; 3.208 ; 3.208 ;
; SW[3]      ; HEX0[1]     ; 3.180 ; 3.180 ; 3.180 ; 3.180 ;
; SW[3]      ; HEX0[2]     ; 3.185 ; 3.185 ; 3.185 ; 3.185 ;
; SW[3]      ; HEX0[3]     ; 3.088 ; 3.088 ; 3.088 ; 3.088 ;
; SW[3]      ; HEX0[4]     ;       ; 3.082 ; 3.082 ;       ;
; SW[3]      ; HEX0[5]     ; 3.075 ; 3.075 ; 3.075 ; 3.075 ;
; SW[3]      ; HEX0[6]     ; 3.075 ; 3.075 ; 3.075 ; 3.075 ;
; SW[4]      ; HEX1[0]     ; 3.329 ; 3.329 ; 3.329 ; 3.329 ;
; SW[4]      ; HEX1[1]     ; 3.329 ; 3.329 ; 3.329 ; 3.329 ;
; SW[4]      ; HEX1[2]     ;       ; 3.102 ; 3.102 ;       ;
; SW[4]      ; HEX1[3]     ; 3.077 ; 3.077 ; 3.077 ; 3.077 ;
; SW[4]      ; HEX1[4]     ; 3.121 ;       ;       ; 3.121 ;
; SW[4]      ; HEX1[5]     ; 3.213 ;       ;       ; 3.213 ;
; SW[4]      ; HEX1[6]     ; 3.208 ; 3.208 ; 3.208 ; 3.208 ;
; SW[5]      ; HEX1[0]     ; 3.463 ; 3.463 ; 3.463 ; 3.463 ;
; SW[5]      ; HEX1[1]     ; 3.463 ; 3.463 ; 3.463 ; 3.463 ;
; SW[5]      ; HEX1[2]     ; 3.241 ;       ;       ; 3.241 ;
; SW[5]      ; HEX1[3]     ; 3.211 ; 3.211 ; 3.211 ; 3.211 ;
; SW[5]      ; HEX1[4]     ;       ; 3.255 ; 3.255 ;       ;
; SW[5]      ; HEX1[5]     ; 3.347 ; 3.347 ; 3.347 ; 3.347 ;
; SW[5]      ; HEX1[6]     ; 3.342 ; 3.342 ; 3.342 ; 3.342 ;
; SW[6]      ; HEX1[0]     ; 3.439 ; 3.439 ; 3.439 ; 3.439 ;
; SW[6]      ; HEX1[1]     ; 3.438 ;       ;       ; 3.438 ;
; SW[6]      ; HEX1[2]     ; 3.209 ; 3.209 ; 3.209 ; 3.209 ;
; SW[6]      ; HEX1[3]     ; 3.182 ; 3.182 ; 3.182 ; 3.182 ;
; SW[6]      ; HEX1[4]     ; 3.229 ; 3.229 ; 3.229 ; 3.229 ;
; SW[6]      ; HEX1[5]     ; 3.310 ; 3.310 ; 3.310 ; 3.310 ;
; SW[6]      ; HEX1[6]     ; 3.305 ; 3.305 ; 3.305 ; 3.305 ;
; SW[7]      ; HEX1[0]     ; 3.936 ; 3.936 ; 3.936 ; 3.936 ;
; SW[7]      ; HEX1[1]     ; 3.936 ; 3.936 ; 3.936 ; 3.936 ;
; SW[7]      ; HEX1[2]     ; 3.711 ; 3.711 ; 3.711 ; 3.711 ;
; SW[7]      ; HEX1[3]     ; 3.679 ; 3.679 ; 3.679 ; 3.679 ;
; SW[7]      ; HEX1[4]     ;       ; 3.727 ; 3.727 ;       ;
; SW[7]      ; HEX1[5]     ; 3.806 ; 3.806 ; 3.806 ; 3.806 ;
; SW[7]      ; HEX1[6]     ; 3.802 ; 3.802 ; 3.802 ; 3.802 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[1]     ; LEDG[0]     ;       ; 5.367 ; 5.367 ;       ;
; SW[0]      ; HEX0[0]     ; 3.911 ; 3.911 ; 3.911 ; 3.911 ;
; SW[0]      ; HEX0[1]     ; 3.882 ; 3.882 ; 3.882 ; 3.882 ;
; SW[0]      ; HEX0[2]     ;       ; 3.885 ; 3.885 ;       ;
; SW[0]      ; HEX0[3]     ; 3.789 ; 3.789 ; 3.789 ; 3.789 ;
; SW[0]      ; HEX0[4]     ; 3.788 ;       ;       ; 3.788 ;
; SW[0]      ; HEX0[5]     ; 3.785 ;       ;       ; 3.785 ;
; SW[0]      ; HEX0[6]     ; 3.779 ; 3.779 ; 3.779 ; 3.779 ;
; SW[1]      ; HEX0[0]     ; 3.843 ; 3.843 ; 3.843 ; 3.843 ;
; SW[1]      ; HEX0[1]     ; 3.813 ; 3.813 ; 3.813 ; 3.813 ;
; SW[1]      ; HEX0[2]     ; 3.817 ;       ;       ; 3.817 ;
; SW[1]      ; HEX0[3]     ; 3.724 ; 3.724 ; 3.724 ; 3.724 ;
; SW[1]      ; HEX0[4]     ;       ; 3.724 ; 3.724 ;       ;
; SW[1]      ; HEX0[5]     ; 3.716 ; 3.716 ; 3.716 ; 3.716 ;
; SW[1]      ; HEX0[6]     ; 3.715 ; 3.715 ; 3.715 ; 3.715 ;
; SW[2]      ; HEX0[0]     ; 3.702 ; 3.702 ; 3.702 ; 3.702 ;
; SW[2]      ; HEX0[1]     ; 3.673 ;       ;       ; 3.673 ;
; SW[2]      ; HEX0[2]     ; 3.677 ; 3.677 ; 3.677 ; 3.677 ;
; SW[2]      ; HEX0[3]     ; 3.584 ; 3.584 ; 3.584 ; 3.584 ;
; SW[2]      ; HEX0[4]     ; 3.584 ; 3.584 ; 3.584 ; 3.584 ;
; SW[2]      ; HEX0[5]     ; 3.576 ; 3.576 ; 3.576 ; 3.576 ;
; SW[2]      ; HEX0[6]     ; 3.574 ; 3.574 ; 3.574 ; 3.574 ;
; SW[3]      ; HEX0[0]     ; 3.208 ; 3.208 ; 3.208 ; 3.208 ;
; SW[3]      ; HEX0[1]     ; 3.180 ; 3.180 ; 3.180 ; 3.180 ;
; SW[3]      ; HEX0[2]     ; 3.185 ; 3.185 ; 3.185 ; 3.185 ;
; SW[3]      ; HEX0[3]     ; 3.088 ; 3.088 ; 3.088 ; 3.088 ;
; SW[3]      ; HEX0[4]     ;       ; 3.082 ; 3.082 ;       ;
; SW[3]      ; HEX0[5]     ; 3.075 ; 3.075 ; 3.075 ; 3.075 ;
; SW[3]      ; HEX0[6]     ; 3.075 ; 3.075 ; 3.075 ; 3.075 ;
; SW[4]      ; HEX1[0]     ; 3.329 ; 3.329 ; 3.329 ; 3.329 ;
; SW[4]      ; HEX1[1]     ; 3.329 ; 3.329 ; 3.329 ; 3.329 ;
; SW[4]      ; HEX1[2]     ;       ; 3.102 ; 3.102 ;       ;
; SW[4]      ; HEX1[3]     ; 3.077 ; 3.077 ; 3.077 ; 3.077 ;
; SW[4]      ; HEX1[4]     ; 3.121 ;       ;       ; 3.121 ;
; SW[4]      ; HEX1[5]     ; 3.213 ;       ;       ; 3.213 ;
; SW[4]      ; HEX1[6]     ; 3.208 ; 3.208 ; 3.208 ; 3.208 ;
; SW[5]      ; HEX1[0]     ; 3.463 ; 3.463 ; 3.463 ; 3.463 ;
; SW[5]      ; HEX1[1]     ; 3.463 ; 3.463 ; 3.463 ; 3.463 ;
; SW[5]      ; HEX1[2]     ; 3.241 ;       ;       ; 3.241 ;
; SW[5]      ; HEX1[3]     ; 3.211 ; 3.211 ; 3.211 ; 3.211 ;
; SW[5]      ; HEX1[4]     ;       ; 3.255 ; 3.255 ;       ;
; SW[5]      ; HEX1[5]     ; 3.347 ; 3.347 ; 3.347 ; 3.347 ;
; SW[5]      ; HEX1[6]     ; 3.342 ; 3.342 ; 3.342 ; 3.342 ;
; SW[6]      ; HEX1[0]     ; 3.439 ; 3.439 ; 3.439 ; 3.439 ;
; SW[6]      ; HEX1[1]     ; 3.438 ;       ;       ; 3.438 ;
; SW[6]      ; HEX1[2]     ; 3.209 ; 3.209 ; 3.209 ; 3.209 ;
; SW[6]      ; HEX1[3]     ; 3.182 ; 3.182 ; 3.182 ; 3.182 ;
; SW[6]      ; HEX1[4]     ; 3.229 ; 3.229 ; 3.229 ; 3.229 ;
; SW[6]      ; HEX1[5]     ; 3.310 ; 3.310 ; 3.310 ; 3.310 ;
; SW[6]      ; HEX1[6]     ; 3.305 ; 3.305 ; 3.305 ; 3.305 ;
; SW[7]      ; HEX1[0]     ; 3.936 ; 3.936 ; 3.936 ; 3.936 ;
; SW[7]      ; HEX1[1]     ; 3.936 ; 3.936 ; 3.936 ; 3.936 ;
; SW[7]      ; HEX1[2]     ; 3.711 ; 3.711 ; 3.711 ; 3.711 ;
; SW[7]      ; HEX1[3]     ; 3.679 ; 3.679 ; 3.679 ; 3.679 ;
; SW[7]      ; HEX1[4]     ;       ; 3.727 ; 3.727 ;       ;
; SW[7]      ; HEX1[5]     ; 3.806 ; 3.806 ; 3.806 ; 3.806 ;
; SW[7]      ; HEX1[6]     ; 3.802 ; 3.802 ; 3.802 ; 3.802 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                                                          ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                               ; -13.466   ; -7.010  ; N/A      ; N/A     ; -3.753              ;
;  CLOCK_50                                                                                                      ; -12.407   ; -2.533  ; N/A      ; N/A     ; -2.000              ;
;  FreqDivisor:divisorD|LEDG                                                                                     ; -13.466   ; 0.380   ; N/A      ; N/A     ; -0.500              ;
;  RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -7.658    ; -7.010  ; N/A      ; N/A     ; -3.753              ;
; Design-wide TNS                                                                                                ; -1307.592 ; -62.292 ; 0.0      ; 0.0     ; -776.158            ;
;  CLOCK_50                                                                                                      ; -351.862  ; -2.533  ; N/A      ; N/A     ; -224.916            ;
;  FreqDivisor:divisorD|LEDG                                                                                     ; -889.493  ; 0.000   ; N/A      ; N/A     ; -72.000             ;
;  RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -66.237   ; -59.759 ; N/A      ; N/A     ; -479.242            ;
+----------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; KEY[*]    ; FreqDivisor:divisorD|LEDG ; 6.221 ; 6.221 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  KEY[1]   ; FreqDivisor:divisorD|LEDG ; 6.221 ; 6.221 ; Rise       ; FreqDivisor:divisorD|LEDG ;
; SW[*]     ; FreqDivisor:divisorD|LEDG ; 2.451 ; 2.451 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[0]    ; FreqDivisor:divisorD|LEDG ; 1.312 ; 1.312 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[1]    ; FreqDivisor:divisorD|LEDG ; 1.904 ; 1.904 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[2]    ; FreqDivisor:divisorD|LEDG ; 2.018 ; 2.018 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[3]    ; FreqDivisor:divisorD|LEDG ; 1.857 ; 1.857 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[4]    ; FreqDivisor:divisorD|LEDG ; 1.844 ; 1.844 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[5]    ; FreqDivisor:divisorD|LEDG ; 1.905 ; 1.905 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[6]    ; FreqDivisor:divisorD|LEDG ; 1.710 ; 1.710 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[7]    ; FreqDivisor:divisorD|LEDG ; 2.451 ; 2.451 ; Rise       ; FreqDivisor:divisorD|LEDG ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; KEY[*]    ; FreqDivisor:divisorD|LEDG ; -2.028 ; -2.028 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  KEY[1]   ; FreqDivisor:divisorD|LEDG ; -2.028 ; -2.028 ; Rise       ; FreqDivisor:divisorD|LEDG ;
; SW[*]     ; FreqDivisor:divisorD|LEDG ; 0.332  ; 0.332  ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[0]    ; FreqDivisor:divisorD|LEDG ; 0.299  ; 0.299  ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[1]    ; FreqDivisor:divisorD|LEDG ; -0.276 ; -0.276 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[2]    ; FreqDivisor:divisorD|LEDG ; -0.407 ; -0.407 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[3]    ; FreqDivisor:divisorD|LEDG ; -0.313 ; -0.313 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[4]    ; FreqDivisor:divisorD|LEDG ; -0.050 ; -0.050 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[5]    ; FreqDivisor:divisorD|LEDG ; -0.146 ; -0.146 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[6]    ; FreqDivisor:divisorD|LEDG ; 0.332  ; 0.332  ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[7]    ; FreqDivisor:divisorD|LEDG ; -0.579 ; -0.579 ; Rise       ; FreqDivisor:divisorD|LEDG ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                       ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                      ; 8.420  ; 8.420  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                      ; 8.080  ; 8.080  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                      ; 7.872  ; 7.872  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                      ; 8.092  ; 8.092  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                      ; 8.040  ; 8.040  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                      ; 7.613  ; 7.613  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                      ; 7.862  ; 7.862  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                      ; 8.084  ; 8.084  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                      ; 8.420  ; 8.420  ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_EN       ; CLOCK_50                                                                                                      ; 7.507  ; 7.507  ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_RS       ; CLOCK_50                                                                                                      ; 7.578  ; 7.578  ; Rise       ; CLOCK_50                                                                                                      ;
; LEDR[*]      ; CLOCK_50                                                                                                      ; 18.553 ; 18.553 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[0]     ; CLOCK_50                                                                                                      ; 14.281 ; 14.281 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[1]     ; CLOCK_50                                                                                                      ; 13.834 ; 13.834 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[2]     ; CLOCK_50                                                                                                      ; 14.899 ; 14.899 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[4]     ; CLOCK_50                                                                                                      ; 14.775 ; 14.775 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[5]     ; CLOCK_50                                                                                                      ; 15.861 ; 15.861 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[6]     ; CLOCK_50                                                                                                      ; 18.553 ; 18.553 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[7]     ; CLOCK_50                                                                                                      ; 16.621 ; 16.621 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[8]     ; CLOCK_50                                                                                                      ; 15.202 ; 15.202 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[9]     ; CLOCK_50                                                                                                      ; 17.398 ; 17.398 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[10]    ; CLOCK_50                                                                                                      ; 17.672 ; 17.672 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ;        ; 4.395  ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ;        ; 4.395  ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ; 4.395  ;        ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ; 4.395  ;        ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.123 ; 15.123 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.778 ; 10.778 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.331 ; 10.331 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.396 ; 11.396 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.123 ; 15.123 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.272 ; 11.272 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.358 ; 12.358 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.050 ; 15.050 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.118 ; 13.118 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.699 ; 11.699 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.895 ; 13.895 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.169 ; 14.169 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.249 ; 15.249 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.778 ; 10.778 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.331 ; 10.331 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.396 ; 11.396 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.249 ; 15.249 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.272 ; 11.272 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.358 ; 12.358 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.050 ; 15.050 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.118 ; 13.118 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.699 ; 11.699 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.895 ; 13.895 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.169 ; 14.169 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                             ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                      ; 4.213 ; 4.213 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                      ; 4.399 ; 4.399 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                      ; 4.377 ; 4.377 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                      ; 4.410 ; 4.410 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                      ; 4.380 ; 4.380 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                      ; 4.213 ; 4.213 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                      ; 4.303 ; 4.303 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                      ; 4.405 ; 4.405 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                      ; 4.694 ; 4.694 ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_EN       ; CLOCK_50                                                                                                      ; 4.113 ; 4.113 ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_RS       ; CLOCK_50                                                                                                      ; 4.190 ; 4.190 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDR[*]      ; CLOCK_50                                                                                                      ; 6.950 ; 6.950 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[0]     ; CLOCK_50                                                                                                      ; 7.386 ; 7.386 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[1]     ; CLOCK_50                                                                                                      ; 7.327 ; 7.327 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[2]     ; CLOCK_50                                                                                                      ; 7.587 ; 7.587 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[4]     ; CLOCK_50                                                                                                      ; 7.636 ; 7.636 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[5]     ; CLOCK_50                                                                                                      ; 7.713 ; 7.713 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[6]     ; CLOCK_50                                                                                                      ; 8.102 ; 8.102 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[7]     ; CLOCK_50                                                                                                      ; 7.875 ; 7.875 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[8]     ; CLOCK_50                                                                                                      ; 6.950 ; 6.950 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[9]     ; CLOCK_50                                                                                                      ; 7.191 ; 7.191 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[10]    ; CLOCK_50                                                                                                      ; 7.259 ; 7.259 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ;       ; 2.326 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ;       ; 2.326 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ; 2.326 ;       ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ; 2.326 ;       ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.069 ; 5.069 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.505 ; 5.505 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.446 ; 5.446 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.706 ; 5.706 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.386 ; 6.386 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.755 ; 5.755 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.832 ; 5.832 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.221 ; 6.221 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.994 ; 5.994 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.069 ; 5.069 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.310 ; 5.310 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.378 ; 5.378 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.069 ; 5.069 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.505 ; 5.505 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.446 ; 5.446 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.706 ; 5.706 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.453 ; 6.453 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.755 ; 5.755 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.832 ; 5.832 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.221 ; 6.221 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.994 ; 5.994 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.069 ; 5.069 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.310 ; 5.310 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.378 ; 5.378 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[1]     ; LEDG[0]     ;       ; 9.317 ; 9.317 ;       ;
; SW[0]      ; HEX0[0]     ; 7.445 ; 7.445 ; 7.445 ; 7.445 ;
; SW[0]      ; HEX0[1]     ; 7.418 ; 7.418 ; 7.418 ; 7.418 ;
; SW[0]      ; HEX0[2]     ;       ; 7.390 ; 7.390 ;       ;
; SW[0]      ; HEX0[3]     ; 7.192 ; 7.192 ; 7.192 ; 7.192 ;
; SW[0]      ; HEX0[4]     ; 7.190 ;       ;       ; 7.190 ;
; SW[0]      ; HEX0[5]     ; 7.182 ;       ;       ; 7.182 ;
; SW[0]      ; HEX0[6]     ; 7.180 ; 7.180 ; 7.180 ; 7.180 ;
; SW[1]      ; HEX0[0]     ; 7.293 ; 7.293 ; 7.293 ; 7.293 ;
; SW[1]      ; HEX0[1]     ; 7.267 ; 7.267 ; 7.267 ; 7.267 ;
; SW[1]      ; HEX0[2]     ; 7.267 ;       ;       ; 7.267 ;
; SW[1]      ; HEX0[3]     ; 7.043 ; 7.043 ; 7.043 ; 7.043 ;
; SW[1]      ; HEX0[4]     ;       ; 7.042 ; 7.042 ;       ;
; SW[1]      ; HEX0[5]     ; 7.036 ; 7.036 ; 7.036 ; 7.036 ;
; SW[1]      ; HEX0[6]     ; 7.035 ; 7.035 ; 7.035 ; 7.035 ;
; SW[2]      ; HEX0[0]     ; 6.977 ; 6.977 ; 6.977 ; 6.977 ;
; SW[2]      ; HEX0[1]     ; 6.951 ;       ;       ; 6.951 ;
; SW[2]      ; HEX0[2]     ; 6.950 ; 6.950 ; 6.950 ; 6.950 ;
; SW[2]      ; HEX0[3]     ; 6.726 ; 6.726 ; 6.726 ; 6.726 ;
; SW[2]      ; HEX0[4]     ; 6.725 ; 6.725 ; 6.725 ; 6.725 ;
; SW[2]      ; HEX0[5]     ; 6.717 ; 6.717 ; 6.717 ; 6.717 ;
; SW[2]      ; HEX0[6]     ; 6.716 ; 6.716 ; 6.716 ; 6.716 ;
; SW[3]      ; HEX0[0]     ; 6.160 ; 6.160 ; 6.160 ; 6.160 ;
; SW[3]      ; HEX0[1]     ; 6.135 ; 6.135 ; 6.135 ; 6.135 ;
; SW[3]      ; HEX0[2]     ; 6.133 ; 6.133 ; 6.133 ; 6.133 ;
; SW[3]      ; HEX0[3]     ; 5.910 ; 5.910 ; 5.910 ; 5.910 ;
; SW[3]      ; HEX0[4]     ;       ; 5.901 ; 5.901 ;       ;
; SW[3]      ; HEX0[5]     ; 5.892 ; 5.892 ; 5.892 ; 5.892 ;
; SW[3]      ; HEX0[6]     ; 5.893 ; 5.893 ; 5.893 ; 5.893 ;
; SW[4]      ; HEX1[0]     ; 6.401 ; 6.401 ; 6.401 ; 6.401 ;
; SW[4]      ; HEX1[1]     ; 6.400 ; 6.400 ; 6.400 ; 6.400 ;
; SW[4]      ; HEX1[2]     ;       ; 6.002 ; 6.002 ;       ;
; SW[4]      ; HEX1[3]     ; 5.958 ; 5.958 ; 5.958 ; 5.958 ;
; SW[4]      ; HEX1[4]     ; 6.018 ;       ;       ; 6.018 ;
; SW[4]      ; HEX1[5]     ; 6.247 ;       ;       ; 6.247 ;
; SW[4]      ; HEX1[6]     ; 6.205 ; 6.205 ; 6.205 ; 6.205 ;
; SW[5]      ; HEX1[0]     ; 6.674 ; 6.674 ; 6.674 ; 6.674 ;
; SW[5]      ; HEX1[1]     ; 6.704 ; 6.704 ; 6.704 ; 6.704 ;
; SW[5]      ; HEX1[2]     ; 6.308 ;       ;       ; 6.308 ;
; SW[5]      ; HEX1[3]     ; 6.266 ; 6.266 ; 6.266 ; 6.266 ;
; SW[5]      ; HEX1[4]     ;       ; 6.294 ; 6.294 ;       ;
; SW[5]      ; HEX1[5]     ; 6.548 ; 6.548 ; 6.548 ; 6.548 ;
; SW[5]      ; HEX1[6]     ; 6.511 ; 6.511 ; 6.511 ; 6.511 ;
; SW[6]      ; HEX1[0]     ; 6.613 ; 6.613 ; 6.613 ; 6.613 ;
; SW[6]      ; HEX1[1]     ; 6.612 ;       ;       ; 6.612 ;
; SW[6]      ; HEX1[2]     ; 6.209 ; 6.209 ; 6.209 ; 6.209 ;
; SW[6]      ; HEX1[3]     ; 6.167 ; 6.167 ; 6.167 ; 6.167 ;
; SW[6]      ; HEX1[4]     ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; SW[6]      ; HEX1[5]     ; 6.447 ; 6.447 ; 6.447 ; 6.447 ;
; SW[6]      ; HEX1[6]     ; 6.406 ; 6.406 ; 6.406 ; 6.406 ;
; SW[7]      ; HEX1[0]     ; 7.396 ; 7.396 ; 7.396 ; 7.396 ;
; SW[7]      ; HEX1[1]     ; 7.421 ; 7.421 ; 7.421 ; 7.421 ;
; SW[7]      ; HEX1[2]     ; 7.017 ; 7.017 ; 7.017 ; 7.017 ;
; SW[7]      ; HEX1[3]     ; 6.973 ; 6.973 ; 6.973 ; 6.973 ;
; SW[7]      ; HEX1[4]     ;       ; 7.010 ; 7.010 ;       ;
; SW[7]      ; HEX1[5]     ; 7.230 ; 7.230 ; 7.230 ; 7.230 ;
; SW[7]      ; HEX1[6]     ; 7.213 ; 7.213 ; 7.213 ; 7.213 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[1]     ; LEDG[0]     ;       ; 5.367 ; 5.367 ;       ;
; SW[0]      ; HEX0[0]     ; 3.911 ; 3.911 ; 3.911 ; 3.911 ;
; SW[0]      ; HEX0[1]     ; 3.882 ; 3.882 ; 3.882 ; 3.882 ;
; SW[0]      ; HEX0[2]     ;       ; 3.885 ; 3.885 ;       ;
; SW[0]      ; HEX0[3]     ; 3.789 ; 3.789 ; 3.789 ; 3.789 ;
; SW[0]      ; HEX0[4]     ; 3.788 ;       ;       ; 3.788 ;
; SW[0]      ; HEX0[5]     ; 3.785 ;       ;       ; 3.785 ;
; SW[0]      ; HEX0[6]     ; 3.779 ; 3.779 ; 3.779 ; 3.779 ;
; SW[1]      ; HEX0[0]     ; 3.843 ; 3.843 ; 3.843 ; 3.843 ;
; SW[1]      ; HEX0[1]     ; 3.813 ; 3.813 ; 3.813 ; 3.813 ;
; SW[1]      ; HEX0[2]     ; 3.817 ;       ;       ; 3.817 ;
; SW[1]      ; HEX0[3]     ; 3.724 ; 3.724 ; 3.724 ; 3.724 ;
; SW[1]      ; HEX0[4]     ;       ; 3.724 ; 3.724 ;       ;
; SW[1]      ; HEX0[5]     ; 3.716 ; 3.716 ; 3.716 ; 3.716 ;
; SW[1]      ; HEX0[6]     ; 3.715 ; 3.715 ; 3.715 ; 3.715 ;
; SW[2]      ; HEX0[0]     ; 3.702 ; 3.702 ; 3.702 ; 3.702 ;
; SW[2]      ; HEX0[1]     ; 3.673 ;       ;       ; 3.673 ;
; SW[2]      ; HEX0[2]     ; 3.677 ; 3.677 ; 3.677 ; 3.677 ;
; SW[2]      ; HEX0[3]     ; 3.584 ; 3.584 ; 3.584 ; 3.584 ;
; SW[2]      ; HEX0[4]     ; 3.584 ; 3.584 ; 3.584 ; 3.584 ;
; SW[2]      ; HEX0[5]     ; 3.576 ; 3.576 ; 3.576 ; 3.576 ;
; SW[2]      ; HEX0[6]     ; 3.574 ; 3.574 ; 3.574 ; 3.574 ;
; SW[3]      ; HEX0[0]     ; 3.208 ; 3.208 ; 3.208 ; 3.208 ;
; SW[3]      ; HEX0[1]     ; 3.180 ; 3.180 ; 3.180 ; 3.180 ;
; SW[3]      ; HEX0[2]     ; 3.185 ; 3.185 ; 3.185 ; 3.185 ;
; SW[3]      ; HEX0[3]     ; 3.088 ; 3.088 ; 3.088 ; 3.088 ;
; SW[3]      ; HEX0[4]     ;       ; 3.082 ; 3.082 ;       ;
; SW[3]      ; HEX0[5]     ; 3.075 ; 3.075 ; 3.075 ; 3.075 ;
; SW[3]      ; HEX0[6]     ; 3.075 ; 3.075 ; 3.075 ; 3.075 ;
; SW[4]      ; HEX1[0]     ; 3.329 ; 3.329 ; 3.329 ; 3.329 ;
; SW[4]      ; HEX1[1]     ; 3.329 ; 3.329 ; 3.329 ; 3.329 ;
; SW[4]      ; HEX1[2]     ;       ; 3.102 ; 3.102 ;       ;
; SW[4]      ; HEX1[3]     ; 3.077 ; 3.077 ; 3.077 ; 3.077 ;
; SW[4]      ; HEX1[4]     ; 3.121 ;       ;       ; 3.121 ;
; SW[4]      ; HEX1[5]     ; 3.213 ;       ;       ; 3.213 ;
; SW[4]      ; HEX1[6]     ; 3.208 ; 3.208 ; 3.208 ; 3.208 ;
; SW[5]      ; HEX1[0]     ; 3.463 ; 3.463 ; 3.463 ; 3.463 ;
; SW[5]      ; HEX1[1]     ; 3.463 ; 3.463 ; 3.463 ; 3.463 ;
; SW[5]      ; HEX1[2]     ; 3.241 ;       ;       ; 3.241 ;
; SW[5]      ; HEX1[3]     ; 3.211 ; 3.211 ; 3.211 ; 3.211 ;
; SW[5]      ; HEX1[4]     ;       ; 3.255 ; 3.255 ;       ;
; SW[5]      ; HEX1[5]     ; 3.347 ; 3.347 ; 3.347 ; 3.347 ;
; SW[5]      ; HEX1[6]     ; 3.342 ; 3.342 ; 3.342 ; 3.342 ;
; SW[6]      ; HEX1[0]     ; 3.439 ; 3.439 ; 3.439 ; 3.439 ;
; SW[6]      ; HEX1[1]     ; 3.438 ;       ;       ; 3.438 ;
; SW[6]      ; HEX1[2]     ; 3.209 ; 3.209 ; 3.209 ; 3.209 ;
; SW[6]      ; HEX1[3]     ; 3.182 ; 3.182 ; 3.182 ; 3.182 ;
; SW[6]      ; HEX1[4]     ; 3.229 ; 3.229 ; 3.229 ; 3.229 ;
; SW[6]      ; HEX1[5]     ; 3.310 ; 3.310 ; 3.310 ; 3.310 ;
; SW[6]      ; HEX1[6]     ; 3.305 ; 3.305 ; 3.305 ; 3.305 ;
; SW[7]      ; HEX1[0]     ; 3.936 ; 3.936 ; 3.936 ; 3.936 ;
; SW[7]      ; HEX1[1]     ; 3.936 ; 3.936 ; 3.936 ; 3.936 ;
; SW[7]      ; HEX1[2]     ; 3.711 ; 3.711 ; 3.711 ; 3.711 ;
; SW[7]      ; HEX1[3]     ; 3.679 ; 3.679 ; 3.679 ; 3.679 ;
; SW[7]      ; HEX1[4]     ;       ; 3.727 ; 3.727 ;       ;
; SW[7]      ; HEX1[5]     ; 3.806 ; 3.806 ; 3.806 ; 3.806 ;
; SW[7]      ; HEX1[6]     ; 3.802 ; 3.802 ; 3.802 ; 3.802 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                    ; To Clock                                                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                      ; CLOCK_50                                                                                                      ; 2562     ; 0        ; 0        ; 0        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50                                                                                                      ; 1441     ; 1        ; 0        ; 0        ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                      ; 22       ; 22       ; 0        ; 0        ;
; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG                                                                                     ; 2558744  ; 0        ; 0        ; 0        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG                                                                                     ; 53972    ; 0        ; 0        ; 0        ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG                                                                                     ; 258311   ; 258311   ; 0        ; 0        ;
; CLOCK_50                                                                                                      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 233968   ; 0        ; 233968   ; 0        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6720     ; 0        ; 6720     ; 0        ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 21522    ; 21522    ; 21522    ; 21522    ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                    ; To Clock                                                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                      ; CLOCK_50                                                                                                      ; 2562     ; 0        ; 0        ; 0        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50                                                                                                      ; 1441     ; 1        ; 0        ; 0        ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                      ; 22       ; 22       ; 0        ; 0        ;
; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG                                                                                     ; 2558744  ; 0        ; 0        ; 0        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG                                                                                     ; 53972    ; 0        ; 0        ; 0        ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG                                                                                     ; 258311   ; 258311   ; 0        ; 0        ;
; CLOCK_50                                                                                                      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 233968   ; 0        ; 233968   ; 0        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6720     ; 0        ; 6720     ; 0        ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 21522    ; 21522    ; 21522    ; 21522    ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 228   ; 228  ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 149   ; 149  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jun 24 00:26:56 2023
Info: Command: quartus_sta Mod_Teste -c Mod_Teste
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Mod_Teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name FreqDivisor:divisorD|LEDG FreqDivisor:divisorD|LEDG
    Info (332105): create_clock -period 1.000 -name RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: ROM|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
    Info (332098): Cell: control|WideNor9~4  from: datac  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -13.466
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -13.466      -889.493 FreqDivisor:divisorD|LEDG 
    Info (332119):   -12.407      -351.862 CLOCK_50 
    Info (332119):    -7.658       -66.237 RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -7.010
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.010       -59.759 RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.533        -2.533 CLOCK_50 
    Info (332119):     0.787         0.000 FreqDivisor:divisorD|LEDG 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.753
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.753      -479.242 RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.000      -224.916 CLOCK_50 
    Info (332119):    -0.500       -72.000 FreqDivisor:divisorD|LEDG 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: ROM|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
    Info (332098): Cell: control|WideNor9~4  from: datac  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.936
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.936      -409.359 FreqDivisor:divisorD|LEDG 
    Info (332119):    -5.726      -123.747 CLOCK_50 
    Info (332119):    -3.027       -25.926 RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -3.522
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.522       -30.117 RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.576        -1.576 CLOCK_50 
    Info (332119):     0.380         0.000 FreqDivisor:divisorD|LEDG 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -224.916 CLOCK_50 
    Info (332119):    -1.431      -155.072 RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.500       -72.000 FreqDivisor:divisorD|LEDG 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4550 megabytes
    Info: Processing ended: Sat Jun 24 00:26:58 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


