#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x559972575810 .scope module, "test_bench" "test_bench" 2 55;
 .timescale 0 0;
v0x55997259fd00_0 .var "A", 0 3;
v0x55997259fde0_0 .var "B", 0 3;
v0x55997259feb0_0 .var "M", 0 0;
v0x55997259ff80_0 .net "c_out", 0 0, L_0x5599725a1db0;  1 drivers
v0x5599725a0070_0 .var/i "i", 31 0;
v0x5599725a0160_0 .net "res", 3 0, L_0x5599725a2060;  1 drivers
S_0x559972574080 .scope module, "M0" "Operate_4bit" 2 63, 2 45 0, S_0x559972575810;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "m"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 4 "res"
v0x55997259f660_0 .net "a", 3 0, v0x55997259fd00_0;  1 drivers
v0x55997259f760_0 .net "b", 3 0, v0x55997259fde0_0;  1 drivers
v0x55997259f840_0 .net "c_in1", 0 0, L_0x5599725a0630;  1 drivers
v0x55997259f910_0 .net "c_in2", 0 0, L_0x5599725a0e50;  1 drivers
v0x55997259f9b0_0 .net "c_in3", 0 0, L_0x5599725a1590;  1 drivers
v0x55997259fa50_0 .net "c_out", 0 0, L_0x5599725a1db0;  alias, 1 drivers
v0x55997259faf0_0 .net "m", 0 0, v0x55997259feb0_0;  1 drivers
v0x55997259fb90_0 .net "res", 3 0, L_0x5599725a2060;  alias, 1 drivers
L_0x5599725a0750 .part v0x55997259fd00_0, 0, 1;
L_0x5599725a08a0 .part v0x55997259fde0_0, 0, 1;
L_0x5599725a0f70 .part v0x55997259fd00_0, 1, 1;
L_0x5599725a10a0 .part v0x55997259fde0_0, 1, 1;
L_0x5599725a16b0 .part v0x55997259fd00_0, 2, 1;
L_0x5599725a1870 .part v0x55997259fde0_0, 2, 1;
L_0x5599725a1e40 .part v0x55997259fd00_0, 3, 1;
L_0x5599725a1f70 .part v0x55997259fde0_0, 3, 1;
L_0x5599725a2060 .concat8 [ 1 1 1 1], L_0x5599725a04a0, L_0x5599725a0c30, L_0x5599725a1370, L_0x5599725a1b90;
S_0x559972578610 .scope module, "M0" "Add_full" 2 48, 2 38 0, S_0x559972574080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "m"
    .port_info 3 /INPUT 1 "c_in"
    .port_info 4 /OUTPUT 1 "c_out"
    .port_info 5 /OUTPUT 1 "sum"
L_0x5599725a0410 .functor XOR 1, L_0x5599725a08a0, v0x55997259feb0_0, C4<0>, C4<0>;
L_0x5599725a0630 .functor OR 1, L_0x5599725a02e0, L_0x5599725a05a0, C4<0>, C4<0>;
v0x55997259aba0_0 .net "a", 0 0, L_0x5599725a0750;  1 drivers
v0x55997259ac60_0 .net "b", 0 0, L_0x5599725a08a0;  1 drivers
v0x55997259ad00_0 .net "c_in", 0 0, v0x55997259feb0_0;  alias, 1 drivers
v0x55997259ae00_0 .net "c_out", 0 0, L_0x5599725a0630;  alias, 1 drivers
v0x55997259aea0_0 .net "m", 0 0, v0x55997259feb0_0;  alias, 1 drivers
v0x55997259afe0_0 .net "sum", 0 0, L_0x5599725a04a0;  1 drivers
v0x55997259b080_0 .net "w1", 0 0, L_0x5599725a02e0;  1 drivers
v0x55997259b120_0 .net "w2", 0 0, L_0x5599725a0220;  1 drivers
v0x55997259b210_0 .net "w3", 0 0, L_0x5599725a05a0;  1 drivers
S_0x559972576f10 .scope module, "M0" "Add_half" 2 41, 2 33 0, S_0x559972578610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x5599725a04a0 .functor XOR 1, L_0x5599725a0220, v0x55997259feb0_0, C4<0>, C4<0>;
L_0x5599725a05a0 .functor AND 1, L_0x5599725a0220, v0x55997259feb0_0, C4<1>, C4<1>;
v0x5599725772a0_0 .net "a", 0 0, L_0x5599725a0220;  alias, 1 drivers
v0x559972575ba0_0 .net "b", 0 0, v0x55997259feb0_0;  alias, 1 drivers
v0x559972574470_0 .net "c_out", 0 0, L_0x5599725a05a0;  alias, 1 drivers
v0x55997259a4e0_0 .net "sum", 0 0, L_0x5599725a04a0;  alias, 1 drivers
S_0x55997259a620 .scope module, "M1" "Add_half" 2 40, 2 33 0, S_0x559972578610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x5599725a0220 .functor XOR 1, L_0x5599725a0750, L_0x5599725a0410, C4<0>, C4<0>;
L_0x5599725a02e0 .functor AND 1, L_0x5599725a0750, L_0x5599725a0410, C4<1>, C4<1>;
v0x55997259a880_0 .net "a", 0 0, L_0x5599725a0750;  alias, 1 drivers
v0x55997259a940_0 .net "b", 0 0, L_0x5599725a0410;  1 drivers
v0x55997259aa00_0 .net "c_out", 0 0, L_0x5599725a02e0;  alias, 1 drivers
v0x55997259aaa0_0 .net "sum", 0 0, L_0x5599725a0220;  alias, 1 drivers
S_0x55997259b2f0 .scope module, "M1" "Add_full" 2 49, 2 38 0, S_0x559972574080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "m"
    .port_info 3 /INPUT 1 "c_in"
    .port_info 4 /OUTPUT 1 "c_out"
    .port_info 5 /OUTPUT 1 "sum"
L_0x5599725a0ba0 .functor XOR 1, L_0x5599725a10a0, v0x55997259feb0_0, C4<0>, C4<0>;
L_0x5599725a0e50 .functor OR 1, L_0x5599725a0a70, L_0x5599725a0dc0, C4<0>, C4<0>;
v0x55997259c180_0 .net "a", 0 0, L_0x5599725a0f70;  1 drivers
v0x55997259c240_0 .net "b", 0 0, L_0x5599725a10a0;  1 drivers
v0x55997259c2e0_0 .net "c_in", 0 0, L_0x5599725a0630;  alias, 1 drivers
v0x55997259c400_0 .net "c_out", 0 0, L_0x5599725a0e50;  alias, 1 drivers
v0x55997259c4a0_0 .net "m", 0 0, v0x55997259feb0_0;  alias, 1 drivers
v0x55997259c590_0 .net "sum", 0 0, L_0x5599725a0c30;  1 drivers
v0x55997259c630_0 .net "w1", 0 0, L_0x5599725a0a70;  1 drivers
v0x55997259c6d0_0 .net "w2", 0 0, L_0x5599725a0990;  1 drivers
v0x55997259c7c0_0 .net "w3", 0 0, L_0x5599725a0dc0;  1 drivers
S_0x55997259b530 .scope module, "M0" "Add_half" 2 41, 2 33 0, S_0x55997259b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x5599725a0c30 .functor XOR 1, L_0x5599725a0990, L_0x5599725a0630, C4<0>, C4<0>;
L_0x5599725a0dc0 .functor AND 1, L_0x5599725a0990, L_0x5599725a0630, C4<1>, C4<1>;
v0x55997259b7a0_0 .net "a", 0 0, L_0x5599725a0990;  alias, 1 drivers
v0x55997259b880_0 .net "b", 0 0, L_0x5599725a0630;  alias, 1 drivers
v0x55997259b970_0 .net "c_out", 0 0, L_0x5599725a0dc0;  alias, 1 drivers
v0x55997259ba40_0 .net "sum", 0 0, L_0x5599725a0c30;  alias, 1 drivers
S_0x55997259bb70 .scope module, "M1" "Add_half" 2 40, 2 33 0, S_0x55997259b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x5599725a0990 .functor XOR 1, L_0x5599725a0f70, L_0x5599725a0ba0, C4<0>, C4<0>;
L_0x5599725a0a70 .functor AND 1, L_0x5599725a0f70, L_0x5599725a0ba0, C4<1>, C4<1>;
v0x55997259bdd0_0 .net "a", 0 0, L_0x5599725a0f70;  alias, 1 drivers
v0x55997259be90_0 .net "b", 0 0, L_0x5599725a0ba0;  1 drivers
v0x55997259bf50_0 .net "c_out", 0 0, L_0x5599725a0a70;  alias, 1 drivers
v0x55997259c020_0 .net "sum", 0 0, L_0x5599725a0990;  alias, 1 drivers
S_0x55997259c950 .scope module, "M2" "Add_full" 2 50, 2 38 0, S_0x559972574080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "m"
    .port_info 3 /INPUT 1 "c_in"
    .port_info 4 /OUTPUT 1 "c_out"
    .port_info 5 /OUTPUT 1 "sum"
L_0x5599725a12e0 .functor XOR 1, L_0x5599725a1870, v0x55997259feb0_0, C4<0>, C4<0>;
L_0x5599725a1590 .functor OR 1, L_0x5599725a11b0, L_0x5599725a1500, C4<0>, C4<0>;
v0x55997259d7f0_0 .net "a", 0 0, L_0x5599725a16b0;  1 drivers
v0x55997259d8b0_0 .net "b", 0 0, L_0x5599725a1870;  1 drivers
v0x55997259d950_0 .net "c_in", 0 0, L_0x5599725a0e50;  alias, 1 drivers
v0x55997259da70_0 .net "c_out", 0 0, L_0x5599725a1590;  alias, 1 drivers
v0x55997259db10_0 .net "m", 0 0, v0x55997259feb0_0;  alias, 1 drivers
v0x55997259dc90_0 .net "sum", 0 0, L_0x5599725a1370;  1 drivers
v0x55997259dd30_0 .net "w1", 0 0, L_0x5599725a11b0;  1 drivers
v0x55997259ddd0_0 .net "w2", 0 0, L_0x5599725a1140;  1 drivers
v0x55997259de70_0 .net "w3", 0 0, L_0x5599725a1500;  1 drivers
S_0x55997259cba0 .scope module, "M0" "Add_half" 2 41, 2 33 0, S_0x55997259c950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x5599725a1370 .functor XOR 1, L_0x5599725a1140, L_0x5599725a0e50, C4<0>, C4<0>;
L_0x5599725a1500 .functor AND 1, L_0x5599725a1140, L_0x5599725a0e50, C4<1>, C4<1>;
v0x55997259ce10_0 .net "a", 0 0, L_0x5599725a1140;  alias, 1 drivers
v0x55997259cef0_0 .net "b", 0 0, L_0x5599725a0e50;  alias, 1 drivers
v0x55997259cfe0_0 .net "c_out", 0 0, L_0x5599725a1500;  alias, 1 drivers
v0x55997259d0b0_0 .net "sum", 0 0, L_0x5599725a1370;  alias, 1 drivers
S_0x55997259d1e0 .scope module, "M1" "Add_half" 2 40, 2 33 0, S_0x55997259c950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x5599725a1140 .functor XOR 1, L_0x5599725a16b0, L_0x5599725a12e0, C4<0>, C4<0>;
L_0x5599725a11b0 .functor AND 1, L_0x5599725a16b0, L_0x5599725a12e0, C4<1>, C4<1>;
v0x55997259d440_0 .net "a", 0 0, L_0x5599725a16b0;  alias, 1 drivers
v0x55997259d500_0 .net "b", 0 0, L_0x5599725a12e0;  1 drivers
v0x55997259d5c0_0 .net "c_out", 0 0, L_0x5599725a11b0;  alias, 1 drivers
v0x55997259d690_0 .net "sum", 0 0, L_0x5599725a1140;  alias, 1 drivers
S_0x55997259e000 .scope module, "M3" "Add_full" 2 51, 2 38 0, S_0x559972574080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "m"
    .port_info 3 /INPUT 1 "c_in"
    .port_info 4 /OUTPUT 1 "c_out"
    .port_info 5 /OUTPUT 1 "sum"
L_0x5599725a1b00 .functor XOR 1, L_0x5599725a1f70, v0x55997259feb0_0, C4<0>, C4<0>;
L_0x5599725a1db0 .functor OR 1, L_0x5599725a1a70, L_0x5599725a1d20, C4<0>, C4<0>;
v0x55997259ee90_0 .net "a", 0 0, L_0x5599725a1e40;  1 drivers
v0x55997259ef50_0 .net "b", 0 0, L_0x5599725a1f70;  1 drivers
v0x55997259eff0_0 .net "c_in", 0 0, L_0x5599725a1590;  alias, 1 drivers
v0x55997259f110_0 .net "c_out", 0 0, L_0x5599725a1db0;  alias, 1 drivers
v0x55997259f1b0_0 .net "m", 0 0, v0x55997259feb0_0;  alias, 1 drivers
v0x55997259f2a0_0 .net "sum", 0 0, L_0x5599725a1b90;  1 drivers
v0x55997259f340_0 .net "w1", 0 0, L_0x5599725a1a70;  1 drivers
v0x55997259f3e0_0 .net "w2", 0 0, L_0x5599725a19e0;  1 drivers
v0x55997259f4d0_0 .net "w3", 0 0, L_0x5599725a1d20;  1 drivers
S_0x55997259e220 .scope module, "M0" "Add_half" 2 41, 2 33 0, S_0x55997259e000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x5599725a1b90 .functor XOR 1, L_0x5599725a19e0, L_0x5599725a1590, C4<0>, C4<0>;
L_0x5599725a1d20 .functor AND 1, L_0x5599725a19e0, L_0x5599725a1590, C4<1>, C4<1>;
v0x55997259e4b0_0 .net "a", 0 0, L_0x5599725a19e0;  alias, 1 drivers
v0x55997259e590_0 .net "b", 0 0, L_0x5599725a1590;  alias, 1 drivers
v0x55997259e680_0 .net "c_out", 0 0, L_0x5599725a1d20;  alias, 1 drivers
v0x55997259e750_0 .net "sum", 0 0, L_0x5599725a1b90;  alias, 1 drivers
S_0x55997259e880 .scope module, "M1" "Add_half" 2 40, 2 33 0, S_0x55997259e000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x5599725a19e0 .functor XOR 1, L_0x5599725a1e40, L_0x5599725a1b00, C4<0>, C4<0>;
L_0x5599725a1a70 .functor AND 1, L_0x5599725a1e40, L_0x5599725a1b00, C4<1>, C4<1>;
v0x55997259eae0_0 .net "a", 0 0, L_0x5599725a1e40;  alias, 1 drivers
v0x55997259eba0_0 .net "b", 0 0, L_0x5599725a1b00;  1 drivers
v0x55997259ec60_0 .net "c_out", 0 0, L_0x5599725a1a70;  alias, 1 drivers
v0x55997259ed30_0 .net "sum", 0 0, L_0x5599725a19e0;  alias, 1 drivers
    .scope S_0x559972575810;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55997259fd00_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55997259fd00_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55997259fd00_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55997259fd00_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55997259fde0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55997259fde0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55997259fde0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55997259fde0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55997259feb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5599725a0070_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5599725a0070_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x55997259fd00_0;
    %pushi/vec4 3, 0, 34;
    %load/vec4 v0x5599725a0070_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %vpi_call 2 71 "$write", "%b", S<0,vec4,u1> {1 0 0};
    %load/vec4 v0x5599725a0070_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5599725a0070_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 73 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5599725a0070_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5599725a0070_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x55997259fde0_0;
    %pushi/vec4 3, 0, 34;
    %load/vec4 v0x5599725a0070_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %vpi_call 2 75 "$write", "%b", S<0,vec4,u1> {1 0 0};
    %load/vec4 v0x5599725a0070_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5599725a0070_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %vpi_call 2 77 "$display", "\000" {0 0 0};
    %delay 1, 0;
    %vpi_call 2 79 "$display", "carry:%b", v0x55997259ff80_0 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5599725a0070_0, 0, 32;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5599725a0070_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_0.5, 5;
    %vpi_call 2 81 "$write", "%b", &PV<v0x5599725a0160_0, v0x5599725a0070_0, 1> {0 0 0};
    %load/vec4 v0x5599725a0070_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x5599725a0070_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %vpi_call 2 82 "$display", "\000" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "homework2.v";
