Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec 14 17:15:39 2024
| Host         : DESKTOP-K8G435R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file game_top_control_sets_placed.rpt
| Design       : game_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   132 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |            8 |
| No           | No                    | Yes                    |              86 |           32 |
| No           | Yes                   | No                     |              48 |           20 |
| Yes          | No                    | No                     |              10 |            4 |
| Yes          | No                    | Yes                    |             111 |           34 |
| Yes          | Yes                   | No                     |             176 |           62 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------------------------------------+-------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                   Enable Signal                   |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+---------------------------------------------------+-------------------------------+------------------+----------------+--------------+
| ~iSCLK                  | jstk_inst/SPI_Ctrl/SS_i_1_n_0                     | rst_IBUF                      |                1 |              1 |         1.00 |
|  clk_25_BUFG            |                                                   | rst_IBUF                      |                2 |              2 |         1.00 |
|  num_reg[19]            |                                                   | rst_IBUF                      |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG          | y_converter/tmpSR[27]                             | rst_IBUF                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG          | key_de/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG          | x_converter/tmpSR[27]                             | rst_IBUF                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG          | x_converter/tmpSR[23]                             | rst_IBUF                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG          | x_converter/tmpSR[15]                             | rst_IBUF                      |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG          | x_converter/tmpSR[19]                             | rst_IBUF                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG          | y_converter/tmpSR[19]                             | rst_IBUF                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG          | y_converter/tmpSR[15]                             | rst_IBUF                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG          | y_converter/tmpSR[23]                             | rst_IBUF                      |                2 |              4 |         2.00 |
|  clk_25_BUFG            | key_de/key_down_reg[89]_0                         | rst_IBUF                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG          | x_converter/shiftCount[4]_i_1_n_0                 |                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG          | y_converter/shiftCount[4]_i_1__0_n_0              |                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG          | key_de/op/E[0]                                    | rst_IBUF                      |                3 |              6 |         2.00 |
|  m1/clk_divider_reg[15] |                                                   | rst_IBUF                      |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG          | key_de/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF                      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG          | key_de/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF                      |                2 |              8 |         4.00 |
|  iSCLK                  | jstk_inst/SPI_Int/rSR                             | rst_IBUF                      |                2 |              8 |         4.00 |
| ~iSCLK                  | jstk_inst/SPI_Int/wSR_0                           | rst_IBUF                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG          | key_de/key                                        | rst_IBUF                      |                2 |             10 |         5.00 |
|  clk_25_BUFG            |                                                   | vga_inst/pixel_cnt[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  clk_25_BUFG            | x_converter/E[0]                                  | rst_IBUF                      |                4 |             10 |         2.50 |
|  clk_25_BUFG            | y_converter/E[0]                                  | rst_IBUF                      |                3 |             10 |         3.33 |
|  clk_25_BUFG            | vga_inst/line_cnt                                 | vga_inst/line_cnt[9]_i_1_n_0  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG          | key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF                      |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG          | x_converter/tmpSR[11]                             | rst_IBUF                      |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG          | y_converter/tmpSR[11]                             | rst_IBUF                      |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG          | x_converter/BCDOUT[15]_i_1_n_0                    | rst_IBUF                      |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG          | y_converter/BCDOUT[15]_i_1__0_n_0                 | rst_IBUF                      |                6 |             16 |         2.67 |
| ~iSCLK                  |                                                   | rst_IBUF                      |                7 |             19 |         2.71 |
|  num_reg[19]            | key_de/E[0]                                       | rst_IBUF                      |                6 |             20 |         3.33 |
|  num_reg[19]            | key_de/bullet_active_reg[0]                       | rst_IBUF                      |                6 |             20 |         3.33 |
| ~iSCLK                  | jstk_inst/SPI_Ctrl/FSM_onehot_pState_reg_n_0_[4]  | rst_IBUF                      |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG          |                                                   |                               |                8 |             29 |         3.62 |
| ~iSCLK                  | jstk_inst/SPI_Ctrl/tmpSR[39]_i_1_n_0              | rst_IBUF                      |                6 |             40 |         6.67 |
|  clk_IBUF_BUFG          |                                                   | rst_IBUF                      |               35 |             94 |         2.69 |
+-------------------------+---------------------------------------------------+-------------------------------+------------------+----------------+--------------+


