<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P7_S.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIPS_System_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPS_summary.html"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mips.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mips.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mips.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1515032670" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1515032670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545843561" xil_pn:in_ck="-2859222135139120892" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1545843561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="P7_S/ADD4.v"/>
      <outfile xil_pn:name="P7_S/ALU.v"/>
      <outfile xil_pn:name="P7_S/AT_Decoder.v"/>
      <outfile xil_pn:name="P7_S/BitExtend.v"/>
      <outfile xil_pn:name="P7_S/Bridge.v"/>
      <outfile xil_pn:name="P7_S/CL_tb.v"/>
      <outfile xil_pn:name="P7_S/CMP.v"/>
      <outfile xil_pn:name="P7_S/CP0.v"/>
      <outfile xil_pn:name="P7_S/Cause.v"/>
      <outfile xil_pn:name="P7_S/Control_Layer.v"/>
      <outfile xil_pn:name="P7_S/D.v"/>
      <outfile xil_pn:name="P7_S/DM.v"/>
      <outfile xil_pn:name="P7_S/DataExtend.v"/>
      <outfile xil_pn:name="P7_S/Datapath.v"/>
      <outfile xil_pn:name="P7_S/Delay_DT.v"/>
      <outfile xil_pn:name="P7_S/EPC.v"/>
      <outfile xil_pn:name="P7_S/EX.v"/>
      <outfile xil_pn:name="P7_S/EXC_DT_EX.v"/>
      <outfile xil_pn:name="P7_S/EXC_DT_ID.v"/>
      <outfile xil_pn:name="P7_S/EXC_DT_IF.v"/>
      <outfile xil_pn:name="P7_S/EXC_DT_MEM.v"/>
      <outfile xil_pn:name="P7_S/EXC_Detect.v"/>
      <outfile xil_pn:name="P7_S/EXC_Reg_D.v"/>
      <outfile xil_pn:name="P7_S/EXC_Reg_E_M.v"/>
      <outfile xil_pn:name="P7_S/EXC_W_Reg.v"/>
      <outfile xil_pn:name="P7_S/EXT.v"/>
      <outfile xil_pn:name="P7_S/E_PopReg.v"/>
      <outfile xil_pn:name="P7_S/E_ctrlreg.v"/>
      <outfile xil_pn:name="P7_S/Foward_Control.v"/>
      <outfile xil_pn:name="P7_S/ID.v"/>
      <outfile xil_pn:name="P7_S/IF.v"/>
      <outfile xil_pn:name="P7_S/IM.v"/>
      <outfile xil_pn:name="P7_S/INT_EXC_CTRL.v"/>
      <outfile xil_pn:name="P7_S/Instr_Decode.v"/>
      <outfile xil_pn:name="P7_S/LBit.v"/>
      <outfile xil_pn:name="P7_S/M.v"/>
      <outfile xil_pn:name="P7_S/MD_EX.v"/>
      <outfile xil_pn:name="P7_S/MD_tb.v"/>
      <outfile xil_pn:name="P7_S/MEM.v"/>
      <outfile xil_pn:name="P7_S/MIPS.v"/>
      <outfile xil_pn:name="P7_S/MIPS_System_tb.v"/>
      <outfile xil_pn:name="P7_S/MUX2to1.v"/>
      <outfile xil_pn:name="P7_S/MUX3to1.v"/>
      <outfile xil_pn:name="P7_S/MUX4to1.v"/>
      <outfile xil_pn:name="P7_S/MUX5to1.v"/>
      <outfile xil_pn:name="P7_S/M_ctrlreg.v"/>
      <outfile xil_pn:name="P7_S/MainController.v"/>
      <outfile xil_pn:name="P7_S/NPC.v"/>
      <outfile xil_pn:name="P7_S/PC.v"/>
      <outfile xil_pn:name="P7_S/PRID.v"/>
      <outfile xil_pn:name="P7_S/RF.v"/>
      <outfile xil_pn:name="P7_S/Res_E_Reg.v"/>
      <outfile xil_pn:name="P7_S/Res_M_Reg.v"/>
      <outfile xil_pn:name="P7_S/Res_W_Reg.v"/>
      <outfile xil_pn:name="P7_S/SR.v"/>
      <outfile xil_pn:name="P7_S/Stall_Control.v"/>
      <outfile xil_pn:name="P7_S/Stall_Detect.v"/>
      <outfile xil_pn:name="P7_S/Timer.v"/>
      <outfile xil_pn:name="P7_S/W.v"/>
      <outfile xil_pn:name="P7_S/WB.v"/>
      <outfile xil_pn:name="P7_S/W_ctrlreg.v"/>
      <outfile xil_pn:name="P7_S/mips_CPU.v"/>
      <outfile xil_pn:name="P7_S/mips_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1545843496" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6247470219262508485" xil_pn:start_ts="1545843496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545843496" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5378974865421778819" xil_pn:start_ts="1545843496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515032670" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6905022503465040332" xil_pn:start_ts="1515032670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545843561" xil_pn:in_ck="-2859222135139120892" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1545843561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="P7_S/ADD4.v"/>
      <outfile xil_pn:name="P7_S/ALU.v"/>
      <outfile xil_pn:name="P7_S/AT_Decoder.v"/>
      <outfile xil_pn:name="P7_S/BitExtend.v"/>
      <outfile xil_pn:name="P7_S/Bridge.v"/>
      <outfile xil_pn:name="P7_S/CL_tb.v"/>
      <outfile xil_pn:name="P7_S/CMP.v"/>
      <outfile xil_pn:name="P7_S/CP0.v"/>
      <outfile xil_pn:name="P7_S/Cause.v"/>
      <outfile xil_pn:name="P7_S/Control_Layer.v"/>
      <outfile xil_pn:name="P7_S/D.v"/>
      <outfile xil_pn:name="P7_S/DM.v"/>
      <outfile xil_pn:name="P7_S/DataExtend.v"/>
      <outfile xil_pn:name="P7_S/Datapath.v"/>
      <outfile xil_pn:name="P7_S/Delay_DT.v"/>
      <outfile xil_pn:name="P7_S/EPC.v"/>
      <outfile xil_pn:name="P7_S/EX.v"/>
      <outfile xil_pn:name="P7_S/EXC_DT_EX.v"/>
      <outfile xil_pn:name="P7_S/EXC_DT_ID.v"/>
      <outfile xil_pn:name="P7_S/EXC_DT_IF.v"/>
      <outfile xil_pn:name="P7_S/EXC_DT_MEM.v"/>
      <outfile xil_pn:name="P7_S/EXC_Detect.v"/>
      <outfile xil_pn:name="P7_S/EXC_Reg_D.v"/>
      <outfile xil_pn:name="P7_S/EXC_Reg_E_M.v"/>
      <outfile xil_pn:name="P7_S/EXC_W_Reg.v"/>
      <outfile xil_pn:name="P7_S/EXT.v"/>
      <outfile xil_pn:name="P7_S/E_PopReg.v"/>
      <outfile xil_pn:name="P7_S/E_ctrlreg.v"/>
      <outfile xil_pn:name="P7_S/Foward_Control.v"/>
      <outfile xil_pn:name="P7_S/ID.v"/>
      <outfile xil_pn:name="P7_S/IF.v"/>
      <outfile xil_pn:name="P7_S/IM.v"/>
      <outfile xil_pn:name="P7_S/INT_EXC_CTRL.v"/>
      <outfile xil_pn:name="P7_S/Instr_Decode.v"/>
      <outfile xil_pn:name="P7_S/LBit.v"/>
      <outfile xil_pn:name="P7_S/M.v"/>
      <outfile xil_pn:name="P7_S/MD_EX.v"/>
      <outfile xil_pn:name="P7_S/MD_tb.v"/>
      <outfile xil_pn:name="P7_S/MEM.v"/>
      <outfile xil_pn:name="P7_S/MIPS.v"/>
      <outfile xil_pn:name="P7_S/MIPS_System_tb.v"/>
      <outfile xil_pn:name="P7_S/MUX2to1.v"/>
      <outfile xil_pn:name="P7_S/MUX3to1.v"/>
      <outfile xil_pn:name="P7_S/MUX4to1.v"/>
      <outfile xil_pn:name="P7_S/MUX5to1.v"/>
      <outfile xil_pn:name="P7_S/M_ctrlreg.v"/>
      <outfile xil_pn:name="P7_S/MainController.v"/>
      <outfile xil_pn:name="P7_S/NPC.v"/>
      <outfile xil_pn:name="P7_S/PC.v"/>
      <outfile xil_pn:name="P7_S/PRID.v"/>
      <outfile xil_pn:name="P7_S/RF.v"/>
      <outfile xil_pn:name="P7_S/Res_E_Reg.v"/>
      <outfile xil_pn:name="P7_S/Res_M_Reg.v"/>
      <outfile xil_pn:name="P7_S/Res_W_Reg.v"/>
      <outfile xil_pn:name="P7_S/SR.v"/>
      <outfile xil_pn:name="P7_S/Stall_Control.v"/>
      <outfile xil_pn:name="P7_S/Stall_Detect.v"/>
      <outfile xil_pn:name="P7_S/Timer.v"/>
      <outfile xil_pn:name="P7_S/W.v"/>
      <outfile xil_pn:name="P7_S/WB.v"/>
      <outfile xil_pn:name="P7_S/W_ctrlreg.v"/>
      <outfile xil_pn:name="P7_S/mips_CPU.v"/>
      <outfile xil_pn:name="P7_S/mips_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1545843567" xil_pn:in_ck="-2859222135139120892" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-240764822206452471" xil_pn:start_ts="1545843561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_tb_beh.prj"/>
      <outfile xil_pn:name="mips_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1545843659" xil_pn:in_ck="6116204809139240990" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3443300246278197163" xil_pn:start_ts="1545843659">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1569072872" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1569072872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1569072872" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3083755636328485294" xil_pn:start_ts="1569072872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1569072872" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6905022503465040332" xil_pn:start_ts="1569072872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1569072872" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1569072872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1569072872" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-108373080525765968" xil_pn:start_ts="1569072872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1569072872" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-2098939838453106012" xil_pn:start_ts="1569072872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1569072872" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-760149492933926122" xil_pn:start_ts="1569072872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1569072895" xil_pn:in_ck="-4856774331316792342" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5628987834084057563" xil_pn:start_ts="1569072872">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mips.lso"/>
      <outfile xil_pn:name="mips.prj"/>
      <outfile xil_pn:name="mips.syr"/>
      <outfile xil_pn:name="mips.xst"/>
      <outfile xil_pn:name="mips_tb_beh.prj"/>
      <outfile xil_pn:name="mips_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1569072895" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027435936603" xil_pn:start_ts="1569072895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
