INFO: [VRFC 10-163] Analyzing VHDL file "E:/testingPrograms/Digital-Designs/Segment_Display/Segment_Display.srcs/sim_1/new/AU_7_Seg_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU_7_Seg_Sim
