// Seed: 3130745125
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  id_13(
      .id_0(1), .id_1(id_5), .id_2(1), .id_3(1), .id_4(1 != id_11)
  );
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wire id_4,
    input wire id_5,
    output tri1 id_6,
    input supply1 id_7
);
  always disable id_9;
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_9, id_9, id_9, id_10, id_10, id_10, id_9, id_10, id_9
  );
endmodule
