Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/University/Term6/CA Lab/Lab01/Lab011/OR_GATE_isim_beh.exe -prj E:/University/Term6/CA Lab/Lab01/Lab011/OR_GATE_beh.prj work.OR_GATE 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "E:/University/Term6/CA Lab/Lab01/Lab011/OR_GATE.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity or_gate
Time Resolution for simulation is 1ps.
Compiled 3 VHDL Units
Built simulation executable E:/University/Term6/CA Lab/Lab01/Lab011/OR_GATE_isim_beh.exe
Fuse Memory Usage: 31016 KB
Fuse CPU Usage: 312 ms
