#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f53376b2d0 .scope module, "BancoPruebas" "BancoPruebas" 2 5;
 .timescale -9 -10;
P_0x55f53377c500 .param/l "BITNUMBER" 0 2 8, +C4<00000000000000000000000000001010>;
P_0x55f53377c540 .param/l "LENGTH" 0 2 9, +C4<00000000000000000000000000001000>;
v0x55f5337c6b70_0 .net "clk", 0 0, v0x55f5337c63f0_0;  1 drivers
v0x55f5337c6c30_0 .net "data_in", 9 0, v0x55f5337c64c0_0;  1 drivers
v0x55f5337c6d40_0 .net "data_out", 9 0, v0x55f533794c00_0;  1 drivers
v0x55f5337c6e30_0 .net "ptr_read", 2 0, v0x55f5337c6690_0;  1 drivers
v0x55f5337c6f40_0 .net "ptr_write", 2 0, v0x55f5337c6760_0;  1 drivers
v0x55f5337c70a0_0 .net "read", 0 0, v0x55f5337c6850_0;  1 drivers
v0x55f5337c7190_0 .net "reset", 0 0, v0x55f5337c6920_0;  1 drivers
v0x55f5337c7280_0 .net "write", 0 0, v0x55f5337c69f0_0;  1 drivers
S_0x55f5337a4590 .scope module, "memoria" "memoria" 2 17, 3 1 0, S_0x55f53376b2d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 10 "data_in"
    .port_info 1 /INPUT 3 "ptr_write"
    .port_info 2 /INPUT 3 "ptr_read"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "read"
    .port_info 6 /INPUT 1 "write"
    .port_info 7 /OUTPUT 10 "data_out"
P_0x55f53377cd40 .param/l "BITNUMBER" 0 3 1, +C4<00000000000000000000000000001010>;
P_0x55f53377cd80 .param/l "LENGTH" 0 3 2, +C4<00000000000000000000000000001000>;
v0x55f533793d50_0 .net "clk", 0 0, v0x55f5337c63f0_0;  alias, 1 drivers
v0x55f533794490_0 .net "data_in", 9 0, v0x55f5337c64c0_0;  alias, 1 drivers
v0x55f533794c00_0 .var "data_out", 9 0;
v0x55f533795370_0 .var/i "k", 31 0;
v0x55f533795ac0 .array "mem", 0 7, 9 0;
v0x55f533796230_0 .net "ptr_read", 2 0, v0x55f5337c6690_0;  alias, 1 drivers
v0x55f5337963f0_0 .net "ptr_write", 2 0, v0x55f5337c6760_0;  alias, 1 drivers
v0x55f5337c5c90_0 .net "read", 0 0, v0x55f5337c6850_0;  alias, 1 drivers
v0x55f5337c5d50_0 .net "reset", 0 0, v0x55f5337c6920_0;  alias, 1 drivers
v0x55f5337c5e10_0 .net "write", 0 0, v0x55f5337c69f0_0;  alias, 1 drivers
v0x55f533795ac0_0 .array/port v0x55f533795ac0, 0;
v0x55f533795ac0_1 .array/port v0x55f533795ac0, 1;
E_0x55f5337adfc0/0 .event edge, v0x55f5337c5c90_0, v0x55f533796230_0, v0x55f533795ac0_0, v0x55f533795ac0_1;
v0x55f533795ac0_2 .array/port v0x55f533795ac0, 2;
v0x55f533795ac0_3 .array/port v0x55f533795ac0, 3;
v0x55f533795ac0_4 .array/port v0x55f533795ac0, 4;
v0x55f533795ac0_5 .array/port v0x55f533795ac0, 5;
E_0x55f5337adfc0/1 .event edge, v0x55f533795ac0_2, v0x55f533795ac0_3, v0x55f533795ac0_4, v0x55f533795ac0_5;
v0x55f533795ac0_6 .array/port v0x55f533795ac0, 6;
v0x55f533795ac0_7 .array/port v0x55f533795ac0, 7;
E_0x55f5337adfc0/2 .event edge, v0x55f533795ac0_6, v0x55f533795ac0_7;
E_0x55f5337adfc0 .event/or E_0x55f5337adfc0/0, E_0x55f5337adfc0/1, E_0x55f5337adfc0/2;
E_0x55f5337adc20 .event posedge, v0x55f533793d50_0;
S_0x55f5337c5fd0 .scope module, "probador" "probador" 2 26, 4 1 0, S_0x55f53376b2d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 10 "data_out"
    .port_info 1 /OUTPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "read"
    .port_info 4 /OUTPUT 1 "write"
    .port_info 5 /OUTPUT 3 "ptr_write"
    .port_info 6 /OUTPUT 3 "ptr_read"
    .port_info 7 /OUTPUT 10 "data_in"
P_0x55f53377cef0 .param/l "BITNUMBER" 0 4 1, +C4<00000000000000000000000000001010>;
P_0x55f53377cf30 .param/l "LENGTH" 0 4 2, +C4<00000000000000000000000000001000>;
v0x55f5337c63f0_0 .var "clk", 0 0;
v0x55f5337c64c0_0 .var "data_in", 9 0;
v0x55f5337c6590_0 .net "data_out", 9 0, v0x55f533794c00_0;  alias, 1 drivers
v0x55f5337c6690_0 .var "ptr_read", 2 0;
v0x55f5337c6760_0 .var "ptr_write", 2 0;
v0x55f5337c6850_0 .var "read", 0 0;
v0x55f5337c6920_0 .var "reset", 0 0;
v0x55f5337c69f0_0 .var "write", 0 0;
    .scope S_0x55f5337a4590;
T_0 ;
    %wait E_0x55f5337adc20;
    %load/vec4 v0x55f5337c5d50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f533795370_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55f533795370_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 10;
    %ix/getv/s 3, v0x55f533795370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f533795ac0, 0, 4;
    %load/vec4 v0x55f533795370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f533795370_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55f5337c5e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55f533794490_0;
    %load/vec4 v0x55f5337963f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f533795ac0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f5337a4590;
T_1 ;
    %wait E_0x55f5337adfc0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55f533794c00_0, 0, 10;
    %load/vec4 v0x55f5337c5c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55f533796230_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f533795ac0, 4;
    %store/vec4 v0x55f533794c00_0, 0, 10;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55f5337c5fd0;
T_2 ;
    %vpi_call 4 13 "$dumpfile", "resultados.vcd" {0 0 0};
    %vpi_call 4 14 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5337c6920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5337c6850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5337c69f0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f5337c64c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f5337c6760_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f5337c6690_0, 0;
    %wait E_0x55f5337adc20;
    %wait E_0x55f5337adc20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5337c6920_0, 0;
    %wait E_0x55f5337adc20;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0x55f5337c64c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55f5337c6760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5337c69f0_0, 0;
    %wait E_0x55f5337adc20;
    %pushi/vec4 2, 0, 10;
    %assign/vec4 v0x55f5337c64c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f5337c6690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5337c6850_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55f5337c6760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5337c69f0_0, 0;
    %wait E_0x55f5337adc20;
    %pushi/vec4 3, 0, 10;
    %assign/vec4 v0x55f5337c64c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55f5337c6690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5337c6850_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f5337c6760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5337c69f0_0, 0;
    %wait E_0x55f5337adc20;
    %pushi/vec4 4, 0, 10;
    %assign/vec4 v0x55f5337c64c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55f5337c6690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5337c6850_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55f5337c6760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5337c69f0_0, 0;
    %wait E_0x55f5337adc20;
    %pushi/vec4 5, 0, 10;
    %assign/vec4 v0x55f5337c64c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f5337c6690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5337c6850_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55f5337c6760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5337c69f0_0, 0;
    %wait E_0x55f5337adc20;
    %pushi/vec4 6, 0, 10;
    %assign/vec4 v0x55f5337c64c0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55f5337c6690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5337c6850_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55f5337c6760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5337c69f0_0, 0;
    %wait E_0x55f5337adc20;
    %pushi/vec4 7, 0, 10;
    %assign/vec4 v0x55f5337c64c0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55f5337c6690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5337c6850_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f5337c6760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5337c69f0_0, 0;
    %wait E_0x55f5337adc20;
    %pushi/vec4 8, 0, 10;
    %assign/vec4 v0x55f5337c64c0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55f5337c6690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5337c6850_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55f5337c6760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5337c69f0_0, 0;
    %wait E_0x55f5337adc20;
    %wait E_0x55f5337adc20;
    %vpi_call 4 72 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55f5337c5fd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5337c63f0_0, 0;
    %end;
    .thread T_3;
    .scope S_0x55f5337c5fd0;
T_4 ;
    %delay 40, 0;
    %load/vec4 v0x55f5337c63f0_0;
    %inv;
    %assign/vec4 v0x55f5337c63f0_0, 0;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./BancoPruebas.v";
    "./memoria.v";
    "./probador.v";
