#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Oct 29 17:34:48 2025
# Process ID: 369201
# Current directory: /home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/design_riscv_cache_riscv_cache_soc_0_0_synth_1
# Command line: vivado -log design_riscv_cache_riscv_cache_soc_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_riscv_cache_riscv_cache_soc_0_0.tcl
# Log file: /home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/design_riscv_cache_riscv_cache_soc_0_0_synth_1/design_riscv_cache_riscv_cache_soc_0_0.vds
# Journal file: /home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/design_riscv_cache_riscv_cache_soc_0_0_synth_1/vivado.jou
# Running On: sogang-500TGA-500SGA, OS: Linux, CPU Frequency: 1498.822 MHz, CPU Physical cores: 10, Host memory: 16429 MB
#-----------------------------------------------------------
source design_riscv_cache_riscv_cache_soc_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 2567.891 ; gain = 0.000 ; free physical = 7081 ; free virtual = 74184
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/confmc/2020.06/hwlib/trx_axi/gen_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_riscv_cache_riscv_cache_soc_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 369989
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2567.891 ; gain = 0.000 ; free physical = 1810 ; free virtual = 68950
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_riscv_cache_riscv_cache_soc_0_0' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_riscv_cache_soc_0_0/synth/design_riscv_cache_riscv_cache_soc_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'riscv_cache_soc' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/rtl/verilog/riscv_cache_soc.v:47]
INFO: [Synth 8-6157] synthesizing module 'riscv_cache_core' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/rtl/verilog/riscv_cache_core.v:37]
INFO: [Synth 8-6157] synthesizing module 'riscv_core' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_core.v:42]
INFO: [Synth 8-6157] synthesizing module 'riscv_exec' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_exec.v:42]
INFO: [Synth 8-6157] synthesizing module 'riscv_alu' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_alu.v:41]
INFO: [Synth 8-6155] done synthesizing module 'riscv_alu' (1#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_alu.v:41]
INFO: [Synth 8-6155] done synthesizing module 'riscv_exec' (2#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_exec.v:42]
INFO: [Synth 8-6157] synthesizing module 'riscv_decode' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_decode.v:42]
INFO: [Synth 8-6157] synthesizing module 'riscv_decoder' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_decoder.v:43]
INFO: [Synth 8-6155] done synthesizing module 'riscv_decoder' (3#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_decoder.v:43]
INFO: [Synth 8-6155] done synthesizing module 'riscv_decode' (4#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_decode.v:42]
INFO: [Synth 8-6157] synthesizing module 'riscv_mmu' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_mmu.v:42]
INFO: [Synth 8-6155] done synthesizing module 'riscv_mmu' (5#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_mmu.v:42]
INFO: [Synth 8-6157] synthesizing module 'riscv_lsu' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_lsu.v:42]
INFO: [Synth 8-226] default block is never used [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_lsu.v:224]
INFO: [Synth 8-6157] synthesizing module 'riscv_lsu_fifo' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_lsu.v:438]
INFO: [Synth 8-6155] done synthesizing module 'riscv_lsu_fifo' (6#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_lsu.v:438]
INFO: [Synth 8-6155] done synthesizing module 'riscv_lsu' (7#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_lsu.v:42]
INFO: [Synth 8-6157] synthesizing module 'riscv_csr' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_csr.v:42]
INFO: [Synth 8-6157] synthesizing module 'riscv_csr_regfile' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_csr_regfile.v:41]
WARNING: [Synth 8-6014] Unused sequential element csr_medeleg_q_reg was removed.  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_csr_regfile.v:514]
WARNING: [Synth 8-6014] Unused sequential element csr_scause_q_reg was removed.  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_csr_regfile.v:520]
WARNING: [Synth 8-6014] Unused sequential element csr_stval_q_reg was removed.  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_csr_regfile.v:521]
WARNING: [Synth 8-6014] Unused sequential element csr_sscratch_q_reg was removed.  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_csr_regfile.v:523]
INFO: [Synth 8-6155] done synthesizing module 'riscv_csr_regfile' (8#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_csr_regfile.v:41]
INFO: [Synth 8-6155] done synthesizing module 'riscv_csr' (9#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_csr.v:42]
INFO: [Synth 8-6157] synthesizing module 'riscv_multiplier' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_multiplier.v:42]
WARNING: [Synth 8-6014] Unused sequential element result_e3_q_reg was removed.  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_multiplier.v:154]
INFO: [Synth 8-6155] done synthesizing module 'riscv_multiplier' (10#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_multiplier.v:42]
INFO: [Synth 8-6157] synthesizing module 'riscv_divider' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_divider.v:42]
INFO: [Synth 8-6155] done synthesizing module 'riscv_divider' (11#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_divider.v:42]
INFO: [Synth 8-6157] synthesizing module 'riscv_issue' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_issue.v:42]
INFO: [Synth 8-6157] synthesizing module 'riscv_pipe_ctrl' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_pipe_ctrl.v:41]
WARNING: [Synth 8-6014] Unused sequential element npc_e1_q_reg was removed.  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_pipe_ctrl.v:172]
WARNING: [Synth 8-6014] Unused sequential element npc_e2_q_reg was removed.  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_pipe_ctrl.v:252]
WARNING: [Synth 8-6014] Unused sequential element npc_wb_q_reg was removed.  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_pipe_ctrl.v:378]
INFO: [Synth 8-6155] done synthesizing module 'riscv_pipe_ctrl' (12#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_pipe_ctrl.v:41]
INFO: [Synth 8-6157] synthesizing module 'riscv_regfile' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_regfile.v:41]
INFO: [Synth 8-6155] done synthesizing module 'riscv_regfile' (13#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_regfile.v:41]
INFO: [Synth 8-6155] done synthesizing module 'riscv_issue' (14#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_issue.v:42]
INFO: [Synth 8-6157] synthesizing module 'riscv_fetch' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_fetch.v:42]
WARNING: [Synth 8-6014] Unused sequential element stall_q_reg was removed.  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_fetch.v:144]
INFO: [Synth 8-6155] done synthesizing module 'riscv_fetch' (15#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_fetch.v:42]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core' (16#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/core/riscv/riscv_core.v:42]
INFO: [Synth 8-6157] synthesizing module 'icache' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/icache.v:45]
INFO: [Synth 8-6157] synthesizing module 'icache_tag_ram' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/icache_tag_ram.v:45]
INFO: [Synth 8-6155] done synthesizing module 'icache_tag_ram' (17#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/icache_tag_ram.v:45]
INFO: [Synth 8-6157] synthesizing module 'icache_data_ram' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/icache_data_ram.v:45]
INFO: [Synth 8-6155] done synthesizing module 'icache_data_ram' (18#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/icache_data_ram.v:45]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/icache.v:422]
INFO: [Synth 8-226] default block is never used [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/icache.v:437]
INFO: [Synth 8-6155] done synthesizing module 'icache' (19#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/icache.v:45]
INFO: [Synth 8-6157] synthesizing module 'dcache' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache.v:45]
INFO: [Synth 8-6157] synthesizing module 'dcache_if_pmem' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_if_pmem.v:45]
INFO: [Synth 8-6157] synthesizing module 'dcache_if_pmem_fifo' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_if_pmem.v:209]
WARNING: [Synth 8-7137] Register ram_q_reg in module dcache_if_pmem_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_q_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "ram_q_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'dcache_if_pmem_fifo' (20#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_if_pmem.v:209]
INFO: [Synth 8-6157] synthesizing module 'dcache_if_pmem_fifo__parameterized0' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_if_pmem.v:209]
WARNING: [Synth 8-7137] Register ram_q_reg in module dcache_if_pmem_fifo__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_q_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "ram_q_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'dcache_if_pmem_fifo__parameterized0' (20#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_if_pmem.v:209]
INFO: [Synth 8-6155] done synthesizing module 'dcache_if_pmem' (21#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_if_pmem.v:45]
INFO: [Synth 8-6157] synthesizing module 'dcache_pmem_mux' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_pmem_mux.v:45]
INFO: [Synth 8-6155] done synthesizing module 'dcache_pmem_mux' (22#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_pmem_mux.v:45]
INFO: [Synth 8-6157] synthesizing module 'dcache_mux' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_mux.v:45]
INFO: [Synth 8-6155] done synthesizing module 'dcache_mux' (23#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_mux.v:45]
INFO: [Synth 8-6157] synthesizing module 'dcache_core' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_core.v:45]
INFO: [Synth 8-6157] synthesizing module 'dcache_core_tag_ram' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_core_tag_ram.v:45]
INFO: [Synth 8-6155] done synthesizing module 'dcache_core_tag_ram' (24#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_core_tag_ram.v:45]
INFO: [Synth 8-6157] synthesizing module 'dcache_core_data_ram' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_core_data_ram.v:45]
INFO: [Synth 8-6155] done synthesizing module 'dcache_core_data_ram' (25#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_core_data_ram.v:45]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_core.v:662]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_core.v:677]
INFO: [Synth 8-6155] done synthesizing module 'dcache_core' (26#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_core.v:45]
INFO: [Synth 8-6157] synthesizing module 'dcache_axi' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_axi.v:45]
INFO: [Synth 8-6157] synthesizing module 'dcache_axi_fifo' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_axi.v:256]
WARNING: [Synth 8-7137] Register ram_q_reg in module dcache_axi_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_q_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "ram_q_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'dcache_axi_fifo' (27#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_axi.v:256]
INFO: [Synth 8-6157] synthesizing module 'dcache_axi_axi' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_axi_axi.v:45]
INFO: [Synth 8-6155] done synthesizing module 'dcache_axi_axi' (28#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_axi_axi.v:45]
INFO: [Synth 8-6155] done synthesizing module 'dcache_axi' (29#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_axi.v:45]
INFO: [Synth 8-6155] done synthesizing module 'dcache' (30#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache.v:45]
INFO: [Synth 8-6155] done synthesizing module 'riscv_cache_core' (31#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/rtl/verilog/riscv_cache_core.v:37]
WARNING: [Synth 8-7071] port 'm_axi_inst_awsize' of module 'riscv_cache_core' is unconnected for instance 'u_riscv_cache_core' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/rtl/verilog/riscv_cache_soc.v:329]
WARNING: [Synth 8-7071] port 'm_axi_inst_awburst' of module 'riscv_cache_core' is unconnected for instance 'u_riscv_cache_core' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/rtl/verilog/riscv_cache_soc.v:329]
WARNING: [Synth 8-7071] port 'm_axi_inst_awvalid' of module 'riscv_cache_core' is unconnected for instance 'u_riscv_cache_core' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/rtl/verilog/riscv_cache_soc.v:329]
WARNING: [Synth 8-7023] instance 'u_riscv_cache_core' of module 'riscv_cache_core' has 63 connections declared, but only 60 given [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/rtl/verilog/riscv_cache_soc.v:329]
INFO: [Synth 8-6157] synthesizing module 'axi_switch_m3s3' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:5]
INFO: [Synth 8-6157] synthesizing module 'axi_mtos_m3' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:2523]
INFO: [Synth 8-6157] synthesizing module 'axi_arbiter_mtos_m3' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:1960]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:2026]
INFO: [Synth 8-6157] synthesizing module 'axi_fifo_sync' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:2294]
INFO: [Synth 8-6155] done synthesizing module 'axi_fifo_sync' (32#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:2294]
INFO: [Synth 8-6155] done synthesizing module 'axi_arbiter_mtos_m3' (33#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:1960]
INFO: [Synth 8-6155] done synthesizing module 'axi_mtos_m3' (34#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:2523]
INFO: [Synth 8-6157] synthesizing module 'axi_mtos_m3__parameterized0' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:2523]
INFO: [Synth 8-6155] done synthesizing module 'axi_mtos_m3__parameterized0' (34#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:2523]
INFO: [Synth 8-6157] synthesizing module 'axi_mtos_m3__parameterized1' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:2523]
INFO: [Synth 8-6155] done synthesizing module 'axi_mtos_m3__parameterized1' (34#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:2523]
INFO: [Synth 8-6157] synthesizing module 'axi_mtos_m3__parameterized2' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:2523]
INFO: [Synth 8-6155] done synthesizing module 'axi_mtos_m3__parameterized2' (34#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:2523]
INFO: [Synth 8-6157] synthesizing module 'axi_stom_s3' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:3169]
INFO: [Synth 8-6157] synthesizing module 'axi_arbiter_stom_s3' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:2422]
INFO: [Synth 8-6155] done synthesizing module 'axi_arbiter_stom_s3' (35#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:2422]
INFO: [Synth 8-6155] done synthesizing module 'axi_stom_s3' (36#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:3169]
INFO: [Synth 8-6157] synthesizing module 'axi_stom_s3__parameterized0' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:3169]
INFO: [Synth 8-6155] done synthesizing module 'axi_stom_s3__parameterized0' (36#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:3169]
INFO: [Synth 8-6157] synthesizing module 'axi_stom_s3__parameterized1' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:3169]
INFO: [Synth 8-6155] done synthesizing module 'axi_stom_s3__parameterized1' (36#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:3169]
INFO: [Synth 8-6157] synthesizing module 'axi_default_slave' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:3458]
WARNING: [Synth 8-6014] Unused sequential element arid_reg_reg was removed.  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:3636]
INFO: [Synth 8-6155] done synthesizing module 'axi_default_slave' (37#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:3458]
INFO: [Synth 8-6157] synthesizing module 'axi_wid' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:3689]
INFO: [Synth 8-6157] synthesizing module 'axi_fifo_sync__parameterized0' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:2294]
INFO: [Synth 8-6155] done synthesizing module 'axi_fifo_sync__parameterized0' (37#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:2294]
INFO: [Synth 8-6155] done synthesizing module 'axi_wid' (38#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:3689]
INFO: [Synth 8-6155] done synthesizing module 'axi_switch_m3s3' (39#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v:5]
INFO: [Synth 8-6157] synthesizing module 'mem_axi' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/mem_axi/rtl/verilog/mem_axi.v:15]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/mem_axi/rtl/verilog/mem_axi.v:231]
INFO: [Synth 8-6157] synthesizing module 'mem_axi_core' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/mem_axi/rtl/verilog/mem_axi.v:583]
INFO: [Synth 8-6155] done synthesizing module 'mem_axi_core' (40#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/mem_axi/rtl/verilog/mem_axi.v:583]
WARNING: [Synth 8-6014] Unused sequential element AWADDR_reg_reg was removed.  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/mem_axi/rtl/verilog/mem_axi.v:94]
WARNING: [Synth 8-6014] Unused sequential element ARADDR_reg_reg was removed.  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/mem_axi/rtl/verilog/mem_axi.v:212]
WARNING: [Synth 8-6014] Unused sequential element strbR_reg was removed.  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/mem_axi/rtl/verilog/mem_axi.v:224]
INFO: [Synth 8-6155] done synthesizing module 'mem_axi' (41#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/mem_axi/rtl/verilog/mem_axi.v:15]
INFO: [Synth 8-6157] synthesizing module 'axi4_to_lite' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite.v:20]
INFO: [Synth 8-6157] synthesizing module 'axi4_to_lite_write' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite.v:163]
INFO: [Synth 8-226] default block is never used [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite.v:252]
INFO: [Synth 8-226] default block is never used [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite.v:311]
INFO: [Synth 8-6157] synthesizing module 'axi4_to_lite_fifo_sync' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite_fifo_sync.v:47]
INFO: [Synth 8-6155] done synthesizing module 'axi4_to_lite_fifo_sync' (42#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite_fifo_sync.v:47]
WARNING: [Synth 8-6014] Unused sequential element regAwaddr_reg was removed.  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite.v:245]
WARNING: [Synth 8-6014] Unused sequential element cntLdata_reg was removed.  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite.v:380]
INFO: [Synth 8-6155] done synthesizing module 'axi4_to_lite_write' (43#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite.v:163]
INFO: [Synth 8-6157] synthesizing module 'axi4_to_lite_read' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite.v:559]
INFO: [Synth 8-6157] synthesizing module 'axi4_to_lite_fifo_sync__parameterized0' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite_fifo_sync.v:47]
INFO: [Synth 8-6155] done synthesizing module 'axi4_to_lite_fifo_sync__parameterized0' (43#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite_fifo_sync.v:47]
INFO: [Synth 8-226] default block is never used [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite.v:765]
INFO: [Synth 8-226] default block is never used [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite.v:811]
WARNING: [Synth 8-6014] Unused sequential element regAraddr_reg was removed.  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite.v:633]
WARNING: [Synth 8-6014] Unused sequential element cntLdata_reg was removed.  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite.v:762]
INFO: [Synth 8-6155] done synthesizing module 'axi4_to_lite_read' (44#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite.v:559]
INFO: [Synth 8-6155] done synthesizing module 'axi4_to_lite' (45#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite.v:20]
INFO: [Synth 8-6157] synthesizing module 'amba_axi_lite_m5' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_lite/rtl/verilog/amba_axi_lite_m5.v:5]
INFO: [Synth 8-6157] synthesizing module 'amba_axi_lite_m5_core' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_lite/rtl/verilog/amba_axi_lite_m5.v:266]
INFO: [Synth 8-226] default block is never used [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_lite/rtl/verilog/amba_axi_lite_m5.v:478]
WARNING: [Synth 8-7137] Register sel_read_reg in module amba_axi_lite_m5_core has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_lite/rtl/verilog/amba_axi_lite_m5.v:485]
INFO: [Synth 8-6155] done synthesizing module 'amba_axi_lite_m5_core' (46#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_lite/rtl/verilog/amba_axi_lite_m5.v:266]
INFO: [Synth 8-6155] done synthesizing module 'amba_axi_lite_m5' (47#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi_lite/rtl/verilog/amba_axi_lite_m5.v:5]
INFO: [Synth 8-6157] synthesizing module 'pic_axi_lite' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/pic_axi_lite/rtl/verilog/pic_axi_lite.v:16]
INFO: [Synth 8-6157] synthesizing module 'pic_axi_lite_if' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/pic_axi_lite/rtl/verilog/pic_axi_lite_if.v:7]
INFO: [Synth 8-226] default block is never used [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/pic_axi_lite/rtl/verilog/pic_axi_lite_if.v:91]
INFO: [Synth 8-6155] done synthesizing module 'pic_axi_lite_if' (48#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/pic_axi_lite/rtl/verilog/pic_axi_lite_if.v:7]
INFO: [Synth 8-6157] synthesizing module 'pic_core' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/pic_axi_lite/rtl/verilog/pic_core.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/pic_axi_lite/rtl/verilog/pic_core.v:94]
INFO: [Synth 8-6155] done synthesizing module 'pic_core' (49#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/pic_axi_lite/rtl/verilog/pic_core.v:28]
INFO: [Synth 8-6155] done synthesizing module 'pic_axi_lite' (50#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/pic_axi_lite/rtl/verilog/pic_axi_lite.v:16]
INFO: [Synth 8-6157] synthesizing module 'timer_axi_lite' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/timer_axi_lite/rtl/verilog/timer_axi_lite.v:16]
INFO: [Synth 8-6157] synthesizing module 'timer_axi_lite_if' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/timer_axi_lite/rtl/verilog/timer_axi_lite_if.v:7]
INFO: [Synth 8-226] default block is never used [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/timer_axi_lite/rtl/verilog/timer_axi_lite_if.v:91]
INFO: [Synth 8-6155] done synthesizing module 'timer_axi_lite_if' (51#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/timer_axi_lite/rtl/verilog/timer_axi_lite_if.v:7]
INFO: [Synth 8-6157] synthesizing module 'timer_tick' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/timer_axi_lite/rtl/verilog/timer_tick.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/timer_axi_lite/rtl/verilog/timer_tick.v:89]
INFO: [Synth 8-226] default block is never used [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/timer_axi_lite/rtl/verilog/timer_tick.v:116]
INFO: [Synth 8-6155] done synthesizing module 'timer_tick' (52#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/timer_axi_lite/rtl/verilog/timer_tick.v:27]
INFO: [Synth 8-6155] done synthesizing module 'timer_axi_lite' (53#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/timer_axi_lite/rtl/verilog/timer_axi_lite.v:16]
INFO: [Synth 8-6157] synthesizing module 'uart_axi_lite' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_axi_lite.v:25]
INFO: [Synth 8-6157] synthesizing module 'uart_axi_lite_if' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_axi_lite_if.v:7]
INFO: [Synth 8-226] default block is never used [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_axi_lite_if.v:91]
INFO: [Synth 8-6155] done synthesizing module 'uart_axi_lite_if' (54#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_axi_lite_if.v:7]
INFO: [Synth 8-6157] synthesizing module 'uart_core' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_core.v:26]
INFO: [Synth 8-6157] synthesizing module 'uart_csr' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_csr.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_csr.v:144]
WARNING: [Synth 8-7137] Register csr_ie_tx_reg in module uart_csr has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_csr.v:147]
WARNING: [Synth 8-7137] Register csr_ie_rx_reg in module uart_csr has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_csr.v:146]
INFO: [Synth 8-6155] done synthesizing module 'uart_csr' (55#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_csr.v:28]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_tx.v:14]
WARNING: [Synth 8-7137] Register division_reg_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_tx.v:72]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (56#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_tx.v:14]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_rx.v:15]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_sync_wt' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_fifo_sync_wt.v:47]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_sync_wt' (57#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_fifo_sync_wt.v:47]
WARNING: [Synth 8-7137] Register division_reg_reg in module uart_rx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_rx.v:118]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (58#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_rx.v:15]
WARNING: [Synth 8-3848] Net uart_dtr in module/entity uart_core does not have driver. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_core.v:42]
INFO: [Synth 8-6155] done synthesizing module 'uart_core' (59#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_core.v:26]
WARNING: [Synth 8-7071] port 'uart_dtr' of module 'uart_core' is unconnected for instance 'u_core' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_axi_lite.v:115]
WARNING: [Synth 8-7071] port 'uart_dsr' of module 'uart_core' is unconnected for instance 'u_core' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_axi_lite.v:115]
WARNING: [Synth 8-7023] instance 'u_core' of module 'uart_core' has 14 connections declared, but only 12 given [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_axi_lite.v:115]
INFO: [Synth 8-6155] done synthesizing module 'uart_axi_lite' (60#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_axi_lite.v:25]
INFO: [Synth 8-6157] synthesizing module 'gpio_axi_lite' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite.v:53]
INFO: [Synth 8-6157] synthesizing module 'gpio_axi_lite_if' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite_if.v:7]
INFO: [Synth 8-226] default block is never used [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite_if.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gpio_axi_lite_if' (61#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite_if.v:7]
INFO: [Synth 8-6157] synthesizing module 'gpio_csr' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite.v:180]
INFO: [Synth 8-6155] done synthesizing module 'gpio_csr' (62#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite.v:180]
INFO: [Synth 8-6155] done synthesizing module 'gpio_axi_lite' (63#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite.v:53]
INFO: [Synth 8-6157] synthesizing module 'i2c_axi_lite' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_axi_lite.v:10]
INFO: [Synth 8-6157] synthesizing module 'i2c_axi_lite_if' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_axi_lite_if.v:16]
INFO: [Synth 8-6155] done synthesizing module 'i2c_axi_lite_if' (64#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_axi_lite_if.v:16]
INFO: [Synth 8-6157] synthesizing module 'I2C' [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_master.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_master.v:171]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_master.v:136]
INFO: [Synth 8-6155] done synthesizing module 'I2C' (65#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_master.v:1]
WARNING: [Synth 8-3848] Net i2c_data2 in module/entity i2c_axi_lite does not have driver. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_axi_lite.v:70]
INFO: [Synth 8-6155] done synthesizing module 'i2c_axi_lite' (66#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_axi_lite.v:10]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_uart'. This will prevent further optimization [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/rtl/verilog/riscv_cache_soc.v:915]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_gpio'. This will prevent further optimization [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/rtl/verilog/riscv_cache_soc.v:942]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_i2c'. This will prevent further optimization [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/rtl/verilog/riscv_cache_soc.v:968]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_riscv_cache_core'. This will prevent further optimization [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/rtl/verilog/riscv_cache_soc.v:329]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_timer'. This will prevent further optimization [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/rtl/verilog/riscv_cache_soc.v:892]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_pic'. This will prevent further optimization [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/rtl/verilog/riscv_cache_soc.v:868]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_axi_lite_bus'. This will prevent further optimization [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/rtl/verilog/riscv_cache_soc.v:764]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_axi4_to_lite'. This will prevent further optimization [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/rtl/verilog/riscv_cache_soc.v:698]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_mem_axi'. This will prevent further optimization [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/rtl/verilog/riscv_cache_soc.v:638]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_axi_switch_m3s3'. This will prevent further optimization [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/rtl/verilog/riscv_cache_soc.v:441]
INFO: [Synth 8-6155] done synthesizing module 'riscv_cache_soc' (67#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/rtl/verilog/riscv_cache_soc.v:47]
INFO: [Synth 8-6155] done synthesizing module 'design_riscv_cache_riscv_cache_soc_0_0' (68#1) [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_riscv_cache_soc_0_0/synth/design_riscv_cache_riscv_cache_soc_0_0.v:60]
WARNING: [Synth 8-7129] Port waddr[31] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[30] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[29] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[28] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[27] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[26] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[25] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[24] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[23] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[22] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[21] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[20] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[19] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[18] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[17] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[16] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[15] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[14] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[13] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[12] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[11] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[10] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[9] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[8] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[31] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[30] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[29] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[28] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[27] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[26] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[25] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[24] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[23] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[22] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[21] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[20] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[19] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[18] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[17] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[16] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[15] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[14] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[13] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[12] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[11] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[10] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[9] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[8] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[31] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[30] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[29] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[28] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[27] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[26] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[25] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[24] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[23] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[22] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[21] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[20] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[19] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[18] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[17] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[16] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[15] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[14] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[13] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[12] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[11] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[10] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[9] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[8] in module gpio_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[31] in module uart_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[30] in module uart_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[29] in module uart_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[28] in module uart_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[27] in module uart_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[26] in module uart_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[25] in module uart_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[24] in module uart_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[23] in module uart_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_overrun in module uart_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart_dtr in module uart_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart_dsr in module uart_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[31] in module pic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[30] in module pic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[29] in module pic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[28] in module pic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[27] in module pic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[26] in module pic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[25] in module pic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[24] in module pic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[23] in module pic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[22] in module pic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[21] in module pic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[20] in module pic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[19] in module pic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[18] in module pic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[17] in module pic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[16] in module pic_core is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2642.914 ; gain = 75.023 ; free physical = 4347 ; free virtual = 71491
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5543] Port 'gpio_out[3]' in module 'riscv_cache_soc' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'gpio_out[2]' in module 'riscv_cache_soc' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'gpio_out[1]' in module 'riscv_cache_soc' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'gpio_out[0]' in module 'riscv_cache_soc' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'keypad_col[3]' in module 'riscv_cache_soc' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'keypad_col[2]' in module 'riscv_cache_soc' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'keypad_col[1]' in module 'riscv_cache_soc' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'keypad_col[0]' in module 'riscv_cache_soc' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2657.758 ; gain = 89.867 ; free physical = 4420 ; free virtual = 71564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2657.758 ; gain = 89.867 ; free physical = 4420 ; free virtual = 71564
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2657.758 ; gain = 0.000 ; free physical = 4452 ; free virtual = 71601
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.539 ; gain = 0.000 ; free physical = 4378 ; free virtual = 71528
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2821.539 ; gain = 0.000 ; free physical = 4382 ; free virtual = 71532
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2821.539 ; gain = 253.648 ; free physical = 4347 ; free virtual = 71503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2821.539 ; gain = 253.648 ; free physical = 4347 ; free virtual = 71503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2821.539 ; gain = 253.648 ; free physical = 4347 ; free virtual = 71503
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'icache'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'dcache_core'
INFO: [Synth 8-802] inferred FSM for state register 'stateAR_reg' in module 'axi_arbiter_mtos_m3'
INFO: [Synth 8-802] inferred FSM for state register 'stateAW_reg' in module 'axi_arbiter_mtos_m3'
INFO: [Synth 8-802] inferred FSM for state register 'stateW_reg' in module 'axi_default_slave'
INFO: [Synth 8-802] inferred FSM for state register 'stateR_reg' in module 'axi_default_slave'
INFO: [Synth 8-802] inferred FSM for state register 'stateW_reg' in module 'mem_axi'
INFO: [Synth 8-802] inferred FSM for state register 'stateR_reg' in module 'mem_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi4_to_lite_write'
INFO: [Synth 8-802] inferred FSM for state register 'state_lite_reg' in module 'axi4_to_lite_write'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi4_to_lite_read'
INFO: [Synth 8-802] inferred FSM for state register 'state_lite_reg' in module 'axi4_to_lite_read'
INFO: [Synth 8-802] inferred FSM for state register 'stateR_reg' in module 'amba_axi_lite_m5_core'
INFO: [Synth 8-802] inferred FSM for state register 'stateW_reg' in module 'pic_axi_lite_if'
INFO: [Synth 8-802] inferred FSM for state register 'stateR_reg' in module 'pic_axi_lite_if'
INFO: [Synth 8-802] inferred FSM for state register 'stateW_reg' in module 'timer_axi_lite_if'
INFO: [Synth 8-802] inferred FSM for state register 'stateR_reg' in module 'timer_axi_lite_if'
INFO: [Synth 8-802] inferred FSM for state register 'stateW_reg' in module 'uart_axi_lite_if'
INFO: [Synth 8-802] inferred FSM for state register 'stateR_reg' in module 'uart_axi_lite_if'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'stateW_reg' in module 'gpio_axi_lite_if'
INFO: [Synth 8-802] inferred FSM for state register 'stateR_reg' in module 'gpio_axi_lite_if'
INFO: [Synth 8-802] inferred FSM for state register 'write_state_reg' in module 'i2c_axi_lite_if'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'i2c_axi_lite_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_FLUSH |                               11 |                               00
            STATE_LOOKUP |                               01 |                               01
            STATE_REFILL |                               10 |                               10
          STATE_RELOOKUP |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'icache'
INFO: [Synth 8-3971] The signal "dcache_core_data_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_RESET |                             1000 |                             0000
            STATE_LOOKUP |                             0000 |                             0011
         STATE_WRITEBACK |                             0011 |                             1010
        STATE_FLUSH_ADDR |                             0100 |                             0001
             STATE_FLUSH |                             0111 |                             0010
             STATE_EVICT |                             0001 |                             0111
        STATE_EVICT_WAIT |                             1001 |                             1000
            STATE_REFILL |                             0010 |                             0110
             STATE_WRITE |                             1010 |                             0101
              STATE_READ |                             0110 |                             0100
        STATE_INVALIDATE |                             0101 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dcache_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STAW_RUN |                               00 |                               00
               STAW_WAIT |                               01 |                               01
               STAW_LOCK |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateAW_reg' using encoding 'sequential' in module 'axi_arbiter_mtos_m3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STAR_RUN |                               00 |                               00
               STAR_LOCK |                               01 |                               10
               STAR_WAIT |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateAR_reg' using encoding 'sequential' in module 'axi_arbiter_mtos_m3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STW_IDLE |                               00 |                               00
                 STW_RUN |                               01 |                               01
                STW_WAIT |                               10 |                               10
                 STW_RSP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateW_reg' using encoding 'sequential' in module 'axi_default_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STR_IDLE |                               00 |                               00
                 STR_RUN |                               01 |                               01
                STR_WAIT |                               10 |                               10
                 STR_END |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateR_reg' using encoding 'sequential' in module 'axi_default_slave'
WARNING: [Synth 8-6841] Block RAM (mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STW_IDLE |                              001 |                               00
               STW_WRITE |                              010 |                               10
                 STW_RSP |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateW_reg' using encoding 'one-hot' in module 'mem_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STR_IDLE |                             0000 |                             0000
               STR_READ0 |                             0001 |                             0001
               STR_READ1 |                             0010 |                             0010
               STR_READ2 |                             0011 |                             0011
              STR_READ21 |                             0100 |                             0100
              STR_READ22 |                             0101 |                             0101
               STR_READ3 |                             0110 |                             0110
              STR_READ31 |                             0111 |                             0111
              STR_READ32 |                             1000 |                             1000
              STR_READ33 |                             1001 |                             1001
              STR_READ34 |                             1010 |                             1010
                 STR_END |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateR_reg' using encoding 'sequential' in module 'mem_axi'
INFO: [Synth 8-7082] The signal Mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ST_READY |                               00 |                               00
                 ST_DATA |                               01 |                               01
                 ST_WAIT |                               10 |                               10
                 ST_RESP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi4_to_lite_write'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               STL_READY |                            00001 |                              000
                STL_ADDR |                            00010 |                              001
                STL_DATA |                            00100 |                              010
                STL_RESP |                            01000 |                              011
                STL_WAIT |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_lite_reg' using encoding 'one-hot' in module 'axi4_to_lite_write'
INFO: [Synth 8-7082] The signal Mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ST_READY |                              001 |                               00
                 ST_DATA |                              010 |                               01
                 ST_WAIT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi4_to_lite_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               STL_READY |                               00 |                               00
                STL_ADDR |                               01 |                               01
                STL_DATA |                               10 |                               10
                STL_WAIT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_lite_reg' using encoding 'sequential' in module 'axi4_to_lite_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STR_ADDR |                               00 |                               00
               STR_ERROR |                               01 |                               10
                STR_DATA |                               10 |                               01
                 STR_END |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateR_reg' using encoding 'sequential' in module 'amba_axi_lite_m5_core'
INFO: [Synth 8-6159] Found Keep on FSM register 'stateR_reg' in module 'pic_axi_lite_if', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               STR_READY |                              000 |                              000
                 STR_ARB |                              001 |                              001
               STR_READ0 |                              010 |                              010
               STR_READ1 |                              011 |                              011
                 STR_END |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'stateW_reg' in module 'pic_axi_lite_if', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               STW_READY |                               00 |                               00
                 STW_ARB |                               01 |                               01
               STW_WRITE |                               10 |                               10
                 STW_RSP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'stateR_reg' in module 'timer_axi_lite_if', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               STR_READY |                              000 |                              000
                 STR_ARB |                              001 |                              001
               STR_READ0 |                              010 |                              010
               STR_READ1 |                              011 |                              011
                 STR_END |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'stateW_reg' in module 'timer_axi_lite_if', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               STW_READY |                               00 |                               00
                 STW_ARB |                               01 |                               01
               STW_WRITE |                               10 |                               10
                 STW_RSP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'stateR_reg' in module 'uart_axi_lite_if', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               STR_READY |                              000 |                              000
                 STR_ARB |                              001 |                              001
               STR_READ0 |                              010 |                              010
               STR_READ1 |                              011 |                              011
                 STR_END |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'stateW_reg' in module 'uart_axi_lite_if', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               STW_READY |                               00 |                               00
                 STW_ARB |                               01 |                               01
               STW_WRITE |                               10 |                               10
                 STW_RSP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'uart_tx', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                ST_READY |                              000 |                              000
                ST_START |                              001 |                              001
                 ST_DATA |                              010 |                              010
               ST_PARITY |                              011 |                              011
                 ST_STOP |                              100 |                              100
                 ST_WAIT |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-7082] The signal Mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'uart_rx', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                ST_READY |                              000 |                              000
                ST_START |                              001 |                              001
                 ST_DATA |                              010 |                              010
               ST_PARITY |                              011 |                              011
                 ST_STOP |                              100 |                              100
                  ST_END |                              101 |                              101
                 ST_WAIT |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'stateR_reg' in module 'gpio_axi_lite_if', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               STR_READY |                              000 |                              000
                 STR_ARB |                              001 |                              001
               STR_READ0 |                              010 |                              010
               STR_READ1 |                              011 |                              011
                 STR_END |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'stateW_reg' in module 'gpio_axi_lite_if', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               STW_READY |                               00 |                               00
                 STW_ARB |                               01 |                               01
               STW_WRITE |                               10 |                               10
                 STW_RSP |                               11 |                               11
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STW_IDLE |                              001 |                               00
               STW_WRITE |                              010 |                               01
                STW_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_state_reg' using encoding 'one-hot' in module 'i2c_axi_lite_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STR_IDLE |                              001 |                               00
                STR_READ |                              010 |                               01
                STR_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'one-hot' in module 'i2c_axi_lite_if'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2821.539 ; gain = 253.648 ; free physical = 4639 ; free virtual = 71795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 16    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   30 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 7     
	   2 Input    8 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 41    
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 10    
	   2 Input    1 Bit       Adders := 10    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               84 Bit    Registers := 1     
	               77 Bit    Registers := 2     
	               70 Bit    Registers := 2     
	               66 Bit    Registers := 1     
	               63 Bit    Registers := 1     
	               36 Bit    Registers := 4     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 127   
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 5     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 41    
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 205   
+---RAMs : 
	            1024K Bit	(32768 X 32 bit)          RAMs := 1     
	              64K Bit	(2048 X 32 bit)          RAMs := 4     
	               5K Bit	(256 X 20 bit)          RAMs := 2     
	               5K Bit	(256 X 21 bit)          RAMs := 2     
	              576 Bit	(16 X 36 bit)          RAMs := 1     
	              544 Bit	(16 X 34 bit)          RAMs := 1     
	              144 Bit	(16 X 9 bit)          RAMs := 1     
	               96 Bit	(16 X 6 bit)          RAMs := 4     
	               64 Bit	(16 X 4 bit)          RAMs := 3     
+---Muxes : 
	   2 Input   77 Bit        Muxes := 1     
	   2 Input   70 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 1     
	   2 Input   63 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   4 Input   36 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   4 Input   34 Bit        Muxes := 1     
	   3 Input   33 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 164   
	   3 Input   32 Bit        Muxes := 7     
	   4 Input   32 Bit        Muxes := 10    
	  11 Input   32 Bit        Muxes := 2     
	   7 Input   32 Bit        Muxes := 2     
	  23 Input   32 Bit        Muxes := 1     
	  14 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 10    
	   8 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 3     
	  12 Input   32 Bit        Muxes := 1     
	  10 Input   31 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 3     
	   2 Input   21 Bit        Muxes := 5     
	   4 Input   21 Bit        Muxes := 1     
	   3 Input   20 Bit        Muxes := 1     
	   4 Input   17 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 3     
	   3 Input   17 Bit        Muxes := 1     
	  12 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 10    
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 13    
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 4     
	   8 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 3     
	   5 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 25    
	   7 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	  12 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 22    
	   5 Input    6 Bit        Muxes := 3     
	   4 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 5     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 45    
	   3 Input    5 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 2     
	  11 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 43    
	   9 Input    4 Bit        Muxes := 1     
	  25 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 7     
	  10 Input    4 Bit        Muxes := 1     
	  27 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 10    
	   2 Input    3 Bit        Muxes := 65    
	   4 Input    3 Bit        Muxes := 17    
	  13 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 5     
	   7 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 15    
	   2 Input    2 Bit        Muxes := 79    
	  21 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	  12 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 366   
	   8 Input    1 Bit        Muxes := 16    
	  22 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 110   
	   3 Input    1 Bit        Muxes := 79    
	   6 Input    1 Bit        Muxes := 69    
	  13 Input    1 Bit        Muxes := 9     
	  10 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 13    
	   5 Input    1 Bit        Muxes := 5     
	  12 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mult_result_w, operation Mode is: A*B.
DSP Report: operator mult_result_w is absorbed into DSP mult_result_w.
DSP Report: operator mult_result_w is absorbed into DSP mult_result_w.
DSP Report: Generating DSP mult_result_w, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_result_w is absorbed into DSP mult_result_w.
DSP Report: operator mult_result_w is absorbed into DSP mult_result_w.
DSP Report: Generating DSP mult_result_w, operation Mode is: A*B.
DSP Report: operator mult_result_w is absorbed into DSP mult_result_w.
DSP Report: operator mult_result_w is absorbed into DSP mult_result_w.
DSP Report: Generating DSP mult_result_w, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_result_w is absorbed into DSP mult_result_w.
DSP Report: operator mult_result_w is absorbed into DSP mult_result_w.
INFO: [Synth 8-3971] The signal "inst/i_0/u_riscv_cache_core/u_dcache/u_core/u_data0/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_0/u_riscv_cache_core/u_dcache/u_core/u_data1/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7082] The signal u_core/u_rx/u_fifo/Mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_write/u_fifo/mem_dout_reg' and it is trimmed from '36' to '32' bits. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite_fifo_sync.v:131]
INFO: [Synth 8-7082] The signal u_write/u_fifo/Mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal u_read/u_fifo/Mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-6841] Block RAM (u_mem_axi_core/mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_stateAW_reg[1]) is unused and will be removed from module axi_arbiter_mtos_m3.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_stateAR_reg[0]) is unused and will be removed from module axi_arbiter_mtos_m3.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_stateAW_reg[1]) is unused and will be removed from module axi_arbiter_mtos_m3__3.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_stateAR_reg[0]) is unused and will be removed from module axi_arbiter_mtos_m3__3.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_stateAW_reg[1]) is unused and will be removed from module axi_arbiter_mtos_m3__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_stateAR_reg[0]) is unused and will be removed from module axi_arbiter_mtos_m3__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_stateAW_reg[1]) is unused and will be removed from module axi_arbiter_mtos_m3__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_stateAR_reg[0]) is unused and will be removed from module axi_arbiter_mtos_m3__1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2821.539 ; gain = 253.648 ; free physical = 6846 ; free virtual = 74026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/i_0/u_riscv_cache_core | u_icache/u_tag0/ram_reg         | 256 x 20(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/i_0/u_riscv_cache_core | u_icache/u_tag1/ram_reg         | 256 x 20(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/i_0/u_riscv_cache_core | u_icache/u_data0/ram_reg        | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|inst/i_0/u_riscv_cache_core | u_icache/u_data1/ram_reg        | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|inst/i_0/u_riscv_cache_core | u_dcache/u_core/u_data0/ram_reg | 2 K x 32(WRITE_FIRST)  | W |   | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|inst/i_0/u_riscv_cache_core | u_dcache/u_core/u_data1/ram_reg | 2 K x 32(WRITE_FIRST)  | W |   | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|inst/i_1/u_uart             | u_core/u_rx/u_fifo/Mem_reg      | 16 x 9(READ_FIRST)     | W |   | 16 x 9(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst/i_1/u_axi4_to_lite     | u_write/u_fifo/Mem_reg          | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_1/u_axi4_to_lite     | u_read/u_fifo/Mem_reg           | 16 x 34(READ_FIRST)    | W |   | 16 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_1/u_mem_axi          | u_mem_axi_core/mem_reg          | 32 K x 32(READ_FIRST)  | W |   | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+----------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------------+--------------------------------+-----------+----------------------+--------------+
|Module Name                                                      | RTL Object                     | Inference | Size (Depth x Width) | Primitives   | 
+-----------------------------------------------------------------+--------------------------------+-----------+----------------------+--------------+
|inst/i_0/u_riscv_cache_core                                      | u_dcache/u_core/u_tag0/ram_reg | Implied   | 256 x 21             | RAM64M x 28  | 
|inst/i_0/u_riscv_cache_core                                      | u_dcache/u_core/u_tag1/ram_reg | Implied   | 256 x 21             | RAM64M x 28  | 
|inst/i_1/u_axi_switch_m3s3/\u_axi_mtos_s0/u_axi_arbiter_mtos_m3  | u_axi_fifo_sync/Mem_reg        | Implied   | 16 x 6               | RAM32M x 1   | 
|inst/i_1/u_axi_switch_m3s3/\u_axi_mtos_s1/u_axi_arbiter_mtos_m3  | u_axi_fifo_sync/Mem_reg        | Implied   | 16 x 6               | RAM32M x 1   | 
|inst/i_1/u_axi_switch_m3s3/\u_axi_mtos_s2/u_axi_arbiter_mtos_m3  | u_axi_fifo_sync/Mem_reg        | Implied   | 16 x 6               | RAM32M x 1   | 
|inst/i_1/u_axi_switch_m3s3/\u_axi_mtos_sd/u_axi_arbiter_mtos_m3  | u_axi_fifo_sync/Mem_reg        | Implied   | 16 x 6               | RAM32M x 1   | 
+-----------------------------------------------------------------+--------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|riscv_multiplier | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_multiplier | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_multiplier | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2821.539 ; gain = 253.648 ; free physical = 6756 ; free virtual = 73936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2821.539 ; gain = 253.648 ; free physical = 6756 ; free virtual = 73936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/i_0/u_riscv_cache_core | u_icache/u_tag0/ram_reg         | 256 x 20(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/i_0/u_riscv_cache_core | u_icache/u_tag1/ram_reg         | 256 x 20(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/i_0/u_riscv_cache_core | u_icache/u_data0/ram_reg        | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|inst/i_0/u_riscv_cache_core | u_icache/u_data1/ram_reg        | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|inst/i_0/u_riscv_cache_core | u_dcache/u_core/u_data0/ram_reg | 2 K x 32(WRITE_FIRST)  | W |   | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|inst/i_0/u_riscv_cache_core | u_dcache/u_core/u_data1/ram_reg | 2 K x 32(WRITE_FIRST)  | W |   | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|inst/i_1/u_uart             | u_core/u_rx/u_fifo/Mem_reg      | 16 x 9(READ_FIRST)     | W |   | 16 x 9(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst/i_1/u_axi4_to_lite     | u_write/u_fifo/Mem_reg          | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_1/u_axi4_to_lite     | u_read/u_fifo/Mem_reg           | 16 x 34(READ_FIRST)    | W |   | 16 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_1/u_mem_axi          | u_mem_axi_core/mem_reg          | 32 K x 32(READ_FIRST)  | W |   | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+----------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-----------------------------------------------------------------+--------------------------------+-----------+----------------------+--------------+
|Module Name                                                      | RTL Object                     | Inference | Size (Depth x Width) | Primitives   | 
+-----------------------------------------------------------------+--------------------------------+-----------+----------------------+--------------+
|inst/i_0/u_riscv_cache_core                                      | u_dcache/u_core/u_tag0/ram_reg | Implied   | 256 x 21             | RAM64M x 28  | 
|inst/i_0/u_riscv_cache_core                                      | u_dcache/u_core/u_tag1/ram_reg | Implied   | 256 x 21             | RAM64M x 28  | 
|inst/i_1/u_axi_switch_m3s3/\u_axi_mtos_s0/u_axi_arbiter_mtos_m3  | u_axi_fifo_sync/Mem_reg        | Implied   | 16 x 6               | RAM32M x 1   | 
|inst/i_1/u_axi_switch_m3s3/\u_axi_mtos_s1/u_axi_arbiter_mtos_m3  | u_axi_fifo_sync/Mem_reg        | Implied   | 16 x 6               | RAM32M x 1   | 
|inst/i_1/u_axi_switch_m3s3/\u_axi_mtos_s2/u_axi_arbiter_mtos_m3  | u_axi_fifo_sync/Mem_reg        | Implied   | 16 x 6               | RAM32M x 1   | 
|inst/i_1/u_axi_switch_m3s3/\u_axi_mtos_sd/u_axi_arbiter_mtos_m3  | u_axi_fifo_sync/Mem_reg        | Implied   | 16 x 6               | RAM32M x 1   | 
+-----------------------------------------------------------------+--------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/u_riscv_cache_core/u_icache/u_tag0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_riscv_cache_core/u_icache/u_tag0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_riscv_cache_core/u_icache/u_tag1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_riscv_cache_core/u_icache/u_tag1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_riscv_cache_core/u_icache/u_data0/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_riscv_cache_core/u_icache/u_data0/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_riscv_cache_core/u_icache/u_data1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_riscv_cache_core/u_icache/u_data1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_riscv_cache_core/u_dcache/u_core/u_data0/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_riscv_cache_core/u_dcache/u_core/u_data0/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_riscv_cache_core/u_dcache/u_core/u_data1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_riscv_cache_core/u_dcache/u_core/u_data1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_uart/u_core/u_rx/u_fifo/Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_axi4_to_lite/u_write/u_fifo/Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_1_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_1_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_1_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_1_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_1_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_1_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_1_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_2_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_2_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_2_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_2_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_2_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_2_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_3_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_3_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_3_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_3_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_3_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_3_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_3_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_mem_axi/u_mem_axi_core/mem_reg_3_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 2879.523 ; gain = 311.633 ; free physical = 6696 ; free virtual = 73869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin axi_inst_awsize_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_inst_awsize_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_inst_awsize_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_inst_awburst_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_inst_awburst_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_inst_awvalid_inferred:in0 to constant 0
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 2879.523 ; gain = 311.633 ; free physical = 6691 ; free virtual = 73878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 2879.523 ; gain = 311.633 ; free physical = 6691 ; free virtual = 73878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 2879.523 ; gain = 311.633 ; free physical = 6691 ; free virtual = 73878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 2879.523 ; gain = 311.633 ; free physical = 6691 ; free virtual = 73878
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5543] Port 'gpio_out[3]' in module 'riscv_cache_soc' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'gpio_out[2]' in module 'riscv_cache_soc' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'gpio_out[1]' in module 'riscv_cache_soc' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'gpio_out[0]' in module 'riscv_cache_soc' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'keypad_col[3]' in module 'riscv_cache_soc' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'keypad_col[2]' in module 'riscv_cache_soc' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'keypad_col[1]' in module 'riscv_cache_soc' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'keypad_col[0]' in module 'riscv_cache_soc' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 2879.523 ; gain = 311.633 ; free physical = 6691 ; free virtual = 73877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 2879.523 ; gain = 311.633 ; free physical = 6691 ; free virtual = 73877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   307|
|2     |DSP48E1  |     4|
|3     |LUT1     |   335|
|4     |LUT2     |  1219|
|5     |LUT3     |   853|
|6     |LUT4     |  1262|
|7     |LUT5     |  1245|
|8     |LUT6     |  3667|
|9     |MUXF7    |   315|
|10    |MUXF8    |   141|
|11    |RAM32M   |     4|
|12    |RAM64M   |    56|
|13    |RAMB18E1 |     5|
|16    |RAMB36E1 |    40|
|19    |FDCE     |  3309|
|20    |FDPE     |    89|
|21    |FDRE     |  1389|
|22    |LDC      |    16|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 2879.523 ; gain = 311.633 ; free physical = 6691 ; free virtual = 73877
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 2879.523 ; gain = 147.852 ; free physical = 6732 ; free virtual = 73920
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 2879.531 ; gain = 311.633 ; free physical = 6732 ; free virtual = 73920
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2879.531 ; gain = 0.000 ; free physical = 6808 ; free virtual = 73995
INFO: [Netlist 29-17] Analyzing 888 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.508 ; gain = 0.000 ; free physical = 6758 ; free virtual = 73945
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  LDC => LDCE: 16 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 56 instances

Synth Design complete, checksum: 6dd99939
INFO: [Common 17-83] Releasing license: Synthesis
313 Infos, 150 Warnings, 17 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:14 . Memory (MB): peak = 2914.508 ; gain = 346.617 ; free physical = 6906 ; free virtual = 74093
INFO: [Common 17-1381] The checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/design_riscv_cache_riscv_cache_soc_0_0_synth_1/design_riscv_cache_riscv_cache_soc_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 82 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/design_riscv_cache_riscv_cache_soc_0_0_synth_1/design_riscv_cache_riscv_cache_soc_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_riscv_cache_riscv_cache_soc_0_0_utilization_synth.rpt -pb design_riscv_cache_riscv_cache_soc_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 29 17:37:53 2025...
