; Top Design: "MyLibrary_lib:cell_1:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="MyLibrary_lib:cell_1:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
; Library Name: ads_rflib
; Cell Name: V_Probe
; View Name: schematic
define V_Probe ( P1 ) 
parameters 
Short:Short1  P1 net Mode=0 SaveCurrent=no 
end V_Probe

V_Source:SRC1  N__0 0 Type="V_AC" Vdc=0.0 V Vac=polar(1,0) V Freq=freq V_Noise=0 uV SaveCurrent=1 
R:R1  N__0 N__11 R=2.19 Ohm Noise=yes 
R:R2  N__11 N__7 R=2.19 Ohm Noise=yes 
R:R3  out N__6 R=27 kOhm Noise=yes 
R:R4  N__6 0 R=15 kOhm Noise=yes 
C:C1  out N__11 C=330.0 pF 
C:C2  0 N__7 C=330.0 pF 
#uselib "sml" , "OpAmp"
OpAmp:AMP1  N__6 out N__7 Gain=2000 dB Rout=1 Ohm RDiff=1 MOhm CDiff=0 F RCom=1 MOhm CCom=0 F SlewRate=1e+6 IOS=0 A VOS=0 V BW=1 MHz Inoise=0 Vnoise=0 VEE=-15 V VCC=15 V DeltaVEE=0.3 V DeltaVCC=0.3 V 
V_Probe:V_Probe1  out 
AC:AC1 CalcNoise=no SortNoise=0 IncludePortNoise=yes BandwidthForNoise=1 Hz FreqConversion=no UseFiniteDiff=no StatusLevel=2 OutputBudgetIV=no DevOpPtLevel=0 \
SweepVar="freq" SweepPlan="AC1_stim" OutputPlan="AC1_Output" 

SweepPlan: AC1_stim Start=0 kHz Stop=10000 kHz Step=0.01 kHz 

OutputPlan:AC1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

