// Seed: 3253072374
module module_0;
  wire id_1;
endmodule
module module_1 (
    input  uwire id_0,
    output tri   id_1,
    input  wire  id_2,
    output uwire id_3
    , id_11,
    output wire  id_4,
    output uwire id_5,
    input  uwire id_6,
    input  wand  id_7,
    input  wand  id_8,
    output uwire id_9
);
  module_0();
  wire id_12;
  assign id_9 = id_2;
  assign id_4 = 1;
  timeunit 1ps;
  wire id_13;
  wire id_14;
endmodule
module module_2 (
    input tri1 id_0,
    input tri1 id_1
);
  assign id_3 = id_0;
  module_0();
endmodule
