
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.20+70 (git sha1 6e907acf86d, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/lsu/ac.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/lsu/ac.v' to AST representation.
Generating RTLIL representation for module `\ac'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/lsu/agu.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/lsu/agu.v' to AST representation.
Generating RTLIL representation for module `\agu'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/lsu/cu.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/lsu/cu.v' to AST representation.
Generating RTLIL representation for module `\cu'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/lsu/lr.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/lsu/lr.v' to AST representation.
Generating RTLIL representation for module `\lr'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/lsu/lsq.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/lsu/lsq.v' to AST representation.
Generating RTLIL representation for module `\lsq'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/lsu/nblsu.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/lsu/nblsu.v' to AST representation.
Generating RTLIL representation for module `\nblsu'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/units/btb.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/units/btb.v' to AST representation.
Generating RTLIL representation for module `\btb'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/units/counter.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/units/counter.v' to AST representation.
Generating RTLIL representation for module `\counter'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/units/counter_rob.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/units/counter_rob.v' to AST representation.
Generating RTLIL representation for module `\counter_rob'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/units/counter_tmp.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/units/counter_tmp.v' to AST representation.
Generating RTLIL representation for module `\counter_tmp'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/units/csr.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/units/csr.v' to AST representation.
Generating RTLIL representation for module `\csr'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/units/decode.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/units/decode.v' to AST representation.
Generating RTLIL representation for module `\decode'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/units/excep_ctrl.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/units/excep_ctrl.v' to AST representation.
Generating RTLIL representation for module `\excep_ctrl'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/units/fake_icache.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/units/fake_icache.v' to AST representation.
Generating RTLIL representation for module `\fake_icache'.
Warning: Replacing memory \instruction_store with list of registers. See /openlane/designs/hehe/src/core_empty/units/fake_icache.v:33
Warning: Replacing memory \pc_address with list of registers. See /openlane/designs/hehe/src/core_empty/units/fake_icache.v:12
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/units/fetch.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/units/fetch.v' to AST representation.
Generating RTLIL representation for module `\fetch'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/units/fifo.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/units/fifo.v' to AST representation.
Generating RTLIL representation for module `\fifo'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/units/fifo_tmp.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v' to AST representation.
Generating RTLIL representation for module `\fifo_tmp'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/units/gshare.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/units/gshare.v' to AST representation.
Generating RTLIL representation for module `\gshare'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/units/ins_buffer.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/units/ins_buffer.v' to AST representation.
Generating RTLIL representation for module `\ins_buffer'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/units/new_alu.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/units/new_alu.v' to AST representation.
Generating RTLIL representation for module `\new_alu'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/units/new_fu.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/units/new_fu.v' to AST representation.
Generating RTLIL representation for module `\new_fu'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/units/physical_regfile.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/units/physical_regfile.v' to AST representation.
Generating RTLIL representation for module `\physical_regfile'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/units/rcu.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/units/rcu.v' to AST representation.
Generating RTLIL representation for module `\rcu'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/pipeline/backend.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/pipeline/backend.v' to AST representation.
Generating RTLIL representation for module `\backend'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/pipeline/frontend.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/pipeline/frontend.v' to AST representation.
Generating RTLIL representation for module `\frontend'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/core_empty/core_empty.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/core_empty/core_empty.v' to AST representation.
Generating RTLIL representation for module `\core_empty'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/cache/cacheblock/std_dffe.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/cache/cacheblock/std_dffe.v' to AST representation.
Generating RTLIL representation for module `\std_dffe'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/cache/cacheblock/std_dffr.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v' to AST representation.
Generating RTLIL representation for module `\std_dffr'.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/cache/l1dcache.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/cache/l1dcache.v' to AST representation.
Generating RTLIL representation for module `\l1dcache'.
Successfully finished Verilog frontend.

30. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/cache/l1icache_32.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/cache/l1icache_32.v' to AST representation.
Generating RTLIL representation for module `\l1icache_32'.
Successfully finished Verilog frontend.

31. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/bus_arbiter.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/bus_arbiter.v' to AST representation.
Generating RTLIL representation for module `\bus_arbiter'.
Successfully finished Verilog frontend.

32. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/hehe.v
Parsing SystemVerilog input from `/openlane/designs/hehe/src/hehe.v' to AST representation.
Generating RTLIL representation for module `\hehe'.
Successfully finished Verilog frontend.

33. Executing Verilog-2005 frontend: /openlane/designs/hehe/src/params.vh
Parsing SystemVerilog input from `/openlane/designs/hehe/src/params.vh' to AST representation.
Successfully finished Verilog frontend.

34. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/hehe/runs/RUN_2022.10.26_15.02.37/tmp/synthesis/hierarchy.dot'.
Dumping module hehe to page 1.

35. Executing HIERARCHY pass (managing design hierarchy).

35.1. Analyzing design hierarchy..
Top module:  \hehe
Used module:     \bus_arbiter
Used module:     \l1dcache
Used module:         \std_dffr
Used module:         \std_dffe
Used module:     \l1icache_32
Used module:     \core_empty
Used module:         \csr
Used module:         \excep_ctrl
Used module:         \backend
Used module:             \new_fu
Used module:                 \nblsu
Used module:                     \lr
Used module:                     \lsq
Used module:                         \counter
Used module:                     \ac
Used module:                     \agu
Used module:                 \new_alu
Used module:             \rcu
Used module:                 \counter_rob
Used module:                 \physical_regfile
Used module:                 \fifo
Used module:         \frontend
Used module:             \decode
Used module:             \fetch
Used module:                 \ins_buffer
Used module:                     \fifo_tmp
Used module:                         \counter_tmp
Used module:                 \gshare
Used module:                 \btb
Parameter \CNT_SIZE = 2
Parameter \CNT_SIZE_WIDTH = 1

35.2. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \CNT_SIZE = 2
Parameter \CNT_SIZE_WIDTH = 1
Generating RTLIL representation for module `$paramod$459cb9db666df4d76a2e07bbdf686e383e432e4a\counter'.
Parameter \CNT_SIZE = 2
Parameter \CNT_SIZE_WIDTH = 1
Found cached RTLIL representation for module `$paramod$459cb9db666df4d76a2e07bbdf686e383e432e4a\counter'.
Parameter \CNT_SIZE = 2
Parameter \CNT_SIZE_WIDTH = 1
Found cached RTLIL representation for module `$paramod$459cb9db666df4d76a2e07bbdf686e383e432e4a\counter'.
Parameter \INS_BUFFER_DATA = 96
Parameter \INS_BUFFER_SIZE = 8
Parameter \INS_BUFFER_SIZE_WIDTH = 3

35.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ins_buffer'.
Parameter \INS_BUFFER_DATA = 96
Parameter \INS_BUFFER_SIZE = 8
Parameter \INS_BUFFER_SIZE_WIDTH = 3
Generating RTLIL representation for module `$paramod$286efaf30d1a6f2bea83d9b2e8b9ed4ac6f3667a\ins_buffer'.
Parameter \GSHARE_WIDTH = 4
Parameter \PHT_LEN = 16

35.4. Executing AST frontend in derive mode using pre-parsed AST for module `\gshare'.
Parameter \GSHARE_WIDTH = 4
Parameter \PHT_LEN = 16
Generating RTLIL representation for module `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare'.
Parameter \BTB_SIZE = 4
Parameter \BTB_WIDTH = 2

35.5. Executing AST frontend in derive mode using pre-parsed AST for module `\btb'.
Parameter \BTB_SIZE = 4
Parameter \BTB_WIDTH = 2
Generating RTLIL representation for module `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb'.
Parameter \FIFO_DATA_WIDTH = 96
Parameter \FIFO_SIZE = 8
Parameter \FIFO_SIZE_WIDTH = 3

35.6. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo_tmp'.
Parameter \FIFO_DATA_WIDTH = 96
Parameter \FIFO_SIZE = 8
Parameter \FIFO_SIZE_WIDTH = 3
Generating RTLIL representation for module `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp'.
Parameter \CNT_SIZE = 32
Parameter \CNT_SIZE_WIDTH = 5

35.7. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \CNT_SIZE = 32
Parameter \CNT_SIZE_WIDTH = 5
Generating RTLIL representation for module `$paramod$18675c2bb9078aa679af2f2e9976169dc3d8160c\counter'.
Parameter \CNT_SIZE = 32
Parameter \CNT_SIZE_WIDTH = 5
Found cached RTLIL representation for module `$paramod$18675c2bb9078aa679af2f2e9976169dc3d8160c\counter'.
Parameter \CNT_SIZE = 32
Parameter \CNT_SIZE_WIDTH = 5

35.8. Executing AST frontend in derive mode using pre-parsed AST for module `\counter_tmp'.
Parameter \CNT_SIZE = 32
Parameter \CNT_SIZE_WIDTH = 5
Generating RTLIL representation for module `$paramod$18675c2bb9078aa679af2f2e9976169dc3d8160c\counter_tmp'.
Parameter \CNT_SIZE = 32
Parameter \CNT_SIZE_WIDTH = 5
Found cached RTLIL representation for module `$paramod$18675c2bb9078aa679af2f2e9976169dc3d8160c\counter_tmp'.
Parameter \CNT_SIZE = 4
Parameter \CNT_SIZE_WIDTH = 2

35.9. Executing AST frontend in derive mode using pre-parsed AST for module `\counter_rob'.
Parameter \CNT_SIZE = 4
Parameter \CNT_SIZE_WIDTH = 2
Generating RTLIL representation for module `$paramod$dcb7fb550a34fb106769e457d79baae1152e1fa1\counter_rob'.
Parameter \CNT_SIZE = 4
Parameter \CNT_SIZE_WIDTH = 2
Found cached RTLIL representation for module `$paramod$dcb7fb550a34fb106769e457d79baae1152e1fa1\counter_rob'.
Parameter \CNT_SIZE = 4
Parameter \CNT_SIZE_WIDTH = 2
Found cached RTLIL representation for module `$paramod$dcb7fb550a34fb106769e457d79baae1152e1fa1\counter_rob'.
Parameter \REG_SIZE = 36
Parameter \REG_SIZE_WIDTH = 6

35.10. Executing AST frontend in derive mode using pre-parsed AST for module `\physical_regfile'.
Parameter \REG_SIZE = 36
Parameter \REG_SIZE_WIDTH = 6
Generating RTLIL representation for module `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile'.
Parameter \FIFO_DATA_WIDTH = 6
Parameter \FIFO_SIZE = 35
Parameter \FIFO_SIZE_WIDTH = 6

35.11. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \FIFO_DATA_WIDTH = 6
Parameter \FIFO_SIZE = 35
Parameter \FIFO_SIZE_WIDTH = 6
Generating RTLIL representation for module `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo'.
Reprocessing module rcu because instantiated module $paramod$dcb7fb550a34fb106769e457d79baae1152e1fa1\counter_rob has become available.
Generating RTLIL representation for module `\rcu'.
Parameter \WIDTH = 64

35.12. Executing AST frontend in derive mode using pre-parsed AST for module `\std_dffr'.
Parameter \WIDTH = 64
Generating RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000'.
Parameter \WIDTH = 64
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000'.
Parameter \WIDTH = 64
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000'.
Parameter \WIDTH = 32

35.13. Executing AST frontend in derive mode using pre-parsed AST for module `\std_dffr'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 1

35.14. Executing AST frontend in derive mode using pre-parsed AST for module `\std_dffe'.
Parameter \WIDTH = 1
Generating RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 3

35.15. Executing AST frontend in derive mode using pre-parsed AST for module `\std_dffe'.
Parameter \WIDTH = 3
Generating RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000011'.
Parameter \WIDTH = 64

35.16. Executing AST frontend in derive mode using pre-parsed AST for module `\std_dffe'.
Parameter \WIDTH = 64
Generating RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000001000000'.
Parameter \WIDTH = 32

35.17. Executing AST frontend in derive mode using pre-parsed AST for module `\std_dffe'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1

35.18. Executing AST frontend in derive mode using pre-parsed AST for module `\std_dffr'.
Parameter \WIDTH = 1
Generating RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 3

35.19. Executing AST frontend in derive mode using pre-parsed AST for module `\std_dffr'.
Parameter \WIDTH = 3
Generating RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000011'.
Parameter \WIDTH = 64
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 3
Found cached RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000011'.
Parameter \WIDTH = 64
Found cached RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000001000000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 3
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000011'.
Parameter \WIDTH = 64
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 64
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 8

35.20. Executing AST frontend in derive mode using pre-parsed AST for module `\std_dffr'.
Parameter \WIDTH = 8
Generating RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000001000'.
Parameter \WIDTH = 8
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000001000'.
Parameter \WIDTH = 64
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WB_DATA_LEN = 32

35.21. Executing AST frontend in derive mode using pre-parsed AST for module `\l1dcache'.
Parameter \WB_DATA_LEN = 32
Generating RTLIL representation for module `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000'.
Parameter \VIRTUAL_ADDR_LEN = 32
Parameter \WB_DATA_LEN = 32

35.22. Executing AST frontend in derive mode using pre-parsed AST for module `\l1icache_32'.
Parameter \VIRTUAL_ADDR_LEN = 32
Parameter \WB_DATA_LEN = 32
Generating RTLIL representation for module `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32'.

35.23. Analyzing design hierarchy..
Top module:  \hehe
Used module:     \bus_arbiter
Used module:     $paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000
Used module:         \std_dffr
Used module:         \std_dffe
Used module:     $paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32
Used module:     \core_empty
Used module:         \csr
Used module:         \excep_ctrl
Used module:         \backend
Used module:             \new_fu
Used module:                 \nblsu
Used module:                     \lr
Used module:                     \lsq
Used module:                         $paramod$459cb9db666df4d76a2e07bbdf686e383e432e4a\counter
Used module:                     \ac
Used module:                     \agu
Used module:                 \new_alu
Used module:             \rcu
Used module:                 \counter_rob
Used module:                 \physical_regfile
Used module:                 \fifo
Used module:                     $paramod$18675c2bb9078aa679af2f2e9976169dc3d8160c\counter
Used module:         \frontend
Used module:             \decode
Used module:             \fetch
Used module:                 $paramod$286efaf30d1a6f2bea83d9b2e8b9ed4ac6f3667a\ins_buffer
Used module:                     \fifo_tmp
Used module:                         $paramod$18675c2bb9078aa679af2f2e9976169dc3d8160c\counter_tmp
Used module:                 $paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare
Used module:                 $paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb
Parameter \CNT_SIZE = 4
Parameter \CNT_SIZE_WIDTH = 2
Found cached RTLIL representation for module `$paramod$dcb7fb550a34fb106769e457d79baae1152e1fa1\counter_rob'.
Parameter \CNT_SIZE = 4
Parameter \CNT_SIZE_WIDTH = 2
Found cached RTLIL representation for module `$paramod$dcb7fb550a34fb106769e457d79baae1152e1fa1\counter_rob'.
Parameter \CNT_SIZE = 4
Parameter \CNT_SIZE_WIDTH = 2
Found cached RTLIL representation for module `$paramod$dcb7fb550a34fb106769e457d79baae1152e1fa1\counter_rob'.
Parameter \REG_SIZE = 36
Parameter \REG_SIZE_WIDTH = 6
Found cached RTLIL representation for module `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile'.
Parameter \FIFO_DATA_WIDTH = 6
Parameter \FIFO_SIZE = 35
Parameter \FIFO_SIZE_WIDTH = 6
Found cached RTLIL representation for module `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo'.
Parameter \FIFO_DATA_WIDTH = 96
Parameter \FIFO_SIZE = 8
Parameter \FIFO_SIZE_WIDTH = 3
Found cached RTLIL representation for module `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp'.
Parameter \WIDTH = 64
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000'.
Parameter \WIDTH = 64
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000'.
Parameter \WIDTH = 64
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 3
Found cached RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000011'.
Parameter \WIDTH = 64
Found cached RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000001000000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 3
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000011'.
Parameter \WIDTH = 64
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 3
Found cached RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000011'.
Parameter \WIDTH = 64
Found cached RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000001000000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 3
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000011'.
Parameter \WIDTH = 64
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 64
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 8
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000001000'.
Parameter \WIDTH = 8
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000001000'.
Parameter \WIDTH = 64
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001'.

35.24. Analyzing design hierarchy..
Top module:  \hehe
Used module:     \bus_arbiter
Used module:     $paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001
Used module:         $paramod\std_dffe\WIDTH=s32'00000000000000000000000000000011
Used module:         $paramod\std_dffe\WIDTH=s32'00000000000000000000000001000000
Used module:         $paramod\std_dffe\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000000000011
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000000001000
Used module:     $paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32
Used module:     \core_empty
Used module:         \csr
Used module:         \excep_ctrl
Used module:         \backend
Used module:             \new_fu
Used module:                 \nblsu
Used module:                     \lr
Used module:                     \lsq
Used module:                         $paramod$459cb9db666df4d76a2e07bbdf686e383e432e4a\counter
Used module:                     \ac
Used module:                     \agu
Used module:                 \new_alu
Used module:             \rcu
Used module:                 $paramod$dcb7fb550a34fb106769e457d79baae1152e1fa1\counter_rob
Used module:                 $paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile
Used module:                 $paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo
Used module:                     \counter
Used module:         \frontend
Used module:             \decode
Used module:             \fetch
Used module:                 $paramod$286efaf30d1a6f2bea83d9b2e8b9ed4ac6f3667a\ins_buffer
Used module:                     $paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp
Used module:                         \counter_tmp
Used module:                 $paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare
Used module:                 $paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb
Parameter \CNT_SIZE = 8
Parameter \CNT_SIZE_WIDTH = 3

35.25. Executing AST frontend in derive mode using pre-parsed AST for module `\counter_tmp'.
Parameter \CNT_SIZE = 8
Parameter \CNT_SIZE_WIDTH = 3
Generating RTLIL representation for module `$paramod$8bcbbc88324928ba360f33671db3672c4f2c5c94\counter_tmp'.
Parameter \CNT_SIZE = 8
Parameter \CNT_SIZE_WIDTH = 3
Found cached RTLIL representation for module `$paramod$8bcbbc88324928ba360f33671db3672c4f2c5c94\counter_tmp'.
Parameter \CNT_SIZE = 35
Parameter \CNT_SIZE_WIDTH = 6

35.26. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \CNT_SIZE = 35
Parameter \CNT_SIZE_WIDTH = 6
Generating RTLIL representation for module `$paramod$1286801919bc9f3afaff9a758dd55f89b75528f7\counter'.
Parameter \CNT_SIZE = 35
Parameter \CNT_SIZE_WIDTH = 6
Found cached RTLIL representation for module `$paramod$1286801919bc9f3afaff9a758dd55f89b75528f7\counter'.

35.27. Analyzing design hierarchy..
Top module:  \hehe
Used module:     \bus_arbiter
Used module:     $paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001
Used module:         $paramod\std_dffe\WIDTH=s32'00000000000000000000000000000011
Used module:         $paramod\std_dffe\WIDTH=s32'00000000000000000000000001000000
Used module:         $paramod\std_dffe\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000000000011
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000000001000
Used module:     $paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32
Used module:     \core_empty
Used module:         \csr
Used module:         \excep_ctrl
Used module:         \backend
Used module:             \new_fu
Used module:                 \nblsu
Used module:                     \lr
Used module:                     \lsq
Used module:                         $paramod$459cb9db666df4d76a2e07bbdf686e383e432e4a\counter
Used module:                     \ac
Used module:                     \agu
Used module:                 \new_alu
Used module:             \rcu
Used module:                 $paramod$dcb7fb550a34fb106769e457d79baae1152e1fa1\counter_rob
Used module:                 $paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile
Used module:                 $paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo
Used module:                     $paramod$1286801919bc9f3afaff9a758dd55f89b75528f7\counter
Used module:         \frontend
Used module:             \decode
Used module:             \fetch
Used module:                 $paramod$286efaf30d1a6f2bea83d9b2e8b9ed4ac6f3667a\ins_buffer
Used module:                     $paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp
Used module:                         $paramod$8bcbbc88324928ba360f33671db3672c4f2c5c94\counter_tmp
Used module:                 $paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare
Used module:                 $paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb

35.28. Analyzing design hierarchy..
Top module:  \hehe
Used module:     \bus_arbiter
Used module:     $paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001
Used module:         $paramod\std_dffe\WIDTH=s32'00000000000000000000000000000011
Used module:         $paramod\std_dffe\WIDTH=s32'00000000000000000000000001000000
Used module:         $paramod\std_dffe\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000000000011
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000000001000
Used module:     $paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32
Used module:     \core_empty
Used module:         \csr
Used module:         \excep_ctrl
Used module:         \backend
Used module:             \new_fu
Used module:                 \nblsu
Used module:                     \lr
Used module:                     \lsq
Used module:                         $paramod$459cb9db666df4d76a2e07bbdf686e383e432e4a\counter
Used module:                     \ac
Used module:                     \agu
Used module:                 \new_alu
Used module:             \rcu
Used module:                 $paramod$dcb7fb550a34fb106769e457d79baae1152e1fa1\counter_rob
Used module:                 $paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile
Used module:                 $paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo
Used module:                     $paramod$1286801919bc9f3afaff9a758dd55f89b75528f7\counter
Used module:         \frontend
Used module:             \decode
Used module:             \fetch
Used module:                 $paramod$286efaf30d1a6f2bea83d9b2e8b9ed4ac6f3667a\ins_buffer
Used module:                     $paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp
Used module:                         $paramod$8bcbbc88324928ba360f33671db3672c4f2c5c94\counter_tmp
Used module:                 $paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare
Used module:                 $paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb
Removing unused module `$paramod$18675c2bb9078aa679af2f2e9976169dc3d8160c\counter_tmp'.
Removing unused module `$paramod$18675c2bb9078aa679af2f2e9976169dc3d8160c\counter'.
Removing unused module `\l1icache_32'.
Removing unused module `\l1dcache'.
Removing unused module `\std_dffr'.
Removing unused module `\std_dffe'.
Removing unused module `\physical_regfile'.
Removing unused module `\ins_buffer'.
Removing unused module `\gshare'.
Removing unused module `\fifo_tmp'.
Removing unused module `\fifo'.
Removing unused module `\fake_icache'.
Removing unused module `\counter_tmp'.
Removing unused module `\counter_rob'.
Removing unused module `\counter'.
Removing unused module `\btb'.
Removing unused module `\cu'.
Removed 17 unused modules.

36. Executing TRIBUF pass.

37. Executing SYNTH pass.

37.1. Executing HIERARCHY pass (managing design hierarchy).

37.1.1. Analyzing design hierarchy..
Top module:  \hehe
Used module:     \bus_arbiter
Used module:     $paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001
Used module:         $paramod\std_dffe\WIDTH=s32'00000000000000000000000000000011
Used module:         $paramod\std_dffe\WIDTH=s32'00000000000000000000000001000000
Used module:         $paramod\std_dffe\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000000000011
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000000001000
Used module:     $paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32
Used module:     \core_empty
Used module:         \csr
Used module:         \excep_ctrl
Used module:         \backend
Used module:             \new_fu
Used module:                 \nblsu
Used module:                     \lr
Used module:                     \lsq
Used module:                         $paramod$459cb9db666df4d76a2e07bbdf686e383e432e4a\counter
Used module:                     \ac
Used module:                     \agu
Used module:                 \new_alu
Used module:             \rcu
Used module:                 $paramod$dcb7fb550a34fb106769e457d79baae1152e1fa1\counter_rob
Used module:                 $paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile
Used module:                 $paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo
Used module:                     $paramod$1286801919bc9f3afaff9a758dd55f89b75528f7\counter
Used module:         \frontend
Used module:             \decode
Used module:             \fetch
Used module:                 $paramod$286efaf30d1a6f2bea83d9b2e8b9ed4ac6f3667a\ins_buffer
Used module:                     $paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp
Used module:                         $paramod$8bcbbc88324928ba360f33671db3672c4f2c5c94\counter_tmp
Used module:                 $paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare
Used module:                 $paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb

37.1.2. Analyzing design hierarchy..
Top module:  \hehe
Used module:     \bus_arbiter
Used module:     $paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001
Used module:         $paramod\std_dffe\WIDTH=s32'00000000000000000000000000000011
Used module:         $paramod\std_dffe\WIDTH=s32'00000000000000000000000001000000
Used module:         $paramod\std_dffe\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000000000011
Used module:         $paramod\std_dffr\WIDTH=s32'00000000000000000000000000001000
Used module:     $paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32
Used module:     \core_empty
Used module:         \csr
Used module:         \excep_ctrl
Used module:         \backend
Used module:             \new_fu
Used module:                 \nblsu
Used module:                     \lr
Used module:                     \lsq
Used module:                         $paramod$459cb9db666df4d76a2e07bbdf686e383e432e4a\counter
Used module:                     \ac
Used module:                     \agu
Used module:                 \new_alu
Used module:             \rcu
Used module:                 $paramod$dcb7fb550a34fb106769e457d79baae1152e1fa1\counter_rob
Used module:                 $paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile
Used module:                 $paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo
Used module:                     $paramod$1286801919bc9f3afaff9a758dd55f89b75528f7\counter
Used module:         \frontend
Used module:             \decode
Used module:             \fetch
Used module:                 $paramod$286efaf30d1a6f2bea83d9b2e8b9ed4ac6f3667a\ins_buffer
Used module:                     $paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp
Used module:                         $paramod$8bcbbc88324928ba360f33671db3672c4f2c5c94\counter_tmp
Used module:                 $paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare
Used module:                 $paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb
Removed 0 unused modules.

37.2. Executing PROC pass (convert processes to netlists).

37.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 36 empty switches in `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
Cleaned up 36 empty switches.

37.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/counter_tmp.v:15$5403 in module $paramod$8bcbbc88324928ba360f33671db3672c4f2c5c94\counter_tmp.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:79$3400 in module $paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:53$3390 in module $paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335 in module $paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.
Marked 7 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226 in module $paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/btb.v:66$3224 in module $paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.
Marked 5 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/btb.v:49$3215 in module $paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.
Removed 2 dead cases from process $proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100 in module $paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.
Marked 5 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100 in module $paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/counter.v:14$3068 in module $paramod$459cb9db666df4d76a2e07bbdf686e383e432e4a\counter.
Marked 4 switch rules as full_case in process $proc$/openlane/designs/hehe/src/bus_arbiter.v:69$3062 in module bus_arbiter.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/hehe/src/cache/l1dcache.v:361$4929 in module $paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/hehe/src/cache/l1dcache.v:312$4896 in module $paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/hehe/src/cache/l1dcache.v:196$4799 in module $paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4798 in module $paramod\std_dffr\WIDTH=s32'00000000000000000000000000001000.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4797 in module $paramod\std_dffr\WIDTH=s32'00000000000000000000000000000011.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4796 in module $paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:74$3855 in module $paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:48$3845 in module $paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763 in module $paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/new_fu.v:230$1180 in module new_fu.
Removed 2 dead cases from process $proc$/openlane/designs/hehe/src/core_empty/units/new_fu.v:202$1176 in module new_fu.
Marked 4 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/new_fu.v:202$1176 in module new_fu.
Marked 5 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:131$1147 in module new_alu.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4779 in module $paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:152$580 in module fetch.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:132$576 in module fetch.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:124$573 in module fetch.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:116$572 in module fetch.
Marked 5 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:99$561 in module fetch.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4778 in module $paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000.
Marked 4 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/excep_ctrl.v:38$525 in module excep_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511 in module decode.
Marked 5 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/decode.v:494$501 in module decode.
Marked 16 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432 in module decode.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/decode.v:165$430 in module decode.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/decode.v:108$425 in module decode.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/csr.v:207$415 in module csr.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/csr.v:72$414 in module csr.
Marked 5 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:487$4709 in module rcu.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:472$4680 in module rcu.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:457$4650 in module rcu.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:442$4620 in module rcu.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:427$4590 in module rcu.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:412$4560 in module rcu.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:396$4539 in module rcu.
Marked 4 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466 in module rcu.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:325$4411 in module rcu.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:310$4388 in module rcu.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280 in module rcu.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207 in module rcu.
Marked 4 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091 in module rcu.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/hehe/src/cache/l1icache_32.v:90$5339 in module $paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.
Marked 4 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595 in module $paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500 in module $paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:16$3412 in module $paramod$dcb7fb550a34fb106769e457d79baae1152e1fa1\counter_rob.
Marked 9 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125 in module lsq.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/lsu/lr.v:93$72 in module lr.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/hehe/src/core_empty/units/counter.v:14$5406 in module $paramod$1286801919bc9f3afaff9a758dd55f89b75528f7\counter.
Removed a total of 4 dead cases.

37.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 10 redundant assignments.
Promoted 601 assignments to connections.

37.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:31$3198'.
  Set init value: \GHR = 4'0000
Found init rule in `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:25$3197'.
  Set init value: \i = 0
Found init rule in `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:359$5337'.
  Set init value: \mshr_just_full = 1'0
Found init rule in `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:194$5336'.
  Set init value: \reset = 1'1
Found init rule in `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:193$5335'.
  Set init value: \counter = 8'00000000
Found init rule in `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:76$5334'.
  Set init value: \mshr_addr = 0
Found init rule in `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:75$5333'.
  Set init value: \mshr_is_full = 1'0
Found init rule in `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:67$5332'.
  Set init value: \input_stall = 1'0
Found init rule in `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:60$424'.
  Set init value: \minterupt = 1'0
Found init rule in `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:59$423'.
  Set init value: \mcause = 4'0000
Found init rule in `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:50$422'.
  Set init value: \ie = 1'0
Found init rule in `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:49$421'.
  Set init value: \pie = 1'0
Found init rule in `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:48$420'.
  Set init value: \instret = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:47$419'.
  Set init value: \cycle = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:88$5402'.
  Set init value: \reset = 1'1
Found init rule in `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:87$5401'.
  Set init value: \counter = 8'00000000
Found init rule in `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:65$5400'.
  Set init value: \mshr_is_full = 1'0

37.2.5. Executing PROC_ARST pass (detect async resets in processes).

37.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~221 debug messages>

37.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$8bcbbc88324928ba360f33671db3672c4f2c5c94\counter_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/counter_tmp.v:15$5403'.
     1/1: $0\cnt_r[2:0]
Creating decoders for process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:79$3400'.
     1/1: $0\fifo_recount[0:0]
Creating decoders for process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:74$3398'.
Creating decoders for process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:70$3396'.
Creating decoders for process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:53$3390'.
     1/3: $3\fifo_num[2:0]
     2/3: $2\fifo_num[2:0]
     3/3: $1\fifo_num[2:0]
Creating decoders for process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:48$3388'.
Creating decoders for process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
     1/35: $3$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3387
     2/35: $3$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_DATA[95:0]$3386
     3/35: $3$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_ADDR[2:0]$3385
     4/35: $2\i[31:0]
     5/35: $2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3381
     6/35: $2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3380
     7/35: $2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3379
     8/35: $2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3378
     9/35: $2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3377
    10/35: $2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3376
    11/35: $2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3375
    12/35: $2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3374
    13/35: $2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3384
    14/35: $2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_DATA[95:0]$3383
    15/35: $2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_ADDR[2:0]$3382
    16/35: $1\i[31:0]
    17/35: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3362
    18/35: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3361
    19/35: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3360
    20/35: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3359
    21/35: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3358
    22/35: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3357
    23/35: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3356
    24/35: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3355
    25/35: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3373
    26/35: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_DATA[95:0]$3372
    27/35: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_ADDR[2:0]$3371
    28/35: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3370
    29/35: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3369
    30/35: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3368
    31/35: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3367
    32/35: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3366
    33/35: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3365
    34/35: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3364
    35/35: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3363
Creating decoders for process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
     1/52: $3$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3301
     2/52: $3$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_DATA[31:0]$3300
     3/52: $3$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_ADDR[1:0]$3299
     4/52: $3$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3298
     5/52: $3$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_DATA[31:0]$3297
     6/52: $3$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_ADDR[1:0]$3296
     7/52: $3$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3293
     8/52: $3$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_DATA[31:0]$3292
     9/52: $3$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3291
    10/52: $3$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_DATA[31:0]$3290
    11/52: $3$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3289
    12/52: $3$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_DATA[31:0]$3288
    13/52: $3$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3287
    14/52: $3$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_DATA[31:0]$3286
    15/52: $4\i[31:0]
    16/52: $2$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3279
    17/52: $2$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_DATA[31:0]$3278
    18/52: $2$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3277
    19/52: $2$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_DATA[31:0]$3276
    20/52: $2$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3275
    21/52: $2$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_DATA[31:0]$3274
    22/52: $2$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3273
    23/52: $2$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_DATA[31:0]$3272
    24/52: $2$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3285
    25/52: $2$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_DATA[31:0]$3284
    26/52: $2$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_ADDR[1:0]$3283
    27/52: $2$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3282
    28/52: $2$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_DATA[31:0]$3281
    29/52: $2$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_ADDR[1:0]$3280
    30/52: $3\i[31:0]
    31/52: $1$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3256
    32/52: $1$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3255
    33/52: $1$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3254
    34/52: $1$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3253
    35/52: $1$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3252
    36/52: $1$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3251
    37/52: $1$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3250
    38/52: $1$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3249
    39/52: $1$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3270
    40/52: $1$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_DATA[31:0]$3269
    41/52: $1$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_ADDR[1:0]$3268
    42/52: $1$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3267
    43/52: $1$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_DATA[31:0]$3266
    44/52: $1$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_ADDR[1:0]$3265
    45/52: $1$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3264
    46/52: $1$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_DATA[31:0]$3263
    47/52: $1$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3262
    48/52: $1$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_DATA[31:0]$3261
    49/52: $1$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3260
    50/52: $1$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_DATA[31:0]$3259
    51/52: $1$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3258
    52/52: $1$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_DATA[31:0]$3257
Creating decoders for process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:66$3224'.
     1/1: $0\counter[1:0]
Creating decoders for process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:49$3215'.
     1/6: $5\next_pc_out[31:0]
     2/6: $4\next_pc_out[31:0]
     3/6: $3\next_pc_out[31:0]
     4/6: $2\next_pc_out[31:0]
     5/6: $1\i[31:0]
     6/6: $1\next_pc_out[31:0]
Creating decoders for process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:31$3198'.
Creating decoders for process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:25$3197'.
Creating decoders for process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:0$3194'.
Creating decoders for process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
     1/58: $3$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:75$3094_EN[1:0]$3187
     2/58: $3$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:75$3094_ADDR[3:0]$3186
     3/58: $3$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:81$3097_EN[1:0]$3193
     4/58: $3$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:81$3097_ADDR[3:0]$3192
     5/58: $3$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:79$3096_EN[1:0]$3191
     6/58: $3$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:79$3096_ADDR[3:0]$3190
     7/58: $3$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:77$3095_EN[1:0]$3189
     8/58: $3$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:77$3095_ADDR[3:0]$3188
     9/58: $2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:81$3097_EN[1:0]$3184
    10/58: $2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:81$3097_ADDR[3:0]$3183
    11/58: $2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:79$3096_EN[1:0]$3182
    12/58: $2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:79$3096_ADDR[3:0]$3181
    13/58: $2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:77$3095_EN[1:0]$3180
    14/58: $2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:77$3095_ADDR[3:0]$3179
    15/58: $2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:75$3094_EN[1:0]$3178
    16/58: $2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:75$3094_ADDR[3:0]$3177
    17/58: $2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:64$3090_EN[1:0]$3168
    18/58: $2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:64$3090_ADDR[3:0]$3167
    19/58: $2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:70$3093_EN[1:0]$3174
    20/58: $2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:70$3093_ADDR[3:0]$3173
    21/58: $2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:68$3092_EN[1:0]$3172
    22/58: $2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:68$3092_ADDR[3:0]$3171
    23/58: $2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:66$3091_EN[1:0]$3170
    24/58: $2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:66$3091_ADDR[3:0]$3169
    25/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:70$3093_EN[1:0]$3157
    26/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:70$3093_ADDR[3:0]$3156
    27/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:68$3092_EN[1:0]$3155
    28/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:68$3092_ADDR[3:0]$3154
    29/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:66$3091_EN[1:0]$3153
    30/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:66$3091_ADDR[3:0]$3152
    31/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:64$3090_EN[1:0]$3151
    32/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:64$3090_ADDR[3:0]$3150
    33/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:81$3097_EN[1:0]$3165
    34/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:81$3097_ADDR[3:0]$3164
    35/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:79$3096_EN[1:0]$3163
    36/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:79$3096_ADDR[3:0]$3162
    37/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:77$3095_EN[1:0]$3161
    38/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:77$3095_ADDR[3:0]$3160
    39/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:75$3094_EN[1:0]$3159
    40/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:75$3094_ADDR[3:0]$3158
    41/58: $1\i[31:0]
    42/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3089_EN[1:0]$3148
    43/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3088_EN[1:0]$3147
    44/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3087_EN[1:0]$3146
    45/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3086_EN[1:0]$3145
    46/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3085_EN[1:0]$3144
    47/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3084_EN[1:0]$3143
    48/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3083_EN[1:0]$3142
    49/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3082_EN[1:0]$3141
    50/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3081_EN[1:0]$3140
    51/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3080_EN[1:0]$3139
    52/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3079_EN[1:0]$3138
    53/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3078_EN[1:0]$3137
    54/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3077_EN[1:0]$3136
    55/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3076_EN[1:0]$3135
    56/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3075_EN[1:0]$3134
    57/58: $1$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3074_EN[1:0]$3133
    58/58: $0\GHR[3:0]
Creating decoders for process `$paramod$459cb9db666df4d76a2e07bbdf686e383e432e4a\counter.$proc$/openlane/designs/hehe/src/core_empty/units/counter.v:14$3068'.
     1/1: $0\cnt_r[0:0]
Creating decoders for process `\bus_arbiter.$proc$/openlane/designs/hehe/src/bus_arbiter.v:69$3062'.
     1/10: $0\m2_dcache_wbd_stb[0:0]
     2/10: $0\m2_dcache_wbd_cyc[0:0]
     3/10: $0\m2_dcache_wbd_we[0:0]
     4/10: $0\m2_dcache_wbd_bry[0:0]
     5/10: $0\m2_dcache_wbd_bl[9:0]
     6/10: $0\m2_dcache_wbd_sel[3:0]
     7/10: $0\m2_dcache_wbd_adr[31:0]
     8/10: $0\m2_dcache_wbd_dat[31:0]
     9/10: $0\m2_wb_sel_ff[0:0]
    10/10: $0\lock[1:0]
Creating decoders for process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:359$5337'.
Creating decoders for process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:194$5336'.
Creating decoders for process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:193$5335'.
Creating decoders for process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:76$5334'.
Creating decoders for process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:75$5333'.
Creating decoders for process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:67$5332'.
Creating decoders for process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:429$4999'.
     1/2: $0\tag_out_save[31:0]
     2/2: $0\data_out_save[63:0]
Creating decoders for process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:361$4929'.
     1/7: $0\mshr_just_full[0:0]
     2/7: $0\mshr_rob_index[0:0]
     3/7: $0\mshr_opcode[0:0]
     4/7: $0\mshr_data[63:0]
     5/7: $0\mshr_type[2:0]
     6/7: $0\mshr_addr[31:0]
     7/7: $0\mshr_is_full[0:0]
Creating decoders for process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:312$4896'.
     1/1: $0\input_stall[0:0]
Creating decoders for process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:294$4895'.
     1/5: $0\rob_index_save[0:0]
     2/5: $0\data_save[63:0]
     3/5: $0\type_save[2:0]
     4/5: $0\addr_save[31:0]
     5/5: $0\opcode_save[0:0]
Creating decoders for process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:210$4803'.
     1/1: $0\start[0:0]
Creating decoders for process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:196$4799'.
     1/2: $0\reset[0:0]
     2/2: $0\counter[7:0]
Creating decoders for process `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4798'.
     1/1: $0\dff_q[7:0]
Creating decoders for process `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000011.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4797'.
     1/1: $0\dff_q[2:0]
Creating decoders for process `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4796'.
     1/1: $0\dff_q[0:0]
Creating decoders for process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:74$3855'.
     1/1: $0\fifo_recount[0:0]
Creating decoders for process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:69$3853'.
Creating decoders for process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:65$3851'.
Creating decoders for process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:48$3845'.
     1/3: $3\fifo_num[5:0]
     2/3: $2\fifo_num[5:0]
     3/3: $1\fifo_num[5:0]
Creating decoders for process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:43$3843'.
Creating decoders for process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
     1/42: $2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:38$3762_EN[5:0]$3842
     2/42: $2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:38$3762_DATA[5:0]$3841
     3/42: $2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:38$3762_ADDR[5:0]$3840
     4/42: $1\i[31:0]
     5/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3761_EN[5:0]$3836
     6/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3760_EN[5:0]$3835
     7/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3759_EN[5:0]$3834
     8/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3758_EN[5:0]$3833
     9/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3757_EN[5:0]$3832
    10/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3756_EN[5:0]$3831
    11/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3755_EN[5:0]$3830
    12/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3754_EN[5:0]$3829
    13/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3753_EN[5:0]$3828
    14/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3752_EN[5:0]$3827
    15/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3751_EN[5:0]$3826
    16/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3750_EN[5:0]$3825
    17/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3749_EN[5:0]$3824
    18/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3748_EN[5:0]$3823
    19/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3747_EN[5:0]$3822
    20/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3746_EN[5:0]$3821
    21/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3745_EN[5:0]$3820
    22/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3744_EN[5:0]$3819
    23/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3743_EN[5:0]$3818
    24/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3742_EN[5:0]$3817
    25/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3741_EN[5:0]$3816
    26/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3740_EN[5:0]$3815
    27/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3739_EN[5:0]$3814
    28/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3738_EN[5:0]$3813
    29/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3737_EN[5:0]$3812
    30/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3736_EN[5:0]$3811
    31/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3735_EN[5:0]$3810
    32/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3734_EN[5:0]$3809
    33/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3733_EN[5:0]$3808
    34/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3732_EN[5:0]$3807
    35/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3731_EN[5:0]$3806
    36/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3730_EN[5:0]$3805
    37/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3729_EN[5:0]$3804
    38/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3728_EN[5:0]$3803
    39/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3727_EN[5:0]$3802
    40/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:38$3762_EN[5:0]$3839
    41/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:38$3762_DATA[5:0]$3838
    42/42: $1$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:38$3762_ADDR[5:0]$3837
Creating decoders for process `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffe.v:16$4792'.
     1/1: $0\dff_q[31:0]
Creating decoders for process `\new_fu.$proc$/openlane/designs/hehe/src/core_empty/units/new_fu.v:230$1180'.
     1/2: $0\lsu_exception_valid_forward_ff[0:0]
     2/2: $0\alu_exception_stall_ff[0:0]
Creating decoders for process `\new_fu.$proc$/openlane/designs/hehe/src/core_empty/units/new_fu.v:202$1176'.
     1/6: $3\alu_input_b[63:0]
     2/6: $3\alu_input_a[63:0]
     3/6: $2\alu_input_b[63:0]
     4/6: $2\alu_input_a[63:0]
     5/6: $1\alu_input_b[63:0]
     6/6: $1\alu_input_a[63:0]
Creating decoders for process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:131$1147'.
     1/16: $0\cmp_result[0:0]
     2/16: $0\alu_result[63:0]
     3/16: $0\done_o[0:0]
     4/16: $0\csr_address_o[11:0]
     5/16: $0\csr_data_o[63:0]
     6/16: $0\csr_write_o[0:0]
     7/16: $0\csr_read_o[0:0]
     8/16: $0\csr_valid_o[0:0]
     9/16: $0\next_pc_o[31:0]
    10/16: $0\pc_o[31:0]
    11/16: $0\branch_o[0:0]
    12/16: $0\jump_o[0:0]
    13/16: $0\rob_index_o[1:0]
    14/16: $0\rd_addr_o[5:0]
    15/16: $0\exception_valid_o[0:0]
    16/16: $0\ecause_o[3:0]
Creating decoders for process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
Creating decoders for process `$paramod\std_dffe\WIDTH=s32'00000000000000000000000001000000.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffe.v:16$4788'.
     1/1: $0\dff_q[63:0]
Creating decoders for process `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000011.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffe.v:16$4784'.
     1/1: $0\dff_q[2:0]
Creating decoders for process `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffe.v:16$4780'.
     1/1: $0\dff_q[0:0]
Creating decoders for process `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4779'.
     1/1: $0\dff_q[31:0]
Creating decoders for process `\fetch.$proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:152$580'.
     1/1: $0\rff_misfetch[0:0]
Creating decoders for process `\fetch.$proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:132$576'.
     1/1: $0\ins_pc_in[31:0]
Creating decoders for process `\fetch.$proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:124$573'.
     1/1: $0\icache_req_valid[0:0]
Creating decoders for process `\fetch.$proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:116$572'.
     1/1: $0\pc[31:0]
Creating decoders for process `\fetch.$proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:99$561'.
     1/5: $5\next_pc[31:0]
     2/5: $4\next_pc[31:0]
     3/5: $3\next_pc[31:0]
     4/5: $2\next_pc[31:0]
     5/5: $1\next_pc[31:0]
Creating decoders for process `$paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4778'.
     1/1: $0\dff_q[63:0]
Creating decoders for process `\excep_ctrl.$proc$/openlane/designs/hehe/src/core_empty/units/excep_ctrl.v:38$525'.
     1/8: $4\interupt[0:0]
     2/8: $4\ecause[3:0]
     3/8: $3\interupt[0:0]
     4/8: $3\ecause[3:0]
     5/8: $2\interupt[0:0]
     6/8: $2\ecause[3:0]
     7/8: $1\interupt[0:0]
     8/8: $1\ecause[3:0]
Creating decoders for process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
     1/29: $0\load_signed_out[0:0]
     2/29: $0\load_store_size_out[1:0]
     3/29: $0\store_out[0:0]
     4/29: $0\load_out[0:0]
     5/29: $0\is_alu_out[0:0]
     6/29: $0\branch_out[0:0]
     7/29: $0\jump_out[0:0]
     8/29: $0\cmp_function_out[2:0]
     9/29: $0\alu_select_b_out[1:0]
    10/29: $0\alu_select_a_out[1:0]
    11/29: $0\alu_function_modifier_out[0:0]
    12/29: $0\alu_function_out[2:0]
    13/29: $0\imm_data_out[31:0]
    14/29: $0\csr_data_out[63:0]
    15/29: $0\csr_writeable_out[0:0]
    16/29: $0\csr_readable_out[0:0]
    17/29: $0\csr_write_out[0:0]
    18/29: $0\csr_read_out[0:0]
    19/29: $0\is_fence[0:0]
    20/29: $0\half[0:0]
    21/29: $0\exception_out[0:0]
    22/29: $0\ecause_out[3:0]
    23/29: $0\wfi_out[0:0]
    24/29: $0\mret_out[0:0]
    25/29: $0\csr_address_out[11:0]
    26/29: $0\rd_address_out[4:0]
    27/29: $0\pc_out[31:0]
    28/29: $0\uses_rd[0:0]
    29/29: $0\next_pc_out[31:0]
Creating decoders for process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:494$501'.
     1/2: $0\ready_out[0:0]
     2/2: $0\valid_out[0:0]
Creating decoders for process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
     1/63: $14\exception_out_w[0:0]
     2/63: $16\ecause_out_w[3:0]
     3/63: $13\exception_out_w[0:0]
     4/63: $15\ecause_out_w[3:0]
     5/63: $14\ecause_out_w[3:0]
     6/63: $13\ecause_out_w[3:0]
     7/63: $12\ecause_out_w[3:0]
     8/63: $12\exception_out_w[0:0]
     9/63: $3\is_alu_out_w[0:0]
    10/63: $3\wfi_out_w[0:0]
    11/63: $3\mret_out_w[0:0]
    12/63: $11\exception_out_w[0:0]
    13/63: $11\ecause_out_w[3:0]
    14/63: $2\wfi_out_w[0:0]
    15/63: $2\mret_out_w[0:0]
    16/63: $2\is_alu_out_w[0:0]
    17/63: $2\csr_write_out_w[0:0]
    18/63: $2\csr_read_out_w[0:0]
    19/63: $2\rd_address_out_w[4:0]
    20/63: $2\uses_rd_w[0:0]
    21/63: $2\alu_select_b_out_w[1:0]
    22/63: $2\alu_select_a_out_w[1:0]
    23/63: $2\alu_function_modifier_out_w[0:0]
    24/63: $2\alu_function_out_w[2:0]
    25/63: $2\imm_data_out_w[31:0]
    26/63: $10\exception_out_w[0:0]
    27/63: $10\ecause_out_w[3:0]
    28/63: $9\exception_out_w[0:0]
    29/63: $9\ecause_out_w[3:0]
    30/63: $8\exception_out_w[0:0]
    31/63: $8\ecause_out_w[3:0]
    32/63: $7\exception_out_w[0:0]
    33/63: $7\ecause_out_w[3:0]
    34/63: $6\exception_out_w[0:0]
    35/63: $6\ecause_out_w[3:0]
    36/63: $5\exception_out_w[0:0]
    37/63: $5\ecause_out_w[3:0]
    38/63: $4\exception_out_w[0:0]
    39/63: $4\ecause_out_w[3:0]
    40/63: $3\exception_out_w[0:0]
    41/63: $3\ecause_out_w[3:0]
    42/63: $2\exception_out_w[0:0]
    43/63: $2\ecause_out_w[3:0]
    44/63: $1\rd_address_out_w[4:0]
    45/63: $1\imm_data_out_w[31:0]
    46/63: $1\uses_rd_w[0:0]
    47/63: $1\is_fence_w[0:0]
    48/63: $1\half_w[0:0]
    49/63: $1\exception_out_w[0:0]
    50/63: $1\ecause_out_w[3:0]
    51/63: $1\wfi_out_w[0:0]
    52/63: $1\mret_out_w[0:0]
    53/63: $1\csr_write_out_w[0:0]
    54/63: $1\csr_read_out_w[0:0]
    55/63: $1\store_out_w[0:0]
    56/63: $1\load_out_w[0:0]
    57/63: $1\is_alu_out_w[0:0]
    58/63: $1\branch_out_w[0:0]
    59/63: $1\jump_out_w[0:0]
    60/63: $1\alu_select_b_out_w[1:0]
    61/63: $1\alu_select_a_out_w[1:0]
    62/63: $1\alu_function_modifier_out_w[0:0]
    63/63: $1\alu_function_out_w[2:0]
Creating decoders for process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:165$430'.
     1/5: $0\rs2_address_out[4:0]
     2/5: $0\rs1_address_out[4:0]
     3/5: $0\uses_csr[0:0]
     4/5: $0\uses_rs2[0:0]
     5/5: $0\uses_rs1[0:0]
Creating decoders for process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:108$425'.
     1/5: $2\uses_csr_w[0:0]
     2/5: $2\uses_rs1_w[0:0]
     3/5: $1\uses_csr_w[0:0]
     4/5: $1\uses_rs2_w[0:0]
     5/5: $1\uses_rs1_w[0:0]
Creating decoders for process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:60$424'.
Creating decoders for process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:59$423'.
Creating decoders for process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:50$422'.
Creating decoders for process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:49$421'.
Creating decoders for process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:48$420'.
Creating decoders for process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:47$419'.
Creating decoders for process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:207$415'.
     1/14: $0\cycle[63:0]
     2/14: $0\mtimecmp[63:0]
     3/14: $0\minterupt[0:0]
     4/14: $0\mcause[3:0]
     5/14: $0\mepc[31:0]
     6/14: $0\mscratch[63:0]
     7/14: $0\mtvec[63:0]
     8/14: $0\mtie[0:0]
     9/14: $0\msip[0:0]
    10/14: $0\msie[0:0]
    11/14: $0\meie[0:0]
    12/14: $0\ie[0:0]
    13/14: $0\pie[0:0]
    14/14: $0\instret[63:0]
Creating decoders for process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:72$414'.
     1/3: $1\writeable[0:0]
     2/3: $1\readable[0:0]
     3/3: $1\read_data[63:0]
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4775'.
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4772'.
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4769'.
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4766'.
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4763'.
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4760'.
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4757'.
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4754'.
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4751'.
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4748'.
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:487$4709'.
     1/21: $2$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:503$4044_EN[0:0]$4743
     2/21: $2$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:503$4044_ADDR[1:0]$4742
     3/21: $2$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:500$4043_EN[0:0]$4741
     4/21: $2$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:500$4043_ADDR[1:0]$4740
     5/21: $2$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:497$4042_EN[0:0]$4739
     6/21: $2$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:497$4042_ADDR[1:0]$4738
     7/21: $2$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:494$4041_EN[0:0]$4737
     8/21: $2$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:494$4041_ADDR[1:0]$4736
     9/21: $26\i[31:0]
    10/21: $1$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:490$4040_EN[0:0]$4727
    11/21: $1$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:490$4039_EN[0:0]$4726
    12/21: $1$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:490$4038_EN[0:0]$4725
    13/21: $1$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:490$4037_EN[0:0]$4724
    14/21: $1$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:503$4044_EN[0:0]$4735
    15/21: $1$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:503$4044_ADDR[1:0]$4734
    16/21: $1$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:500$4043_EN[0:0]$4733
    17/21: $1$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:500$4043_ADDR[1:0]$4732
    18/21: $1$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:497$4042_EN[0:0]$4731
    19/21: $1$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:497$4042_ADDR[1:0]$4730
    20/21: $1$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:494$4041_EN[0:0]$4729
    21/21: $1$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:494$4041_ADDR[1:0]$4728
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:472$4680'.
     1/20: $3$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:479$4035_EN[4:0]$4706
     2/20: $3$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:479$4035_DATA[4:0]$4705
     3/20: $3$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:479$4035_ADDR[1:0]$4704
     4/20: $3$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:481$4036_EN[4:0]$4708
     5/20: $3$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:481$4036_ADDR[1:0]$4707
     6/20: $2$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:481$4036_EN[4:0]$4703
     7/20: $2$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:481$4036_ADDR[1:0]$4702
     8/20: $2$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:479$4035_EN[4:0]$4701
     9/20: $2$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:479$4035_DATA[4:0]$4700
    10/20: $2$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:479$4035_ADDR[1:0]$4699
    11/20: $24\i[31:0]
    12/20: $1$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4034_EN[4:0]$4693
    13/20: $1$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4033_EN[4:0]$4692
    14/20: $1$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4032_EN[4:0]$4691
    15/20: $1$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4031_EN[4:0]$4690
    16/20: $1$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:481$4036_EN[4:0]$4698
    17/20: $1$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:481$4036_ADDR[1:0]$4697
    18/20: $1$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:479$4035_EN[4:0]$4696
    19/20: $1$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:479$4035_DATA[4:0]$4695
    20/20: $1$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:479$4035_ADDR[1:0]$4694
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:457$4650'.
     1/20: $3$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_EN[5:0]$4676
     2/20: $3$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_DATA[5:0]$4675
     3/20: $3$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_ADDR[1:0]$4674
     4/20: $3$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:466$4030_EN[5:0]$4678
     5/20: $3$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:466$4030_ADDR[1:0]$4677
     6/20: $2$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:466$4030_EN[5:0]$4673
     7/20: $2$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:466$4030_ADDR[1:0]$4672
     8/20: $2$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_EN[5:0]$4671
     9/20: $2$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_DATA[5:0]$4670
    10/20: $2$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_ADDR[1:0]$4669
    11/20: $22\i[31:0]
    12/20: $1$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4028_EN[5:0]$4663
    13/20: $1$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4027_EN[5:0]$4662
    14/20: $1$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4026_EN[5:0]$4661
    15/20: $1$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4025_EN[5:0]$4660
    16/20: $1$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:466$4030_EN[5:0]$4668
    17/20: $1$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:466$4030_ADDR[1:0]$4667
    18/20: $1$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_EN[5:0]$4666
    19/20: $1$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_DATA[5:0]$4665
    20/20: $1$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_ADDR[1:0]$4664
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:442$4620'.
     1/20: $3$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_EN[5:0]$4647
     2/20: $3$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_DATA[5:0]$4646
     3/20: $3$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_ADDR[1:0]$4645
     4/20: $3$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:451$4024_EN[5:0]$4649
     5/20: $3$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:451$4024_ADDR[1:0]$4648
     6/20: $2$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:451$4024_EN[5:0]$4643
     7/20: $2$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:451$4024_ADDR[1:0]$4642
     8/20: $2$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_EN[5:0]$4641
     9/20: $2$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_DATA[5:0]$4640
    10/20: $2$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_ADDR[1:0]$4639
    11/20: $20\i[31:0]
    12/20: $1$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4022_EN[5:0]$4633
    13/20: $1$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4021_EN[5:0]$4632
    14/20: $1$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4020_EN[5:0]$4631
    15/20: $1$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4019_EN[5:0]$4630
    16/20: $1$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:451$4024_EN[5:0]$4638
    17/20: $1$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:451$4024_ADDR[1:0]$4637
    18/20: $1$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_EN[5:0]$4636
    19/20: $1$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_DATA[5:0]$4635
    20/20: $1$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_ADDR[1:0]$4634
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:427$4590'.
     1/20: $3$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_EN[5:0]$4616
     2/20: $3$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_DATA[5:0]$4615
     3/20: $3$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_ADDR[1:0]$4614
     4/20: $3$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:436$4018_EN[5:0]$4618
     5/20: $3$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:436$4018_ADDR[1:0]$4617
     6/20: $2$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:436$4018_EN[5:0]$4613
     7/20: $2$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:436$4018_ADDR[1:0]$4612
     8/20: $2$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_EN[5:0]$4611
     9/20: $2$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_DATA[5:0]$4610
    10/20: $2$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_ADDR[1:0]$4609
    11/20: $18\i[31:0]
    12/20: $1$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4016_EN[5:0]$4603
    13/20: $1$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4015_EN[5:0]$4602
    14/20: $1$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4014_EN[5:0]$4601
    15/20: $1$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4013_EN[5:0]$4600
    16/20: $1$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:436$4018_EN[5:0]$4608
    17/20: $1$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:436$4018_ADDR[1:0]$4607
    18/20: $1$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_EN[5:0]$4606
    19/20: $1$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_DATA[5:0]$4605
    20/20: $1$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_ADDR[1:0]$4604
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:412$4560'.
     1/20: $3$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_EN[5:0]$4586
     2/20: $3$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_DATA[5:0]$4585
     3/20: $3$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_ADDR[1:0]$4584
     4/20: $3$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:421$4012_EN[5:0]$4588
     5/20: $3$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:421$4012_ADDR[1:0]$4587
     6/20: $2$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:421$4012_EN[5:0]$4583
     7/20: $2$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:421$4012_ADDR[1:0]$4582
     8/20: $2$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_EN[5:0]$4581
     9/20: $2$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_DATA[5:0]$4580
    10/20: $2$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_ADDR[1:0]$4579
    11/20: $16\i[31:0]
    12/20: $1$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4010_EN[5:0]$4573
    13/20: $1$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4009_EN[5:0]$4572
    14/20: $1$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4008_EN[5:0]$4571
    15/20: $1$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4007_EN[5:0]$4570
    16/20: $1$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:421$4012_EN[5:0]$4578
    17/20: $1$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:421$4012_ADDR[1:0]$4577
    18/20: $1$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_EN[5:0]$4576
    19/20: $1$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_DATA[5:0]$4575
    20/20: $1$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_ADDR[1:0]$4574
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:396$4539'.
     1/13: $2$memwr$\rob_commited$/openlane/designs/hehe/src/core_empty/units/rcu.v:406$4006_EN[0:0]$4559
     2/13: $2$memwr$\rob_commited$/openlane/designs/hehe/src/core_empty/units/rcu.v:406$4006_ADDR[1:0]$4558
     3/13: $2$memwr$\rob_commited$/openlane/designs/hehe/src/core_empty/units/rcu.v:403$4005_EN[0:0]$4557
     4/13: $2$memwr$\rob_commited$/openlane/designs/hehe/src/core_empty/units/rcu.v:403$4005_ADDR[1:0]$4556
     5/13: $14\i[31:0]
     6/13: $1$memwr$\rob_commited$/openlane/designs/hehe/src/core_empty/units/rcu.v:399$4004_EN[0:0]$4551
     7/13: $1$memwr$\rob_commited$/openlane/designs/hehe/src/core_empty/units/rcu.v:399$4003_EN[0:0]$4550
     8/13: $1$memwr$\rob_commited$/openlane/designs/hehe/src/core_empty/units/rcu.v:399$4002_EN[0:0]$4549
     9/13: $1$memwr$\rob_commited$/openlane/designs/hehe/src/core_empty/units/rcu.v:399$4001_EN[0:0]$4548
    10/13: $1$memwr$\rob_commited$/openlane/designs/hehe/src/core_empty/units/rcu.v:406$4006_EN[0:0]$4555
    11/13: $1$memwr$\rob_commited$/openlane/designs/hehe/src/core_empty/units/rcu.v:406$4006_ADDR[1:0]$4554
    12/13: $1$memwr$\rob_commited$/openlane/designs/hehe/src/core_empty/units/rcu.v:403$4005_EN[0:0]$4553
    13/13: $1$memwr$\rob_commited$/openlane/designs/hehe/src/core_empty/units/rcu.v:403$4005_ADDR[1:0]$4552
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
     1/45: $2$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:379$4000_EN[3:0]$4536
     2/45: $2$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:379$4000_DATA[3:0]$4535
     3/45: $2$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:379$4000_ADDR[1:0]$4534
     4/45: $2$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:378$3999_EN[0:0]$4533
     5/45: $2$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:378$3999_DATA[0:0]$4532
     6/45: $2$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:378$3999_ADDR[1:0]$4531
     7/45: $2$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:375$3998_EN[3:0]$4530
     8/45: $2$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:375$3998_DATA[3:0]$4529
     9/45: $2$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:375$3998_ADDR[1:0]$4528
    10/45: $2$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:374$3997_EN[0:0]$4527
    11/45: $2$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:374$3997_DATA[0:0]$4526
    12/45: $2$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:374$3997_ADDR[1:0]$4525
    13/45: $2$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:371$3996_EN[3:0]$4524
    14/45: $2$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:371$3996_DATA[3:0]$4523
    15/45: $2$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:371$3996_ADDR[1:0]$4522
    16/45: $2$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:370$3995_EN[0:0]$4521
    17/45: $2$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:370$3995_DATA[0:0]$4520
    18/45: $2$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:370$3995_ADDR[1:0]$4519
    19/45: $12\i[31:0]
    20/45: $1$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3994_EN[3:0]$4500
    21/45: $1$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:364$3993_EN[0:0]$4499
    22/45: $1$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3992_EN[3:0]$4498
    23/45: $1$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:364$3991_EN[0:0]$4497
    24/45: $1$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3990_EN[3:0]$4496
    25/45: $1$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:364$3989_EN[0:0]$4495
    26/45: $1$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3988_EN[3:0]$4494
    27/45: $1$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:364$3987_EN[0:0]$4493
    28/45: $1$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:379$4000_EN[3:0]$4518
    29/45: $1$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:379$4000_DATA[3:0]$4517
    30/45: $1$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:379$4000_ADDR[1:0]$4516
    31/45: $1$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:378$3999_EN[0:0]$4515
    32/45: $1$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:378$3999_DATA[0:0]$4514
    33/45: $1$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:378$3999_ADDR[1:0]$4513
    34/45: $1$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:375$3998_EN[3:0]$4512
    35/45: $1$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:375$3998_DATA[3:0]$4511
    36/45: $1$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:375$3998_ADDR[1:0]$4510
    37/45: $1$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:374$3997_EN[0:0]$4509
    38/45: $1$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:374$3997_DATA[0:0]$4508
    39/45: $1$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:374$3997_ADDR[1:0]$4507
    40/45: $1$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:371$3996_EN[3:0]$4506
    41/45: $1$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:371$3996_DATA[3:0]$4505
    42/45: $1$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:371$3996_ADDR[1:0]$4504
    43/45: $1$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:370$3995_EN[0:0]$4503
    44/45: $1$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:370$3995_DATA[0:0]$4502
    45/45: $1$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:370$3995_ADDR[1:0]$4501
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:325$4411'.
     1/13: $2$memwr$\rob_issued_uncommited$/openlane/designs/hehe/src/core_empty/units/rcu.v:335$3980_EN[0:0]$4435
     2/13: $2$memwr$\rob_issued_uncommited$/openlane/designs/hehe/src/core_empty/units/rcu.v:335$3980_ADDR[1:0]$4434
     3/13: $2$memwr$\rob_issued_uncommited$/openlane/designs/hehe/src/core_empty/units/rcu.v:332$3979_EN[0:0]$4433
     4/13: $2$memwr$\rob_issued_uncommited$/openlane/designs/hehe/src/core_empty/units/rcu.v:332$3979_ADDR[1:0]$4432
     5/13: $10\i[31:0]
     6/13: $1$memwr$\rob_issued_uncommited$/openlane/designs/hehe/src/core_empty/units/rcu.v:328$3978_EN[0:0]$4425
     7/13: $1$memwr$\rob_issued_uncommited$/openlane/designs/hehe/src/core_empty/units/rcu.v:328$3977_EN[0:0]$4424
     8/13: $1$memwr$\rob_issued_uncommited$/openlane/designs/hehe/src/core_empty/units/rcu.v:328$3976_EN[0:0]$4423
     9/13: $1$memwr$\rob_issued_uncommited$/openlane/designs/hehe/src/core_empty/units/rcu.v:328$3975_EN[0:0]$4422
    10/13: $1$memwr$\rob_issued_uncommited$/openlane/designs/hehe/src/core_empty/units/rcu.v:335$3980_EN[0:0]$4429
    11/13: $1$memwr$\rob_issued_uncommited$/openlane/designs/hehe/src/core_empty/units/rcu.v:335$3980_ADDR[1:0]$4428
    12/13: $1$memwr$\rob_issued_uncommited$/openlane/designs/hehe/src/core_empty/units/rcu.v:332$3979_EN[0:0]$4427
    13/13: $1$memwr$\rob_issued_uncommited$/openlane/designs/hehe/src/core_empty/units/rcu.v:332$3979_ADDR[1:0]$4426
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:310$4388'.
     1/13: $2$memwr$\rob_used$/openlane/designs/hehe/src/core_empty/units/rcu.v:320$3974_EN[0:0]$4410
     2/13: $2$memwr$\rob_used$/openlane/designs/hehe/src/core_empty/units/rcu.v:320$3974_ADDR[1:0]$4409
     3/13: $2$memwr$\rob_used$/openlane/designs/hehe/src/core_empty/units/rcu.v:317$3973_EN[0:0]$4408
     4/13: $2$memwr$\rob_used$/openlane/designs/hehe/src/core_empty/units/rcu.v:317$3973_ADDR[1:0]$4407
     5/13: $8\i[31:0]
     6/13: $1$memwr$\rob_used$/openlane/designs/hehe/src/core_empty/units/rcu.v:313$3972_EN[0:0]$4402
     7/13: $1$memwr$\rob_used$/openlane/designs/hehe/src/core_empty/units/rcu.v:313$3971_EN[0:0]$4401
     8/13: $1$memwr$\rob_used$/openlane/designs/hehe/src/core_empty/units/rcu.v:313$3970_EN[0:0]$4400
     9/13: $1$memwr$\rob_used$/openlane/designs/hehe/src/core_empty/units/rcu.v:313$3969_EN[0:0]$4399
    10/13: $1$memwr$\rob_used$/openlane/designs/hehe/src/core_empty/units/rcu.v:320$3974_EN[0:0]$4406
    11/13: $1$memwr$\rob_used$/openlane/designs/hehe/src/core_empty/units/rcu.v:320$3974_ADDR[1:0]$4405
    12/13: $1$memwr$\rob_used$/openlane/designs/hehe/src/core_empty/units/rcu.v:317$3973_EN[0:0]$4404
    13/13: $1$memwr$\rob_used$/openlane/designs/hehe/src/core_empty/units/rcu.v:317$3973_ADDR[1:0]$4403
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
     1/61: $2$memwr$\rob_op_fence$/openlane/designs/hehe/src/core_empty/units/rcu.v:299$3968_EN[0:0]$4382
     2/61: $2$memwr$\rob_op_fence$/openlane/designs/hehe/src/core_empty/units/rcu.v:299$3968_DATA[0:0]$4381
     3/61: $2$memwr$\rob_op_fence$/openlane/designs/hehe/src/core_empty/units/rcu.v:299$3968_ADDR[1:0]$4380
     4/61: $2$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:297$3967_EN[3:0]$4379
     5/61: $2$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:297$3967_DATA[3:0]$4378
     6/61: $2$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:297$3967_ADDR[1:0]$4377
     7/61: $2$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4376
     8/61: $2$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_DATA[79:0]$4375
     9/61: $2$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_ADDR[1:0]$4374
    10/61: $2$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4373
    11/61: $2$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_DATA[44:0]$4372
    12/61: $2$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_ADDR[1:0]$4371
    13/61: $2$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:289$3964_EN[4:0]$4370
    14/61: $2$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:289$3964_DATA[4:0]$4369
    15/61: $2$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:289$3964_ADDR[1:0]$4368
    16/61: $2$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4367
    17/61: $2$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_DATA[67:0]$4366
    18/61: $2$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_ADDR[1:0]$4365
    19/61: $6\i[31:0]
    20/61: $1$memwr$\rob_op_fence$/openlane/designs/hehe/src/core_empty/units/rcu.v:283$3962_EN[0:0]$4346
    21/61: $1$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3961_EN[3:0]$4345
    22/61: $1$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4344
    23/61: $1$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4343
    24/61: $1$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3958_EN[4:0]$4342
    25/61: $1$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4341
    26/61: $1$memwr$\rob_op_fence$/openlane/designs/hehe/src/core_empty/units/rcu.v:283$3956_EN[0:0]$4340
    27/61: $1$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3955_EN[3:0]$4339
    28/61: $1$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4338
    29/61: $1$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4337
    30/61: $1$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3952_EN[4:0]$4336
    31/61: $1$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4335
    32/61: $1$memwr$\rob_op_fence$/openlane/designs/hehe/src/core_empty/units/rcu.v:283$3950_EN[0:0]$4334
    33/61: $1$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3949_EN[3:0]$4333
    34/61: $1$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4332
    35/61: $1$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4331
    36/61: $1$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3946_EN[4:0]$4330
    37/61: $1$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4329
    38/61: $1$memwr$\rob_op_fence$/openlane/designs/hehe/src/core_empty/units/rcu.v:283$3944_EN[0:0]$4328
    39/61: $1$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3943_EN[3:0]$4327
    40/61: $1$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4326
    41/61: $1$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4325
    42/61: $1$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3940_EN[4:0]$4324
    43/61: $1$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4323
    44/61: $1$memwr$\rob_op_fence$/openlane/designs/hehe/src/core_empty/units/rcu.v:299$3968_EN[0:0]$4364
    45/61: $1$memwr$\rob_op_fence$/openlane/designs/hehe/src/core_empty/units/rcu.v:299$3968_DATA[0:0]$4363
    46/61: $1$memwr$\rob_op_fence$/openlane/designs/hehe/src/core_empty/units/rcu.v:299$3968_ADDR[1:0]$4362
    47/61: $1$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:297$3967_EN[3:0]$4361
    48/61: $1$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:297$3967_DATA[3:0]$4360
    49/61: $1$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:297$3967_ADDR[1:0]$4359
    50/61: $1$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4358
    51/61: $1$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_DATA[79:0]$4357
    52/61: $1$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_ADDR[1:0]$4356
    53/61: $1$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4355
    54/61: $1$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_DATA[44:0]$4354
    55/61: $1$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_ADDR[1:0]$4353
    56/61: $1$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:289$3964_EN[4:0]$4352
    57/61: $1$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:289$3964_DATA[4:0]$4351
    58/61: $1$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:289$3964_ADDR[1:0]$4350
    59/61: $1$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4349
    60/61: $1$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_DATA[67:0]$4348
    61/61: $1$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_ADDR[1:0]$4347
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
     1/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:267$3938_EN[5:0]$4277
     2/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:267$3938_DATA[5:0]$4276
     3/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:267$3938_ADDR[4:0]$4275
     4/36: $4\i[31:0]
     5/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3937_EN[5:0]$4274
     6/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3936_EN[5:0]$4273
     7/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3935_EN[5:0]$4272
     8/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3934_EN[5:0]$4271
     9/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3933_EN[5:0]$4270
    10/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3932_EN[5:0]$4269
    11/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3931_EN[5:0]$4268
    12/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3930_EN[5:0]$4267
    13/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3929_EN[5:0]$4266
    14/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3928_EN[5:0]$4265
    15/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3927_EN[5:0]$4264
    16/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3926_EN[5:0]$4263
    17/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3925_EN[5:0]$4262
    18/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3924_EN[5:0]$4261
    19/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3923_EN[5:0]$4260
    20/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3922_EN[5:0]$4259
    21/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3921_EN[5:0]$4258
    22/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3920_EN[5:0]$4257
    23/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3919_EN[5:0]$4256
    24/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3918_EN[5:0]$4255
    25/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3917_EN[5:0]$4254
    26/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3916_EN[5:0]$4253
    27/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3915_EN[5:0]$4252
    28/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3914_EN[5:0]$4251
    29/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3913_EN[5:0]$4250
    30/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3912_EN[5:0]$4249
    31/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3911_EN[5:0]$4248
    32/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3910_EN[5:0]$4247
    33/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3909_EN[5:0]$4246
    34/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3908_EN[5:0]$4245
    35/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3907_EN[5:0]$4244
    36/36: $1$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3906_EN[5:0]$4243
Creating decoders for process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
     1/66: $4$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_EN[5:0]$4206
     2/66: $4$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_DATA[5:0]$4205
     3/66: $4$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_ADDR[4:0]$4204
     4/66: $3$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_EN[5:0]$4203
     5/66: $3$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_DATA[5:0]$4202
     6/66: $3$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_ADDR[4:0]$4201
     7/66: $2\i[31:0]
     8/66: $2$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3904_EN[5:0]$4192
     9/66: $2$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3904_DATA[5:0]$4191
    10/66: $2$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3903_EN[5:0]$4190
    11/66: $2$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3903_DATA[5:0]$4189
    12/66: $2$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3902_EN[5:0]$4188
    13/66: $2$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3902_DATA[5:0]$4187
    14/66: $2$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3901_EN[5:0]$4186
    15/66: $2$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3901_DATA[5:0]$4185
    16/66: $2$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3900_EN[5:0]$4184
    17/66: $2$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3900_DATA[5:0]$4183
    18/66: $2$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_EN[5:0]$4195
    19/66: $2$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_DATA[5:0]$4194
    20/66: $2$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_ADDR[4:0]$4193
    21/66: $1\i[31:0]
    22/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3899_EN[5:0]$4168
    23/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3898_EN[5:0]$4167
    24/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3897_EN[5:0]$4166
    25/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3896_EN[5:0]$4165
    26/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3895_EN[5:0]$4164
    27/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3894_EN[5:0]$4163
    28/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3893_EN[5:0]$4162
    29/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3892_EN[5:0]$4161
    30/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3891_EN[5:0]$4160
    31/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3890_EN[5:0]$4159
    32/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3889_EN[5:0]$4158
    33/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3888_EN[5:0]$4157
    34/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3887_EN[5:0]$4156
    35/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3886_EN[5:0]$4155
    36/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3885_EN[5:0]$4154
    37/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3884_EN[5:0]$4153
    38/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3883_EN[5:0]$4152
    39/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3882_EN[5:0]$4151
    40/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3881_EN[5:0]$4150
    41/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3880_EN[5:0]$4149
    42/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3879_EN[5:0]$4148
    43/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3878_EN[5:0]$4147
    44/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3877_EN[5:0]$4146
    45/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3876_EN[5:0]$4145
    46/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3875_EN[5:0]$4144
    47/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3874_EN[5:0]$4143
    48/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3873_EN[5:0]$4142
    49/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3872_EN[5:0]$4141
    50/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3871_EN[5:0]$4140
    51/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3870_EN[5:0]$4139
    52/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3869_EN[5:0]$4138
    53/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3868_EN[5:0]$4137
    54/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_EN[5:0]$4181
    55/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_DATA[5:0]$4180
    56/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_ADDR[4:0]$4179
    57/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3904_EN[5:0]$4178
    58/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3904_DATA[5:0]$4177
    59/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3903_EN[5:0]$4176
    60/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3903_DATA[5:0]$4175
    61/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3902_EN[5:0]$4174
    62/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3902_DATA[5:0]$4173
    63/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3901_EN[5:0]$4172
    64/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3901_DATA[5:0]$4171
    65/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3900_EN[5:0]$4170
    66/66: $1$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3900_DATA[5:0]$4169
Creating decoders for process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:88$5402'.
Creating decoders for process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:87$5401'.
Creating decoders for process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:65$5400'.
Creating decoders for process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:203$5383'.
Creating decoders for process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:172$5376'.
     1/1: $0\mshr_is_full[0:0]
Creating decoders for process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:154$5366'.
     1/1: $0\start[0:0]
Creating decoders for process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:149$5365'.
     1/1: $0\addr_save[31:0]
Creating decoders for process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:140$5364'.
     1/2: $0\tag_out_save[31:0]
     2/2: $0\data_out_save[31:0]
Creating decoders for process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:90$5339'.
     1/2: $0\reset[0:0]
     2/2: $0\counter[7:0]
Creating decoders for process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:53$5338'.
     1/1: $0\req_addr[31:0]
Creating decoders for process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
     1/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:89$3491_EN[0:0]$3726
     2/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:89$3491_ADDR[5:0]$3725
     3/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:86$3490_EN[0:0]$3724
     4/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:86$3490_ADDR[5:0]$3723
     5/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:83$3489_EN[0:0]$3720
     6/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:83$3489_DATA[0:0]$3719
     7/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:83$3489_ADDR[5:0]$3718
     8/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3488_EN[0:0]$3717
     9/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3487_EN[0:0]$3716
    10/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3486_EN[0:0]$3715
    11/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3485_EN[0:0]$3714
    12/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3484_EN[0:0]$3713
    13/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3483_EN[0:0]$3712
    14/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3482_EN[0:0]$3711
    15/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3481_EN[0:0]$3710
    16/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3480_EN[0:0]$3709
    17/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3479_EN[0:0]$3708
    18/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3478_EN[0:0]$3707
    19/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3477_EN[0:0]$3706
    20/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3476_EN[0:0]$3705
    21/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3475_EN[0:0]$3704
    22/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3474_EN[0:0]$3703
    23/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3473_EN[0:0]$3702
    24/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3472_EN[0:0]$3701
    25/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3471_EN[0:0]$3700
    26/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3470_EN[0:0]$3699
    27/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3469_EN[0:0]$3698
    28/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3468_EN[0:0]$3697
    29/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3467_EN[0:0]$3696
    30/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3466_EN[0:0]$3695
    31/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3465_EN[0:0]$3694
    32/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3464_EN[0:0]$3693
    33/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3463_EN[0:0]$3692
    34/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3462_EN[0:0]$3691
    35/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3461_EN[0:0]$3690
    36/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3460_EN[0:0]$3689
    37/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3459_EN[0:0]$3688
    38/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3458_EN[0:0]$3687
    39/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3457_EN[0:0]$3686
    40/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3456_EN[0:0]$3685
    41/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3455_EN[0:0]$3684
    42/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3454_EN[0:0]$3683
    43/87: $2$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:76$3453_EN[0:0]$3682
    44/87: $3\i[31:0]
    45/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3488_EN[0:0]$3674
    46/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3487_EN[0:0]$3673
    47/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3486_EN[0:0]$3672
    48/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3485_EN[0:0]$3671
    49/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3484_EN[0:0]$3670
    50/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3483_EN[0:0]$3669
    51/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3482_EN[0:0]$3668
    52/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3481_EN[0:0]$3667
    53/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3480_EN[0:0]$3666
    54/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3479_EN[0:0]$3665
    55/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3478_EN[0:0]$3664
    56/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3477_EN[0:0]$3663
    57/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3476_EN[0:0]$3662
    58/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3475_EN[0:0]$3661
    59/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3474_EN[0:0]$3660
    60/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3473_EN[0:0]$3659
    61/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3472_EN[0:0]$3658
    62/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3471_EN[0:0]$3657
    63/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3470_EN[0:0]$3656
    64/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3469_EN[0:0]$3655
    65/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3468_EN[0:0]$3654
    66/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3467_EN[0:0]$3653
    67/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3466_EN[0:0]$3652
    68/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3465_EN[0:0]$3651
    69/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3464_EN[0:0]$3650
    70/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3463_EN[0:0]$3649
    71/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3462_EN[0:0]$3648
    72/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3461_EN[0:0]$3647
    73/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3460_EN[0:0]$3646
    74/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3459_EN[0:0]$3645
    75/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3458_EN[0:0]$3644
    76/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3457_EN[0:0]$3643
    77/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3456_EN[0:0]$3642
    78/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3455_EN[0:0]$3641
    79/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3454_EN[0:0]$3640
    80/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:76$3453_EN[0:0]$3639
    81/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:89$3491_EN[0:0]$3681
    82/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:89$3491_ADDR[5:0]$3680
    83/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:86$3490_EN[0:0]$3679
    84/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:86$3490_ADDR[5:0]$3678
    85/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:83$3489_EN[0:0]$3677
    86/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:83$3489_DATA[0:0]$3676
    87/87: $1$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:83$3489_ADDR[5:0]$3675
Creating decoders for process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
     1/49: $2$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3592
     2/49: $2$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_DATA[63:0]$3591
     3/49: $2$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_ADDR[5:0]$3590
     4/49: $2$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3587
     5/49: $2$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_DATA[63:0]$3586
     6/49: $2$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_ADDR[5:0]$3585
     7/49: $1\i[31:0]
     8/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3578
     9/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3577
    10/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3576
    11/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3575
    12/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3574
    13/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3573
    14/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3572
    15/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3571
    16/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3570
    17/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3569
    18/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3568
    19/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3567
    20/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3566
    21/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3565
    22/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3564
    23/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3563
    24/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3562
    25/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3561
    26/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3560
    27/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3559
    28/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3558
    29/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3557
    30/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3556
    31/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3555
    32/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3554
    33/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3553
    34/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3552
    35/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3551
    36/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3550
    37/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3549
    38/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3548
    39/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3547
    40/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3546
    41/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3545
    42/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3544
    43/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3543
    44/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3584
    45/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_DATA[63:0]$3583
    46/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_ADDR[5:0]$3582
    47/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3581
    48/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_DATA[63:0]$3580
    49/49: $1$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_ADDR[5:0]$3579
Creating decoders for process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:51$3498'.
Creating decoders for process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:47$3496'.
Creating decoders for process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:42$3494'.
Creating decoders for process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:38$3492'.
Creating decoders for process `$paramod$dcb7fb550a34fb106769e457d79baae1152e1fa1\counter_rob.$proc$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:16$3412'.
     1/1: $0\cnt_r[1:0]
Creating decoders for process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$273'.
Creating decoders for process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$270'.
Creating decoders for process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$267'.
Creating decoders for process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$264'.
Creating decoders for process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$261'.
Creating decoders for process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$258'.
Creating decoders for process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$255'.
Creating decoders for process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$252'.
Creating decoders for process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$249'.
Creating decoders for process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$246'.
Creating decoders for process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$243'.
Creating decoders for process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$240'.
Creating decoders for process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$237'.
Creating decoders for process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$234'.
Creating decoders for process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$231'.
Creating decoders for process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
     1/69: $2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:143$106_EN[51:0]$230
     2/69: $2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:143$106_DATA[51:0]$229
     3/69: $2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:143$106_ADDR[0:0]$228
     4/69: $3$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$227
     5/69: $3$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_DATA[63:0]$226
     6/69: $3$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_ADDR[0:0]$225
     7/69: $3$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:136$104_EN[51:0]$224
     8/69: $3$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:136$104_DATA[51:0]$223
     9/69: $3$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:136$104_ADDR[0:0]$222
    10/69: $2$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$220
    11/69: $2$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_DATA[63:0]$219
    12/69: $2$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_ADDR[0:0]$218
    13/69: $2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:136$104_EN[51:0]$217
    14/69: $2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:136$104_DATA[51:0]$216
    15/69: $2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:136$104_ADDR[0:0]$215
    16/69: $3$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:127$103_EN[51:0]$214
    17/69: $3$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:127$103_DATA[51:0]$213
    18/69: $3$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:127$103_ADDR[0:0]$212
    19/69: $2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:127$103_EN[51:0]$209
    20/69: $2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:127$103_DATA[51:0]$208
    21/69: $2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:127$103_ADDR[0:0]$207
    22/69: $2$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:126$102[51:0]$206
    23/69: $2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:125$101_EN[51:0]$205
    24/69: $2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:125$101_DATA[51:0]$204
    25/69: $2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:125$101_ADDR[0:0]$203
    26/69: $2$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$202
    27/69: $2$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_DATA[63:0]$201
    28/69: $2$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_ADDR[0:0]$200
    29/69: $3$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$199
    30/69: $3$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_DATA[63:0]$198
    31/69: $3$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_ADDR[0:0]$197
    32/69: $2$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$196
    33/69: $2$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_DATA[63:0]$195
    34/69: $2$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_ADDR[0:0]$194
    35/69: $2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$193
    36/69: $2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_DATA[51:0]$192
    37/69: $2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_ADDR[0:0]$191
    38/69: $1$unnamed_block$76.rst_flush_gen_i[31:0]$159
    39/69: $1$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$165
    40/69: $1$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$164
    41/69: $1$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$163
    42/69: $1$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$162
    43/69: $1$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$161
    44/69: $1$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$160
    45/69: $1$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:143$106_EN[51:0]$190
    46/69: $1$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:143$106_DATA[51:0]$189
    47/69: $1$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:143$106_ADDR[0:0]$188
    48/69: $1$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$187
    49/69: $1$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_DATA[63:0]$186
    50/69: $1$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_ADDR[0:0]$185
    51/69: $1$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:136$104_EN[51:0]$184
    52/69: $1$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:136$104_DATA[51:0]$183
    53/69: $1$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:136$104_ADDR[0:0]$182
    54/69: $1$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:127$103_EN[51:0]$181
    55/69: $1$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:127$103_DATA[51:0]$180
    56/69: $1$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:127$103_ADDR[0:0]$179
    57/69: $1$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:126$102[51:0]$178
    58/69: $1$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:125$101_EN[51:0]$177
    59/69: $1$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:125$101_DATA[51:0]$176
    60/69: $1$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:125$101_ADDR[0:0]$175
    61/69: $1$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$174
    62/69: $1$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_DATA[63:0]$173
    63/69: $1$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_ADDR[0:0]$172
    64/69: $1$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$171
    65/69: $1$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_DATA[63:0]$170
    66/69: $1$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_ADDR[0:0]$169
    67/69: $1$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$168
    68/69: $1$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_DATA[51:0]$167
    69/69: $1$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_ADDR[0:0]$166
Creating decoders for process `\lr.$proc$/openlane/designs/hehe/src/core_empty/lsu/lr.v:93$72'.
     1/6: $0\wb_opcode_save[0:0]
     2/6: $0\wb_mask_save[3:0]
     3/6: $0\wb_data_save[31:0]
     4/6: $0\wb_addr_save[31:0]
     5/6: $0\wb_lsq_index_save[0:0]
     6/6: $0\bus_lock[0:0]
Creating decoders for process `$paramod$1286801919bc9f3afaff9a758dd55f89b75528f7\counter.$proc$/openlane/designs/hehe/src/core_empty/units/counter.v:14$5406'.
     1/1: $0\cnt_r[5:0]

37.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.\fifo_empty' from process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:74$3398'.
No latch inferred for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.\fifo_full' from process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:70$3396'.
No latch inferred for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.\fifo_num' from process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:53$3390'.
No latch inferred for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.\rdata' from process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:48$3388'.
Latch inferred for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.\next_pc_out' from process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:49$3215': $auto$proc_dlatch.cc:427:proc_dlatch$10476
Latch inferred for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.\i' from process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:49$3215': $auto$proc_dlatch.cc:427:proc_dlatch$10487
No latch inferred for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$mem2bits$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:41$3073' from process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:0$3194'.
No latch inferred for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.\fifo_empty' from process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:69$3853'.
No latch inferred for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.\fifo_full' from process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:65$3851'.
No latch inferred for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.\fifo_num' from process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:48$3845'.
No latch inferred for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.\rdata' from process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:43$3843'.
No latch inferred for signal `\new_fu.\alu_input_a' from process `\new_fu.$proc$/openlane/designs/hehe/src/core_empty/units/new_fu.v:202$1176'.
No latch inferred for signal `\new_fu.\alu_input_b' from process `\new_fu.$proc$/openlane/designs/hehe/src/core_empty/units/new_fu.v:202$1176'.
No latch inferred for signal `\new_alu.\quasi_result' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\negate' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\usign' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\less' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\is_equal' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\is_less' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\alu_result_add_sub_half_w' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\alu_result_add_sub_w' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\alu_result_sll_half_w' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\alu_result_sll_w' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\alu_result_slt_w' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\alu_result_xor_w' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\alu_result_srl_sra_half_w' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\alu_result_srl_sra_w' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\alu_result_and_clr_w' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\alu_result_or_w' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\branch_w' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\jump_w' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\valid_w' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\csr_exception_w' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\exception_valid_w' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\cmp_result_w' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\tmp_shifted' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\tmp_shiftedw' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\sllw_w' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\new_alu.\exception_code_w' from process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
No latch inferred for signal `\fetch.\next_pc' from process `\fetch.$proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:99$561'.
No latch inferred for signal `\excep_ctrl.\interupt' from process `\excep_ctrl.$proc$/openlane/designs/hehe/src/core_empty/units/excep_ctrl.v:38$525'.
No latch inferred for signal `\excep_ctrl.\ecause' from process `\excep_ctrl.$proc$/openlane/designs/hehe/src/core_empty/units/excep_ctrl.v:38$525'.
No latch inferred for signal `\decode.\pc_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\next_pc_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\csr_data_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\imm_data_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\csr_address_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\csr_readable_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\csr_writeable_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\alu_function_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\alu_function_modifier_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\alu_select_a_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\alu_select_b_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\jump_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\branch_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\is_alu_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\load_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\store_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\uses_rd_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\rd_address_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\csr_read_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\csr_write_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\mret_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\wfi_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\ecause_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\exception_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\cmp_function_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\load_store_size_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\load_signed_out_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\half_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\is_fence_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
No latch inferred for signal `\decode.\uses_rs1_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:108$425'.
No latch inferred for signal `\decode.\uses_rs2_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:108$425'.
No latch inferred for signal `\decode.\uses_csr_w' from process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:108$425'.
No latch inferred for signal `\csr.\read_data' from process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:72$414'.
No latch inferred for signal `\csr.\readable' from process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:72$414'.
No latch inferred for signal `\csr.\writeable' from process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:72$414'.
No latch inferred for signal `\rcu.$mem2bits$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:344$3986' from process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4775'.
No latch inferred for signal `\rcu.$mem2bits$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:343$3985' from process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4772'.
No latch inferred for signal `\rcu.$mem2bits$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:343$3984' from process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4769'.
No latch inferred for signal `\rcu.$mem2bits$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:342$3983' from process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4766'.
No latch inferred for signal `\rcu.$mem2bits$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:341$3982' from process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4763'.
No latch inferred for signal `\rcu.$mem2bits$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:341$3981' from process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4760'.
No latch inferred for signal `\rcu.$mem2bits$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:182$3867' from process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4757'.
No latch inferred for signal `\rcu.$mem2bits$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:177$3866' from process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4754'.
No latch inferred for signal `\rcu.$mem2bits$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:163$3865' from process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4751'.
No latch inferred for signal `\rcu.$mem2bits$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:162$3864' from process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4748'.
No latch inferred for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.\prs2_p' from process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:51$3498'.
No latch inferred for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.\prs1_p' from process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:47$3496'.
No latch inferred for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.\prs2_data' from process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:42$3494'.
No latch inferred for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.\prs1_data' from process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:38$3492'.
No latch inferred for signal `\lsq.$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:94$91' from process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$273'.
No latch inferred for signal `\lsq.$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:93$90' from process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$270'.
No latch inferred for signal `\lsq.$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:92$89' from process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$267'.
No latch inferred for signal `\lsq.$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:91$88' from process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$264'.
No latch inferred for signal `\lsq.$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:89$87' from process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$261'.
No latch inferred for signal `\lsq.$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:83$86' from process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$258'.
No latch inferred for signal `\lsq.$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:81$85' from process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$255'.
No latch inferred for signal `\lsq.$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:80$84' from process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$252'.
No latch inferred for signal `\lsq.$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:79$83' from process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$249'.
No latch inferred for signal `\lsq.$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:68$82' from process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$246'.
No latch inferred for signal `\lsq.$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:67$81' from process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$243'.
No latch inferred for signal `\lsq.$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:67$80' from process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$240'.
No latch inferred for signal `\lsq.$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:64$79' from process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$237'.
No latch inferred for signal `\lsq.$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:64$78' from process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$234'.
No latch inferred for signal `\lsq.$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:60$77' from process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$231'.

37.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$8bcbbc88324928ba360f33671db3672c4f2c5c94\counter_tmp.\cnt_r' using process `$paramod$8bcbbc88324928ba360f33671db3672c4f2c5c94\counter_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/counter_tmp.v:15$5403'.
  created $dff cell `$procdff$10488' with positive edge clock.
Creating register for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.\fifo_recount' using process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:79$3400'.
  created $dff cell `$procdff$10489' with positive edge clock.
Creating register for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.\i' using process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
  created $dff cell `$procdff$10490' with positive edge clock.
Creating register for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN' using process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
  created $dff cell `$procdff$10491' with positive edge clock.
Creating register for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN' using process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
  created $dff cell `$procdff$10492' with positive edge clock.
Creating register for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN' using process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
  created $dff cell `$procdff$10493' with positive edge clock.
Creating register for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN' using process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
  created $dff cell `$procdff$10494' with positive edge clock.
Creating register for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN' using process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
  created $dff cell `$procdff$10495' with positive edge clock.
Creating register for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN' using process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
  created $dff cell `$procdff$10496' with positive edge clock.
Creating register for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN' using process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
  created $dff cell `$procdff$10497' with positive edge clock.
Creating register for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN' using process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
  created $dff cell `$procdff$10498' with positive edge clock.
Creating register for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN' using process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
  created $dff cell `$procdff$10499' with positive edge clock.
Creating register for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN' using process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
  created $dff cell `$procdff$10500' with positive edge clock.
Creating register for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN' using process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
  created $dff cell `$procdff$10501' with positive edge clock.
Creating register for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN' using process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
  created $dff cell `$procdff$10502' with positive edge clock.
Creating register for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN' using process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
  created $dff cell `$procdff$10503' with positive edge clock.
Creating register for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN' using process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
  created $dff cell `$procdff$10504' with positive edge clock.
Creating register for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN' using process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
  created $dff cell `$procdff$10505' with positive edge clock.
Creating register for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN' using process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
  created $dff cell `$procdff$10506' with positive edge clock.
Creating register for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_ADDR' using process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
  created $dff cell `$procdff$10507' with positive edge clock.
Creating register for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_DATA' using process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
  created $dff cell `$procdff$10508' with positive edge clock.
Creating register for signal `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN' using process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
  created $dff cell `$procdff$10509' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.\i' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10510' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10511' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10512' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10513' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10514' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10515' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10516' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10517' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10518' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_DATA' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10519' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10520' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_DATA' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10521' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10522' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_DATA' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10523' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10524' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_DATA' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10525' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10526' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_ADDR' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10527' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_DATA' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10528' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10529' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_ADDR' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10530' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_DATA' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10531' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
  created $dff cell `$procdff$10532' with positive edge clock.
Creating register for signal `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.\counter' using process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:66$3224'.
  created $dff cell `$procdff$10533' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.\i' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10534' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.\GHR' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10535' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3074_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10536' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3075_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10537' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3076_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10538' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3077_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10539' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3078_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10540' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3079_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10541' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3080_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10542' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3081_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10543' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3082_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10544' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3083_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10545' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3084_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10546' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3085_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10547' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3086_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10548' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3087_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10549' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3088_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10550' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3089_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10551' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:64$3090_ADDR' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10552' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:64$3090_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10553' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:66$3091_ADDR' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10554' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:66$3091_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10555' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:68$3092_ADDR' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10556' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:68$3092_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10557' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:70$3093_ADDR' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10558' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:70$3093_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10559' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:75$3094_ADDR' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10560' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:75$3094_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10561' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:77$3095_ADDR' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10562' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:77$3095_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10563' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:79$3096_ADDR' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10564' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:79$3096_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10565' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:81$3097_ADDR' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10566' with positive edge clock.
Creating register for signal `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:81$3097_EN' using process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
  created $dff cell `$procdff$10567' with positive edge clock.
Creating register for signal `$paramod$459cb9db666df4d76a2e07bbdf686e383e432e4a\counter.\cnt_r' using process `$paramod$459cb9db666df4d76a2e07bbdf686e383e432e4a\counter.$proc$/openlane/designs/hehe/src/core_empty/units/counter.v:14$3068'.
  created $dff cell `$procdff$10568' with positive edge clock.
Creating register for signal `\bus_arbiter.\lock' using process `\bus_arbiter.$proc$/openlane/designs/hehe/src/bus_arbiter.v:69$3062'.
  created $dff cell `$procdff$10569' with positive edge clock.
Creating register for signal `\bus_arbiter.\m2_wb_sel_ff' using process `\bus_arbiter.$proc$/openlane/designs/hehe/src/bus_arbiter.v:69$3062'.
  created $dff cell `$procdff$10570' with positive edge clock.
Creating register for signal `\bus_arbiter.\m2_dcache_wbd_dat' using process `\bus_arbiter.$proc$/openlane/designs/hehe/src/bus_arbiter.v:69$3062'.
  created $dff cell `$procdff$10571' with positive edge clock.
Creating register for signal `\bus_arbiter.\m2_dcache_wbd_adr' using process `\bus_arbiter.$proc$/openlane/designs/hehe/src/bus_arbiter.v:69$3062'.
  created $dff cell `$procdff$10572' with positive edge clock.
Creating register for signal `\bus_arbiter.\m2_dcache_wbd_sel' using process `\bus_arbiter.$proc$/openlane/designs/hehe/src/bus_arbiter.v:69$3062'.
  created $dff cell `$procdff$10573' with positive edge clock.
Creating register for signal `\bus_arbiter.\m2_dcache_wbd_bl' using process `\bus_arbiter.$proc$/openlane/designs/hehe/src/bus_arbiter.v:69$3062'.
  created $dff cell `$procdff$10574' with positive edge clock.
Creating register for signal `\bus_arbiter.\m2_dcache_wbd_bry' using process `\bus_arbiter.$proc$/openlane/designs/hehe/src/bus_arbiter.v:69$3062'.
  created $dff cell `$procdff$10575' with positive edge clock.
Creating register for signal `\bus_arbiter.\m2_dcache_wbd_we' using process `\bus_arbiter.$proc$/openlane/designs/hehe/src/bus_arbiter.v:69$3062'.
  created $dff cell `$procdff$10576' with positive edge clock.
Creating register for signal `\bus_arbiter.\m2_dcache_wbd_cyc' using process `\bus_arbiter.$proc$/openlane/designs/hehe/src/bus_arbiter.v:69$3062'.
  created $dff cell `$procdff$10577' with positive edge clock.
Creating register for signal `\bus_arbiter.\m2_dcache_wbd_stb' using process `\bus_arbiter.$proc$/openlane/designs/hehe/src/bus_arbiter.v:69$3062'.
  created $dff cell `$procdff$10578' with positive edge clock.
Creating register for signal `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.\data_out_save' using process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:429$4999'.
  created $dff cell `$procdff$10579' with positive edge clock.
Creating register for signal `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.\tag_out_save' using process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:429$4999'.
  created $dff cell `$procdff$10580' with positive edge clock.
Creating register for signal `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.\mshr_is_full' using process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:361$4929'.
  created $dff cell `$procdff$10581' with positive edge clock.
Creating register for signal `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.\mshr_addr' using process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:361$4929'.
  created $dff cell `$procdff$10582' with positive edge clock.
Creating register for signal `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.\mshr_type' using process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:361$4929'.
  created $dff cell `$procdff$10583' with positive edge clock.
Creating register for signal `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.\mshr_data' using process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:361$4929'.
  created $dff cell `$procdff$10584' with positive edge clock.
Creating register for signal `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.\mshr_opcode' using process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:361$4929'.
  created $dff cell `$procdff$10585' with positive edge clock.
Creating register for signal `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.\mshr_rob_index' using process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:361$4929'.
  created $dff cell `$procdff$10586' with positive edge clock.
Creating register for signal `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.\mshr_just_full' using process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:361$4929'.
  created $dff cell `$procdff$10587' with positive edge clock.
Creating register for signal `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.\input_stall' using process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:312$4896'.
  created $dff cell `$procdff$10588' with positive edge clock.
Creating register for signal `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.\opcode_save' using process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:294$4895'.
  created $dff cell `$procdff$10589' with positive edge clock.
Creating register for signal `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.\addr_save' using process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:294$4895'.
  created $dff cell `$procdff$10590' with positive edge clock.
Creating register for signal `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.\type_save' using process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:294$4895'.
  created $dff cell `$procdff$10591' with positive edge clock.
Creating register for signal `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.\data_save' using process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:294$4895'.
  created $dff cell `$procdff$10592' with positive edge clock.
Creating register for signal `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.\rob_index_save' using process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:294$4895'.
  created $dff cell `$procdff$10593' with positive edge clock.
Creating register for signal `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.\start' using process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:210$4803'.
  created $dff cell `$procdff$10594' with positive edge clock.
Creating register for signal `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.\counter' using process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:196$4799'.
  created $dff cell `$procdff$10595' with positive edge clock.
Creating register for signal `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.\reset' using process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:196$4799'.
  created $dff cell `$procdff$10596' with positive edge clock.
Creating register for signal `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000001000.\dff_q' using process `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4798'.
  created $dff cell `$procdff$10597' with positive edge clock.
Creating register for signal `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000011.\dff_q' using process `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000011.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4797'.
  created $dff cell `$procdff$10598' with positive edge clock.
Creating register for signal `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001.\dff_q' using process `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4796'.
  created $dff cell `$procdff$10599' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.\fifo_recount' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:74$3855'.
  created $dff cell `$procdff$10600' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.\i' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10601' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3727_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10602' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3728_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10603' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3729_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10604' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3730_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10605' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3731_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10606' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3732_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10607' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3733_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10608' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3734_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10609' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3735_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10610' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3736_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10611' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3737_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10612' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3738_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10613' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3739_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10614' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3740_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10615' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3741_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10616' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3742_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10617' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3743_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10618' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3744_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10619' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3745_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10620' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3746_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10621' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3747_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10622' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3748_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10623' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3749_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10624' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3750_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10625' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3751_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10626' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3752_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10627' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3753_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10628' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3754_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10629' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3755_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10630' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3756_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10631' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3757_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10632' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3758_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10633' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3759_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10634' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3760_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10635' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3761_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10636' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:38$3762_ADDR' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10637' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:38$3762_DATA' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10638' with positive edge clock.
Creating register for signal `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:38$3762_EN' using process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
  created $dff cell `$procdff$10639' with positive edge clock.
Creating register for signal `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000100000.\dff_q' using process `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffe.v:16$4792'.
  created $dff cell `$procdff$10640' with positive edge clock.
Creating register for signal `\new_fu.\alu_exception_stall_ff' using process `\new_fu.$proc$/openlane/designs/hehe/src/core_empty/units/new_fu.v:230$1180'.
  created $dff cell `$procdff$10641' with positive edge clock.
Creating register for signal `\new_fu.\lsu_exception_valid_forward_ff' using process `\new_fu.$proc$/openlane/designs/hehe/src/core_empty/units/new_fu.v:230$1180'.
  created $dff cell `$procdff$10642' with positive edge clock.
Creating register for signal `\new_alu.\ecause_o' using process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:131$1147'.
  created $dff cell `$procdff$10643' with positive edge clock.
Creating register for signal `\new_alu.\exception_valid_o' using process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:131$1147'.
  created $dff cell `$procdff$10644' with positive edge clock.
Creating register for signal `\new_alu.\rd_addr_o' using process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:131$1147'.
  created $dff cell `$procdff$10645' with positive edge clock.
Creating register for signal `\new_alu.\rob_index_o' using process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:131$1147'.
  created $dff cell `$procdff$10646' with positive edge clock.
Creating register for signal `\new_alu.\jump_o' using process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:131$1147'.
  created $dff cell `$procdff$10647' with positive edge clock.
Creating register for signal `\new_alu.\branch_o' using process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:131$1147'.
  created $dff cell `$procdff$10648' with positive edge clock.
Creating register for signal `\new_alu.\pc_o' using process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:131$1147'.
  created $dff cell `$procdff$10649' with positive edge clock.
Creating register for signal `\new_alu.\next_pc_o' using process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:131$1147'.
  created $dff cell `$procdff$10650' with positive edge clock.
Creating register for signal `\new_alu.\csr_valid_o' using process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:131$1147'.
  created $dff cell `$procdff$10651' with positive edge clock.
Creating register for signal `\new_alu.\csr_read_o' using process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:131$1147'.
  created $dff cell `$procdff$10652' with positive edge clock.
Creating register for signal `\new_alu.\csr_write_o' using process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:131$1147'.
  created $dff cell `$procdff$10653' with positive edge clock.
Creating register for signal `\new_alu.\csr_data_o' using process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:131$1147'.
  created $dff cell `$procdff$10654' with positive edge clock.
Creating register for signal `\new_alu.\csr_address_o' using process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:131$1147'.
  created $dff cell `$procdff$10655' with positive edge clock.
Creating register for signal `\new_alu.\done_o' using process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:131$1147'.
  created $dff cell `$procdff$10656' with positive edge clock.
Creating register for signal `\new_alu.\alu_result' using process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:131$1147'.
  created $dff cell `$procdff$10657' with positive edge clock.
Creating register for signal `\new_alu.\cmp_result' using process `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:131$1147'.
  created $dff cell `$procdff$10658' with positive edge clock.
Creating register for signal `$paramod\std_dffe\WIDTH=s32'00000000000000000000000001000000.\dff_q' using process `$paramod\std_dffe\WIDTH=s32'00000000000000000000000001000000.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffe.v:16$4788'.
  created $dff cell `$procdff$10659' with positive edge clock.
Creating register for signal `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000011.\dff_q' using process `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000011.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffe.v:16$4784'.
  created $dff cell `$procdff$10660' with positive edge clock.
Creating register for signal `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001.\dff_q' using process `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffe.v:16$4780'.
  created $dff cell `$procdff$10661' with positive edge clock.
Creating register for signal `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000.\dff_q' using process `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4779'.
  created $dff cell `$procdff$10662' with positive edge clock.
Creating register for signal `\fetch.\rff_misfetch' using process `\fetch.$proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:152$580'.
  created $dff cell `$procdff$10663' with positive edge clock.
Creating register for signal `\fetch.\ins_pc_in' using process `\fetch.$proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:132$576'.
  created $dff cell `$procdff$10664' with positive edge clock.
Creating register for signal `\fetch.\icache_req_valid' using process `\fetch.$proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:124$573'.
  created $dff cell `$procdff$10665' with positive edge clock.
Creating register for signal `\fetch.\pc' using process `\fetch.$proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:116$572'.
  created $dff cell `$procdff$10666' with positive edge clock.
Creating register for signal `$paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000.\dff_q' using process `$paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4778'.
  created $dff cell `$procdff$10667' with positive edge clock.
Creating register for signal `\decode.\next_pc_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10668' with positive edge clock.
Creating register for signal `\decode.\uses_rd' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10669' with positive edge clock.
Creating register for signal `\decode.\pc_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10670' with positive edge clock.
Creating register for signal `\decode.\rd_address_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10671' with positive edge clock.
Creating register for signal `\decode.\csr_address_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10672' with positive edge clock.
Creating register for signal `\decode.\mret_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10673' with positive edge clock.
Creating register for signal `\decode.\wfi_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10674' with positive edge clock.
Creating register for signal `\decode.\ecause_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10675' with positive edge clock.
Creating register for signal `\decode.\exception_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10676' with positive edge clock.
Creating register for signal `\decode.\half' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10677' with positive edge clock.
Creating register for signal `\decode.\is_fence' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10678' with positive edge clock.
Creating register for signal `\decode.\csr_read_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10679' with positive edge clock.
Creating register for signal `\decode.\csr_write_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10680' with positive edge clock.
Creating register for signal `\decode.\csr_readable_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10681' with positive edge clock.
Creating register for signal `\decode.\csr_writeable_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10682' with positive edge clock.
Creating register for signal `\decode.\csr_data_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10683' with positive edge clock.
Creating register for signal `\decode.\imm_data_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10684' with positive edge clock.
Creating register for signal `\decode.\alu_function_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10685' with positive edge clock.
Creating register for signal `\decode.\alu_function_modifier_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10686' with positive edge clock.
Creating register for signal `\decode.\alu_select_a_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10687' with positive edge clock.
Creating register for signal `\decode.\alu_select_b_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10688' with positive edge clock.
Creating register for signal `\decode.\cmp_function_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10689' with positive edge clock.
Creating register for signal `\decode.\jump_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10690' with positive edge clock.
Creating register for signal `\decode.\branch_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10691' with positive edge clock.
Creating register for signal `\decode.\is_alu_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10692' with positive edge clock.
Creating register for signal `\decode.\load_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10693' with positive edge clock.
Creating register for signal `\decode.\store_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10694' with positive edge clock.
Creating register for signal `\decode.\load_store_size_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10695' with positive edge clock.
Creating register for signal `\decode.\load_signed_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
  created $dff cell `$procdff$10696' with positive edge clock.
Creating register for signal `\decode.\valid_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:494$501'.
  created $dff cell `$procdff$10697' with positive edge clock.
Creating register for signal `\decode.\ready_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:494$501'.
  created $dff cell `$procdff$10698' with positive edge clock.
Creating register for signal `\decode.\uses_rs1' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:165$430'.
  created $dff cell `$procdff$10699' with positive edge clock.
Creating register for signal `\decode.\uses_rs2' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:165$430'.
  created $dff cell `$procdff$10700' with positive edge clock.
Creating register for signal `\decode.\uses_csr' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:165$430'.
  created $dff cell `$procdff$10701' with positive edge clock.
Creating register for signal `\decode.\rs1_address_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:165$430'.
  created $dff cell `$procdff$10702' with positive edge clock.
Creating register for signal `\decode.\rs2_address_out' using process `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:165$430'.
  created $dff cell `$procdff$10703' with positive edge clock.
Creating register for signal `\csr.\cycle' using process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:207$415'.
  created $dff cell `$procdff$10704' with positive edge clock.
Creating register for signal `\csr.\instret' using process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:207$415'.
  created $dff cell `$procdff$10705' with positive edge clock.
Creating register for signal `\csr.\pie' using process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:207$415'.
  created $dff cell `$procdff$10706' with positive edge clock.
Creating register for signal `\csr.\ie' using process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:207$415'.
  created $dff cell `$procdff$10707' with positive edge clock.
Creating register for signal `\csr.\meie' using process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:207$415'.
  created $dff cell `$procdff$10708' with positive edge clock.
Creating register for signal `\csr.\msie' using process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:207$415'.
  created $dff cell `$procdff$10709' with positive edge clock.
Creating register for signal `\csr.\msip' using process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:207$415'.
  created $dff cell `$procdff$10710' with positive edge clock.
Creating register for signal `\csr.\mtie' using process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:207$415'.
  created $dff cell `$procdff$10711' with positive edge clock.
Creating register for signal `\csr.\mtip' using process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:207$415'.
  created $dff cell `$procdff$10712' with positive edge clock.
Creating register for signal `\csr.\mtvec' using process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:207$415'.
  created $dff cell `$procdff$10713' with positive edge clock.
Creating register for signal `\csr.\mscratch' using process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:207$415'.
  created $dff cell `$procdff$10714' with positive edge clock.
Creating register for signal `\csr.\mepc' using process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:207$415'.
  created $dff cell `$procdff$10715' with positive edge clock.
Creating register for signal `\csr.\mcause' using process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:207$415'.
  created $dff cell `$procdff$10716' with positive edge clock.
Creating register for signal `\csr.\minterupt' using process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:207$415'.
  created $dff cell `$procdff$10717' with positive edge clock.
Creating register for signal `\csr.\mtimecmp' using process `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:207$415'.
  created $dff cell `$procdff$10718' with positive edge clock.
Creating register for signal `\rcu.\i' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:487$4709'.
  created $dff cell `$procdff$10719' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:490$4037_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:487$4709'.
  created $dff cell `$procdff$10720' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:490$4038_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:487$4709'.
  created $dff cell `$procdff$10721' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:490$4039_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:487$4709'.
  created $dff cell `$procdff$10722' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:490$4040_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:487$4709'.
  created $dff cell `$procdff$10723' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:494$4041_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:487$4709'.
  created $dff cell `$procdff$10724' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:494$4041_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:487$4709'.
  created $dff cell `$procdff$10725' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:497$4042_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:487$4709'.
  created $dff cell `$procdff$10726' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:497$4042_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:487$4709'.
  created $dff cell `$procdff$10727' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:500$4043_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:487$4709'.
  created $dff cell `$procdff$10728' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:500$4043_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:487$4709'.
  created $dff cell `$procdff$10729' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:503$4044_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:487$4709'.
  created $dff cell `$procdff$10730' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_finish$/openlane/designs/hehe/src/core_empty/units/rcu.v:503$4044_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:487$4709'.
  created $dff cell `$procdff$10731' with positive edge clock.
Creating register for signal `\rcu.\i' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:472$4680'.
  created $dff cell `$procdff$10732' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4031_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:472$4680'.
  created $dff cell `$procdff$10733' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4032_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:472$4680'.
  created $dff cell `$procdff$10734' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4033_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:472$4680'.
  created $dff cell `$procdff$10735' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4034_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:472$4680'.
  created $dff cell `$procdff$10736' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:479$4035_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:472$4680'.
  created $dff cell `$procdff$10737' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:479$4035_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:472$4680'.
  created $dff cell `$procdff$10738' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:479$4035_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:472$4680'.
  created $dff cell `$procdff$10739' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:481$4036_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:472$4680'.
  created $dff cell `$procdff$10740' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:481$4036_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:472$4680'.
  created $dff cell `$procdff$10741' with positive edge clock.
Creating register for signal `\rcu.\i' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:457$4650'.
  created $dff cell `$procdff$10742' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4025_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:457$4650'.
  created $dff cell `$procdff$10743' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4026_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:457$4650'.
  created $dff cell `$procdff$10744' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4027_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:457$4650'.
  created $dff cell `$procdff$10745' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4028_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:457$4650'.
  created $dff cell `$procdff$10746' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:457$4650'.
  created $dff cell `$procdff$10747' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:457$4650'.
  created $dff cell `$procdff$10748' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:457$4650'.
  created $dff cell `$procdff$10749' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:466$4030_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:457$4650'.
  created $dff cell `$procdff$10750' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:466$4030_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:457$4650'.
  created $dff cell `$procdff$10751' with positive edge clock.
Creating register for signal `\rcu.\i' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:442$4620'.
  created $dff cell `$procdff$10752' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4019_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:442$4620'.
  created $dff cell `$procdff$10753' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4020_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:442$4620'.
  created $dff cell `$procdff$10754' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4021_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:442$4620'.
  created $dff cell `$procdff$10755' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4022_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:442$4620'.
  created $dff cell `$procdff$10756' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:442$4620'.
  created $dff cell `$procdff$10757' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:442$4620'.
  created $dff cell `$procdff$10758' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:442$4620'.
  created $dff cell `$procdff$10759' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:451$4024_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:442$4620'.
  created $dff cell `$procdff$10760' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:451$4024_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:442$4620'.
  created $dff cell `$procdff$10761' with positive edge clock.
Creating register for signal `\rcu.\i' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:427$4590'.
  created $dff cell `$procdff$10762' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4013_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:427$4590'.
  created $dff cell `$procdff$10763' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4014_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:427$4590'.
  created $dff cell `$procdff$10764' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4015_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:427$4590'.
  created $dff cell `$procdff$10765' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4016_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:427$4590'.
  created $dff cell `$procdff$10766' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:427$4590'.
  created $dff cell `$procdff$10767' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:427$4590'.
  created $dff cell `$procdff$10768' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:427$4590'.
  created $dff cell `$procdff$10769' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:436$4018_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:427$4590'.
  created $dff cell `$procdff$10770' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:436$4018_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:427$4590'.
  created $dff cell `$procdff$10771' with positive edge clock.
Creating register for signal `\rcu.\i' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:412$4560'.
  created $dff cell `$procdff$10772' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4007_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:412$4560'.
  created $dff cell `$procdff$10773' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4008_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:412$4560'.
  created $dff cell `$procdff$10774' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4009_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:412$4560'.
  created $dff cell `$procdff$10775' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4010_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:412$4560'.
  created $dff cell `$procdff$10776' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:412$4560'.
  created $dff cell `$procdff$10777' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:412$4560'.
  created $dff cell `$procdff$10778' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:412$4560'.
  created $dff cell `$procdff$10779' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:421$4012_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:412$4560'.
  created $dff cell `$procdff$10780' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:421$4012_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:412$4560'.
  created $dff cell `$procdff$10781' with positive edge clock.
Creating register for signal `\rcu.\i' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:396$4539'.
  created $dff cell `$procdff$10782' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_commited$/openlane/designs/hehe/src/core_empty/units/rcu.v:399$4001_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:396$4539'.
  created $dff cell `$procdff$10783' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_commited$/openlane/designs/hehe/src/core_empty/units/rcu.v:399$4002_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:396$4539'.
  created $dff cell `$procdff$10784' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_commited$/openlane/designs/hehe/src/core_empty/units/rcu.v:399$4003_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:396$4539'.
  created $dff cell `$procdff$10785' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_commited$/openlane/designs/hehe/src/core_empty/units/rcu.v:399$4004_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:396$4539'.
  created $dff cell `$procdff$10786' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_commited$/openlane/designs/hehe/src/core_empty/units/rcu.v:403$4005_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:396$4539'.
  created $dff cell `$procdff$10787' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_commited$/openlane/designs/hehe/src/core_empty/units/rcu.v:403$4005_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:396$4539'.
  created $dff cell `$procdff$10788' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_commited$/openlane/designs/hehe/src/core_empty/units/rcu.v:406$4006_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:396$4539'.
  created $dff cell `$procdff$10789' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_commited$/openlane/designs/hehe/src/core_empty/units/rcu.v:406$4006_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:396$4539'.
  created $dff cell `$procdff$10790' with positive edge clock.
Creating register for signal `\rcu.\i' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10791' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:364$3987_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10792' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3988_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10793' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:364$3989_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10794' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3990_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10795' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:364$3991_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10796' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3992_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10797' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:364$3993_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10798' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3994_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10799' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:370$3995_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10800' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:370$3995_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10801' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:370$3995_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10802' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:371$3996_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10803' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:371$3996_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10804' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:371$3996_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10805' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:374$3997_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10806' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:374$3997_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10807' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:374$3997_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10808' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:375$3998_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10809' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:375$3998_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10810' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:375$3998_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10811' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:378$3999_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10812' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:378$3999_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10813' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:378$3999_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10814' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:379$4000_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10815' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:379$4000_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10816' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:379$4000_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
  created $dff cell `$procdff$10817' with positive edge clock.
Creating register for signal `\rcu.\i' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:325$4411'.
  created $dff cell `$procdff$10818' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_issued_uncommited$/openlane/designs/hehe/src/core_empty/units/rcu.v:328$3975_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:325$4411'.
  created $dff cell `$procdff$10819' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_issued_uncommited$/openlane/designs/hehe/src/core_empty/units/rcu.v:328$3976_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:325$4411'.
  created $dff cell `$procdff$10820' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_issued_uncommited$/openlane/designs/hehe/src/core_empty/units/rcu.v:328$3977_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:325$4411'.
  created $dff cell `$procdff$10821' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_issued_uncommited$/openlane/designs/hehe/src/core_empty/units/rcu.v:328$3978_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:325$4411'.
  created $dff cell `$procdff$10822' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_issued_uncommited$/openlane/designs/hehe/src/core_empty/units/rcu.v:332$3979_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:325$4411'.
  created $dff cell `$procdff$10823' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_issued_uncommited$/openlane/designs/hehe/src/core_empty/units/rcu.v:332$3979_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:325$4411'.
  created $dff cell `$procdff$10824' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_issued_uncommited$/openlane/designs/hehe/src/core_empty/units/rcu.v:335$3980_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:325$4411'.
  created $dff cell `$procdff$10825' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_issued_uncommited$/openlane/designs/hehe/src/core_empty/units/rcu.v:335$3980_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:325$4411'.
  created $dff cell `$procdff$10826' with positive edge clock.
Creating register for signal `\rcu.\i' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:310$4388'.
  created $dff cell `$procdff$10827' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_used$/openlane/designs/hehe/src/core_empty/units/rcu.v:313$3969_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:310$4388'.
  created $dff cell `$procdff$10828' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_used$/openlane/designs/hehe/src/core_empty/units/rcu.v:313$3970_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:310$4388'.
  created $dff cell `$procdff$10829' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_used$/openlane/designs/hehe/src/core_empty/units/rcu.v:313$3971_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:310$4388'.
  created $dff cell `$procdff$10830' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_used$/openlane/designs/hehe/src/core_empty/units/rcu.v:313$3972_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:310$4388'.
  created $dff cell `$procdff$10831' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_used$/openlane/designs/hehe/src/core_empty/units/rcu.v:317$3973_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:310$4388'.
  created $dff cell `$procdff$10832' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_used$/openlane/designs/hehe/src/core_empty/units/rcu.v:317$3973_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:310$4388'.
  created $dff cell `$procdff$10833' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_used$/openlane/designs/hehe/src/core_empty/units/rcu.v:320$3974_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:310$4388'.
  created $dff cell `$procdff$10834' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_used$/openlane/designs/hehe/src/core_empty/units/rcu.v:320$3974_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:310$4388'.
  created $dff cell `$procdff$10835' with positive edge clock.
Creating register for signal `\rcu.\i' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10836' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10837' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3940_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10838' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10839' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10840' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3943_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10841' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_fence$/openlane/designs/hehe/src/core_empty/units/rcu.v:283$3944_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10842' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10843' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3946_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10844' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10845' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10846' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3949_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10847' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_fence$/openlane/designs/hehe/src/core_empty/units/rcu.v:283$3950_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10848' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10849' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3952_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10850' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10851' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10852' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3955_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10853' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_fence$/openlane/designs/hehe/src/core_empty/units/rcu.v:283$3956_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10854' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10855' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3958_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10856' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10857' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10858' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3961_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10859' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_fence$/openlane/designs/hehe/src/core_empty/units/rcu.v:283$3962_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10860' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10861' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10862' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10863' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:289$3964_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10864' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:289$3964_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10865' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:289$3964_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10866' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10867' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10868' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10869' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10870' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10871' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10872' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:297$3967_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10873' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:297$3967_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10874' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:297$3967_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10875' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_fence$/openlane/designs/hehe/src/core_empty/units/rcu.v:299$3968_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10876' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_fence$/openlane/designs/hehe/src/core_empty/units/rcu.v:299$3968_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10877' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rob_op_fence$/openlane/designs/hehe/src/core_empty/units/rcu.v:299$3968_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
  created $dff cell `$procdff$10878' with positive edge clock.
Creating register for signal `\rcu.\i' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10879' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3906_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10880' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3907_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10881' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3908_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10882' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3909_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10883' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3910_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10884' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3911_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10885' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3912_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10886' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3913_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10887' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3914_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10888' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3915_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10889' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3916_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10890' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3917_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10891' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3918_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10892' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3919_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10893' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3920_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10894' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3921_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10895' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3922_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10896' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3923_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10897' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3924_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10898' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3925_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10899' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3926_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10900' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3927_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10901' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3928_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10902' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3929_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10903' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3930_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10904' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3931_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10905' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3932_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10906' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3933_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10907' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3934_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10908' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3935_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10909' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3936_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10910' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3937_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10911' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:267$3938_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10912' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:267$3938_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10913' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:267$3938_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
  created $dff cell `$procdff$10914' with positive edge clock.
Creating register for signal `\rcu.\i' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10915' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3868_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10916' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3869_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10917' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3870_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10918' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3871_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10919' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3872_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10920' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3873_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10921' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3874_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10922' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3875_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10923' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3876_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10924' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3877_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10925' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3878_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10926' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3879_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10927' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3880_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10928' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3881_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10929' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3882_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10930' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3883_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10931' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3884_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10932' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3885_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10933' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3886_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10934' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3887_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10935' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3888_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10936' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3889_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10937' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3890_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10938' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3891_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10939' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3892_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10940' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3893_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10941' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3894_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10942' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3895_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10943' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3896_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10944' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3897_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10945' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3898_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10946' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3899_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10947' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3900_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10948' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3900_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10949' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3901_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10950' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3901_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10951' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3902_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10952' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3902_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10953' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3903_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10954' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3903_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10955' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3904_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10956' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3904_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10957' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_ADDR' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10958' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_DATA' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10959' with positive edge clock.
Creating register for signal `\rcu.$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_EN' using process `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
  created $dff cell `$procdff$10960' with positive edge clock.
Creating register for signal `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.\refill_hsk' using process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:203$5383'.
  created $dff cell `$procdff$10961' with positive edge clock.
Creating register for signal `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.\mshr_is_full' using process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:172$5376'.
  created $dff cell `$procdff$10962' with positive edge clock.
Creating register for signal `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.\start' using process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:154$5366'.
  created $dff cell `$procdff$10963' with positive edge clock.
Creating register for signal `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.\addr_save' using process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:149$5365'.
  created $dff cell `$procdff$10964' with positive edge clock.
Creating register for signal `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.\data_out_save' using process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:140$5364'.
  created $dff cell `$procdff$10965' with positive edge clock.
Creating register for signal `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.\tag_out_save' using process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:140$5364'.
  created $dff cell `$procdff$10966' with positive edge clock.
Creating register for signal `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.\counter' using process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:90$5339'.
  created $dff cell `$procdff$10967' with positive edge clock.
Creating register for signal `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.\reset' using process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:90$5339'.
  created $dff cell `$procdff$10968' with positive edge clock.
Creating register for signal `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.\req_addr' using process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:53$5338'.
  created $dff cell `$procdff$10969' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.\i' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10970' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:76$3453_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10971' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3454_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10972' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3455_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10973' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3456_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10974' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3457_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10975' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3458_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10976' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3459_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10977' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3460_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10978' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3461_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10979' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3462_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10980' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3463_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10981' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3464_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10982' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3465_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10983' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3466_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10984' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3467_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10985' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3468_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10986' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3469_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10987' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3470_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10988' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3471_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10989' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3472_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10990' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3473_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10991' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3474_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10992' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3475_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10993' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3476_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10994' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3477_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10995' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3478_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10996' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3479_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10997' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3480_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10998' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3481_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$10999' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3482_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$11000' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3483_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$11001' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3484_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$11002' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3485_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$11003' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3486_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$11004' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3487_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$11005' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:78$3488_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$11006' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:83$3489_ADDR' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$11007' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:83$3489_DATA' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$11008' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:83$3489_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$11009' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:86$3490_ADDR' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$11010' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:86$3490_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$11011' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:89$3491_ADDR' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$11012' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers_p$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:89$3491_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
  created $dff cell `$procdff$11013' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.\i' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11014' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11015' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11016' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11017' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11018' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11019' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11020' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11021' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11022' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11023' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11024' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11025' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11026' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11027' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11028' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11029' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11030' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11031' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11032' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11033' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11034' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11035' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11036' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11037' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11038' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11039' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11040' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11041' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11042' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11043' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11044' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11045' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11046' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11047' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11048' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11049' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11050' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_ADDR' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11051' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_DATA' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11052' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11053' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_ADDR' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11054' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_DATA' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11055' with positive edge clock.
Creating register for signal `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN' using process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
  created $dff cell `$procdff$11056' with positive edge clock.
Creating register for signal `$paramod$dcb7fb550a34fb106769e457d79baae1152e1fa1\counter_rob.\cnt_r' using process `$paramod$dcb7fb550a34fb106769e457d79baae1152e1fa1\counter_rob.$proc$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:16$3412'.
  created $dff cell `$procdff$11057' with positive edge clock.
Creating register for signal `\lsq.$unnamed_block$76.rst_flush_gen_i' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11058' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11059' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11060' with positive edge clock.
Creating register for signal `\lsq.$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11061' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11062' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11063' with positive edge clock.
Creating register for signal `\lsq.$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11064' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_ADDR' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11065' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_DATA' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11066' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11067' with positive edge clock.
Creating register for signal `\lsq.$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_ADDR' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11068' with positive edge clock.
Creating register for signal `\lsq.$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_DATA' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11069' with positive edge clock.
Creating register for signal `\lsq.$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11070' with positive edge clock.
Creating register for signal `\lsq.$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_ADDR' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11071' with positive edge clock.
Creating register for signal `\lsq.$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_DATA' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11072' with positive edge clock.
Creating register for signal `\lsq.$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11073' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:125$101_ADDR' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11074' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:125$101_DATA' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11075' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:125$101_EN' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11076' with positive edge clock.
Creating register for signal `\lsq.$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:126$102' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11077' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:127$103_ADDR' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11078' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:127$103_DATA' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11079' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:127$103_EN' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11080' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:136$104_ADDR' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11081' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:136$104_DATA' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11082' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:136$104_EN' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11083' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_ADDR' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11084' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_DATA' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11085' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11086' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:143$106_ADDR' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11087' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:143$106_DATA' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11088' with positive edge clock.
Creating register for signal `\lsq.$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:143$106_EN' using process `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
  created $dff cell `$procdff$11089' with positive edge clock.
Creating register for signal `\lr.\bus_lock' using process `\lr.$proc$/openlane/designs/hehe/src/core_empty/lsu/lr.v:93$72'.
  created $dff cell `$procdff$11090' with positive edge clock.
Creating register for signal `\lr.\wb_lsq_index_save' using process `\lr.$proc$/openlane/designs/hehe/src/core_empty/lsu/lr.v:93$72'.
  created $dff cell `$procdff$11091' with positive edge clock.
Creating register for signal `\lr.\wb_addr_save' using process `\lr.$proc$/openlane/designs/hehe/src/core_empty/lsu/lr.v:93$72'.
  created $dff cell `$procdff$11092' with positive edge clock.
Creating register for signal `\lr.\wb_data_save' using process `\lr.$proc$/openlane/designs/hehe/src/core_empty/lsu/lr.v:93$72'.
  created $dff cell `$procdff$11093' with positive edge clock.
Creating register for signal `\lr.\wb_mask_save' using process `\lr.$proc$/openlane/designs/hehe/src/core_empty/lsu/lr.v:93$72'.
  created $dff cell `$procdff$11094' with positive edge clock.
Creating register for signal `\lr.\wb_opcode_save' using process `\lr.$proc$/openlane/designs/hehe/src/core_empty/lsu/lr.v:93$72'.
  created $dff cell `$procdff$11095' with positive edge clock.
Creating register for signal `$paramod$1286801919bc9f3afaff9a758dd55f89b75528f7\counter.\cnt_r' using process `$paramod$1286801919bc9f3afaff9a758dd55f89b75528f7\counter.$proc$/openlane/designs/hehe/src/core_empty/units/counter.v:14$5406'.
  created $dff cell `$procdff$11096' with positive edge clock.

37.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

37.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `$paramod$8bcbbc88324928ba360f33671db3672c4f2c5c94\counter_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/counter_tmp.v:15$5403'.
Removing empty process `$paramod$8bcbbc88324928ba360f33671db3672c4f2c5c94\counter_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/counter_tmp.v:15$5403'.
Found and cleaned up 4 empty switches in `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:79$3400'.
Removing empty process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:79$3400'.
Removing empty process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:74$3398'.
Removing empty process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:70$3396'.
Found and cleaned up 3 empty switches in `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:53$3390'.
Removing empty process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:53$3390'.
Removing empty process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:48$3388'.
Found and cleaned up 3 empty switches in `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
Removing empty process `$paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.$proc$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:33$3335'.
Found and cleaned up 7 empty switches in `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
Removing empty process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:81$3226'.
Found and cleaned up 3 empty switches in `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:66$3224'.
Removing empty process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:66$3224'.
Found and cleaned up 5 empty switches in `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:49$3215'.
Removing empty process `$paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.$proc$/openlane/designs/hehe/src/core_empty/units/btb.v:49$3215'.
Removing empty process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:31$3198'.
Removing empty process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:25$3197'.
Removing empty process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:0$3194'.
Found and cleaned up 6 empty switches in `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
Removing empty process `$paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.$proc$/openlane/designs/hehe/src/core_empty/units/gshare.v:46$3100'.
Found and cleaned up 3 empty switches in `$paramod$459cb9db666df4d76a2e07bbdf686e383e432e4a\counter.$proc$/openlane/designs/hehe/src/core_empty/units/counter.v:14$3068'.
Removing empty process `$paramod$459cb9db666df4d76a2e07bbdf686e383e432e4a\counter.$proc$/openlane/designs/hehe/src/core_empty/units/counter.v:14$3068'.
Found and cleaned up 5 empty switches in `\bus_arbiter.$proc$/openlane/designs/hehe/src/bus_arbiter.v:69$3062'.
Removing empty process `bus_arbiter.$proc$/openlane/designs/hehe/src/bus_arbiter.v:69$3062'.
Removing empty process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:359$5337'.
Removing empty process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:194$5336'.
Removing empty process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:193$5335'.
Removing empty process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:76$5334'.
Removing empty process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:75$5333'.
Removing empty process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:67$5332'.
Found and cleaned up 5 empty switches in `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:429$4999'.
Removing empty process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:429$4999'.
Found and cleaned up 3 empty switches in `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:361$4929'.
Removing empty process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:361$4929'.
Found and cleaned up 3 empty switches in `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:312$4896'.
Removing empty process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:312$4896'.
Found and cleaned up 1 empty switch in `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:294$4895'.
Removing empty process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:294$4895'.
Found and cleaned up 2 empty switches in `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:210$4803'.
Removing empty process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:210$4803'.
Found and cleaned up 3 empty switches in `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:196$4799'.
Removing empty process `$paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/l1dcache.v:196$4799'.
Found and cleaned up 1 empty switch in `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4798'.
Removing empty process `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4798'.
Found and cleaned up 1 empty switch in `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000011.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4797'.
Removing empty process `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000011.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4797'.
Found and cleaned up 1 empty switch in `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4796'.
Removing empty process `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4796'.
Found and cleaned up 3 empty switches in `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:74$3855'.
Removing empty process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:74$3855'.
Removing empty process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:69$3853'.
Removing empty process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:65$3851'.
Found and cleaned up 3 empty switches in `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:48$3845'.
Removing empty process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:48$3845'.
Removing empty process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:43$3843'.
Found and cleaned up 2 empty switches in `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
Removing empty process `$paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.$proc$/openlane/designs/hehe/src/core_empty/units/fifo.v:32$3763'.
Found and cleaned up 1 empty switch in `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffe.v:16$4792'.
Removing empty process `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffe.v:16$4792'.
Found and cleaned up 3 empty switches in `\new_fu.$proc$/openlane/designs/hehe/src/core_empty/units/new_fu.v:230$1180'.
Removing empty process `new_fu.$proc$/openlane/designs/hehe/src/core_empty/units/new_fu.v:230$1180'.
Found and cleaned up 4 empty switches in `\new_fu.$proc$/openlane/designs/hehe/src/core_empty/units/new_fu.v:202$1176'.
Removing empty process `new_fu.$proc$/openlane/designs/hehe/src/core_empty/units/new_fu.v:202$1176'.
Found and cleaned up 6 empty switches in `\new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:131$1147'.
Removing empty process `new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:131$1147'.
Removing empty process `new_alu.$proc$/openlane/designs/hehe/src/core_empty/units/new_alu.v:90$1110'.
Found and cleaned up 1 empty switch in `$paramod\std_dffe\WIDTH=s32'00000000000000000000000001000000.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffe.v:16$4788'.
Removing empty process `$paramod\std_dffe\WIDTH=s32'00000000000000000000000001000000.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffe.v:16$4788'.
Found and cleaned up 1 empty switch in `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000011.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffe.v:16$4784'.
Removing empty process `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000011.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffe.v:16$4784'.
Found and cleaned up 1 empty switch in `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffe.v:16$4780'.
Removing empty process `$paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffe.v:16$4780'.
Found and cleaned up 1 empty switch in `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4779'.
Removing empty process `$paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4779'.
Found and cleaned up 3 empty switches in `\fetch.$proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:152$580'.
Removing empty process `fetch.$proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:152$580'.
Found and cleaned up 3 empty switches in `\fetch.$proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:132$576'.
Removing empty process `fetch.$proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:132$576'.
Found and cleaned up 1 empty switch in `\fetch.$proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:124$573'.
Removing empty process `fetch.$proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:124$573'.
Found and cleaned up 1 empty switch in `\fetch.$proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:116$572'.
Removing empty process `fetch.$proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:116$572'.
Found and cleaned up 5 empty switches in `\fetch.$proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:99$561'.
Removing empty process `fetch.$proc$/openlane/designs/hehe/src/core_empty/units/fetch.v:99$561'.
Found and cleaned up 1 empty switch in `$paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4778'.
Removing empty process `$paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000.$proc$/openlane/designs/hehe/src/cache/cacheblock/std_dffr.v:15$4778'.
Found and cleaned up 4 empty switches in `\excep_ctrl.$proc$/openlane/designs/hehe/src/core_empty/units/excep_ctrl.v:38$525'.
Removing empty process `excep_ctrl.$proc$/openlane/designs/hehe/src/core_empty/units/excep_ctrl.v:38$525'.
Found and cleaned up 2 empty switches in `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
Removing empty process `decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:519$511'.
Found and cleaned up 7 empty switches in `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:494$501'.
Removing empty process `decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:494$501'.
Found and cleaned up 16 empty switches in `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
Removing empty process `decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:220$432'.
Found and cleaned up 2 empty switches in `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:165$430'.
Removing empty process `decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:165$430'.
Found and cleaned up 2 empty switches in `\decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:108$425'.
Removing empty process `decode.$proc$/openlane/designs/hehe/src/core_empty/units/decode.v:108$425'.
Removing empty process `csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:60$424'.
Removing empty process `csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:59$423'.
Removing empty process `csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:50$422'.
Removing empty process `csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:49$421'.
Removing empty process `csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:48$420'.
Removing empty process `csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:47$419'.
Found and cleaned up 6 empty switches in `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:207$415'.
Removing empty process `csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:207$415'.
Found and cleaned up 1 empty switch in `\csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:72$414'.
Removing empty process `csr.$proc$/openlane/designs/hehe/src/core_empty/units/csr.v:72$414'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4775'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4772'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4769'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4766'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4763'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4760'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4757'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4754'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4751'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:0$4748'.
Found and cleaned up 5 empty switches in `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:487$4709'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:487$4709'.
Found and cleaned up 3 empty switches in `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:472$4680'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:472$4680'.
Found and cleaned up 3 empty switches in `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:457$4650'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:457$4650'.
Found and cleaned up 3 empty switches in `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:442$4620'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:442$4620'.
Found and cleaned up 3 empty switches in `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:427$4590'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:427$4590'.
Found and cleaned up 3 empty switches in `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:412$4560'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:412$4560'.
Found and cleaned up 3 empty switches in `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:396$4539'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:396$4539'.
Found and cleaned up 4 empty switches in `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:361$4466'.
Found and cleaned up 3 empty switches in `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:325$4411'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:325$4411'.
Found and cleaned up 3 empty switches in `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:310$4388'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:310$4388'.
Found and cleaned up 2 empty switches in `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:275$4280'.
Found and cleaned up 2 empty switches in `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:261$4207'.
Found and cleaned up 4 empty switches in `\rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
Removing empty process `rcu.$proc$/openlane/designs/hehe/src/core_empty/units/rcu.v:244$4091'.
Removing empty process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:88$5402'.
Removing empty process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:87$5401'.
Removing empty process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:65$5400'.
Removing empty process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:203$5383'.
Found and cleaned up 3 empty switches in `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:172$5376'.
Removing empty process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:172$5376'.
Found and cleaned up 2 empty switches in `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:154$5366'.
Removing empty process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:154$5366'.
Found and cleaned up 1 empty switch in `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:149$5365'.
Removing empty process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:149$5365'.
Found and cleaned up 1 empty switch in `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:140$5364'.
Removing empty process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:140$5364'.
Found and cleaned up 3 empty switches in `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:90$5339'.
Removing empty process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:90$5339'.
Found and cleaned up 1 empty switch in `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:53$5338'.
Removing empty process `$paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.$proc$/openlane/designs/hehe/src/cache/l1icache_32.v:53$5338'.
Found and cleaned up 4 empty switches in `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
Removing empty process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:72$3595'.
Found and cleaned up 3 empty switches in `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
Removing empty process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:56$3500'.
Removing empty process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:51$3498'.
Removing empty process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:47$3496'.
Removing empty process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:42$3494'.
Removing empty process `$paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.$proc$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:38$3492'.
Found and cleaned up 4 empty switches in `$paramod$dcb7fb550a34fb106769e457d79baae1152e1fa1\counter_rob.$proc$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:16$3412'.
Removing empty process `$paramod$dcb7fb550a34fb106769e457d79baae1152e1fa1\counter_rob.$proc$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:16$3412'.
Removing empty process `lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$273'.
Removing empty process `lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$270'.
Removing empty process `lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$267'.
Removing empty process `lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$264'.
Removing empty process `lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$261'.
Removing empty process `lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$258'.
Removing empty process `lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$255'.
Removing empty process `lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$252'.
Removing empty process `lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$249'.
Removing empty process `lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$246'.
Removing empty process `lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$243'.
Removing empty process `lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$240'.
Removing empty process `lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$237'.
Removing empty process `lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$234'.
Removing empty process `lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:0$231'.
Found and cleaned up 9 empty switches in `\lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
Removing empty process `lsq.$proc$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:97$125'.
Found and cleaned up 3 empty switches in `\lr.$proc$/openlane/designs/hehe/src/core_empty/lsu/lr.v:93$72'.
Removing empty process `lr.$proc$/openlane/designs/hehe/src/core_empty/lsu/lr.v:93$72'.
Found and cleaned up 3 empty switches in `$paramod$1286801919bc9f3afaff9a758dd55f89b75528f7\counter.$proc$/openlane/designs/hehe/src/core_empty/units/counter.v:14$5406'.
Removing empty process `$paramod$1286801919bc9f3afaff9a758dd55f89b75528f7\counter.$proc$/openlane/designs/hehe/src/core_empty/units/counter.v:14$5406'.
Cleaned up 221 empty switches.

37.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8bcbbc88324928ba360f33671db3672c4f2c5c94\counter_tmp.
Optimizing module $paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.
<suppressed ~4 debug messages>
Optimizing module $paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.
<suppressed ~30 debug messages>
Optimizing module $paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.
<suppressed ~10 debug messages>
Optimizing module $paramod$286efaf30d1a6f2bea83d9b2e8b9ed4ac6f3667a\ins_buffer.
Optimizing module $paramod$459cb9db666df4d76a2e07bbdf686e383e432e4a\counter.
<suppressed ~1 debug messages>
Optimizing module hehe.
Optimizing module bus_arbiter.
<suppressed ~10 debug messages>
Optimizing module $paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.
<suppressed ~49 debug messages>
Optimizing module $paramod\std_dffr\WIDTH=s32'00000000000000000000000000001000.
Optimizing module $paramod\std_dffr\WIDTH=s32'00000000000000000000000000000011.
Optimizing module $paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001.
Optimizing module core_empty.
Optimizing module frontend.
Optimizing module backend.
Optimizing module $paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.
<suppressed ~1 debug messages>
Optimizing module $paramod\std_dffe\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~2 debug messages>
Optimizing module new_fu.
<suppressed ~2 debug messages>
Optimizing module new_alu.
<suppressed ~17 debug messages>
Optimizing module $paramod\std_dffe\WIDTH=s32'00000000000000000000000001000000.
<suppressed ~2 debug messages>
Optimizing module $paramod\std_dffe\WIDTH=s32'00000000000000000000000000000011.
<suppressed ~2 debug messages>
Optimizing module $paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001.
<suppressed ~2 debug messages>
Optimizing module $paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000.
Optimizing module fetch.
<suppressed ~4 debug messages>
Optimizing module $paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000.
Optimizing module excep_ctrl.
Optimizing module decode.
<suppressed ~48 debug messages>
Optimizing module csr.
Optimizing module rcu.
<suppressed ~4 debug messages>
Optimizing module $paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.
<suppressed ~2 debug messages>
Optimizing module $paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.
<suppressed ~3 debug messages>
Optimizing module $paramod$dcb7fb550a34fb106769e457d79baae1152e1fa1\counter_rob.
Optimizing module nblsu.
Optimizing module lsq.
<suppressed ~3 debug messages>
Optimizing module lr.
<suppressed ~13 debug messages>
Optimizing module $paramod$1286801919bc9f3afaff9a758dd55f89b75528f7\counter.
Optimizing module agu.
Optimizing module ac.
<suppressed ~4 debug messages>

37.3. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$8bcbbc88324928ba360f33671db3672c4f2c5c94\counter_tmp.
Deleting now unused module $paramod$e204c483c7c91cda896aff385c6ac339b26367b6\fifo_tmp.
Deleting now unused module $paramod$ed77c9e74119eb52569138ab61f505ae19d65b11\btb.
Deleting now unused module $paramod$ef440e60afc60a6a34600489b320df281a48e95d\gshare.
Deleting now unused module $paramod$286efaf30d1a6f2bea83d9b2e8b9ed4ac6f3667a\ins_buffer.
Deleting now unused module $paramod$459cb9db666df4d76a2e07bbdf686e383e432e4a\counter.
Deleting now unused module bus_arbiter.
Deleting now unused module $paramod\l1dcache\WB_DATA_LEN=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\std_dffr\WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module $paramod\std_dffr\WIDTH=s32'00000000000000000000000000000011.
Deleting now unused module $paramod\std_dffr\WIDTH=s32'00000000000000000000000000000001.
Deleting now unused module core_empty.
Deleting now unused module frontend.
Deleting now unused module backend.
Deleting now unused module $paramod$ad1d199e70cca411f759cb080c48fcb5d5aca221\fifo.
Deleting now unused module $paramod\std_dffe\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module new_fu.
Deleting now unused module new_alu.
Deleting now unused module $paramod\std_dffe\WIDTH=s32'00000000000000000000000001000000.
Deleting now unused module $paramod\std_dffe\WIDTH=s32'00000000000000000000000000000011.
Deleting now unused module $paramod\std_dffe\WIDTH=s32'00000000000000000000000000000001.
Deleting now unused module $paramod\std_dffr\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module fetch.
Deleting now unused module $paramod\std_dffr\WIDTH=s32'00000000000000000000000001000000.
Deleting now unused module excep_ctrl.
Deleting now unused module decode.
Deleting now unused module csr.
Deleting now unused module rcu.
Deleting now unused module $paramod$bd07d4e51e2e9d7a84919bbfed882c7c5487f83b\l1icache_32.
Deleting now unused module $paramod$fb9022dad16984b2f80cafa35a49fae0c238a28f\physical_regfile.
Deleting now unused module $paramod$dcb7fb550a34fb106769e457d79baae1152e1fa1\counter_rob.
Deleting now unused module nblsu.
Deleting now unused module lsq.
Deleting now unused module lr.
Deleting now unused module $paramod$1286801919bc9f3afaff9a758dd55f89b75528f7\counter.
Deleting now unused module agu.
Deleting now unused module ac.
<suppressed ~96 debug messages>

37.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module hehe.
<suppressed ~116 debug messages>

37.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hehe..
Removed 585 unused cells and 4206 unused wires.
<suppressed ~663 debug messages>

37.6. Executing CHECK pass (checking for obvious problems).
Checking module hehe...
Warning: Wire hehe.\l1icache_u.data_out [31] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [30] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [29] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [28] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [27] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [26] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [25] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [24] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [23] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [22] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [21] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [20] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [19] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [18] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [17] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [16] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [15] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [14] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [13] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [12] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [11] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [10] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [9] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [8] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [7] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [6] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [5] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [4] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [3] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [2] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [1] is used but has no driver.
Warning: Wire hehe.\l1icache_u.data_out [0] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [30] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [21] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [20] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [19] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [18] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [17] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [16] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [15] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [14] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [13] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [12] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [11] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [10] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [9] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [8] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [7] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [6] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [5] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [4] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [3] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [2] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [1] is used but has no driver.
Warning: Wire hehe.\l1icache_u.tag_out [0] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [31] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [30] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [29] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [28] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [27] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [26] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [25] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [24] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [23] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [22] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [21] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [20] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [19] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [18] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [17] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [16] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [15] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [14] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [13] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [12] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [11] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [10] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [9] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [8] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [7] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [6] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [5] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [4] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [3] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [2] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [1] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.tag_out [0] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [63] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [62] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [61] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [60] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [59] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [58] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [57] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [56] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [55] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [54] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [53] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [52] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [51] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [50] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [49] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [48] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [47] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [46] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [45] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [44] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [43] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [42] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [41] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [40] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [39] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [38] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [37] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [36] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [35] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [34] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [33] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [32] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [31] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [30] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [29] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [28] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [27] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [26] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [25] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [24] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [23] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [22] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [21] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [20] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [19] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [18] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [17] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [16] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [15] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [14] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [13] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [12] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [11] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [10] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [9] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [8] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [7] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [6] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [5] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [4] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [3] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [2] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [1] is used but has no driver.
Warning: Wire hehe.\l1dcache_u.data_out [0] is used but has no driver.
Found and reported 151 problems.

37.7. Executing OPT pass (performing simple optimizations).

37.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hehe.

37.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hehe'.
<suppressed ~1800 debug messages>
Removed a total of 600 cells.

37.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hehe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8636: \core_u.hehe_backend.backend_rcu.func_wrb_rob_lsu_exp -> 1'1
      Replacing known input bits on port B of cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8672: \core_u.hehe_backend.backend_new_fu.fu_new_alu.exception_valid_o -> 1'1
      Replacing known input bits on port B of cell $flatten\core_u.\hehe_backend.\backend_new_fu.$procmux$6518: \core_u.hehe_backend.backend_new_fu.fu_new_alu.exception_valid_o -> 1'1
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$7952.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$7958.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$7964.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$7970.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$7976.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$7982.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$7988.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$7994.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8039.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8042.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8048.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8051.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8057.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8060.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8066.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8069.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8075.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8078.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8084.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8090.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8096.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8102.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8108.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8144.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8147.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8153.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8156.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8162.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8165.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8171.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8174.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8180.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8183.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8189.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8195.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8201.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8207.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8213.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8249.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8252.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8258.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8261.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8267.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8270.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8276.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8279.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8285.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8288.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8294.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8300.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8306.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8312.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8318.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8354.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8357.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8363.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8366.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8372.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8375.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8381.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8384.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8390.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8393.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8399.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8405.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8411.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8417.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8423.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8459.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8462.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8468.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8471.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8477.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8480.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8486.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8489.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8495.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8498.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8504.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8510.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8516.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8522.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8528.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8564.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8570.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8576.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8582.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8615.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8621.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8627.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8633.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8639.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8645.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8651.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8657.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8663.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8669.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8675.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8681.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8687.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8693.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8699.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8705.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8711.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8717.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8804.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8810.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8816.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8822.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8855.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8861.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8867.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8873.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8906.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8912.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8918.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8924.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8930.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8936.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8942.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8948.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8954.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8960.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8966.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8972.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8978.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8984.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8990.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8996.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9002.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9008.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9251.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9254.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9257.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9263.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9266.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9269.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9275.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9278.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9281.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9287.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9290.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9296.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9299.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9305.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9308.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9320.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9326.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9332.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9338.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9344.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9350.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9356.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9362.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9368.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9374.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9380.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9386.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9392.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6362.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6365.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6371.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6380.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6386.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6392.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9565.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9571.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9577.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9583.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9589.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9595.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9601.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9604.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9607.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9610.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9613.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9616.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9619.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9622.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9625.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9628.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9631.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9634.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9637.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9640.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9643.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9646.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9649.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9652.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9655.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9658.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9661.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9664.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9667.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9670.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9673.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9676.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9679.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9682.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9685.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9688.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9691.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9694.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9697.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9700.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9703.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9706.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9709.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9847.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9853.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9859.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9865.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9871.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9877.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.$procmux$6527.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.$procmux$6533.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.$procmux$6541.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.$procmux$6549.
    dead port 1/2 on $mux $flatten\core_u.\hehe_excp.$procmux$6735.
    dead port 1/2 on $mux $flatten\core_u.\hehe_excp.$procmux$6738.
    dead port 1/2 on $mux $flatten\core_u.\hehe_excp.$procmux$6741.
    dead port 1/2 on $mux $flatten\core_u.\hehe_excp.$procmux$6747.
    dead port 1/2 on $mux $flatten\core_u.\hehe_excp.$procmux$6750.
    dead port 1/2 on $mux $flatten\core_u.\hehe_excp.$procmux$6753.
    dead port 1/2 on $mux $flatten\core_u.\hehe_excp.$procmux$6759.
    dead port 1/2 on $mux $flatten\core_u.\hehe_excp.$procmux$6762.
    dead port 1/2 on $mux $flatten\core_u.\hehe_excp.$procmux$6768.
    dead port 1/2 on $mux $flatten\core_u.\hehe_excp.$procmux$6771.
    dead port 1/2 on $mux $flatten\core_u.\hehe_excp.$procmux$6777.
    dead port 1/2 on $mux $flatten\core_u.\hehe_excp.$procmux$6783.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6970.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6972.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6974.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6988.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6990.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6992.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7007.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7009.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7011.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7026.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7028.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7030.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7046.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7048.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7050.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7067.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7069.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7071.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7087.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7089.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7103.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7105.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7120.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7122.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7135.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7137.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7151.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7153.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7165.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10022.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10028.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10034.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10040.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7177.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10043.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7189.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10049.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10052.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7201.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10058.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10061.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10067.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10070.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10076.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7213.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10079.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10085.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10088.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10094.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7224.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10100.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10106.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10112.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10118.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7235.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10124.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10130.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10133.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10139.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7246.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10142.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10148.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10151.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10157.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7257.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10163.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10169.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10181.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7266.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10187.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10193.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7277.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10199.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7284.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10205.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10211.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7291.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10217.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10220.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7299.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10226.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7306.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7313.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10229.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7321.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7329.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7338.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7347.
    dead port 2/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10235.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7357.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7367.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10238.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7378.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7389.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7401.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7413.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10244.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7426.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7439.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7453.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7467.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10250.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7482.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7497.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10256.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10262.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10268.
    dead port 1/2 on $mux $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10274.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7714.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7723.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.$procmux$6688.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.$procmux$6691.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.$procmux$6694.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.$procmux$6697.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.$procmux$6703.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.$procmux$6706.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.$procmux$6709.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.$procmux$6715.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.$procmux$6718.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.$procmux$6724.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5611.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5614.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5620.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5623.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5629.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5632.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5638.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5641.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5647.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5650.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5656.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5659.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5665.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5668.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5674.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5677.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5683.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5686.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5692.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5695.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5701.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5704.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5710.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5713.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5719.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5722.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5728.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5731.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5743.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5749.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5755.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5761.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5767.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5773.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5779.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5785.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5791.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5797.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5803.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5809.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5815.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5821.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5434.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5437.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5443.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5452.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5455.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5461.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5464.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5470.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5473.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5485.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5491.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5497.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5503.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5509.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5515.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5521.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5527.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5533.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5539.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5545.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5936.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5939.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5947.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5950.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5958.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5961.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5966.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5969.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5977.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5980.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5986.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5989.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5997.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6000.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6007.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6010.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6016.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6022.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6028.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6034.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6040.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6046.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6052.
    dead port 1/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6058.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6066.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6074.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6082.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6087.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6095.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6101.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6109.
    dead port 2/2 on $mux $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6116.
    dead port 1/2 on $mux $flatten\l1dcache_u.$procmux$6326.
    dead port 2/2 on $mux $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:579$5220.
    dead port 2/2 on $mux $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:583$5223.
    dead port 1/2 on $mux $flatten\l1dcache_u.\S2_ROB_INDEX.$ternary$/openlane/designs/hehe/src/cache/cacheblock/std_dffe.v:21$4783.
    dead port 1/2 on $mux $flatten\l1icache_u.$procmux$9538.
    dead port 2/2 on $mux $flatten\l1icache_u.$ternary$/openlane/designs/hehe/src/cache/l1icache_32.v:223$5391.
    dead port 2/2 on $mux $flatten\l1icache_u.$ternary$/openlane/designs/hehe/src/cache/l1icache_32.v:226$5392.
Removed 451 multiplexer ports.
<suppressed ~698 debug messages>

37.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hehe.
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9017:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3961_EN[3:0]$4303
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3961_EN[3:0]$4303 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3961_EN[3:0]$4303 [3:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3961_EN[3:0]$4303 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3961_EN[3:0]$4303 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3961_EN[3:0]$4303 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9020:
      Old ports: A=80'00000000000000000000000000000000000000000000000000000000000000000000000000000000, B=80'11111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [79:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3960_EN[79:0]$4302 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9023:
      Old ports: A=45'000000000000000000000000000000000000000000000, B=45'111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [44:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3959_EN[44:0]$4301 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9026:
      Old ports: A=5'00000, B=5'11111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3958_EN[4:0]$4300
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3958_EN[4:0]$4300 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3958_EN[4:0]$4300 [4:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3958_EN[4:0]$4300 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3958_EN[4:0]$4300 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3958_EN[4:0]$4300 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3958_EN[4:0]$4300 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9029:
      Old ports: A=68'00000000000000000000000000000000000000000000000000000000000000000000, B=68'11111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [67:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3957_EN[67:0]$4299 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9035:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3955_EN[3:0]$4297
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3955_EN[3:0]$4297 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3955_EN[3:0]$4297 [3:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3955_EN[3:0]$4297 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3955_EN[3:0]$4297 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3955_EN[3:0]$4297 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9038:
      Old ports: A=80'00000000000000000000000000000000000000000000000000000000000000000000000000000000, B=80'11111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [79:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3954_EN[79:0]$4296 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9041:
      Old ports: A=45'000000000000000000000000000000000000000000000, B=45'111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [44:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3953_EN[44:0]$4295 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9044:
      Old ports: A=5'00000, B=5'11111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3952_EN[4:0]$4294
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3952_EN[4:0]$4294 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3952_EN[4:0]$4294 [4:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3952_EN[4:0]$4294 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3952_EN[4:0]$4294 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3952_EN[4:0]$4294 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3952_EN[4:0]$4294 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9047:
      Old ports: A=68'00000000000000000000000000000000000000000000000000000000000000000000, B=68'11111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [67:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3951_EN[67:0]$4293 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9053:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3949_EN[3:0]$4291
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3949_EN[3:0]$4291 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3949_EN[3:0]$4291 [3:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3949_EN[3:0]$4291 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3949_EN[3:0]$4291 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3949_EN[3:0]$4291 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9056:
      Old ports: A=80'00000000000000000000000000000000000000000000000000000000000000000000000000000000, B=80'11111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [79:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3948_EN[79:0]$4290 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9059:
      Old ports: A=45'000000000000000000000000000000000000000000000, B=45'111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [44:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3947_EN[44:0]$4289 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9062:
      Old ports: A=5'00000, B=5'11111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3946_EN[4:0]$4288
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3946_EN[4:0]$4288 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3946_EN[4:0]$4288 [4:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3946_EN[4:0]$4288 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3946_EN[4:0]$4288 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3946_EN[4:0]$4288 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3946_EN[4:0]$4288 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9065:
      Old ports: A=68'00000000000000000000000000000000000000000000000000000000000000000000, B=68'11111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [67:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3945_EN[67:0]$4287 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9071:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3943_EN[3:0]$4285
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3943_EN[3:0]$4285 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3943_EN[3:0]$4285 [3:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3943_EN[3:0]$4285 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3943_EN[3:0]$4285 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:282$3943_EN[3:0]$4285 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9074:
      Old ports: A=80'00000000000000000000000000000000000000000000000000000000000000000000000000000000, B=80'11111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [79:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:281$3942_EN[79:0]$4284 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9077:
      Old ports: A=45'000000000000000000000000000000000000000000000, B=45'111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [44:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:280$3941_EN[44:0]$4283 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9080:
      Old ports: A=5'00000, B=5'11111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3940_EN[4:0]$4282
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3940_EN[4:0]$4282 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3940_EN[4:0]$4282 [4:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3940_EN[4:0]$4282 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3940_EN[4:0]$4282 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3940_EN[4:0]$4282 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:279$3940_EN[4:0]$4282 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9083:
      Old ports: A=68'00000000000000000000000000000000000000000000000000000000000000000000, B=68'11111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [67:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:278$3939_EN[67:0]$4281 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9140:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:267$3938_EN[5:0]$4242
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:267$3938_EN[5:0]$4242 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:267$3938_EN[5:0]$4242 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:267$3938_EN[5:0]$4242 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:267$3938_EN[5:0]$4242 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:267$3938_EN[5:0]$4242 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:267$3938_EN[5:0]$4242 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:267$3938_EN[5:0]$4242 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9152:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3937_EN[5:0]$4239
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3937_EN[5:0]$4239 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3937_EN[5:0]$4239 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3937_EN[5:0]$4239 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3937_EN[5:0]$4239 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3937_EN[5:0]$4239 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3937_EN[5:0]$4239 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3937_EN[5:0]$4239 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9155:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3936_EN[5:0]$4238
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3936_EN[5:0]$4238 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3936_EN[5:0]$4238 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3936_EN[5:0]$4238 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3936_EN[5:0]$4238 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3936_EN[5:0]$4238 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3936_EN[5:0]$4238 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3936_EN[5:0]$4238 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9158:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3935_EN[5:0]$4237
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3935_EN[5:0]$4237 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3935_EN[5:0]$4237 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3935_EN[5:0]$4237 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3935_EN[5:0]$4237 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3935_EN[5:0]$4237 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3935_EN[5:0]$4237 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3935_EN[5:0]$4237 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9161:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3934_EN[5:0]$4236
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3934_EN[5:0]$4236 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3934_EN[5:0]$4236 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3934_EN[5:0]$4236 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3934_EN[5:0]$4236 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3934_EN[5:0]$4236 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3934_EN[5:0]$4236 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3934_EN[5:0]$4236 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9164:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3933_EN[5:0]$4235
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3933_EN[5:0]$4235 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3933_EN[5:0]$4235 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3933_EN[5:0]$4235 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3933_EN[5:0]$4235 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3933_EN[5:0]$4235 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3933_EN[5:0]$4235 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3933_EN[5:0]$4235 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9167:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3932_EN[5:0]$4234
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3932_EN[5:0]$4234 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3932_EN[5:0]$4234 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3932_EN[5:0]$4234 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3932_EN[5:0]$4234 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3932_EN[5:0]$4234 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3932_EN[5:0]$4234 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3932_EN[5:0]$4234 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9170:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3931_EN[5:0]$4233
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3931_EN[5:0]$4233 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3931_EN[5:0]$4233 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3931_EN[5:0]$4233 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3931_EN[5:0]$4233 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3931_EN[5:0]$4233 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3931_EN[5:0]$4233 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3931_EN[5:0]$4233 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9173:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3930_EN[5:0]$4232
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3930_EN[5:0]$4232 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3930_EN[5:0]$4232 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3930_EN[5:0]$4232 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3930_EN[5:0]$4232 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3930_EN[5:0]$4232 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3930_EN[5:0]$4232 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3930_EN[5:0]$4232 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9176:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3929_EN[5:0]$4231
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3929_EN[5:0]$4231 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3929_EN[5:0]$4231 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3929_EN[5:0]$4231 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3929_EN[5:0]$4231 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3929_EN[5:0]$4231 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3929_EN[5:0]$4231 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3929_EN[5:0]$4231 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9179:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3928_EN[5:0]$4230
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3928_EN[5:0]$4230 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3928_EN[5:0]$4230 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3928_EN[5:0]$4230 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3928_EN[5:0]$4230 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3928_EN[5:0]$4230 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3928_EN[5:0]$4230 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3928_EN[5:0]$4230 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9182:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3927_EN[5:0]$4229
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3927_EN[5:0]$4229 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3927_EN[5:0]$4229 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3927_EN[5:0]$4229 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3927_EN[5:0]$4229 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3927_EN[5:0]$4229 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3927_EN[5:0]$4229 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3927_EN[5:0]$4229 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9185:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3926_EN[5:0]$4228
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3926_EN[5:0]$4228 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3926_EN[5:0]$4228 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3926_EN[5:0]$4228 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3926_EN[5:0]$4228 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3926_EN[5:0]$4228 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3926_EN[5:0]$4228 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3926_EN[5:0]$4228 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9188:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3925_EN[5:0]$4227
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3925_EN[5:0]$4227 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3925_EN[5:0]$4227 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3925_EN[5:0]$4227 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3925_EN[5:0]$4227 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3925_EN[5:0]$4227 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3925_EN[5:0]$4227 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3925_EN[5:0]$4227 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9191:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3924_EN[5:0]$4226
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3924_EN[5:0]$4226 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3924_EN[5:0]$4226 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3924_EN[5:0]$4226 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3924_EN[5:0]$4226 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3924_EN[5:0]$4226 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3924_EN[5:0]$4226 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3924_EN[5:0]$4226 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9194:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3923_EN[5:0]$4225
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3923_EN[5:0]$4225 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3923_EN[5:0]$4225 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3923_EN[5:0]$4225 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3923_EN[5:0]$4225 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3923_EN[5:0]$4225 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3923_EN[5:0]$4225 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3923_EN[5:0]$4225 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9197:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3922_EN[5:0]$4224
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3922_EN[5:0]$4224 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3922_EN[5:0]$4224 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3922_EN[5:0]$4224 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3922_EN[5:0]$4224 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3922_EN[5:0]$4224 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3922_EN[5:0]$4224 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3922_EN[5:0]$4224 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9200:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3921_EN[5:0]$4223
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3921_EN[5:0]$4223 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3921_EN[5:0]$4223 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3921_EN[5:0]$4223 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3921_EN[5:0]$4223 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3921_EN[5:0]$4223 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3921_EN[5:0]$4223 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3921_EN[5:0]$4223 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9203:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3920_EN[5:0]$4222
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3920_EN[5:0]$4222 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3920_EN[5:0]$4222 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3920_EN[5:0]$4222 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3920_EN[5:0]$4222 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3920_EN[5:0]$4222 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3920_EN[5:0]$4222 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3920_EN[5:0]$4222 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9206:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3919_EN[5:0]$4221
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3919_EN[5:0]$4221 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3919_EN[5:0]$4221 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3919_EN[5:0]$4221 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3919_EN[5:0]$4221 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3919_EN[5:0]$4221 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3919_EN[5:0]$4221 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3919_EN[5:0]$4221 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9209:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3918_EN[5:0]$4220
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3918_EN[5:0]$4220 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3918_EN[5:0]$4220 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3918_EN[5:0]$4220 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3918_EN[5:0]$4220 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3918_EN[5:0]$4220 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3918_EN[5:0]$4220 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3918_EN[5:0]$4220 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9212:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3917_EN[5:0]$4219
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3917_EN[5:0]$4219 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3917_EN[5:0]$4219 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3917_EN[5:0]$4219 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3917_EN[5:0]$4219 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3917_EN[5:0]$4219 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3917_EN[5:0]$4219 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3917_EN[5:0]$4219 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9215:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3916_EN[5:0]$4218
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3916_EN[5:0]$4218 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3916_EN[5:0]$4218 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3916_EN[5:0]$4218 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3916_EN[5:0]$4218 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3916_EN[5:0]$4218 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3916_EN[5:0]$4218 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3916_EN[5:0]$4218 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9218:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3915_EN[5:0]$4217
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3915_EN[5:0]$4217 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3915_EN[5:0]$4217 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3915_EN[5:0]$4217 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3915_EN[5:0]$4217 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3915_EN[5:0]$4217 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3915_EN[5:0]$4217 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3915_EN[5:0]$4217 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9221:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3914_EN[5:0]$4216
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3914_EN[5:0]$4216 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3914_EN[5:0]$4216 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3914_EN[5:0]$4216 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3914_EN[5:0]$4216 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3914_EN[5:0]$4216 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3914_EN[5:0]$4216 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3914_EN[5:0]$4216 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9224:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3913_EN[5:0]$4215
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3913_EN[5:0]$4215 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3913_EN[5:0]$4215 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3913_EN[5:0]$4215 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3913_EN[5:0]$4215 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3913_EN[5:0]$4215 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3913_EN[5:0]$4215 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3913_EN[5:0]$4215 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9227:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3912_EN[5:0]$4214
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3912_EN[5:0]$4214 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3912_EN[5:0]$4214 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3912_EN[5:0]$4214 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3912_EN[5:0]$4214 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3912_EN[5:0]$4214 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3912_EN[5:0]$4214 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3912_EN[5:0]$4214 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9230:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3911_EN[5:0]$4213
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3911_EN[5:0]$4213 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3911_EN[5:0]$4213 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3911_EN[5:0]$4213 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3911_EN[5:0]$4213 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3911_EN[5:0]$4213 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3911_EN[5:0]$4213 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3911_EN[5:0]$4213 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9233:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3910_EN[5:0]$4212
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3910_EN[5:0]$4212 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3910_EN[5:0]$4212 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3910_EN[5:0]$4212 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3910_EN[5:0]$4212 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3910_EN[5:0]$4212 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3910_EN[5:0]$4212 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3910_EN[5:0]$4212 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9236:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3909_EN[5:0]$4211
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3909_EN[5:0]$4211 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3909_EN[5:0]$4211 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3909_EN[5:0]$4211 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3909_EN[5:0]$4211 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3909_EN[5:0]$4211 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3909_EN[5:0]$4211 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3909_EN[5:0]$4211 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9239:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3908_EN[5:0]$4210
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3908_EN[5:0]$4210 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3908_EN[5:0]$4210 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3908_EN[5:0]$4210 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3908_EN[5:0]$4210 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3908_EN[5:0]$4210 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3908_EN[5:0]$4210 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3908_EN[5:0]$4210 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9242:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3907_EN[5:0]$4209
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3907_EN[5:0]$4209 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3907_EN[5:0]$4209 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3907_EN[5:0]$4209 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3907_EN[5:0]$4209 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3907_EN[5:0]$4209 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3907_EN[5:0]$4209 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3907_EN[5:0]$4209 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9245:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3906_EN[5:0]$4208
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3906_EN[5:0]$4208 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3906_EN[5:0]$4208 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3906_EN[5:0]$4208 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3906_EN[5:0]$4208 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3906_EN[5:0]$4208 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3906_EN[5:0]$4208 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:264$3906_EN[5:0]$4208 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9249:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9249_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9249_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9249_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9249_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9249_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9249_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9249_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9249_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8037:
      Old ports: A=5'00000, B=5'11111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8037_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8037_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8037_Y [4:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8037_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8037_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8037_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8037_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8064:
      Old ports: A=5'11111, B=5'00000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8064_Y
      New ports: A=1'1, B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8064_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8064_Y [4:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8064_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8064_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8064_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8064_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9317:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9317_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9317_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9317_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9317_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9317_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9317_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9317_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9317_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9329:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9329_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9329_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9329_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9329_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9329_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9329_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9329_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9329_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9341:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9341_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9341_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9341_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9341_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9341_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9341_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9341_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9341_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9353:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9353_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9353_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9353_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9353_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9353_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9353_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9353_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9353_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9365:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9365_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9365_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9365_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9365_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9365_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9365_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9365_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9365_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9398:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3899_EN[5:0]$4123
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3899_EN[5:0]$4123 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3899_EN[5:0]$4123 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3899_EN[5:0]$4123 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3899_EN[5:0]$4123 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3899_EN[5:0]$4123 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3899_EN[5:0]$4123 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3899_EN[5:0]$4123 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9401:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3898_EN[5:0]$4122
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3898_EN[5:0]$4122 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3898_EN[5:0]$4122 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3898_EN[5:0]$4122 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3898_EN[5:0]$4122 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3898_EN[5:0]$4122 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3898_EN[5:0]$4122 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3898_EN[5:0]$4122 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9404:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3897_EN[5:0]$4121
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3897_EN[5:0]$4121 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3897_EN[5:0]$4121 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3897_EN[5:0]$4121 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3897_EN[5:0]$4121 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3897_EN[5:0]$4121 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3897_EN[5:0]$4121 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3897_EN[5:0]$4121 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9407:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3896_EN[5:0]$4120
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3896_EN[5:0]$4120 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3896_EN[5:0]$4120 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3896_EN[5:0]$4120 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3896_EN[5:0]$4120 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3896_EN[5:0]$4120 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3896_EN[5:0]$4120 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3896_EN[5:0]$4120 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9410:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3895_EN[5:0]$4119
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3895_EN[5:0]$4119 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3895_EN[5:0]$4119 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3895_EN[5:0]$4119 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3895_EN[5:0]$4119 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3895_EN[5:0]$4119 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3895_EN[5:0]$4119 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3895_EN[5:0]$4119 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9413:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3894_EN[5:0]$4118
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3894_EN[5:0]$4118 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3894_EN[5:0]$4118 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3894_EN[5:0]$4118 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3894_EN[5:0]$4118 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3894_EN[5:0]$4118 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3894_EN[5:0]$4118 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3894_EN[5:0]$4118 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9416:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3893_EN[5:0]$4117
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3893_EN[5:0]$4117 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3893_EN[5:0]$4117 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3893_EN[5:0]$4117 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3893_EN[5:0]$4117 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3893_EN[5:0]$4117 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3893_EN[5:0]$4117 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3893_EN[5:0]$4117 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9419:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3892_EN[5:0]$4116
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3892_EN[5:0]$4116 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3892_EN[5:0]$4116 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3892_EN[5:0]$4116 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3892_EN[5:0]$4116 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3892_EN[5:0]$4116 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3892_EN[5:0]$4116 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3892_EN[5:0]$4116 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9422:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3891_EN[5:0]$4115
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3891_EN[5:0]$4115 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3891_EN[5:0]$4115 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3891_EN[5:0]$4115 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3891_EN[5:0]$4115 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3891_EN[5:0]$4115 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3891_EN[5:0]$4115 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3891_EN[5:0]$4115 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9425:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3890_EN[5:0]$4114
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3890_EN[5:0]$4114 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3890_EN[5:0]$4114 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3890_EN[5:0]$4114 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3890_EN[5:0]$4114 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3890_EN[5:0]$4114 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3890_EN[5:0]$4114 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3890_EN[5:0]$4114 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9428:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3889_EN[5:0]$4113
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3889_EN[5:0]$4113 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3889_EN[5:0]$4113 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3889_EN[5:0]$4113 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3889_EN[5:0]$4113 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3889_EN[5:0]$4113 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3889_EN[5:0]$4113 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3889_EN[5:0]$4113 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9431:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3888_EN[5:0]$4112
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3888_EN[5:0]$4112 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3888_EN[5:0]$4112 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3888_EN[5:0]$4112 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3888_EN[5:0]$4112 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3888_EN[5:0]$4112 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3888_EN[5:0]$4112 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3888_EN[5:0]$4112 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9434:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3887_EN[5:0]$4111
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3887_EN[5:0]$4111 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3887_EN[5:0]$4111 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3887_EN[5:0]$4111 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3887_EN[5:0]$4111 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3887_EN[5:0]$4111 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3887_EN[5:0]$4111 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3887_EN[5:0]$4111 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9437:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3886_EN[5:0]$4110
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3886_EN[5:0]$4110 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3886_EN[5:0]$4110 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3886_EN[5:0]$4110 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3886_EN[5:0]$4110 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3886_EN[5:0]$4110 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3886_EN[5:0]$4110 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3886_EN[5:0]$4110 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9440:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3885_EN[5:0]$4109
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3885_EN[5:0]$4109 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3885_EN[5:0]$4109 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3885_EN[5:0]$4109 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3885_EN[5:0]$4109 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3885_EN[5:0]$4109 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3885_EN[5:0]$4109 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3885_EN[5:0]$4109 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9443:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3884_EN[5:0]$4108
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3884_EN[5:0]$4108 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3884_EN[5:0]$4108 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3884_EN[5:0]$4108 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3884_EN[5:0]$4108 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3884_EN[5:0]$4108 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3884_EN[5:0]$4108 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3884_EN[5:0]$4108 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9446:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3883_EN[5:0]$4107
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3883_EN[5:0]$4107 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3883_EN[5:0]$4107 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3883_EN[5:0]$4107 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3883_EN[5:0]$4107 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3883_EN[5:0]$4107 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3883_EN[5:0]$4107 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3883_EN[5:0]$4107 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9449:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3882_EN[5:0]$4106
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3882_EN[5:0]$4106 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3882_EN[5:0]$4106 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3882_EN[5:0]$4106 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3882_EN[5:0]$4106 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3882_EN[5:0]$4106 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3882_EN[5:0]$4106 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3882_EN[5:0]$4106 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9452:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3881_EN[5:0]$4105
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3881_EN[5:0]$4105 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3881_EN[5:0]$4105 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3881_EN[5:0]$4105 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3881_EN[5:0]$4105 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3881_EN[5:0]$4105 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3881_EN[5:0]$4105 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3881_EN[5:0]$4105 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9455:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3880_EN[5:0]$4104
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3880_EN[5:0]$4104 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3880_EN[5:0]$4104 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3880_EN[5:0]$4104 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3880_EN[5:0]$4104 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3880_EN[5:0]$4104 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3880_EN[5:0]$4104 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3880_EN[5:0]$4104 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9458:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3879_EN[5:0]$4103
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3879_EN[5:0]$4103 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3879_EN[5:0]$4103 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3879_EN[5:0]$4103 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3879_EN[5:0]$4103 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3879_EN[5:0]$4103 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3879_EN[5:0]$4103 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3879_EN[5:0]$4103 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9461:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3878_EN[5:0]$4102
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3878_EN[5:0]$4102 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3878_EN[5:0]$4102 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3878_EN[5:0]$4102 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3878_EN[5:0]$4102 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3878_EN[5:0]$4102 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3878_EN[5:0]$4102 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3878_EN[5:0]$4102 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9464:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3877_EN[5:0]$4101
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3877_EN[5:0]$4101 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3877_EN[5:0]$4101 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3877_EN[5:0]$4101 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3877_EN[5:0]$4101 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3877_EN[5:0]$4101 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3877_EN[5:0]$4101 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3877_EN[5:0]$4101 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9467:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3876_EN[5:0]$4100
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3876_EN[5:0]$4100 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3876_EN[5:0]$4100 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3876_EN[5:0]$4100 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3876_EN[5:0]$4100 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3876_EN[5:0]$4100 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3876_EN[5:0]$4100 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3876_EN[5:0]$4100 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9470:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3875_EN[5:0]$4099
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3875_EN[5:0]$4099 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3875_EN[5:0]$4099 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3875_EN[5:0]$4099 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3875_EN[5:0]$4099 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3875_EN[5:0]$4099 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3875_EN[5:0]$4099 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3875_EN[5:0]$4099 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9473:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3874_EN[5:0]$4098
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3874_EN[5:0]$4098 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3874_EN[5:0]$4098 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3874_EN[5:0]$4098 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3874_EN[5:0]$4098 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3874_EN[5:0]$4098 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3874_EN[5:0]$4098 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3874_EN[5:0]$4098 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9476:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3873_EN[5:0]$4097
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3873_EN[5:0]$4097 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3873_EN[5:0]$4097 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3873_EN[5:0]$4097 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3873_EN[5:0]$4097 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3873_EN[5:0]$4097 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3873_EN[5:0]$4097 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3873_EN[5:0]$4097 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9479:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3872_EN[5:0]$4096
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3872_EN[5:0]$4096 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3872_EN[5:0]$4096 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3872_EN[5:0]$4096 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3872_EN[5:0]$4096 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3872_EN[5:0]$4096 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3872_EN[5:0]$4096 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3872_EN[5:0]$4096 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9482:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3871_EN[5:0]$4095
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3871_EN[5:0]$4095 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3871_EN[5:0]$4095 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3871_EN[5:0]$4095 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3871_EN[5:0]$4095 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3871_EN[5:0]$4095 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3871_EN[5:0]$4095 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3871_EN[5:0]$4095 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9485:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3870_EN[5:0]$4094
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3870_EN[5:0]$4094 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3870_EN[5:0]$4094 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3870_EN[5:0]$4094 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3870_EN[5:0]$4094 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3870_EN[5:0]$4094 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3870_EN[5:0]$4094 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3870_EN[5:0]$4094 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9488:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3869_EN[5:0]$4093
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3869_EN[5:0]$4093 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3869_EN[5:0]$4093 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3869_EN[5:0]$4093 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3869_EN[5:0]$4093 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3869_EN[5:0]$4093 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3869_EN[5:0]$4093 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3869_EN[5:0]$4093 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9491:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3868_EN[5:0]$4092
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3868_EN[5:0]$4092 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3868_EN[5:0]$4092 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3868_EN[5:0]$4092 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3868_EN[5:0]$4092 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3868_EN[5:0]$4092 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3868_EN[5:0]$4092 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:247$3868_EN[5:0]$4092 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8114:
      Old ports: A=5'00000, B=5'11111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4034_EN[4:0]$4684
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4034_EN[4:0]$4684 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4034_EN[4:0]$4684 [4:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4034_EN[4:0]$4684 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4034_EN[4:0]$4684 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4034_EN[4:0]$4684 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4034_EN[4:0]$4684 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8117:
      Old ports: A=5'00000, B=5'11111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4033_EN[4:0]$4683
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4033_EN[4:0]$4683 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4033_EN[4:0]$4683 [4:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4033_EN[4:0]$4683 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4033_EN[4:0]$4683 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4033_EN[4:0]$4683 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4033_EN[4:0]$4683 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8120:
      Old ports: A=5'00000, B=5'11111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4032_EN[4:0]$4682
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4032_EN[4:0]$4682 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4032_EN[4:0]$4682 [4:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4032_EN[4:0]$4682 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4032_EN[4:0]$4682 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4032_EN[4:0]$4682 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4032_EN[4:0]$4682 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6377:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6377_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6377_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6377_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6377_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6377_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6377_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6377_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6377_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8123:
      Old ports: A=5'00000, B=5'11111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4031_EN[4:0]$4681
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4031_EN[4:0]$4681 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4031_EN[4:0]$4681 [4:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4031_EN[4:0]$4681 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4031_EN[4:0]$4681 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4031_EN[4:0]$4681 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:475$4031_EN[4:0]$4681 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6398:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3761_EN[5:0]$3798
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3761_EN[5:0]$3798 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3761_EN[5:0]$3798 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3761_EN[5:0]$3798 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3761_EN[5:0]$3798 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3761_EN[5:0]$3798 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3761_EN[5:0]$3798 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3761_EN[5:0]$3798 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6401:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3760_EN[5:0]$3797
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3760_EN[5:0]$3797 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3760_EN[5:0]$3797 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3760_EN[5:0]$3797 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3760_EN[5:0]$3797 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3760_EN[5:0]$3797 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3760_EN[5:0]$3797 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3760_EN[5:0]$3797 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6404:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3759_EN[5:0]$3796
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3759_EN[5:0]$3796 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3759_EN[5:0]$3796 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3759_EN[5:0]$3796 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3759_EN[5:0]$3796 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3759_EN[5:0]$3796 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3759_EN[5:0]$3796 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3759_EN[5:0]$3796 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6407:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3758_EN[5:0]$3795
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3758_EN[5:0]$3795 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3758_EN[5:0]$3795 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3758_EN[5:0]$3795 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3758_EN[5:0]$3795 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3758_EN[5:0]$3795 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3758_EN[5:0]$3795 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3758_EN[5:0]$3795 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6410:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3757_EN[5:0]$3794
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3757_EN[5:0]$3794 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3757_EN[5:0]$3794 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3757_EN[5:0]$3794 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3757_EN[5:0]$3794 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3757_EN[5:0]$3794 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3757_EN[5:0]$3794 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3757_EN[5:0]$3794 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6413:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3756_EN[5:0]$3793
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3756_EN[5:0]$3793 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3756_EN[5:0]$3793 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3756_EN[5:0]$3793 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3756_EN[5:0]$3793 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3756_EN[5:0]$3793 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3756_EN[5:0]$3793 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3756_EN[5:0]$3793 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6416:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3755_EN[5:0]$3792
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3755_EN[5:0]$3792 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3755_EN[5:0]$3792 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3755_EN[5:0]$3792 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3755_EN[5:0]$3792 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3755_EN[5:0]$3792 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3755_EN[5:0]$3792 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3755_EN[5:0]$3792 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6419:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3754_EN[5:0]$3791
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3754_EN[5:0]$3791 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3754_EN[5:0]$3791 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3754_EN[5:0]$3791 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3754_EN[5:0]$3791 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3754_EN[5:0]$3791 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3754_EN[5:0]$3791 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3754_EN[5:0]$3791 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6422:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3753_EN[5:0]$3790
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3753_EN[5:0]$3790 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3753_EN[5:0]$3790 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3753_EN[5:0]$3790 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3753_EN[5:0]$3790 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3753_EN[5:0]$3790 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3753_EN[5:0]$3790 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3753_EN[5:0]$3790 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6425:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3752_EN[5:0]$3789
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3752_EN[5:0]$3789 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3752_EN[5:0]$3789 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3752_EN[5:0]$3789 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3752_EN[5:0]$3789 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3752_EN[5:0]$3789 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3752_EN[5:0]$3789 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3752_EN[5:0]$3789 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6428:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3751_EN[5:0]$3788
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3751_EN[5:0]$3788 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3751_EN[5:0]$3788 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3751_EN[5:0]$3788 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3751_EN[5:0]$3788 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3751_EN[5:0]$3788 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3751_EN[5:0]$3788 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3751_EN[5:0]$3788 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6431:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3750_EN[5:0]$3787
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3750_EN[5:0]$3787 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3750_EN[5:0]$3787 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3750_EN[5:0]$3787 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3750_EN[5:0]$3787 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3750_EN[5:0]$3787 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3750_EN[5:0]$3787 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3750_EN[5:0]$3787 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6434:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3749_EN[5:0]$3786
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3749_EN[5:0]$3786 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3749_EN[5:0]$3786 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3749_EN[5:0]$3786 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3749_EN[5:0]$3786 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3749_EN[5:0]$3786 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3749_EN[5:0]$3786 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3749_EN[5:0]$3786 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6437:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3748_EN[5:0]$3785
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3748_EN[5:0]$3785 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3748_EN[5:0]$3785 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3748_EN[5:0]$3785 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3748_EN[5:0]$3785 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3748_EN[5:0]$3785 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3748_EN[5:0]$3785 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3748_EN[5:0]$3785 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6440:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3747_EN[5:0]$3784
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3747_EN[5:0]$3784 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3747_EN[5:0]$3784 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3747_EN[5:0]$3784 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3747_EN[5:0]$3784 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3747_EN[5:0]$3784 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3747_EN[5:0]$3784 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3747_EN[5:0]$3784 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6443:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3746_EN[5:0]$3783
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3746_EN[5:0]$3783 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3746_EN[5:0]$3783 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3746_EN[5:0]$3783 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3746_EN[5:0]$3783 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3746_EN[5:0]$3783 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3746_EN[5:0]$3783 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3746_EN[5:0]$3783 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6446:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3745_EN[5:0]$3782
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3745_EN[5:0]$3782 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3745_EN[5:0]$3782 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3745_EN[5:0]$3782 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3745_EN[5:0]$3782 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3745_EN[5:0]$3782 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3745_EN[5:0]$3782 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3745_EN[5:0]$3782 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6449:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3744_EN[5:0]$3781
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3744_EN[5:0]$3781 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3744_EN[5:0]$3781 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3744_EN[5:0]$3781 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3744_EN[5:0]$3781 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3744_EN[5:0]$3781 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3744_EN[5:0]$3781 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3744_EN[5:0]$3781 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6452:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3743_EN[5:0]$3780
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3743_EN[5:0]$3780 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3743_EN[5:0]$3780 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3743_EN[5:0]$3780 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3743_EN[5:0]$3780 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3743_EN[5:0]$3780 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3743_EN[5:0]$3780 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3743_EN[5:0]$3780 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6455:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3742_EN[5:0]$3779
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3742_EN[5:0]$3779 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3742_EN[5:0]$3779 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3742_EN[5:0]$3779 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3742_EN[5:0]$3779 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3742_EN[5:0]$3779 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3742_EN[5:0]$3779 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3742_EN[5:0]$3779 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6458:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3741_EN[5:0]$3778
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3741_EN[5:0]$3778 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3741_EN[5:0]$3778 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3741_EN[5:0]$3778 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3741_EN[5:0]$3778 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3741_EN[5:0]$3778 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3741_EN[5:0]$3778 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3741_EN[5:0]$3778 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6461:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3740_EN[5:0]$3777
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3740_EN[5:0]$3777 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3740_EN[5:0]$3777 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3740_EN[5:0]$3777 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3740_EN[5:0]$3777 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3740_EN[5:0]$3777 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3740_EN[5:0]$3777 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3740_EN[5:0]$3777 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6464:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3739_EN[5:0]$3776
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3739_EN[5:0]$3776 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3739_EN[5:0]$3776 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3739_EN[5:0]$3776 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3739_EN[5:0]$3776 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3739_EN[5:0]$3776 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3739_EN[5:0]$3776 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3739_EN[5:0]$3776 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6467:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3738_EN[5:0]$3775
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3738_EN[5:0]$3775 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3738_EN[5:0]$3775 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3738_EN[5:0]$3775 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3738_EN[5:0]$3775 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3738_EN[5:0]$3775 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3738_EN[5:0]$3775 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3738_EN[5:0]$3775 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6470:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3737_EN[5:0]$3774
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3737_EN[5:0]$3774 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3737_EN[5:0]$3774 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3737_EN[5:0]$3774 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3737_EN[5:0]$3774 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3737_EN[5:0]$3774 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3737_EN[5:0]$3774 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3737_EN[5:0]$3774 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6473:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3736_EN[5:0]$3773
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3736_EN[5:0]$3773 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3736_EN[5:0]$3773 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3736_EN[5:0]$3773 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3736_EN[5:0]$3773 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3736_EN[5:0]$3773 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3736_EN[5:0]$3773 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3736_EN[5:0]$3773 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6476:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3735_EN[5:0]$3772
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3735_EN[5:0]$3772 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3735_EN[5:0]$3772 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3735_EN[5:0]$3772 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3735_EN[5:0]$3772 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3735_EN[5:0]$3772 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3735_EN[5:0]$3772 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3735_EN[5:0]$3772 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6479:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3734_EN[5:0]$3771
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3734_EN[5:0]$3771 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3734_EN[5:0]$3771 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3734_EN[5:0]$3771 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3734_EN[5:0]$3771 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3734_EN[5:0]$3771 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3734_EN[5:0]$3771 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3734_EN[5:0]$3771 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6482:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3733_EN[5:0]$3770
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3733_EN[5:0]$3770 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3733_EN[5:0]$3770 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3733_EN[5:0]$3770 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3733_EN[5:0]$3770 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3733_EN[5:0]$3770 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3733_EN[5:0]$3770 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3733_EN[5:0]$3770 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6485:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3732_EN[5:0]$3769
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3732_EN[5:0]$3769 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3732_EN[5:0]$3769 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3732_EN[5:0]$3769 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3732_EN[5:0]$3769 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3732_EN[5:0]$3769 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3732_EN[5:0]$3769 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3732_EN[5:0]$3769 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6488:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3731_EN[5:0]$3768
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3731_EN[5:0]$3768 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3731_EN[5:0]$3768 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3731_EN[5:0]$3768 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3731_EN[5:0]$3768 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3731_EN[5:0]$3768 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3731_EN[5:0]$3768 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3731_EN[5:0]$3768 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6491:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3730_EN[5:0]$3767
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3730_EN[5:0]$3767 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3730_EN[5:0]$3767 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3730_EN[5:0]$3767 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3730_EN[5:0]$3767 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3730_EN[5:0]$3767 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3730_EN[5:0]$3767 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3730_EN[5:0]$3767 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6494:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3729_EN[5:0]$3766
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3729_EN[5:0]$3766 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3729_EN[5:0]$3766 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3729_EN[5:0]$3766 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3729_EN[5:0]$3766 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3729_EN[5:0]$3766 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3729_EN[5:0]$3766 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3729_EN[5:0]$3766 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6497:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3728_EN[5:0]$3765
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3728_EN[5:0]$3765 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3728_EN[5:0]$3765 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3728_EN[5:0]$3765 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3728_EN[5:0]$3765 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3728_EN[5:0]$3765 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3728_EN[5:0]$3765 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3728_EN[5:0]$3765 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6500:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3727_EN[5:0]$3764
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3727_EN[5:0]$3764 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3727_EN[5:0]$3764 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3727_EN[5:0]$3764 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3727_EN[5:0]$3764 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3727_EN[5:0]$3764 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3727_EN[5:0]$3764 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:35$3727_EN[5:0]$3764 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8142:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8142_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8142_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8142_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8142_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8142_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8142_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8142_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8142_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8169:
      Old ports: A=6'111111, B=6'000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8169_Y
      New ports: A=1'1, B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8169_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8169_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8169_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8169_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8169_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8169_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8169_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8219:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4028_EN[5:0]$4654
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4028_EN[5:0]$4654 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4028_EN[5:0]$4654 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4028_EN[5:0]$4654 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4028_EN[5:0]$4654 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4028_EN[5:0]$4654 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4028_EN[5:0]$4654 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4028_EN[5:0]$4654 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8222:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4027_EN[5:0]$4653
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4027_EN[5:0]$4653 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4027_EN[5:0]$4653 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4027_EN[5:0]$4653 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4027_EN[5:0]$4653 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4027_EN[5:0]$4653 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4027_EN[5:0]$4653 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4027_EN[5:0]$4653 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8225:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4026_EN[5:0]$4652
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4026_EN[5:0]$4652 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4026_EN[5:0]$4652 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4026_EN[5:0]$4652 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4026_EN[5:0]$4652 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4026_EN[5:0]$4652 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4026_EN[5:0]$4652 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4026_EN[5:0]$4652 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8228:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4025_EN[5:0]$4651
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4025_EN[5:0]$4651 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4025_EN[5:0]$4651 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4025_EN[5:0]$4651 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4025_EN[5:0]$4651 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4025_EN[5:0]$4651 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4025_EN[5:0]$4651 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:460$4025_EN[5:0]$4651 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8247:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8247_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8247_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8247_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8247_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8247_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8247_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8247_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8247_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8274:
      Old ports: A=6'111111, B=6'000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8274_Y
      New ports: A=1'1, B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8274_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8274_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8274_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8274_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8274_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8274_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8274_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9883:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3450_EN[63:0]$3536 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9886:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3449_EN[63:0]$3535 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9889:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3448_EN[63:0]$3534 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9892:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3447_EN[63:0]$3533 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9895:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3446_EN[63:0]$3532 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9898:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3445_EN[63:0]$3531 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9901:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3444_EN[63:0]$3530 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9904:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3443_EN[63:0]$3529 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9907:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3442_EN[63:0]$3528 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9910:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3441_EN[63:0]$3527 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9913:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3440_EN[63:0]$3526 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9916:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3439_EN[63:0]$3525 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9919:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3438_EN[63:0]$3524 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9922:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3437_EN[63:0]$3523 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9925:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3436_EN[63:0]$3522 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9928:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3435_EN[63:0]$3521 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9931:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3434_EN[63:0]$3520 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9934:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3433_EN[63:0]$3519 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9937:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3432_EN[63:0]$3518 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9940:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3431_EN[63:0]$3517 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9943:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3430_EN[63:0]$3516 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9946:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3429_EN[63:0]$3515 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9949:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3428_EN[63:0]$3514 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9952:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3427_EN[63:0]$3513 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9955:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3426_EN[63:0]$3512 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9958:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3425_EN[63:0]$3511 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9961:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3424_EN[63:0]$3510 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9964:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3423_EN[63:0]$3509 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9967:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3422_EN[63:0]$3508 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9970:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3421_EN[63:0]$3507 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9973:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3420_EN[63:0]$3506 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9976:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3419_EN[63:0]$3505 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9979:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3418_EN[63:0]$3504 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9982:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3417_EN[63:0]$3503 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9985:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3416_EN[63:0]$3502 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9988:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:59$3415_EN[63:0]$3501 [0] }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_csr.$procmux$7898: $auto$opt_reduce.cc:134:opt_pmux$11451
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_csr.$procmux$7914: $auto$opt_reduce.cc:134:opt_pmux$11453
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_csr.$procmux$7934: { $flatten\core_u.\hehe_csr.$procmux$7912_CMP $flatten\core_u.\hehe_csr.$procmux$7911_CMP $flatten\core_u.\hehe_csr.$procmux$7910_CMP $flatten\core_u.\hehe_csr.$procmux$7909_CMP $flatten\core_u.\hehe_csr.$procmux$7908_CMP $flatten\core_u.\hehe_csr.$procmux$7907_CMP $flatten\core_u.\hehe_csr.$procmux$7906_CMP $flatten\core_u.\hehe_csr.$procmux$7905_CMP $auto$opt_reduce.cc:134:opt_pmux$11457 $auto$opt_reduce.cc:134:opt_pmux$11455 $flatten\core_u.\hehe_csr.$procmux$7899_CMP }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8324:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4022_EN[5:0]$4624
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4022_EN[5:0]$4624 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4022_EN[5:0]$4624 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4022_EN[5:0]$4624 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4022_EN[5:0]$4624 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4022_EN[5:0]$4624 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4022_EN[5:0]$4624 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4022_EN[5:0]$4624 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8327:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4021_EN[5:0]$4623
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4021_EN[5:0]$4623 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4021_EN[5:0]$4623 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4021_EN[5:0]$4623 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4021_EN[5:0]$4623 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4021_EN[5:0]$4623 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4021_EN[5:0]$4623 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4021_EN[5:0]$4623 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8330:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4020_EN[5:0]$4622
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4020_EN[5:0]$4622 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4020_EN[5:0]$4622 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4020_EN[5:0]$4622 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4020_EN[5:0]$4622 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4020_EN[5:0]$4622 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4020_EN[5:0]$4622 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4020_EN[5:0]$4622 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8333:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4019_EN[5:0]$4621
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4019_EN[5:0]$4621 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4019_EN[5:0]$4621 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4019_EN[5:0]$4621 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4019_EN[5:0]$4621 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4019_EN[5:0]$4621 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4019_EN[5:0]$4621 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:445$4019_EN[5:0]$4621 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8352:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8352_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8352_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8352_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8352_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8352_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8352_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8352_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8352_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8379:
      Old ports: A=6'111111, B=6'000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8379_Y
      New ports: A=1'1, B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8379_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8379_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8379_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8379_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8379_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8379_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8379_Y [0] }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7157: { $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6973_CMP $auto$opt_reduce.cc:134:opt_pmux$11459 }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10019:
      Old ports: A=52'0000000000000000000000000000000000000000000000000000, B=52'0000000000000000000000000000000000000000000000000001, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10019_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10019_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10019_Y [51:1] = 51'000000000000000000000000000000000000000000000000000
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7169: { $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6973_CMP $auto$opt_reduce.cc:134:opt_pmux$11461 }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8429:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4016_EN[5:0]$4594
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4016_EN[5:0]$4594 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4016_EN[5:0]$4594 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4016_EN[5:0]$4594 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4016_EN[5:0]$4594 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4016_EN[5:0]$4594 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4016_EN[5:0]$4594 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4016_EN[5:0]$4594 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [63:1] = { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8432:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4015_EN[5:0]$4593
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4015_EN[5:0]$4593 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4015_EN[5:0]$4593 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4015_EN[5:0]$4593 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4015_EN[5:0]$4593 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4015_EN[5:0]$4593 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4015_EN[5:0]$4593 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4015_EN[5:0]$4593 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8435:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4014_EN[5:0]$4592
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4014_EN[5:0]$4592 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4014_EN[5:0]$4592 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4014_EN[5:0]$4592 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4014_EN[5:0]$4592 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4014_EN[5:0]$4592 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4014_EN[5:0]$4592 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4014_EN[5:0]$4592 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8438:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4013_EN[5:0]$4591
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4013_EN[5:0]$4591 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4013_EN[5:0]$4591 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4013_EN[5:0]$4591 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4013_EN[5:0]$4591 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4013_EN[5:0]$4591 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4013_EN[5:0]$4591 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:430$4013_EN[5:0]$4591 [0] }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7205: $auto$opt_reduce.cc:134:opt_pmux$11463
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8457:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8457_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8457_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8457_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8457_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8457_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8457_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8457_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8457_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10065:
      Old ports: A=52'0000000000000000000000000000000000000000000000000000, B=52'0000000000000000000000000000000000000000000000000010, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10065_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10065_Y [1]
      New connections: { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10065_Y [51:2] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10065_Y [0] } = 51'000000000000000000000000000000000000000000000000000
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7217: { $auto$opt_reduce.cc:134:opt_pmux$11467 $auto$opt_reduce.cc:134:opt_pmux$11465 }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8484:
      Old ports: A=6'111111, B=6'000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8484_Y
      New ports: A=1'1, B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8484_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8484_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8484_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8484_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8484_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8484_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8484_Y [0] }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7228: { $auto$opt_reduce.cc:134:opt_pmux$11471 $auto$opt_reduce.cc:134:opt_pmux$11469 }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7239: $auto$opt_reduce.cc:134:opt_pmux$11473
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10128:
      Old ports: A=52'0000000000000000000000000000000000000000000000000000, B=52'0000000000000000000000000000000000000000000000000010, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10128_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10128_Y [1]
      New connections: { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10128_Y [51:2] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10128_Y [0] } = 51'000000000000000000000000000000000000000000000000000
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7250: $auto$opt_reduce.cc:134:opt_pmux$11475
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8534:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4010_EN[5:0]$4564
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4010_EN[5:0]$4564 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4010_EN[5:0]$4564 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4010_EN[5:0]$4564 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4010_EN[5:0]$4564 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4010_EN[5:0]$4564 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4010_EN[5:0]$4564 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4010_EN[5:0]$4564 [0] }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7261: $auto$opt_reduce.cc:134:opt_pmux$11477
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8537:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4009_EN[5:0]$4563
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4009_EN[5:0]$4563 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4009_EN[5:0]$4563 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4009_EN[5:0]$4563 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4009_EN[5:0]$4563 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4009_EN[5:0]$4563 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4009_EN[5:0]$4563 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4009_EN[5:0]$4563 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10178:
      Old ports: A=52'0000000000000000000000000000000000000000000000000000, B=52'0000000000000000000000000000000000000000000000000100, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10178_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10178_Y [2]
      New connections: { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10178_Y [51:3] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10178_Y [1:0] } = 51'000000000000000000000000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8540:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4008_EN[5:0]$4562
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4008_EN[5:0]$4562 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4008_EN[5:0]$4562 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4008_EN[5:0]$4562 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4008_EN[5:0]$4562 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4008_EN[5:0]$4562 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4008_EN[5:0]$4562 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4008_EN[5:0]$4562 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8543:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4007_EN[5:0]$4561
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4007_EN[5:0]$4561 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4007_EN[5:0]$4561 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4007_EN[5:0]$4561 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4007_EN[5:0]$4561 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4007_EN[5:0]$4561 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4007_EN[5:0]$4561 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:415$4007_EN[5:0]$4561 [0] }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7273: $auto$opt_reduce.cc:134:opt_pmux$11479
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [63:1] = { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0] }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7281: $auto$opt_reduce.cc:134:opt_pmux$11481
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7288: $auto$opt_reduce.cc:134:opt_pmux$11483
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [63:1] = { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0] }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7295: $auto$opt_reduce.cc:134:opt_pmux$11485
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8612:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8612_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8612_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8612_Y [3:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8612_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8612_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8612_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8648:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8648_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8648_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8648_Y [3:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8648_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8648_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8648_Y [0] }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7500: { $auto$opt_reduce.cc:134:opt_pmux$11487 $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6975_CMP }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259:
      Old ports: A=52'0000000000000000000000000000000000000000000000000000, B=52'1111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [51:1] = { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0] }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7512: { $auto$opt_reduce.cc:134:opt_pmux$11491 $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7508_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7454_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7402_CMP $auto$opt_reduce.cc:134:opt_pmux$11489 $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6975_CMP }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10280:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [63:1] = { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$97_EN[63:0]$132 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10283:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [63:1] = { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$96_EN[63:0]$131 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10286:
      Old ports: A=52'0000000000000000000000000000000000000000000000000000, B=52'1111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [51:1] = { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$95_EN[51:0]$130 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10289:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [63:1] = { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:106$94_EN[63:0]$129 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10292:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [63:1] = { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:105$93_EN[63:0]$128 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10295:
      Old ports: A=52'0000000000000000000000000000000000000000000000000000, B=52'1111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [51:1] = { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:104$92_EN[51:0]$127 [0] }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7524: { $auto$opt_reduce.cc:134:opt_pmux$11493 $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6975_CMP }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7542: $auto$opt_reduce.cc:134:opt_pmux$11495
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7546: { $auto$opt_reduce.cc:134:opt_pmux$11497 $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7483_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7454_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7427_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7402_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7379_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7358_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7339_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7322_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7307_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6975_CMP }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7561: { $auto$opt_reduce.cc:134:opt_pmux$11499 $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7483_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7454_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7427_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7402_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7379_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7358_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7339_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7322_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7307_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6975_CMP }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7607: { $auto$opt_reduce.cc:134:opt_pmux$11501 $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6975_CMP }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7627: $auto$opt_reduce.cc:134:opt_pmux$11503
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7641: $auto$opt_reduce.cc:134:opt_pmux$11505
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7645: { $auto$opt_reduce.cc:134:opt_pmux$11507 $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6975_CMP }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7650: { $auto$opt_reduce.cc:134:opt_pmux$11511 $auto$opt_reduce.cc:134:opt_pmux$11509 $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6975_CMP }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7663: { $auto$opt_reduce.cc:134:opt_pmux$11515 $auto$opt_reduce.cc:134:opt_pmux$11513 $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6975_CMP }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7670: { $auto$opt_reduce.cc:134:opt_pmux$11519 $auto$opt_reduce.cc:134:opt_pmux$11517 $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6975_CMP }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7709: { $auto$opt_reduce.cc:134:opt_pmux$11523 $auto$opt_reduce.cc:134:opt_pmux$11521 }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7720: $auto$opt_reduce.cc:134:opt_pmux$11525
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7733: { $auto$opt_reduce.cc:134:opt_pmux$11527 $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6975_CMP }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8684:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8684_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8684_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8684_Y [3:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8684_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8684_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8684_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8723:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3994_EN[3:0]$4474
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3994_EN[3:0]$4474 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3994_EN[3:0]$4474 [3:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3994_EN[3:0]$4474 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3994_EN[3:0]$4474 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3994_EN[3:0]$4474 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8729:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3992_EN[3:0]$4472
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3992_EN[3:0]$4472 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3992_EN[3:0]$4472 [3:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3992_EN[3:0]$4472 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3992_EN[3:0]$4472 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3992_EN[3:0]$4472 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8735:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3990_EN[3:0]$4470
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3990_EN[3:0]$4470 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3990_EN[3:0]$4470 [3:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3990_EN[3:0]$4470 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3990_EN[3:0]$4470 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3990_EN[3:0]$4470 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8741:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3988_EN[3:0]$4468
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3988_EN[3:0]$4468 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3988_EN[3:0]$4468 [3:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3988_EN[3:0]$4468 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3988_EN[3:0]$4468 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:365$3988_EN[3:0]$4468 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5827:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3206_EN[31:0]$3234 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5830:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3205_EN[31:0]$3233 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5833:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3204_EN[31:0]$3232 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5836:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3203_EN[31:0]$3231 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5839:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3202_EN[31:0]$3230 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5842:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3201_EN[31:0]$3229 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5845:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:85$3200_EN[31:0]$3228 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5848:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:84$3199_EN[31:0]$3227 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=96'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=96'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=96'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=96'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=96'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=96'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=96'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=96'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=96'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5551:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=96'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3325_EN[95:0]$3343 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5554:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=96'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3324_EN[95:0]$3342 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5557:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=96'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3323_EN[95:0]$3341 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5560:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=96'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3322_EN[95:0]$3340 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5563:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=96'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3321_EN[95:0]$3339 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5566:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=96'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3320_EN[95:0]$3338 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5569:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=96'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3319_EN[95:0]$3337 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5572:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=96'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:36$3318_EN[95:0]$3336 [0] }
    Consolidated identical input bits for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5931:
      Old ports: A=2'x, B=8'11000000, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5931_Y
      New ports: A=1'x, B=4'1000, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5931_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5931_Y [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5931_Y [0]
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5931: { $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5935_CMP $auto$opt_reduce.cc:134:opt_pmux$11529 }
    Consolidated identical input bits for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5953:
      Old ports: A=2'x, B=8'00000011, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5953_Y
      New ports: A=1'x, B=4'0001, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5953_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5953_Y [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5953_Y [0]
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5953: { $auto$opt_reduce.cc:134:opt_pmux$11531 $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5932_CMP }
    Consolidated identical input bits for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5972:
      Old ports: A=2'x, B=8'00001100, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5972_Y
      New ports: A=1'x, B=4'0010, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5972_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5972_Y [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5972_Y [0]
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5972: { $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5933_CMP $auto$opt_reduce.cc:134:opt_pmux$11533 }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8921:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8921_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8921_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8921_Y [3:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8921_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8921_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8921_Y [0] }
    Consolidated identical input bits for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5992:
      Old ports: A=2'x, B=8'00110000, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5992_Y
      New ports: A=1'x, B=4'0100, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5992_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5992_Y [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5992_Y [0]
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5992: { $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5934_CMP $auto$opt_reduce.cc:134:opt_pmux$11535 }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939:
      Old ports: A=80'00000000000000000000000000000000000000000000000000000000000000000000000000000000, B=80'11111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [79:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957:
      Old ports: A=45'000000000000000000000000000000000000000000000, B=45'111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [44:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0] }
    Consolidated identical input bits for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6061:
      Old ports: A=2'x, B=8'11000000, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6061_Y
      New ports: A=1'x, B=4'1000, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6061_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6061_Y [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6061_Y [0]
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6061: { $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5935_CMP $auto$opt_reduce.cc:134:opt_pmux$11537 }
    Consolidated identical input bits for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6077:
      Old ports: A=2'x, B=8'00000011, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6077_Y
      New ports: A=1'x, B=4'0001, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6077_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6077_Y [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6077_Y [0]
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6077: { $auto$opt_reduce.cc:134:opt_pmux$11539 $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5932_CMP }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8975:
      Old ports: A=5'00000, B=5'11111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8975_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8975_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8975_Y [4:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8975_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8975_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8975_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8975_Y [0] }
    Consolidated identical input bits for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6090:
      Old ports: A=2'x, B=8'00001100, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6090_Y
      New ports: A=1'x, B=4'0010, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6090_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6090_Y [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6090_Y [0]
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6090: { $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5933_CMP $auto$opt_reduce.cc:134:opt_pmux$11541 }
    Consolidated identical input bits for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6104:
      Old ports: A=2'x, B=8'00110000, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6104_Y
      New ports: A=1'x, B=4'0100, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6104_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6104_Y [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6104_Y [0]
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6104: { $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5934_CMP $auto$opt_reduce.cc:134:opt_pmux$11543 }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6170:
      Old ports: A=2'00, B=2'11, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3089_EN[1:0]$3116
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3089_EN[1:0]$3116 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3089_EN[1:0]$3116 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3089_EN[1:0]$3116 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6173:
      Old ports: A=2'00, B=2'11, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3088_EN[1:0]$3115
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3088_EN[1:0]$3115 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3088_EN[1:0]$3115 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3088_EN[1:0]$3115 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6176:
      Old ports: A=2'00, B=2'11, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3087_EN[1:0]$3114
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3087_EN[1:0]$3114 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3087_EN[1:0]$3114 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3087_EN[1:0]$3114 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6179:
      Old ports: A=2'00, B=2'11, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3086_EN[1:0]$3113
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3086_EN[1:0]$3113 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3086_EN[1:0]$3113 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3086_EN[1:0]$3113 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6182:
      Old ports: A=2'00, B=2'11, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3085_EN[1:0]$3112
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3085_EN[1:0]$3112 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3085_EN[1:0]$3112 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3085_EN[1:0]$3112 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6185:
      Old ports: A=2'00, B=2'11, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3084_EN[1:0]$3111
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3084_EN[1:0]$3111 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3084_EN[1:0]$3111 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3084_EN[1:0]$3111 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6188:
      Old ports: A=2'00, B=2'11, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3083_EN[1:0]$3110
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3083_EN[1:0]$3110 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3083_EN[1:0]$3110 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3083_EN[1:0]$3110 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6191:
      Old ports: A=2'00, B=2'11, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3082_EN[1:0]$3109
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3082_EN[1:0]$3109 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3082_EN[1:0]$3109 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3082_EN[1:0]$3109 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6194:
      Old ports: A=2'00, B=2'11, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3081_EN[1:0]$3108
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3081_EN[1:0]$3108 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3081_EN[1:0]$3108 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3081_EN[1:0]$3108 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6197:
      Old ports: A=2'00, B=2'11, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3080_EN[1:0]$3107
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3080_EN[1:0]$3107 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3080_EN[1:0]$3107 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3080_EN[1:0]$3107 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6200:
      Old ports: A=2'00, B=2'11, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3079_EN[1:0]$3106
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3079_EN[1:0]$3106 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3079_EN[1:0]$3106 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3079_EN[1:0]$3106 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6203:
      Old ports: A=2'00, B=2'11, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3078_EN[1:0]$3105
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3078_EN[1:0]$3105 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3078_EN[1:0]$3105 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3078_EN[1:0]$3105 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6206:
      Old ports: A=2'00, B=2'11, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3077_EN[1:0]$3104
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3077_EN[1:0]$3104 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3077_EN[1:0]$3104 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3077_EN[1:0]$3104 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6209:
      Old ports: A=2'00, B=2'11, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3076_EN[1:0]$3103
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3076_EN[1:0]$3103 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3076_EN[1:0]$3103 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3076_EN[1:0]$3103 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6212:
      Old ports: A=2'00, B=2'11, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3075_EN[1:0]$3102
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3075_EN[1:0]$3102 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3075_EN[1:0]$3102 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3075_EN[1:0]$3102 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6215:
      Old ports: A=2'00, B=2'11, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3074_EN[1:0]$3101
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3074_EN[1:0]$3101 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3074_EN[1:0]$3101 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:51$3074_EN[1:0]$3101 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993:
      Old ports: A=68'00000000000000000000000000000000000000000000000000000000000000000000, B=68'11111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [67:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$11450: { $flatten\core_u.\hehe_csr.$procmux$7912_CMP $flatten\core_u.\hehe_csr.$procmux$7911_CMP $flatten\core_u.\hehe_csr.$procmux$7910_CMP $flatten\core_u.\hehe_csr.$procmux$7909_CMP $flatten\core_u.\hehe_csr.$procmux$7908_CMP $flatten\core_u.\hehe_csr.$procmux$7907_CMP $flatten\core_u.\hehe_csr.$procmux$7906_CMP $flatten\core_u.\hehe_csr.$procmux$7905_CMP $flatten\core_u.\hehe_csr.$procmux$7904_CMP $flatten\core_u.\hehe_csr.$procmux$7903_CMP $flatten\core_u.\hehe_csr.$procmux$7902_CMP $flatten\core_u.\hehe_csr.$procmux$7901_CMP $flatten\core_u.\hehe_csr.$procmux$7900_CMP $flatten\core_u.\hehe_csr.$procmux$7899_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$11452: { $flatten\core_u.\hehe_csr.$procmux$7932_CMP $flatten\core_u.\hehe_csr.$procmux$7931_CMP $flatten\core_u.\hehe_csr.$procmux$7930_CMP $flatten\core_u.\hehe_csr.$procmux$7929_CMP $flatten\core_u.\hehe_csr.$procmux$7912_CMP $flatten\core_u.\hehe_csr.$procmux$7911_CMP $flatten\core_u.\hehe_csr.$procmux$7910_CMP $flatten\core_u.\hehe_csr.$procmux$7909_CMP $flatten\core_u.\hehe_csr.$procmux$7908_CMP $flatten\core_u.\hehe_csr.$procmux$7907_CMP $flatten\core_u.\hehe_csr.$procmux$7906_CMP $flatten\core_u.\hehe_csr.$procmux$7905_CMP $flatten\core_u.\hehe_csr.$procmux$7904_CMP $flatten\core_u.\hehe_csr.$procmux$7903_CMP $flatten\core_u.\hehe_csr.$procmux$7902_CMP $flatten\core_u.\hehe_csr.$procmux$7901_CMP $flatten\core_u.\hehe_csr.$procmux$7900_CMP $flatten\core_u.\hehe_csr.$procmux$7899_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$11456: { $flatten\core_u.\hehe_csr.$procmux$7932_CMP $flatten\core_u.\hehe_csr.$procmux$7903_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$11520: { $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7158_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7159_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7161_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7162_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$11524: { $flatten\core_u.\hehe_frontend.\frontend_decode.$eq$/openlane/designs/hehe/src/core_empty/units/decode.v:329$440_Y $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7161_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7162_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$11526: { $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7322_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7339_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7358_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7379_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7402_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7427_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7454_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7483_CMP }
  Optimizing cells in module \hehe.
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9095:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:297$3967_EN[3:0]$4379, B=4'0000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:297$3967_EN[3:0]$4319
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8921_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:297$3967_EN[3:0]$4319 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:297$3967_EN[3:0]$4319 [3:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:297$3967_EN[3:0]$4319 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:297$3967_EN[3:0]$4319 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_bran_exp$/openlane/designs/hehe/src/core_empty/units/rcu.v:297$3967_EN[3:0]$4319 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9104:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4376, B=80'00000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8939_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [79:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_csr$/openlane/designs/hehe/src/core_empty/units/rcu.v:295$3966_EN[79:0]$4316 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9113:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4373, B=45'000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8957_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [44:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_alu$/openlane/designs/hehe/src/core_empty/units/rcu.v:291$3965_EN[44:0]$4313 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9122:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:289$3964_EN[4:0]$4370, B=5'00000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:289$3964_EN[4:0]$4310
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8975_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:289$3964_EN[4:0]$4310 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:289$3964_EN[4:0]$4310 [4:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:289$3964_EN[4:0]$4310 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:289$3964_EN[4:0]$4310 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:289$3964_EN[4:0]$4310 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_lsu$/openlane/designs/hehe/src/core_empty/units/rcu.v:289$3964_EN[4:0]$4310 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9131:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4367, B=68'00000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8993_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [67:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:287$3963_EN[67:0]$4307 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9284:
      Old ports: A=6'000000, B=$flatten\core_u.\hehe_backend.\backend_rcu.$4$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_EN[5:0]$4206, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9284_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9249_Y [0], Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9284_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9284_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9284_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9284_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9284_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9284_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9284_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8081:
      Old ports: A=5'00000, B=$flatten\core_u.\hehe_backend.\backend_rcu.$3$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:481$4036_EN[4:0]$4708, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8081_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8064_Y [0], Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8081_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8081_Y [4:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8081_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8081_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8081_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8081_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8093:
      Old ports: A=5'00000, B=$flatten\core_u.\hehe_backend.\backend_rcu.$3$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:479$4035_EN[4:0]$4706, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8093_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8037_Y [0], Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8093_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8093_Y [4:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8093_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8093_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8093_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8093_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9503:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3904_EN[5:0]$4192, B=6'000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3904_EN[5:0]$4133
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9317_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3904_EN[5:0]$4133 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3904_EN[5:0]$4133 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3904_EN[5:0]$4133 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3904_EN[5:0]$4133 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3904_EN[5:0]$4133 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3904_EN[5:0]$4133 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3904_EN[5:0]$4133 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9509:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3903_EN[5:0]$4190, B=6'000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3903_EN[5:0]$4131
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9329_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3903_EN[5:0]$4131 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3903_EN[5:0]$4131 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3903_EN[5:0]$4131 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3903_EN[5:0]$4131 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3903_EN[5:0]$4131 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3903_EN[5:0]$4131 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3903_EN[5:0]$4131 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9515:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3902_EN[5:0]$4188, B=6'000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3902_EN[5:0]$4129
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9341_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3902_EN[5:0]$4129 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3902_EN[5:0]$4129 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3902_EN[5:0]$4129 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3902_EN[5:0]$4129 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3902_EN[5:0]$4129 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3902_EN[5:0]$4129 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3902_EN[5:0]$4129 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9521:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3901_EN[5:0]$4186, B=6'000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3901_EN[5:0]$4127
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9353_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3901_EN[5:0]$4127 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3901_EN[5:0]$4127 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3901_EN[5:0]$4127 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3901_EN[5:0]$4127 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3901_EN[5:0]$4127 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3901_EN[5:0]$4127 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3901_EN[5:0]$4127 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9527:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3900_EN[5:0]$4184, B=6'000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3900_EN[5:0]$4125
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9365_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3900_EN[5:0]$4125 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3900_EN[5:0]$4125 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3900_EN[5:0]$4125 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3900_EN[5:0]$4125 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3900_EN[5:0]$4125 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3900_EN[5:0]$4125 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$3900_EN[5:0]$4125 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6503:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:38$3762_EN[5:0]$3842, B=6'000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:38$3762_EN[5:0]$3801
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6377_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:38$3762_EN[5:0]$3801 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:38$3762_EN[5:0]$3801 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:38$3762_EN[5:0]$3801 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:38$3762_EN[5:0]$3801 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:38$3762_EN[5:0]$3801 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:38$3762_EN[5:0]$3801 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:38$3762_EN[5:0]$3801 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$10000:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$2$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3587, B=64'0000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9862_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:63$3451_EN[63:0]$3539 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8186:
      Old ports: A=6'000000, B=$flatten\core_u.\hehe_backend.\backend_rcu.$3$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:466$4030_EN[5:0]$4678, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8186_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8169_Y [0], Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8186_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8186_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8186_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8186_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8186_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8186_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8186_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8198:
      Old ports: A=6'000000, B=$flatten\core_u.\hehe_backend.\backend_rcu.$3$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_EN[5:0]$4676, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8198_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8142_Y [0], Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8198_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8198_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8198_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8198_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8198_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8198_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8198_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9991:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$2$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3592, B=64'0000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$procmux$9844_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [63:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$0$memwr$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3452_EN[63:0]$3542 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8291:
      Old ports: A=6'000000, B=$flatten\core_u.\hehe_backend.\backend_rcu.$3$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:451$4024_EN[5:0]$4649, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8291_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8274_Y [0], Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8291_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8291_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8291_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8291_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8291_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8291_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8291_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8303:
      Old ports: A=6'000000, B=$flatten\core_u.\hehe_backend.\backend_rcu.$3$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_EN[5:0]$4647, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8303_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8247_Y [0], Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8303_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8303_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8303_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8303_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8303_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8303_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8303_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8396:
      Old ports: A=6'000000, B=$flatten\core_u.\hehe_backend.\backend_rcu.$3$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:436$4018_EN[5:0]$4618, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8396_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8379_Y [0], Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8396_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8396_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8396_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8396_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8396_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8396_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8396_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8408:
      Old ports: A=6'000000, B=$flatten\core_u.\hehe_backend.\backend_rcu.$3$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_EN[5:0]$4616, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8408_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8352_Y [0], Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8408_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8408_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8408_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8408_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8408_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8408_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8408_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$3$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$227, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10038_Y [0], Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [63:1] = { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10109:
      Old ports: A=52'0000000000000000000000000000000000000000000000000000, B=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$3$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:136$104_EN[51:0]$224, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10109_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10065_Y [1], Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10109_Y [1]
      New connections: { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10109_Y [51:2] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10109_Y [0] } = 51'000000000000000000000000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8501:
      Old ports: A=6'000000, B=$flatten\core_u.\hehe_backend.\backend_rcu.$3$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:421$4012_EN[5:0]$4588, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8501_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8484_Y [0], Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8501_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8501_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8501_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8501_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8501_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8501_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8501_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8513:
      Old ports: A=6'000000, B=$flatten\core_u.\hehe_backend.\backend_rcu.$3$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_EN[5:0]$4586, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8513_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8457_Y [0], Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8513_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8513_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8513_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8513_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8513_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8513_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8513_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10154:
      Old ports: A=52'0000000000000000000000000000000000000000000000000000, B=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$3$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:127$103_EN[51:0]$214, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10154_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10128_Y [1], Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10154_Y [1]
      New connections: { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10154_Y [51:2] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10154_Y [0] } = 51'000000000000000000000000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$3$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$199, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10215_Y [0], Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [63:1] = { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10298:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:143$106_EN[51:0]$230, B=52'0000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:143$106_EN[51:0]$157
      New ports: A=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10019_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:143$106_EN[51:0]$157 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:143$106_EN[51:0]$157 [51:1] = 51'000000000000000000000000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10337:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:125$101_EN[51:0]$205, B=52'0000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:125$101_EN[51:0]$144
      New ports: A=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10178_Y [2], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:125$101_EN[51:0]$144 [2]
      New connections: { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:125$101_EN[51:0]$144 [51:3] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:125$101_EN[51:0]$144 [1:0] } = 51'000000000000000000000000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10346:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$2$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$202, B=64'0000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141
      New ports: A=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10196_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [63:1] = { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:119$100_EN[63:0]$141 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10364:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$193, B=52'0000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135
      New ports: A=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10259_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [51:1] = { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:113$98_EN[51:0]$135 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8747:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:379$4000_EN[3:0]$4536, B=4'0000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:379$4000_EN[3:0]$4492
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8612_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:379$4000_EN[3:0]$4492 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:379$4000_EN[3:0]$4492 [3:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:379$4000_EN[3:0]$4492 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:379$4000_EN[3:0]$4492 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:379$4000_EN[3:0]$4492 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8765:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:375$3998_EN[3:0]$4530, B=4'0000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:375$3998_EN[3:0]$4486
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8648_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:375$3998_EN[3:0]$4486 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:375$3998_EN[3:0]$4486 [3:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:375$3998_EN[3:0]$4486 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:375$3998_EN[3:0]$4486 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:375$3998_EN[3:0]$4486 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8783:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:371$3996_EN[3:0]$4524, B=4'0000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:371$3996_EN[3:0]$4480
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8684_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:371$3996_EN[3:0]$4480 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:371$3996_EN[3:0]$4480 [3:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:371$3996_EN[3:0]$4480 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:371$3996_EN[3:0]$4480 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:371$3996_EN[3:0]$4480 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740:
      Old ports: A=0, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$3$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3293, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5663_Y [0], Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752:
      Old ports: A=0, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$3$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3291, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5681_Y [0], Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764:
      Old ports: A=0, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$3$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3289, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5699_Y [0], Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776:
      Old ports: A=0, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$3$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3287, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5717_Y [0], Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$3$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3301, B=0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5608_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$3$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3298, B=0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5635_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$3$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3387, B=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5449_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5584:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3381, B=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5482_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3333_EN[95:0]$3351 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5587:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3380, B=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5488_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3332_EN[95:0]$3350 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5590:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3379, B=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5494_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3331_EN[95:0]$3349 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5593:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3378, B=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5500_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3330_EN[95:0]$3348 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5596:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3377, B=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5506_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3329_EN[95:0]$3347 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5599:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3376, B=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5512_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3328_EN[95:0]$3346 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5602:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3375, B=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5518_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3327_EN[95:0]$3345 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5605:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3374, B=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5524_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:40$3326_EN[95:0]$3344 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6013:
      Old ports: A=2'00, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$3$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:81$3097_EN[1:0]$3193, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6013_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5953_Y [0], Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6013_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6013_Y [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6013_Y [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6025:
      Old ports: A=2'00, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$3$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:79$3096_EN[1:0]$3191, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6025_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5972_Y [0], Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6025_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6025_Y [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6025_Y [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6037:
      Old ports: A=2'00, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$3$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:77$3095_EN[1:0]$3189, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6037_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5992_Y [0], Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6037_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6037_Y [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6037_Y [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6049:
      Old ports: A=2'00, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$3$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:75$3094_EN[1:0]$3187, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6049_Y
      New ports: A=1'0, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5931_Y [0], Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6049_Y [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6049_Y [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6049_Y [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6119:
      Old ports: A=2'00, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:70$3093_EN[1:0]$3174, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:70$3093_EN[1:0]$3124
      New ports: A=1'0, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6077_Y [0], Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:70$3093_EN[1:0]$3124 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:70$3093_EN[1:0]$3124 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:70$3093_EN[1:0]$3124 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6125:
      Old ports: A=2'00, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:68$3092_EN[1:0]$3172, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:68$3092_EN[1:0]$3122
      New ports: A=1'0, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6090_Y [0], Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:68$3092_EN[1:0]$3122 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:68$3092_EN[1:0]$3122 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:68$3092_EN[1:0]$3122 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6131:
      Old ports: A=2'00, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:66$3091_EN[1:0]$3170, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:66$3091_EN[1:0]$3120
      New ports: A=1'0, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6104_Y [0], Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:66$3091_EN[1:0]$3120 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:66$3091_EN[1:0]$3120 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:66$3091_EN[1:0]$3120 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6137:
      Old ports: A=2'00, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:64$3090_EN[1:0]$3168, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:64$3090_EN[1:0]$3118
      New ports: A=1'0, B=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6061_Y [0], Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:64$3090_EN[1:0]$3118 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:64$3090_EN[1:0]$3118 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:64$3090_EN[1:0]$3118 [0]
  Optimizing cells in module \hehe.
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9377:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$3$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_EN[5:0]$4203, B=6'000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9377_Y
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9284_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9377_Y [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9377_Y [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9377_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9377_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9377_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9377_Y [0] $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9377_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8126:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:481$4036_EN[4:0]$4703, B=5'00000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:481$4036_EN[4:0]$4689
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8081_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:481$4036_EN[4:0]$4689 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:481$4036_EN[4:0]$4689 [4:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:481$4036_EN[4:0]$4689 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:481$4036_EN[4:0]$4689 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:481$4036_EN[4:0]$4689 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:481$4036_EN[4:0]$4689 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8132:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:479$4035_EN[4:0]$4701, B=5'00000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:479$4035_EN[4:0]$4687
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8093_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:479$4035_EN[4:0]$4687 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:479$4035_EN[4:0]$4687 [4:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:479$4035_EN[4:0]$4687 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:479$4035_EN[4:0]$4687 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:479$4035_EN[4:0]$4687 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:479$4035_EN[4:0]$4687 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8231:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:466$4030_EN[5:0]$4673, B=6'000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:466$4030_EN[5:0]$4659
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8186_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:466$4030_EN[5:0]$4659 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:466$4030_EN[5:0]$4659 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:466$4030_EN[5:0]$4659 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:466$4030_EN[5:0]$4659 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:466$4030_EN[5:0]$4659 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:466$4030_EN[5:0]$4659 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:466$4030_EN[5:0]$4659 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8237:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_EN[5:0]$4671, B=6'000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_EN[5:0]$4657
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8198_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_EN[5:0]$4657 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_EN[5:0]$4657 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_EN[5:0]$4657 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_EN[5:0]$4657 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_EN[5:0]$4657 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_EN[5:0]$4657 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_lprd$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4029_EN[5:0]$4657 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8336:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:451$4024_EN[5:0]$4643, B=6'000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:451$4024_EN[5:0]$4629
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8291_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:451$4024_EN[5:0]$4629 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:451$4024_EN[5:0]$4629 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:451$4024_EN[5:0]$4629 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:451$4024_EN[5:0]$4629 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:451$4024_EN[5:0]$4629 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:451$4024_EN[5:0]$4629 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:451$4024_EN[5:0]$4629 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8342:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_EN[5:0]$4641, B=6'000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_EN[5:0]$4627
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8303_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_EN[5:0]$4627 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_EN[5:0]$4627 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_EN[5:0]$4627 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_EN[5:0]$4627 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_EN[5:0]$4627 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_EN[5:0]$4627 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:449$4023_EN[5:0]$4627 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8441:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:436$4018_EN[5:0]$4613, B=6'000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:436$4018_EN[5:0]$4599
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8396_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:436$4018_EN[5:0]$4599 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:436$4018_EN[5:0]$4599 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:436$4018_EN[5:0]$4599 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:436$4018_EN[5:0]$4599 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:436$4018_EN[5:0]$4599 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:436$4018_EN[5:0]$4599 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:436$4018_EN[5:0]$4599 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8447:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_EN[5:0]$4611, B=6'000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_EN[5:0]$4597
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8408_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_EN[5:0]$4597 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_EN[5:0]$4597 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_EN[5:0]$4597 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_EN[5:0]$4597 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_EN[5:0]$4597 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_EN[5:0]$4597 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs2$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4017_EN[5:0]$4597 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8546:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:421$4012_EN[5:0]$4583, B=6'000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:421$4012_EN[5:0]$4569
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8501_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:421$4012_EN[5:0]$4569 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:421$4012_EN[5:0]$4569 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:421$4012_EN[5:0]$4569 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:421$4012_EN[5:0]$4569 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:421$4012_EN[5:0]$4569 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:421$4012_EN[5:0]$4569 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:421$4012_EN[5:0]$4569 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8552:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_EN[5:0]$4581, B=6'000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_EN[5:0]$4567
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$8513_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_EN[5:0]$4567 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_EN[5:0]$4567 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_EN[5:0]$4567 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_EN[5:0]$4567 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_EN[5:0]$4567 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_EN[5:0]$4567 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rob_prs1$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4011_EN[5:0]$4567 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10307:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$2$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$220, B=64'0000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154
      New ports: A=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10091_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [63:1] = { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:137$105_EN[63:0]$154 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10316:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:136$104_EN[51:0]$217, B=52'0000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:136$104_EN[51:0]$151
      New ports: A=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10109_Y [1], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:136$104_EN[51:0]$151 [1]
      New connections: { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:136$104_EN[51:0]$151 [51:2] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:136$104_EN[51:0]$151 [0] } = 51'000000000000000000000000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10325:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:127$103_EN[51:0]$209, B=52'0000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:127$103_EN[51:0]$148
      New ports: A=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10154_Y [1], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:127$103_EN[51:0]$148 [1]
      New connections: { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:127$103_EN[51:0]$148 [51:2] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:127$103_EN[51:0]$148 [0] } = 51'000000000000000000000000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10355:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$2$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$196, B=64'0000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138
      New ports: A=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$procmux$10241_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [63:1] = { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\store_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:115$99_EN[63:0]$138 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5851:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$2$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3285, B=0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5788_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:97$3212_EN[31:0]$3248 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5860:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$2$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3282, B=0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5806_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:96$3211_EN[31:0]$3245 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5869:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$2$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3279, B=0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5740_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3210_EN[31:0]$3242 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5875:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$2$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3277, B=0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5752_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3209_EN[31:0]$3240 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5881:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$2$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3275, B=0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5764_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3208_EN[31:0]$3238 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5887:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$2$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3273, B=0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5776_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [31:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$0$memwr$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:91$3207_EN[31:0]$3236 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5575:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$2$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3384, B=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$procmux$5530_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [95:1] = { $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$0$memwr$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:43$3334_EN[95:0]$3354 [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6143:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:81$3097_EN[1:0]$3184, B=2'00, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:81$3097_EN[1:0]$3132
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6013_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:81$3097_EN[1:0]$3132 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:81$3097_EN[1:0]$3132 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:81$3097_EN[1:0]$3132 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6149:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:79$3096_EN[1:0]$3182, B=2'00, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:79$3096_EN[1:0]$3130
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6025_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:79$3096_EN[1:0]$3130 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:79$3096_EN[1:0]$3130 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:79$3096_EN[1:0]$3130 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6155:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:77$3095_EN[1:0]$3180, B=2'00, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:77$3095_EN[1:0]$3128
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6037_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:77$3095_EN[1:0]$3128 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:77$3095_EN[1:0]$3128 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:77$3095_EN[1:0]$3128 [0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6161:
      Old ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$2$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:75$3094_EN[1:0]$3178, B=2'00, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:75$3094_EN[1:0]$3126
      New ports: A=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$6049_Y [0], B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:75$3094_EN[1:0]$3126 [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:75$3094_EN[1:0]$3126 [1] = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0$memwr$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:75$3094_EN[1:0]$3126 [0]
  Optimizing cells in module \hehe.
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9494:
      Old ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$2$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_EN[5:0]$4195, B=6'000000, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_EN[5:0]$4136
      New ports: A=$flatten\core_u.\hehe_backend.\backend_rcu.$procmux$9377_Y [0], B=1'0, Y=$flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_EN[5:0]$4136 [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_EN[5:0]$4136 [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_EN[5:0]$4136 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_EN[5:0]$4136 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_EN[5:0]$4136 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_EN[5:0]$4136 [0] $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:255$3905_EN[5:0]$4136 [0] }
  Optimizing cells in module \hehe.
Performed a total of 406 changes.

37.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hehe'.
<suppressed ~1290 debug messages>
Removed a total of 430 cells.

37.7.6. Executing OPT_DFF pass (perform DFF optimizations).

37.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hehe..
Removed 8 unused cells and 1451 unused wires.
<suppressed ~29 debug messages>

37.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hehe.

37.7.9. Rerunning OPT passes. (Maybe there is more to do..)

37.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hehe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~382 debug messages>

37.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hehe.
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7546: { $auto$opt_reduce.cc:134:opt_pmux$11497 $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7483_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7454_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7427_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7402_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7379_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7358_CMP $auto$opt_reduce.cc:134:opt_pmux$11545 $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7307_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6975_CMP }
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7561: { $auto$opt_reduce.cc:134:opt_pmux$11497 $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7483_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7454_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7427_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7402_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7379_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7358_CMP $auto$opt_reduce.cc:134:opt_pmux$11547 $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7307_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6975_CMP }
  Optimizing cells in module \hehe.
Performed a total of 2 changes.

37.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hehe'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

37.7.13. Executing OPT_DFF pass (perform DFF optimizations).

37.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hehe..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

37.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hehe.

37.7.16. Rerunning OPT passes. (Maybe there is more to do..)

37.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hehe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~382 debug messages>

37.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hehe.
Performed a total of 0 changes.

37.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hehe'.
Removed a total of 0 cells.

37.7.20. Executing OPT_DFF pass (perform DFF optimizations).

37.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hehe..

37.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hehe.

37.7.23. Finished OPT passes. (There is nothing left to do.)

37.8. Executing FSM pass (extract and optimize FSM).

37.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register hehe.arbiter_u.lock.
Not marking hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lr.wb_addr_save as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lr.wb_data_save as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lr.wb_mask_save as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking hehe.core_u.hehe_backend.backend_new_fu.fu_new_alu.ecause_o as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking hehe.core_u.hehe_frontend.frontend_decode.alu_select_a_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking hehe.core_u.hehe_frontend.frontend_decode.alu_select_b_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking hehe.core_u.hehe_frontend.frontend_decode.ecause_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking hehe.l1icache_u.data_out_save as FSM state register:
    Users of register don't seem to benefit from recoding.

37.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\arbiter_u.lock' from module `\hehe'.
  found $dff cell for state register: $flatten\arbiter_u.$procdff$10569
  root of input selection tree: $flatten\arbiter_u.$0\lock[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \reset
  found ctrl input: $flatten\arbiter_u.$and$/openlane/designs/hehe/src/bus_arbiter.v:83$3064_Y
  found ctrl input: \m2_wbd_ack_i
  found ctrl input: \arbiter_u.m2_wb_sel_ff
  found state code: 2'00
  found ctrl input: $flatten\arbiter_u.$eq$/openlane/designs/hehe/src/bus_arbiter.v:97$3066_Y
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\arbiter_u.$eq$/openlane/designs/hehe/src/bus_arbiter.v:97$3066_Y
  found ctrl output: $flatten\arbiter_u.$eq$/openlane/designs/hehe/src/bus_arbiter.v:52$3044_Y
  ctrl inputs: { \arbiter_u.m2_wb_sel_ff $flatten\arbiter_u.$and$/openlane/designs/hehe/src/bus_arbiter.v:83$3064_Y \m2_wbd_ack_i \reset }
  ctrl outputs: { $flatten\arbiter_u.$eq$/openlane/designs/hehe/src/bus_arbiter.v:52$3044_Y $flatten\arbiter_u.$0\lock[1:0] $flatten\arbiter_u.$eq$/openlane/designs/hehe/src/bus_arbiter.v:97$3066_Y }
  transition:       2'00 4'-000 ->       2'00 4'1000
  transition:       2'00 4'0010 ->       2'00 4'1000
  transition:       2'00 4'1010 ->       2'00 4'1000
  transition:       2'00 4'-1-0 ->       2'01 4'1010
  transition:       2'00 4'---1 ->       2'00 4'1000
  transition:       2'10 4'-000 ->       2'10 4'0100
  transition:       2'10 4'0010 ->       2'00 4'0000
  transition:       2'10 4'1010 ->       2'00 4'0000
  transition:       2'10 4'-1-0 ->       2'01 4'0010
  transition:       2'10 4'---1 ->       2'00 4'0000
  transition:       2'01 4'-000 ->       2'01 4'0011
  transition:       2'01 4'0010 ->       2'00 4'0001
  transition:       2'01 4'1010 ->       2'10 4'0101
  transition:       2'01 4'-1-0 ->       2'01 4'0011
  transition:       2'01 4'---1 ->       2'00 4'0001

37.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\arbiter_u.lock$11548' from module `\hehe'.
  Merging pattern 4'0010 and 4'1010 from group (0 0 4'1000).
  Merging pattern 4'1010 and 4'0010 from group (0 0 4'1000).
  Merging pattern 4'-000 and 4'-010 from group (0 0 4'1000).
  Merging pattern 4'-010 and 4'-000 from group (0 0 4'1000).
  Merging pattern 4'0010 and 4'1010 from group (1 0 4'0000).
  Merging pattern 4'1010 and 4'0010 from group (1 0 4'0000).

37.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hehe..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

37.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\arbiter_u.lock$11548' from module `\hehe'.
  Removing unused output signal $flatten\arbiter_u.$eq$/openlane/designs/hehe/src/bus_arbiter.v:97$3066_Y.
  Removing unused output signal $flatten\arbiter_u.$0\lock[1:0] [0].
  Removing unused output signal $flatten\arbiter_u.$0\lock[1:0] [1].

37.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\arbiter_u.lock$11548' from module `\hehe' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

37.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\arbiter_u.lock$11548' from module `hehe':
-------------------------------------

  Information on FSM $fsm$\arbiter_u.lock$11548 (\arbiter_u.lock):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \reset
    1: \m2_wbd_ack_i
    2: $flatten\arbiter_u.$and$/openlane/designs/hehe/src/bus_arbiter.v:83$3064_Y
    3: \arbiter_u.m2_wb_sel_ff

  Output signals:
    0: $flatten\arbiter_u.$eq$/openlane/designs/hehe/src/bus_arbiter.v:52$3044_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'-0-0   ->     0 1'1
      1:     0 4'---1   ->     0 1'1
      2:     0 4'-1-0   ->     2 1'1
      3:     1 4'-010   ->     0 1'0
      4:     1 4'---1   ->     0 1'0
      5:     1 4'-000   ->     1 1'0
      6:     1 4'-1-0   ->     2 1'0
      7:     2 4'0010   ->     0 1'0
      8:     2 4'---1   ->     0 1'0
      9:     2 4'1010   ->     1 1'0
     10:     2 4'-000   ->     2 1'0
     11:     2 4'-1-0   ->     2 1'0

-------------------------------------

37.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\arbiter_u.lock$11548' from module `\hehe'.

37.9. Executing OPT pass (performing simple optimizations).

37.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hehe.
<suppressed ~4 debug messages>

37.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hehe'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

37.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hehe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~381 debug messages>

37.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hehe.
Performed a total of 0 changes.

37.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hehe'.
Removed a total of 0 cells.

37.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\l1icache_u.\S1_LD_TAG_IS_HIT.$procdff$10599 ($dff) from module hehe (D = \l1icache_u.S1_LD_TAG_IS_HIT.d, Q = \l1icache_u.S1_LD_TAG_IS_HIT.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1icache_u.\RESP_VALID.$procdff$10599 ($dff) from module hehe (D = \core_u.hehe_frontend.frontend_fetch.icache_resp_valid, Q = \l1icache_u.RESP_VALID.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1icache_u.\RESP_HSK.$procdff$10599 ($dff) from module hehe (D = \l1icache_u.RESP_HSK.d, Q = \l1icache_u.RESP_HSK.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1icache_u.\REQ_HSK_1.$procdff$10599 ($dff) from module hehe (D = \l1icache_u.REQ_HSK_1.d, Q = \l1icache_u.REQ_HSK_1.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1icache_u.\LD_DATA.$procdff$10662 ($dff) from module hehe (D = \l1icache_u.LD_DATA.d, Q = \l1icache_u.LD_DATA.dff_q, rval = 0).
Adding EN signal on $flatten\l1icache_u.$procdff$10969 ($dff) from module hehe (D = \core_u.hehe_frontend.frontend_fetch.pc, Q = \l1icache_u.req_addr).
Adding EN signal on $flatten\l1icache_u.$procdff$10965 ($dff) from module hehe (D = \l1icache_u.data_out, Q = \l1icache_u.data_out_save).
Adding EN signal on $flatten\l1icache_u.$procdff$10964 ($dff) from module hehe (D = \core_u.hehe_frontend.frontend_fetch.pc, Q = \l1icache_u.addr_save).
Adding SRST signal on $flatten\l1icache_u.$procdff$10962 ($dff) from module hehe (D = $flatten\l1icache_u.$procmux$9534_Y, Q = \l1icache_u.mshr_is_full, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11593 ($sdff) from module hehe (D = $flatten\l1icache_u.$procmux$9534_Y, Q = \l1icache_u.mshr_is_full).
Adding SRST signal on $flatten\l1dcache_u.\ST_HIT_I_MASK.$procdff$10667 ($dff) from module hehe (D = \l1dcache_u.ST_HIT_I_MASK.d, Q = \l1dcache_u.ST_HIT_I_MASK.dff_q, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\l1dcache_u.\ST_HIT_DAT_MASK.$procdff$10667 ($dff) from module hehe (D = \l1dcache_u.ST_HIT_DAT_MASK.d, Q = \l1dcache_u.ST_HIT_DAT_MASK.dff_q, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\l1dcache_u.\ST_HIT_DAT.$procdff$10667 ($dff) from module hehe (D = \l1dcache_u.ST_HIT_DAT.d, Q = \l1dcache_u.ST_HIT_DAT.dff_q, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\l1dcache_u.\S2_VALID_Q.$procdff$10599 ($dff) from module hehe (D = \l1dcache_u.S2_VALID_Q.d, Q = \l1dcache_u.S2_VALID_Q.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1dcache_u.\S2_TYPE_Q.$procdff$10598 ($dff) from module hehe (D = \l1dcache_u.S2_TYPE_Q.d, Q = \l1dcache_u.S2_TYPE_Q.dff_q, rval = 3'000).
Adding SRST signal on $flatten\l1dcache_u.\S2_ROB_INDEX_Q.$procdff$10599 ($dff) from module hehe (D = \l1dcache_u.S2_ROB_INDEX_Q.d, Q = \l1dcache_u.S2_ROB_INDEX_Q.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1dcache_u.\S2_OPCODE_Q.$procdff$10599 ($dff) from module hehe (D = \l1dcache_u.S2_OPCODE_Q.d, Q = \l1dcache_u.S2_OPCODE_Q.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1dcache_u.\S2_DATA_Q.$procdff$10667 ($dff) from module hehe (D = \l1dcache_u.S2_DATA_Q.d, Q = \l1dcache_u.S2_DATA_Q.dff_q, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\l1dcache_u.\S2_ADDR_Q_Q.$procdff$10662 ($dff) from module hehe (D = \l1dcache_u.S2_ADDR_Q_Q.d [10:0], Q = \l1dcache_u.S2_ADDR_Q_Q.dff_q [10:0], rval = 11'00000000000).
Adding SRST signal on $flatten\l1dcache_u.\S2_ADDR_Q_Q.$procdff$10662 ($dff) from module hehe (D = \l1dcache_u.S2_ADDR.dff_q [31:11], Q = \l1dcache_u.S2_ADDR_Q_Q.dff_q [31:11], rval = 21'000000000000000000000).
Adding SRST signal on $flatten\l1dcache_u.\S2_ADDR_Q.$procdff$10662 ($dff) from module hehe (D = \l1dcache_u.S2_ADDR_Q.d, Q = \l1dcache_u.S2_ADDR_Q.dff_q, rval = 0).
Adding SRST signal on $flatten\l1dcache_u.\S1_VALID_Q.$procdff$10599 ($dff) from module hehe (D = \l1dcache_u.S1_VALID_Q.d, Q = \l1dcache_u.S1_VALID_Q.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1dcache_u.\S1_TYPE_Q.$procdff$10598 ($dff) from module hehe (D = \l1dcache_u.S1_TYPE_Q.d, Q = \l1dcache_u.S1_TYPE_Q.dff_q, rval = 3'000).
Adding SRST signal on $flatten\l1dcache_u.\S1_ST_TAG_IS_MISS.$procdff$10599 ($dff) from module hehe (D = \l1dcache_u.S1_ST_TAG_IS_MISS.d, Q = \l1dcache_u.S1_ST_TAG_IS_MISS.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1dcache_u.\S1_ST_TAG_IS_HIT_Q.$procdff$10599 ($dff) from module hehe (D = \l1dcache_u.S1_ST_TAG_IS_HIT.dff_q, Q = \l1dcache_u.S1_ST_TAG_IS_HIT_Q.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1dcache_u.\S1_ST_TAG_IS_HIT.$procdff$10599 ($dff) from module hehe (D = \l1dcache_u.S1_ST_TAG_IS_HIT.d, Q = \l1dcache_u.S1_ST_TAG_IS_HIT.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1dcache_u.\S1_ROB_INDEX_Q.$procdff$10599 ($dff) from module hehe (D = \l1dcache_u.S1_ROB_INDEX_Q.d, Q = \l1dcache_u.S1_ROB_INDEX_Q.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1dcache_u.\S1_OPCODE_Q.$procdff$10599 ($dff) from module hehe (D = \l1dcache_u.S1_OPCODE_Q.d, Q = \l1dcache_u.S1_OPCODE_Q.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1dcache_u.\S1_LD_TAG_IS_MISS.$procdff$10599 ($dff) from module hehe (D = \l1dcache_u.S1_LD_TAG_IS_MISS.d, Q = \l1dcache_u.S1_LD_TAG_IS_MISS.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1dcache_u.\S1_DATA_Q.$procdff$10667 ($dff) from module hehe (D = \l1dcache_u.S1_DATA_Q.d, Q = \l1dcache_u.S1_DATA_Q.dff_q, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\l1dcache_u.\S1_ADDR_Q_Q.$procdff$10662 ($dff) from module hehe (D = \l1dcache_u.S1_ADDR_Q_Q.d, Q = \l1dcache_u.S1_ADDR_Q_Q.dff_q, rval = 0).
Adding SRST signal on $flatten\l1dcache_u.\S1_ADDR_Q.$procdff$10662 ($dff) from module hehe (D = \l1dcache_u.S1_ADDR_Q.d, Q = \l1dcache_u.S1_ADDR_Q.dff_q, rval = 0).
Adding SRST signal on $flatten\l1dcache_u.\REQ_HSK_MSHR_IS_FULL.$procdff$10599 ($dff) from module hehe (D = \l1dcache_u.REQ_HSK_MSHR_IS_FULL.d, Q = \l1dcache_u.REQ_HSK_MSHR_IS_FULL.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1dcache_u.\REQ_HSK_3.$procdff$10599 ($dff) from module hehe (D = \l1dcache_u.REQ_HSK_2.dff_q, Q = \l1dcache_u.REQ_HSK_3.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1dcache_u.\REQ_HSK_2.$procdff$10599 ($dff) from module hehe (D = \l1dcache_u.REQ_HSK_1.dff_q, Q = \l1dcache_u.REQ_HSK_2.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1dcache_u.\REQ_HSK_1.$procdff$10599 ($dff) from module hehe (D = \l1dcache_u.REQ_HSK_1.d, Q = \l1dcache_u.REQ_HSK_1.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1dcache_u.\REPLAY_2.$procdff$10599 ($dff) from module hehe (D = \l1dcache_u.REPLAY_1.dff_q, Q = \l1dcache_u.REPLAY_2.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1dcache_u.\REPLAY_1.$procdff$10599 ($dff) from module hehe (D = \l1dcache_u.REPLAY_1.d, Q = \l1dcache_u.REPLAY_1.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1dcache_u.\REFILL_HSK_1.$procdff$10599 ($dff) from module hehe (D = \l1dcache_u.REFILL_HSK.dff_q, Q = \l1dcache_u.REFILL_HSK_1.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1dcache_u.\REFILL_HSK.$procdff$10599 ($dff) from module hehe (D = \l1dcache_u.REFILL_HSK.d, Q = \l1dcache_u.REFILL_HSK.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1dcache_u.\REFILL_BUFFER.$procdff$10662 ($dff) from module hehe (D = \l1dcache_u.REFILL_BUFFER.d, Q = \l1dcache_u.REFILL_BUFFER.dff_q, rval = 0).
Adding SRST signal on $flatten\l1dcache_u.\MSHR_TAG_OUT.$procdff$10662 ($dff) from module hehe (D = \l1dcache_u.MSHR_TAG_OUT.d, Q = \l1dcache_u.MSHR_TAG_OUT.dff_q, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11630 ($sdff) from module hehe (D = \l1dcache_u.MSHR_TAG_OUT.d [29:21], Q = \l1dcache_u.MSHR_TAG_OUT.dff_q [29:21]).
Adding SRST signal on $flatten\l1dcache_u.\MSHR_DATA_OUT.$procdff$10667 ($dff) from module hehe (D = \l1dcache_u.MSHR_DATA_OUT.d, Q = \l1dcache_u.MSHR_DATA_OUT.dff_q, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\l1dcache_u.\INDEX.$procdff$10597 ($dff) from module hehe (D = \l1dcache_u.INDEX.d, Q = \l1dcache_u.INDEX.dff_q, rval = 8'00000000).
Adding SRST signal on $flatten\l1dcache_u.\DATA_WRITE_EN.$procdff$10599 ($dff) from module hehe (D = \l1dcache_u.DATA_WRITE_EN.d, Q = \l1dcache_u.DATA_WRITE_EN.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1dcache_u.\DATA_MASK.$procdff$10597 ($dff) from module hehe (D = \l1dcache_u.DATA_MASK.d, Q = \l1dcache_u.DATA_MASK.dff_q, rval = 8'00000000).
Adding SRST signal on $flatten\l1dcache_u.\DATA_IN.$procdff$10667 ($dff) from module hehe (D = \l1dcache_u.DATA_IN.d, Q = \l1dcache_u.DATA_IN.dff_q, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\l1dcache_u.\DATA_CHIP_EN.$procdff$10599 ($dff) from module hehe (D = \l1dcache_u.DATA_CHIP_EN.d, Q = \l1dcache_u.DATA_CHIP_EN.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1dcache_u.\CACHE_MEM_IS_WRITE.$procdff$10599 ($dff) from module hehe (D = \arbiter_u.m2_dcache_wbd_we_i, Q = \l1dcache_u.CACHE_MEM_IS_WRITE.dff_q, rval = 1'0).
Adding SRST signal on $flatten\l1dcache_u.\BURST.$procdff$10599 ($dff) from module hehe (D = \l1dcache_u.BURST.d, Q = \l1dcache_u.BURST.dff_q, rval = 1'0).
Adding EN signal on $flatten\l1dcache_u.$procdff$10595 ($dff) from module hehe (D = $flatten\l1dcache_u.$procmux$6337_Y, Q = \l1dcache_u.counter).
Adding EN signal on $flatten\l1dcache_u.$procdff$10593 ($dff) from module hehe (D = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.queue_req_cnt.cnt_r, Q = \l1dcache_u.rob_index_save).
Adding EN signal on $flatten\l1dcache_u.$procdff$10592 ($dff) from module hehe (D = { \l1dcache_u.st_data_i [63:32] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lr.lsq_req_data_i [31:0] }, Q = \l1dcache_u.data_save).
Adding EN signal on $flatten\l1dcache_u.$procdff$10591 ($dff) from module hehe (D = { \l1dcache_u.type_i [2] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lr.lsq_req_size_i }, Q = \l1dcache_u.type_save).
Adding EN signal on $flatten\l1dcache_u.$procdff$10590 ($dff) from module hehe (D = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lr.lsq_req_addr_i, Q = \l1dcache_u.addr_save).
Adding EN signal on $flatten\l1dcache_u.$procdff$10589 ($dff) from module hehe (D = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lr.lsq_req_opcode_i, Q = \l1dcache_u.opcode_save).
Adding SRST signal on $flatten\l1dcache_u.$procdff$10588 ($dff) from module hehe (D = $flatten\l1dcache_u.$procmux$6309_Y, Q = \l1dcache_u.input_stall, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11653 ($sdff) from module hehe (D = 1'1, Q = \l1dcache_u.input_stall).
Adding EN signal on $flatten\l1dcache_u.$procdff$10586 ($dff) from module hehe (D = \l1dcache_u.s1_rob_index, Q = \l1dcache_u.mshr_rob_index).
Adding EN signal on $flatten\l1dcache_u.$procdff$10585 ($dff) from module hehe (D = \l1dcache_u.s1_opcode, Q = \l1dcache_u.mshr_opcode).
Adding EN signal on $flatten\l1dcache_u.$procdff$10584 ($dff) from module hehe (D = \l1dcache_u.s1_data, Q = \l1dcache_u.mshr_data).
Adding EN signal on $flatten\l1dcache_u.$procdff$10583 ($dff) from module hehe (D = \l1dcache_u.s1_type, Q = \l1dcache_u.mshr_type).
Adding EN signal on $flatten\l1dcache_u.$procdff$10582 ($dff) from module hehe (D = \l1dcache_u.S1_ADDR_Q_Q.d, Q = \l1dcache_u.mshr_addr).
Adding SRST signal on $flatten\l1dcache_u.$procdff$10581 ($dff) from module hehe (D = $flatten\l1dcache_u.$procmux$6305_Y, Q = \l1dcache_u.mshr_is_full, rval = 1'0).
Adding EN signal on $flatten\l1dcache_u.$procdff$10580 ($dff) from module hehe (D = $flatten\l1dcache_u.$0\tag_out_save[31:0], Q = \l1dcache_u.tag_out_save).
Adding EN signal on $flatten\l1dcache_u.$procdff$10579 ($dff) from module hehe (D = $flatten\l1dcache_u.$0\data_out_save[63:0], Q = \l1dcache_u.data_out_save).
Adding EN signal on $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procdff$10535 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$0\GHR[3:0], Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.GHR).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.\wr_cnt.$procdff$10488 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.\wr_cnt.$procmux$5412_Y, Q = \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.wr_cnt.cnt_r, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11672 ($sdff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.\wr_cnt.$procmux$5410_Y, Q = \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.wr_cnt.cnt_r).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.\rd_cnt.$procdff$10488 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.\rd_cnt.$procmux$5412_Y, Q = \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.rd_cnt.cnt_r, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11676 ($sdff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.\rd_cnt.$procmux$5410_Y, Q = \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.rd_cnt.cnt_r).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procdff$10533 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5895_Y, Q = \core_u.hehe_frontend.frontend_fetch.btb_u.counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11680 ($sdff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$procmux$5893_Y, Q = \core_u.hehe_frontend.frontend_fetch.btb_u.counter).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_fetch.$procdff$10666 ($dff) from module hehe (D = \core_u.hehe_frontend.frontend_fetch.next_pc, Q = \core_u.hehe_frontend.frontend_fetch.pc, rval = 32'10000000000000000000000000000000).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_fetch.$procdff$10664 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_fetch.$procmux$6673_Y, Q = \core_u.hehe_frontend.frontend_fetch.ins_pc_in, rval = 32'10000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11683 ($sdff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_fetch.$procmux$6673_Y, Q = \core_u.hehe_frontend.frontend_fetch.ins_pc_in).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_fetch.$procdff$10663 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_fetch.$procmux$6665_Y, Q = \core_u.hehe_frontend.frontend_fetch.rff_misfetch, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$11687 ($sdff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_fetch.$procmux$6665_Y, Q = \core_u.hehe_frontend.frontend_fetch.rff_misfetch).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10703 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7682_Y, Q = \core_u.hehe_frontend.frontend_decode.rs2_address_out, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$11691 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_fetch.buffer_u.buffer_output_line [88:84], Q = \core_u.hehe_frontend.frontend_decode.rs2_address_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10702 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7687_Y, Q = \core_u.hehe_frontend.frontend_decode.rs1_address_out, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$11693 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_fetch.buffer_u.buffer_output_line [83:79], Q = \core_u.hehe_frontend.frontend_decode.rs1_address_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10701 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7692_Y, Q = \core_u.hehe_frontend.frontend_decode.uses_csr, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11695 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.uses_csr_w, Q = \core_u.hehe_frontend.frontend_decode.uses_csr).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10700 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7697_Y, Q = \core_u.hehe_frontend.frontend_decode.uses_rs2, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11697 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.uses_rs2_w, Q = \core_u.hehe_frontend.frontend_decode.uses_rs2).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10699 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7702_Y, Q = \core_u.hehe_frontend.frontend_decode.uses_rs1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11699 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.uses_rs1_w, Q = \core_u.hehe_frontend.frontend_decode.uses_rs1).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10698 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6942_Y, Q = \core_u.hehe_frontend.frontend_decode.ready_out, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$11701 ($sdff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6942_Y, Q = \core_u.hehe_frontend.frontend_decode.ready_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10697 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6953_Y, Q = \core_u.hehe_frontend.frontend_decode.valid_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11707 ($sdff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6953_Y, Q = \core_u.hehe_frontend.frontend_decode.valid_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10696 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6791_Y, Q = \core_u.hehe_frontend.frontend_decode.load_signed_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11715 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.load_signed_out_w, Q = \core_u.hehe_frontend.frontend_decode.load_signed_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10695 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6796_Y, Q = \core_u.hehe_frontend.frontend_decode.load_store_size_out, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11717 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_fetch.buffer_u.buffer_output_line [77:76], Q = \core_u.hehe_frontend.frontend_decode.load_store_size_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10694 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6801_Y, Q = \core_u.hehe_frontend.frontend_decode.store_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11719 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.store_out_w, Q = \core_u.hehe_frontend.frontend_decode.store_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10693 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6806_Y, Q = \core_u.hehe_frontend.frontend_decode.load_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11721 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.load_out_w, Q = \core_u.hehe_frontend.frontend_decode.load_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10692 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6811_Y, Q = \core_u.hehe_frontend.frontend_decode.is_alu_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11723 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.is_alu_out_w, Q = \core_u.hehe_frontend.frontend_decode.is_alu_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10691 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6816_Y, Q = \core_u.hehe_frontend.frontend_decode.branch_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11725 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.branch_out_w, Q = \core_u.hehe_frontend.frontend_decode.branch_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10690 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6821_Y, Q = \core_u.hehe_frontend.frontend_decode.jump_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11727 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.jump_out_w, Q = \core_u.hehe_frontend.frontend_decode.jump_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10689 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6826_Y, Q = \core_u.hehe_frontend.frontend_decode.cmp_function_out, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11729 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_fetch.buffer_u.buffer_output_line [78:76], Q = \core_u.hehe_frontend.frontend_decode.cmp_function_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10688 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6831_Y, Q = \core_u.hehe_frontend.frontend_decode.alu_select_b_out, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11731 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.alu_select_b_out_w, Q = \core_u.hehe_frontend.frontend_decode.alu_select_b_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10687 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6836_Y, Q = \core_u.hehe_frontend.frontend_decode.alu_select_a_out, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11733 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.alu_select_a_out_w, Q = \core_u.hehe_frontend.frontend_decode.alu_select_a_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10686 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6841_Y, Q = \core_u.hehe_frontend.frontend_decode.alu_function_modifier_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11735 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.alu_function_modifier_out_w, Q = \core_u.hehe_frontend.frontend_decode.alu_function_modifier_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10685 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6846_Y, Q = \core_u.hehe_frontend.frontend_decode.alu_function_out, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11737 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.alu_function_out_w, Q = \core_u.hehe_frontend.frontend_decode.alu_function_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10684 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6851_Y, Q = \core_u.hehe_frontend.frontend_decode.imm_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11739 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.imm_data_out_w, Q = \core_u.hehe_frontend.frontend_decode.imm_data_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10683 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6856_Y, Q = \core_u.hehe_frontend.frontend_decode.csr_data_out, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11741 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.csr_data_out_w, Q = \core_u.hehe_frontend.frontend_decode.csr_data_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10682 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6861_Y, Q = \core_u.hehe_frontend.frontend_decode.csr_writeable_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11743 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.csr_writeable_out_w, Q = \core_u.hehe_frontend.frontend_decode.csr_writeable_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10681 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6866_Y, Q = \core_u.hehe_frontend.frontend_decode.csr_readable_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11745 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.csr_readable_out_w, Q = \core_u.hehe_frontend.frontend_decode.csr_readable_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10680 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6871_Y, Q = \core_u.hehe_frontend.frontend_decode.csr_write_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11747 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.csr_write_out_w, Q = \core_u.hehe_frontend.frontend_decode.csr_write_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10679 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6876_Y, Q = \core_u.hehe_frontend.frontend_decode.csr_read_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11749 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.csr_read_out_w, Q = \core_u.hehe_frontend.frontend_decode.csr_read_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10678 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6881_Y, Q = \core_u.hehe_frontend.frontend_decode.is_fence, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11751 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.is_fence_w, Q = \core_u.hehe_frontend.frontend_decode.is_fence).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10677 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6886_Y, Q = \core_u.hehe_frontend.frontend_decode.half, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11753 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.half_w, Q = \core_u.hehe_frontend.frontend_decode.half).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10676 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6891_Y, Q = \core_u.hehe_frontend.frontend_decode.exception_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11755 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.exception_out_w, Q = \core_u.hehe_frontend.frontend_decode.exception_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10675 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6896_Y, Q = \core_u.hehe_frontend.frontend_decode.ecause_out, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11757 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.ecause_out_w, Q = \core_u.hehe_frontend.frontend_decode.ecause_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10674 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6901_Y, Q = \core_u.hehe_frontend.frontend_decode.wfi_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11759 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.wfi_out_w, Q = \core_u.hehe_frontend.frontend_decode.wfi_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10673 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6906_Y, Q = \core_u.hehe_frontend.frontend_decode.mret_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11761 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.mret_out_w, Q = \core_u.hehe_frontend.frontend_decode.mret_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10672 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6911_Y, Q = \core_u.hehe_frontend.frontend_decode.csr_address_out, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11763 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_fetch.buffer_u.buffer_output_line [95:84], Q = \core_u.hehe_frontend.frontend_decode.csr_address_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10671 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6916_Y, Q = \core_u.hehe_frontend.frontend_decode.rd_address_out, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$11765 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.rd_address_out_w, Q = \core_u.hehe_frontend.frontend_decode.rd_address_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10670 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6921_Y, Q = \core_u.hehe_frontend.frontend_decode.pc_out, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11767 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_fetch.buffer_u.buffer_output_line [31:0], Q = \core_u.hehe_frontend.frontend_decode.pc_out).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10669 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6926_Y, Q = \core_u.hehe_frontend.frontend_decode.uses_rd, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11769 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_decode.uses_rd_w, Q = \core_u.hehe_frontend.frontend_decode.uses_rd).
Adding SRST signal on $flatten\core_u.\hehe_frontend.\frontend_decode.$procdff$10668 ($dff) from module hehe (D = $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6931_Y, Q = \core_u.hehe_frontend.frontend_decode.next_pc_out, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11771 ($sdff) from module hehe (D = \core_u.hehe_frontend.frontend_fetch.buffer_u.buffer_output_line [63:32], Q = \core_u.hehe_frontend.frontend_decode.next_pc_out).
Adding EN signal on $flatten\core_u.\hehe_csr.$procdff$10718 ($dff) from module hehe (D = \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result, Q = \core_u.hehe_csr.mtimecmp).
Adding SRST signal on $flatten\core_u.\hehe_csr.$procdff$10717 ($dff) from module hehe (D = $flatten\core_u.\hehe_csr.$procmux$7757_Y, Q = \core_u.hehe_csr.minterupt, rval = 1'0).
Adding SRST signal on $flatten\core_u.\hehe_csr.$procdff$10716 ($dff) from module hehe (D = $flatten\core_u.\hehe_csr.$procmux$7769_Y, Q = \core_u.hehe_csr.mcause, rval = 4'0000).
Adding EN signal on $flatten\core_u.\hehe_csr.$procdff$10714 ($dff) from module hehe (D = \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result, Q = \core_u.hehe_csr.mscratch).
Adding EN signal on $flatten\core_u.\hehe_csr.$procdff$10713 ($dff) from module hehe (D = { \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result [63:2] 2'00 }, Q = \core_u.hehe_csr.mtvec).
Adding EN signal on $flatten\core_u.\hehe_csr.$procdff$10711 ($dff) from module hehe (D = \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result [7], Q = \core_u.hehe_csr.mtie).
Adding EN signal on $flatten\core_u.\hehe_csr.$procdff$10710 ($dff) from module hehe (D = \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result [3], Q = \core_u.hehe_csr.msip).
Adding EN signal on $flatten\core_u.\hehe_csr.$procdff$10709 ($dff) from module hehe (D = \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result [3], Q = \core_u.hehe_csr.msie).
Adding EN signal on $flatten\core_u.\hehe_csr.$procdff$10708 ($dff) from module hehe (D = \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result [11], Q = \core_u.hehe_csr.meie).
Adding SRST signal on $flatten\core_u.\hehe_csr.$procdff$10707 ($dff) from module hehe (D = $flatten\core_u.\hehe_csr.$procmux$7864_Y, Q = \core_u.hehe_csr.ie, rval = 1'0).
Adding SRST signal on $flatten\core_u.\hehe_csr.$procdff$10706 ($dff) from module hehe (D = $flatten\core_u.\hehe_csr.$procmux$7884_Y, Q = \core_u.hehe_csr.pie, rval = 1'0).
Adding SRST signal on $flatten\core_u.\hehe_csr.$procdff$10705 ($dff) from module hehe (D = $flatten\core_u.\hehe_csr.$procmux$7893_Y, Q = \core_u.hehe_csr.instret, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\core_u.\hehe_csr.$procdff$10704 ($dff) from module hehe (D = $flatten\core_u.\hehe_csr.$procmux$7741_Y, Q = \core_u.hehe_csr.cycle, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $flatten\core_u.\hehe_backend.\backend_rcu.\wr_rob_counter.$procdff$11057 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_rcu.\wr_rob_counter.$0\cnt_r[1:0], Q = \core_u.hehe_backend.backend_rcu.wr_rob_counter.cnt_r).
Adding EN signal on $flatten\core_u.\hehe_backend.\backend_rcu.\iss_rob_counter.$procdff$11057 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_rcu.\iss_rob_counter.$0\cnt_r[1:0], Q = \core_u.hehe_backend.backend_rcu.iss_rob_counter.cnt_r).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.\wr_cnt.$procdff$11096 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.\wr_cnt.$procmux$10407_Y, Q = \core_u.hehe_backend.backend_rcu.free_list.wr_cnt.cnt_r, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$11806 ($sdff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.\wr_cnt.$procmux$10405_Y, Q = \core_u.hehe_backend.backend_rcu.free_list.wr_cnt.cnt_r).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.\rd_cnt.$procdff$11096 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.\rd_cnt.$procmux$10407_Y, Q = \core_u.hehe_backend.backend_rcu.free_list.rd_cnt.cnt_r, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$11808 ($sdff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.\rd_cnt.$procmux$10405_Y, Q = \core_u.hehe_backend.backend_rcu.free_list.rd_cnt.cnt_r).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procdff$10600 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6350_Y, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_recount, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$11810 ($sdff) from module hehe (D = 1'0, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_recount).
Adding EN signal on $flatten\core_u.\hehe_backend.\backend_rcu.\cm_rob_counter.$procdff$11057 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_rcu.\cm_rob_counter.$0\cnt_r[1:0], Q = \core_u.hehe_backend.backend_rcu.cm_rob_counter.cnt_r).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procdff$10658 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6557_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.cmp_result, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11817 ($sdff) from module hehe (D = \core_u.hehe_backend.backend_new_fu.fu_new_alu.cmp_result_w, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.cmp_result).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procdff$10657 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6579_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11819 ($sdff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6562_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procdff$10656 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6584_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.done_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11821 ($sdff) from module hehe (D = \core_u.hehe_backend.backend_new_fu.fu_new_alu.valid_w, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.done_o).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procdff$10655 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6589_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.csr_address_o, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11823 ($sdff) from module hehe (D = \core_u.hehe_backend.backend_rcu.iss_rob_op_csr [15:4], Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.csr_address_o).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procdff$10654 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6594_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.csr_data_o, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11825 ($sdff) from module hehe (D = \core_u.hehe_backend.backend_rcu.iss_rob_op_csr [79:16], Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.csr_data_o).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procdff$10653 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6599_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.csr_write_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11827 ($sdff) from module hehe (D = \core_u.hehe_backend.backend_rcu.iss_rob_op_csr [2], Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.csr_write_o).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procdff$10652 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6604_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.csr_read_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11829 ($sdff) from module hehe (D = \core_u.hehe_backend.backend_rcu.iss_rob_op_csr [3], Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.csr_read_o).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procdff$10651 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6609_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.csr_valid_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11831 ($sdff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$and$/openlane/designs/hehe/src/core_empty/units/new_alu.v:157$1150_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.csr_valid_o).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procdff$10650 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6614_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.next_pc_o, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11833 ($sdff) from module hehe (D = \core_u.hehe_backend.backend_rcu.iss_rob_op_basic [35:4], Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.next_pc_o).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procdff$10649 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6619_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.pc_o, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11835 ($sdff) from module hehe (D = \core_u.hehe_backend.backend_rcu.iss_rob_op_basic [67:36], Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.pc_o).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procdff$10648 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6624_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.branch_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11837 ($sdff) from module hehe (D = \core_u.hehe_backend.backend_new_fu.fu_new_alu.branch_w, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.branch_o).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procdff$10647 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6629_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.jump_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11839 ($sdff) from module hehe (D = \core_u.hehe_backend.backend_new_fu.fu_new_alu.jump_w, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.jump_o).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procdff$10646 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6634_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.rob_index_o, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11841 ($sdff) from module hehe (D = \core_u.hehe_backend.backend_rcu.iss_rob_counter.cnt_r, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.rob_index_o).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procdff$10645 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6639_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.rd_addr_o, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$11843 ($sdff) from module hehe (D = \core_u.hehe_backend.backend_new_fu.fu_lsu.lsu_ac.rd_addr_i, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.rd_addr_o).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procdff$10644 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6644_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.exception_valid_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11845 ($sdff) from module hehe (D = \core_u.hehe_backend.backend_new_fu.fu_new_alu.exception_valid_w, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.exception_valid_o).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procdff$10643 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6649_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.ecause_o, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11847 ($sdff) from module hehe (D = \core_u.hehe_backend.backend_new_fu.fu_new_alu.exception_code_w, Q = \core_u.hehe_backend.backend_new_fu.fu_new_alu.ecause_o).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_tail_cnt.$procdff$10568 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_tail_cnt.$procmux$6225_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.queue_tail_cnt.cnt_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11849 ($sdff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_tail_cnt.$procmux$6223_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.queue_tail_cnt.cnt_r).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_req_cnt.$procdff$10568 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_req_cnt.$procmux$6225_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.queue_req_cnt.cnt_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11851 ($sdff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_req_cnt.$procmux$6223_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.queue_req_cnt.cnt_r).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_head_cnt.$procdff$10568 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_head_cnt.$procmux$6225_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.queue_head_cnt.cnt_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11853 ($sdff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_head_cnt.$procmux$6223_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.queue_head_cnt.cnt_r).
Adding EN signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lr.$procdff$11095 ($dff) from module hehe (D = 1'0, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lr.wb_opcode_save).
Adding EN signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lr.$procdff$11094 ($dff) from module hehe (D = 4'0000, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lr.wb_mask_save).
Adding EN signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lr.$procdff$11093 ($dff) from module hehe (D = 0, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lr.wb_data_save).
Adding EN signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lr.$procdff$11092 ($dff) from module hehe (D = 0, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lr.wb_addr_save).
Adding EN signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lr.$procdff$11091 ($dff) from module hehe (D = 1'0, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lr.wb_lsq_index_save).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lr.$procdff$11090 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lr.$procmux$10399_Y, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lr.bus_lock, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11860 ($sdff) from module hehe (D = 1'0, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lr.bus_lock).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.$procdff$10642 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.$procmux$6513_Y, Q = \core_u.hehe_backend.backend_new_fu.lsu_exception_valid_forward_ff, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11862 ($sdff) from module hehe (D = 1'1, Q = \core_u.hehe_backend.backend_new_fu.lsu_exception_valid_forward_ff).
Adding SRST signal on $flatten\core_u.\hehe_backend.\backend_new_fu.$procdff$10641 ($dff) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_new_fu.$procmux$6518_Y, Q = \core_u.hehe_backend.backend_new_fu.alu_exception_stall_ff, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11864 ($sdff) from module hehe (D = 1'1, Q = \core_u.hehe_backend.backend_new_fu.alu_exception_stall_ff).
Adding SRST signal on $flatten\arbiter_u.$procdff$10570 ($dff) from module hehe (D = $flatten\arbiter_u.$procmux$6258_Y, Q = \arbiter_u.m2_wb_sel_ff, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11866 ($sdff) from module hehe (D = $flatten\arbiter_u.$procmux$6256_Y, Q = \arbiter_u.m2_wb_sel_ff).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11861 ($sdffe) from module hehe.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11859 ($dffe) from module hehe.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11858 ($dffe) from module hehe.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11857 ($dffe) from module hehe.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11856 ($dffe) from module hehe.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11856 ($dffe) from module hehe.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11856 ($dffe) from module hehe.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11856 ($dffe) from module hehe.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11855 ($dffe) from module hehe.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11781 ($dffe) from module hehe.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11781 ($dffe) from module hehe.

37.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hehe..
Removed 227 unused cells and 232 unused wires.
<suppressed ~228 debug messages>

37.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hehe.
<suppressed ~22 debug messages>

37.9.9. Rerunning OPT passes. (Maybe there is more to do..)

37.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hehe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~286 debug messages>

37.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hehe.
Performed a total of 0 changes.

37.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hehe'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

37.9.13. Executing OPT_DFF pass (perform DFF optimizations).

37.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hehe..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

37.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hehe.

37.9.16. Rerunning OPT passes. (Maybe there is more to do..)

37.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hehe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~288 debug messages>

37.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hehe.
Performed a total of 0 changes.

37.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hehe'.
Removed a total of 0 cells.

37.9.20. Executing OPT_DFF pass (perform DFF optimizations).

37.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hehe..

37.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hehe.

37.9.23. Finished OPT passes. (There is nothing left to do.)

37.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$auto$proc_memwr.cc:45:proc_memwr$11436 (core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue).
Removed top 31 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$auto$proc_memwr.cc:45:proc_memwr$11437 (core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_data_queue).
Removed top 31 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$auto$proc_memwr.cc:45:proc_memwr$11438 (core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue).
Removed top 31 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$auto$proc_memwr.cc:45:proc_memwr$11439 (core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue).
Removed top 31 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$auto$proc_memwr.cc:45:proc_memwr$11440 (core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_data_queue).
Removed top 31 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$auto$proc_memwr.cc:45:proc_memwr$11441 (core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11188 (core_u.hehe_backend.backend_rcu.rob_finish).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11189 (core_u.hehe_backend.backend_rcu.rob_finish).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11190 (core_u.hehe_backend.backend_rcu.rob_finish).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11191 (core_u.hehe_backend.backend_rcu.rob_finish).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11196 (core_u.hehe_backend.backend_rcu.rob_rd).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11197 (core_u.hehe_backend.backend_rcu.rob_rd).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11198 (core_u.hehe_backend.backend_rcu.rob_rd).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11199 (core_u.hehe_backend.backend_rcu.rob_rd).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11202 (core_u.hehe_backend.backend_rcu.rob_lprd).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11203 (core_u.hehe_backend.backend_rcu.rob_lprd).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11204 (core_u.hehe_backend.backend_rcu.rob_lprd).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11205 (core_u.hehe_backend.backend_rcu.rob_lprd).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11208 (core_u.hehe_backend.backend_rcu.rob_prd).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11209 (core_u.hehe_backend.backend_rcu.rob_prd).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11210 (core_u.hehe_backend.backend_rcu.rob_prd).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11211 (core_u.hehe_backend.backend_rcu.rob_prd).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11214 (core_u.hehe_backend.backend_rcu.rob_prs2).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11215 (core_u.hehe_backend.backend_rcu.rob_prs2).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11216 (core_u.hehe_backend.backend_rcu.rob_prs2).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11217 (core_u.hehe_backend.backend_rcu.rob_prs2).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11220 (core_u.hehe_backend.backend_rcu.rob_prs1).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11221 (core_u.hehe_backend.backend_rcu.rob_prs1).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11222 (core_u.hehe_backend.backend_rcu.rob_prs1).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11223 (core_u.hehe_backend.backend_rcu.rob_prs1).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11226 (core_u.hehe_backend.backend_rcu.rob_commited).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11227 (core_u.hehe_backend.backend_rcu.rob_commited).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11228 (core_u.hehe_backend.backend_rcu.rob_commited).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11229 (core_u.hehe_backend.backend_rcu.rob_commited).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11232 (core_u.hehe_backend.backend_rcu.rob_exp).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11233 (core_u.hehe_backend.backend_rcu.rob_ecause).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11234 (core_u.hehe_backend.backend_rcu.rob_exp).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11235 (core_u.hehe_backend.backend_rcu.rob_ecause).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11236 (core_u.hehe_backend.backend_rcu.rob_exp).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11237 (core_u.hehe_backend.backend_rcu.rob_ecause).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11238 (core_u.hehe_backend.backend_rcu.rob_exp).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11239 (core_u.hehe_backend.backend_rcu.rob_ecause).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11246 (core_u.hehe_backend.backend_rcu.rob_issued_uncommited).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11247 (core_u.hehe_backend.backend_rcu.rob_issued_uncommited).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11248 (core_u.hehe_backend.backend_rcu.rob_issued_uncommited).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11249 (core_u.hehe_backend.backend_rcu.rob_issued_uncommited).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11252 (core_u.hehe_backend.backend_rcu.rob_used).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11253 (core_u.hehe_backend.backend_rcu.rob_used).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11254 (core_u.hehe_backend.backend_rcu.rob_used).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11255 (core_u.hehe_backend.backend_rcu.rob_used).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11258 (core_u.hehe_backend.backend_rcu.rob_op_basic).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11259 (core_u.hehe_backend.backend_rcu.rob_op_lsu).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11260 (core_u.hehe_backend.backend_rcu.rob_op_alu).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11261 (core_u.hehe_backend.backend_rcu.rob_op_csr).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11262 (core_u.hehe_backend.backend_rcu.rob_op_bran_exp).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11263 (core_u.hehe_backend.backend_rcu.rob_op_fence).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11264 (core_u.hehe_backend.backend_rcu.rob_op_basic).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11265 (core_u.hehe_backend.backend_rcu.rob_op_lsu).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11266 (core_u.hehe_backend.backend_rcu.rob_op_alu).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11267 (core_u.hehe_backend.backend_rcu.rob_op_csr).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11268 (core_u.hehe_backend.backend_rcu.rob_op_bran_exp).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11269 (core_u.hehe_backend.backend_rcu.rob_op_fence).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11270 (core_u.hehe_backend.backend_rcu.rob_op_basic).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11271 (core_u.hehe_backend.backend_rcu.rob_op_lsu).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11272 (core_u.hehe_backend.backend_rcu.rob_op_alu).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11273 (core_u.hehe_backend.backend_rcu.rob_op_csr).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11274 (core_u.hehe_backend.backend_rcu.rob_op_bran_exp).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11275 (core_u.hehe_backend.backend_rcu.rob_op_fence).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11276 (core_u.hehe_backend.backend_rcu.rob_op_basic).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11277 (core_u.hehe_backend.backend_rcu.rob_op_lsu).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11278 (core_u.hehe_backend.backend_rcu.rob_op_alu).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11279 (core_u.hehe_backend.backend_rcu.rob_op_csr).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11280 (core_u.hehe_backend.backend_rcu.rob_op_bran_exp).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11281 (core_u.hehe_backend.backend_rcu.rob_op_fence).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11288 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11289 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11290 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11291 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11292 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11293 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11294 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11295 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11296 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11297 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11298 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11299 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11300 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11301 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11302 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11303 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11304 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11305 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11306 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11307 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11308 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11309 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11310 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11311 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11312 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11313 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11314 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11315 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11316 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11317 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11318 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11319 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11321 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11322 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11323 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11324 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11325 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11326 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11327 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11328 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11329 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11330 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11331 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11332 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11333 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11334 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11335 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11336 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11337 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11338 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11339 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11340 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11341 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11342 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11343 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11344 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11345 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11346 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11347 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11348 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11349 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11350 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11351 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11352 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11353 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11354 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11355 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11356 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$auto$proc_memwr.cc:45:proc_memwr$11357 (core_u.hehe_backend.backend_rcu.rename_reg).
Removed top 27 address bits (of 32) from memory read port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$4196 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory read port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$4197 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory read port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$4198 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory read port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$4199 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 27 address bits (of 32) from memory read port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:251$4200 (core_u.hehe_backend.backend_rcu.rename_reg_backup).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11152 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11153 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11154 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11155 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11156 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11157 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11158 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11159 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11160 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11161 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11162 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11163 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11164 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11165 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11166 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11167 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11168 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11169 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11170 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11171 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11172 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11173 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11174 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11175 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11176 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11177 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11178 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11179 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11180 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11181 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11182 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11183 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11184 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11185 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$auto$proc_memwr.cc:45:proc_memwr$11186 (core_u.hehe_backend.backend_rcu.free_list.fifo_queue).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11359 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11360 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11361 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11362 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11363 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11364 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11365 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11366 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11367 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11368 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11369 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11370 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11371 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11372 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11373 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11374 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11375 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11376 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11377 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11378 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11379 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11380 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11381 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11382 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11383 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11384 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11385 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11386 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11387 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11388 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11389 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11390 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11391 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11392 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11393 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11394 (core_u.hehe_backend.backend_rcu.phy_reg.registers_p).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11398 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11399 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11400 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11401 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11402 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11403 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11404 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11405 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11406 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11407 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11408 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11409 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11410 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11411 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11412 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11413 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11414 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11415 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11416 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11417 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11418 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11419 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11420 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11421 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11422 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11423 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11424 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11425 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11426 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11427 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11428 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11429 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11430 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11431 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11432 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 26 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$auto$proc_memwr.cc:45:proc_memwr$11433 (core_u.hehe_backend.backend_rcu.phy_reg.registers).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$auto$proc_memwr.cc:45:proc_memwr$11114 (core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$auto$proc_memwr.cc:45:proc_memwr$11115 (core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$auto$proc_memwr.cc:45:proc_memwr$11116 (core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$auto$proc_memwr.cc:45:proc_memwr$11117 (core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$auto$proc_memwr.cc:45:proc_memwr$11118 (core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$auto$proc_memwr.cc:45:proc_memwr$11119 (core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$auto$proc_memwr.cc:45:proc_memwr$11120 (core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$auto$proc_memwr.cc:45:proc_memwr$11121 (core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$auto$proc_memwr.cc:45:proc_memwr$11122 (core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$auto$proc_memwr.cc:45:proc_memwr$11123 (core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$auto$proc_memwr.cc:45:proc_memwr$11124 (core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc).
Removed top 30 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$auto$proc_memwr.cc:45:proc_memwr$11125 (core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc).
Removed top 30 address bits (of 32) from memory read port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$memrd$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:33$3302 (core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc).
Removed top 30 address bits (of 32) from memory read port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$memrd$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:33$3304 (core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc).
Removed top 30 address bits (of 32) from memory read port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$memrd$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:33$3306 (core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc).
Removed top 30 address bits (of 32) from memory read port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$memrd$\btb_pc$/openlane/designs/hehe/src/core_empty/units/btb.v:33$3308 (core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc).
Removed top 30 address bits (of 32) from memory read port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$memrd$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:53$3216 (core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc).
Removed top 30 address bits (of 32) from memory read port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$memrd$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:53$3217 (core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc).
Removed top 30 address bits (of 32) from memory read port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$memrd$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:53$3218 (core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc).
Removed top 30 address bits (of 32) from memory read port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$memrd$\btb_ppc$/openlane/designs/hehe/src/core_empty/units/btb.v:53$3219 (core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc).
Removed top 29 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$auto$proc_memwr.cc:45:proc_memwr$11097 (core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue).
Removed top 29 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$auto$proc_memwr.cc:45:proc_memwr$11098 (core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue).
Removed top 29 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$auto$proc_memwr.cc:45:proc_memwr$11099 (core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue).
Removed top 29 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$auto$proc_memwr.cc:45:proc_memwr$11100 (core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue).
Removed top 29 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$auto$proc_memwr.cc:45:proc_memwr$11101 (core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue).
Removed top 29 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$auto$proc_memwr.cc:45:proc_memwr$11102 (core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue).
Removed top 29 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$auto$proc_memwr.cc:45:proc_memwr$11103 (core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue).
Removed top 29 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$auto$proc_memwr.cc:45:proc_memwr$11104 (core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue).
Removed top 29 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$auto$proc_memwr.cc:45:proc_memwr$11105 (core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue).
Removed top 29 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$auto$proc_memwr.cc:45:proc_memwr$11106 (core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue).
Removed top 29 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$auto$proc_memwr.cc:45:proc_memwr$11107 (core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue).
Removed top 29 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$auto$proc_memwr.cc:45:proc_memwr$11108 (core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue).
Removed top 29 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$auto$proc_memwr.cc:45:proc_memwr$11109 (core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue).
Removed top 29 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$auto$proc_memwr.cc:45:proc_memwr$11110 (core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue).
Removed top 29 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$auto$proc_memwr.cc:45:proc_memwr$11111 (core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue).
Removed top 29 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$auto$proc_memwr.cc:45:proc_memwr$11112 (core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue).
Removed top 28 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$auto$proc_memwr.cc:45:proc_memwr$11128 (core_u.hehe_frontend.frontend_fetch.gshare_u.PHT).
Removed top 28 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$auto$proc_memwr.cc:45:proc_memwr$11129 (core_u.hehe_frontend.frontend_fetch.gshare_u.PHT).
Removed top 28 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$auto$proc_memwr.cc:45:proc_memwr$11130 (core_u.hehe_frontend.frontend_fetch.gshare_u.PHT).
Removed top 28 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$auto$proc_memwr.cc:45:proc_memwr$11131 (core_u.hehe_frontend.frontend_fetch.gshare_u.PHT).
Removed top 28 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$auto$proc_memwr.cc:45:proc_memwr$11132 (core_u.hehe_frontend.frontend_fetch.gshare_u.PHT).
Removed top 28 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$auto$proc_memwr.cc:45:proc_memwr$11133 (core_u.hehe_frontend.frontend_fetch.gshare_u.PHT).
Removed top 28 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$auto$proc_memwr.cc:45:proc_memwr$11134 (core_u.hehe_frontend.frontend_fetch.gshare_u.PHT).
Removed top 28 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$auto$proc_memwr.cc:45:proc_memwr$11135 (core_u.hehe_frontend.frontend_fetch.gshare_u.PHT).
Removed top 28 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$auto$proc_memwr.cc:45:proc_memwr$11136 (core_u.hehe_frontend.frontend_fetch.gshare_u.PHT).
Removed top 28 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$auto$proc_memwr.cc:45:proc_memwr$11137 (core_u.hehe_frontend.frontend_fetch.gshare_u.PHT).
Removed top 28 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$auto$proc_memwr.cc:45:proc_memwr$11138 (core_u.hehe_frontend.frontend_fetch.gshare_u.PHT).
Removed top 28 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$auto$proc_memwr.cc:45:proc_memwr$11139 (core_u.hehe_frontend.frontend_fetch.gshare_u.PHT).
Removed top 28 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$auto$proc_memwr.cc:45:proc_memwr$11140 (core_u.hehe_frontend.frontend_fetch.gshare_u.PHT).
Removed top 28 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$auto$proc_memwr.cc:45:proc_memwr$11141 (core_u.hehe_frontend.frontend_fetch.gshare_u.PHT).
Removed top 28 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$auto$proc_memwr.cc:45:proc_memwr$11142 (core_u.hehe_frontend.frontend_fetch.gshare_u.PHT).
Removed top 28 address bits (of 32) from memory init port hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$auto$proc_memwr.cc:45:proc_memwr$11143 (core_u.hehe_frontend.frontend_fetch.gshare_u.PHT).
Removed top 31 bits (of 32) from port B of cell hehe.$flatten\core_u.\hehe_csr.$add$/openlane/designs/hehe/src/core_empty/units/csr.v:218$416 ($add).
Removed top 31 bits (of 32) from port B of cell hehe.$flatten\core_u.\hehe_csr.$add$/openlane/designs/hehe/src/core_empty/units/csr.v:220$417 ($add).
Removed top 2 bits (of 12) from port B of cell hehe.$flatten\core_u.\hehe_csr.$procmux$7756_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell hehe.$flatten\core_u.\hehe_csr.$procmux$7781_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell hehe.$flatten\core_u.\hehe_csr.$procmux$7790_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell hehe.$flatten\core_u.\hehe_csr.$procmux$7800_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell hehe.$flatten\core_u.\hehe_csr.$procmux$7811_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell hehe.$flatten\core_u.\hehe_csr.$procmux$7823_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell hehe.$flatten\core_u.\hehe_csr.$procmux$7863_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hehe.$flatten\core_u.\hehe_csr.$procmux$7900_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hehe.$flatten\core_u.\hehe_csr.$procmux$7900_CMP1 ($eq).
Removed top 2 bits (of 12) from port B of cell hehe.$flatten\core_u.\hehe_csr.$procmux$7904_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell hehe.$flatten\core_u.\hehe_csr.$procmux$7905_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell hehe.$flatten\core_u.\hehe_csr.$procmux$7906_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell hehe.$flatten\core_u.\hehe_csr.$procmux$7907_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell hehe.$flatten\core_u.\hehe_csr.$procmux$7908_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell hehe.$flatten\core_u.\hehe_csr.$procmux$7909_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell hehe.$flatten\core_u.\hehe_csr.$procmux$7910_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell hehe.$flatten\core_u.\hehe_csr.$procmux$7911_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell hehe.$flatten\core_u.\hehe_csr.$procmux$7912_CMP0 ($eq).
Removed top 29 bits (of 32) from port B of cell hehe.$flatten\core_u.\hehe_excp.$add$/openlane/designs/hehe/src/core_empty/units/excep_ctrl.v:31$517 ($add).
Removed top 26 bits (of 32) from port A of cell hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$add$/openlane/designs/hehe/src/core_empty/units/fifo.v:58$3847 ($add).
Removed top 25 bits (of 32) from port Y of cell hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$add$/openlane/designs/hehe/src/core_empty/units/fifo.v:58$3847 ($add).
Removed top 25 bits (of 32) from port A of cell hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$sub$/openlane/designs/hehe/src/core_empty/units/fifo.v:58$3848 ($sub).
Removed top 26 bits (of 32) from port Y of cell hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$sub$/openlane/designs/hehe/src/core_empty/units/fifo.v:58$3848 ($sub).
Removed top 1 bits (of 7) from port A of cell hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$sub$/openlane/designs/hehe/src/core_empty/units/fifo.v:58$3848 ($sub).
Removed top 31 bits (of 32) from port B of cell hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.\wr_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$5407 ($add).
Removed top 26 bits (of 32) from port Y of cell hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.\wr_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$5407 ($add).
Removed top 31 bits (of 32) from port B of cell hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.\rd_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$5407 ($add).
Removed top 26 bits (of 32) from port Y of cell hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.\rd_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$5407 ($add).
Removed top 31 bits (of 32) from port B of cell hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\iss_rob_counter.$add$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:25$3413 ($add).
Removed top 30 bits (of 32) from port Y of cell hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\iss_rob_counter.$add$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:25$3413 ($add).
Removed top 31 bits (of 32) from port B of cell hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\cm_rob_counter.$add$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:25$3413 ($add).
Removed top 30 bits (of 32) from port Y of cell hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\cm_rob_counter.$add$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:25$3413 ($add).
Removed top 31 bits (of 32) from port B of cell hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\wr_rob_counter.$add$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:25$3413 ($add).
Removed top 30 bits (of 32) from port Y of cell hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\wr_rob_counter.$add$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:25$3413 ($add).
Removed top 1 bits (of 2) from port B of cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\lsu_ac.$eq$/openlane/designs/hehe/src/core_empty/lsu/ac.v:24$1 ($eq).
Removed top 28 bits (of 32) from mux cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\lsu_ac.$ternary$/openlane/designs/hehe/src/core_empty/lsu/ac.v:30$16 ($mux).
Removed top 28 bits (of 32) from mux cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\lsu_ac.$ternary$/openlane/designs/hehe/src/core_empty/lsu/ac.v:31$15 ($mux).
Removed top 2 bits (of 4) from mux cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\lsu_ac.$ternary$/openlane/designs/hehe/src/core_empty/lsu/ac.v:31$14 ($mux).
Removed top 2 bits (of 4) from mux cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\lsu_ac.$ternary$/openlane/designs/hehe/src/core_empty/lsu/ac.v:30$13 ($mux).
Removed top 31 bits (of 32) from port B of cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_req_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$3069 ($add).
Removed top 31 bits (of 32) from port Y of cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_req_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$3069 ($add).
Removed top 31 bits (of 32) from port B of cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_tail_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$3069 ($add).
Removed top 31 bits (of 32) from port Y of cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_tail_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$3069 ($add).
Removed top 31 bits (of 32) from port B of cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_head_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$3069 ($add).
Removed top 31 bits (of 32) from port Y of cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_head_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$3069 ($add).
Removed top 2 bits (of 4) from port A of cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lr.$shl$/openlane/designs/hehe/src/core_empty/lsu/lr.v:66$49 ($shl).
Removed top 1 bits (of 2) from port B of cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lr.$eq$/openlane/designs/hehe/src/core_empty/lsu/lr.v:66$48 ($eq).
Removed top 3 bits (of 4) from port A of cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lr.$shl$/openlane/designs/hehe/src/core_empty/lsu/lr.v:65$47 ($shl).
Removed top 30 bits (of 32) from mux cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:95$1120 ($mux).
Removed top 32 bits (of 64) from port Y of cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134 ($shl).
Removed top 1 bits (of 65) from port Y of cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$sshr$/openlane/designs/hehe/src/core_empty/units/new_alu.v:122$1139 ($sshr).
Removed top 1 bits (of 33) from port Y of cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$sshr$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1141 ($sshr).
Removed top 1 bits (of 3) from port B of cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6570_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6570_CMP1 ($eq).
Removed top 2 bits (of 3) from port B of cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP0 ($eq).
Removed top 2 bits (of 4) from FF cell hehe.$auto$ff.cc:266:slice$11848 ($sdffe).
Removed top 1 bits (of 2) from port B of cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.$procmux$6547_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.$procmux$6539_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.\rd_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter_tmp.v:24$5404 ($add).
Removed top 29 bits (of 32) from port Y of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.\rd_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter_tmp.v:24$5404 ($add).
Removed top 31 bits (of 32) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.\wr_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter_tmp.v:24$5404 ($add).
Removed top 29 bits (of 32) from port Y of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.\wr_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter_tmp.v:24$5404 ($add).
Removed top 29 bits (of 32) from port Y of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$sub$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:63$3393 ($sub).
Removed top 29 bits (of 32) from port A of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$sub$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:63$3393 ($sub).
Removed top 28 bits (of 32) from port A of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$add$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:63$3392 ($add).
Removed top 29 bits (of 32) from port Y of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$add$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:63$3392 ($add).
Removed top 3 bits (of 4) from port A of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$add$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:63$3392 ($add).
Removed top 1 bits (of 2) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5934_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$add$/openlane/designs/hehe/src/core_empty/units/btb.v:74$3225 ($add).
Removed top 30 bits (of 32) from port Y of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$add$/openlane/designs/hehe/src/core_empty/units/btb.v:74$3225 ($add).
Removed top 29 bits (of 32) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.$add$/openlane/designs/hehe/src/core_empty/units/fetch.v:175$587 ($add).
Removed top 29 bits (of 32) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.$add$/openlane/designs/hehe/src/core_empty/units/fetch.v:109$571 ($add).
Removed top 1 bits (of 7) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7510_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7509_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7495 ($mux).
Removed top 2 bits (of 4) from mux cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7465 ($mux).
Removed top 2 bits (of 4) from mux cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7437 ($mux).
Removed top 5 bits (of 7) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7427_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7411 ($mux).
Removed top 1 bits (of 7) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7402_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7387 ($mux).
Removed top 2 bits (of 7) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7379_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7365 ($mux).
Removed top 2 bits (of 7) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7358_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7339_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7327 ($mux).
Removed top 1 bits (of 7) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7322_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7311 ($mux).
Removed top 3 bits (of 7) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7307_CMP0 ($eq).
Removed top 27 bits (of 32) from mux cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7295 ($mux).
Removed top 2 bits (of 3) from mux cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7288 ($mux).
Removed top 1 bits (of 2) from mux cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7273 ($mux).
Removed top 1 bits (of 3) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7162_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7161_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7047_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7044 ($mux).
Removed top 2 bits (of 4) from mux cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7024 ($mux).
Removed top 3 bits (of 5) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7008_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6986 ($mux).
Removed top 2 bits (of 5) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6971_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$ne$/openlane/designs/hehe/src/core_empty/units/decode.v:416$490 ($ne).
Removed top 2 bits (of 7) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$ne$/openlane/designs/hehe/src/core_empty/units/decode.v:408$485 ($ne).
Removed top 1 bits (of 7) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$ne$/openlane/designs/hehe/src/core_empty/units/decode.v:359$461 ($ne).
Removed top 2 bits (of 3) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$eq$/openlane/designs/hehe/src/core_empty/units/decode.v:329$440 ($eq).
Removed top 1 bits (of 2) from port B of cell hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$eq$/openlane/designs/hehe/src/core_empty/units/decode.v:291$435 ($eq).
Removed top 9 bits (of 10) from mux cell hehe.$flatten\l1icache_u.$ternary$/openlane/designs/hehe/src/cache/l1icache_32.v:194$5381 ($mux).
Removed top 2 bits (of 4) from port B of cell hehe.$auto$fsm_map.cc:77:implement_pattern_cache$11557 ($eq).
Removed top 21 bits (of 32) from mux cell hehe.$flatten\l1dcache_u.\S2_ADDR.$ternary$/openlane/designs/hehe/src/cache/cacheblock/std_dffe.v:21$4795 ($mux).
Removed top 21 bits (of 32) from FF cell hehe.$auto$ff.cc:266:slice$11619 ($sdff).
Removed top 26 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:610$5322 ($shl).
Removed top 26 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:609$5317 ($shl).
Removed top 32 bits (of 64) from port B of cell hehe.$flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:609$5315 ($and).
Removed top 26 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:608$5311 ($shl).
Removed top 48 bits (of 64) from port B of cell hehe.$flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:608$5309 ($and).
Removed top 26 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:607$5305 ($shl).
Removed top 56 bits (of 64) from port B of cell hehe.$flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:607$5303 ($and).
Removed top 1 bits (of 3) from port B of cell hehe.$flatten\l1dcache_u.$eq$/openlane/designs/hehe/src/cache/l1dcache.v:603$5292 ($eq).
Removed top 32 bits (of 64) from port A of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291 ($shl).
Removed top 26 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291 ($shl).
Removed top 1 bits (of 3) from port B of cell hehe.$flatten\l1dcache_u.$eq$/openlane/designs/hehe/src/cache/l1dcache.v:602$5288 ($eq).
Removed top 48 bits (of 64) from port A of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:601$5287 ($shl).
Removed top 26 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:601$5287 ($shl).
Removed top 2 bits (of 3) from port B of cell hehe.$flatten\l1dcache_u.$eq$/openlane/designs/hehe/src/cache/l1dcache.v:601$5284 ($eq).
Removed top 56 bits (of 64) from port A of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:600$5283 ($shl).
Removed top 26 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:600$5283 ($shl).
Removed top 26 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:596$5274 ($shl).
Removed top 26 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:595$5268 ($shl).
Removed top 32 bits (of 64) from port B of cell hehe.$flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:595$5266 ($and).
Removed top 26 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:594$5261 ($shl).
Removed top 48 bits (of 64) from port B of cell hehe.$flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:594$5259 ($and).
Removed top 26 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:593$5254 ($shl).
Removed top 56 bits (of 64) from port B of cell hehe.$flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:593$5252 ($and).
Removed top 32 bits (of 64) from port A of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:588$5239 ($shl).
Removed top 26 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:588$5239 ($shl).
Removed top 48 bits (of 64) from port A of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:587$5234 ($shl).
Removed top 26 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:587$5234 ($shl).
Removed top 56 bits (of 64) from port A of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:586$5229 ($shl).
Removed top 26 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:586$5229 ($shl).
Removed top 1 bits (of 3) from port B of cell hehe.$flatten\l1dcache_u.$eq$/openlane/designs/hehe/src/cache/l1dcache.v:575$5210 ($eq).
Removed top 26 bits (of 32) from port A of cell hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:571$5189 ($add).
Removed top 27 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:571$5189 ($add).
Removed top 25 bits (of 32) from port Y of cell hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:571$5189 ($add).
Removed top 25 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$shiftx$/openlane/designs/hehe/src/cache/l1dcache.v:0$5187 ($shiftx).
Removed top 1 bits (of 3) from port B of cell hehe.$flatten\l1dcache_u.$eq$/openlane/designs/hehe/src/cache/l1dcache.v:571$5183 ($eq).
Removed top 26 bits (of 32) from port A of cell hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:570$5180 ($add).
Removed top 28 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:570$5180 ($add).
Removed top 25 bits (of 32) from port Y of cell hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:570$5180 ($add).
Removed top 25 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$shiftx$/openlane/designs/hehe/src/cache/l1dcache.v:0$5178 ($shiftx).
Removed top 2 bits (of 3) from port B of cell hehe.$flatten\l1dcache_u.$eq$/openlane/designs/hehe/src/cache/l1dcache.v:570$5174 ($eq).
Removed top 26 bits (of 32) from port A of cell hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:569$5171 ($add).
Removed top 29 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:569$5171 ($add).
Removed top 25 bits (of 32) from port Y of cell hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:569$5171 ($add).
Removed top 25 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$shiftx$/openlane/designs/hehe/src/cache/l1dcache.v:0$5169 ($shiftx).
Removed top 26 bits (of 32) from port A of cell hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:562$5134 ($add).
Removed top 27 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:562$5134 ($add).
Removed top 25 bits (of 32) from port Y of cell hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:562$5134 ($add).
Removed top 25 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$shiftx$/openlane/designs/hehe/src/cache/l1dcache.v:0$5132 ($shiftx).
Removed top 26 bits (of 32) from port A of cell hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:561$5125 ($add).
Removed top 28 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:561$5125 ($add).
Removed top 25 bits (of 32) from port Y of cell hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:561$5125 ($add).
Removed top 25 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$shiftx$/openlane/designs/hehe/src/cache/l1dcache.v:0$5123 ($shiftx).
Removed top 26 bits (of 32) from port A of cell hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:560$5116 ($add).
Removed top 29 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:560$5116 ($add).
Removed top 25 bits (of 32) from port Y of cell hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:560$5116 ($add).
Removed top 25 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$shiftx$/openlane/designs/hehe/src/cache/l1dcache.v:0$5114 ($shiftx).
Removed top 1 bits (of 32) from mux cell hehe.$flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:497$5060 ($mux).
Removed top 26 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858 ($shl).
Removed top 1 bits (of 3) from port B of cell hehe.$flatten\l1dcache_u.$eq$/openlane/designs/hehe/src/cache/l1dcache.v:256$4847 ($eq).
Removed top 4 bits (of 8) from port A of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:255$4845 ($shl).
Removed top 1 bits (of 3) from port B of cell hehe.$flatten\l1dcache_u.$eq$/openlane/designs/hehe/src/cache/l1dcache.v:255$4843 ($eq).
Removed top 6 bits (of 8) from port A of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:254$4841 ($shl).
Removed top 2 bits (of 3) from port B of cell hehe.$flatten\l1dcache_u.$eq$/openlane/designs/hehe/src/cache/l1dcache.v:254$4839 ($eq).
Removed top 7 bits (of 8) from port A of cell hehe.$flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:253$4837 ($shl).
Removed top 31 bits (of 32) from port B of cell hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:201$4801 ($add).
Removed top 24 bits (of 32) from port Y of cell hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:201$4801 ($add).
Removed top 9 bits (of 10) from mux cell hehe.$flatten\arbiter_u.$ternary$/openlane/designs/hehe/src/bus_arbiter.v:66$3061 ($mux).
Removed top 1 bits (of 3) from port B of cell hehe.$auto$fsm_map.cc:77:implement_pattern_cache$11559 ($eq).
Removed top 1 bits (of 7) from port Y of cell hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$add$/openlane/designs/hehe/src/core_empty/units/fifo.v:58$3847 ($add).
Removed top 21 bits (of 32) from FF cell hehe.$flatten\l1dcache_u.\S2_ADDR.$procdff$10640 ($dff).
Removed top 2 bits (of 4) from wire hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\lsu_ac.$ternary$/openlane/designs/hehe/src/core_empty/lsu/ac.v:30$13_Y.
Removed top 2 bits (of 4) from wire hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\lsu_ac.$ternary$/openlane/designs/hehe/src/core_empty/lsu/ac.v:31$14_Y.
Removed top 28 bits (of 32) from wire hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\lsu_ac.$ternary$/openlane/designs/hehe/src/core_empty/lsu/ac.v:31$15_Y.
Removed top 49 bits (of 52) from wire hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:125$101_EN[51:0]$144.
Removed top 50 bits (of 52) from wire hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:127$103_EN[51:0]$148.
Removed top 51 bits (of 52) from wire hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:143$106_EN[51:0]$157.
Removed top 49 bits (of 52) from wire hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:125$101_EN[51:0]$205.
Removed top 50 bits (of 52) from wire hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:127$103_EN[51:0]$209.
Removed top 51 bits (of 52) from wire hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$2$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:143$106_EN[51:0]$230.
Removed top 50 bits (of 52) from wire hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$3$memwr$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:127$103_EN[51:0]$214.
Removed top 31 bits (of 32) from wire hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_head_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$3069_Y.
Removed top 30 bits (of 32) from wire hehe.$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:95$1120_Y.
Removed top 30 bits (of 32) from wire hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\cm_rob_counter.$add$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:25$3413_Y.
Removed top 26 bits (of 32) from wire hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$add$/openlane/designs/hehe/src/core_empty/units/fifo.v:58$3847_Y.
Removed top 26 bits (of 32) from wire hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.\rd_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$5407_Y.
Removed top 30 bits (of 32) from wire hehe.$flatten\core_u.\hehe_backend.\backend_rcu.\iss_rob_counter.$add$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:25$3413_Y.
Removed top 2 bits (of 4) from wire hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$10\ecause_out_w[3:0].
Removed top 3 bits (of 4) from wire hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$14\ecause_out_w[3:0].
Removed top 2 bits (of 4) from wire hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$15\ecause_out_w[3:0].
Removed top 2 bits (of 4) from wire hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$16\ecause_out_w[3:0].
Removed top 2 bits (of 3) from wire hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$2\alu_function_out_w[2:0].
Removed top 1 bits (of 2) from wire hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$2\alu_select_a_out_w[1:0].
Removed top 2 bits (of 4) from wire hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$2\ecause_out_w[3:0].
Removed top 27 bits (of 32) from wire hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$2\imm_data_out_w[31:0].
Removed top 2 bits (of 4) from wire hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$3\ecause_out_w[3:0].
Removed top 2 bits (of 4) from wire hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$4\ecause_out_w[3:0].
Removed top 2 bits (of 4) from wire hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$5\ecause_out_w[3:0].
Removed top 2 bits (of 4) from wire hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$6\ecause_out_w[3:0].
Removed top 2 bits (of 4) from wire hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$7\ecause_out_w[3:0].
Removed top 2 bits (of 4) from wire hehe.$flatten\core_u.\hehe_frontend.\frontend_decode.$8\ecause_out_w[3:0].
Removed top 30 bits (of 32) from wire hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$add$/openlane/designs/hehe/src/core_empty/units/btb.v:74$3225_Y.
Removed top 29 bits (of 32) from wire hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$add$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:63$3392_Y.
Removed top 29 bits (of 32) from wire hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$sub$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:63$3393_Y.
Removed top 29 bits (of 32) from wire hehe.$flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.\rd_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter_tmp.v:24$5404_Y.
Removed top 24 bits (of 32) from wire hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:201$4801_Y.
Removed top 25 bits (of 32) from wire hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:560$5116_Y.
Removed top 25 bits (of 32) from wire hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:561$5125_Y.
Removed top 25 bits (of 32) from wire hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:562$5134_Y.
Removed top 25 bits (of 32) from wire hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:569$5171_Y.
Removed top 25 bits (of 32) from wire hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:570$5180_Y.
Removed top 25 bits (of 32) from wire hehe.$flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:571$5189_Y.
Removed top 1 bits (of 32) from wire hehe.icache_tag_out.

37.11. Executing PEEPOPT pass (run peephole optimizers).

37.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hehe..
Removed 0 unused cells and 44 unused wires.
<suppressed ~1 debug messages>

37.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module hehe:
  creating $macc model for $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\lsu_agu.$add$/openlane/designs/hehe/src/core_empty/lsu/agu.v:17$18 ($add).
  creating $macc model for $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_head_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$3069 ($add).
  creating $macc model for $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_req_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$3069 ($add).
  creating $macc model for $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_tail_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$3069 ($add).
  creating $macc model for $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$add$/openlane/designs/hehe/src/core_empty/units/new_alu.v:107$1132 ($add).
  creating $macc model for $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$neg$/openlane/designs/hehe/src/core_empty/units/new_alu.v:107$1130 ($neg).
  creating $macc model for $flatten\core_u.\hehe_backend.\backend_rcu.\cm_rob_counter.$add$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:25$3413 ($add).
  creating $macc model for $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$add$/openlane/designs/hehe/src/core_empty/units/fifo.v:58$3847 ($add).
  creating $macc model for $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$sub$/openlane/designs/hehe/src/core_empty/units/fifo.v:50$3846 ($sub).
  creating $macc model for $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$sub$/openlane/designs/hehe/src/core_empty/units/fifo.v:58$3848 ($sub).
  creating $macc model for $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.\rd_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$5407 ($add).
  creating $macc model for $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.\wr_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$5407 ($add).
  creating $macc model for $flatten\core_u.\hehe_backend.\backend_rcu.\iss_rob_counter.$add$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:25$3413 ($add).
  creating $macc model for $flatten\core_u.\hehe_backend.\backend_rcu.\wr_rob_counter.$add$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:25$3413 ($add).
  creating $macc model for $flatten\core_u.\hehe_csr.$add$/openlane/designs/hehe/src/core_empty/units/csr.v:218$416 ($add).
  creating $macc model for $flatten\core_u.\hehe_csr.$add$/openlane/designs/hehe/src/core_empty/units/csr.v:220$417 ($add).
  creating $macc model for $flatten\core_u.\hehe_excp.$add$/openlane/designs/hehe/src/core_empty/units/excep_ctrl.v:31$517 ($add).
  creating $macc model for $flatten\core_u.\hehe_frontend.\frontend_fetch.$add$/openlane/designs/hehe/src/core_empty/units/fetch.v:109$571 ($add).
  creating $macc model for $flatten\core_u.\hehe_frontend.\frontend_fetch.$add$/openlane/designs/hehe/src/core_empty/units/fetch.v:175$587 ($add).
  creating $macc model for $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$add$/openlane/designs/hehe/src/core_empty/units/btb.v:74$3225 ($add).
  creating $macc model for $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$add$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:63$3392 ($add).
  creating $macc model for $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$sub$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:55$3391 ($sub).
  creating $macc model for $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$sub$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:63$3393 ($sub).
  creating $macc model for $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.\rd_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter_tmp.v:24$5404 ($add).
  creating $macc model for $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.\wr_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter_tmp.v:24$5404 ($add).
  creating $macc model for $flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:201$4801 ($add).
  creating $macc model for $flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:560$5116 ($add).
  creating $macc model for $flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:561$5125 ($add).
  creating $macc model for $flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:562$5134 ($add).
  creating $macc model for $flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:569$5171 ($add).
  creating $macc model for $flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:570$5180 ($add).
  creating $macc model for $flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:571$5189 ($add).
  merging $macc model for $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$add$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:63$3392 into $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$sub$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:63$3393.
  merging $macc model for $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$add$/openlane/designs/hehe/src/core_empty/units/fifo.v:58$3847 into $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$sub$/openlane/designs/hehe/src/core_empty/units/fifo.v:58$3848.
  creating $alu model for $macc $flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:569$5171.
  creating $alu model for $macc $flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:562$5134.
  creating $alu model for $macc $flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:561$5125.
  creating $alu model for $macc $flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:560$5116.
  creating $alu model for $macc $flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:201$4801.
  creating $alu model for $macc $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.\wr_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter_tmp.v:24$5404.
  creating $alu model for $macc $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.\rd_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter_tmp.v:24$5404.
  creating $alu model for $macc $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$sub$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:55$3391.
  creating $alu model for $macc $flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:570$5180.
  creating $alu model for $macc $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$add$/openlane/designs/hehe/src/core_empty/units/btb.v:74$3225.
  creating $alu model for $macc $flatten\core_u.\hehe_frontend.\frontend_fetch.$add$/openlane/designs/hehe/src/core_empty/units/fetch.v:175$587.
  creating $alu model for $macc $flatten\core_u.\hehe_frontend.\frontend_fetch.$add$/openlane/designs/hehe/src/core_empty/units/fetch.v:109$571.
  creating $alu model for $macc $flatten\core_u.\hehe_excp.$add$/openlane/designs/hehe/src/core_empty/units/excep_ctrl.v:31$517.
  creating $alu model for $macc $flatten\core_u.\hehe_csr.$add$/openlane/designs/hehe/src/core_empty/units/csr.v:220$417.
  creating $alu model for $macc $flatten\core_u.\hehe_csr.$add$/openlane/designs/hehe/src/core_empty/units/csr.v:218$416.
  creating $alu model for $macc $flatten\core_u.\hehe_backend.\backend_rcu.\wr_rob_counter.$add$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:25$3413.
  creating $alu model for $macc $flatten\core_u.\hehe_backend.\backend_rcu.\iss_rob_counter.$add$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:25$3413.
  creating $alu model for $macc $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.\wr_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$5407.
  creating $alu model for $macc $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.\rd_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$5407.
  creating $alu model for $macc $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$sub$/openlane/designs/hehe/src/core_empty/units/fifo.v:50$3846.
  creating $alu model for $macc $flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:571$5189.
  creating $alu model for $macc $flatten\core_u.\hehe_backend.\backend_rcu.\cm_rob_counter.$add$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:25$3413.
  creating $alu model for $macc $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$neg$/openlane/designs/hehe/src/core_empty/units/new_alu.v:107$1130.
  creating $alu model for $macc $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$add$/openlane/designs/hehe/src/core_empty/units/new_alu.v:107$1132.
  creating $alu model for $macc $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_tail_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$3069.
  creating $alu model for $macc $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_req_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$3069.
  creating $alu model for $macc $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_head_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$3069.
  creating $alu model for $macc $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\lsu_agu.$add$/openlane/designs/hehe/src/core_empty/lsu/agu.v:17$18.
  creating $macc cell for $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$sub$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:63$3393: $auto$alumacc.cc:365:replace_macc$11911
  creating $macc cell for $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$sub$/openlane/designs/hehe/src/core_empty/units/fifo.v:58$3848: $auto$alumacc.cc:365:replace_macc$11912
  creating $alu model for $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$lt$/openlane/designs/hehe/src/core_empty/units/new_alu.v:103$1126 ($lt): new $alu
  creating $alu model for $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$lt$/openlane/designs/hehe/src/core_empty/units/new_alu.v:117$1137 ($lt): new $alu
  creating $alu model for $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$gt$/openlane/designs/hehe/src/core_empty/units/fifo.v:62$3849 ($gt): merged with $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$sub$/openlane/designs/hehe/src/core_empty/units/fifo.v:50$3846.
  creating $alu model for $flatten\core_u.\hehe_csr.$ge$/openlane/designs/hehe/src/core_empty/units/csr.v:280$418 ($ge): new $alu
  creating $alu model for $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$gt$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:67$3394 ($gt): new $alu
  creating $alu model for $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$eq$/openlane/designs/hehe/src/core_empty/units/fifo.v:63$3850 ($eq): merged with $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$sub$/openlane/designs/hehe/src/core_empty/units/fifo.v:50$3846.
  creating $alu model for $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$eq$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:68$3395 ($eq): merged with $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$gt$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:67$3394.
  creating $alu cell for $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$gt$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:67$3394, $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$eq$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:68$3395: $auto$alumacc.cc:485:replace_alu$11917
  creating $alu cell for $flatten\core_u.\hehe_csr.$ge$/openlane/designs/hehe/src/core_empty/units/csr.v:280$418: $auto$alumacc.cc:485:replace_alu$11924
  creating $alu cell for $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$lt$/openlane/designs/hehe/src/core_empty/units/new_alu.v:117$1137: $auto$alumacc.cc:485:replace_alu$11933
  creating $alu cell for $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$lt$/openlane/designs/hehe/src/core_empty/units/new_alu.v:103$1126: $auto$alumacc.cc:485:replace_alu$11940
  creating $alu cell for $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\lsu_agu.$add$/openlane/designs/hehe/src/core_empty/lsu/agu.v:17$18: $auto$alumacc.cc:485:replace_alu$11953
  creating $alu cell for $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_head_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$3069: $auto$alumacc.cc:485:replace_alu$11956
  creating $alu cell for $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_req_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$3069: $auto$alumacc.cc:485:replace_alu$11959
  creating $alu cell for $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.\queue_tail_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$3069: $auto$alumacc.cc:485:replace_alu$11962
  creating $alu cell for $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$add$/openlane/designs/hehe/src/core_empty/units/new_alu.v:107$1132: $auto$alumacc.cc:485:replace_alu$11965
  creating $alu cell for $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$neg$/openlane/designs/hehe/src/core_empty/units/new_alu.v:107$1130: $auto$alumacc.cc:485:replace_alu$11968
  creating $alu cell for $flatten\core_u.\hehe_backend.\backend_rcu.\cm_rob_counter.$add$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:25$3413: $auto$alumacc.cc:485:replace_alu$11971
  creating $alu cell for $flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:571$5189: $auto$alumacc.cc:485:replace_alu$11974
  creating $alu cell for $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$sub$/openlane/designs/hehe/src/core_empty/units/fifo.v:50$3846, $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$gt$/openlane/designs/hehe/src/core_empty/units/fifo.v:62$3849, $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$eq$/openlane/designs/hehe/src/core_empty/units/fifo.v:63$3850: $auto$alumacc.cc:485:replace_alu$11977
  creating $alu cell for $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.\rd_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$5407: $auto$alumacc.cc:485:replace_alu$11988
  creating $alu cell for $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.\wr_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter.v:21$5407: $auto$alumacc.cc:485:replace_alu$11991
  creating $alu cell for $flatten\core_u.\hehe_backend.\backend_rcu.\iss_rob_counter.$add$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:25$3413: $auto$alumacc.cc:485:replace_alu$11994
  creating $alu cell for $flatten\core_u.\hehe_backend.\backend_rcu.\wr_rob_counter.$add$/openlane/designs/hehe/src/core_empty/units/counter_rob.v:25$3413: $auto$alumacc.cc:485:replace_alu$11997
  creating $alu cell for $flatten\core_u.\hehe_csr.$add$/openlane/designs/hehe/src/core_empty/units/csr.v:218$416: $auto$alumacc.cc:485:replace_alu$12000
  creating $alu cell for $flatten\core_u.\hehe_csr.$add$/openlane/designs/hehe/src/core_empty/units/csr.v:220$417: $auto$alumacc.cc:485:replace_alu$12003
  creating $alu cell for $flatten\core_u.\hehe_excp.$add$/openlane/designs/hehe/src/core_empty/units/excep_ctrl.v:31$517: $auto$alumacc.cc:485:replace_alu$12006
  creating $alu cell for $flatten\core_u.\hehe_frontend.\frontend_fetch.$add$/openlane/designs/hehe/src/core_empty/units/fetch.v:109$571: $auto$alumacc.cc:485:replace_alu$12009
  creating $alu cell for $flatten\core_u.\hehe_frontend.\frontend_fetch.$add$/openlane/designs/hehe/src/core_empty/units/fetch.v:175$587: $auto$alumacc.cc:485:replace_alu$12012
  creating $alu cell for $flatten\core_u.\hehe_frontend.\frontend_fetch.\btb_u.$add$/openlane/designs/hehe/src/core_empty/units/btb.v:74$3225: $auto$alumacc.cc:485:replace_alu$12015
  creating $alu cell for $flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:570$5180: $auto$alumacc.cc:485:replace_alu$12018
  creating $alu cell for $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.$sub$/openlane/designs/hehe/src/core_empty/units/fifo_tmp.v:55$3391: $auto$alumacc.cc:485:replace_alu$12021
  creating $alu cell for $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.\rd_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter_tmp.v:24$5404: $auto$alumacc.cc:485:replace_alu$12024
  creating $alu cell for $flatten\core_u.\hehe_frontend.\frontend_fetch.\buffer_u.\ins_buffer.\wr_cnt.$add$/openlane/designs/hehe/src/core_empty/units/counter_tmp.v:24$5404: $auto$alumacc.cc:485:replace_alu$12027
  creating $alu cell for $flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:201$4801: $auto$alumacc.cc:485:replace_alu$12030
  creating $alu cell for $flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:560$5116: $auto$alumacc.cc:485:replace_alu$12033
  creating $alu cell for $flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:561$5125: $auto$alumacc.cc:485:replace_alu$12036
  creating $alu cell for $flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:562$5134: $auto$alumacc.cc:485:replace_alu$12039
  creating $alu cell for $flatten\l1dcache_u.$add$/openlane/designs/hehe/src/cache/l1dcache.v:569$5171: $auto$alumacc.cc:485:replace_alu$12042
  created 32 $alu and 2 $macc cells.

37.14. Executing SHARE pass (SAT-based resource sharing).
Found 35 cells in module hehe that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:610$5322 ($shl):
    Found 1 activation_patterns using ctrl signal { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y }.
    Found 12 candidates: $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:609$5317 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:608$5311 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:607$5305 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:596$5274 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:595$5268 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:594$5261 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:593$5254 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:588$5239 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133
    Analyzing resource sharing with $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:609$5317 ($shl):
      Found 1 activation_patterns using ctrl signal { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y }.
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:610$5322: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y } = 4'0001
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:609$5317: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Size of SAT problem: 0 cells, 800 variables, 1902 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:609$5317: $auto$share.cc:977:make_cell_activation_logic$12045
      New cell: $auto$share.cc:667:make_supercell$12052 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$12052 ($shl):
    Found 2 activation_patterns using ctrl signal { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y }.
    Found 11 candidates: $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:608$5311 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:607$5305 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:596$5274 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:595$5268 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:594$5261 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:593$5254 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:588$5239 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133
    Analyzing resource sharing with $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:608$5311 ($shl):
      Found 1 activation_patterns using ctrl signal { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$12052: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y } = 4'0001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12052: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:608$5311: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Size of SAT problem: 0 cells, 806 variables, 1921 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:608$5311: $auto$share.cc:977:make_cell_activation_logic$12055
      New cell: $auto$share.cc:667:make_supercell$12062 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$12062 ($shl):
    Found 3 activation_patterns using ctrl signal { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y }.
    Found 10 candidates: $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:607$5305 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:596$5274 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:595$5268 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:594$5261 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:593$5254 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:588$5239 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133
    Analyzing resource sharing with $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:607$5305 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y.
      Activation pattern for cell $auto$share.cc:667:make_supercell$12062: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y } = 4'0001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12062: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12062: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:607$5305: $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y = 1'1
      Size of SAT problem: 0 cells, 809 variables, 1932 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:607$5305: $auto$share.cc:977:make_cell_activation_logic$12065
      New cell: $auto$share.cc:667:make_supercell$12072 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$12072 ($shl):
    Found 4 activation_patterns using ctrl signal { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y }.
    Found 9 candidates: $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:596$5274 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:595$5268 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:594$5261 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:593$5254 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:588$5239 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133
    Analyzing resource sharing with $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291 ($shl):
      Found 1 activation_patterns using ctrl signal { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$12072: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y } = 4'0001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12072: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12072: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Activation pattern for cell $auto$share.cc:667:make_supercell$12072: $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y = 1'1
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Size of SAT problem: 0 cells, 812 variables, 1943 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y } = 4'0010
    Analyzing resource sharing with $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:596$5274 ($shl):
      Found 1 activation_patterns using ctrl signal { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y \l1dcache_u.REFILL_HSK.d }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$12072: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y } = 4'0001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12072: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12072: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Activation pattern for cell $auto$share.cc:667:make_supercell$12072: $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y = 1'1
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:596$5274: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y \l1dcache_u.REFILL_HSK.d } = 7'1000011
      Size of SAT problem: 0 cells, 880 variables, 2125 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:596$5274: $auto$share.cc:977:make_cell_activation_logic$12075
      New cell: $auto$share.cc:667:make_supercell$12082 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$12082 ($shl):
    Found 5 activation_patterns using ctrl signal { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y \l1dcache_u.REFILL_HSK.d }.
    Found 8 candidates: $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:595$5268 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:594$5261 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:593$5254 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:588$5239 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133
    Analyzing resource sharing with $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291 ($shl):
      Found 1 activation_patterns using ctrl signal { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$12082: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y } = 4'0001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12082: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12082: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Activation pattern for cell $auto$share.cc:667:make_supercell$12082: $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y = 1'1
      Activation pattern for cell $auto$share.cc:667:make_supercell$12082: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y \l1dcache_u.REFILL_HSK.d } = 7'1000011
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Size of SAT problem: 0 cells, 890 variables, 2162 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y \l1dcache_u.REFILL_HSK.d } = 11'10000100100
    Analyzing resource sharing with $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:595$5268 ($shl):
      Found 1 activation_patterns using ctrl signal { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y \l1dcache_u.REFILL_HSK.d }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$12082: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y } = 4'0001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12082: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12082: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Activation pattern for cell $auto$share.cc:667:make_supercell$12082: $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y = 1'1
      Activation pattern for cell $auto$share.cc:667:make_supercell$12082: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y \l1dcache_u.REFILL_HSK.d } = 7'1000011
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:595$5268: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y \l1dcache_u.REFILL_HSK.d } = 6'100011
      Size of SAT problem: 0 cells, 896 variables, 2184 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:595$5268: $auto$share.cc:977:make_cell_activation_logic$12085
      New cell: $auto$share.cc:667:make_supercell$12092 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$12092 ($shl):
    Found 6 activation_patterns using ctrl signal { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y \l1dcache_u.REFILL_HSK.d }.
    Found 7 candidates: $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:594$5261 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:593$5254 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:588$5239 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133
    Analyzing resource sharing with $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291 ($shl):
      Found 1 activation_patterns using ctrl signal { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$12092: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y } = 4'0001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12092: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12092: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Activation pattern for cell $auto$share.cc:667:make_supercell$12092: $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y = 1'1
      Activation pattern for cell $auto$share.cc:667:make_supercell$12092: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y \l1dcache_u.REFILL_HSK.d } = 7'1000011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12092: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y \l1dcache_u.REFILL_HSK.d } = 6'100011
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Size of SAT problem: 0 cells, 895 variables, 2187 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y \l1dcache_u.REFILL_HSK.d } = 11'10001000100
    Analyzing resource sharing with $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:594$5261 ($shl):
      Found 1 activation_patterns using ctrl signal { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y \l1dcache_u.REFILL_HSK.d }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$12092: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y } = 4'0001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12092: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12092: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Activation pattern for cell $auto$share.cc:667:make_supercell$12092: $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y = 1'1
      Activation pattern for cell $auto$share.cc:667:make_supercell$12092: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y \l1dcache_u.REFILL_HSK.d } = 7'1000011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12092: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y \l1dcache_u.REFILL_HSK.d } = 6'100011
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:594$5261: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y \l1dcache_u.REFILL_HSK.d } = 5'10011
      Size of SAT problem: 0 cells, 900 variables, 2205 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:594$5261: $auto$share.cc:977:make_cell_activation_logic$12095
      New cell: $auto$share.cc:667:make_supercell$12102 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$12102 ($shl):
    Found 7 activation_patterns using ctrl signal { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y \l1dcache_u.REFILL_HSK.d }.
    Found 6 candidates: $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:593$5254 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:588$5239 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133
    Analyzing resource sharing with $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291 ($shl):
      Found 1 activation_patterns using ctrl signal { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$12102: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y } = 4'0001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12102: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12102: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Activation pattern for cell $auto$share.cc:667:make_supercell$12102: $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y = 1'1
      Activation pattern for cell $auto$share.cc:667:make_supercell$12102: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y \l1dcache_u.REFILL_HSK.d } = 7'1000011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12102: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y \l1dcache_u.REFILL_HSK.d } = 6'100011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12102: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y \l1dcache_u.REFILL_HSK.d } = 5'10011
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Size of SAT problem: 0 cells, 900 variables, 2210 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y \l1dcache_u.REFILL_HSK.d } = 11'10010000100
    Analyzing resource sharing with $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:593$5254 ($shl):
      Found 1 activation_patterns using ctrl signal { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y \l1dcache_u.REFILL_HSK.d }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$12102: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y } = 4'0001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12102: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12102: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Activation pattern for cell $auto$share.cc:667:make_supercell$12102: $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y = 1'1
      Activation pattern for cell $auto$share.cc:667:make_supercell$12102: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y \l1dcache_u.REFILL_HSK.d } = 7'1000011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12102: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y \l1dcache_u.REFILL_HSK.d } = 6'100011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12102: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y \l1dcache_u.REFILL_HSK.d } = 5'10011
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:593$5254: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y \l1dcache_u.REFILL_HSK.d } = 4'1011
      Size of SAT problem: 0 cells, 904 variables, 2224 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:593$5254: $auto$share.cc:977:make_cell_activation_logic$12105
      New cell: $auto$share.cc:667:make_supercell$12112 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$12112 ($shl):
    Found 8 activation_patterns using ctrl signal { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y \l1dcache_u.REFILL_HSK.d }.
    Found 5 candidates: $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:588$5239 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133
    Analyzing resource sharing with $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291 ($shl):
      Found 1 activation_patterns using ctrl signal { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y } = 4'0001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y = 1'1
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y \l1dcache_u.REFILL_HSK.d } = 7'1000011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y \l1dcache_u.REFILL_HSK.d } = 6'100011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y \l1dcache_u.REFILL_HSK.d } = 5'10011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y \l1dcache_u.REFILL_HSK.d } = 4'1011
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Size of SAT problem: 0 cells, 905 variables, 2231 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y \l1dcache_u.REFILL_HSK.d } = 11'10010000100
    Analyzing resource sharing with $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:588$5239 ($shl):
      Found 1 activation_patterns using ctrl signal { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y \l1dcache_u.REFILL_HSK.d }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y } = 4'0001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y = 1'1
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y \l1dcache_u.REFILL_HSK.d } = 7'1000011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y \l1dcache_u.REFILL_HSK.d } = 6'100011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y \l1dcache_u.REFILL_HSK.d } = 5'10011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y \l1dcache_u.REFILL_HSK.d } = 4'1011
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:588$5239: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y \l1dcache_u.REFILL_HSK.d } = 6'100011
      Size of SAT problem: 0 cells, 908 variables, 2240 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y \l1dcache_u.REFILL_HSK.d } = 11'10001000001
    Analyzing resource sharing with $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858 ($shl):
      Found 4 activation_patterns using ctrl signal { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:255$4844_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:256$4848_Y \l1dcache_u.REFILL_HSK.d }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y } = 4'0001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y = 1'1
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y \l1dcache_u.REFILL_HSK.d } = 7'1000011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y \l1dcache_u.REFILL_HSK.d } = 6'100011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y \l1dcache_u.REFILL_HSK.d } = 5'10011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y \l1dcache_u.REFILL_HSK.d } = 4'1011
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y \l1dcache_u.REFILL_HSK.d } = 4'0110
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y \l1dcache_u.REFILL_HSK.d } = 5'01010
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:255$4844_Y \l1dcache_u.REFILL_HSK.d } = 6'010010
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:255$4844_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:256$4848_Y \l1dcache_u.REFILL_HSK.d } = 7'0100010
      Size of SAT problem: 0 cells, 1016 variables, 2541 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:255$4844_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:256$4848_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y \l1dcache_u.REFILL_HSK.d } = 16'1011000010010000
    Analyzing resource sharing with $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134 ($shl):
      Found 1 activation_patterns using ctrl signal { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y } = 4'0001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y = 1'1
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y \l1dcache_u.REFILL_HSK.d } = 7'1000011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y \l1dcache_u.REFILL_HSK.d } = 6'100011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y \l1dcache_u.REFILL_HSK.d } = 5'10011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y \l1dcache_u.REFILL_HSK.d } = 4'1011
      Activation pattern for cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134: { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] } = 2'11
      Size of SAT problem: 0 cells, 923 variables, 2272 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y \l1dcache_u.REFILL_HSK.d $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] } = 13'1000100000111
    Analyzing resource sharing with $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133 ($shl):
      Found 1 activation_patterns using ctrl signal { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y } = 4'0001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y = 1'1
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y \l1dcache_u.REFILL_HSK.d } = 7'1000011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y \l1dcache_u.REFILL_HSK.d } = 6'100011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y \l1dcache_u.REFILL_HSK.d } = 5'10011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12112: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y \l1dcache_u.REFILL_HSK.d } = 4'1011
      Activation pattern for cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133: { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] } = 2'10
      Size of SAT problem: 0 cells, 923 variables, 2272 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:589$5242_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:603$5293_Y \l1dcache_u.REFILL_HSK.d $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] } = 13'1000100000110
  Analyzing resource sharing options for $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:601$5287 ($shl):
    Found 1 activation_patterns using ctrl signal { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y }.
    Found 5 candidates: $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:600$5283 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:588$5239 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:587$5234 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:586$5229
    Analyzing resource sharing with $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:600$5283 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y.
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:601$5287: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:600$5283: $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y = 1'1
      Size of SAT problem: 0 cells, 767 variables, 1804 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:600$5283: $auto$share.cc:977:make_cell_activation_logic$12115
      New cell: $auto$share.cc:667:make_supercell$12122 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$12122 ($shl):
    Found 2 activation_patterns using ctrl signal { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y }.
    Found 4 candidates: $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:588$5239 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:587$5234 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:586$5229
    Analyzing resource sharing with $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291 ($shl):
      Found 1 activation_patterns using ctrl signal { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$12122: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Activation pattern for cell $auto$share.cc:667:make_supercell$12122: $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y = 1'1
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Size of SAT problem: 0 cells, 790 variables, 1871 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $auto$share.cc:667:make_supercell$12122: $auto$share.cc:987:make_cell_activation_logic$12128
      New cell: $auto$share.cc:667:make_supercell$12135 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$12135 ($shl):
    Found 3 activation_patterns using ctrl signal { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y }.
    Found 5 candidates: $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:588$5239 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:587$5234 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133
    Analyzing resource sharing with $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:588$5239 ($shl):
      Found 1 activation_patterns using ctrl signal { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y \l1dcache_u.REFILL_HSK.d }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$12135: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Activation pattern for cell $auto$share.cc:667:make_supercell$12135: $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y = 1'1
      Activation pattern for cell $auto$share.cc:667:make_supercell$12135: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:588$5239: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y \l1dcache_u.REFILL_HSK.d } = 6'100011
      Size of SAT problem: 0 cells, 850 variables, 2034 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $auto$share.cc:667:make_supercell$12135: $auto$share.cc:987:make_cell_activation_logic$12142
      New cell: $auto$share.cc:667:make_supercell$12149 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$12149 ($shl):
    Found 4 activation_patterns using ctrl signal { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y \l1dcache_u.REFILL_HSK.d }.
    Found 4 candidates: $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:587$5234 $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133
    Analyzing resource sharing with $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:587$5234 ($shl):
      Found 1 activation_patterns using ctrl signal { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y \l1dcache_u.REFILL_HSK.d }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$12149: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Activation pattern for cell $auto$share.cc:667:make_supercell$12149: $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y = 1'1
      Activation pattern for cell $auto$share.cc:667:make_supercell$12149: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12149: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y \l1dcache_u.REFILL_HSK.d } = 6'100011
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:587$5234: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y \l1dcache_u.REFILL_HSK.d } = 5'10011
      Size of SAT problem: 0 cells, 864 variables, 2085 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:587$5234: $auto$share.cc:977:make_cell_activation_logic$12152
      New cell: $auto$share.cc:667:make_supercell$12159 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$12159 ($shl):
    Found 5 activation_patterns using ctrl signal { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y \l1dcache_u.REFILL_HSK.d }.
    Found 3 candidates: $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133
    Analyzing resource sharing with $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858 ($shl):
      Found 4 activation_patterns using ctrl signal { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:255$4844_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:256$4848_Y \l1dcache_u.REFILL_HSK.d }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$12159: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Activation pattern for cell $auto$share.cc:667:make_supercell$12159: $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y = 1'1
      Activation pattern for cell $auto$share.cc:667:make_supercell$12159: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12159: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y \l1dcache_u.REFILL_HSK.d } = 6'100011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12159: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y \l1dcache_u.REFILL_HSK.d } = 5'10011
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y \l1dcache_u.REFILL_HSK.d } = 4'0110
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y \l1dcache_u.REFILL_HSK.d } = 5'01010
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:255$4844_Y \l1dcache_u.REFILL_HSK.d } = 6'010010
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:255$4844_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:256$4848_Y \l1dcache_u.REFILL_HSK.d } = 7'0100010
      Size of SAT problem: 0 cells, 975 variables, 2400 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:255$4844_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:256$4848_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y \l1dcache_u.REFILL_HSK.d } = 14'10110000100010
    Analyzing resource sharing with $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134 ($shl):
      Found 1 activation_patterns using ctrl signal { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$12159: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Activation pattern for cell $auto$share.cc:667:make_supercell$12159: $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y = 1'1
      Activation pattern for cell $auto$share.cc:667:make_supercell$12159: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12159: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y \l1dcache_u.REFILL_HSK.d } = 6'100011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12159: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y \l1dcache_u.REFILL_HSK.d } = 5'10011
      Activation pattern for cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134: { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] } = 2'11
      Size of SAT problem: 0 cells, 882 variables, 2131 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y \l1dcache_u.REFILL_HSK.d $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] } = 11'10010000111
    Analyzing resource sharing with $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133 ($shl):
      Found 1 activation_patterns using ctrl signal { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$12159: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y } = 2'01
      Activation pattern for cell $auto$share.cc:667:make_supercell$12159: $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y = 1'1
      Activation pattern for cell $auto$share.cc:667:make_supercell$12159: { $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y } = 3'001
      Activation pattern for cell $auto$share.cc:667:make_supercell$12159: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y \l1dcache_u.REFILL_HSK.d } = 6'100011
      Activation pattern for cell $auto$share.cc:667:make_supercell$12159: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y \l1dcache_u.REFILL_HSK.d } = 5'10011
      Activation pattern for cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133: { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] } = 2'10
      Size of SAT problem: 0 cells, 882 variables, 2131 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:587$5232_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:588$5237_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:600$5281_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:601$5285_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:602$5289_Y \l1dcache_u.REFILL_HSK.d $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] } = 11'10010000110
  Analyzing resource sharing options for $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:586$5229 ($shl):
    Found 1 activation_patterns using ctrl signal { \l1dcache_u.mshr_opcode \l1dcache_u.reset $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:586$5227_Y \l1dcache_u.REFILL_HSK.d }.
    No candidates found.
  Analyzing resource sharing options for $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858 ($shl):
    Found 4 activation_patterns using ctrl signal { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:255$4844_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:256$4848_Y \l1dcache_u.REFILL_HSK.d }.
    Found 2 candidates: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134 $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133
    Analyzing resource sharing with $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134 ($shl):
      Found 1 activation_patterns using ctrl signal { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] }.
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y \l1dcache_u.REFILL_HSK.d } = 4'0110
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y \l1dcache_u.REFILL_HSK.d } = 5'01010
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:255$4844_Y \l1dcache_u.REFILL_HSK.d } = 6'010010
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:255$4844_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:256$4848_Y \l1dcache_u.REFILL_HSK.d } = 7'0100010
      Activation pattern for cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134: { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] } = 2'11
      Size of SAT problem: 0 cells, 203 variables, 551 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:255$4844_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:256$4848_Y \l1dcache_u.REFILL_HSK.d $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] } = 9'011000011
    Analyzing resource sharing with $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133 ($shl):
      Found 1 activation_patterns using ctrl signal { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] }.
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y \l1dcache_u.REFILL_HSK.d } = 4'0110
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y \l1dcache_u.REFILL_HSK.d } = 5'01010
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:255$4844_Y \l1dcache_u.REFILL_HSK.d } = 6'010010
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:259$4858: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:255$4844_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:256$4848_Y \l1dcache_u.REFILL_HSK.d } = 7'0100010
      Activation pattern for cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133: { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] } = 2'10
      Size of SAT problem: 0 cells, 203 variables, 551 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:255$4844_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:256$4848_Y \l1dcache_u.REFILL_HSK.d $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] } = 9'011000010
  Analyzing resource sharing options for $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:256$4849 ($shl):
    Found 1 activation_patterns using ctrl signal { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:255$4844_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:256$4848_Y \l1dcache_u.REFILL_HSK.d }.
    Found 1 candidates: $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:255$4845
    Analyzing resource sharing with $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:255$4845 ($shl):
      Found 1 activation_patterns using ctrl signal { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:255$4844_Y \l1dcache_u.REFILL_HSK.d }.
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:256$4849: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:255$4844_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:256$4848_Y \l1dcache_u.REFILL_HSK.d } = 7'0100010
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:255$4845: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:255$4844_Y \l1dcache_u.REFILL_HSK.d } = 6'010010
      Size of SAT problem: 0 cells, 174 variables, 459 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:255$4845: $auto$share.cc:977:make_cell_activation_logic$12162
      New cell: $auto$share.cc:667:make_supercell$12169 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$12169 ($shl):
    Found 2 activation_patterns using ctrl signal { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:255$4844_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:256$4848_Y \l1dcache_u.REFILL_HSK.d }.
    No candidates found.
  Analyzing resource sharing options for $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:254$4841 ($shl):
    Found 1 activation_patterns using ctrl signal { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y \l1dcache_u.REFILL_HSK.d }.
    Found 1 candidates: $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:253$4837
    Analyzing resource sharing with $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:253$4837 ($shl):
      Found 1 activation_patterns using ctrl signal { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y \l1dcache_u.REFILL_HSK.d }.
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:254$4841: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y \l1dcache_u.REFILL_HSK.d } = 5'01010
      Activation pattern for cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:253$4837: { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y \l1dcache_u.REFILL_HSK.d } = 4'0110
      Size of SAT problem: 0 cells, 142 variables, 363 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:253$4837: $auto$share.cc:977:make_cell_activation_logic$12172
      New cell: $auto$share.cc:667:make_supercell$12179 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$12179 ($shl):
    Found 2 activation_patterns using ctrl signal { \l1dcache_u.reset $flatten\l1dcache_u.$and$/openlane/designs/hehe/src/cache/l1dcache.v:239$4805_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:253$4836_Y $flatten\l1dcache_u.$logic_and$/openlane/designs/hehe/src/cache/l1dcache.v:254$4840_Y \l1dcache_u.REFILL_HSK.d }.
    No candidates found.
  Analyzing resource sharing options for $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$memrd$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:62$3166 ($memrd):
    Found 2 activation_patterns using ctrl signal { $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$logic_and$/openlane/designs/hehe/src/core_empty/units/gshare.v:72$3176_Y $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$logic_and$/openlane/designs/hehe/src/core_empty/units/gshare.v:61$3149_Y }.
    Found 1 candidates: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$memrd$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:41$3196
    Analyzing resource sharing with $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$memrd$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:41$3196 ($memrd):
      Found 1 activation_patterns using ctrl signal { \core_u.global_trapped \core_u.hehe_frontend.frontend_fetch.branch_predict_wrong \core_u.hehe_backend.backend_rcu.mret_ctrl }.
      Forbidden control signals for this pair of cells: { $auto$opt_reduce.cc:134:opt_pmux$11529 $auto$opt_reduce.cc:134:opt_pmux$11531 $auto$opt_reduce.cc:134:opt_pmux$11533 $auto$opt_reduce.cc:134:opt_pmux$11535 $flatten\core_u.\hehe_frontend.\frontend_fetch.$logic_and$/openlane/designs/hehe/src/core_empty/units/fetch.v:106$565_Y $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5935_CMP $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5934_CMP $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5933_CMP $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$procmux$5932_CMP }
      Activation pattern for cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$memrd$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:62$3166: $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$logic_and$/openlane/designs/hehe/src/core_empty/units/gshare.v:61$3149_Y = 1'1
      Activation pattern for cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$memrd$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:62$3166: { $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$logic_and$/openlane/designs/hehe/src/core_empty/units/gshare.v:72$3176_Y $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$logic_and$/openlane/designs/hehe/src/core_empty/units/gshare.v:61$3149_Y } = 2'10
      Activation pattern for cell $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$memrd$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:41$3196: { \core_u.global_trapped \core_u.hehe_frontend.frontend_fetch.branch_predict_wrong \core_u.hehe_backend.backend_rcu.mret_ctrl } = 3'000
      Size of SAT problem: 0 cells, 1110 variables, 2702 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \core_u.global_trapped \core_u.hehe_frontend.frontend_fetch.branch_predict_wrong $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$logic_and$/openlane/designs/hehe/src/core_empty/units/gshare.v:72$3176_Y $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$logic_and$/openlane/designs/hehe/src/core_empty/units/gshare.v:61$3149_Y \core_u.hehe_backend.backend_rcu.mret_ctrl } = 5'00100
  Analyzing resource sharing options for $flatten\core_u.\hehe_frontend.\frontend_fetch.\gshare_u.$memrd$\PHT$/openlane/designs/hehe/src/core_empty/units/gshare.v:41$3196 ($memrd):
    Found 1 activation_patterns using ctrl signal { \core_u.global_trapped \core_u.hehe_frontend.frontend_fetch.branch_predict_wrong \core_u.hehe_backend.backend_rcu.mret_ctrl }.
    No candidates found.
  Analyzing resource sharing options for $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$memrd$\registers$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:43$3495 ($memrd):
    Cell is always active. Therefore no sharing is possible.
  Analyzing resource sharing options for $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$memrd$\fifo_queue$/openlane/designs/hehe/src/core_empty/units/fifo.v:44$3844 ($memrd):
    Found 2 activation_patterns using ctrl signal { \core_u.hehe_frontend.frontend_decode.uses_rd \core_u.hehe_backend.backend_rcu.rob_wr_ready $flatten\core_u.\hehe_backend.\backend_rcu.$and$/openlane/designs/hehe/src/core_empty/units/rcu.v:448$4644_Y \core_u.hehe_backend.backend_rcu.free_list.rd_en \core_u.hehe_backend.backend_rcu.cm_rob_counter.cnt_reset \reset }.
    No candidates found.
  Analyzing resource sharing options for $flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rob_rd$/openlane/designs/hehe/src/core_empty/units/rcu.v:271$4279 ($memrd):
    Found 1 activation_patterns using ctrl signal \core_u.hehe_backend.backend_rcu.rob_cm_valid.
    No candidates found.
  Analyzing resource sharing options for $flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rob_prd$/openlane/designs/hehe/src/core_empty/units/rcu.v:267$4278 ($memrd):
    Found 1 activation_patterns using ctrl signal \core_u.hehe_backend.backend_rcu.rob_cm_valid.
    No candidates found.
  Analyzing resource sharing options for $flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rob_op_basic$/openlane/designs/hehe/src/core_empty/units/rcu.v:177$4756 ($memrd):
    Found 2 activation_patterns using ctrl signal { \core_u.global_trapped \core_u.back2csr_wr_valid $flatten\core_u.\hehe_csr.$procmux$7781_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rob_ecause$/openlane/designs/hehe/src/core_empty/units/rcu.v:393$4538 ($memrd):
    Found 2 activation_patterns using ctrl signal { \core_u.global_trapped \core_u.back2csr_wr_valid \core_u.hehe_excp.eip \core_u.hehe_excp.tip \core_u.hehe_excp.sip \core_u.hehe_excp.rob_cm_exp $flatten\core_u.\hehe_csr.$procmux$7756_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4679 ($memrd):
    Found 1 activation_patterns using ctrl signal { \core_u.hehe_frontend.frontend_decode.uses_rd \core_u.hehe_backend.backend_rcu.rob_wr_ready \reset }.
    Found 2 candidates: $flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4619 $flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4589
    Analyzing resource sharing with $flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4619 ($memrd):
      Found 1 activation_patterns using ctrl signal { \core_u.hehe_frontend.frontend_decode.uses_rs2 \core_u.hehe_backend.backend_rcu.rob_wr_ready \reset }.
      Activation pattern for cell $flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4679: { \core_u.hehe_frontend.frontend_decode.uses_rd \core_u.hehe_backend.backend_rcu.rob_wr_ready \reset } = 3'110
      Activation pattern for cell $flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4619: { \core_u.hehe_frontend.frontend_decode.uses_rs2 \core_u.hehe_backend.backend_rcu.rob_wr_ready \reset } = 3'110
      Size of SAT problem: 0 cells, 322 variables, 819 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \core_u.hehe_frontend.frontend_decode.uses_rs2 \core_u.hehe_frontend.frontend_decode.uses_rd \core_u.hehe_backend.backend_rcu.rob_wr_ready \reset } = 4'1110
    Analyzing resource sharing with $flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4589 ($memrd):
      Found 1 activation_patterns using ctrl signal { \core_u.hehe_frontend.frontend_decode.uses_rs1 \core_u.hehe_backend.backend_rcu.rob_wr_ready \reset }.
      Activation pattern for cell $flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:464$4679: { \core_u.hehe_frontend.frontend_decode.uses_rd \core_u.hehe_backend.backend_rcu.rob_wr_ready \reset } = 3'110
      Activation pattern for cell $flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4589: { \core_u.hehe_frontend.frontend_decode.uses_rs1 \core_u.hehe_backend.backend_rcu.rob_wr_ready \reset } = 3'110
      Size of SAT problem: 0 cells, 322 variables, 819 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \core_u.hehe_frontend.frontend_decode.uses_rs1 \core_u.hehe_frontend.frontend_decode.uses_rd \core_u.hehe_backend.backend_rcu.rob_wr_ready \reset } = 4'1110
  Analyzing resource sharing options for $flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4619 ($memrd):
    Found 1 activation_patterns using ctrl signal { \core_u.hehe_frontend.frontend_decode.uses_rs2 \core_u.hehe_backend.backend_rcu.rob_wr_ready \reset }.
    Found 1 candidates: $flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4589
    Analyzing resource sharing with $flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4589 ($memrd):
      Found 1 activation_patterns using ctrl signal { \core_u.hehe_frontend.frontend_decode.uses_rs1 \core_u.hehe_backend.backend_rcu.rob_wr_ready \reset }.
      Activation pattern for cell $flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:434$4619: { \core_u.hehe_frontend.frontend_decode.uses_rs2 \core_u.hehe_backend.backend_rcu.rob_wr_ready \reset } = 3'110
      Activation pattern for cell $flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4589: { \core_u.hehe_frontend.frontend_decode.uses_rs1 \core_u.hehe_backend.backend_rcu.rob_wr_ready \reset } = 3'110
      Size of SAT problem: 0 cells, 322 variables, 819 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \core_u.hehe_frontend.frontend_decode.uses_rs1 \core_u.hehe_frontend.frontend_decode.uses_rs2 \core_u.hehe_backend.backend_rcu.rob_wr_ready \reset } = 4'1110
  Analyzing resource sharing options for $flatten\core_u.\hehe_backend.\backend_rcu.$memrd$\rename_reg$/openlane/designs/hehe/src/core_empty/units/rcu.v:419$4589 ($memrd):
    Found 1 activation_patterns using ctrl signal { \core_u.hehe_frontend.frontend_decode.uses_rs1 \core_u.hehe_backend.backend_rcu.rob_wr_ready \reset }.
    No candidates found.
  Analyzing resource sharing options for $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$sshr$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1141 ($sshr):
    Found 1 activation_patterns using ctrl signal { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6568_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] }.
    Found 1 candidates: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$sshr$/openlane/designs/hehe/src/core_empty/units/new_alu.v:122$1139
    Analyzing resource sharing with $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$sshr$/openlane/designs/hehe/src/core_empty/units/new_alu.v:122$1139 ($sshr):
      Found 1 activation_patterns using ctrl signal { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6568_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] }.
      Activation pattern for cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$sshr$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1141: { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6568_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] } = 2'11
      Activation pattern for cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$sshr$/openlane/designs/hehe/src/core_empty/units/new_alu.v:122$1139: { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6568_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] } = 2'10
      Size of SAT problem: 0 cells, 29 variables, 72 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$sshr$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1141: $auto$share.cc:977:make_cell_activation_logic$12182
      New cell: $auto$share.cc:667:make_supercell$12189 ($sshr)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$12189 ($sshr):
    Found 1 activation_patterns using ctrl signal $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6568_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134 ($shl):
    Found 1 activation_patterns using ctrl signal { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] }.
    Found 1 candidates: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133
    Analyzing resource sharing with $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133 ($shl):
      Found 1 activation_patterns using ctrl signal { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] }.
      Activation pattern for cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134: { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] } = 2'11
      Activation pattern for cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133: { $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [0] } = 2'10
      Size of SAT problem: 0 cells, 29 variables, 72 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134: $auto$share.cc:977:make_cell_activation_logic$12192
      New cell: $auto$share.cc:667:make_supercell$12199 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$12199 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6574_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$memrd$\load_data_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:90$122 ($memrd):
    Found 1 activation_patterns using ctrl signal { \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.resp_bypass \core_u.hehe_backend.backend_new_fu.fu_lsu.load_data_valid_o $flatten\core_u.\hehe_backend.\backend_rcu.\phy_reg.$eq$/openlane/designs/hehe/src/core_empty/units/physical_regfile.v:66$3593_Y \reset }.
    No candidates found.
Removing 30 cells in module hehe:
  Removing cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:110$1133 ($shl).
  Removing cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$shl$/openlane/designs/hehe/src/core_empty/units/new_alu.v:111$1134 ($shl).
  Removing cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$sshr$/openlane/designs/hehe/src/core_empty/units/new_alu.v:122$1139 ($sshr).
  Removing cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$sshr$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1141 ($sshr).
  Removing cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:253$4837 ($shl).
  Removing cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:254$4841 ($shl).
  Removing cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:255$4845 ($shl).
  Removing cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:256$4849 ($shl).
  Removing cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:587$5234 ($shl).
  Removing cell $auto$share.cc:667:make_supercell$12149 ($shl).
  Removing cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:588$5239 ($shl).
  Removing cell $auto$share.cc:667:make_supercell$12135 ($shl).
  Removing cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:602$5291 ($shl).
  Removing cell $auto$share.cc:667:make_supercell$12122 ($shl).
  Removing cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:600$5283 ($shl).
  Removing cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:601$5287 ($shl).
  Removing cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:593$5254 ($shl).
  Removing cell $auto$share.cc:667:make_supercell$12102 ($shl).
  Removing cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:594$5261 ($shl).
  Removing cell $auto$share.cc:667:make_supercell$12092 ($shl).
  Removing cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:595$5268 ($shl).
  Removing cell $auto$share.cc:667:make_supercell$12082 ($shl).
  Removing cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:596$5274 ($shl).
  Removing cell $auto$share.cc:667:make_supercell$12072 ($shl).
  Removing cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:607$5305 ($shl).
  Removing cell $auto$share.cc:667:make_supercell$12062 ($shl).
  Removing cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:608$5311 ($shl).
  Removing cell $auto$share.cc:667:make_supercell$12052 ($shl).
  Removing cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:609$5317 ($shl).
  Removing cell $flatten\l1dcache_u.$shl$/openlane/designs/hehe/src/cache/l1dcache.v:610$5322 ($shl).

37.15. Executing OPT pass (performing simple optimizations).

37.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hehe.
<suppressed ~15 debug messages>

37.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hehe'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

37.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hehe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~295 debug messages>

37.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hehe.
Performed a total of 0 changes.

37.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hehe'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

37.15.6. Executing OPT_DFF pass (perform DFF optimizations).

37.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hehe..
Removed 3 unused cells and 54 unused wires.
<suppressed ~24 debug messages>

37.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hehe.

37.15.9. Rerunning OPT passes. (Maybe there is more to do..)

37.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hehe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~296 debug messages>

37.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hehe.
Performed a total of 0 changes.

37.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hehe'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

37.15.13. Executing OPT_DFF pass (perform DFF optimizations).

37.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hehe..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

37.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hehe.

37.15.16. Rerunning OPT passes. (Maybe there is more to do..)

37.15.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hehe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~296 debug messages>

37.15.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hehe.
Performed a total of 0 changes.

37.15.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hehe'.
Removed a total of 0 cells.

37.15.20. Executing OPT_DFF pass (perform DFF optimizations).

37.15.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hehe..

37.15.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hehe.

37.15.23. Finished OPT passes. (There is nothing left to do.)

37.16. Executing MEMORY pass.

37.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 204 transformations.

37.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 3161 transformations.

37.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_data_queue write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_data_queue write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_data_queue write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue write port 5.
  Analyzing hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue write port 6.
  Analyzing hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 5.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 6.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 7.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 8.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 9.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 10.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 11.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 12.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 13.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 14.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 15.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 16.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 17.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 18.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 19.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 20.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 21.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 22.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 23.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 24.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 25.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 26.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 27.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 28.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 29.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 30.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 31.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 32.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 33.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 34.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue write port 35.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 5.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 6.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 7.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 8.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 9.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 10.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 11.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 12.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 13.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 14.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 15.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 16.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 17.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 18.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 19.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 20.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 21.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 22.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 23.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 24.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 25.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 26.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 27.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 28.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 29.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 30.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 31.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 32.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 33.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 34.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 35.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 36.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers write port 37.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 5.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 6.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 7.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 8.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 9.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 10.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 11.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 12.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 13.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 14.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 15.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 16.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 17.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 18.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 19.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 20.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 21.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 22.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 23.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 24.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 25.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 26.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 27.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 28.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 29.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 30.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 31.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 32.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 33.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 34.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 35.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 36.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 37.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p write port 38.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 5.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 6.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 7.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 8.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 9.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 10.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 11.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 12.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 13.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 14.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 15.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 16.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 17.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 18.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 19.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 20.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 21.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 22.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 23.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 24.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 25.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 26.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 27.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 28.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 29.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 30.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 31.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 32.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 33.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 34.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 35.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 36.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg write port 37.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 5.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 6.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 7.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 8.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 9.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 10.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 11.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 12.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 13.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 14.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 15.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 16.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 17.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 18.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 19.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 20.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 21.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 22.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 23.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 24.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 25.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 26.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 27.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 28.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 29.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 30.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 31.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup write port 32.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_commited write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_commited write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_commited write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_commited write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_commited write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_commited write port 5.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_ecause write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_ecause write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_ecause write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_ecause write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_ecause write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_ecause write port 5.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_ecause write port 6.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_exp write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_exp write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_exp write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_exp write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_exp write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_exp write port 5.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_exp write port 6.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_finish write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_finish write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_finish write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_finish write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_finish write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_finish write port 5.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_finish write port 6.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_finish write port 7.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_issued_uncommited write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_issued_uncommited write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_issued_uncommited write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_issued_uncommited write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_issued_uncommited write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_issued_uncommited write port 5.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_lprd write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_lprd write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_lprd write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_lprd write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_lprd write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_lprd write port 5.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_alu write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_alu write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_alu write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_alu write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_alu write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_basic write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_basic write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_basic write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_basic write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_basic write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_bran_exp write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_bran_exp write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_bran_exp write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_bran_exp write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_bran_exp write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_csr write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_csr write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_csr write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_csr write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_csr write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_fence write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_fence write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_fence write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_fence write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_fence write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_lsu write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_lsu write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_lsu write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_lsu write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_op_lsu write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_prd write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_prd write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_prd write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_prd write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_prd write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_prd write port 5.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_prs1 write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_prs1 write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_prs1 write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_prs1 write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_prs1 write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_prs1 write port 5.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_prs2 write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_prs2 write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_prs2 write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_prs2 write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_prs2 write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_prs2 write port 5.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_rd write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_rd write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_rd write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_rd write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_rd write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_rd write port 5.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_used write port 0.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_used write port 1.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_used write port 2.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_used write port 3.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_used write port 4.
  Analyzing hehe.core_u.hehe_backend.backend_rcu.rob_used write port 5.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc write port 0.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc write port 1.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc write port 2.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc write port 3.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc write port 4.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc write port 0.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc write port 1.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc write port 2.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc write port 3.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc write port 4.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc write port 5.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc write port 6.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc write port 7.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc write port 8.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue write port 0.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue write port 1.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue write port 2.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue write port 3.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue write port 4.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue write port 5.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue write port 6.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue write port 7.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue write port 8.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue write port 9.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue write port 10.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue write port 11.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue write port 12.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue write port 13.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue write port 14.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue write port 15.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue write port 16.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 0.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 1.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 2.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 3.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 4.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 5.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 6.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 7.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 8.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 9.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 10.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 11.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 12.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 13.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 14.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 15.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 16.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 17.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 18.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 19.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 20.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 21.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 22.
  Analyzing hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT write port 23.

37.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

37.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_data_queue'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue'[1] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue'[2] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.free_list.fifo_queue'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.phy_reg.registers'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.phy_reg.registers'[1] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.phy_reg.registers_p'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.phy_reg.registers_p'[1] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rename_reg'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rename_reg'[1] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rename_reg'[2] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rename_reg_backup'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rename_reg_backup'[1] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rename_reg_backup'[2] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rename_reg_backup'[3] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rename_reg_backup'[4] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_commited'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_ecause'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_exp'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_exp'[1] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_finish'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_issued_uncommited'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_lprd'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_op_alu'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_op_basic'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_op_basic'[1] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_op_bran_exp'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_op_bran_exp'[1] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_op_csr'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_op_fence'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_op_lsu'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_prd'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_prd'[1] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_prs1'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_prs2'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_rd'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_used'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_used'[1] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_backend.backend_rcu.rob_used'[2] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc'[1] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc'[2] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc'[3] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc'[1] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc'[2] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc'[3] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT'[0] in module `\hehe': no output FF found.
Checking read port `\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT'[1] in module `\hehe': no output FF found.
Checking read port address `\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_data_queue'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue'[1] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue'[2] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.free_list.fifo_queue'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.phy_reg.registers'[0] in module `\hehe': no address FF found.
Checking read port address `\core_u.hehe_backend.backend_rcu.phy_reg.registers'[1] in module `\hehe': no address FF found.
Checking read port address `\core_u.hehe_backend.backend_rcu.phy_reg.registers_p'[0] in module `\hehe': no address FF found.
Checking read port address `\core_u.hehe_backend.backend_rcu.phy_reg.registers_p'[1] in module `\hehe': no address FF found.
Checking read port address `\core_u.hehe_backend.backend_rcu.rename_reg'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rename_reg'[1] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rename_reg'[2] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rename_reg_backup'[0] in module `\hehe': no address FF found.
Checking read port address `\core_u.hehe_backend.backend_rcu.rename_reg_backup'[1] in module `\hehe': no address FF found.
Checking read port address `\core_u.hehe_backend.backend_rcu.rename_reg_backup'[2] in module `\hehe': no address FF found.
Checking read port address `\core_u.hehe_backend.backend_rcu.rename_reg_backup'[3] in module `\hehe': no address FF found.
Checking read port address `\core_u.hehe_backend.backend_rcu.rename_reg_backup'[4] in module `\hehe': no address FF found.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_commited'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_ecause'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_exp'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_exp'[1] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_finish'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_issued_uncommited'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_lprd'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_op_alu'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_op_basic'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_op_basic'[1] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_op_bran_exp'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_op_bran_exp'[1] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_op_csr'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_op_fence'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_op_lsu'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_prd'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_prd'[1] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_prs1'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_prs2'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_rd'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_used'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_used'[1] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_backend.backend_rcu.rob_used'[2] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc'[0] in module `\hehe': no address FF found.
Checking read port address `\core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc'[1] in module `\hehe': no address FF found.
Checking read port address `\core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc'[2] in module `\hehe': no address FF found.
Checking read port address `\core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc'[3] in module `\hehe': no address FF found.
Checking read port address `\core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc'[0] in module `\hehe': no address FF found.
Checking read port address `\core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc'[1] in module `\hehe': no address FF found.
Checking read port address `\core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc'[2] in module `\hehe': no address FF found.
Checking read port address `\core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc'[3] in module `\hehe': no address FF found.
Checking read port address `\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue'[0] in module `\hehe': merged address FF to cell.
Checking read port address `\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT'[0] in module `\hehe': no address FF found.
Checking read port address `\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT'[1] in module `\hehe': no address FF found.

37.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hehe..

37.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_data_queue by address:
  Merging ports 0, 1 (address 1'0).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_data_queue by address:
Consolidating read ports of memory hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue by address:
  Merging ports 0, 1 (address 1'0).
  Merging ports 3, 4 (address \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.queue_req_cnt.cnt_r).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue by address:
  Merging ports 0, 1 (address 1'0).
  Merging ports 2, 3 (address \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.queue_tail_cnt.cnt_r).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue by address:
  Merging ports 0, 1 (address 6'000000).
  Merging ports 0, 2 (address 6'000000).
  Merging ports 0, 3 (address 6'000000).
  Merging ports 0, 4 (address 6'000000).
  Merging ports 0, 5 (address 6'000000).
  Merging ports 0, 6 (address 6'000000).
  Merging ports 0, 7 (address 6'000000).
  Merging ports 0, 8 (address 6'000000).
  Merging ports 0, 9 (address 6'000000).
  Merging ports 0, 10 (address 6'000000).
  Merging ports 0, 11 (address 6'000000).
  Merging ports 0, 12 (address 6'000000).
  Merging ports 0, 13 (address 6'000000).
  Merging ports 0, 14 (address 6'000000).
  Merging ports 0, 15 (address 6'000000).
  Merging ports 0, 16 (address 6'000000).
  Merging ports 0, 17 (address 6'000000).
  Merging ports 0, 18 (address 6'000000).
  Merging ports 0, 19 (address 6'000000).
  Merging ports 0, 20 (address 6'000000).
  Merging ports 0, 21 (address 6'000000).
  Merging ports 0, 22 (address 6'000000).
  Merging ports 0, 23 (address 6'000000).
  Merging ports 0, 24 (address 6'000000).
  Merging ports 0, 25 (address 6'000000).
  Merging ports 0, 26 (address 6'000000).
  Merging ports 0, 27 (address 6'000000).
  Merging ports 0, 28 (address 6'000000).
  Merging ports 0, 29 (address 6'000000).
  Merging ports 0, 30 (address 6'000000).
  Merging ports 0, 31 (address 6'000000).
  Merging ports 0, 32 (address 6'000000).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue by address:
Consolidating read ports of memory hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers by address:
  Merging ports 0, 1 (address 6'000000).
  Merging ports 0, 2 (address 6'000000).
  Merging ports 0, 3 (address 6'000000).
  Merging ports 0, 4 (address 6'000000).
  Merging ports 0, 5 (address 6'000000).
  Merging ports 0, 6 (address 6'000000).
  Merging ports 0, 7 (address 6'000000).
  Merging ports 0, 8 (address 6'000000).
  Merging ports 0, 9 (address 6'000000).
  Merging ports 0, 10 (address 6'000000).
  Merging ports 0, 11 (address 6'000000).
  Merging ports 0, 12 (address 6'000000).
  Merging ports 0, 13 (address 6'000000).
  Merging ports 0, 14 (address 6'000000).
  Merging ports 0, 15 (address 6'000000).
  Merging ports 0, 16 (address 6'000000).
  Merging ports 0, 17 (address 6'000000).
  Merging ports 0, 18 (address 6'000000).
  Merging ports 0, 19 (address 6'000000).
  Merging ports 0, 20 (address 6'000000).
  Merging ports 0, 21 (address 6'000000).
  Merging ports 0, 22 (address 6'000000).
  Merging ports 0, 23 (address 6'000000).
  Merging ports 0, 24 (address 6'000000).
  Merging ports 0, 25 (address 6'000000).
  Merging ports 0, 26 (address 6'000000).
  Merging ports 0, 27 (address 6'000000).
  Merging ports 0, 28 (address 6'000000).
  Merging ports 0, 29 (address 6'000000).
  Merging ports 0, 30 (address 6'000000).
  Merging ports 0, 31 (address 6'000000).
  Merging ports 0, 32 (address 6'000000).
  Merging ports 34, 35 (address 6'100010).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers by address:
  Merging ports 1, 2 (address 6'100001).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers by address:
Consolidating read ports of memory hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p by address:
  Merging ports 0, 1 (address 6'000000).
  Merging ports 0, 2 (address 6'000000).
  Merging ports 0, 3 (address 6'000000).
  Merging ports 0, 4 (address 6'000000).
  Merging ports 0, 5 (address 6'000000).
  Merging ports 0, 6 (address 6'000000).
  Merging ports 0, 7 (address 6'000000).
  Merging ports 0, 8 (address 6'000000).
  Merging ports 0, 9 (address 6'000000).
  Merging ports 0, 10 (address 6'000000).
  Merging ports 0, 11 (address 6'000000).
  Merging ports 0, 12 (address 6'000000).
  Merging ports 0, 13 (address 6'000000).
  Merging ports 0, 14 (address 6'000000).
  Merging ports 0, 15 (address 6'000000).
  Merging ports 0, 16 (address 6'000000).
  Merging ports 0, 17 (address 6'000000).
  Merging ports 0, 18 (address 6'000000).
  Merging ports 0, 19 (address 6'000000).
  Merging ports 0, 20 (address 6'000000).
  Merging ports 0, 21 (address 6'000000).
  Merging ports 0, 22 (address 6'000000).
  Merging ports 0, 23 (address 6'000000).
  Merging ports 0, 24 (address 6'000000).
  Merging ports 0, 25 (address 6'000000).
  Merging ports 0, 26 (address 6'000000).
  Merging ports 0, 27 (address 6'000000).
  Merging ports 0, 28 (address 6'000000).
  Merging ports 0, 29 (address 6'000000).
  Merging ports 0, 30 (address 6'000000).
  Merging ports 0, 31 (address 6'000000).
  Merging ports 0, 32 (address 6'000000).
  Merging ports 34, 35 (address 6'100010).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p by address:
  Merging ports 1, 2 (address 6'100001).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p by address:
Consolidating read ports of memory hehe.core_u.hehe_backend.backend_rcu.rename_reg by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rename_reg by address:
  Merging ports 0, 1 (address 5'00000).
  Merging ports 0, 2 (address 5'00000).
  Merging ports 0, 3 (address 5'00000).
  Merging ports 0, 4 (address 5'00000).
  Merging ports 0, 5 (address 5'00000).
  Merging ports 0, 6 (address 5'00000).
  Merging ports 0, 7 (address 5'00000).
  Merging ports 0, 8 (address 5'00000).
  Merging ports 0, 9 (address 5'00000).
  Merging ports 0, 10 (address 5'00000).
  Merging ports 0, 11 (address 5'00000).
  Merging ports 0, 12 (address 5'00000).
  Merging ports 0, 13 (address 5'00000).
  Merging ports 0, 14 (address 5'00000).
  Merging ports 0, 15 (address 5'00000).
  Merging ports 0, 16 (address 5'00000).
  Merging ports 18, 19 (address 5'10010).
  Merging ports 20, 21 (address 5'10100).
  Merging ports 20, 22 (address 5'10100).
  Merging ports 20, 23 (address 5'10100).
  Merging ports 24, 25 (address 5'11000).
  Merging ports 24, 26 (address 5'11000).
  Merging ports 24, 27 (address 5'11000).
  Merging ports 24, 28 (address 5'11000).
  Merging ports 24, 29 (address 5'11000).
  Merging ports 24, 30 (address 5'11000).
  Merging ports 24, 31 (address 5'11000).
  Merging ports 32, 33 (address 5'00000).
  Merging ports 32, 34 (address 5'00000).
  Merging ports 32, 35 (address 5'00000).
  Merging ports 32, 36 (address 5'00000).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rename_reg by address:
  Merging ports 1, 2 (address 5'10001).
  Merging ports 1, 3 (address 5'10000).
  Merging ports 1, 4 (address 5'10000).
  Merging ports 1, 5 (address 5'10000).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rename_reg by address:
Consolidating read ports of memory hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup by address:
  Merging ports 1, 2 (address 5'00011).
  Merging ports 1, 3 (address 5'00010).
  Merging ports 1, 4 (address 5'00000).
Consolidating read ports of memory hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup by address:
  Merging ports 0, 1 (address 5'00100).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup by address:
  Merging ports 0, 1 (address 5'00000).
  Merging ports 0, 2 (address 5'00000).
  Merging ports 0, 3 (address 5'00000).
  Merging ports 0, 4 (address 5'00000).
  Merging ports 0, 5 (address 5'00000).
  Merging ports 0, 6 (address 5'00000).
  Merging ports 0, 7 (address 5'00000).
  Merging ports 0, 8 (address 5'00000).
  Merging ports 0, 9 (address 5'00000).
  Merging ports 0, 10 (address 5'00000).
  Merging ports 0, 11 (address 5'00000).
  Merging ports 0, 12 (address 5'00000).
  Merging ports 0, 13 (address 5'00000).
  Merging ports 0, 14 (address 5'00000).
  Merging ports 0, 15 (address 5'00000).
  Merging ports 0, 16 (address 5'00000).
  Merging ports 18, 19 (address 5'10010).
  Merging ports 20, 21 (address 5'10100).
  Merging ports 20, 22 (address 5'10100).
  Merging ports 20, 23 (address 5'10100).
  Merging ports 24, 25 (address 5'11000).
  Merging ports 24, 26 (address 5'11000).
  Merging ports 24, 27 (address 5'11000).
  Merging ports 24, 28 (address 5'11000).
  Merging ports 24, 29 (address 5'11000).
  Merging ports 24, 30 (address 5'11000).
  Merging ports 24, 31 (address 5'11000).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup by address:
  Merging ports 1, 2 (address 5'10001).
  Merging ports 1, 3 (address 5'10000).
  Merging ports 1, 4 (address 5'10000).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_commited by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_commited by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_ecause by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_ecause by address:
Consolidating read ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_exp by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_exp by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_exp by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_finish by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_finish by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_issued_uncommited by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_issued_uncommited by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_lprd by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
  Merging ports 4, 5 (address \core_u.hehe_backend.backend_rcu.wr_rob_counter.cnt_r).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_lprd by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_op_alu by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_op_alu by address:
Consolidating read ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_op_basic by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_op_basic by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_op_basic by address:
Consolidating read ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_op_bran_exp by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_op_bran_exp by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_op_bran_exp by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_op_csr by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_op_csr by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_op_fence by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_op_fence by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_op_lsu by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_op_lsu by address:
Consolidating read ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_prd by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_prd by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
  Merging ports 4, 5 (address \core_u.hehe_backend.backend_rcu.wr_rob_counter.cnt_r).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_prd by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_prs1 by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
  Merging ports 4, 5 (address \core_u.hehe_backend.backend_rcu.wr_rob_counter.cnt_r).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_prs1 by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_prs2 by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
  Merging ports 4, 5 (address \core_u.hehe_backend.backend_rcu.wr_rob_counter.cnt_r).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_prs2 by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_rd by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
  Merging ports 4, 5 (address \core_u.hehe_backend.backend_rcu.wr_rob_counter.cnt_r).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_rd by address:
Consolidating read ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_used by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_used by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_used by address:
Consolidating read ports of memory hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc by address:
  Merging ports 0, 1 (address 2'11).
  Merging ports 0, 2 (address 2'10).
Consolidating read ports of memory hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc by address:
Consolidating write ports of memory hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
Consolidating write ports of memory hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc by address:
Consolidating read ports of memory hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc by address:
  Merging ports 0, 1 (address 2'11).
  Merging ports 0, 2 (address 2'10).
Consolidating read ports of memory hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc by address:
Consolidating write ports of memory hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
  Merging ports 3, 6 (address 2'11).
  Merging ports 3, 7 (address 2'10).
  Merging ports 4, 5 (address 2'00).
Consolidating write ports of memory hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc by address:
  Merging ports 1, 2 (address 2'10).
Consolidating write ports of memory hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc by address:
Consolidating write ports of memory hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue by address:
  Merging ports 0, 1 (address 3'000).
  Merging ports 0, 2 (address 3'000).
  Merging ports 0, 3 (address 3'000).
  Merging ports 0, 4 (address 3'000).
  Merging ports 5, 12 (address 3'101).
  Merging ports 5, 13 (address 3'100).
  Merging ports 5, 14 (address 3'100).
  Merging ports 5, 15 (address 3'100).
  Merging ports 6, 7 (address 3'110).
  Merging ports 8, 9 (address 3'000).
  Merging ports 8, 10 (address 3'000).
  Merging ports 8, 11 (address 3'000).
Consolidating write ports of memory hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue by address:
  Merging ports 1, 2 (address 3'100).
  Merging ports 1, 3 (address 3'100).
Consolidating write ports of memory hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue by address:
Consolidating read ports of memory hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT by address:
Consolidating write ports of memory hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT by address:
  Merging ports 0, 1 (address 4'0000).
  Merging ports 0, 2 (address 4'0000).
  Merging ports 0, 3 (address 4'0000).
  Merging ports 0, 4 (address 4'0000).
  Merging ports 0, 5 (address 4'0000).
  Merging ports 0, 6 (address 4'0000).
  Merging ports 0, 7 (address 4'0000).
  Merging ports 0, 8 (address 4'0000).
  Merging ports 10, 11 (address 4'1010).
  Merging ports 12, 13 (address 4'1100).
  Merging ports 12, 14 (address 4'1100).
  Merging ports 12, 15 (address 4'1100).
  Merging ports 16, 17 (address \core_u.hehe_frontend.frontend_fetch.gshare_u.prev_idx).
  Merging ports 16, 18 (address \core_u.hehe_frontend.frontend_fetch.gshare_u.prev_idx).
  Merging ports 16, 19 (address \core_u.hehe_frontend.frontend_fetch.gshare_u.prev_idx).
  Merging ports 16, 20 (address \core_u.hehe_frontend.frontend_fetch.gshare_u.prev_idx).
  Merging ports 16, 21 (address \core_u.hehe_frontend.frontend_fetch.gshare_u.prev_idx).
  Merging ports 16, 22 (address \core_u.hehe_frontend.frontend_fetch.gshare_u.prev_idx).
  Merging ports 16, 23 (address \core_u.hehe_frontend.frontend_fetch.gshare_u.prev_idx).
Consolidating write ports of memory hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT by address:
  Merging ports 1, 2 (address 4'1001).
  Merging ports 1, 3 (address 4'1000).
Consolidating write ports of memory hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT by address:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_data_queue using sat-based resource sharing:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 52: ports 1, 2, 3, 4.
  Common input cone for all EN signals: 110 cells.
  Size of unconstrained SAT problem: 894 variables, 2178 clauses
  According to SAT solver sharing of port 1 with port 2 is not possible.
  According to SAT solver sharing of port 1 with port 3 is not possible.
  According to SAT solver sharing of port 1 with port 4 is not possible.
  According to SAT solver sharing of port 2 with port 3 is not possible.
  According to SAT solver sharing of port 2 with port 4 is not possible.
  According to SAT solver sharing of port 3 with port 4 is not possible.
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue using sat-based resource sharing:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 6: ports 1, 2, 3.
  Common input cone for all EN signals: 24 cells.
  Size of unconstrained SAT problem: 382 variables, 958 clauses
  According to SAT solver sharing of port 1 with port 2 is not possible.
  Merging port 3 into port 1.
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 64: ports 2, 3.
  Common input cone for all EN signals: 39 cells.
  Size of unconstrained SAT problem: 230 variables, 548 clauses
  According to SAT solver sharing of port 2 with port 3 is not possible.
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.phy_reg.registers_p using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 1: ports 2, 3, 4.
  Common input cone for all EN signals: 59 cells.
  Size of unconstrained SAT problem: 588 variables, 1449 clauses
  According to SAT solver sharing of port 2 with port 3 is not possible.
  According to SAT solver sharing of port 2 with port 4 is not possible.
  According to SAT solver sharing of port 3 with port 4 is not possible.
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rename_reg using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 192: ports 0, 1.
  Common input cone for all EN signals: 30 cells.
  Size of unconstrained SAT problem: 422 variables, 1042 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rename_reg_backup using sat-based resource sharing:
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_commited using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 1: ports 1, 2, 3.
  Common input cone for all EN signals: 28 cells.
  Size of unconstrained SAT problem: 405 variables, 1017 clauses
  Merging port 2 into port 1.
  According to SAT solver sharing of port 1 with port 3 is not possible.
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_ecause using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 4: ports 1, 2, 3, 4.
  Common input cone for all EN signals: 45 cells.
  Size of unconstrained SAT problem: 499 variables, 1242 clauses
  Merging port 2 into port 1.
  According to SAT solver sharing of port 1 with port 3 is not possible.
  According to SAT solver sharing of port 1 with port 4 is not possible.
  According to SAT solver sharing of port 3 with port 4 is not possible.
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_exp using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 1: ports 1, 2, 3, 4.
  Common input cone for all EN signals: 45 cells.
  Size of unconstrained SAT problem: 499 variables, 1242 clauses
  Merging port 2 into port 1.
  According to SAT solver sharing of port 1 with port 3 is not possible.
  According to SAT solver sharing of port 1 with port 4 is not possible.
  According to SAT solver sharing of port 3 with port 4 is not possible.
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_finish using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 1: ports 1, 2, 3, 4, 5.
  Common input cone for all EN signals: 70 cells.
  Size of unconstrained SAT problem: 659 variables, 1610 clauses
  Merging port 2 into port 1.
  According to SAT solver sharing of port 1 with port 3 is not possible.
  According to SAT solver sharing of port 1 with port 4 is not possible.
  According to SAT solver sharing of port 1 with port 5 is not possible.
  According to SAT solver sharing of port 3 with port 4 is not possible.
  According to SAT solver sharing of port 3 with port 5 is not possible.
  According to SAT solver sharing of port 4 with port 5 is not possible.
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_issued_uncommited using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 1: ports 1, 2, 3.
  Common input cone for all EN signals: 72 cells.
  Size of unconstrained SAT problem: 652 variables, 1585 clauses
  Merging port 2 into port 1.
  According to SAT solver sharing of port 1 with port 3 is not possible.
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_lprd using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 6: ports 1, 2.
  Common input cone for all EN signals: 20 cells.
  Size of unconstrained SAT problem: 350 variables, 887 clauses
  Merging port 2 into port 1.
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_op_alu using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 45: ports 1, 2.
  Common input cone for all EN signals: 15 cells.
  Size of unconstrained SAT problem: 319 variables, 807 clauses
  Merging port 2 into port 1.
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_op_basic using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 68: ports 1, 2.
  Common input cone for all EN signals: 15 cells.
  Size of unconstrained SAT problem: 319 variables, 807 clauses
  Merging port 2 into port 1.
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_op_bran_exp using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 4: ports 1, 2.
  Common input cone for all EN signals: 15 cells.
  Size of unconstrained SAT problem: 319 variables, 807 clauses
  Merging port 2 into port 1.
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_op_csr using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 80: ports 1, 2.
  Common input cone for all EN signals: 15 cells.
  Size of unconstrained SAT problem: 319 variables, 807 clauses
  Merging port 2 into port 1.
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_op_fence using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 1: ports 1, 2.
  Common input cone for all EN signals: 15 cells.
  Size of unconstrained SAT problem: 319 variables, 807 clauses
  Merging port 2 into port 1.
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_op_lsu using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 5: ports 1, 2.
  Common input cone for all EN signals: 15 cells.
  Size of unconstrained SAT problem: 319 variables, 807 clauses
  Merging port 2 into port 1.
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_prd using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 6: ports 1, 2.
  Common input cone for all EN signals: 23 cells.
  Size of unconstrained SAT problem: 370 variables, 929 clauses
  Merging port 2 into port 1.
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_prs1 using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 6: ports 1, 2.
  Common input cone for all EN signals: 20 cells.
  Size of unconstrained SAT problem: 350 variables, 887 clauses
  Merging port 2 into port 1.
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_prs2 using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 6: ports 1, 2.
  Common input cone for all EN signals: 20 cells.
  Size of unconstrained SAT problem: 350 variables, 887 clauses
  Merging port 2 into port 1.
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_rd using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 5: ports 1, 2.
  Common input cone for all EN signals: 20 cells.
  Size of unconstrained SAT problem: 350 variables, 887 clauses
  Merging port 2 into port 1.
Consolidating write ports of memory hehe.core_u.hehe_backend.backend_rcu.rob_used using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 1: ports 1, 2, 3.
  Common input cone for all EN signals: 41 cells.
  Size of unconstrained SAT problem: 479 variables, 1186 clauses
  Merging port 2 into port 1.
  According to SAT solver sharing of port 1 with port 3 is not possible.
Consolidating write ports of memory hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 32: ports 1, 2.
  Common input cone for all EN signals: 13 cells.
  Size of unconstrained SAT problem: 619 variables, 1460 clauses
  Merging port 2 into port 1.
Consolidating write ports of memory hehe.core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 128: ports 0, 1.
  Common input cone for all EN signals: 21 cells.
  Size of unconstrained SAT problem: 669 variables, 1594 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.
Consolidating write ports of memory hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 768: ports 0, 1.
  Common input cone for all EN signals: 46 cells.
  Size of unconstrained SAT problem: 1282 variables, 3137 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.
Consolidating write ports of memory hehe.core_u.hehe_frontend.frontend_fetch.gshare_u.PHT using sat-based resource sharing:

37.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

37.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hehe..
Removed 48 unused cells and 60 unused wires.
<suppressed ~49 debug messages>

37.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

37.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hehe..

37.18. Executing OPT pass (performing simple optimizations).

37.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hehe.
<suppressed ~586 debug messages>

37.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hehe'.
<suppressed ~144 debug messages>
Removed a total of 48 cells.

37.18.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$11669 ($dffe) from module hehe (D = { \core_u.hehe_frontend.frontend_fetch.gshare_u.GHR [2:0] \core_u.hehe_frontend.frontend_fetch.gshare_u.prev_taken }, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.GHR, rval = 4'0000).
Adding SRST signal on $auto$ff.cc:266:slice$11643 ($dffe) from module hehe (D = $auto$wreduce.cc:455:run$11903 [7:0], Q = \l1dcache_u.counter, rval = 8'00000000).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11585 ($sdff) from module hehe.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 2 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 3 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 4 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 5 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 6 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 7 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 8 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 9 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 10 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 11 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 12 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 13 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 14 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 15 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 16 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 17 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 18 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 19 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 20 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 21 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 22 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 23 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 24 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 25 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 26 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 27 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 28 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 29 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 30 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.
Setting constant 1-bit at position 31 on $auto$ff.cc:266:slice$11591 ($dffe) from module hehe.

37.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hehe..
Removed 8 unused cells and 326 unused wires.
<suppressed ~11 debug messages>

37.18.5. Rerunning OPT passes. (Removed registers in this run.)

37.18.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module hehe.
<suppressed ~7 debug messages>

37.18.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hehe'.
Removed a total of 0 cells.

37.18.8. Executing OPT_DFF pass (perform DFF optimizations).

37.18.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hehe..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

37.18.10. Finished fast OPT passes.

37.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_data_queue in module \hehe:
  created 2 $dff cells and 0 static cells of width 64.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_data_queue: $\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_data_queue$rdreg[0]
  read interface: 1 $dff and 1 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue in module \hehe:
  created 2 $dff cells and 0 static cells of width 52.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue: $\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$rdreg[0]
Extracted addr FF from read port 1 of hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue: $\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$rdreg[1]
Extracted addr FF from read port 2 of hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue: $\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$rdreg[2]
  read interface: 3 $dff and 3 $mux cells.
  write interface: 22 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue in module \hehe:
  created 2 $dff cells and 0 static cells of width 64.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue: $\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue$rdreg[0]
  read interface: 1 $dff and 1 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.free_list.fifo_queue in module \hehe:
  created 64 $dff cells and 0 static cells of width 6.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_rcu.free_list.fifo_queue: $\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 192 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.phy_reg.registers in module \hehe:
  created 64 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 126 $mux cells.
  write interface: 256 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.phy_reg.registers_p in module \hehe:
  created 64 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 126 $mux cells.
  write interface: 320 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.rename_reg in module \hehe:
  created 32 $dff cells and 0 static cells of width 6.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_rcu.rename_reg: $\core_u.hehe_backend.backend_rcu.rename_reg$rdreg[0]
Extracted addr FF from read port 1 of hehe.core_u.hehe_backend.backend_rcu.rename_reg: $\core_u.hehe_backend.backend_rcu.rename_reg$rdreg[1]
Extracted addr FF from read port 2 of hehe.core_u.hehe_backend.backend_rcu.rename_reg: $\core_u.hehe_backend.backend_rcu.rename_reg$rdreg[2]
  read interface: 3 $dff and 93 $mux cells.
  write interface: 96 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.rename_reg_backup in module \hehe:
  created 32 $dff cells and 0 static cells of width 6.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 96 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.rob_commited in module \hehe:
  created 4 $dff cells and 0 static cells of width 1.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_rcu.rob_commited: $\core_u.hehe_backend.backend_rcu.rob_commited$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 12 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.rob_ecause in module \hehe:
  created 4 $dff cells and 0 static cells of width 4.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_rcu.rob_ecause: $\core_u.hehe_backend.backend_rcu.rob_ecause$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.rob_exp in module \hehe:
  created 4 $dff cells and 0 static cells of width 1.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_rcu.rob_exp: $\core_u.hehe_backend.backend_rcu.rob_exp$rdreg[0]
Extracted addr FF from read port 1 of hehe.core_u.hehe_backend.backend_rcu.rob_exp: $\core_u.hehe_backend.backend_rcu.rob_exp$rdreg[1]
  read interface: 2 $dff and 6 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.rob_finish in module \hehe:
  created 4 $dff cells and 0 static cells of width 1.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_rcu.rob_finish: $\core_u.hehe_backend.backend_rcu.rob_finish$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 20 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.rob_issued_uncommited in module \hehe:
  created 4 $dff cells and 0 static cells of width 1.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_rcu.rob_issued_uncommited: $\core_u.hehe_backend.backend_rcu.rob_issued_uncommited$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 12 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.rob_lprd in module \hehe:
  created 4 $dff cells and 0 static cells of width 6.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_rcu.rob_lprd: $\core_u.hehe_backend.backend_rcu.rob_lprd$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.rob_op_alu in module \hehe:
  created 4 $dff cells and 0 static cells of width 45.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_rcu.rob_op_alu: $\core_u.hehe_backend.backend_rcu.rob_op_alu$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.rob_op_basic in module \hehe:
  created 4 $dff cells and 0 static cells of width 68.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_rcu.rob_op_basic: $\core_u.hehe_backend.backend_rcu.rob_op_basic$rdreg[0]
Extracted addr FF from read port 1 of hehe.core_u.hehe_backend.backend_rcu.rob_op_basic: $\core_u.hehe_backend.backend_rcu.rob_op_basic$rdreg[1]
  read interface: 2 $dff and 6 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.rob_op_bran_exp in module \hehe:
  created 4 $dff cells and 0 static cells of width 4.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_rcu.rob_op_bran_exp: $\core_u.hehe_backend.backend_rcu.rob_op_bran_exp$rdreg[0]
Extracted addr FF from read port 1 of hehe.core_u.hehe_backend.backend_rcu.rob_op_bran_exp: $\core_u.hehe_backend.backend_rcu.rob_op_bran_exp$rdreg[1]
  read interface: 2 $dff and 6 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.rob_op_csr in module \hehe:
  created 4 $dff cells and 0 static cells of width 80.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_rcu.rob_op_csr: $\core_u.hehe_backend.backend_rcu.rob_op_csr$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.rob_op_fence in module \hehe:
  created 4 $dff cells and 0 static cells of width 1.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_rcu.rob_op_fence: $\core_u.hehe_backend.backend_rcu.rob_op_fence$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.rob_op_lsu in module \hehe:
  created 4 $dff cells and 0 static cells of width 5.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_rcu.rob_op_lsu: $\core_u.hehe_backend.backend_rcu.rob_op_lsu$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.rob_prd in module \hehe:
  created 4 $dff cells and 0 static cells of width 6.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_rcu.rob_prd: $\core_u.hehe_backend.backend_rcu.rob_prd$rdreg[0]
Extracted addr FF from read port 1 of hehe.core_u.hehe_backend.backend_rcu.rob_prd: $\core_u.hehe_backend.backend_rcu.rob_prd$rdreg[1]
  read interface: 2 $dff and 6 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.rob_prs1 in module \hehe:
  created 4 $dff cells and 0 static cells of width 6.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_rcu.rob_prs1: $\core_u.hehe_backend.backend_rcu.rob_prs1$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.rob_prs2 in module \hehe:
  created 4 $dff cells and 0 static cells of width 6.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_rcu.rob_prs2: $\core_u.hehe_backend.backend_rcu.rob_prs2$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.rob_rd in module \hehe:
  created 4 $dff cells and 0 static cells of width 5.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_rcu.rob_rd: $\core_u.hehe_backend.backend_rcu.rob_rd$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \core_u.hehe_backend.backend_rcu.rob_used in module \hehe:
  created 4 $dff cells and 0 static cells of width 1.
Extracted addr FF from read port 0 of hehe.core_u.hehe_backend.backend_rcu.rob_used: $\core_u.hehe_backend.backend_rcu.rob_used$rdreg[0]
Extracted addr FF from read port 1 of hehe.core_u.hehe_backend.backend_rcu.rob_used: $\core_u.hehe_backend.backend_rcu.rob_used$rdreg[1]
Extracted addr FF from read port 2 of hehe.core_u.hehe_backend.backend_rcu.rob_used: $\core_u.hehe_backend.backend_rcu.rob_used$rdreg[2]
  read interface: 3 $dff and 9 $mux cells.
  write interface: 12 write mux blocks.
Mapping memory \core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc in module \hehe:
  created 4 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc in module \hehe:
  created 4 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 12 write mux blocks.
Mapping memory \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue in module \hehe:
  created 8 $dff cells and 0 static cells of width 96.
Extracted addr FF from read port 0 of hehe.core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue: $\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$rdreg[0]
  read interface: 1 $dff and 7 $mux cells.
  write interface: 24 write mux blocks.
Mapping memory \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT in module \hehe:
  created 16 $dff cells and 0 static cells of width 2.
  read interface: 0 $dff and 30 $mux cells.
  write interface: 48 write mux blocks.

37.20. Executing OPT pass (performing simple optimizations).

37.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hehe.
<suppressed ~1464 debug messages>

37.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hehe'.
<suppressed ~612 debug messages>
Removed a total of 204 cells.

37.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hehe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $auto$memory_share.cc:453:consolidate_wr_using_sat$12471: $auto$rtlil.cc:2375:ReduceOr$12465 -> 1'1
      Replacing known input bits on port B of cell $auto$memory_share.cc:453:consolidate_wr_using_sat$12479: $auto$rtlil.cc:2375:ReduceOr$12473 -> 1'1
      Replacing known input bits on port B of cell $auto$memory_share.cc:453:consolidate_wr_using_sat$12503: $auto$rtlil.cc:2375:ReduceOr$12497 -> 1'1
      Replacing known input bits on port B of cell $auto$memory_share.cc:453:consolidate_wr_using_sat$12511: $auto$rtlil.cc:2375:ReduceOr$12505 -> 1'1
      Replacing known input bits on port B of cell $auto$memory_share.cc:453:consolidate_wr_using_sat$12519: $auto$rtlil.cc:2375:ReduceOr$12513 -> 1'1
      Replacing known input bits on port B of cell $auto$memory_share.cc:453:consolidate_wr_using_sat$12575: $auto$rtlil.cc:2375:ReduceOr$12569 -> 1'1
      Replacing known input bits on port B of cell $auto$memory_share.cc:453:consolidate_wr_using_sat$12583: $auto$rtlil.cc:2375:ReduceOr$12577 -> 1'1
      Replacing known input bits on port B of cell $auto$memory_share.cc:453:consolidate_wr_using_sat$12591: $auto$rtlil.cc:2375:ReduceOr$12585 -> 1'1
      Replacing known input bits on port B of cell $auto$memory_share.cc:453:consolidate_wr_using_sat$12607: $auto$rtlil.cc:2375:ReduceOr$12601 -> 1'1
      Replacing known input bits on port B of cell $auto$memory_share.cc:453:consolidate_wr_using_sat$12615: $auto$rtlil.cc:2375:ReduceOr$12609 -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~608 debug messages>

37.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hehe.
    Consolidated identical input bits for $mux cell $auto$share.cc:660:make_supercell$12049:
      Old ports: A=\l1dcache_u.s1_data, B={ 32'00000000000000000000000000000000 \l1dcache_u.s1_data [31:0] }, Y=$auto$share.cc:657:make_supercell$12047
      New ports: A=\l1dcache_u.s1_data [63:32], B=0, Y=$auto$share.cc:657:make_supercell$12047 [63:32]
      New connections: $auto$share.cc:657:make_supercell$12047 [31:0] = \l1dcache_u.s1_data [31:0]
    Consolidated identical input bits for $mux cell $auto$share.cc:660:make_supercell$12119:
      Old ports: A=16'1111111111111111, B=16'0000000011111111, Y=$auto$share.cc:657:make_supercell$12117
      New ports: A=1'1, B=1'0, Y=$auto$share.cc:657:make_supercell$12117 [8]
      New connections: { $auto$share.cc:657:make_supercell$12117 [15:9] $auto$share.cc:657:make_supercell$12117 [7:0] } = { $auto$share.cc:657:make_supercell$12117 [8] $auto$share.cc:657:make_supercell$12117 [8] $auto$share.cc:657:make_supercell$12117 [8] $auto$share.cc:657:make_supercell$12117 [8] $auto$share.cc:657:make_supercell$12117 [8] $auto$share.cc:657:make_supercell$12117 [8] $auto$share.cc:657:make_supercell$12117 [8] 8'11111111 }
    Consolidated identical input bits for $mux cell $auto$share.cc:660:make_supercell$12132:
      Old ports: A=32'11111111111111111111111111111111, B={ 16'0000000000000000 $auto$share.cc:657:make_supercell$12117 }, Y=$auto$share.cc:657:make_supercell$12130
      New ports: A=17'11111111111111111, B={ 1'0 $auto$share.cc:657:make_supercell$12117 }, Y=$auto$share.cc:657:make_supercell$12130 [16:0]
      New connections: $auto$share.cc:657:make_supercell$12130 [31:17] = { $auto$share.cc:657:make_supercell$12130 [16] $auto$share.cc:657:make_supercell$12130 [16] $auto$share.cc:657:make_supercell$12130 [16] $auto$share.cc:657:make_supercell$12130 [16] $auto$share.cc:657:make_supercell$12130 [16] $auto$share.cc:657:make_supercell$12130 [16] $auto$share.cc:657:make_supercell$12130 [16] $auto$share.cc:657:make_supercell$12130 [16] $auto$share.cc:657:make_supercell$12130 [16] $auto$share.cc:657:make_supercell$12130 [16] $auto$share.cc:657:make_supercell$12130 [16] $auto$share.cc:657:make_supercell$12130 [16] $auto$share.cc:657:make_supercell$12130 [16] $auto$share.cc:657:make_supercell$12130 [16] $auto$share.cc:657:make_supercell$12130 [16] }
    Consolidated identical input bits for $mux cell $auto$share.cc:660:make_supercell$12166:
      Old ports: A=8'11111111, B=8'00001111, Y=$auto$share.cc:657:make_supercell$12164
      New ports: A=1'1, B=1'0, Y=$auto$share.cc:657:make_supercell$12164 [4]
      New connections: { $auto$share.cc:657:make_supercell$12164 [7:5] $auto$share.cc:657:make_supercell$12164 [3:0] } = { $auto$share.cc:657:make_supercell$12164 [4] $auto$share.cc:657:make_supercell$12164 [4] $auto$share.cc:657:make_supercell$12164 [4] 4'1111 }
    Consolidated identical input bits for $mux cell $auto$share.cc:660:make_supercell$12176:
      Old ports: A=2'11, B=2'01, Y=$auto$share.cc:657:make_supercell$12174
      New ports: A=1'1, B=1'0, Y=$auto$share.cc:657:make_supercell$12174 [1]
      New connections: $auto$share.cc:657:make_supercell$12174 [0] = 1'1
    Consolidated identical input bits for $mux cell $auto$share.cc:660:make_supercell$12186:
      Old ports: A={ $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:122$1138_Y \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_input_a }, B={ $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_input_a [31:0] }, Y=$auto$share.cc:657:make_supercell$12184
      New ports: A={ $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:122$1138_Y \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_input_a [63:32] }, B={ $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:123$1140_Y }, Y=$auto$share.cc:657:make_supercell$12184 [64:32]
      New connections: $auto$share.cc:657:make_supercell$12184 [31:0] = \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_input_a [31:0]
    Consolidated identical input bits for $mux cell $auto$share.cc:661:make_supercell$12080:
      Old ports: A={ \l1dcache_u.S1_ADDR_Q_Q.d [2:0] 3'000 }, B={ \l1dcache_u.mshr_addr [2:0] 3'000 }, Y=$auto$share.cc:658:make_supercell$12078
      New ports: A=\l1dcache_u.S1_ADDR_Q_Q.d [2:0], B=\l1dcache_u.mshr_addr [2:0], Y=$auto$share.cc:658:make_supercell$12078 [5:3]
      New connections: $auto$share.cc:658:make_supercell$12078 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $auto$share.cc:661:make_supercell$12147:
      Old ports: A={ \l1dcache_u.mshr_addr [2:0] 3'000 }, B={ \l1dcache_u.S1_ADDR_Q_Q.d [2:0] 3'000 }, Y=$auto$share.cc:658:make_supercell$12145
      New ports: A=\l1dcache_u.mshr_addr [2:0], B=\l1dcache_u.S1_ADDR_Q_Q.d [2:0], Y=$auto$share.cc:658:make_supercell$12145 [5:3]
      New connections: $auto$share.cc:658:make_supercell$12145 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $auto$share.cc:661:make_supercell$12187:
      Old ports: A=\core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_input_b [5:0], B={ 1'0 \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_input_b [4:0] }, Y=$auto$share.cc:658:make_supercell$12185
      New ports: A=\core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_input_b [5], B=1'0, Y=$auto$share.cc:658:make_supercell$12185 [5]
      New connections: $auto$share.cc:658:make_supercell$12185 [4:0] = \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_input_b [4:0]
    Consolidated identical input bits for $mux cell $auto$share.cc:661:make_supercell$12197:
      Old ports: A=\core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_input_b [5:0], B={ 1'0 \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_input_b [4:0] }, Y=$auto$share.cc:658:make_supercell$12195
      New ports: A=\core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_input_b [5], B=1'0, Y=$auto$share.cc:658:make_supercell$12195 [5]
      New connections: $auto$share.cc:658:make_supercell$12195 [4:0] = \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_input_b [4:0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B={ \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44] \core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44:13] }, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y
      New ports: A=0, B=\core_u.hehe_backend.backend_rcu.iss_rob_op_alu [44:13], Y=$flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31:0]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [63:32] = { $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] $flatten\core_u.\hehe_backend.\backend_new_fu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_fu.v:206$1179_Y [31] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\lsu_ac.$ternary$/openlane/designs/hehe/src/core_empty/lsu/ac.v:30$13:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:455:run$11869 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$11869 [1]
      New connections: $auto$wreduce.cc:455:run$11869 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\lsu_ac.$ternary$/openlane/designs/hehe/src/core_empty/lsu/ac.v:31$14:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:455:run$11870 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$11870 [1]
      New connections: $auto$wreduce.cc:455:run$11870 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\lsu_ac.$ternary$/openlane/designs/hehe/src/core_empty/lsu/ac.v:31$15:
      Old ports: A=4'0000, B={ 2'01 $auto$wreduce.cc:455:run$11870 [1:0] }, Y=$auto$wreduce.cc:455:run$11871 [3:0]
      New ports: A=3'000, B={ 1'1 $auto$wreduce.cc:455:run$11870 [1:0] }, Y=$auto$wreduce.cc:455:run$11871 [2:0]
      New connections: $auto$wreduce.cc:455:run$11871 [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6566:
      Old ports: A=\core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w, B={ \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31:0] }, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6566_Y
      New ports: A=\core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [63:32], B={ \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31] }, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6566_Y [63:32]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6566_Y [31:0] = \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_srl_sra_w [31:0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6572:
      Old ports: A=\core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w, B={ \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31:0] }, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6572_Y
      New ports: A=\core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [63:32], B={ \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31] }, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6572_Y [63:32]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6572_Y [31:0] = \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_sll_w [31:0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6576:
      Old ports: A=\core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w, B={ \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31:0] }, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6576_Y
      New ports: A=\core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [63:32], B={ \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31] }, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6576_Y [63:32]
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$procmux$6576_Y [31:0] = \core_u.hehe_backend.backend_new_fu.fu_new_alu.alu_result_add_sub_w [31:0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_new_alu.$ternary$/openlane/designs/hehe/src/core_empty/units/new_alu.v:95$1120:
      Old ports: A=2'00, B=2'10, Y=\core_u.hehe_backend.backend_new_fu.fu_new_alu.exception_code_w [1:0]
      New ports: A=1'0, B=1'1, Y=\core_u.hehe_backend.backend_new_fu.fu_new_alu.exception_code_w [1]
      New connections: \core_u.hehe_backend.backend_new_fu.fu_new_alu.exception_code_w [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$procmux$6360:
      Old ports: A=6'000000, B=6'100011, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$3\fifo_num[5:0]
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$3\fifo_num[5:0] [0]
      New connections: $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$3\fifo_num[5:0] [5:1] = { $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$3\fifo_num[5:0] [0] 3'000 $flatten\core_u.\hehe_backend.\backend_rcu.\free_list.$3\fifo_num[5:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_excp.$ternary$/openlane/designs/hehe/src/core_empty/units/excep_ctrl.v:31$518:
      Old ports: A=\core_u.hehe_excp.rob_cm_exp_pc, B={ $flatten\core_u.\hehe_excp.$add$/openlane/designs/hehe/src/core_empty/units/excep_ctrl.v:31$517_Y [31:2] \core_u.hehe_excp.rob_cm_exp_pc [1:0] }, Y=\core_u.hehe_csr.ecp
      New ports: A=\core_u.hehe_excp.rob_cm_exp_pc [31:2], B=$flatten\core_u.\hehe_excp.$add$/openlane/designs/hehe/src/core_empty/units/excep_ctrl.v:31$517_Y [31:2], Y=\core_u.hehe_csr.ecp [31:2]
      New connections: \core_u.hehe_csr.ecp [1:0] = \core_u.hehe_excp.rob_cm_exp_pc [1:0]
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6986:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:455:run$11888 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$11888 [1]
      New connections: $auto$wreduce.cc:455:run$11888 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7024:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:455:run$11887 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$11887 [1]
      New connections: $auto$wreduce.cc:455:run$11887 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7065:
      Old ports: A=4'1011, B=4'0010, Y=$flatten\core_u.\hehe_frontend.\frontend_decode.$13\ecause_out_w[3:0]
      New ports: A=1'1, B=1'0, Y=$flatten\core_u.\hehe_frontend.\frontend_decode.$13\ecause_out_w[3:0] [0]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_decode.$13\ecause_out_w[3:0] [3:1] = { $flatten\core_u.\hehe_frontend.\frontend_decode.$13\ecause_out_w[3:0] [0] 2'01 }
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7261:
      Old ports: A=2'01, B=2'11, Y=$flatten\core_u.\hehe_frontend.\frontend_decode.$2\alu_select_b_out_w[1:0]
      New ports: A=1'0, B=1'1, Y=$flatten\core_u.\hehe_frontend.\frontend_decode.$2\alu_select_b_out_w[1:0] [1]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_decode.$2\alu_select_b_out_w[1:0] [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7311:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:455:run$11885 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$11885 [1]
      New connections: $auto$wreduce.cc:455:run$11885 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7327:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:455:run$11898 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$11898 [1]
      New connections: $auto$wreduce.cc:455:run$11898 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7365:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:455:run$11897 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$11897 [1]
      New connections: $auto$wreduce.cc:455:run$11897 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7387:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:455:run$11896 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$11896 [1]
      New connections: $auto$wreduce.cc:455:run$11896 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7411:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:455:run$11895 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$11895 [1]
      New connections: $auto$wreduce.cc:455:run$11895 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7437:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:455:run$11894 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$11894 [1]
      New connections: $auto$wreduce.cc:455:run$11894 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7465:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:455:run$11893 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$11893 [1]
      New connections: $auto$wreduce.cc:455:run$11893 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7495:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:455:run$11891 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$11891 [1]
      New connections: $auto$wreduce.cc:455:run$11891 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_frontend.\frontend_fetch.$procmux$6685:
      Old ports: A=\core_u.hehe_frontend.frontend_fetch.pc, B={ $flatten\core_u.\hehe_frontend.\frontend_fetch.$add$/openlane/designs/hehe/src/core_empty/units/fetch.v:109$571_Y [31:2] \core_u.hehe_frontend.frontend_fetch.pc [1:0] }, Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.$5\next_pc[31:0]
      New ports: A=\core_u.hehe_frontend.frontend_fetch.pc [31:2], B=$flatten\core_u.\hehe_frontend.\frontend_fetch.$add$/openlane/designs/hehe/src/core_empty/units/fetch.v:109$571_Y [31:2], Y=$flatten\core_u.\hehe_frontend.\frontend_fetch.$5\next_pc[31:0] [31:2]
      New connections: $flatten\core_u.\hehe_frontend.\frontend_fetch.$5\next_pc[31:0] [1:0] = \core_u.hehe_frontend.frontend_fetch.pc [1:0]
    Consolidated identical input bits for $mux cell $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:284$4891:
      Old ports: A=0, B=32'10000000000000000000000000000000, Y=$flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:284$4891_Y
      New ports: A=1'0, B=1'1, Y=$flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:284$4891_Y [31]
      New connections: $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:284$4891_Y [30:0] = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:421$4990:
      Old ports: A=0, B={ \l1dcache_u.mshr_addr [31:3] 3'100 }, Y=$flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:421$4990_Y
      New ports: A=30'000000000000000000000000000000, B={ \l1dcache_u.mshr_addr [31:3] 1'1 }, Y=$flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:421$4990_Y [31:2]
      New connections: $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:421$4990_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:582$5224:
      Old ports: A={ 11'00000000000 \l1dcache_u.mshr_addr [31:11] }, B={ 11'10000000000 \l1dcache_u.mshr_addr [31:11] }, Y=\l1dcache_u.wb_tag
      New ports: A=1'0, B=1'1, Y=\l1dcache_u.wb_tag [31]
      New connections: \l1dcache_u.wb_tag [30:0] = { 10'0000000000 \l1dcache_u.mshr_addr [31:11] }
    Consolidated identical input bits for $mux cell $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y
      New ports: A=1'0, B=1'1, Y=$flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0]
      New connections: $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [63:1] = { $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:589$5243_Y [0] }
  Optimizing cells in module \hehe.
    Consolidated identical input bits for $mux cell $auto$share.cc:660:make_supercell$12059:
      Old ports: A=$auto$share.cc:657:make_supercell$12047, B={ 48'000000000000000000000000000000000000000000000000 \l1dcache_u.s1_data [15:0] }, Y=$auto$share.cc:657:make_supercell$12057
      New ports: A={ $auto$share.cc:657:make_supercell$12047 [63:32] \l1dcache_u.s1_data [31:16] }, B=48'000000000000000000000000000000000000000000000000, Y=$auto$share.cc:657:make_supercell$12057 [63:16]
      New connections: $auto$share.cc:657:make_supercell$12057 [15:0] = \l1dcache_u.s1_data [15:0]
    Consolidated identical input bits for $mux cell $auto$share.cc:660:make_supercell$12132:
      Old ports: A=17'11111111111111111, B={ 1'0 $auto$share.cc:657:make_supercell$12117 }, Y=$auto$share.cc:657:make_supercell$12130 [16:0]
      New ports: A=2'11, B={ 1'0 $auto$share.cc:657:make_supercell$12117 [8] }, Y={ $auto$share.cc:657:make_supercell$12130 [16] $auto$share.cc:657:make_supercell$12130 [8] }
      New connections: { $auto$share.cc:657:make_supercell$12130 [15:9] $auto$share.cc:657:make_supercell$12130 [7:0] } = { $auto$share.cc:657:make_supercell$12130 [8] $auto$share.cc:657:make_supercell$12130 [8] $auto$share.cc:657:make_supercell$12130 [8] $auto$share.cc:657:make_supercell$12130 [8] $auto$share.cc:657:make_supercell$12130 [8] $auto$share.cc:657:make_supercell$12130 [8] $auto$share.cc:657:make_supercell$12130 [8] 8'11111111 }
    Consolidated identical input bits for $mux cell $auto$share.cc:660:make_supercell$12146:
      Old ports: A=32'11111111111111111111111111111111, B=$auto$share.cc:657:make_supercell$12130, Y=$auto$share.cc:657:make_supercell$12144
      New ports: A=17'11111111111111111, B=$auto$share.cc:657:make_supercell$12130 [16:0], Y=$auto$share.cc:657:make_supercell$12144 [16:0]
      New connections: $auto$share.cc:657:make_supercell$12144 [31:17] = { $auto$share.cc:657:make_supercell$12144 [16] $auto$share.cc:657:make_supercell$12144 [16] $auto$share.cc:657:make_supercell$12144 [16] $auto$share.cc:657:make_supercell$12144 [16] $auto$share.cc:657:make_supercell$12144 [16] $auto$share.cc:657:make_supercell$12144 [16] $auto$share.cc:657:make_supercell$12144 [16] $auto$share.cc:657:make_supercell$12144 [16] $auto$share.cc:657:make_supercell$12144 [16] $auto$share.cc:657:make_supercell$12144 [16] $auto$share.cc:657:make_supercell$12144 [16] $auto$share.cc:657:make_supercell$12144 [16] $auto$share.cc:657:make_supercell$12144 [16] $auto$share.cc:657:make_supercell$12144 [16] $auto$share.cc:657:make_supercell$12144 [16] }
    Consolidated identical input bits for $mux cell $auto$share.cc:661:make_supercell$12090:
      Old ports: A=$auto$share.cc:658:make_supercell$12078, B={ \l1dcache_u.mshr_addr [2:0] 3'000 }, Y=$auto$share.cc:658:make_supercell$12088
      New ports: A=$auto$share.cc:658:make_supercell$12078 [5:3], B=\l1dcache_u.mshr_addr [2:0], Y=$auto$share.cc:658:make_supercell$12088 [5:3]
      New connections: $auto$share.cc:658:make_supercell$12088 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $auto$share.cc:661:make_supercell$12157:
      Old ports: A=$auto$share.cc:658:make_supercell$12145, B={ \l1dcache_u.mshr_addr [2:0] 3'000 }, Y=$auto$share.cc:658:make_supercell$12155
      New ports: A=$auto$share.cc:658:make_supercell$12145 [5:3], B=\l1dcache_u.mshr_addr [2:0], Y=$auto$share.cc:658:make_supercell$12155 [5:3]
      New connections: $auto$share.cc:658:make_supercell$12155 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\lsu_ac.$ternary$/openlane/designs/hehe/src/core_empty/lsu/ac.v:30$16:
      Old ports: A=$auto$wreduce.cc:455:run$11871 [3:0], B={ 2'01 $auto$wreduce.cc:455:run$11869 [1:0] }, Y=\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.ecause_i
      New ports: A=$auto$wreduce.cc:455:run$11871 [2:0], B={ 1'1 $auto$wreduce.cc:455:run$11869 [1] 1'1 }, Y=\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.ecause_i [2:0]
      New connections: \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.ecause_i [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\lsu_ac.$ternary$/openlane/designs/hehe/src/core_empty/lsu/ac.v:31$15:
      Old ports: A=3'000, B={ 1'1 $auto$wreduce.cc:455:run$11870 [1:0] }, Y=$auto$wreduce.cc:455:run$11871 [2:0]
      New ports: A=2'00, B={ 1'1 $auto$wreduce.cc:455:run$11870 [1] }, Y=$auto$wreduce.cc:455:run$11871 [2:1]
      New connections: $auto$wreduce.cc:455:run$11871 [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7082:
      Old ports: A=4'0010, B={ $flatten\core_u.\hehe_frontend.\frontend_decode.$13\ecause_out_w[3:0] 3'001 $auto$wreduce.cc:455:run$11886 [0] 2'00 $auto$wreduce.cc:455:run$11887 [1:0] 2'00 $auto$wreduce.cc:455:run$11888 [1:0] }, Y=$flatten\core_u.\hehe_frontend.\frontend_decode.$12\ecause_out_w[3:0]
      New ports: A=3'010, B={ $flatten\core_u.\hehe_frontend.\frontend_decode.$13\ecause_out_w[3:0] [0] 1'1 $flatten\core_u.\hehe_frontend.\frontend_decode.$13\ecause_out_w[3:0] [0] 2'01 $auto$wreduce.cc:455:run$11886 [0] 1'0 $auto$wreduce.cc:455:run$11887 [1] 2'00 $auto$wreduce.cc:455:run$11888 [1] 1'0 }, Y={ $flatten\core_u.\hehe_frontend.\frontend_decode.$12\ecause_out_w[3:0] [3] $flatten\core_u.\hehe_frontend.\frontend_decode.$12\ecause_out_w[3:0] [1:0] }
      New connections: $flatten\core_u.\hehe_frontend.\frontend_decode.$12\ecause_out_w[3:0] [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:283$4892:
      Old ports: A=$flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:284$4891_Y, B=\l1dcache_u.wb_tag, Y=$flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:283$4892_Y
      New ports: A={ $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:284$4891_Y [31] 21'000000000000000000000 }, B={ \l1dcache_u.wb_tag [31] \l1dcache_u.mshr_addr [31:11] }, Y={ $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:283$4892_Y [31] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:283$4892_Y [20:0] }
      New connections: $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:283$4892_Y [30:21] = 10'0000000000
    Consolidated identical input bits for $mux cell $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:420$4991:
      Old ports: A=$flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:421$4990_Y, B={ \l1dcache_u.mshr_addr [31:3] 3'000 }, Y=$flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:420$4991_Y
      New ports: A=$flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:421$4990_Y [31:2], B={ \l1dcache_u.mshr_addr [31:3] 1'0 }, Y=$flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:420$4991_Y [31:2]
      New connections: $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:420$4991_Y [1:0] = 2'00
  Optimizing cells in module \hehe.
    Consolidated identical input bits for $mux cell $auto$share.cc:660:make_supercell$12069:
      Old ports: A=$auto$share.cc:657:make_supercell$12057, B={ 56'00000000000000000000000000000000000000000000000000000000 \l1dcache_u.s1_data [7:0] }, Y=$auto$share.cc:657:make_supercell$12067
      New ports: A={ $auto$share.cc:657:make_supercell$12057 [63:16] \l1dcache_u.s1_data [15:8] }, B=56'00000000000000000000000000000000000000000000000000000000, Y=$auto$share.cc:657:make_supercell$12067 [63:8]
      New connections: $auto$share.cc:657:make_supercell$12067 [7:0] = \l1dcache_u.s1_data [7:0]
    Consolidated identical input bits for $mux cell $auto$share.cc:660:make_supercell$12146:
      Old ports: A=17'11111111111111111, B=$auto$share.cc:657:make_supercell$12130 [16:0], Y=$auto$share.cc:657:make_supercell$12144 [16:0]
      New ports: A=2'11, B={ $auto$share.cc:657:make_supercell$12130 [16] $auto$share.cc:657:make_supercell$12130 [8] }, Y={ $auto$share.cc:657:make_supercell$12144 [16] $auto$share.cc:657:make_supercell$12144 [8] }
      New connections: { $auto$share.cc:657:make_supercell$12144 [15:9] $auto$share.cc:657:make_supercell$12144 [7:0] } = { $auto$share.cc:657:make_supercell$12144 [8] $auto$share.cc:657:make_supercell$12144 [8] $auto$share.cc:657:make_supercell$12144 [8] $auto$share.cc:657:make_supercell$12144 [8] $auto$share.cc:657:make_supercell$12144 [8] $auto$share.cc:657:make_supercell$12144 [8] $auto$share.cc:657:make_supercell$12144 [8] 8'11111111 }
    Consolidated identical input bits for $mux cell $auto$share.cc:660:make_supercell$12156:
      Old ports: A=$auto$share.cc:657:make_supercell$12144, B=65535, Y=$auto$share.cc:657:make_supercell$12154
      New ports: A=$auto$share.cc:657:make_supercell$12144 [16:0], B=17'01111111111111111, Y=$auto$share.cc:657:make_supercell$12154 [16:0]
      New connections: $auto$share.cc:657:make_supercell$12154 [31:17] = { $auto$share.cc:657:make_supercell$12154 [16] $auto$share.cc:657:make_supercell$12154 [16] $auto$share.cc:657:make_supercell$12154 [16] $auto$share.cc:657:make_supercell$12154 [16] $auto$share.cc:657:make_supercell$12154 [16] $auto$share.cc:657:make_supercell$12154 [16] $auto$share.cc:657:make_supercell$12154 [16] $auto$share.cc:657:make_supercell$12154 [16] $auto$share.cc:657:make_supercell$12154 [16] $auto$share.cc:657:make_supercell$12154 [16] $auto$share.cc:657:make_supercell$12154 [16] $auto$share.cc:657:make_supercell$12154 [16] $auto$share.cc:657:make_supercell$12154 [16] $auto$share.cc:657:make_supercell$12154 [16] $auto$share.cc:657:make_supercell$12154 [16] }
    Consolidated identical input bits for $mux cell $auto$share.cc:661:make_supercell$12100:
      Old ports: A=$auto$share.cc:658:make_supercell$12088, B={ \l1dcache_u.mshr_addr [2:0] 3'000 }, Y=$auto$share.cc:658:make_supercell$12098
      New ports: A=$auto$share.cc:658:make_supercell$12088 [5:3], B=\l1dcache_u.mshr_addr [2:0], Y=$auto$share.cc:658:make_supercell$12098 [5:3]
      New connections: $auto$share.cc:658:make_supercell$12098 [2:0] = 3'000
    Consolidated identical input bits for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7169:
      Old ports: A=4'0010, B={ $flatten\core_u.\hehe_frontend.\frontend_decode.$12\ecause_out_w[3:0] 4'0000 }, Y=$flatten\core_u.\hehe_frontend.\frontend_decode.$11\ecause_out_w[3:0]
      New ports: A=3'010, B={ $flatten\core_u.\hehe_frontend.\frontend_decode.$12\ecause_out_w[3:0] [3] $flatten\core_u.\hehe_frontend.\frontend_decode.$12\ecause_out_w[3:0] [1:0] 3'000 }, Y={ $flatten\core_u.\hehe_frontend.\frontend_decode.$11\ecause_out_w[3:0] [3] $flatten\core_u.\hehe_frontend.\frontend_decode.$11\ecause_out_w[3:0] [1:0] }
      New connections: $flatten\core_u.\hehe_frontend.\frontend_decode.$11\ecause_out_w[3:0] [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:282$4893:
      Old ports: A=$flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:283$4892_Y, B=32'11111111111111111111111111111111, Y=\l1dcache_u.tag_data_in
      New ports: A={ $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:283$4892_Y [31] 1'0 $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:283$4892_Y [20:0] }, B=23'11111111111111111111111, Y={ \l1dcache_u.tag_data_in [31] \l1dcache_u.tag_data_in [21:0] }
      New connections: \l1dcache_u.tag_data_in [30:22] = { \l1dcache_u.tag_data_in [21] \l1dcache_u.tag_data_in [21] \l1dcache_u.tag_data_in [21] \l1dcache_u.tag_data_in [21] \l1dcache_u.tag_data_in [21] \l1dcache_u.tag_data_in [21] \l1dcache_u.tag_data_in [21] \l1dcache_u.tag_data_in [21] \l1dcache_u.tag_data_in [21] }
    Consolidated identical input bits for $mux cell $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:419$4992:
      Old ports: A=$flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:420$4991_Y, B={ \l1dcache_u.MSHR_TAG_OUT.d [20:0] \l1dcache_u.mshr_addr [10:3] 3'100 }, Y=$flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:419$4992_Y
      New ports: A=$flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:420$4991_Y [31:2], B={ \l1dcache_u.MSHR_TAG_OUT.d [20:0] \l1dcache_u.mshr_addr [10:3] 1'1 }, Y=$flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:419$4992_Y [31:2]
      New connections: $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:419$4992_Y [1:0] = 2'00
  Optimizing cells in module \hehe.
    Consolidated identical input bits for $mux cell $auto$share.cc:660:make_supercell$12156:
      Old ports: A=$auto$share.cc:657:make_supercell$12144 [16:0], B=17'01111111111111111, Y=$auto$share.cc:657:make_supercell$12154 [16:0]
      New ports: A={ $auto$share.cc:657:make_supercell$12144 [16] $auto$share.cc:657:make_supercell$12144 [8] }, B=2'01, Y={ $auto$share.cc:657:make_supercell$12154 [16] $auto$share.cc:657:make_supercell$12154 [8] }
      New connections: { $auto$share.cc:657:make_supercell$12154 [15:9] $auto$share.cc:657:make_supercell$12154 [7:0] } = { $auto$share.cc:657:make_supercell$12154 [8] $auto$share.cc:657:make_supercell$12154 [8] $auto$share.cc:657:make_supercell$12154 [8] $auto$share.cc:657:make_supercell$12154 [8] $auto$share.cc:657:make_supercell$12154 [8] $auto$share.cc:657:make_supercell$12154 [8] $auto$share.cc:657:make_supercell$12154 [8] 8'11111111 }
    Consolidated identical input bits for $mux cell $auto$share.cc:661:make_supercell$12110:
      Old ports: A=$auto$share.cc:658:make_supercell$12098, B={ \l1dcache_u.mshr_addr [2:0] 3'000 }, Y=$auto$share.cc:658:make_supercell$12108
      New ports: A=$auto$share.cc:658:make_supercell$12098 [5:3], B=\l1dcache_u.mshr_addr [2:0], Y=$auto$share.cc:658:make_supercell$12108 [5:3]
      New connections: $auto$share.cc:658:make_supercell$12108 [2:0] = 3'000
    Consolidated identical input bits for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7561:
      Old ports: A=4'0010, B={ 6'000000 $auto$wreduce.cc:455:run$11891 [1:0] 2'00 $auto$wreduce.cc:455:run$11893 [1:0] 2'00 $auto$wreduce.cc:455:run$11894 [1:0] 2'00 $auto$wreduce.cc:455:run$11895 [1:0] 2'00 $auto$wreduce.cc:455:run$11896 [1:0] 2'00 $auto$wreduce.cc:455:run$11897 [1:0] 2'00 $auto$wreduce.cc:455:run$11898 [1:0] 2'00 $auto$wreduce.cc:455:run$11885 [1:0] $flatten\core_u.\hehe_frontend.\frontend_decode.$11\ecause_out_w[3:0] }, Y=\core_u.hehe_frontend.frontend_decode.ecause_out_w
      New ports: A=3'010, B={ 4'0000 $auto$wreduce.cc:455:run$11891 [1] 2'00 $auto$wreduce.cc:455:run$11893 [1] 2'00 $auto$wreduce.cc:455:run$11894 [1] 2'00 $auto$wreduce.cc:455:run$11895 [1] 2'00 $auto$wreduce.cc:455:run$11896 [1] 2'00 $auto$wreduce.cc:455:run$11897 [1] 2'00 $auto$wreduce.cc:455:run$11898 [1] 2'00 $auto$wreduce.cc:455:run$11885 [1] 1'0 $flatten\core_u.\hehe_frontend.\frontend_decode.$11\ecause_out_w[3:0] [3] $flatten\core_u.\hehe_frontend.\frontend_decode.$11\ecause_out_w[3:0] [1:0] }, Y={ \core_u.hehe_frontend.frontend_decode.ecause_out_w [3] \core_u.hehe_frontend.frontend_decode.ecause_out_w [1:0] }
      New connections: \core_u.hehe_frontend.frontend_decode.ecause_out_w [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:418$4993:
      Old ports: A=$flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:419$4992_Y, B={ \l1dcache_u.MSHR_TAG_OUT.d [20:0] \l1dcache_u.mshr_addr [10:3] 3'000 }, Y=\arbiter_u.m2_dcache_wbd_adr_i
      New ports: A=$flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:419$4992_Y [31:2], B={ \l1dcache_u.MSHR_TAG_OUT.d [20:0] \l1dcache_u.mshr_addr [10:3] 1'0 }, Y=\arbiter_u.m2_dcache_wbd_adr_i [31:2]
      New connections: \arbiter_u.m2_dcache_wbd_adr_i [1:0] = 2'00
  Optimizing cells in module \hehe.
Performed a total of 58 changes.

37.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hehe'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

37.20.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7100 in front of them:
        $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6968
        $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7005

    Found cells that share an operand and can be merged by moving the $pmux $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7546 in front of them:
        $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7304
        $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7319
        $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7355
        $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7376
        $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7399
        $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7424
        $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7451
        $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7480

37.20.7. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$11663 ($dffe) from module hehe (D = { $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:283$4892_Y [31] $flatten\l1dcache_u.$ternary$/openlane/designs/hehe/src/cache/l1dcache.v:283$4892_Y [20:0] }, Q = { \l1dcache_u.tag_out_save [31] \l1dcache_u.tag_out_save [20:0] }, rval = 22'1111111111111111111111).
Adding SRST signal on $\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$rdreg[0] ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12256, Q = $\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$rdreg[0]$q, rval = 1'0).
Adding SRST signal on $\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$rdreg[1] ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12266, Q = $\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$rdreg[1]$q, rval = 1'0).
Adding SRST signal on $\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue$rdreg[0] ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12271, Q = $\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue$rdreg[0]$q, rval = 1'0).
Adding SRST signal on $\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$rdreg[0] ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12281, Q = $\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$rdreg[0]$q, rval = 6'000000).
Adding SRST signal on $\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$rdreg[0] ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12387, Q = $\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$rdreg[0]$q, rval = 3'000).
Adding SRST signal on $\core_u.hehe_backend.backend_rcu.rename_reg$rdreg[0] ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12290, Q = $\core_u.hehe_backend.backend_rcu.rename_reg$rdreg[0]$q, rval = 5'00000).
Adding SRST signal on $\core_u.hehe_backend.backend_rcu.rename_reg$rdreg[1] ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12295, Q = $\core_u.hehe_backend.backend_rcu.rename_reg$rdreg[1]$q, rval = 5'00000).
Adding SRST signal on $\core_u.hehe_backend.backend_rcu.rename_reg$rdreg[2] ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12300, Q = $\core_u.hehe_backend.backend_rcu.rename_reg$rdreg[2]$q, rval = 5'00000).

37.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hehe..
Removed 152 unused cells and 2527 unused wires.
<suppressed ~180 debug messages>

37.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module hehe.
<suppressed ~33 debug messages>

37.20.10. Rerunning OPT passes. (Maybe there is more to do..)

37.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hehe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~571 debug messages>

37.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hehe.
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7100: $auto$opt_reduce.cc:134:opt_pmux$21601
    New ctrl vector for $pmux cell $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7546: { $auto$opt_reduce.cc:134:opt_pmux$11497 $auto$opt_reduce.cc:134:opt_pmux$21603 $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$6975_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$21602: { \core_u.hehe_frontend.frontend_decode.load_out_w \core_u.hehe_frontend.frontend_decode.store_out_w \core_u.hehe_frontend.frontend_decode.is_fence_w $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7322_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7339_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7358_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7379_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7454_CMP $flatten\core_u.\hehe_frontend.\frontend_decode.$procmux$7483_CMP }
  Optimizing cells in module \hehe.
Performed a total of 3 changes.

37.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hehe'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

37.20.14. Executing OPT_SHARE pass.

37.20.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[9]$21224 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT$wrmux[9][2][0]$y$21497, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[9]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[8]$21222 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT$wrmux[8][2][0]$y$21483, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[8]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[7]$21220 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT$wrmux[7][2][0]$y$21465, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[7]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[6]$21218 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT$wrmux[6][2][0]$y$21451, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[6]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[5]$21216 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT$wrmux[5][2][0]$y$21437, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[5]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[4]$21214 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT$wrmux[4][2][0]$y$21423, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[4]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[3]$21212 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT$wrmux[3][2][0]$y$21405, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[3]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[2]$21210 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT$wrmux[2][2][0]$y$21389, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[2]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[1]$21208 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT$wrmux[1][2][0]$y$21371, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[1]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[15]$21236 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT$wrmux[15][2][0]$y$21583, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[15]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[14]$21234 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT$wrmux[14][2][0]$y$21569, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[14]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[13]$21232 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT$wrmux[13][2][0]$y$21555, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[13]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[12]$21230 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT$wrmux[12][2][0]$y$21541, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[12]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[11]$21228 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT$wrmux[11][2][0]$y$21525, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[11]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[10]$21226 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT$wrmux[10][2][0]$y$21511, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[10]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[0]$21206 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.gshare_u.PHT$wrmux[0][2][0]$y$21353, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[0]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[7]$21051 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[7][2][0]$y$21205, Q = \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[7]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[6]$21049 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[6][2][0]$y$21191, Q = \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[6]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[5]$21047 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[5][2][0]$y$21175, Q = \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[5]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[4]$21045 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[4][2][0]$y$21161, Q = \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[4]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[3]$21043 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[3][2][0]$y$21143, Q = \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[3]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[2]$21041 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[2][2][0]$y$21129, Q = \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[2]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[1]$21039 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[1][2][0]$y$21111, Q = \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[1]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[0]$21037 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[0][2][0]$y$21095, Q = \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[0]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc[3]$20962 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc$wrmux[3][2][0]$y$21036, Q = \core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc[3]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc[2]$20960 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc$wrmux[2][2][0]$y$21022, Q = \core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc[2]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc[1]$20958 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc$wrmux[1][2][0]$y$21006, Q = \core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc[1]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc[0]$20956 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc$wrmux[0][2][0]$y$20990, Q = \core_u.hehe_frontend.frontend_fetch.btb_u.btb_ppc[0]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc[3]$20897 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12613, Q = \core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc[3]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc[2]$20895 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc$wrmux[2][1][0]$y$20945, Q = \core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc[2]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc[1]$20893 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc$wrmux[1][1][0]$y$20933, Q = \core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc[1]).
Adding EN signal on $memory\core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc[0]$20891 ($dff) from module hehe (D = $memory\core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc$wrmux[0][1][0]$y$20921, Q = \core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc[0]).
Adding SRST signal on $memory\core_u.hehe_backend.backend_rcu.rob_used[3]$20798 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_used$wrmux[3][1][0]$y$20886, Q = \core_u.hehe_backend.backend_rcu.rob_used[3], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21698 ($sdff) from module hehe (D = $auto$rtlil.cc:2375:ReduceOr$12601, Q = \core_u.hehe_backend.backend_rcu.rob_used[3]).
Adding SRST signal on $memory\core_u.hehe_backend.backend_rcu.rob_used[2]$20796 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_used$wrmux[2][1][0]$y$20872, Q = \core_u.hehe_backend.backend_rcu.rob_used[2], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21700 ($sdff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_used$wrmux[2][1][0]$y$20872, Q = \core_u.hehe_backend.backend_rcu.rob_used[2]).
Adding SRST signal on $memory\core_u.hehe_backend.backend_rcu.rob_used[1]$20794 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_used$wrmux[1][1][0]$y$20856, Q = \core_u.hehe_backend.backend_rcu.rob_used[1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21704 ($sdff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_used$wrmux[1][1][0]$y$20856, Q = \core_u.hehe_backend.backend_rcu.rob_used[1]).
Adding SRST signal on $memory\core_u.hehe_backend.backend_rcu.rob_used[0]$20792 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_used$wrmux[0][1][0]$y$20840, Q = \core_u.hehe_backend.backend_rcu.rob_used[0], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21708 ($sdff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_used$wrmux[0][1][0]$y$20840, Q = \core_u.hehe_backend.backend_rcu.rob_used[0]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_rd[3]$20749 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12597, Q = \core_u.hehe_backend.backend_rcu.rob_rd[3]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_rd[2]$20747 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_rd$wrmux[2][1][0]$y$20783, Q = \core_u.hehe_backend.backend_rcu.rob_rd[2]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_rd[1]$20745 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_rd$wrmux[1][1][0]$y$20775, Q = \core_u.hehe_backend.backend_rcu.rob_rd[1]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_rd[0]$20743 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_rd$wrmux[0][1][0]$y$20767, Q = \core_u.hehe_backend.backend_rcu.rob_rd[0]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_prs2[3]$20684 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12589, Q = \core_u.hehe_backend.backend_rcu.rob_prs2[3]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_prs2[2]$20682 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_prs2$wrmux[2][1][0]$y$20732, Q = \core_u.hehe_backend.backend_rcu.rob_prs2[2]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_prs2[1]$20680 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_prs2$wrmux[1][1][0]$y$20720, Q = \core_u.hehe_backend.backend_rcu.rob_prs2[1]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_prs2[0]$20678 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_prs2$wrmux[0][1][0]$y$20708, Q = \core_u.hehe_backend.backend_rcu.rob_prs2[0]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_prs1[3]$20619 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12581, Q = \core_u.hehe_backend.backend_rcu.rob_prs1[3]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_prs1[2]$20617 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_prs1$wrmux[2][1][0]$y$20667, Q = \core_u.hehe_backend.backend_rcu.rob_prs1[2]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_prs1[1]$20615 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_prs1$wrmux[1][1][0]$y$20655, Q = \core_u.hehe_backend.backend_rcu.rob_prs1[1]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_prs1[0]$20613 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_prs1$wrmux[0][1][0]$y$20643, Q = \core_u.hehe_backend.backend_rcu.rob_prs1[0]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_prd[3]$20545 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12573, Q = \core_u.hehe_backend.backend_rcu.rob_prd[3]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_prd[2]$20543 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_prd$wrmux[2][1][0]$y$20602, Q = \core_u.hehe_backend.backend_rcu.rob_prd[2]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_prd[1]$20541 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_prd$wrmux[1][1][0]$y$20590, Q = \core_u.hehe_backend.backend_rcu.rob_prd[1]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_prd[0]$20539 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_prd$wrmux[0][1][0]$y$20578, Q = \core_u.hehe_backend.backend_rcu.rob_prd[0]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_lsu[3]$20496 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12565, Q = \core_u.hehe_backend.backend_rcu.rob_op_lsu[3]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_lsu[2]$20494 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_op_lsu$wrmux[2][1][0]$y$20530, Q = \core_u.hehe_backend.backend_rcu.rob_op_lsu[2]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_lsu[1]$20492 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_op_lsu$wrmux[1][1][0]$y$20522, Q = \core_u.hehe_backend.backend_rcu.rob_op_lsu[1]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_lsu[0]$20490 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_op_lsu$wrmux[0][1][0]$y$20514, Q = \core_u.hehe_backend.backend_rcu.rob_op_lsu[0]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_fence[3]$20447 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12557, Q = \core_u.hehe_backend.backend_rcu.rob_op_fence[3]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_fence[2]$20445 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_op_fence$wrmux[2][1][0]$y$20481, Q = \core_u.hehe_backend.backend_rcu.rob_op_fence[2]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_fence[1]$20443 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_op_fence$wrmux[1][1][0]$y$20473, Q = \core_u.hehe_backend.backend_rcu.rob_op_fence[1]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_fence[0]$20441 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_op_fence$wrmux[0][1][0]$y$20465, Q = \core_u.hehe_backend.backend_rcu.rob_op_fence[0]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_csr[3]$20398 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12549, Q = \core_u.hehe_backend.backend_rcu.rob_op_csr[3]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_csr[2]$20396 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_op_csr$wrmux[2][1][0]$y$20432, Q = \core_u.hehe_backend.backend_rcu.rob_op_csr[2]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_csr[1]$20394 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_op_csr$wrmux[1][1][0]$y$20424, Q = \core_u.hehe_backend.backend_rcu.rob_op_csr[1]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_csr[0]$20392 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_op_csr$wrmux[0][1][0]$y$20416, Q = \core_u.hehe_backend.backend_rcu.rob_op_csr[0]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_bran_exp[3]$20340 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12541, Q = \core_u.hehe_backend.backend_rcu.rob_op_bran_exp[3]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_bran_exp[2]$20338 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_op_bran_exp$wrmux[2][1][0]$y$20383, Q = \core_u.hehe_backend.backend_rcu.rob_op_bran_exp[2]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_bran_exp[1]$20336 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_op_bran_exp$wrmux[1][1][0]$y$20375, Q = \core_u.hehe_backend.backend_rcu.rob_op_bran_exp[1]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_bran_exp[0]$20334 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_op_bran_exp$wrmux[0][1][0]$y$20367, Q = \core_u.hehe_backend.backend_rcu.rob_op_bran_exp[0]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_basic[3]$20282 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12533, Q = \core_u.hehe_backend.backend_rcu.rob_op_basic[3]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_basic[2]$20280 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_op_basic$wrmux[2][1][0]$y$20325, Q = \core_u.hehe_backend.backend_rcu.rob_op_basic[2]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_basic[1]$20278 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_op_basic$wrmux[1][1][0]$y$20317, Q = \core_u.hehe_backend.backend_rcu.rob_op_basic[1]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_basic[0]$20276 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_op_basic$wrmux[0][1][0]$y$20309, Q = \core_u.hehe_backend.backend_rcu.rob_op_basic[0]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_alu[3]$20233 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12525, Q = \core_u.hehe_backend.backend_rcu.rob_op_alu[3]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_alu[2]$20231 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_op_alu$wrmux[2][1][0]$y$20267, Q = \core_u.hehe_backend.backend_rcu.rob_op_alu[2]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_alu[1]$20229 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_op_alu$wrmux[1][1][0]$y$20259, Q = \core_u.hehe_backend.backend_rcu.rob_op_alu[1]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_op_alu[0]$20227 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_op_alu$wrmux[0][1][0]$y$20251, Q = \core_u.hehe_backend.backend_rcu.rob_op_alu[0]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_lprd[3]$20168 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12517, Q = \core_u.hehe_backend.backend_rcu.rob_lprd[3]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_lprd[2]$20166 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_lprd$wrmux[2][1][0]$y$20216, Q = \core_u.hehe_backend.backend_rcu.rob_lprd[2]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_lprd[1]$20164 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_lprd$wrmux[1][1][0]$y$20204, Q = \core_u.hehe_backend.backend_rcu.rob_lprd[1]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_lprd[0]$20162 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_lprd$wrmux[0][1][0]$y$20192, Q = \core_u.hehe_backend.backend_rcu.rob_lprd[0]).
Adding SRST signal on $memory\core_u.hehe_backend.backend_rcu.rob_issued_uncommited[3]$20087 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_issued_uncommited$wrmux[3][1][0]$y$20157, Q = \core_u.hehe_backend.backend_rcu.rob_issued_uncommited[3], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21822 ($sdff) from module hehe (D = $auto$rtlil.cc:2375:ReduceOr$12505, Q = \core_u.hehe_backend.backend_rcu.rob_issued_uncommited[3]).
Adding SRST signal on $memory\core_u.hehe_backend.backend_rcu.rob_issued_uncommited[2]$20085 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_issued_uncommited$wrmux[2][1][0]$y$20143, Q = \core_u.hehe_backend.backend_rcu.rob_issued_uncommited[2], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21824 ($sdff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_issued_uncommited$wrmux[2][1][0]$y$20143, Q = \core_u.hehe_backend.backend_rcu.rob_issued_uncommited[2]).
Adding SRST signal on $memory\core_u.hehe_backend.backend_rcu.rob_issued_uncommited[1]$20083 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_issued_uncommited$wrmux[1][1][0]$y$20127, Q = \core_u.hehe_backend.backend_rcu.rob_issued_uncommited[1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21828 ($sdff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_issued_uncommited$wrmux[1][1][0]$y$20127, Q = \core_u.hehe_backend.backend_rcu.rob_issued_uncommited[1]).
Adding SRST signal on $memory\core_u.hehe_backend.backend_rcu.rob_issued_uncommited[0]$20081 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_issued_uncommited$wrmux[0][1][0]$y$20111, Q = \core_u.hehe_backend.backend_rcu.rob_issued_uncommited[0], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21832 ($sdff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_issued_uncommited$wrmux[0][1][0]$y$20111, Q = \core_u.hehe_backend.backend_rcu.rob_issued_uncommited[0]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_ecause[3]$19755 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[3][3][0]$y$19861, Q = \core_u.hehe_backend.backend_rcu.rob_ecause[3]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_ecause[2]$19753 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[2][3][0]$y$19841, Q = \core_u.hehe_backend.backend_rcu.rob_ecause[2]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_ecause[1]$19751 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[1][3][0]$y$19817, Q = \core_u.hehe_backend.backend_rcu.rob_ecause[1]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rob_ecause[0]$19749 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[0][3][0]$y$19793, Q = \core_u.hehe_backend.backend_rcu.rob_ecause[0]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg_backup[4]$19087 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg_backup$wrmux[4][2][0]$y$19251, Q = \core_u.hehe_backend.backend_rcu.rename_reg_backup[4]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg_backup[3]$19085 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg_backup$wrmux[3][2][0]$y$19233, Q = \core_u.hehe_backend.backend_rcu.rename_reg_backup[3]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg_backup[2]$19083 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg_backup$wrmux[2][2][0]$y$19217, Q = \core_u.hehe_backend.backend_rcu.rename_reg_backup[2]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg_backup[1]$19081 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg_backup$wrmux[1][2][0]$y$19199, Q = \core_u.hehe_backend.backend_rcu.rename_reg_backup[1]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg_backup[0]$19079 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg_backup$wrmux[0][2][0]$y$19181, Q = \core_u.hehe_backend.backend_rcu.rename_reg_backup[0]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[9]$18254 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[9][2][0]$y$18754, Q = \core_u.hehe_backend.backend_rcu.rename_reg[9]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[8]$18252 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[8][2][0]$y$18740, Q = \core_u.hehe_backend.backend_rcu.rename_reg[8]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[7]$18250 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[7][2][0]$y$18720, Q = \core_u.hehe_backend.backend_rcu.rename_reg[7]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[6]$18248 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[6][2][0]$y$18706, Q = \core_u.hehe_backend.backend_rcu.rename_reg[6]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[5]$18246 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[5][2][0]$y$18692, Q = \core_u.hehe_backend.backend_rcu.rename_reg[5]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[4]$18244 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[4][2][0]$y$18678, Q = \core_u.hehe_backend.backend_rcu.rename_reg[4]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[3]$18242 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[3][2][0]$y$18660, Q = \core_u.hehe_backend.backend_rcu.rename_reg[3]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[31]$18298 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[31][2][0]$y$19078, Q = \core_u.hehe_backend.backend_rcu.rename_reg[31]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[30]$18296 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[30][2][0]$y$19064, Q = \core_u.hehe_backend.backend_rcu.rename_reg[30]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[2]$18240 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[2][2][0]$y$18644, Q = \core_u.hehe_backend.backend_rcu.rename_reg[2]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[29]$18294 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[29][2][0]$y$19050, Q = \core_u.hehe_backend.backend_rcu.rename_reg[29]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[28]$18292 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[28][2][0]$y$19036, Q = \core_u.hehe_backend.backend_rcu.rename_reg[28]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[27]$18290 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[27][2][0]$y$19020, Q = \core_u.hehe_backend.backend_rcu.rename_reg[27]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[26]$18288 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[26][2][0]$y$19006, Q = \core_u.hehe_backend.backend_rcu.rename_reg[26]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[25]$18286 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[25][2][0]$y$18992, Q = \core_u.hehe_backend.backend_rcu.rename_reg[25]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[24]$18284 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[24][2][0]$y$18978, Q = \core_u.hehe_backend.backend_rcu.rename_reg[24]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[23]$18282 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[23][2][0]$y$18960, Q = \core_u.hehe_backend.backend_rcu.rename_reg[23]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[22]$18280 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[22][2][0]$y$18946, Q = \core_u.hehe_backend.backend_rcu.rename_reg[22]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[21]$18278 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[21][2][0]$y$18932, Q = \core_u.hehe_backend.backend_rcu.rename_reg[21]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[20]$18276 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[20][2][0]$y$18918, Q = \core_u.hehe_backend.backend_rcu.rename_reg[20]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[1]$18238 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[1][2][0]$y$18626, Q = \core_u.hehe_backend.backend_rcu.rename_reg[1]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[19]$18274 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[19][2][0]$y$18902, Q = \core_u.hehe_backend.backend_rcu.rename_reg[19]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[18]$18272 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[18][2][0]$y$18888, Q = \core_u.hehe_backend.backend_rcu.rename_reg[18]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[17]$18270 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[17][2][0]$y$18874, Q = \core_u.hehe_backend.backend_rcu.rename_reg[17]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[16]$18268 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[16][2][0]$y$18860, Q = \core_u.hehe_backend.backend_rcu.rename_reg[16]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[15]$18266 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[15][2][0]$y$18840, Q = \core_u.hehe_backend.backend_rcu.rename_reg[15]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[14]$18264 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[14][2][0]$y$18826, Q = \core_u.hehe_backend.backend_rcu.rename_reg[14]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[13]$18262 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[13][2][0]$y$18812, Q = \core_u.hehe_backend.backend_rcu.rename_reg[13]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[12]$18260 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[12][2][0]$y$18798, Q = \core_u.hehe_backend.backend_rcu.rename_reg[12]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[11]$18258 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[11][2][0]$y$18782, Q = \core_u.hehe_backend.backend_rcu.rename_reg[11]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[10]$18256 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[10][2][0]$y$18768, Q = \core_u.hehe_backend.backend_rcu.rename_reg[10]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.rename_reg[0]$18236 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.rename_reg$wrmux[0][2][0]$y$18608, Q = \core_u.hehe_backend.backend_rcu.rename_reg[0]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[9]$14298 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[9][3][0]$y$15097, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[9]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[8]$14296 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[8][3][0]$y$15077, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[8]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[7]$14294 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[7][3][0]$y$15045, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[7]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[6]$14292 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[6][3][0]$y$15021, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[6]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[63]$14406 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[63][3][0]$y$16249, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[63]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[62]$14404 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[62][3][0]$y$16229, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[62]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[61]$14402 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[61][3][0]$y$16209, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[61]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[60]$14400 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[60][3][0]$y$16189, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[60]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[5]$14290 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[5][3][0]$y$14993, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[5]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[59]$14398 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[59][3][0]$y$16167, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[59]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[58]$14396 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[58][3][0]$y$16147, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[58]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[57]$14394 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[57][3][0]$y$16127, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[57]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[56]$14392 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[56][3][0]$y$16107, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[56]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[55]$14390 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[55][3][0]$y$16081, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[55]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[54]$14388 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[54][3][0]$y$16061, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[54]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[53]$14386 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[53][3][0]$y$16041, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[53]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[52]$14384 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[52][3][0]$y$16021, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[52]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[51]$14382 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[51][3][0]$y$15999, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[51]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[50]$14380 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[50][3][0]$y$15979, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[50]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[4]$14288 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[4][3][0]$y$14969, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[4]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[49]$14378 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[49][3][0]$y$15959, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[49]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[48]$14376 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[48][3][0]$y$15939, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[48]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[47]$14374 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[47][3][0]$y$15909, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[47]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[46]$14372 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[46][3][0]$y$15889, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[46]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[45]$14370 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[45][3][0]$y$15869, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[45]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[44]$14368 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[44][3][0]$y$15849, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[44]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[43]$14366 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[43][3][0]$y$15827, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[43]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[42]$14364 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[42][3][0]$y$15807, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[42]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[41]$14362 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[41][3][0]$y$15787, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[41]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[40]$14360 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[40][3][0]$y$15767, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[40]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[3]$14286 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[3][3][0]$y$14933, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[3]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[39]$14358 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[39][3][0]$y$15741, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[39]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[38]$14356 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[38][3][0]$y$15721, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[38]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[37]$14354 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[37][3][0]$y$15701, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[37]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[36]$14352 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[36][3][0]$y$15681, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[36]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[35]$14350 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[35][3][0]$y$15659, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[35]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[34]$14348 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[34][3][0]$y$15639, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[34]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[33]$14346 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[33][3][0]$y$15619, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[33]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[32]$14344 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[32][3][0]$y$15599, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[32]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[31]$14342 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[31][3][0]$y$15565, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[31]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[30]$14340 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[30][3][0]$y$15545, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[30]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[2]$14284 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[2][3][0]$y$14909, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[2]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[29]$14338 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[29][3][0]$y$15525, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[29]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[28]$14336 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[28][3][0]$y$15505, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[28]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[27]$14334 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[27][3][0]$y$15483, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[27]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[26]$14332 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[26][3][0]$y$15463, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[26]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[25]$14330 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[25][3][0]$y$15443, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[25]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[24]$14328 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[24][3][0]$y$15423, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[24]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[23]$14326 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[23][3][0]$y$15397, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[23]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[22]$14324 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[22][3][0]$y$15377, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[22]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[21]$14322 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[21][3][0]$y$15357, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[21]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[20]$14320 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[20][3][0]$y$15337, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[20]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[1]$14282 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[1][3][0]$y$14877, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[1]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[19]$14318 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[19][3][0]$y$15315, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[19]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[18]$14316 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[18][3][0]$y$15295, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[18]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[17]$14314 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[17][3][0]$y$15275, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[17]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[16]$14312 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[16][3][0]$y$15255, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[16]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[15]$14310 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[15][3][0]$y$15221, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[15]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[14]$14308 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[14][3][0]$y$15201, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[14]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[13]$14306 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[13][3][0]$y$15181, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[13]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[12]$14304 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[12][3][0]$y$15161, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[12]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[11]$14302 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[11][3][0]$y$15137, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[11]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[10]$14300 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[10][3][0]$y$15117, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[10]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers[0]$14280 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.phy_reg.registers$wrmux[0][3][0]$y$14849, Q = \core_u.hehe_backend.backend_rcu.phy_reg.registers[0]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[9]$12829 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[9][1][0]$y$13369, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[9]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[8]$12827 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[8][1][0]$y$13351, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[8]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[7]$12825 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[7][1][0]$y$13329, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[7]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[6]$12823 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[6][1][0]$y$13307, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[6]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[63]$12937 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[63]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[62]$12935 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[62]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[61]$12933 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[61]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[60]$12931 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[60]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[5]$12821 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[5][1][0]$y$13285, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[5]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[59]$12929 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[59]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[58]$12927 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[58]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[57]$12925 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[57]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[56]$12923 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[56]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[55]$12921 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[55]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[54]$12919 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[54]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[53]$12917 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[53]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[52]$12915 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[52]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[51]$12913 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[51]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[50]$12911 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[50]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[4]$12819 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[4][1][0]$y$13263, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[4]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[49]$12909 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[49]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[48]$12907 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[48]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[47]$12905 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[47]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[46]$12903 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[46]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[45]$12901 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[45]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[44]$12899 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[44]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[43]$12897 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[43]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[42]$12895 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[42]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[41]$12893 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[41]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[40]$12891 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[40]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[3]$12817 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[3][1][0]$y$13239, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[3]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[39]$12889 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[39]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[38]$12887 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[38]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[37]$12885 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[37]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[36]$12883 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[36]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[35]$12881 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[35]).
Adding SRST signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[34]$12879 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[34][1][0]$y$13793, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[34], rval = 6'100011).
Adding EN signal on $auto$ff.cc:266:slice$22201 ($sdff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[34]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[33]$12877 ($dff) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[33]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[32]$12875 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[32][1][0]$y$13757, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[32]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[31]$12873 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[31][1][0]$y$13735, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[31]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[30]$12871 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[30][1][0]$y$13719, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[30]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[2]$12815 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[2][1][0]$y$13215, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[2]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[29]$12869 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[29][1][0]$y$13703, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[29]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[28]$12867 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[28][1][0]$y$13687, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[28]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[27]$12865 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[27][1][0]$y$13671, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[27]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[26]$12863 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[26][1][0]$y$13655, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[26]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[25]$12861 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[25][1][0]$y$13639, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[25]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[24]$12859 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[24][1][0]$y$13621, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[24]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[23]$12857 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[23][1][0]$y$13603, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[23]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[22]$12855 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[22][1][0]$y$13587, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[22]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[21]$12853 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[21][1][0]$y$13571, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[21]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[20]$12851 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[20][1][0]$y$13555, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[20]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[1]$12813 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[1][1][0]$y$13189, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[1]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[19]$12849 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[19][1][0]$y$13539, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[19]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[18]$12847 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[18][1][0]$y$13523, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[18]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[17]$12845 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[17][1][0]$y$13507, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[17]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[16]$12843 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[16][1][0]$y$13487, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[16]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[15]$12841 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[15][1][0]$y$13465, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[15]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[14]$12839 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[14][1][0]$y$13449, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[14]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[13]$12837 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[13][1][0]$y$13433, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[13]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[12]$12835 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[12][1][0]$y$13417, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[12]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[11]$12833 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[11][1][0]$y$13401, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[11]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[10]$12831 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[10][1][0]$y$13385, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[10]).
Adding EN signal on $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue[0]$12811 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_rcu.free_list.fifo_queue$wrmux[0][1][0]$y$13157, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[0]).
Adding EN signal on $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue[1]$12790 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue$wrmux[1][1][0]$y$12810, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue[1]).
Adding EN signal on $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue[0]$12788 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue$wrmux[0][1][0]$y$12802, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue[0]).
Adding SRST signal on $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1]$12677 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][1][0]$y$12747 [0], Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1] [0], rval = 1'0).
Adding SRST signal on $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1]$12677 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [7], Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1] [7], rval = 1'0).
Adding EN signal on $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1]$12677 ($dff) from module hehe (D = { $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][1][0]$y$12747 [51:8] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][1][0]$y$12747 [6:3] }, Q = { \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1] [51:8] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1] [6:3] }).
Adding EN signal on $auto$ff.cc:266:slice$22289 ($sdff) from module hehe (D = 1'0, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1] [7]).
Adding EN signal on $auto$ff.cc:266:slice$22288 ($sdff) from module hehe (D = $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][1][0]$y$12747 [0], Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1] [0]).
Adding SRST signal on $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0]$12675 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [7], Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0] [7], rval = 1'0).
Adding SRST signal on $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0]$12675 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][1][0]$y$12697 [0], Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0] [0], rval = 1'0).
Adding EN signal on $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0]$12675 ($dff) from module hehe (D = { $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][1][0]$y$12697 [51:8] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][1][0]$y$12697 [6:3] }, Q = { \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0] [51:8] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0] [6:3] }).
Adding EN signal on $auto$ff.cc:266:slice$22300 ($sdff) from module hehe (D = $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][1][0]$y$12697 [0], Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0] [0]).
Adding EN signal on $auto$ff.cc:266:slice$22299 ($sdff) from module hehe (D = 1'0, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0] [7]).
Adding EN signal on $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_data_queue[1]$12648 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_data_queue$wrmux[1][1][0]$y$12674, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_data_queue[1]).
Adding EN signal on $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_data_queue[0]$12646 ($dff) from module hehe (D = $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_data_queue$wrmux[0][1][0]$y$12664, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_data_queue[0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$22309 ($sdffe) from module hehe.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$22295 ($sdffe) from module hehe.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11758 ($sdffe) from module hehe.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11848 ($sdffe) from module hehe.

37.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hehe..
Removed 56 unused cells and 72 unused wires.
<suppressed ~57 debug messages>

37.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module hehe.
<suppressed ~433 debug messages>

37.20.18. Rerunning OPT passes. (Maybe there is more to do..)

37.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hehe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~524 debug messages>

37.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hehe.
    Consolidated identical input bits for $mux cell $auto$memory_share.cc:436:consolidate_wr_using_sat$12484:
      Old ports: A=4'0000, B={ \core_u.hehe_frontend.frontend_decode.ecause_out [3] 1'0 \core_u.hehe_frontend.frontend_decode.ecause_out [1:0] }, Y=$auto$rtlil.cc:2468:Mux$12485
      New ports: A=3'000, B={ \core_u.hehe_frontend.frontend_decode.ecause_out [3] \core_u.hehe_frontend.frontend_decode.ecause_out [1:0] }, Y={ $auto$rtlil.cc:2468:Mux$12485 [3] $auto$rtlil.cc:2468:Mux$12485 [1:0] }
      New connections: $auto$rtlil.cc:2468:Mux$12485 [2] = 1'0
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$rdmux[0][0][0]$12679:
      Old ports: A={ \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0] [51:8] 1'0 \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0] [6:0] }, B={ \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1] [51:8] 1'0 \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1] [6:0] }, Y={ $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:64$78[51:0]$235 [51:20] \core_u.hehe_backend.backend_rcu.func_wrb_rob_line_lsu \core_u.hehe_backend.backend_rcu.phy_reg.prd_address_lsu $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:64$78[51:0]$235 [11:8] \core_u.hehe_backend.backend_rcu.func_wrb_rob_lsu_ecause $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:64$78[51:0]$235 [3:0] }
      New ports: A={ \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0] [51:8] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0] [6:0] }, B={ \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1] [51:8] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1] [6:0] }, Y={ $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:64$78[51:0]$235 [51:20] \core_u.hehe_backend.backend_rcu.func_wrb_rob_line_lsu \core_u.hehe_backend.backend_rcu.phy_reg.prd_address_lsu $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:64$78[51:0]$235 [11:8] \core_u.hehe_backend.backend_rcu.func_wrb_rob_lsu_ecause [2:0] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:64$78[51:0]$235 [3:0] }
      New connections: \core_u.hehe_backend.backend_rcu.func_wrb_rob_lsu_ecause [3] = 1'0
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$rdmux[1][0][0]$12682:
      Old ports: A={ \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0] [51:8] 1'0 \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0] [6:0] }, B={ \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1] [51:8] 1'0 \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1] [6:0] }, Y=$flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:60$77[51:0]$232
      New ports: A={ \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0] [51:8] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0] [6:0] }, B={ \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1] [51:8] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1] [6:0] }, Y={ $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:60$77[51:0]$232 [51:8] $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:60$77[51:0]$232 [6:0] }
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:60$77[51:0]$232 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$rdmux[2][0][0]$12685:
      Old ports: A={ \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0] [51:8] 1'0 \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0] [6:0] }, B={ \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1] [51:8] 1'0 \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1] [6:0] }, Y={ \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lr.lsq_req_addr_i $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:67$80[51:0]$241 [19:12] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lr.lsq_req_size_i \l1dcache_u.type_i [2] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lr.lsq_req_opcode_i $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:67$80[51:0]$241 [7:0] }
      New ports: A={ \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0] [51:8] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0] [6:0] }, B={ \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1] [51:8] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1] [6:0] }, Y={ \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lr.lsq_req_addr_i $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:67$80[51:0]$241 [19:12] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lr.lsq_req_size_i \l1dcache_u.type_i [2] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lr.lsq_req_opcode_i $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:67$80[51:0]$241 [6:0] }
      New connections: $flatten\core_u.\hehe_backend.\backend_new_fu.\fu_lsu.\nblsu_lsq.$0$mem2bits$\load_store_queue$/openlane/designs/hehe/src/core_empty/lsu/lsq.v:67$80[51:0]$241 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$12690:
      Old ports: A={ 49'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0xxxx \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0] [2:1] 1'x }, B=52'0000000000000000000000000000000000000000000000000000, Y=$memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691
      New ports: A={ \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[0] [2:1] 1'x }, B=3'000, Y=$memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [2:0]
      New connections: $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [51:3] = { $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] 1'0 $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] }
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$12740:
      Old ports: A={ 49'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0xxxx \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1] [2:1] 1'x }, B=52'0000000000000000000000000000000000000000000000000000, Y=$memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741
      New ports: A={ \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue[1] [2:1] 1'x }, B=3'000, Y=$memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [2:0]
      New connections: $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [51:3] = { $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] 1'0 $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] }
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[0][2][0]$21094:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B={ \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in [1:0] \core_u.hehe_frontend.frontend_fetch.ins_pc_in }, Y=$memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[0][2][0]$y$21095
      New ports: A=94'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B={ \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in }, Y={ $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[0][2][0]$y$21095 [95:34] $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[0][2][0]$y$21095 [31:0] }
      New connections: $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[0][2][0]$y$21095 [33:32] = $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[0][2][0]$y$21095 [1:0]
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[1][2][0]$21110:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B={ \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in [1:0] \core_u.hehe_frontend.frontend_fetch.ins_pc_in }, Y=$memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[1][2][0]$y$21111
      New ports: A=94'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B={ \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in }, Y={ $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[1][2][0]$y$21111 [95:34] $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[1][2][0]$y$21111 [31:0] }
      New connections: $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[1][2][0]$y$21111 [33:32] = $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[1][2][0]$y$21111 [1:0]
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[2][2][0]$21128:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B={ \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in [1:0] \core_u.hehe_frontend.frontend_fetch.ins_pc_in }, Y=$memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[2][2][0]$y$21129
      New ports: A=94'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B={ \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in }, Y={ $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[2][2][0]$y$21129 [95:34] $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[2][2][0]$y$21129 [31:0] }
      New connections: $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[2][2][0]$y$21129 [33:32] = $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[2][2][0]$y$21129 [1:0]
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[3][2][0]$21142:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B={ \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in [1:0] \core_u.hehe_frontend.frontend_fetch.ins_pc_in }, Y=$memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[3][2][0]$y$21143
      New ports: A=94'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B={ \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in }, Y={ $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[3][2][0]$y$21143 [95:34] $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[3][2][0]$y$21143 [31:0] }
      New connections: $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[3][2][0]$y$21143 [33:32] = $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[3][2][0]$y$21143 [1:0]
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[4][2][0]$21160:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B={ \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in [1:0] \core_u.hehe_frontend.frontend_fetch.ins_pc_in }, Y=$memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[4][2][0]$y$21161
      New ports: A=94'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B={ \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in }, Y={ $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[4][2][0]$y$21161 [95:34] $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[4][2][0]$y$21161 [31:0] }
      New connections: $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[4][2][0]$y$21161 [33:32] = $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[4][2][0]$y$21161 [1:0]
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[5][2][0]$21174:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B={ \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in [1:0] \core_u.hehe_frontend.frontend_fetch.ins_pc_in }, Y=$memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[5][2][0]$y$21175
      New ports: A=94'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B={ \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in }, Y={ $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[5][2][0]$y$21175 [95:34] $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[5][2][0]$y$21175 [31:0] }
      New connections: $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[5][2][0]$y$21175 [33:32] = $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[5][2][0]$y$21175 [1:0]
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[6][2][0]$21190:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B={ \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in [1:0] \core_u.hehe_frontend.frontend_fetch.ins_pc_in }, Y=$memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[6][2][0]$y$21191
      New ports: A=94'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B={ \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in }, Y={ $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[6][2][0]$y$21191 [95:34] $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[6][2][0]$y$21191 [31:0] }
      New connections: $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[6][2][0]$y$21191 [33:32] = $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[6][2][0]$y$21191 [1:0]
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[7][2][0]$21204:
      Old ports: A=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B={ \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in [1:0] \core_u.hehe_frontend.frontend_fetch.ins_pc_in }, Y=$memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[7][2][0]$y$21205
      New ports: A=94'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B={ \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in }, Y={ $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[7][2][0]$y$21205 [95:34] $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[7][2][0]$y$21205 [31:0] }
      New connections: $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[7][2][0]$y$21205 [33:32] = $memory\core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue$wrmux[7][2][0]$y$21205 [1:0]
  Optimizing cells in module \hehe.
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][1][0]$12696:
      Old ports: A=$memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691, B={ \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.address_i [31:3] \core_u.hehe_backend.backend_new_fu.fu_lsu.lsu_ac.addr_i [2:0] \core_u.hehe_backend.backend_rcu.iss_rob_counter.cnt_r \core_u.hehe_backend.backend_new_fu.fu_lsu.lsu_ac.rd_addr_i \core_u.hehe_backend.backend_rcu.iss_rob_op_lsu [2:1] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_sign_i \core_u.hehe_backend.backend_rcu.iss_rob_op_lsu [3] 1'0 \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.ecause_i [2:0] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.exception_valid_i \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.exception_valid_i \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.exception_valid_i \core_u.hehe_backend.backend_new_fu.fu_lsu.lsu_ac.valid_i }, Y=$memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][1][0]$y$12697
      New ports: A={ $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][0][0]$y$12691 [2:0] }, B={ \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.address_i [31:3] \core_u.hehe_backend.backend_new_fu.fu_lsu.lsu_ac.addr_i [2:0] \core_u.hehe_backend.backend_rcu.iss_rob_counter.cnt_r \core_u.hehe_backend.backend_new_fu.fu_lsu.lsu_ac.rd_addr_i \core_u.hehe_backend.backend_rcu.iss_rob_op_lsu [2:1] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_sign_i \core_u.hehe_backend.backend_rcu.iss_rob_op_lsu [3] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.ecause_i [2:0] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.exception_valid_i \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.exception_valid_i \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.exception_valid_i \core_u.hehe_backend.backend_new_fu.fu_lsu.lsu_ac.valid_i }, Y={ $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][1][0]$y$12697 [51:8] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][1][0]$y$12697 [6:0] }
      New connections: $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[0][1][0]$y$12697 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][1][0]$12746:
      Old ports: A=$memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741, B={ \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.address_i [31:3] \core_u.hehe_backend.backend_new_fu.fu_lsu.lsu_ac.addr_i [2:0] \core_u.hehe_backend.backend_rcu.iss_rob_counter.cnt_r \core_u.hehe_backend.backend_new_fu.fu_lsu.lsu_ac.rd_addr_i \core_u.hehe_backend.backend_rcu.iss_rob_op_lsu [2:1] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_sign_i \core_u.hehe_backend.backend_rcu.iss_rob_op_lsu [3] 1'0 \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.ecause_i [2:0] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.exception_valid_i \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.exception_valid_i \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.exception_valid_i \core_u.hehe_backend.backend_new_fu.fu_lsu.lsu_ac.valid_i }, Y=$memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][1][0]$y$12747
      New ports: A={ $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [0] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][0][0]$y$12741 [2:0] }, B={ \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.address_i [31:3] \core_u.hehe_backend.backend_new_fu.fu_lsu.lsu_ac.addr_i [2:0] \core_u.hehe_backend.backend_rcu.iss_rob_counter.cnt_r \core_u.hehe_backend.backend_new_fu.fu_lsu.lsu_ac.rd_addr_i \core_u.hehe_backend.backend_rcu.iss_rob_op_lsu [2:1] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_sign_i \core_u.hehe_backend.backend_rcu.iss_rob_op_lsu [3] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.ecause_i [2:0] \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.exception_valid_i \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.exception_valid_i \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.exception_valid_i \core_u.hehe_backend.backend_new_fu.fu_lsu.lsu_ac.valid_i }, Y={ $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][1][0]$y$12747 [51:8] $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][1][0]$y$12747 [6:0] }
      New connections: $memory\core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_store_queue$wrmux[1][1][0]$y$12747 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[0][1][0]$19772:
      Old ports: A=4'0000, B=$auto$rtlil.cc:2468:Mux$12485, Y=$memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[0][1][0]$y$19773
      New ports: A=3'000, B={ $auto$rtlil.cc:2468:Mux$12485 [3] $auto$rtlil.cc:2468:Mux$12485 [1:0] }, Y={ $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[0][1][0]$y$19773 [3] $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[0][1][0]$y$19773 [1:0] }
      New connections: $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[0][1][0]$y$19773 [2] = 1'0
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[1][1][0]$19800:
      Old ports: A=4'0000, B=$auto$rtlil.cc:2468:Mux$12485, Y=$memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[1][1][0]$y$19801
      New ports: A=3'000, B={ $auto$rtlil.cc:2468:Mux$12485 [3] $auto$rtlil.cc:2468:Mux$12485 [1:0] }, Y={ $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[1][1][0]$y$19801 [3] $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[1][1][0]$y$19801 [1:0] }
      New connections: $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[1][1][0]$y$19801 [2] = 1'0
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[2][1][0]$19824:
      Old ports: A=4'0000, B=$auto$rtlil.cc:2468:Mux$12485, Y=$memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[2][1][0]$y$19825
      New ports: A=3'000, B={ $auto$rtlil.cc:2468:Mux$12485 [3] $auto$rtlil.cc:2468:Mux$12485 [1:0] }, Y={ $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[2][1][0]$y$19825 [3] $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[2][1][0]$y$19825 [1:0] }
      New connections: $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[2][1][0]$y$19825 [2] = 1'0
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[3][2][0]$19854:
      Old ports: A=$memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[3][1][0]$y$19849, B={ 2'00 \core_u.hehe_backend.backend_new_fu.fu_new_alu.ecause_o [1] 1'0 }, Y=$memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[3][2][0]$y$19855
      New ports: A={ $auto$rtlil.cc:2468:Mux$12485 [3] $auto$rtlil.cc:2468:Mux$12485 [1:0] }, B={ 1'0 \core_u.hehe_backend.backend_new_fu.fu_new_alu.ecause_o [1] 1'0 }, Y={ $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[3][2][0]$y$19855 [3] $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[3][2][0]$y$19855 [1:0] }
      New connections: $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[3][2][0]$y$19855 [2] = 1'0
  Optimizing cells in module \hehe.
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[0][2][0]$19782:
      Old ports: A=$memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[0][1][0]$y$19773, B={ 2'00 \core_u.hehe_backend.backend_new_fu.fu_new_alu.ecause_o [1] 1'0 }, Y=$memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[0][2][0]$y$19783
      New ports: A={ $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[0][1][0]$y$19773 [3] $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[0][1][0]$y$19773 [1:0] }, B={ 1'0 \core_u.hehe_backend.backend_new_fu.fu_new_alu.ecause_o [1] 1'0 }, Y={ $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[0][2][0]$y$19783 [3] $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[0][2][0]$y$19783 [1:0] }
      New connections: $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[0][2][0]$y$19783 [2] = 1'0
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[1][2][0]$19808:
      Old ports: A=$memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[1][1][0]$y$19801, B={ 2'00 \core_u.hehe_backend.backend_new_fu.fu_new_alu.ecause_o [1] 1'0 }, Y=$memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[1][2][0]$y$19809
      New ports: A={ $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[1][1][0]$y$19801 [3] $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[1][1][0]$y$19801 [1:0] }, B={ 1'0 \core_u.hehe_backend.backend_new_fu.fu_new_alu.ecause_o [1] 1'0 }, Y={ $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[1][2][0]$y$19809 [3] $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[1][2][0]$y$19809 [1:0] }
      New connections: $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[1][2][0]$y$19809 [2] = 1'0
    Consolidated identical input bits for $mux cell $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[2][2][0]$19832:
      Old ports: A=$memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[2][1][0]$y$19825, B={ 2'00 \core_u.hehe_backend.backend_new_fu.fu_new_alu.ecause_o [1] 1'0 }, Y=$memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[2][2][0]$y$19833
      New ports: A={ $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[2][1][0]$y$19825 [3] $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[2][1][0]$y$19825 [1:0] }, B={ 1'0 \core_u.hehe_backend.backend_new_fu.fu_new_alu.ecause_o [1] 1'0 }, Y={ $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[2][2][0]$y$19833 [3] $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[2][2][0]$y$19833 [1:0] }
      New connections: $memory\core_u.hehe_backend.backend_rcu.rob_ecause$wrmux[2][2][0]$y$19833 [2] = 1'0
  Optimizing cells in module \hehe.
Performed a total of 23 changes.

37.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hehe'.
<suppressed ~60 debug messages>
Removed a total of 20 cells.

37.20.22. Executing OPT_SHARE pass.

37.20.23. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$21631 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12461, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[15], rval = 2'10).
Adding SRST signal on $auto$ff.cc:266:slice$21607 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12461, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[8], rval = 2'10).
Adding SRST signal on $auto$ff.cc:266:slice$21610 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12461, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[7], rval = 2'10).
Adding SRST signal on $auto$ff.cc:266:slice$21613 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12461, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[6], rval = 2'10).
Adding SRST signal on $auto$ff.cc:266:slice$21619 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12461, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[4], rval = 2'10).
Adding SRST signal on $auto$ff.cc:266:slice$21625 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12461, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[2], rval = 2'10).
Adding SRST signal on $auto$ff.cc:266:slice$21616 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12461, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[5], rval = 2'10).
Adding SRST signal on $auto$ff.cc:266:slice$21622 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12461, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[3], rval = 2'10).
Adding SRST signal on $auto$ff.cc:266:slice$21646 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12461, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[10], rval = 2'10).
Adding SRST signal on $auto$ff.cc:266:slice$21637 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12461, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[13], rval = 2'10).
Adding SRST signal on $auto$ff.cc:266:slice$21634 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12461, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[14], rval = 2'10).
Adding SRST signal on $auto$ff.cc:266:slice$21652 ($dffe) from module hehe (D = { \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in [31:2] }, Q = { \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[7] [95:34] \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[7] [31:2] }, rval = 92'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$21643 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12461, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[11], rval = 2'10).
Adding SRST signal on $auto$ff.cc:266:slice$21604 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12461, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[9], rval = 2'10).
Adding SRST signal on $auto$ff.cc:266:slice$21628 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12461, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[1], rval = 2'10).
Adding SRST signal on $auto$ff.cc:266:slice$21640 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12461, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[12], rval = 2'10).
Adding SRST signal on $auto$ff.cc:266:slice$21649 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12461, Q = \core_u.hehe_frontend.frontend_fetch.gshare_u.PHT[0], rval = 2'10).
Adding SRST signal on $auto$ff.cc:266:slice$21695 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12613, Q = \core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc[0], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$21692 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12613, Q = \core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc[1], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$21689 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12613, Q = \core_u.hehe_frontend.frontend_fetch.btb_u.btb_pc[2], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$21673 ($dffe) from module hehe (D = { \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in [31:2] }, Q = { \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[0] [95:34] \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[0] [31:2] }, rval = 92'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$21670 ($dffe) from module hehe (D = { \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in [31:2] }, Q = { \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[1] [95:34] \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[1] [31:2] }, rval = 92'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$21667 ($dffe) from module hehe (D = { \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in [31:2] }, Q = { \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[2] [95:34] \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[2] [31:2] }, rval = 92'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$21664 ($dffe) from module hehe (D = { \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in [31:2] }, Q = { \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[3] [95:34] \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[3] [31:2] }, rval = 92'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$21661 ($dffe) from module hehe (D = { \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in [31:2] }, Q = { \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[4] [95:34] \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[4] [31:2] }, rval = 92'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$21658 ($dffe) from module hehe (D = { \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in [31:2] }, Q = { \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[5] [95:34] \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[5] [31:2] }, rval = 92'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$21655 ($dffe) from module hehe (D = { \l1icache_u.LD_DATA.d \core_u.hehe_frontend.frontend_fetch.buffer_u.next_pc_in [31:2] \core_u.hehe_frontend.frontend_fetch.ins_pc_in [31:2] }, Q = { \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[6] [95:34] \core_u.hehe_frontend.frontend_fetch.buffer_u.ins_buffer.fifo_queue[6] [31:2] }, rval = 92'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$22313 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.resp_data_i, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_data_queue[0], rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$22310 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.resp_data_i, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.load_data_queue[1], rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$22285 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.rs2_data_i, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue[0], rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$22282 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.rs2_data_i, Q = \core_u.hehe_backend.backend_new_fu.fu_lsu.nblsu_lsq.store_data_queue[1], rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$22279 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[0], rval = 6'000001).
Adding SRST signal on $auto$ff.cc:266:slice$22276 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[10], rval = 6'001011).
Adding SRST signal on $auto$ff.cc:266:slice$22273 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[11], rval = 6'001100).
Adding SRST signal on $auto$ff.cc:266:slice$22270 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[12], rval = 6'001101).
Adding SRST signal on $auto$ff.cc:266:slice$22267 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[13], rval = 6'001110).
Adding SRST signal on $auto$ff.cc:266:slice$22264 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[14], rval = 6'001111).
Adding SRST signal on $auto$ff.cc:266:slice$22261 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[15], rval = 6'010000).
Adding SRST signal on $auto$ff.cc:266:slice$22258 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[16], rval = 6'010001).
Adding SRST signal on $auto$ff.cc:266:slice$22255 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[17], rval = 6'010010).
Adding SRST signal on $auto$ff.cc:266:slice$22252 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[18], rval = 6'010011).
Adding SRST signal on $auto$ff.cc:266:slice$22249 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[19], rval = 6'010100).
Adding SRST signal on $auto$ff.cc:266:slice$22246 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[1], rval = 6'000010).
Adding SRST signal on $auto$ff.cc:266:slice$22243 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[20], rval = 6'010101).
Adding SRST signal on $auto$ff.cc:266:slice$22240 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[21], rval = 6'010110).
Adding SRST signal on $auto$ff.cc:266:slice$22237 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[22], rval = 6'010111).
Adding SRST signal on $auto$ff.cc:266:slice$22234 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[23], rval = 6'011000).
Adding SRST signal on $auto$ff.cc:266:slice$22231 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[24], rval = 6'011001).
Adding SRST signal on $auto$ff.cc:266:slice$22228 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[25], rval = 6'011010).
Adding SRST signal on $auto$ff.cc:266:slice$22225 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[26], rval = 6'011011).
Adding SRST signal on $auto$ff.cc:266:slice$22222 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[27], rval = 6'011100).
Adding SRST signal on $auto$ff.cc:266:slice$22219 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[28], rval = 6'011101).
Adding SRST signal on $auto$ff.cc:266:slice$22216 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[29], rval = 6'011110).
Adding SRST signal on $auto$ff.cc:266:slice$22213 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[2], rval = 6'000011).
Adding SRST signal on $auto$ff.cc:266:slice$22210 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[30], rval = 6'011111).
Adding SRST signal on $auto$ff.cc:266:slice$22207 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[31], rval = 6'100000).
Adding SRST signal on $auto$ff.cc:266:slice$22204 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[32], rval = 6'100001).
Adding SRST signal on $auto$ff.cc:266:slice$22193 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[3], rval = 6'000100).
Adding SRST signal on $auto$ff.cc:266:slice$22180 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[4], rval = 6'000101).
Adding SRST signal on $auto$ff.cc:266:slice$22167 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[5], rval = 6'000110).
Adding SRST signal on $auto$ff.cc:266:slice$22160 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[6], rval = 6'000111).
Adding SRST signal on $auto$ff.cc:266:slice$22157 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[7], rval = 6'001000).
Adding SRST signal on $auto$ff.cc:266:slice$22154 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[8], rval = 6'001001).
Adding SRST signal on $auto$ff.cc:266:slice$22151 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12469, Q = \core_u.hehe_backend.backend_rcu.free_list.fifo_queue[9], rval = 6'001010).
Adding SRST signal on $auto$ff.cc:266:slice$21953 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[10], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21950 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[11], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21947 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[12], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21944 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[13], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21941 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[14], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21938 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[15], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21935 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[16], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21932 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[17], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21929 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[18], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21926 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[19], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21920 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[20], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21917 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[21], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21914 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[22], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21911 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[23], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21908 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[24], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21905 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[25], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21902 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[26], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21899 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[27], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21896 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[28], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21893 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[29], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21887 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[30], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21884 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[31], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21875 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[5], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21872 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[6], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21869 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[7], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21866 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[8], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21863 ($dffe) from module hehe (D = \core_u.hehe_backend.backend_rcu.read_free_list, Q = \core_u.hehe_backend.backend_rcu.rename_reg[9], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21860 ($dffe) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:267$3938_DATA[5:0]$4241, Q = \core_u.hehe_backend.backend_rcu.rename_reg_backup[0], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21857 ($dffe) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:267$3938_DATA[5:0]$4241, Q = \core_u.hehe_backend.backend_rcu.rename_reg_backup[1], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21854 ($dffe) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:267$3938_DATA[5:0]$4241, Q = \core_u.hehe_backend.backend_rcu.rename_reg_backup[2], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21851 ($dffe) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:267$3938_DATA[5:0]$4241, Q = \core_u.hehe_backend.backend_rcu.rename_reg_backup[3], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21848 ($dffe) from module hehe (D = $flatten\core_u.\hehe_backend.\backend_rcu.$0$memwr$\rename_reg_backup$/openlane/designs/hehe/src/core_empty/units/rcu.v:267$3938_DATA[5:0]$4241, Q = \core_u.hehe_backend.backend_rcu.rename_reg_backup[4], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21819 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12517, Q = \core_u.hehe_backend.backend_rcu.rob_lprd[0], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21816 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12517, Q = \core_u.hehe_backend.backend_rcu.rob_lprd[1], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21813 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12517, Q = \core_u.hehe_backend.backend_rcu.rob_lprd[2], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21809 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12525, Q = \core_u.hehe_backend.backend_rcu.rob_op_alu[0], rval = 45'000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$21806 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12525, Q = \core_u.hehe_backend.backend_rcu.rob_op_alu[1], rval = 45'000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$21803 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12525, Q = \core_u.hehe_backend.backend_rcu.rob_op_alu[2], rval = 45'000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$21799 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12533, Q = \core_u.hehe_backend.backend_rcu.rob_op_basic[0], rval = 68'00000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$21796 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12533, Q = \core_u.hehe_backend.backend_rcu.rob_op_basic[1], rval = 68'00000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$21793 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12533, Q = \core_u.hehe_backend.backend_rcu.rob_op_basic[2], rval = 68'00000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$21789 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12541, Q = \core_u.hehe_backend.backend_rcu.rob_op_bran_exp[0], rval = 4'0000).
Adding SRST signal on $auto$ff.cc:266:slice$21786 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12541, Q = \core_u.hehe_backend.backend_rcu.rob_op_bran_exp[1], rval = 4'0000).
Adding SRST signal on $auto$ff.cc:266:slice$21783 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12541, Q = \core_u.hehe_backend.backend_rcu.rob_op_bran_exp[2], rval = 4'0000).
Adding SRST signal on $auto$ff.cc:266:slice$21779 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12549, Q = \core_u.hehe_backend.backend_rcu.rob_op_csr[0], rval = 80'00000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$21776 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12549, Q = \core_u.hehe_backend.backend_rcu.rob_op_csr[1], rval = 80'00000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$21773 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12549, Q = \core_u.hehe_backend.backend_rcu.rob_op_csr[2], rval = 80'00000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$21769 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12557, Q = \core_u.hehe_backend.backend_rcu.rob_op_fence[0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21766 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12557, Q = \core_u.hehe_backend.backend_rcu.rob_op_fence[1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21763 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12557, Q = \core_u.hehe_backend.backend_rcu.rob_op_fence[2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21759 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12565, Q = \core_u.hehe_backend.backend_rcu.rob_op_lsu[0], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$21756 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12565, Q = \core_u.hehe_backend.backend_rcu.rob_op_lsu[1], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$21753 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12565, Q = \core_u.hehe_backend.backend_rcu.rob_op_lsu[2], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$21749 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12573, Q = \core_u.hehe_backend.backend_rcu.rob_prd[0], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21746 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12573, Q = \core_u.hehe_backend.backend_rcu.rob_prd[1], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21743 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12573, Q = \core_u.hehe_backend.backend_rcu.rob_prd[2], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21739 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12581, Q = \core_u.hehe_backend.backend_rcu.rob_prs1[0], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21736 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12581, Q = \core_u.hehe_backend.backend_rcu.rob_prs1[1], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21733 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12581, Q = \core_u.hehe_backend.backend_rcu.rob_prs1[2], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21729 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12589, Q = \core_u.hehe_backend.backend_rcu.rob_prs2[0], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21726 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12589, Q = \core_u.hehe_backend.backend_rcu.rob_prs2[1], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21723 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12589, Q = \core_u.hehe_backend.backend_rcu.rob_prs2[2], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$21719 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12597, Q = \core_u.hehe_backend.backend_rcu.rob_rd[0], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$21716 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12597, Q = \core_u.hehe_backend.backend_rcu.rob_rd[1], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$21713 ($dffe) from module hehe (D = $auto$rtlil.cc:2468:Mux$12597, Q = \core_u.hehe_backend.backend_rcu.rob_rd[2], rval = 5'00000).

37.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hehe..
Removed 121 unused cells and 358 unused wires.
<suppressed ~122 debug messages>

37.20.25. Executing OPT_EXPR pass (perform const folding).
