#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr  3 20:33:06 2020
# Process ID: 20524
# Current directory: C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.runs/synth_1
# Command line: vivado.exe -log Top_Student.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl
# Log file: C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.runs/synth_1/Top_Student.vds
# Journal file: C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/Taylor/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7028 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 373.098 ; gain = 98.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:18]
	Parameter MIN_VOL bound to: 2000 - type: integer 
	Parameter STEP bound to: 131 - type: integer 
	Parameter MAX_LEN bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/clk20k.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk' (1#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/clk20k.v:23]
INFO: [Synth 8-6157] synthesizing module 'single_pulse' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/single_pulse.v:23]
INFO: [Synth 8-6157] synthesizing module 'single_dff' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/single_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_dff' (2#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/single_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_pulse' (3#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/single_pulse.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/mux1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux1' (4#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/mux1.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcd' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcd' (5#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/bcd.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'binary' does not match port width (5) of module 'bcd' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:94]
INFO: [Synth 8-6157] synthesizing module 'char_disp' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/char_disp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'char_disp' (6#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/char_disp.v:23]
INFO: [Synth 8-6157] synthesizing module 'string_driver' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/string_driver.v:23]
WARNING: [Synth 8-5788] Register i_reg in module string_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/string_driver.v:31]
WARNING: [Synth 8-5788] Register char3_reg in module string_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/string_driver.v:36]
WARNING: [Synth 8-5788] Register char2_reg in module string_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/string_driver.v:37]
WARNING: [Synth 8-5788] Register char1_reg in module string_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/string_driver.v:38]
WARNING: [Synth 8-5788] Register char0_reg in module string_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/string_driver.v:39]
INFO: [Synth 8-6155] done synthesizing module 'string_driver' (7#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/string_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux3to1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux3to1' (8#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/mux.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'sig1' does not match port width (16) of module 'mux3to1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:111]
WARNING: [Synth 8-689] width (8) of port connection 'sig2' does not match port width (16) of module 'mux3to1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:111]
WARNING: [Synth 8-689] width (8) of port connection 'watchSeg' does not match port width (16) of module 'mux3to1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:111]
WARNING: [Synth 8-689] width (8) of port connection 'opt' does not match port width (16) of module 'mux3to1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:111]
WARNING: [Synth 8-689] width (8) of port connection 'sig1' does not match port width (16) of module 'mux3to1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:112]
WARNING: [Synth 8-689] width (8) of port connection 'sig2' does not match port width (16) of module 'mux3to1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:112]
WARNING: [Synth 8-689] width (8) of port connection 'watchSeg' does not match port width (16) of module 'mux3to1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:112]
WARNING: [Synth 8-689] width (8) of port connection 'opt' does not match port width (16) of module 'mux3to1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:112]
WARNING: [Synth 8-689] width (8) of port connection 'sig2' does not match port width (16) of module 'mux3to1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:113]
WARNING: [Synth 8-689] width (8) of port connection 'watchSeg' does not match port width (16) of module 'mux3to1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:113]
WARNING: [Synth 8-689] width (8) of port connection 'opt' does not match port width (16) of module 'mux3to1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:113]
WARNING: [Synth 8-689] width (8) of port connection 'sig2' does not match port width (16) of module 'mux3to1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:114]
WARNING: [Synth 8-689] width (8) of port connection 'watchSeg' does not match port width (16) of module 'mux3to1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:114]
WARNING: [Synth 8-689] width (8) of port connection 'opt' does not match port width (16) of module 'mux3to1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:114]
INFO: [Synth 8-6157] synthesizing module 'ledDriv' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/ledDriv.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/ledDriv.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ledDriv' (9#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/ledDriv.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'sig1' does not match port width (16) of module 'mux1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:122]
WARNING: [Synth 8-689] width (8) of port connection 'sig2' does not match port width (16) of module 'mux1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:122]
WARNING: [Synth 8-689] width (8) of port connection 'opt' does not match port width (16) of module 'mux1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:122]
WARNING: [Synth 8-689] width (4) of port connection 'sig1' does not match port width (16) of module 'mux1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:123]
WARNING: [Synth 8-689] width (4) of port connection 'sig2' does not match port width (16) of module 'mux1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:123]
WARNING: [Synth 8-689] width (4) of port connection 'opt' does not match port width (16) of module 'mux1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:123]
WARNING: [Synth 8-689] width (8) of port connection 'sig1' does not match port width (16) of module 'mux1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:124]
WARNING: [Synth 8-689] width (8) of port connection 'sig2' does not match port width (16) of module 'mux1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:124]
WARNING: [Synth 8-689] width (8) of port connection 'opt' does not match port width (16) of module 'mux1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:124]
WARNING: [Synth 8-689] width (4) of port connection 'sig1' does not match port width (16) of module 'mux1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:125]
WARNING: [Synth 8-689] width (4) of port connection 'sig2' does not match port width (16) of module 'mux1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:125]
WARNING: [Synth 8-689] width (4) of port connection 'opt' does not match port width (16) of module 'mux1' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:125]
INFO: [Synth 8-6157] synthesizing module 'coordinate_display' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/coordinate_display.v:25]
INFO: [Synth 8-6157] synthesizing module 'xycalculator' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/xycalculator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xycalculator' (10#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/xycalculator.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_border' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/draw_border.v:23]
INFO: [Synth 8-6155] done synthesizing module 'draw_border' (11#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/draw_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'volume_bar' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/volume_bar.v:24]
WARNING: [Synth 8-6014] Unused sequential element flag0_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/volume_bar.v:48]
WARNING: [Synth 8-6014] Unused sequential element flag1_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/volume_bar.v:49]
WARNING: [Synth 8-6014] Unused sequential element flag2_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/volume_bar.v:50]
WARNING: [Synth 8-6014] Unused sequential element flag3_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/volume_bar.v:51]
WARNING: [Synth 8-6014] Unused sequential element flag4_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/volume_bar.v:52]
WARNING: [Synth 8-6014] Unused sequential element flag5_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/volume_bar.v:53]
WARNING: [Synth 8-6014] Unused sequential element flag6_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/volume_bar.v:54]
WARNING: [Synth 8-6014] Unused sequential element flag7_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/volume_bar.v:55]
WARNING: [Synth 8-6014] Unused sequential element flag8_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/volume_bar.v:56]
WARNING: [Synth 8-6014] Unused sequential element flag9_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/volume_bar.v:57]
WARNING: [Synth 8-6014] Unused sequential element flag10_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/volume_bar.v:58]
WARNING: [Synth 8-6014] Unused sequential element flag11_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/volume_bar.v:59]
WARNING: [Synth 8-6014] Unused sequential element flag12_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/volume_bar.v:60]
WARNING: [Synth 8-6014] Unused sequential element flag13_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/volume_bar.v:61]
WARNING: [Synth 8-6014] Unused sequential element flag14_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/volume_bar.v:62]
WARNING: [Synth 8-6014] Unused sequential element flag15_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/volume_bar.v:63]
WARNING: [Synth 8-6014] Unused sequential element low_volume_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/volume_bar.v:64]
WARNING: [Synth 8-6014] Unused sequential element medium_volume_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/volume_bar.v:65]
WARNING: [Synth 8-6014] Unused sequential element high_volume_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/volume_bar.v:66]
INFO: [Synth 8-6155] done synthesizing module 'volume_bar' (12#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/volume_bar.v:24]
INFO: [Synth 8-6157] synthesizing module 'logo_orange' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/logo_orange.v:23]
	Parameter STARTX bound to: 0 - type: integer 
	Parameter ENDX bound to: 95 - type: integer 
	Parameter LOGO_HEIGHT bound to: 56 - type: integer 
	Parameter startY bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element row_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/logo_orange.v:30]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/logo_orange.v:30]
INFO: [Synth 8-6155] done synthesizing module 'logo_orange' (13#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/logo_orange.v:23]
INFO: [Synth 8-6157] synthesizing module 'logo_white' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/logo_white.v:23]
	Parameter STARTX bound to: 0 - type: integer 
	Parameter ENDX bound to: 95 - type: integer 
	Parameter LOGO_HEIGHT bound to: 56 - type: integer 
	Parameter startY bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element row_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/logo_white.v:30]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/logo_white.v:30]
INFO: [Synth 8-6155] done synthesizing module 'logo_white' (14#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/logo_white.v:23]
INFO: [Synth 8-6157] synthesizing module 'logo_blue' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/logo_blue.v:23]
	Parameter STARTX bound to: 0 - type: integer 
	Parameter ENDX bound to: 95 - type: integer 
	Parameter LOGO_HEIGHT bound to: 56 - type: integer 
	Parameter startY bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element row_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/logo_blue.v:30]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/logo_blue.v:30]
INFO: [Synth 8-6155] done synthesizing module 'logo_blue' (15#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/logo_blue.v:23]
INFO: [Synth 8-6157] synthesizing module 'start_tetris' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/start_tetris.v:23]
	Parameter MAX_LEN bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'logo_tetris' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/logo_tetris.v:23]
	Parameter STARTX bound to: 15 - type: integer 
	Parameter ENDX bound to: 78 - type: integer 
	Parameter LOGO_HEIGHT bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element row_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/logo_tetris.v:30]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/logo_tetris.v:30]
INFO: [Synth 8-6155] done synthesizing module 'logo_tetris' (16#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/logo_tetris.v:23]
INFO: [Synth 8-6157] synthesizing module 'str_oled' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/str_oled.v:23]
	Parameter CHAR_WIDTH bound to: 5 - type: integer 
	Parameter CHAR_HEIGHT bound to: 8 - type: integer 
	Parameter START_INDEX bound to: 2 - type: integer 
	Parameter END_INDEX bound to: 91 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'text_disp' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/text_disp.v:23]
	Parameter CHAR_WIDTH bound to: 5 - type: integer 
	Parameter CHAR_HEIGHT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'font' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Font_table.v:23]
INFO: [Synth 8-6155] done synthesizing module 'font' (17#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Font_table.v:23]
WARNING: [Synth 8-6014] Unused sequential element row_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/text_disp.v:34]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/text_disp.v:34]
INFO: [Synth 8-6155] done synthesizing module 'text_disp' (18#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/text_disp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'str_oled' (19#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/str_oled.v:23]
WARNING: [Synth 8-689] width (120) of port connection 'pixel' does not match port width (1) of module 'str_oled' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/start_tetris.v:41]
WARNING: [Synth 8-689] width (120) of port connection 'pixel' does not match port width (1) of module 'str_oled' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/start_tetris.v:42]
WARNING: [Synth 8-689] width (120) of port connection 'pixel' does not match port width (1) of module 'str_oled' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/start_tetris.v:43]
WARNING: [Synth 8-689] width (120) of port connection 'pixel' does not match port width (1) of module 'str_oled' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/start_tetris.v:44]
WARNING: [Synth 8-689] width (120) of port connection 'pixel' does not match port width (1) of module 'str_oled' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/start_tetris.v:45]
WARNING: [Synth 8-689] width (120) of port connection 'pixel' does not match port width (1) of module 'str_oled' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/start_tetris.v:46]
WARNING: [Synth 8-689] width (120) of port connection 'pixel' does not match port width (1) of module 'str_oled' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/start_tetris.v:47]
WARNING: [Synth 8-689] width (120) of port connection 'pixel' does not match port width (1) of module 'str_oled' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/start_tetris.v:48]
INFO: [Synth 8-6155] done synthesizing module 'start_tetris' (20#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/start_tetris.v:23]
INFO: [Synth 8-6157] synthesizing module 'tetris_main' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/tetris_main.v:25]
WARNING: [Synth 8-689] width (4) of port connection 'char' does not match port width (8) of module 'char_disp' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/tetris_main.v:51]
WARNING: [Synth 8-689] width (2) of port connection 'char' does not match port width (8) of module 'char_disp' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/tetris_main.v:52]
INFO: [Synth 8-6157] synthesizing module 'collision_check' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/rotate_check.v:23]
INFO: [Synth 8-6155] done synthesizing module 'collision_check' (21#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/rotate_check.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/tetris_main.v:211]
WARNING: [Synth 8-6014] Unused sequential element block_out_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/tetris_main.v:69]
WARNING: [Synth 8-6014] Unused sequential element border_out_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/tetris_main.v:73]
WARNING: [Synth 8-6014] Unused sequential element gameState_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/tetris_main.v:84]
WARNING: [Synth 8-6014] Unused sequential element generate_block_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/tetris_main.v:92]
WARNING: [Synth 8-6014] Unused sequential element collision_down_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/tetris_main.v:185]
WARNING: [Synth 8-5788] Register first_game_reg in module tetris_main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/tetris_main.v:91]
WARNING: [Synth 8-5788] Register movement_reg in module tetris_main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/tetris_main.v:100]
WARNING: [Synth 8-5788] Register top_left_reg in module tetris_main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/tetris_main.v:51]
WARNING: [Synth 8-5788] Register block_state_reg in module tetris_main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/tetris_main.v:52]
WARNING: [Synth 8-5788] Register lowest_row_reg in module tetris_main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/tetris_main.v:60]
INFO: [Synth 8-6155] done synthesizing module 'tetris_main' (22#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/tetris_main.v:25]
INFO: [Synth 8-6157] synthesizing module 'peak_average' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/peak_average.v:23]
	Parameter DIVISOR bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'avgPeak_table' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/avgPeak_table.v:23]
INFO: [Synth 8-6155] done synthesizing module 'avgPeak_table' (23#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/avgPeak_table.v:23]
INFO: [Synth 8-6155] done synthesizing module 'peak_average' (24#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/peak_average.v:23]
INFO: [Synth 8-6157] synthesizing module 'custom_border' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/custom_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'colourHex_disp' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/colourHex_disp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'colourHex_disp' (25#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/colourHex_disp.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/custom_border.v:77]
INFO: [Synth 8-6155] done synthesizing module 'custom_border' (26#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/custom_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'custom_background' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/custom_background.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/custom_background.v:77]
INFO: [Synth 8-6155] done synthesizing module 'custom_background' (27#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/custom_background.v:23]
INFO: [Synth 8-6157] synthesizing module 'custom_low' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/custom_low.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/custom_low.v:77]
INFO: [Synth 8-6155] done synthesizing module 'custom_low' (28#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/custom_low.v:23]
INFO: [Synth 8-6157] synthesizing module 'custom_med' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/custom_med.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/custom_med.v:77]
INFO: [Synth 8-6155] done synthesizing module 'custom_med' (29#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/custom_med.v:23]
INFO: [Synth 8-6157] synthesizing module 'custom_high' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/custom_high.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/custom_high.v:77]
INFO: [Synth 8-6155] done synthesizing module 'custom_high' (30#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/custom_high.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/coordinate_display.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/coordinate_display.v:160]
WARNING: [Synth 8-6014] Unused sequential element startScreen_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/coordinate_display.v:159]
INFO: [Synth 8-6155] done synthesizing module 'coordinate_display' (31#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/coordinate_display.v:25]
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/stopwatch.v:24]
WARNING: [Synth 8-689] width (5) of port connection 'char' does not match port width (8) of module 'char_disp' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/stopwatch.v:86]
WARNING: [Synth 8-689] width (5) of port connection 'char' does not match port width (8) of module 'char_disp' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/stopwatch.v:87]
WARNING: [Synth 8-689] width (5) of port connection 'char' does not match port width (8) of module 'char_disp' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/stopwatch.v:88]
WARNING: [Synth 8-689] width (5) of port connection 'char' does not match port width (8) of module 'char_disp' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/stopwatch.v:89]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (32#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/stopwatch.v:24]
INFO: [Synth 8-6157] synthesizing module 'Audio_Capture' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Capture' (33#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/Oled_Display.v:124]
INFO: [Synth 8-226] default block is never used [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/Oled_Display.v:201]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/Oled_Display.v:349]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (34#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/Oled_Display.v:36]
WARNING: [Synth 8-5788] Register ecoMode_reg in module Top_Student is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:129]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (35#1) [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:18]
WARNING: [Synth 8-3331] design custom_high has unconnected port mid_sel
WARNING: [Synth 8-3331] design custom_med has unconnected port mid_sel
WARNING: [Synth 8-3331] design custom_low has unconnected port mid_sel
WARNING: [Synth 8-3331] design custom_background has unconnected port mid_sel
WARNING: [Synth 8-3331] design custom_border has unconnected port mid_sel
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[48]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[47]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[46]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[45]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[44]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[43]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[42]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[41]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[40]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[39]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[38]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[37]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[36]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[35]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[34]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[33]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[32]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[31]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[30]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[29]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[28]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[27]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[26]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[25]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[24]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[23]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[22]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[21]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[20]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[19]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[18]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[17]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[16]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[15]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[14]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[13]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[12]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[11]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[10]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[9]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[8]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[7]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[6]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[5]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[4]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[3]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[2]
WARNING: [Synth 8-3331] design collision_check has unconnected port current_blocks[1]
WARNING: [Synth 8-3331] design tetris_main has unconnected port btn_up
WARNING: [Synth 8-3331] design start_tetris has unconnected port btnL
WARNING: [Synth 8-3331] design start_tetris has unconnected port btnR
WARNING: [Synth 8-3331] design coordinate_display has unconnected port clk40sig
WARNING: [Synth 8-3331] design coordinate_display has unconnected port text_onOff
WARNING: [Synth 8-3331] design Top_Student has unconnected port JC[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[6]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[5]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[4]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 442.348 ; gain = 167.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 442.348 ; gain = 167.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 442.348 ; gain = 167.309
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 831.727 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 831.883 ; gain = 556.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 831.883 ; gain = 556.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 831.883 ; gain = 556.844
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "slowclk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "seg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gameReset" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "continue" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "newgame" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "credits" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OLED_colour0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "top_left0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'customColour_reg' into 'custom_flag_reg' [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/coordinate_display.v:58]
WARNING: [Synth 8-6014] Unused sequential element customColour_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/imports/EE2026-Design-Project-master/coordinate_display.v:58]
INFO: [Synth 8-5544] ROM "mode_brd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode_background" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode_low" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode_med" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode_high" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "second_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 831.883 ; gain = 556.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |str_oled                 |          16|      8772|
|2     |start_tetris__GC0        |           1|       470|
|3     |peak_average__GC0        |           1|      4148|
|4     |tetris_main              |           1|     37192|
|5     |coordinate_display__GCB1 |           1|      8947|
|6     |Top_Student__GC0         |           1|     25974|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 21    
	   2 Input     17 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 7     
	   3 Input      8 Bit       Adders := 481   
	   2 Input      8 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 240   
	   2 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 5     
	   3 Input      4 Bit       Adders := 480   
	   2 Input      4 Bit       Adders := 44    
	  15 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 19    
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	              300 Bit    Registers := 2     
	              118 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 50    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 299   
+---Muxes : 
	   2 Input    300 Bit        Muxes := 3     
	   2 Input    103 Bit        Muxes := 3     
	   4 Input     48 Bit        Muxes := 6     
	   2 Input     48 Bit        Muxes := 11    
	   8 Input     48 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 3     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 19    
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	  15 Input      8 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 21    
	   4 Input      8 Bit        Muxes := 5     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	  32 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 101   
	   4 Input      4 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 29    
	   2 Input      2 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 131   
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	  15 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module text_disp__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module text_disp__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module text_disp__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module text_disp__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module text_disp__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module text_disp__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module text_disp__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module text_disp__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module text_disp__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module text_disp__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module text_disp__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module text_disp__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module text_disp__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module text_disp__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module text_disp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module str_oled 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module logo_tetris 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module start_tetris 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    103 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 9     
Module char_disp__1 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module char_disp__2 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module tetris_main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              300 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    300 Bit        Muxes := 3     
	   4 Input     48 Bit        Muxes := 6     
	   2 Input     48 Bit        Muxes := 11    
	   8 Input     48 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module avgPeak_table__1 
Detailed RTL Component Info : 
+---Registers : 
	              118 Bit    Registers := 1     
Module avgPeak_table 
Detailed RTL Component Info : 
+---Registers : 
	              118 Bit    Registers := 1     
Module peak_average 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module draw_border 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module volume_bar 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module logo_orange 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module logo_white 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module logo_blue 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module xycalculator 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
Module custom_border 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 1     
Module custom_background 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 1     
Module custom_low 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 1     
Module custom_med 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 1     
Module custom_high 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 1     
Module coordinate_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 3     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
	   7 Input      1 Bit        Muxes := 13    
Module clk__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module single_dff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module single_dff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module single_dff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module single_dff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module single_dff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module single_dff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module single_dff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module single_dff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module single_dff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module single_dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module char_disp__7 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module char_disp__8 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module string_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module char_disp__9 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module char_disp__10 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module char_disp__11 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module char_disp 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module mux3to1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module mux3to1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module mux3to1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module mux3to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module clk__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ledDriv__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module clk__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ledDriv 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module mux1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module char_disp__3 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module char_disp__4 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module char_disp__5 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module char_disp__6 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module stopwatch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module Audio_Capture 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element clk10/slowclk_reg was removed.  [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/clk20k.v:28]
INFO: [Synth 8-5545] ROM "clk625m/slowclk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk20k/slowclk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk361/slowclk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk40/slowclk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk20/slowclk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk4/slowclk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1/slowclk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "credits" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "newgame" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "continue" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "topleftdebug/seg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "blockstatedebug/seg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "clk600/slowclk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk600/slowclk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "minute_tens_pos/seg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "minute_pos/seg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "second_tens_pos/seg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "second_pos/seg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "second_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "char1/seg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char0/seg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "str_0/seg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "str_1/seg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "str_2/seg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "str_3/seg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "clk1/slowclk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk20k/slowclk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk4/slowclk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk625m/slowclk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk361/slowclk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk40/slowclk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk20/slowclk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design Top_Student has unconnected port JC[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[6]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[5]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[4]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[2]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisgame /movement_reg)
INFO: [Synth 8-3886] merging instance 'disp1/tetrisgame/OLED_colour_reg[0]' (FDR) to 'disp1/tetrisgame/OLED_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'disp1/tetrisgame/OLED_colour_reg[1]' (FDR) to 'disp1/tetrisgame/OLED_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'disp1/tetrisgame/OLED_colour_reg[2]' (FDR) to 'disp1/tetrisgame/OLED_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'disp1/tetrisgame/OLED_colour_reg[3]' (FDR) to 'disp1/tetrisgame/OLED_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'disp1/tetrisgame/OLED_colour_reg[4]' (FDR) to 'disp1/tetrisgame/OLED_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'disp1/tetrisgame/OLED_colour_reg[5]' (FDR) to 'disp1/tetrisgame/OLED_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'disp1/tetrisgame/OLED_colour_reg[6]' (FDR) to 'disp1/tetrisgame/OLED_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'disp1/tetrisgame/OLED_colour_reg[7]' (FDR) to 'disp1/tetrisgame/OLED_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'disp1/tetrisgame/OLED_colour_reg[8]' (FDR) to 'disp1/tetrisgame/OLED_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'disp1/tetrisgame/OLED_colour_reg[9]' (FDR) to 'disp1/tetrisgame/OLED_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'disp1/tetrisgame/OLED_colour_reg[11]' (FDS) to 'disp1/tetrisgame/OLED_colour_reg[15]'
INFO: [Synth 8-3886] merging instance 'disp1/tetrisgame/OLED_colour_reg[12]' (FDS) to 'disp1/tetrisgame/OLED_colour_reg[15]'
INFO: [Synth 8-3886] merging instance 'disp1/tetrisgame/OLED_colour_reg[13]' (FDS) to 'disp1/tetrisgame/OLED_colour_reg[15]'
INFO: [Synth 8-3886] merging instance 'disp1/tetrisgame/OLED_colour_reg[14]' (FDS) to 'disp1/tetrisgame/OLED_colour_reg[15]'
WARNING: [Synth 8-3332] Sequential element (movement_reg) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[299]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[288]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[287]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[276]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[275]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[264]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[263]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[252]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[251]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[240]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[239]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[228]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[227]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[216]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[215]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[204]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[203]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[192]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[191]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[180]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[179]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[168]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[167]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[156]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[155]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[144]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[143]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[132]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[131]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[120]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[119]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[108]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[107]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[96]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[95]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[84]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[83]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[72]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[71]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[60]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[59]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[48]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[47]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[36]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[35]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[24]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[23]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[12]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[11]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (static_blocks_reg[0]) is unused and will be removed from module tetris_main.
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[1]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[2]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[3]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[4]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[5]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[6]' (FD) to 'peakAvgi_2/peakTable/number_reg[118]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[7]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[8]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[9]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[10]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[11]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[12]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[13]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[14]' (FD) to 'peakAvgi_2/peakTable/number_reg[118]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[15]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[16]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[17]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[18]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[19]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[20]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[21]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[22]' (FD) to 'peakAvgi_2/peakTable/number_reg[118]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[23]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[24]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[25]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[26]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[27]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[28]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[29]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[30]' (FD) to 'peakAvgi_2/peakTable/number_reg[118]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[31]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[32]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[33]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[34]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[35]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[36]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[37]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[38]' (FD) to 'peakAvgi_2/peakTable/number_reg[118]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[39]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[40]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[41]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[42]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[43]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[44]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[45]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[46]' (FD) to 'peakAvgi_2/peakTable/number_reg[118]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[47]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[48]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[52]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[54]' (FD) to 'peakAvgi_2/peakTable/number_reg[118]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[55]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[56]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[61]' (FD) to 'peakAvgi_2/peakTable/number_reg[118]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[62]' (FD) to 'peakAvgi_2/peakTable/number_reg[118]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[63]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[64]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[65]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[66]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[67]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[68]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[69]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[70]' (FD) to 'peakAvgi_2/peakTable/number_reg[118]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[71]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[72]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[73]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[74]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[75]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[76]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[77]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[78]' (FD) to 'peakAvgi_2/peakTable/number_reg[118]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[79]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[80]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[81]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[82]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[83]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[84]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[85]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[86]' (FD) to 'peakAvgi_2/peakTable/number_reg[118]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[87]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[88]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[89]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[90]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[91]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[92]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[93]' (FD) to 'peakAvgi_2/peakTable/number_reg[117]'
INFO: [Synth 8-3886] merging instance 'peakAvgi_2/avgTable/number_reg[94]' (FD) to 'peakAvgi_2/peakTable/number_reg[118]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peakAvgi_2/\peakTable/number_reg[117] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (peakAvgi_2/\peakTable/number_reg[118] )
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module logo_blue.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/watchmod/\seconds_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/strdriv/\char0_reg[3] )
WARNING: [Synth 8-3332] Sequential element (i_reg[2]) is unused and will be removed from module string_driver.
WARNING: [Synth 8-3332] Sequential element (i_reg[1]) is unused and will be removed from module string_driver.
WARNING: [Synth 8-3332] Sequential element (i_reg[0]) is unused and will be removed from module string_driver.
WARNING: [Synth 8-3332] Sequential element (char0_reg[3]) is unused and will be removed from module string_driver.
WARNING: [Synth 8-3332] Sequential element (seconds_reg[4]) is unused and will be removed from module stopwatch.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/option1 /text14/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/option1 /text13/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/option1 /text12/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/option1 /text11/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/option1 /text1/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/option1 /text0/pixel_reg)
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__1.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__2.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__12.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__13.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__14.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/option2 /text14/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/option2 /text13/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/option2 /text12/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/option2 /text11/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/option2 /text6/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/option2 /text1/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/option2 /text0/pixel_reg)
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__29.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__28.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__23.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__18.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__17.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__16.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__15.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/option3 /text14/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/option3 /text13/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/option3 /text12/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/option3 /text11/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/option3 /text10/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/option3 /text1/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/option3 /text0/pixel_reg)
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__44.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__43.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__34.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__33.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__32.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__31.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__30.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits0 /text14/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits0 /text13/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits0 /text12/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits0 /text11/pixel_reg)
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__48.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__47.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__46.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__45.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits1 /text8/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits1 /text7/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits1 /text6/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits1 /text5/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits1 /text4/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits1 /text3/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits1 /text2/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits1 /text1/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits1 /text0/pixel_reg)
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__74.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__73.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__72.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__71.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__70.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__69.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__68.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__67.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__66.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits2 /text10/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits2 /text7/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits2 /text6/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits2 /text5/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits2 /text4/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits2 /text3/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits2 /text2/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits2 /text1/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits2 /text0/pixel_reg)
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__89.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__88.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__87.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__86.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__85.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__84.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__83.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__82.
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__79.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits3 /text14/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits3 /text13/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits3 /text12/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits3 /text11/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits3 /text10/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits3 /text9/pixel_reg)
WARNING: [Synth 8-3332] Sequential element (pixel_reg) is unused and will be removed from module text_disp__95.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits4 /text10/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits4 /text7/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits4 /text6/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits4 /text5/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits4 /text4/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits4 /text3/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits4 /text2/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits4 /text1/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits4 /text0/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits5 /text8/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits5 /text7/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits5 /text6/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits5 /text5/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits5 /text4/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits5 /text3/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits5 /text2/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits5 /text1/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits5 /text0/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits6 /text14/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits6 /text7/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits7 /text11/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits7 /text5/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits7 /text2/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits7 /text1/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/tetrisMenu/credits7 /text0/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/volume_info /text14/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/volume_info /text13/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/volume_info /text8/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/volume_info /text1/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/volume_info /text0/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/peak_info /text14/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/peak_info /text13/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/peak_info /text12/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/peak_info /text11/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/peak_info /text10/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/peak_info /text9/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/peak_info /text4/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/peak_info /text3/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/peak_info /text2/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/peak_info /text1/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/peak_info /text0/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/peakNumber /text14/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/peakNumber /text13/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/peakNumber /text12/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/peakNumber /text11/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/peakNumber /text10/pixel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp1/peakAvg/peakNumber /text9/pixel_reg)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:44 . Memory (MB): peak = 886.102 ; gain = 611.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------+---------------+----------------+
|Module Name | RTL Object     | Depth x Width | Implemented As | 
+------------+----------------+---------------+----------------+
|font        | data           | 256x40        | LUT            | 
|text_disp   | font_disp/data | 256x40        | LUT            | 
|text_disp   | font_disp/data | 256x40        | LUT            | 
|text_disp   | font_disp/data | 256x40        | LUT            | 
|text_disp   | font_disp/data | 256x40        | LUT            | 
|text_disp   | font_disp/data | 256x40        | LUT            | 
|text_disp   | font_disp/data | 256x40        | LUT            | 
|text_disp   | font_disp/data | 256x40        | LUT            | 
|text_disp   | font_disp/data | 256x40        | LUT            | 
|text_disp   | font_disp/data | 256x40        | LUT            | 
|text_disp   | font_disp/data | 256x40        | LUT            | 
|text_disp   | font_disp/data | 256x40        | LUT            | 
|text_disp   | font_disp/data | 256x40        | LUT            | 
|text_disp   | font_disp/data | 256x40        | LUT            | 
|text_disp   | font_disp/data | 256x40        | LUT            | 
|text_disp   | font_disp/data | 256x40        | LUT            | 
+------------+----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |str_oled                 |           1|      1212|
|2     |start_tetris__GC0        |           1|       307|
|3     |peak_average__GC0        |           1|       342|
|4     |tetris_main              |           1|      8617|
|5     |coordinate_display__GCB1 |           1|      3646|
|6     |Top_Student__GC0         |           1|      3999|
|7     |str_oled__1              |           1|      1236|
|8     |str_oled__2              |           1|      1330|
|9     |str_oled__3              |           1|      1203|
|10    |str_oled__4              |           1|       831|
|11    |str_oled__5              |           1|       840|
|12    |str_oled__6              |           1|      1048|
|13    |str_oled__7              |           1|       847|
|14    |str_oled__8              |           1|       819|
|15    |str_oled__9              |           1|      1314|
|16    |str_oled__10             |           1|      1057|
|17    |str_oled__11             |           1|      1079|
|18    |str_oled__12             |           1|       741|
|19    |str_oled__13             |           1|       823|
|20    |str_oled__14             |           1|       911|
|21    |str_oled__15             |           1|       830|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:54 . Memory (MB): peak = 886.102 ; gain = 611.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:56 . Memory (MB): peak = 894.535 ; gain = 619.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |str_oled                 |           1|      1212|
|2     |start_tetris__GC0        |           1|       307|
|3     |peak_average__GC0        |           1|       342|
|4     |tetris_main              |           1|      8617|
|5     |coordinate_display__GCB1 |           1|      3646|
|6     |Top_Student__GC0         |           1|      3999|
|7     |str_oled__1              |           1|      1236|
|8     |str_oled__2              |           1|      1330|
|9     |str_oled__3              |           1|      1203|
|10    |str_oled__4              |           1|       831|
|11    |str_oled__5              |           1|       840|
|12    |str_oled__6              |           1|      1048|
|13    |str_oled__7              |           1|       847|
|14    |str_oled__8              |           1|       819|
|15    |str_oled__9              |           1|      1314|
|16    |str_oled__10             |           1|      1057|
|17    |str_oled__11             |           1|      1079|
|18    |str_oled__12             |           1|       741|
|19    |str_oled__13             |           1|       823|
|20    |str_oled__14             |           1|       911|
|21    |str_oled__15             |           1|       830|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:44 ; elapsed = 00:02:02 . Memory (MB): peak = 946.438 ; gain = 671.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:46 ; elapsed = 00:02:04 . Memory (MB): peak = 946.438 ; gain = 671.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:47 ; elapsed = 00:02:04 . Memory (MB): peak = 946.438 ; gain = 671.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:48 ; elapsed = 00:02:05 . Memory (MB): peak = 946.438 ; gain = 671.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:48 ; elapsed = 00:02:05 . Memory (MB): peak = 946.438 ; gain = 671.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:48 ; elapsed = 00:02:06 . Memory (MB): peak = 946.438 ; gain = 671.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:48 ; elapsed = 00:02:06 . Memory (MB): peak = 946.438 ; gain = 671.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     7|
|2     |CARRY4 |  1498|
|3     |LUT1   |  1554|
|4     |LUT2   |  2952|
|5     |LUT3   |   996|
|6     |LUT4   |   958|
|7     |LUT5   |  1088|
|8     |LUT6   |  3939|
|9     |MUXF7  |   327|
|10    |MUXF8  |    45|
|11    |FDCE   |   667|
|12    |FDE_1  |    32|
|13    |FDPE   |     1|
|14    |FDRE   |  1070|
|15    |FDSE   |    30|
|16    |IBUF   |    16|
|17    |OBUF   |    37|
|18    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+-------------------+------+
|      |Instance             |Module             |Cells |
+------+---------------------+-------------------+------+
|1     |top                  |                   | 15218|
|2     |  clk1               |clk                |    54|
|3     |  clk20              |clk_0              |    55|
|4     |  clk20k             |clk_1              |    52|
|5     |  clk361             |clk_2              |    54|
|6     |  clk4               |clk_3              |    56|
|7     |  clk625m            |clk_4              |    51|
|8     |  disp1              |coordinate_display | 13402|
|9     |    border1          |draw_border        |     1|
|10    |    coord            |xycalculator       |  4906|
|11    |    customHigh       |custom_high        |   120|
|12    |    customLow        |custom_low         |    98|
|13    |    customMed        |custom_med         |    98|
|14    |    custombackgrd    |custom_background  |   115|
|15    |    customborder     |custom_border      |    98|
|16    |    orange           |logo_orange        |    54|
|17    |    peakAvg          |peak_average       |  1596|
|18    |      average_info   |str_oled_126       |   538|
|19    |        text10       |text_disp_150      |     2|
|20    |        text4        |text_disp_151      |     1|
|21    |        text5        |text_disp_152      |     2|
|22    |        text6        |text_disp_153      |     2|
|23    |        text7        |text_disp_154      |     3|
|24    |        text8        |text_disp_155      |     1|
|25    |        text9        |text_disp_156      |     4|
|26    |      avgNumber      |str_oled_127       |   157|
|27    |        text7        |text_disp_148      |     2|
|28    |        text8        |text_disp_149      |     3|
|29    |      avgTable       |avgPeak_table      |    41|
|30    |      peakNumber     |str_oled_128       |   184|
|31    |        text7        |text_disp_146      |     2|
|32    |        text8        |text_disp_147      |     4|
|33    |      peakTable      |avgPeak_table_129  |    45|
|34    |      peak_info      |str_oled_130       |   289|
|35    |        text5        |text_disp_142      |     2|
|36    |        text6        |text_disp_143      |     4|
|37    |        text7        |text_disp_144      |     1|
|38    |        text8        |text_disp_145      |     3|
|39    |      volume_info    |str_oled_131       |   250|
|40    |        text10       |text_disp_132      |     2|
|41    |        text11       |text_disp_133      |     3|
|42    |        text12       |text_disp_134      |     3|
|43    |        text2        |text_disp_135      |     2|
|44    |        text3        |text_disp_136      |     1|
|45    |        text4        |text_disp_137      |     2|
|46    |        text5        |text_disp_138      |     2|
|47    |        text6        |text_disp_139      |     2|
|48    |        text7        |text_disp_140      |     3|
|49    |        text9        |text_disp_141      |     3|
|50    |    tetrisMenu       |start_tetris       |  2024|
|51    |      credits0       |str_oled           |   174|
|52    |        text0        |text_disp_115      |     2|
|53    |        text1        |text_disp_116      |     2|
|54    |        text10       |text_disp_117      |     4|
|55    |        text2        |text_disp_118      |     1|
|56    |        text3        |text_disp_119      |     3|
|57    |        text4        |text_disp_120      |     2|
|58    |        text5        |text_disp_121      |     2|
|59    |        text6        |text_disp_122      |     1|
|60    |        text7        |text_disp_123      |     3|
|61    |        text8        |text_disp_124      |     2|
|62    |        text9        |text_disp_125      |     2|
|63    |      credits1       |str_oled_25        |   164|
|64    |        text10       |text_disp_109      |     3|
|65    |        text11       |text_disp_110      |     2|
|66    |        text12       |text_disp_111      |     4|
|67    |        text13       |text_disp_112      |     2|
|68    |        text14       |text_disp_113      |     2|
|69    |        text9        |text_disp_114      |     2|
|70    |      credits2       |str_oled_26        |   204|
|71    |        text11       |text_disp_103      |     2|
|72    |        text12       |text_disp_104      |     2|
|73    |        text13       |text_disp_105      |     3|
|74    |        text14       |text_disp_106      |     4|
|75    |        text8        |text_disp_107      |     1|
|76    |        text9        |text_disp_108      |     2|
|77    |      credits3       |str_oled_27        |   192|
|78    |        text0        |text_disp_94       |     2|
|79    |        text1        |text_disp_95       |     2|
|80    |        text2        |text_disp_96       |     2|
|81    |        text3        |text_disp_97       |     2|
|82    |        text4        |text_disp_98       |     2|
|83    |        text5        |text_disp_99       |     2|
|84    |        text6        |text_disp_100      |     3|
|85    |        text7        |text_disp_101      |     3|
|86    |        text8        |text_disp_102      |     4|
|87    |      credits4       |str_oled_28        |   162|
|88    |        text11       |text_disp_88       |     2|
|89    |        text12       |text_disp_89       |     2|
|90    |        text13       |text_disp_90       |     3|
|91    |        text14       |text_disp_91       |     4|
|92    |        text8        |text_disp_92       |     1|
|93    |        text9        |text_disp_93       |     2|
|94    |      credits5       |str_oled_29        |   163|
|95    |        text10       |text_disp_82       |     3|
|96    |        text11       |text_disp_83       |     2|
|97    |        text12       |text_disp_84       |     4|
|98    |        text13       |text_disp_85       |     2|
|99    |        text14       |text_disp_86       |     2|
|100   |        text9        |text_disp_87       |     2|
|101   |      credits6       |str_oled_30        |   192|
|102   |        text0        |text_disp_69       |     2|
|103   |        text1        |text_disp_70       |     2|
|104   |        text10       |text_disp_71       |     2|
|105   |        text11       |text_disp_72       |     4|
|106   |        text12       |text_disp_73       |     3|
|107   |        text13       |text_disp_74       |     4|
|108   |        text2        |text_disp_75       |     2|
|109   |        text3        |text_disp_76       |     2|
|110   |        text4        |text_disp_77       |     2|
|111   |        text5        |text_disp_78       |     2|
|112   |        text6        |text_disp_79       |     2|
|113   |        text8        |text_disp_80       |     1|
|114   |        text9        |text_disp_81       |     2|
|115   |      credits7       |str_oled_31        |   173|
|116   |        text10       |text_disp_59       |     2|
|117   |        text12       |text_disp_60       |     1|
|118   |        text13       |text_disp_61       |     3|
|119   |        text14       |text_disp_62       |     3|
|120   |        text3        |text_disp_63       |     3|
|121   |        text4        |text_disp_64       |     2|
|122   |        text6        |text_disp_65       |     3|
|123   |        text7        |text_disp_66       |     2|
|124   |        text8        |text_disp_67       |     1|
|125   |        text9        |text_disp_68       |     2|
|126   |      nolabel_line37 |logo_tetris        |    18|
|127   |      option1        |str_oled_32        |   194|
|128   |        text10       |text_disp_50       |     2|
|129   |        text2        |text_disp_51       |     4|
|130   |        text3        |text_disp_52       |     2|
|131   |        text4        |text_disp_53       |     1|
|132   |        text5        |text_disp_54       |     3|
|133   |        text6        |text_disp_55       |     2|
|134   |        text7        |text_disp_56       |     1|
|135   |        text8        |text_disp_57       |     4|
|136   |        text9        |text_disp_58       |     2|
|137   |      option2        |str_oled_33        |   170|
|138   |        text10       |text_disp_42       |     3|
|139   |        text2        |text_disp_43       |     4|
|140   |        text3        |text_disp_44       |     1|
|141   |        text4        |text_disp_45       |     1|
|142   |        text5        |text_disp_46       |     3|
|143   |        text7        |text_disp_47       |     2|
|144   |        text8        |text_disp_48       |     2|
|145   |        text9        |text_disp_49       |     2|
|146   |      option3        |str_oled_34        |   173|
|147   |        text2        |text_disp          |     4|
|148   |        text3        |text_disp_35       |     2|
|149   |        text4        |text_disp_36       |     3|
|150   |        text5        |text_disp_37       |     2|
|151   |        text6        |text_disp_38       |     1|
|152   |        text7        |text_disp_39       |     2|
|153   |        text8        |text_disp_40       |     4|
|154   |        text9        |text_disp_41       |     2|
|155   |    tetrisgame       |tetris_main        |  3982|
|156   |    volume1          |volume_bar         |    52|
|157   |    white            |logo_white         |   146|
|158   |  down               |single_pulse       |     3|
|159   |    dff1             |single_dff_23      |     2|
|160   |    dff2             |single_dff_24      |     1|
|161   |  ledDriver          |ledDriv            |    84|
|162   |    clk600           |clk_22             |    54|
|163   |  ledDriverDebug     |ledDriv_5          |    77|
|164   |    clk600           |clk_21             |    54|
|165   |  left               |single_pulse_6     |     3|
|166   |    dff1             |single_dff_19      |     2|
|167   |    dff2             |single_dff_20      |     1|
|168   |  mic                |Audio_Capture      |    96|
|169   |  mid                |single_pulse_7     |     5|
|170   |    dff1             |single_dff_17      |     2|
|171   |    dff2             |single_dff_18      |     3|
|172   |  muxseg0            |mux3to1            |    14|
|173   |  muxseg1            |mux3to1_8          |     1|
|174   |  muxseg2            |mux3to1_9          |    14|
|175   |  muxseg3            |mux3to1_10         |    14|
|176   |  oled               |Oled_Display       |   436|
|177   |  right              |single_pulse_11    |     4|
|178   |    dff1             |single_dff_15      |     2|
|179   |    dff2             |single_dff_16      |     2|
|180   |  str_0              |char_disp          |     7|
|181   |  str_1              |char_disp_12       |     4|
|182   |  strdriv            |string_driver      |    66|
|183   |  up                 |single_pulse_13    |     5|
|184   |    dff1             |single_dff         |     4|
|185   |    dff2             |single_dff_14      |     1|
|186   |  watchmod           |stopwatch          |   212|
+------+---------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:48 ; elapsed = 00:02:06 . Memory (MB): peak = 946.438 ; gain = 671.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 195 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:37 ; elapsed = 00:01:44 . Memory (MB): peak = 946.438 ; gain = 281.863
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:02:06 . Memory (MB): peak = 946.438 ; gain = 671.398
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1918 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
373 Infos, 263 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:02:12 . Memory (MB): peak = 946.438 ; gain = 683.707
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 946.438 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr  3 20:35:26 2020...
