#include <cstdint>
#include <iostream>
#include "processor.h"
using namespace std;
#ifdef ENABLE_DEBUG
#define DEBUG(x) x
#else
#define DEBUG(x) 
#endif

#include <cstring> 

void Processor::initialize(int level) {
    // Initialize Control
    control = {.reg_dest = 0, 
               .jump = 0,
               .jump_reg = 0,
               .link = 0,
               .shift = 0,
               .branch = 0,
               .bne = 0,
               .mem_read = 0,
               .mem_to_reg = 0,
               .ALU_op = 0,
               .mem_write = 0,
               .halfword = 0,
               .byte = 0,
               .ALU_src = 0,
               .reg_write = 0,
               .zero_extend = 0};
   
    opt_level = level;
    // If out-of-order, create the OoO processor instance.
    if (opt_level == 2) {
        oooProc = new OooProcessor(memory, regfile, alu);
    }
}

void Processor::advance() {
    switch (opt_level) {
        case 0: single_cycle_processor_advance();
                break;
        case 1: pipelined_processor_advance();
                break;
        case 2: ooo_processor_advance();
                break;
        default: break;
    }
}



void Processor::single_cycle_processor_advance() {
    // fetch
    uint32_t instruction;
    memory->access(regfile.pc, instruction, 0, 1, 0);
    // increment pc
    std::cout << "PC: 0x" << std::hex << regfile.pc << std::dec << std::endl;
    regfile.pc += 4;
    
    // decode into contol signals
    control.decode(instruction);
    DEBUG(control.print());


    // std::cout << "Control signals:" << std::endl;
    // std::cout << "  ALU_op: " << control.ALU_op << std::endl;
    // std::cout << "  reg_dest: " << control.reg_dest << std::endl;
    // std::cout << "  ALU_src: " << control.ALU_src << std::endl;
    // std::cout << "  mem_to_reg: " << control.mem_to_reg << std::endl;
    // std::cout << "  reg_write: " << control.reg_write << std::endl;
    // std::cout << "  mem_read: " << control.mem_read << std::endl;
    // std::cout << "  mem_write: " << control.mem_write << std::endl;
    // std::cout << "  branch: " << control.branch << std::endl;
    // std::cout << "  bne: " << control.bne << std::endl;
    // std::cout << "  jump: " << control.jump << std::endl;
    // std::cout << "  jump_reg: " << control.jump_reg << std::endl;
    // std::cout << "  link: " << control.link << std::endl;
    // std::cout << "  shift: " << control.shift << std::endl;
    // std::cout << "  byte: " << control.byte << std::endl;
    // std::cout << "  halfword: " << control.halfword << std::endl;
    // std::cout << "  zero_extend: " << control.zero_extend << std::endl;

    // extract rs, rt, rd, imm, funct 
    int opcode = (instruction >> 26) & 0x3f;
    int rs = (instruction >> 21) & 0x1f;
    int rt = (instruction >> 16) & 0x1f;
    int rd = (instruction >> 11) & 0x1f;
    int shamt = (instruction >> 6) & 0x1f;
    int funct = instruction & 0x3f;
    uint32_t imm = (instruction & 0xffff);
    int addr = instruction & 0x3ffffff;
    // Variables to read data into
    uint32_t read_data_1 = 0;
    uint32_t read_data_2 = 0;
// std::cout << "rs: " << rs << " [R" << rs << "]" << std::endl;
// std::cout << "rt: " << rt << " [R" << rt << "]" << std::endl;
// std::cout << "rd: " << rd << " [R" << rd << "]" << std::endl;
// std::cout << "shamt: " << shamt << std::endl;
// std::cout << "funct: " << funct << " (0x" << std::hex << funct << std::dec << ")" << std::endl;
// std::cout << "immediate: " << std::dec << (int16_t)imm << " (0x" << std::hex << imm << std::dec << ")" << std::endl;
// std::cout << "address: 0x" << std::hex << addr << std::dec << std::endl;

    // Read from reg file
    regfile.access(rs, rt, read_data_1, read_data_2, 0, 0, 0);
    
    // Execution 
    alu.generate_control_inputs(control.ALU_op, funct, opcode);
   
    // Sign Extend Or Zero Extend the immediate
    // Using Arithmetic right shift in order to replicate 1 
    imm = control.zero_extend ? imm : (imm >> 15) ? 0xffff0000 | imm : imm;
    
    // Find operands for the ALU Execution
    // Operand 1 is always R[rs] -> read_data_1, except sll and srl
    // Operand 2 is immediate if ALU_src = 1, for I-type
    uint32_t operand_1 = control.shift ? shamt : read_data_1;
    uint32_t operand_2 = control.ALU_src ? imm : read_data_2;
    uint32_t alu_zero = 0;

    uint32_t alu_result = alu.execute(operand_1, operand_2, alu_zero);
    uint32_t read_data_mem = 0;
    uint32_t write_data_mem = 0;

    // Memory
    // First read no matter whether it is a load or a store
    memory->access(alu_result, read_data_mem, 0, control.mem_read | control.mem_write, 0);
    // Stores: sb or sh mask and preserve original leftmost bits
    write_data_mem = control.halfword ? (read_data_mem & 0xffff0000) | (read_data_2 & 0xffff) : 
                    control.byte ? (read_data_mem & 0xffffff00) | (read_data_2 & 0xff): read_data_2;
    // Write to memory only if mem_write is 1, i.e store
    memory->access(alu_result, read_data_mem, write_data_mem, control.mem_read, control.mem_write);
    // Loads: lbu or lhu modify read data by masking
    read_data_mem &= control.halfword ? 0xffff : control.byte ? 0xff : 0xffffffff;

    int write_reg = control.link ? 31 : control.reg_dest ? rd : rt;

    uint32_t write_data = control.link ? regfile.pc+8 : control.mem_to_reg ? read_data_mem : alu_result;  

    // Write Back
    regfile.access(0, 0, read_data_2, read_data_2, write_reg, control.reg_write, write_data);
    
    // Update PC
    regfile.pc += (control.branch && !control.bne && alu_zero) || (control.bne && !alu_zero) ? imm << 2 : 0; 
    regfile.pc = control.jump_reg ? read_data_1 : control.jump ? (regfile.pc & 0xf0000000) & (addr << 2): regfile.pc;
}









struct IF_ID_reg {
    uint32_t instruction;
    uint32_t pc;
    
};

struct ID_EX_reg {
    // Data read from registers
    uint32_t read_data_1;
    uint32_t read_data_2;
    
    // Instruction fields decoded in ID
    int opcode;
    int rs;
    int rt;
    int rd;
    int shamt;
    int funct;
    uint32_t imm;
    
    // Control signals
    bool ALU_src;
    bool reg_dest;
    unsigned ALU_op : 2;
    bool shift;
    bool mem_read;
    bool mem_write;
    bool halfword;
    bool byte;
    bool reg_write;
    bool mem_to_reg;

    // Branch/Jump control
    bool branch;
    bool bne;
    bool jump;
    bool jump_reg;
    bool link;
    uint32_t branch_target;
    uint32_t jump_target;
    uint32_t pc;
};

struct EX_MEM_reg {
    uint32_t alu_result;
    uint32_t write_data;
    int write_reg;
    
    bool mem_read;
    bool mem_write;
    bool halfword;
    bool byte;
    bool reg_write;
    bool mem_to_reg;
    
    // Branch results
    bool branch_taken;
    uint32_t branch_target;
    bool jump;
    uint32_t jump_target;
    uint32_t pc;
    bool link;
};

struct MEM_WB_reg {
    uint32_t write_data;

    int write_reg;
    
    bool reg_write;

    uint32_t pc;
};



void Processor::pipelined_processor_advance() {
    static IF_ID_reg if_id;
    static ID_EX_reg id_ex;
    static EX_MEM_reg ex_mem;
    static MEM_WB_reg mem_wb;
    static uint32_t current_pc = 0;

    
    bool flush = false;
    uint32_t new_pc = current_pc + 4;  // Default next PC

    // WB Stage
    if (mem_wb.reg_write) {
        uint32_t read_data_1, read_data_2;
        
        regfile.access(0, 0, read_data_1, read_data_2, mem_wb.write_reg, true, mem_wb.write_data);
    }
    regfile.pc = mem_wb.pc;  // Update regfile PC to match WB stage PC


    // MEM Stage
    // Forward to EX From MEM/WB
    if (mem_wb.reg_write && mem_wb.write_reg != 0) {
        if (id_ex.rs == mem_wb.write_reg) {
            id_ex.read_data_1 = mem_wb.write_data;
        }
        if (id_ex.rt == mem_wb.write_reg) {
            id_ex.read_data_2 = mem_wb.write_data;
        }
    }

    uint32_t read_data_mem = 0;
    uint32_t write_data_mem = 0;
    if (ex_mem.mem_read|ex_mem.mem_write) {
        if(ex_mem.mem_read){
            if (!memory->access(ex_mem.alu_result, read_data_mem, ex_mem.write_data, ex_mem.mem_read, ex_mem.mem_write)){
                return;
            }   
        }
        if(ex_mem.mem_write){
            if (ex_mem.halfword || ex_mem.byte){
                if (!memory->access(ex_mem.alu_result, read_data_mem, ex_mem.write_data, ex_mem.mem_read, ex_mem.mem_write)){
                    return;
                }
                write_data_mem = ex_mem.halfword ? (read_data_mem & 0xffff0000) | (ex_mem.write_data & 0xffff) : 
            ex_mem.byte ? (read_data_mem & 0xffffff00) | (ex_mem.write_data & 0xff): ex_mem.write_data;
            }else{
                write_data_mem = ex_mem.write_data;
            }
            if (!memory->access(ex_mem.alu_result, read_data_mem, write_data_mem, ex_mem.mem_read, ex_mem.mem_write)){
                return;
            }
        }
        read_data_mem &= ex_mem.halfword ? 0xffff : ex_mem.byte ? 0xff : 0xffffffff;
    }

    //precalculate the write data
    uint32_t write_data = 0;
    write_data = ex_mem.mem_to_reg ? read_data_mem : ex_mem.alu_result;
    if (ex_mem.link) {
        write_data = ex_mem.pc + 8;  // For jal instruction, save PC+4
    }
        
    // Update MEM/WB
    mem_wb.write_data = write_data;
    mem_wb.write_reg = ex_mem.write_reg;
    mem_wb.reg_write = ex_mem.reg_write;
    mem_wb.pc = ex_mem.pc;  

    // EX Stage
    // Forward to EX from EX/MEM
    if (ex_mem.reg_write && ex_mem.write_reg != 0) {
        if (id_ex.rs == ex_mem.write_reg) {
            id_ex.read_data_1 = ex_mem.alu_result;
        }
        if (id_ex.rt == ex_mem.write_reg) {
            id_ex.read_data_2 = ex_mem.alu_result;
        }
    }

    uint32_t alu_zero;
    uint32_t operand_1 = id_ex.shift ? id_ex.shamt : id_ex.read_data_1;
    uint32_t operand_2 = id_ex.ALU_src ? id_ex.imm : id_ex.read_data_2;
    
    alu.generate_control_inputs(id_ex.ALU_op, id_ex.funct, id_ex.opcode);
    uint32_t ex_result = alu.execute(operand_1, operand_2, alu_zero);
    
    // Branch/Jump decision in EX stage
    bool actual_branch_taken = (id_ex.branch && !id_ex.bne && alu_zero) || 
                                (id_ex.bne && !alu_zero);
    
    if (actual_branch_taken || id_ex.jump || id_ex.jump_reg) {
        flush = true;
        if (id_ex.jump_reg) {
            new_pc = id_ex.read_data_1;
        } else if (id_ex.jump) {
            new_pc = id_ex.jump_target;
        } else {
            new_pc = id_ex.branch_target;
        }
    }

    // EX/MEM ← ID/EX
    ex_mem.alu_result = ex_result;
    ex_mem.write_data = id_ex.read_data_2;
    ex_mem.write_reg = id_ex.link? 31: id_ex.reg_dest ? id_ex.rd : id_ex.rt;
    ex_mem.mem_read = id_ex.mem_read;
    ex_mem.mem_write = id_ex.mem_write;
    ex_mem.reg_write = id_ex.reg_write;
    ex_mem.mem_to_reg = id_ex.mem_to_reg;
    ex_mem.branch_taken = actual_branch_taken;
    ex_mem.branch_target = id_ex.branch_target;
    ex_mem.jump = id_ex.jump || id_ex.jump_reg;
    ex_mem.jump_target = id_ex.jump_target;
    ex_mem.pc = id_ex.pc; 
    ex_mem.byte = id_ex.byte;
    ex_mem.halfword = id_ex.halfword;
    ex_mem.link = id_ex.link;

    if (!flush) {
        // ID Stage

        // ID/EX ← IF/ID
        control_t control;
        control.decode(if_id.instruction);
        
        id_ex.opcode = (if_id.instruction >> 26) & 0x3f;
        id_ex.rs = (if_id.instruction >> 21) & 0x1f;
        id_ex.rt = (if_id.instruction >> 16) & 0x1f;
        id_ex.rd = (if_id.instruction >> 11) & 0x1f;
        id_ex.shamt = (if_id.instruction >> 6) & 0x1f;
        id_ex.funct = if_id.instruction & 0x3f;
        id_ex.imm = (if_id.instruction & 0xffff);
        id_ex.pc = if_id.pc; 
        
        id_ex.imm = control.zero_extend ? id_ex.imm : (id_ex.imm >> 15) ? 0xffff0000 | id_ex.imm : id_ex.imm;
        
        // Calculate jump and branch targets in decode stage
        uint32_t jump_addr = if_id.instruction & 0x03FFFFFF;  
        id_ex.jump_target = (if_id.pc & 0xF0000000) | (jump_addr << 2);  
        id_ex.branch_target = if_id.pc + 4 + (id_ex.imm << 2); 

        
        // Access register file
        regfile.access(id_ex.rs, id_ex.rt, id_ex.read_data_1, id_ex.read_data_2, 0, false, 0);
        
        // Control signals
        id_ex.ALU_src = control.ALU_src;
        id_ex.reg_dest = control.reg_dest;
        id_ex.ALU_op = control.ALU_op;
        id_ex.shift = control.shift;
        id_ex.mem_read = control.mem_read;
        id_ex.mem_write = control.mem_write;
        id_ex.reg_write = control.reg_write;
        id_ex.mem_to_reg = control.mem_to_reg;
        id_ex.halfword = control.halfword;
        id_ex.byte = control.byte;
        
        // Branch/Jump control
        id_ex.branch = control.branch;
        id_ex.bne = control.bne;
        id_ex.jump = control.jump;
        id_ex.jump_reg = control.jump_reg;
        id_ex.link = control.link;

        // Check for hazards
        if (ex_mem.mem_read && ex_mem.write_reg != 0) {
            if ((id_ex.rs == ex_mem.write_reg) || (id_ex.rt == ex_mem.write_reg && (id_ex.branch || id_ex.mem_write || id_ex.opcode == 0) ) ) {
                memset(&id_ex, 0, sizeof(ID_EX_reg));
                return;
            }
        }

        //IF stage
        uint32_t next_instruction;
        if (!memory->access(current_pc, next_instruction, 0, 1, 0)){
            memset(&if_id, 0, sizeof(IF_ID_reg));
            return;
        }
        if_id.instruction = next_instruction;
        if_id.pc = current_pc;  
    }else{
        memset(&id_ex, 0, sizeof(ID_EX_reg));
        memset(&if_id, 0, sizeof(IF_ID_reg));
    }
    current_pc = new_pc;
        
}

void Processor::ooo_processor_advance() {
    if (oooProc) {
        oooProc->advance();
    }
}