# Copyright (C) 2019  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
# File: C:\git\ELEC241-Staff\assignments\2020-21\P1\SPI-Example-1\FPGA\spi_test_assignments.csv
# Generated on: Wed Apr 14 15:05:51 2021

Status,From,To,Assignment Name,Value,Enabled,Entity,Comment,Tag
Ok,,SCLK_IN,Location,PIN_D5,Yes,,,
Ok,,MISO,Location,PIN_A6,Yes,,,
Ok,,MOSI_IN,Location,PIN_D6,Yes,,,
Ok,,CS_N,Location,PIN_A2,Yes,,,
Ok,,LED_0,Location,PIN_A15,Yes,,,
Ok,,LED_1,Location,PIN_A13,Yes,,,
Ok,,LED_2,Location,PIN_B13,Yes,,,
Ok,,LED_3,Location,PIN_A11,Yes,,,
Ok,,LED_4,Location,PIN_D1,Yes,,,
Ok,,LED_5,Location,PIN_F3,Yes,,,
Ok,,LED_6,Location,PIN_B1,Yes,,,
Ok,,LED_7,Location,PIN_L3,Yes,,,
'To' name unrecognized,,LCD_D0,Location,PIN_F13,Yes,,,
'To' name unrecognized,,LCD_D1,Location,PIN_T15,Yes,,,
'To' name unrecognized,,LCD_D2,Location,PIN_T14,Yes,,,
'To' name unrecognized,,LCD_D3,Location,PIN_T13,Yes,,,
'To' name unrecognized,,LCD_D4,Location,PIN_R13,Yes,,,
'To' name unrecognized,,LCD_D5,Location,PIN_T12,Yes,,,
'To' name unrecognized,,LCD_D6,Location,PIN_R12,Yes,,,
'To' name unrecognized,,LCD_D7,Location,PIN_T11,Yes,,,
'To' name unrecognized,,LCD_RS,Location,PIN_T10,Yes,,,
'To' name unrecognized,,LCD_RW,Location,PIN_R11,Yes,,,
'To' name unrecognized,,LCD_E,Location,PIN_P11,Yes,,,
'To' name unrecognized,,ADC_CS_N,Location,PIN_A10,Yes,,,
'To' name unrecognized,,ADC_SADDR,Location,PIN_B10,Yes,,,
'To' name unrecognized,,ADC_SCLK,Location,PIN_B14,Yes,,,
'To' name unrecognized,,ADC_SDAT,Location,PIN_A9,Yes,,,
Ok,,Switch_0,Location,PIN_M1,Yes,,,
Ok,,Switch_1,Location,PIN_T8,Yes,,,
Ok,,Switch_2,Location,PIN_B9,Yes,,,
Ok,,Switch_3,Location,PIN_M15,Yes,,,
'To' name unrecognized,,MOTORB,Location,PIN_N16,Yes,,,
'To' name unrecognized,,OPTOA,Location,PIN_P16,Yes,,,
'To' name unrecognized,,OPTOB,Location,PIN_P15,Yes,,,
'To' name unrecognized,,MOTORA,Location,PIN_R14,Yes,,,
'To' name unrecognized,,ADC_SDAT,Reserve Pin,As input tri-stated,Yes,,,
Ok,,CLOCK_50MHZ,Location,PIN_R8,Yes,,,
Ok,,KEY_0,Location,PIN_J15,Yes,,,
Ok,,KEY_1,Location,PIN_E1,Yes,,,
'To' name unrecognized,,DEBUG_PIN_1,Location,PIN_F13,Yes,,,
'To' name unrecognized,,DEBUG_PIN_2,Location,PIN_T15,Yes,,,
'To' name unrecognized,,ADXL_CSn,Location,PIN_G5,Yes,,,
'To' name unrecognized,,ADXL_SCLK,Location,PIN_F2,Yes,,,
'To' name unrecognized,,ADXL_SDIO,Location,PIN_F1,Yes,,,
Ok,,SPARE1,Location,PIN_B3,Yes,,,
Ok,,SPARE2,Location,PIN_A4,Yes,,,
Ok,,SPARE3,Location,PIN_A5,Yes,,,
Ok,,SPARE4,Location,PIN_B6,Yes,,,
Ok,,SPARE5,Location,PIN_A3,Yes,,,
Ok,,SPARE6,Location,PIN_B4,Yes,,,
,<<new>>,<<new>>,<<new>>,,,,,
