> **[ğŸ‡¬ğŸ‡§ English Version](testbenches.md)**

# Ù…Ø³ØªÙ†Ø¯Ø§Øª Testbench

**Ø¯Ø§ÛŒØ±Ú©ØªÙˆØ±ÛŒ**: `testbench/`
**Ù‡Ø¯Ù**: Verification Ø¬Ø§Ù…Ø¹ Ø³ÛŒØ³ØªÙ… Ù‚ÙÙ„ Ø¯ÛŒØ¬ÛŒØªØ§Ù„

---

## ÙÙ‡Ø±Ø³Øª Ù…Ø·Ø§Ù„Ø¨

- [Ù…Ù‚Ø¯Ù…Ù‡](#Ù…Ù‚Ø¯Ù…Ù‡)
- [Ø®Ù„Ø§ØµÙ‡ Test Suite](#Ø®Ù„Ø§ØµÙ‡-test-suite)
- [tb_digital_lock.vhd](#tb_digital_lockvhd)
- [tb_top_level.vhd](#tb_top_levelvhd)
- [tb_fsm_coverage.vhd](#tb_fsm_coveragevhd)
- [tb_edge_cases.vhd](#tb_edge_casesvhd)
- [tb_debouncer.vhd](#tb_debouncervhd)
- [Ø§Ø¬Ø±Ø§ÛŒ ØªØ³Øªâ€ŒÙ‡Ø§](#Ø§Ø¬Ø±Ø§ÛŒ-ØªØ³Øªâ€ŒÙ‡Ø§)
- [Ø¯Ø±Ú© Ø®Ø±ÙˆØ¬ÛŒ ØªØ³Øª](#Ø¯Ø±Ú©-Ø®Ø±ÙˆØ¬ÛŒ-ØªØ³Øª)
- [Ù†ÙˆØ´ØªÙ† ØªØ³Øªâ€ŒÙ‡Ø§ÛŒ Ø®ÙˆØ¯](#Ù†ÙˆØ´ØªÙ†-ØªØ³Øªâ€ŒÙ‡Ø§ÛŒ-Ø®ÙˆØ¯)

---

## Ù…Ù‚Ø¯Ù…Ù‡

Test suite Ú†Ù†Ø¯ÛŒÙ† Ø³Ø·Ø­ verification Ø§Ø±Ø§Ø¦Ù‡ Ù…ÛŒâ€ŒØ¯Ù‡Ø¯:

```mermaid
flowchart TB
    subgraph "Unit Testâ€ŒÙ‡Ø§"
        tb_lock[tb_digital_lock\nÙ…Ù†Ø·Ù‚ FSM]
        tb_deb[tb_debouncer\nÙ…Ù†Ø·Ù‚ Debounce]
    end

    subgraph "Integration Testâ€ŒÙ‡Ø§"
        tb_top[tb_top_level\nØ³ÛŒØ³ØªÙ… Ú©Ø§Ù…Ù„]
    end

    subgraph "Coverage Ùˆ Stress"
        tb_cov[tb_fsm_coverage\nÛ±Û°Û°Ùª State Coverage]
        tb_edge[tb_edge_cases\nEdge Caseâ€ŒÙ‡Ø§]
    end

    tb_lock --> tb_top
    tb_deb --> tb_top
    tb_top --> tb_cov
    tb_top --> tb_edge

    style tb_lock fill:#e1f5fe
    style tb_deb fill:#e1f5fe
    style tb_top fill:#fff3e0
    style tb_cov fill:#e8f5e9
    style tb_edge fill:#fce4ec
```

| Ø³Ø·Ø­ | Testbench | Ú†Ù‡ Ú†ÛŒØ²ÛŒ ØªØ³Øª Ù…ÛŒâ€ŒÚ©Ù†Ø¯ |
|-----|---------|-------------------|
| Unit | `tb_digital_lock` | FSM controller Ø¨Ù‡ ØµÙˆØ±Øª Ù…Ø¬Ø²Ø§ |
| Unit | `tb_debouncer` | Debouncer module Ø¨Ù‡ ØµÙˆØ±Øª Ù…Ø¬Ø²Ø§ |
| Integration | `tb_top_level` | Ø³ÛŒØ³ØªÙ… Ú©Ø§Ù…Ù„ Ø¨Ø§ Ù‡Ù…Ù‡ componentâ€ŒÙ‡Ø§ |
| Coverage | `tb_fsm_coverage` | Ù‡Ù…Ù‡ stateâ€ŒÙ‡Ø§ Ùˆ transitionâ€ŒÙ‡Ø§ |
| Stress | `tb_edge_cases` | Edge caseâ€ŒÙ‡Ø§ Ùˆ corner caseâ€ŒÙ‡Ø§ |

<details>
<summary>Testbench Ú†ÛŒØ³ØªØŸ</summary>

ÛŒÚ© **testbench** Ú©Ø¯ VHDL Ø§Ø³Øª Ú©Ù‡ Ú©Ø¯Ù‡Ø§ÛŒ VHDL Ø¯ÛŒÚ¯Ø± Ø±Ø§ ØªØ³Øª Ù…ÛŒâ€ŒÚ©Ù†Ø¯. Ø¨Ø± Ø®Ù„Ø§Ù moduleâ€ŒÙ‡Ø§ÛŒ Ù‚Ø§Ø¨Ù„ synthesisØŒ testbenchâ€ŒÙ‡Ø§:
- Ø¨Ù‡ Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø± ÙˆØ§Ù‚Ø¹ÛŒ ØªØ¨Ø¯ÛŒÙ„ Ù†Ù…ÛŒâ€ŒØ´ÙˆÙ†Ø¯
- Ù…ÛŒâ€ŒØªÙˆØ§Ù†Ù†Ø¯ Ø§Ø² Ø³Ø§Ø®ØªØ§Ø±Ù‡Ø§ÛŒÛŒ Ù…Ø§Ù†Ù†Ø¯ `wait for 10 ns` (ØªØ£Ø®ÛŒØ±Ù‡Ø§ÛŒ Ø²Ù…Ø§Ù†ÛŒ) Ø§Ø³ØªÙØ§Ø¯Ù‡ Ú©Ù†Ù†Ø¯
- Stimulus ØªÙˆÙ„ÛŒØ¯ Ù…ÛŒâ€ŒÚ©Ù†Ù†Ø¯ (ÙØ´Ø±Ø¯Ù†â€ŒÙ‡Ø§ÛŒ Ø¬Ø¹Ù„ÛŒ Ø¯Ú©Ù…Ù‡)
- Ù†ØªØ§ÛŒØ¬ Ø±Ø§ Ø¨Ø±Ø±Ø³ÛŒ Ù…ÛŒâ€ŒÚ©Ù†Ù†Ø¯ (assertionâ€ŒÙ‡Ø§)
- ÙˆØ¶Ø¹ÛŒØª pass/fail Ø±Ø§ Ú¯Ø²Ø§Ø±Ø´ Ù…ÛŒâ€ŒØ¯Ù‡Ù†Ø¯

Ø¢Ù† Ø±Ø§ Ù…Ø§Ù†Ù†Ø¯ unit test Ø¨Ø±Ø§ÛŒ Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø± Ø¯Ø± Ù†Ø¸Ø± Ø¨Ú¯ÛŒØ±ÛŒØ¯.

</details>

---

## Ø®Ù„Ø§ØµÙ‡ Test Suite

![Ø®Ø±ÙˆØ¬ÛŒ Ú©Ø§Ù…Ù„ Test Suite](../presentation/assets/Complete-Test-Suite-Output.png)

| Testbench | Test Caseâ€ŒÙ‡Ø§ | Assertionâ€ŒÙ‡Ø§ | ÙˆØ¶Ø¹ÛŒØª |
|---------|-----------|-----------|--------|
| `tb_digital_lock` | Û¶ | Û¶ | âœ“ Ù‡Ù…Ù‡ Pass |
| `tb_top_level` | Û±Û± | Û±Û± | âœ“ Ù‡Ù…Ù‡ Pass |
| `tb_fsm_coverage` | Ûµ stateØŒ Û±Û² transition | Û±Û¸ | âœ“ Ù‡Ù…Ù‡ Pass |
| `tb_edge_cases` | Û±Û° | Û²Û² | âœ“ Ù‡Ù…Ù‡ Pass |
| `tb_debouncer` | Û´ | Û´ | âœ“ Ù‡Ù…Ù‡ Pass |
| **Ù…Ø¬Ù…ÙˆØ¹** | **Û³Û¶** | **Û¶Û±** | **âœ“ Ù‡Ù…Ù‡ Pass** |

---

## tb_digital_lock.vhd

**Ù‡Ø¯Ù**: Unit test Ù‡Ø³ØªÙ‡ FSM
**ØªØ¹Ø¯Ø§Ø¯ Ø®Ø·ÙˆØ·**: Û²Û¶Û´
**ÙØ§ÛŒÙ„**: `testbench/tb_digital_lock.vhd`

### Test Caseâ€ŒÙ‡Ø§

| Ø´Ù†Ø§Ø³Ù‡ | Ù†Ø§Ù… ØªØ³Øª | ØªÙˆØ¶ÛŒØ­Ø§Øª | Ù†ØªÛŒØ¬Ù‡ Ù…ÙˆØ±Ø¯ Ø§Ù†ØªØ¸Ø§Ø± |
|-------|---------|---------|------------------|
| TC1 | ØªØ³Øª Reset | Ø§Ø¹Ù…Ø§Ù„ signal reset | lock_status = '0' |
| TC2 | ØªÙˆØ§Ù„ÛŒ ØµØ­ÛŒØ­ | Aâ†’Bâ†’Câ†’A | lock_status = '1' |
| TC3 | ØªÙˆØ§Ù„ÛŒ Ø§Ø´ØªØ¨Ø§Ù‡ | Aâ†’Bâ†’D | lock_status = '0' |
| TC4 | Ø¯Ú©Ù…Ù‡ Ø§ÙˆÙ„ Ø§Ø´ØªØ¨Ø§Ù‡ | Bâ†’(Ø³Ù¾Ø³ ØµØ­ÛŒØ­) | lock_status = '1' Ù¾Ø³ Ø§Ø² recovery |
| TC5 | Auto-lock | Ø§Ù†ØªØ¸Ø§Ø± Ù¾Ø³ Ø§Ø² unlock | lock_status = '0' |
| TC6 | Reset Ø­ÛŒÙ† ØªÙˆØ§Ù„ÛŒ | Aâ†’Bâ†’[reset] | lock_status = '0' |

### Ù†Ù…ÙˆÙ†Ù‡â€ŒÙ‡Ø§ÛŒ Waveform

**TC2: ØªÙˆØ§Ù„ÛŒ ØµØ­ÛŒØ­ Unlock (Aâ†’Bâ†’Câ†’A)**

![ØªÙˆØ§Ù„ÛŒ ØµØ­ÛŒØ­ Unlock](../presentation/assets/Correct-Unlock-Sequence.png)

**TC3: ØªØ´Ø®ÛŒØµ ØªÙˆØ§Ù„ÛŒ Ø§Ø´ØªØ¨Ø§Ù‡ (Aâ†’Bâ†’D)**

![Waveform ØªØ´Ø®ÛŒØµ ØªÙˆØ§Ù„ÛŒ Ø§Ø´ØªØ¨Ø§Ù‡](../presentation/assets/Wrong-Sequence-Detection-Waveform.png)

**TC5: Auto-lock Timer**

![Auto-lock Timer](../presentation/assets/Auto-Relock-Timer.png)

### Ø¬Ø²Ø¦ÛŒØ§Øª Ú©Ù„ÛŒØ¯ÛŒ Implementation

```vhdl
-- Single-cycle button pulse (Ø¢Ù†Ú†Ù‡ FSM Ø§Ù†ØªØ¸Ø§Ø± Ø¯Ø§Ø±Ø¯)
button_A <= '1';
wait for clk_period;      -- Ø¨Ø±Ø§ÛŒ Ø¯Ù‚ÛŒÙ‚Ø§Ù‹ Û± clock Ø¨Ø§Ù„Ø§
button_A <= '0';
wait for clk_period * 2;  -- Ø§Ù†ØªØ¸Ø§Ø± Ø¨Ø±Ø§ÛŒ Ù¾Ø±Ø¯Ø§Ø²Ø´ FSM
```

<details>
<summary>Ú†Ø±Ø§ Single-cycle PulseØŸ</summary>

FSM ÙˆØ±ÙˆØ¯ÛŒâ€ŒÙ‡Ø§ÛŒ edge-detected Ø§Ø² debouncer Ø§Ù†ØªØ¸Ø§Ø± Ø¯Ø§Ø±Ø¯. Ø¯Ø± Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø± ÙˆØ§Ù‚Ø¹ÛŒ:
- Ú©Ø§Ø±Ø¨Ø± Ø¯Ú©Ù…Ù‡ Ø±Ø§ ÙØ´Ø§Ø± Ù…ÛŒâ€ŒØ¯Ù‡Ø¯ â† debouncer ÛŒÚ© pulse Ø®Ø±ÙˆØ¬ÛŒ Ù…ÛŒâ€ŒØ¯Ù‡Ø¯
- Pulse Ø¯Ù‚ÛŒÙ‚Ø§Ù‹ ÛŒÚ© clock cycle Ø·ÙˆÙ„ Ù…ÛŒâ€ŒÚ©Ø´Ø¯

Testbench Ø¨Ø§ÛŒØ¯ Ø§ÛŒÙ† Ø±ÙØªØ§Ø± Ø±Ø§ simulate Ú©Ù†Ø¯. Pulseâ€ŒÙ‡Ø§ÛŒ Ø·ÙˆÙ„Ø§Ù†ÛŒâ€ŒØªØ± Ø¨Ø§Ø¹Ø« Ù…ÛŒâ€ŒØ´ÙˆÙ†Ø¯ Ú©Ù‡ FSM Ú†Ù†Ø¯ÛŒÙ† Â«ÙØ´Ø±Ø¯Ù†Â» Ø¨Ø¨ÛŒÙ†Ø¯ Ùˆ Ú†Ù†Ø¯ÛŒÙ† state Ù¾ÛŒØ´Ø±ÙˆÛŒ Ú©Ù†Ø¯.

</details>

### Ø§Ø¬Ø±Ø§ÛŒ Ø§ÛŒÙ† ØªØ³Øª

```bash
ghdl -a --std=08 src/digital_lock.vhd
ghdl -a --std=08 testbench/tb_digital_lock.vhd
ghdl -e --std=08 tb_digital_lock
ghdl -r --std=08 tb_digital_lock --wave=simulation/tb_digital_lock.ghw
```

---

## tb_top_level.vhd

**Ù‡Ø¯Ù**: Integration test Ø³ÛŒØ³ØªÙ… Ú©Ø§Ù…Ù„
**ØªØ¹Ø¯Ø§Ø¯ Ø®Ø·ÙˆØ·**: Û´Û²Ûµ
**ÙØ§ÛŒÙ„**: `testbench/tb_top_level.vhd`

### Test Caseâ€ŒÙ‡Ø§

| Ø´Ù†Ø§Ø³Ù‡ | Ù†Ø§Ù… ØªØ³Øª | ØªÙˆØ¶ÛŒØ­Ø§Øª |
|-------|---------|---------|
| TC1 | Unlock Ù¾Ø§ÛŒÙ‡ | ØªÙˆØ§Ù„ÛŒ ØµØ­ÛŒØ­ unlock Ù…ÛŒâ€ŒÚ©Ù†Ø¯ |
| TC2 | Ø¯Ú©Ù…Ù‡ Ø§ÙˆÙ„ Ø§Ø´ØªØ¨Ø§Ù‡ | B Ø§Ø¨ØªØ¯Ø§ ÙØ´Ø±Ø¯Ù‡ Ø´Ø¯Ù‡ |
| TC3 | Ø¯Ú©Ù…Ù‡ Ù…ÛŒØ§Ù†ÛŒ Ø§Ø´ØªØ¨Ø§Ù‡ | Aâ†’Bâ†’D (Ø§Ø´ØªØ¨Ø§Ù‡ Ø¯Ø± Ù…Ø±Ø­Ù„Ù‡ Û³) |
| TC4 | Ø¯Ú©Ù…Ù‡ Ø¢Ø®Ø± Ø§Ø´ØªØ¨Ø§Ù‡ | Aâ†’Bâ†’Câ†’B (Ø§Ø´ØªØ¨Ø§Ù‡ Ø¯Ø± Ù…Ø±Ø­Ù„Ù‡ Û´) |
| TC5 | Auto-lock | Timer Ù…Ù†Ù‚Ø¶ÛŒ Ù…ÛŒâ€ŒØ´ÙˆØ¯ |
| TC6 | Reset Ø­ÛŒÙ† ØªÙˆØ§Ù„ÛŒ | Ù‚Ø·Ø¹ Ø¨Ø§ reset |
| TC7 | ØªÙˆØ§Ù„ÛŒ ØµØ­ÛŒØ­ ØªÚ©Ø±Ø§Ø±ÛŒ | Ú†Ù†Ø¯ÛŒÙ† unlock Ù…ÙˆÙÙ‚ |
| TC8 | Ø¯Ú©Ù…Ù‡ Ù†Ú¯Ù‡ Ø¯Ø§Ø´ØªÙ‡ Ø´Ø¯Ù‡ | ØªØ³Øª edge detection |
| TC9 | Ú†Ù†Ø¯ÛŒÙ† Ø¯Ú©Ù…Ù‡ Ù‡Ù…Ø²Ù…Ø§Ù† | Ù‡Ù…Ù‡ Ø¯Ú©Ù…Ù‡â€ŒÙ‡Ø§ ÛŒÚ©Ø¬Ø§ |
| TC10 | ÙØ´Ø±Ø¯Ù† Ø³Ø±ÛŒØ¹ Ø¯Ú©Ù…Ù‡â€ŒÙ‡Ø§ | ØªÙˆØ§Ù„ÛŒ Ø³Ø±ÛŒØ¹ |
| BONUS | Ø¯Ú©Ù…Ù‡ ÙØ±ÛŒØ¨ D | D Ù‡Ø±Ú¯Ø² Ù†Ø¨Ø§ÛŒØ¯ unlock Ú©Ù†Ø¯ |

### ÙˆÛŒÚ˜Ú¯ÛŒâ€ŒÙ‡Ø§ÛŒ Ú©Ù„ÛŒØ¯ÛŒ

- ØªØ³Øªâ€ŒÙ‡Ø§ Ø´Ø§Ù…Ù„ **Ø±ÙØªØ§Ø± debouncer** Ù‡Ø³ØªÙ†Ø¯
- **Bouncy button** Ø¨Ø±Ø§ÛŒ TC7+ simulate Ù…ÛŒâ€ŒØ´ÙˆØ¯
- **Edge detection** ØªØ³Øª Ù…ÛŒâ€ŒØ´ÙˆØ¯ (Ø¯Ú©Ù…Ù‡â€ŒÙ‡Ø§ÛŒ Ù†Ú¯Ù‡ Ø¯Ø§Ø´ØªÙ‡ Ø´Ø¯Ù‡)
- Ø§Ø² helper procedureâ€ŒÙ‡Ø§ Ø¨Ø±Ø§ÛŒ Ø®ÙˆØ§Ù†Ø§ÛŒÛŒ Ø§Ø³ØªÙØ§Ø¯Ù‡ Ù…ÛŒâ€ŒØ´ÙˆØ¯

```vhdl
-- Helper procedure Ø¨Ø±Ø§ÛŒ ÙØ´Ø±Ø¯Ù† ØªÙ…ÛŒØ² Ø¯Ú©Ù…Ù‡
procedure press_button(signal btn : out std_logic) is
begin
    btn <= '1';
    wait for clk_period * (DEBOUNCE_CYCLES + 5);
    btn <= '0';
    wait for clk_period * (DEBOUNCE_CYCLES + 5);
end procedure;
```

### Ø§Ø¬Ø±Ø§ÛŒ Ø§ÛŒÙ† ØªØ³Øª

```bash
ghdl -a --std=08 src/digital_lock.vhd
ghdl -a --std=08 src/button_debouncer.vhd
ghdl -a --std=08 src/top_level.vhd
ghdl -a --std=08 testbench/tb_top_level.vhd
ghdl -e --std=08 tb_top_level
ghdl -r --std=08 tb_top_level --wave=simulation/tb_top_level.ghw
```

---

## tb_fsm_coverage.vhd

**Ù‡Ø¯Ù**: Û±Û°Û°Ùª State Ùˆ Transition Coverage
**ØªØ¹Ø¯Ø§Ø¯ Ø®Ø·ÙˆØ·**: Û±Û·Û¸
**ÙØ§ÛŒÙ„**: `testbench/tb_fsm_coverage.vhd`

### Ø§Ù‡Ø¯Ø§Ù Coverage

| Ù†ÙˆØ¹ Coverage | Ù‡Ø¯Ù | Ù†ØªÛŒØ¬Ù‡ |
|----------|-----|--------|
| State Coverage | Ûµ/Ûµ state | âœ“ Û±Û°Û°Ùª |
| Transition Coverage | Ù‡Ù…Ù‡ transitionâ€ŒÙ‡Ø§ÛŒ Ù…Ø¹ØªØ¨Ø± | âœ“ Û±Û°Û°Ùª |
| Error Transition | Ù‡Ù…Ù‡ Ø¯Ú©Ù…Ù‡â€ŒÙ‡Ø§ÛŒ Ù†Ø§Ù…Ø¹ØªØ¨Ø± | âœ“ Û±Û°Û°Ùª |

### Stateâ€ŒÙ‡Ø§ÛŒ Verify Ø´Ø¯Ù‡

1. **STATE_LOCKED**: State Ø§ÙˆÙ„ÛŒÙ‡ØŒ Ù¾Ø³ Ø§Ø² resetØŒ Ù¾Ø³ Ø§Ø² Ø¯Ú©Ù…Ù‡ Ø§Ø´ØªØ¨Ø§Ù‡
2. **STATE_FIRST**: Ù¾Ø³ Ø§Ø² ÙØ´Ø±Ø¯Ù† A Ø§Ø² LOCKED
3. **STATE_SECOND**: Ù¾Ø³ Ø§Ø² ÙØ´Ø±Ø¯Ù† B Ø§Ø² FIRST
4. **STATE_THIRD**: Ù¾Ø³ Ø§Ø² ÙØ´Ø±Ø¯Ù† C Ø§Ø² SECOND
5. **STATE_UNLOCKED**: Ù¾Ø³ Ø§Ø² ÙØ´Ø±Ø¯Ù† A Ø§Ø² THIRD

### Transitionâ€ŒÙ‡Ø§ÛŒ Verify Ø´Ø¯Ù‡

**Transitionâ€ŒÙ‡Ø§ÛŒ ØµØ­ÛŒØ­**:
- LOCKED â†’ FIRST (A)
- FIRST â†’ SECOND (B)
- SECOND â†’ THIRD (C)
- THIRD â†’ UNLOCKED (A)
- UNLOCKED â†’ LOCKED (timeout)

**Error Transitionâ€ŒÙ‡Ø§** (Ù‡Ù…Ù‡ â†’ LOCKED):
- LOCKED + B/C/D â†’ Ø¯Ø± LOCKED Ù…ÛŒâ€ŒÙ…Ø§Ù†Ø¯
- FIRST + A/C/D â†’ LOCKED
- SECOND + A/B/D â†’ LOCKED
- THIRD + B/C/D â†’ LOCKED

### Ø§Ø¬Ø±Ø§ÛŒ Ø§ÛŒÙ† ØªØ³Øª

```bash
ghdl -a --std=08 src/digital_lock.vhd
ghdl -a --std=08 testbench/tb_fsm_coverage.vhd
ghdl -e --std=08 tb_fsm_coverage
ghdl -r --std=08 tb_fsm_coverage --wave=simulation/tb_fsm_coverage.ghw
```

---

## tb_edge_cases.vhd

**Ù‡Ø¯Ù**: Edge caseâ€ŒÙ‡Ø§ Ùˆ Stress test
**ØªØ¹Ø¯Ø§Ø¯ Ø®Ø·ÙˆØ·**: Û²Û³Û´
**ÙØ§ÛŒÙ„**: `testbench/tb_edge_cases.vhd`

### Test Caseâ€ŒÙ‡Ø§

| Ø´Ù†Ø§Ø³Ù‡ | Ù†Ø§Ù… ØªØ³Øª | Ú†Ù‡ Ú†ÛŒØ²ÛŒ ØªØ³Øª Ù…ÛŒâ€ŒÚ©Ù†Ø¯ |
|-------|---------|-------------------|
| Û± | Reset Ø­ÛŒÙ† UNLOCKED | Reset ÙˆØ¶Ø¹ÛŒØª unlock Ø±Ø§ Ù¾Ø§Ú© Ù…ÛŒâ€ŒÚ©Ù†Ø¯ |
| Û² | Ú†Ù†Ø¯ÛŒÙ† reset Ù…ØªÙˆØ§Ù„ÛŒ | Ø³ÛŒØ³ØªÙ… stable Ù…ÛŒâ€ŒÙ…Ø§Ù†Ø¯ |
| Û³ | Ø¯Ú©Ù…Ù‡ Ø¯Ø± Ù…Ø±Ø² reset | Edge case timing |
| Û´ | Ù‡Ù…Ù‡ Ø¯Ú©Ù…Ù‡â€ŒÙ‡Ø§ Ù‡Ù…Ø²Ù…Ø§Ù† | Ù…Ø¯ÛŒØ±ÛŒØª Ú†Ù†Ø¯ Ø¯Ú©Ù…Ù‡ |
| Ûµ | ØªÙˆØ§Ù„ÛŒâ€ŒÙ‡Ø§ÛŒ Ø³Ø±ÛŒØ¹ (Û±Û°x) | Stress test |
| Û¶ | Ù…Ø±Ø² Timer | Ø¯Ø±Ø³Øª Ù‚Ø¨Ù„/Ø¨Ø¹Ø¯ Ø§Ø² timeout |
| Û· | Timeout ØªÙˆØ§Ù„ÛŒ Ù†Ø§Ù‚Øµ | ØªÙˆØ§Ù„ÛŒ incomplete |
| Û¸ | Recovery Ù¾Ø³ Ø§Ø² Ø§Ø´ØªØ¨Ø§Ù‡ | Ø§Ø´ØªØ¨Ø§Ù‡ Ø³Ù¾Ø³ ØµØ­ÛŒØ­ |
| Û¹ | ØªÚ©Ø±Ø§Ø± Ù‡Ù…Ø§Ù† Ø¯Ú©Ù…Ù‡ | Aâ†’Aâ†’Aâ†’A |
| Û±Û° | ØªÙˆØ§Ù„ÛŒ Ø·ÙˆÙ„Ø§Ù†ÛŒ Ø¨Ø§ Ø®Ø·Ø§Ù‡Ø§ | Ú†Ù†Ø¯ÛŒÙ† Ø®Ø·Ø§ Ø³Ù¾Ø³ success |

### Ø®Ù„Ø§ØµÙ‡ Assertionâ€ŒÙ‡Ø§

```
PASSED: 22
FAILED: 0
=== Ù‡Ù…Ù‡ Edge Case Testâ€ŒÙ‡Ø§ Pass Ø´Ø¯Ù†Ø¯ ===
```

### Ø§Ù„Ú¯ÙˆÙ‡Ø§ÛŒ Ú©Ù„ÛŒØ¯ÛŒ ØªØ³Øª

```vhdl
-- ØªØ³Øª Ù…Ø±Ø² Timer
unlock_sequence;
check(lock_status = '1', "Ø§Ø¨ØªØ¯Ø§ unlocked");
wait for clk_period * 4;  -- Ø¯Ø±Ø³Øª Ù‚Ø¨Ù„ Ø§Ø² timeout
check(lock_status = '1', "Ù‡Ù†ÙˆØ² unlocked Ù‚Ø¨Ù„ Ø§Ø² timeout");
wait for clk_period * 5;  -- Ù¾Ø³ Ø§Ø² timeout
check(lock_status = '0', "Locked Ù¾Ø³ Ø§Ø² timeout");
```

### Ø§Ø¬Ø±Ø§ÛŒ Ø§ÛŒÙ† ØªØ³Øª

```bash
ghdl -a --std=08 src/digital_lock.vhd
ghdl -a --std=08 testbench/tb_edge_cases.vhd
ghdl -e --std=08 tb_edge_cases
ghdl -r --std=08 tb_edge_cases --wave=simulation/tb_edge_cases.ghw
```

---

## tb_debouncer.vhd

**Ù‡Ø¯Ù**: Unit test Ø¨Ø±Ø§ÛŒ Debouncer module
**ØªØ¹Ø¯Ø§Ø¯ Ø®Ø·ÙˆØ·**: ~Û±Û°Û°
**ÙØ§ÛŒÙ„**: `testbench/tb_debouncer.vhd`

### Test Caseâ€ŒÙ‡Ø§

| Ø´Ù†Ø§Ø³Ù‡ | Ù†Ø§Ù… ØªØ³Øª | ØªÙˆØ¶ÛŒØ­Ø§Øª |
|-------|---------|---------|
| Û± | ÙØ´Ø±Ø¯Ù† ØªÙ…ÛŒØ² | ÙˆØ±ÙˆØ¯ÛŒ stableØŒ Ø¨Ø§ÛŒØ¯ pulse ØªÙˆÙ„ÛŒØ¯ Ú©Ù†Ø¯ |
| Û² | ÙØ´Ø±Ø¯Ù† Bouncy | Bounce simulate Ø´Ø¯Ù‡ØŒ Ø¨Ø§ÛŒØ¯ filter Ú©Ù†Ø¯ |
| Û³ | ÙØ´Ø±Ø¯Ù† Ú©ÙˆØªØ§Ù‡ | Ø®ÛŒÙ„ÛŒ Ú©ÙˆØªØ§Ù‡ØŒ Ø¨Ø§ÛŒØ¯ ignore Ø´ÙˆØ¯ |
| Û´ | Ø¯Ú©Ù…Ù‡ Ù†Ú¯Ù‡ Ø¯Ø§Ø´ØªÙ‡ Ø´Ø¯Ù‡ | ÙØ´Ø±Ø¯Ù† Ø·ÙˆÙ„Ø§Ù†ÛŒØŒ ÙÙ‚Ø· ÛŒÚ© pulse |

### ØªØ³Øª Ú©Ù„ÛŒØ¯ÛŒ: Bounce Filter

```vhdl
-- Simulate ÙØ´Ø±Ø¯Ù† bouncy Ø¯Ú©Ù…Ù‡
report "ØªØ³Øª Û²: ÙØ´Ø±Ø¯Ù† bouncy Ø¯Ú©Ù…Ù‡" severity note;
button_in <= '1'; wait for clk_period * 2;
button_in <= '0'; wait for clk_period;  -- bounce!
button_in <= '1'; wait for clk_period * 2;
button_in <= '0'; wait for clk_period;  -- bounce!
button_in <= '1';  -- Ø¨Ø§Ù„Ø§Ø®Ø±Ù‡ stable
wait for clk_period * (DEBOUNCE_CYCLES + 3);
button_in <= '0';
```

### Ø§Ø¬Ø±Ø§ÛŒ Ø§ÛŒÙ† ØªØ³Øª

```bash
ghdl -a --std=08 src/button_debouncer.vhd
ghdl -a --std=08 testbench/tb_debouncer.vhd
ghdl -e --std=08 tb_debouncer
ghdl -r --std=08 tb_debouncer --wave=simulation/tb_debouncer.ghw
```

---

## Ø§Ø¬Ø±Ø§ÛŒ ØªØ³Øªâ€ŒÙ‡Ø§

### Ø§Ø¬Ø±Ø§ÛŒ Ù‡Ù…Ù‡ ØªØ³Øªâ€ŒÙ‡Ø§

```bash
#!/bin/bash
# Ø°Ø®ÛŒØ±Ù‡ Ø¨Ù‡ Ø¹Ù†ÙˆØ§Ù† run_all_tests.sh

# Ú©Ø§Ù…Ù¾Ø§ÛŒÙ„ sourceâ€ŒÙ‡Ø§
ghdl -a --std=08 src/digital_lock.vhd
ghdl -a --std=08 src/button_debouncer.vhd
ghdl -a --std=08 src/top_level.vhd

# Ø§Ø¬Ø±Ø§ÛŒ Ù‡Ø± testbench
for tb in tb_digital_lock tb_top_level tb_fsm_coverage tb_edge_cases tb_debouncer; do
    echo "=========================================="
    echo "Ø¯Ø± Ø­Ø§Ù„ Ø§Ø¬Ø±Ø§: $tb"
    echo "=========================================="
    ghdl -a --std=08 testbench/$tb.vhd
    ghdl -e --std=08 $tb
    ghdl -r --std=08 $tb --wave=simulation/$tb.ghw 2>&1
    echo ""
done

echo "Ù‡Ù…Ù‡ ØªØ³Øªâ€ŒÙ‡Ø§ Ú©Ø§Ù…Ù„ Ø´Ø¯! Waveformâ€ŒÙ‡Ø§ Ø¯Ø± simulation/ Ø°Ø®ÛŒØ±Ù‡ Ø´Ø¯Ù†Ø¯"
```

### Ø§Ø¬Ø±Ø§ÛŒ ØªØ³Øª ØªÚ©ÛŒ

```bash
# Ù…Ø«Ø§Ù„: ÙÙ‚Ø· FSM coverage test Ø±Ø§ Ø§Ø¬Ø±Ø§ Ú©Ù†ÛŒØ¯
ghdl -a --std=08 src/digital_lock.vhd
ghdl -a --std=08 testbench/tb_fsm_coverage.vhd
ghdl -e --std=08 tb_fsm_coverage
ghdl -r --std=08 tb_fsm_coverage
```

### Ù…Ø´Ø§Ù‡Ø¯Ù‡ Waveformâ€ŒÙ‡Ø§

```bash
# Ù…Ø´Ø§Ù‡Ø¯Ù‡ waveform Ù‡Ø± ØªØ³Øª
gtkwave simulation/tb_digital_lock.ghw
```

---

## Ø¯Ø±Ú© Ø®Ø±ÙˆØ¬ÛŒ ØªØ³Øª

### Ø³Ø·ÙˆØ­ Severity

| Severity | Ù…Ø¹Ù†ÛŒ | Ø§Ù‚Ø¯Ø§Ù… |
|-----|------|-------|
| `note` | Ø§Ø·Ù„Ø§Ø¹Ø§Øª | Ù¾ÛŒØ´Ø±ÙØª Ø¹Ø§Ø¯ÛŒ |
| `warning` | Ù…Ø´Ú©Ù„ Ø§Ø­ØªÙ…Ø§Ù„ÛŒ | Ø¨Ø±Ø±Ø³ÛŒ Ú©Ù†ÛŒØ¯ |
| `error` | Ø´Ú©Ø³Øª ØªØ³Øª | Ù†ÛŒØ§Ø² Ø¨Ù‡ fix |
| `failure` | Ø®Ø·Ø§ÛŒ fatal | Simulation Ù…ØªÙˆÙ‚Ù Ù…ÛŒâ€ŒØ´ÙˆØ¯ |

### Ø®Ø±ÙˆØ¬ÛŒ Ù†Ù…ÙˆÙ†Ù‡ (Success)

```
=== Starting Digital Lock Testbench ===
TC1: Testing reset functionality
TC1 PASSED: Reset works correctly
TC2: Testing correct sequence A->B->C->A
TC2 PASSED: Correct sequence unlocks the system
...
=== All Test Cases Completed ===
=== Digital Lock Testbench PASSED ===
```

### Ø®Ø±ÙˆØ¬ÛŒ Ù†Ù…ÙˆÙ†Ù‡ (Failure)

```
TC2: Testing correct sequence A->B->C->A
tb_digital_lock.vhd:138:9:@150ns:(assertion error):
    TC2 FAILED: Lock should be UNLOCKED after correct sequence!
```

<details>
<summary>Ù†Ø­ÙˆÙ‡ Debug Ú©Ø±Ø¯Ù† Test Failure</summary>

1. **Timestamp Ø±Ø§ Ø¨Ø±Ø±Ø³ÛŒ Ú©Ù†ÛŒØ¯**: `@150ns` Ø¨Ù‡ Ø´Ù…Ø§ Ù…ÛŒâ€ŒÚ¯ÙˆÛŒØ¯ Ú†Ù‡ Ø²Ù…Ø§Ù†ÛŒ failure Ø±Ø® Ø¯Ø§Ø¯Ù‡
2. **Waveform Ø±Ø§ Ø¨Ø§Ø² Ú©Ù†ÛŒØ¯**: `gtkwave simulation/tb_digital_lock.ghw`
3. **Ø¨Ù‡ Ø²Ù…Ø§Ù† navigate Ú©Ù†ÛŒØ¯**: Ø¨Ù‡ Û±ÛµÛ°ns Ø¯Ø± waveform Ø¨Ø±ÙˆÛŒØ¯
4. **Ù…Ù‚Ø§Ø¯ÛŒØ± signal Ø±Ø§ Ø¨Ø±Ø±Ø³ÛŒ Ú©Ù†ÛŒØ¯**: Ø¨Ù‡ button pressâ€ŒÙ‡Ø§ØŒ state transitionâ€ŒÙ‡Ø§ Ù†Ú¯Ø§Ù‡ Ú©Ù†ÛŒØ¯
5. **Ø¨Ù‡ Ø¹Ù‚Ø¨ trace Ú©Ù†ÛŒØ¯**: Ù¾ÛŒØ¯Ø§ Ú©Ù†ÛŒØ¯ Ú©Ù‡ Ø±ÙØªØ§Ø± Ú©Ø¬Ø§ Ø§Ø² Ø§Ù†ØªØ¸Ø§Ø± Ù…Ù†Ø­Ø±Ù Ø´Ø¯Ù‡

Ù…Ø´Ú©Ù„Ø§Øª Ø±Ø§ÛŒØ¬:
- Timing Ø§Ø´ØªØ¨Ø§Ù‡ (Ø®ÛŒÙ„ÛŒ Ø³Ø±ÛŒØ¹/Ú©Ù†Ø¯)
- Signal Ù‡Ù†Ú¯Ø§Ù… check Ú©Ø±Ø¯Ù† stable Ù†ÛŒØ³Øª
- Initial condition Ø§Ø´ØªØ¨Ø§Ù‡

</details>

---

## Ù†ÙˆØ´ØªÙ† ØªØ³Øªâ€ŒÙ‡Ø§ÛŒ Ø®ÙˆØ¯

### Ø³Ø§Ø®ØªØ§Ø± Ù¾Ø§ÛŒÙ‡

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity tb_my_test is
    -- Testbenchâ€ŒÙ‡Ø§ port Ù†Ø¯Ø§Ø±Ù†Ø¯
end tb_my_test;

architecture Behavioral of tb_my_test is
    -- Signalâ€ŒÙ‡Ø§ÛŒ Ù…Ù†Ø·Ø¨Ù‚ Ø¨Ø§ portâ€ŒÙ‡Ø§ÛŒ DUT
    signal clk : std_logic := '0';
    signal reset : std_logic := '0';
    -- ... signalâ€ŒÙ‡Ø§ÛŒ Ø¨ÛŒØ´ØªØ±

    constant clk_period : time := 10 ns;

begin
    -- Instantiation Ø¯Ø³ØªÚ¯Ø§Ù‡ ØªØ­Øª ØªØ³Øª (DUT)
    uut: entity work.my_component
        port map (
            clk => clk,
            reset => reset
            -- ... mappingâ€ŒÙ‡Ø§ÛŒ Ø¨ÛŒØ´ØªØ±
        );

    -- ØªÙˆÙ„ÛŒØ¯ Clock
    clk_process: process
    begin
        clk <= '0'; wait for clk_period/2;
        clk <= '1'; wait for clk_period/2;
    end process;

    -- Test Stimulus
    stim_proc: process
    begin
        report "Ø´Ø±ÙˆØ¹ ØªØ³Øª" severity note;

        -- Ú©Ø¯ ØªØ³Øª Ø´Ù…Ø§ Ø§ÛŒÙ†Ø¬Ø§
        reset <= '1';
        wait for clk_period * 2;
        reset <= '0';

        -- Ø¨Ø±Ø±Ø³ÛŒ Ù†ØªØ§ÛŒØ¬
        assert some_signal = expected_value
            report "ØªØ³Øª fail Ø´Ø¯!"
            severity error;

        report "ØªØ³Øª pass Ø´Ø¯!" severity note;
        wait;  -- Ù¾Ø§ÛŒØ§Ù† simulation
    end process;

end Behavioral;
```

### Ø§Ù„Ú¯ÙˆÙ‡Ø§ÛŒ Ù…ÙÛŒØ¯

**Helper Procedure**:
```vhdl
procedure pulse_button(signal btn : out std_logic) is
begin
    btn <= '1';
    wait for clk_period;
    btn <= '0';
    wait for clk_period * 2;
end procedure;
```

**Check Procedure**:
```vhdl
procedure check(condition : boolean; msg : string) is
begin
    assert condition
        report "FAIL: " & msg
        severity error;
    if condition then
        report "PASS: " & msg severity note;
    end if;
end procedure;
```

**Counter Ø¨Ø±Ø§ÛŒ Ø¢Ù…Ø§Ø± ØªØ³Øª**:
```vhdl
signal pass_count : integer := 0;
signal fail_count : integer := 0;

-- Ø¯Ø± check procedure:
if condition then
    pass_count <= pass_count + 1;
else
    fail_count <= fail_count + 1;
end if;
```
