[2025-09-18 00:05:25] START suite=cs trace=classification_phase1_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase1_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 4447649 heartbeat IPC: 2.248 cumulative IPC: 2.248 (Simulation time: 00 hr 00 min 50 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 6645413 heartbeat IPC: 4.55 cumulative IPC: 3.01 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 6645413 cumulative IPC: 3.01 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 6645413 cumulative IPC: 3.01 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 17611344 heartbeat IPC: 0.9119 cumulative IPC: 0.9119 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 29486512 heartbeat IPC: 0.8421 cumulative IPC: 0.8756 (Simulation time: 00 hr 03 min 46 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 42574162 heartbeat IPC: 0.7641 cumulative IPC: 0.835 (Simulation time: 00 hr 05 min 09 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 56876452 heartbeat IPC: 0.6992 cumulative IPC: 0.7963 (Simulation time: 00 hr 06 min 35 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 71994768 heartbeat IPC: 0.6614 cumulative IPC: 0.7651 (Simulation time: 00 hr 07 min 55 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 87269811 heartbeat IPC: 0.6547 cumulative IPC: 0.7442 (Simulation time: 00 hr 09 min 24 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 102782851 heartbeat IPC: 0.6446 cumulative IPC: 0.7281 (Simulation time: 00 hr 10 min 42 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase1_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000018 cycles: 118356079 heartbeat IPC: 0.6421 cumulative IPC: 0.7161 (Simulation time: 00 hr 11 min 59 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 133908647 heartbeat IPC: 0.643 cumulative IPC: 0.7072 (Simulation time: 00 hr 13 min 17 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 142862355 cumulative IPC: 0.7 (Simulation time: 00 hr 14 min 34 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 142862355 cumulative IPC: 0.7 (Simulation time: 00 hr 14 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase1_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7 instructions: 100000000 cycles: 142862355
CPU 0 Branch Prediction Accuracy: 99.93% MPKI: 0.0027 Average ROB Occupancy at Mispredict: 9.264e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00104
BRANCH_INDIRECT: 0.00085
BRANCH_CONDITIONAL: 0.00081
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1094910
LQ_STALL: 0
SQ_STALL: 140634


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 70.24992
REPLAY_LOAD: 74.09769
NON_REPLAY_LOAD: 42.629875

== Total ==
ADDR_TRANS: 236672
REPLAY_LOAD: 755500
NON_REPLAY_LOAD: 102738

== Counts ==
ADDR_TRANS: 3369
REPLAY_LOAD: 10196
NON_REPLAY_LOAD: 2410

cpu0->cpu0_STLB TOTAL        ACCESS:     597127 HIT:     409168 MISS:     187959 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     597127 HIT:     409168 MISS:     187959 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 217.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1470034 HIT:     488710 MISS:     981324 MSHR_MERGE:      27450
cpu0->cpu0_L2C LOAD         ACCESS:     696960 HIT:     190124 MISS:     506836 MSHR_MERGE:         19
cpu0->cpu0_L2C RFO          ACCESS:      67474 HIT:      52680 MISS:      14794 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     207570 HIT:      76697 MISS:     130873 MSHR_MERGE:      27431
cpu0->cpu0_L2C WRITE        ACCESS:      87101 HIT:      86816 MISS:        285 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     410929 HIT:      82393 MISS:     328536 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     150957 ISSUED:     150957 USEFUL:      45186 USELESS:      23075
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 97.32 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5896591 HIT:    5890827 MISS:       5764 MSHR_MERGE:       2141
cpu0->cpu0_L1I LOAD         ACCESS:    5896591 HIT:    5890827 MISS:       5764 MSHR_MERGE:       2141
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 146.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   10800338 HIT:    9191498 MISS:    1608840 MSHR_MERGE:     380482
cpu0->cpu0_L1D LOAD         ACCESS:    8863996 HIT:    7911609 MISS:     952387 MSHR_MERGE:     259049
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     204073 HIT:     119387 MISS:      84686 MSHR_MERGE:      28073
cpu0->cpu0_L1D WRITE        ACCESS:    1297479 HIT:    1137172 MISS:     160307 MSHR_MERGE:      92829
cpu0->cpu0_L1D TRANSLATION  ACCESS:     434790 HIT:      23330 MISS:     411460 MSHR_MERGE:        531
cpu0->cpu0_L1D PREFETCH REQUESTED:     204073 ISSUED:     204073 USEFUL:      31578 USELESS:      24793
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 80.69 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4922583 HIT:    4921613 MISS:        970 MSHR_MERGE:        601
cpu0->cpu0_ITLB LOAD         ACCESS:    4922583 HIT:    4921613 MISS:        970 MSHR_MERGE:        601
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 388.9 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10145830 HIT:    9390533 MISS:     755297 MSHR_MERGE:     158539
cpu0->cpu0_DTLB LOAD         ACCESS:   10145830 HIT:    9390533 MISS:     755297 MSHR_MERGE:     158539
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 72.44 cycles
cpu0->LLC TOTAL        ACCESS:     969879 HIT:     182193 MISS:     787686 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     506817 HIT:      75300 MISS:     431517 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      14794 HIT:        950 MISS:      13844 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     103442 HIT:       8732 MISS:      94710 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      16290 HIT:      16099 MISS:        191 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     328536 HIT:      81112 MISS:     247424 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.99 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      36756
  ROW_BUFFER_MISS:     750739
  AVG DBUS CONGESTED CYCLE: 5.128
Channel 0 WQ ROW_BUFFER_HIT:       4896
  ROW_BUFFER_MISS:      10109
  FULL:          0
Channel 0 REFRESHES ISSUED:      11905

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       305463        58865        32884        80817
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          945         6238         4892        39050
  STLB miss resolved @ L2C                0         2944        22012         9399       101639
  STLB miss resolved @ LLC                0         2123        14531         9873        87323
  STLB miss resolved @ MEM                0         1390        16816        55753       238952

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                 53            6           11            0          263
---------------------------------------------------------------
  STLB miss resolved @ L1D                2            3            1            1          114
  STLB miss resolved @ L2C                1            0            0            0            5
  STLB miss resolved @ LLC                0            2            0            0            4
  STLB miss resolved @ MEM               31            5            7            4          663
[2025-09-18 00:20:00] END   suite=cs trace=classification_phase1_core3 (rc=0)
