SI analysis is not enabled, so delta delays are unavailable.
****************************************
Report : timing
        -path_type full_clock_expanded
        -delay_type min
        -nworst 1
        -max_paths 1
        -report_by group
        -input_pins
        -nets
        -include_hierarchical_pins
        -transition_time
        -capacitance
        -crosstalk_delta
        -derate
        -attributes
        -physical
Design : i2c_master_top
Version: U-2022.12
Date   : Wed May 15 20:03:47 2024
****************************************

  Startpoint: byte_controller/bit_controller/cSCL_reg[0] (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cSCL_reg[1] (rising edge-triggered flip-flop clocked by wb_clk_i)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: wb_clk_i
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                          Fanout    Cap      Trans     Derate   Delta     Incr      Path          Location       Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                                                                     0.00      0.00
  source latency                                                                                 0.00      0.00
  wb_clk_i (in)                                                      0.00      1.00              0.00      0.00 r    (30.22,0.07)
  wb_clk_i (net)                                    4     10.62                                                                        d
  ZCTSBUF_2189_66/A (SAEDRVT14_BUF_S_6)                              0.00      1.00              0.00      0.00 r    (26.02,27.13)
  ZCTSBUF_2189_66/X (SAEDRVT14_BUF_S_6)                              0.02      1.00              0.02      0.02 r    (26.41,26.98)
  ZCTSNET_5 (net)                                  41     36.38                                                                        d
  byte_controller/ZCTSNET_4 (i2c_master_byte_ctrl)                   0.02      1.00              0.00      0.02 r    (hierarchical)    h
  byte_controller/ZCTSNET_4 (net)                  41     36.38                                                                        d
  byte_controller/bit_controller/ZCTSNET_3 (i2c_master_bit_ctrl)     0.02      1.00              0.00      0.02 r    (hierarchical)    h
  byte_controller/bit_controller/ZCTSNET_3 (net)   41     36.38                                                                        d
  byte_controller/bit_controller/cSCL_reg[0]/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                                     0.02      1.00              0.00      0.02 r    (30.67,29.44)     s, n

  byte_controller/bit_controller/cSCL_reg[0]/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                                     0.02      1.00              0.00      0.02 r    (30.67,29.44)     s, n
  byte_controller/bit_controller/cSCL_reg[0]/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                                     0.00      1.00              0.03      0.05 f    (31.72,29.50)     s, n
  byte_controller/bit_controller/cSCL[0] (net)      1      0.66
  byte_controller/bit_controller/U221/A1 (SAEDRVT14_AN2_MM_1)        0.00      1.00              0.00      0.05 f    (32.24,27.10)
  byte_controller/bit_controller/U221/X (SAEDRVT14_AN2_MM_1)         0.00      1.00              0.01      0.06 f    (32.46,27.10)
  byte_controller/bit_controller/N71 (net)          1      0.33
  byte_controller/bit_controller/cSCL_reg[1]/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                                     0.00      1.00              0.00      0.06 f    (32.89,27.10)     s, n
  data arrival time                                                                                        0.06

  clock wb_clk_i (rise edge)                                                                     0.00      0.00
  source latency                                                                                 0.00      0.00
  wb_clk_i (in)                                                      0.00      1.00              0.00      0.00 r    (30.22,0.07)
  wb_clk_i (net)                                    4     10.62                                                                        d
  ctosc_gls_inst_824/A (SAEDRVT14_BUF_S_8)                           0.00      1.00              0.00      0.00 r    (30.91,10.32)
  ctosc_gls_inst_824/X (SAEDRVT14_BUF_S_8)                           0.03      1.00              0.02      0.02 r    (31.43,10.18)
  ctosc_gls_0 (net)                                62     57.11                                                                        d
  byte_controller/ZCTSNET_6 (i2c_master_byte_ctrl)                   0.03      1.00              0.00      0.02 r    (hierarchical)    h
  byte_controller/ZCTSNET_6 (net)                  62     57.11                                                                        d
  byte_controller/bit_controller/ZCTSNET_5 (i2c_master_bit_ctrl)     0.03      1.00              0.00      0.02 r    (hierarchical)    h
  byte_controller/bit_controller/ZCTSNET_5 (net)   62     57.11                                                                        d
  byte_controller/bit_controller/cSCL_reg[1]/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                                     0.03      1.00              0.00      0.02 r    (33.41,27.04)     s, n

  library hold time                                                            1.00              0.01      0.04
  data required time                                                                                       0.04
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.04
  data arrival time                                                                                       -0.06
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.02



  Startpoint: byte_controller/bit_controller/cSCL_reg[0] (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cSCL_reg[1] (rising edge-triggered flip-flop clocked by wb_clk_i)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: wb_clk_i
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                          Fanout    Cap      Trans     Derate   Delta     Incr      Path          Location       Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                                                                     0.00      0.00
  source latency                                                                                 0.00      0.00
  wb_clk_i (in)                                                      0.00      1.00              0.00      0.00 r    (30.22,0.07)
  wb_clk_i (net)                                    4     11.52                                                                        d
  ZCTSBUF_2189_66/A (SAEDRVT14_BUF_S_6)                              0.00      1.00              0.00      0.00 r    (26.02,27.13)
  ZCTSBUF_2189_66/X (SAEDRVT14_BUF_S_6)                              0.02      1.00              0.02      0.02 r    (26.41,26.98)
  ZCTSNET_5 (net)                                  41     39.16                                                                        d
  byte_controller/ZCTSNET_4 (i2c_master_byte_ctrl)                   0.02      1.00              0.00      0.02 r    (hierarchical)    h
  byte_controller/ZCTSNET_4 (net)                  41     39.16                                                                        d
  byte_controller/bit_controller/ZCTSNET_3 (i2c_master_bit_ctrl)     0.02      1.00              0.00      0.02 r    (hierarchical)    h
  byte_controller/bit_controller/ZCTSNET_3 (net)   41     39.16                                                                        d
  byte_controller/bit_controller/cSCL_reg[0]/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                                     0.02      1.00              0.00      0.02 r    (30.67,29.44)     s, n

  byte_controller/bit_controller/cSCL_reg[0]/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                                     0.02      1.00              0.00      0.02 r    (30.67,29.44)     s, n
  byte_controller/bit_controller/cSCL_reg[0]/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                                     0.00      1.00              0.03      0.05 f    (31.72,29.50)     s, n
  byte_controller/bit_controller/cSCL[0] (net)      1      0.71
  byte_controller/bit_controller/U221/A1 (SAEDRVT14_AN2_MM_1)        0.00      1.00              0.00      0.05 f    (32.24,27.10)
  byte_controller/bit_controller/U221/X (SAEDRVT14_AN2_MM_1)         0.00      1.00              0.01      0.06 f    (32.46,27.10)
  byte_controller/bit_controller/N71 (net)          1      0.34
  byte_controller/bit_controller/cSCL_reg[1]/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                                     0.00      1.00              0.00      0.06 f    (32.89,27.10)     s, n
  data arrival time                                                                                        0.06

  clock wb_clk_i (rise edge)                                                                     0.00      0.00
  source latency                                                                                 0.00      0.00
  wb_clk_i (in)                                                      0.00      1.00              0.00      0.00 r    (30.22,0.07)
  wb_clk_i (net)                                    4     11.52                                                                        d
  ctosc_gls_inst_824/A (SAEDRVT14_BUF_S_8)                           0.00      1.00              0.00      0.00 r    (30.91,10.32)
  ctosc_gls_inst_824/X (SAEDRVT14_BUF_S_8)                           0.03      1.00              0.02      0.02 r    (31.43,10.18)
  ctosc_gls_0 (net)                                62     61.64                                                                        d
  byte_controller/ZCTSNET_6 (i2c_master_byte_ctrl)                   0.03      1.00              0.00      0.02 r    (hierarchical)    h
  byte_controller/ZCTSNET_6 (net)                  62     61.64                                                                        d
  byte_controller/bit_controller/ZCTSNET_5 (i2c_master_bit_ctrl)     0.03      1.00              0.00      0.02 r    (hierarchical)    h
  byte_controller/bit_controller/ZCTSNET_5 (net)   62     61.64                                                                        d
  byte_controller/bit_controller/cSCL_reg[1]/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                                     0.03      1.00              0.00      0.02 r    (33.41,27.04)     s, n

  library hold time                                                            1.00              0.01      0.04
  data required time                                                                                       0.04
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.04
  data arrival time                                                                                       -0.06
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.02


1
