# Nand2Tetris Project1.1 
NOT & OR gate HDL implementation

### NOT Gate output
Hardware Simulator
![image](https://github.com/user-attachments/assets/9777bcec-5225-48ee-9043-02f4ce4e9e93)


### OR Gate output
Hardware Simulator
![image](https://github.com/user-attachments/assets/6286e42a-ba2d-49d2-8780-9bebe81e8fd0)

### AND Gate output
![image](https://github.com/user-attachments/assets/847f4d98-71cf-462f-8e34-83130fe6973e)

### XOR Gate output
![image](https://github.com/user-attachments/assets/9c5c5fb7-3186-4eb7-af4d-00c87cc91509)

### MUX Gate output
![image](https://github.com/user-attachments/assets/f80dfbf8-978c-4672-9879-6fc66aabb39c)



### DMUX Gate output
![image](https://github.com/user-attachments/assets/e38bfde6-9ff6-486e-8026-349580a07f18)
