{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442827801225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442827801226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 21 11:30:01 2015 " "Processing started: Mon Sep 21 11:30:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442827801226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442827801226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442827801226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1442827801387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "res_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file res_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 res_bus-test " "Found design unit 1: res_bus-test" {  } { { "res_bus.vhd" "" { Text "/home/cliu/workspace/lab2/res_bus.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810006 ""} { "Info" "ISGN_ENTITY_NAME" "1 res_bus " "Found entity 1: res_bus" {  } { { "res_bus.vhd" "" { Text "/home/cliu/workspace/lab2/res_bus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442827810006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_t-tb_tristate " "Found design unit 1: test_t-tb_tristate" {  } { { "tristate_tb.vhd" "" { Text "/home/cliu/workspace/lab2/tristate_tb.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810007 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_t " "Found entity 1: test_t" {  } { { "tristate_tb.vhd" "" { Text "/home/cliu/workspace/lab2/tristate_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442827810007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-behaviour " "Found design unit 1: tristate-behaviour" {  } { { "tristate.vhd" "" { Text "/home/cliu/workspace/lab2/tristate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810007 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "/home/cliu/workspace/lab2/tristate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442827810007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testDstd_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testDstd_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_d-testDstd_logic " "Found design unit 1: test_d-testDstd_logic" {  } { { "testDstd_logic.vhd" "" { Text "/home/cliu/workspace/lab2/testDstd_logic.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810008 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_d " "Found entity 1: test_d" {  } { { "testDstd_logic.vhd" "" { Text "/home/cliu/workspace/lab2/testDstd_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442827810008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_SRLatch_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_SRLatch_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_sr-test_SRLatch_1 " "Found design unit 1: test_sr-test_SRLatch_1" {  } { { "tb_SRLatch_1.vhd" "" { Text "/home/cliu/workspace/lab2/tb_SRLatch_1.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810008 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_sr " "Found entity 1: test_sr" {  } { { "tb_SRLatch_1.vhd" "" { Text "/home/cliu/workspace/lab2/tb_SRLatch_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442827810008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_SRLatch_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_SRLatch_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_sr2-test_SRLatch_2 " "Found design unit 1: test_sr2-test_SRLatch_2" {  } { { "tb_SRLatch_2.vhd" "" { Text "/home/cliu/workspace/lab2/tb_SRLatch_2.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810009 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_sr2 " "Found entity 1: test_sr2" {  } { { "tb_SRLatch_2.vhd" "" { Text "/home/cliu/workspace/lab2/tb_SRLatch_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442827810009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRLatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SRLatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRLatch-dataflow " "Found design unit 1: SRLatch-dataflow" {  } { { "SRLatch.vhd" "" { Text "/home/cliu/workspace/lab2/SRLatch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810009 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRLatch " "Found entity 1: SRLatch" {  } { { "SRLatch.vhd" "" { Text "/home/cliu/workspace/lab2/SRLatch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442827810009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_DReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_DReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_dreg-tb_DReg " "Found design unit 1: test_dreg-tb_DReg" {  } { { "tb_DReg.vhd" "" { Text "/home/cliu/workspace/lab2/tb_DReg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810010 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_dreg " "Found entity 1: test_dreg" {  } { { "tb_DReg.vhd" "" { Text "/home/cliu/workspace/lab2/tb_DReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442827810010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRLatch_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SRLatch_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRLatch_2-dataflow " "Found design unit 1: SRLatch_2-dataflow" {  } { { "SRLatch_2.vhd" "" { Text "/home/cliu/workspace/lab2/SRLatch_2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810010 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRLatch_2 " "Found entity 1: SRLatch_2" {  } { { "SRLatch_2.vhd" "" { Text "/home/cliu/workspace/lab2/SRLatch_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442827810010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DLatch_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DLatch_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DLatch_new-behavioural " "Found design unit 1: DLatch_new-behavioural" {  } { { "DLatch_new.vhd" "" { Text "/home/cliu/workspace/lab2/DLatch_new.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810011 ""} { "Info" "ISGN_ENTITY_NAME" "1 DLatch_new " "Found entity 1: DLatch_new" {  } { { "DLatch_new.vhd" "" { Text "/home/cliu/workspace/lab2/DLatch_new.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442827810011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DReg-behavioral " "Found design unit 1: DReg-behavioral" {  } { { "DReg.vhd" "" { Text "/home/cliu/workspace/lab2/DReg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810011 ""} { "Info" "ISGN_ENTITY_NAME" "1 DReg " "Found entity 1: DReg" {  } { { "DReg.vhd" "" { Text "/home/cliu/workspace/lab2/DReg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442827810011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DFlipFlop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DFlipFlop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dflipflop-behavioural " "Found design unit 1: Dflipflop-behavioural" {  } { { "DFlipFlop.vhd" "" { Text "/home/cliu/workspace/lab2/DFlipFlop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810012 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dflipflop " "Found entity 1: Dflipflop" {  } { { "DFlipFlop.vhd" "" { Text "/home/cliu/workspace/lab2/DFlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442827810012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_Dbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_Dbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_db-tb_Dbit " "Found design unit 1: test_db-tb_Dbit" {  } { { "tb_Dbit.vhd" "" { Text "/home/cliu/workspace/lab2/tb_Dbit.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810012 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_db " "Found entity 1: test_db" {  } { { "tb_Dbit.vhd" "" { Text "/home/cliu/workspace/lab2/tb_Dbit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442827810012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resolution_func.vhd 2 1 " "Found 2 design units, including 1 entities, in source file resolution_func.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resolution_func-example " "Found design unit 1: resolution_func-example" {  } { { "resolution_func.vhd" "" { Text "/home/cliu/workspace/lab2/resolution_func.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810013 ""} { "Info" "ISGN_ENTITY_NAME" "1 resolution_func " "Found entity 1: resolution_func" {  } { { "resolution_func.vhd" "" { Text "/home/cliu/workspace/lab2/resolution_func.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442827810013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file opc_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opc_pkg " "Found design unit 1: opc_pkg" {  } { { "opc_pkg.vhd" "" { Text "/home/cliu/workspace/lab2/opc_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810013 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 opc_pkg-body " "Found design unit 2: opc_pkg-body" {  } { { "opc_pkg.vhd" "" { Text "/home/cliu/workspace/lab2/opc_pkg.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442827810013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_opc5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_opc5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_opc5-test " "Found design unit 1: tb_opc5-test" {  } { { "tb_opc5.vhd" "" { Text "/home/cliu/workspace/lab2/tb_opc5.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810014 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_opc5 " "Found entity 1: tb_opc5" {  } { { "tb_opc5.vhd" "" { Text "/home/cliu/workspace/lab2/tb_opc5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442827810014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_bus-test " "Found design unit 1: tb_bus-test" {  } { { "tb_bus.vhd" "" { Text "/home/cliu/workspace/lab2/tb_bus.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810014 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_bus " "Found entity 1: tb_bus" {  } { { "tb_bus.vhd" "" { Text "/home/cliu/workspace/lab2/tb_bus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442827810014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442827810014 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "res_bus " "Elaborating entity \"res_bus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442827810061 ""}
{ "Error" "EVRFX_VHDL_UNCONSTRAINED_FORMAL" "LEDR res_bus.vhd(5) " "VHDL Unconstrained Array error at res_bus.vhd(5): formal \"LEDR\" must be constrained" {  } { { "res_bus.vhd" "" { Text "/home/cliu/workspace/lab2/res_bus.vhd" 5 0 0 } }  } 0 10802 "VHDL Unconstrained Array error at %2!s!: formal \"%1!s!\" must be constrained" 0 0 "Quartus II" 0 -1 1442827810062 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1442827810063 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1000 " "Peak virtual memory: 1000 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442827810143 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 21 11:30:10 2015 " "Processing ended: Mon Sep 21 11:30:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442827810143 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442827810143 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442827810143 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442827810143 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442827810727 ""}
