Analysis & Elaboration report for top_2
Wed Mar  5 21:51:11 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |top_2
  5. Parameter Settings for User Entity Instance: uart_tx_8n1:uart_tx
  6. Analysis & Elaboration Settings
  7. Analysis & Elaboration Messages
  8. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                      ;
+------------------------------------+------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Wed Mar  5 21:51:11 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; top_2                                          ;
; Top-level Entity Name              ; top_2                                          ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_2 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; S0             ; 00       ; Unsigned Binary                           ;
; S1             ; 01       ; Unsigned Binary                           ;
; S2             ; 10       ; Unsigned Binary                           ;
; TIMER_LIMIT    ; 50000000 ; Signed Integer                            ;
; SEG_0          ; 0000001  ; Unsigned Binary                           ;
; SEG_1          ; 1001111  ; Unsigned Binary                           ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx_8n1:uart_tx ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; STATE_IDLE     ; 00000000 ; Unsigned Binary                      ;
; STATE_STARTTX  ; 00000001 ; Unsigned Binary                      ;
; STATE_TXING    ; 00000010 ; Unsigned Binary                      ;
; STATE_TXDONE   ; 00000011 ; Unsigned Binary                      ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C6        ;                    ;
; Top-level entity name                                            ; top_2              ; top_2              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed Mar  5 21:50:56 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_2 -c top_2 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning (12019): Can't analyze file -- file uart_tx_8n1 uart_tx.v is missing
Warning (10238): Verilog Module Declaration warning at uart_tx_8n1.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "uart_tx_8n1" File: C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/uart_tx_8n1.v Line: 9
Info (12021): Found 2 design units, including 2 entities, in source file uart.v
    Info (12023): Found entity 1: uart_tx_8n1 File: C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/uart_tx_8n1.v Line: 3
    Info (12023): Found entity 2: top File: C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/UART.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file top_2.v
    Info (12023): Found entity 1: top_2 File: C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/top_2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file serializador 4bits.v
    Info (12023): Found entity 1: serializer_4bit File: C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/serializador 4bits.v Line: 1
Info (12127): Elaborating entity "top_2" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top_2.v(99): truncated value with size 32 to match size of target (2) File: C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/top_2.v Line: 99
Warning (10199): Verilog HDL Case Statement warning at top_2.v(101): case item expression never matches the case expression File: C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/top_2.v Line: 101
Warning (10199): Verilog HDL Case Statement warning at top_2.v(106): case item expression never matches the case expression File: C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/top_2.v Line: 106
Info (12128): Elaborating entity "uart_tx_8n1" for hierarchy "uart_tx_8n1:uart_tx" File: C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/top_2.v Line: 43
Warning (10230): Verilog HDL assignment warning at uart_tx_8n1.v(58): truncated value with size 32 to match size of target (8) File: C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/uart_tx_8n1.v Line: 58
Info (144001): Generated suppressed messages file C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/output_files/top_2.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4718 megabytes
    Info: Processing ended: Wed Mar  5 21:51:11 2025
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:39


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/output_files/top_2.map.smsg.


