/***************************************************************************
 * Project           			: shakti devt board
 * Name of the file	     		:
 * Created date			        : 
 * Brief Description of file            : 
 * Name of Author    	                :  
 * Email ID                             :  

 Copyright (C) 2019  IIT Madras. All rights reserved.

 This program is free software: you can redistribute it and/or modify
 it under the terms of the GNU General Public License as published by
 the Free Software Foundation, either version 3 of the License, or
 (at your option) any later version.

 This program is distributed in the hope that it will be useful,
 but WITHOUT ANY WARRANTY; without even the implied warranty of
 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 GNU General Public License for more details.

 You should have received a copy of the GNU General Public License
 along with this program.  If not, see <https://www.gnu.org/licenses/>.

 ***************************************************************************/
/**
@file 
@brief 
@detail 
*/

#include "gpio.h"
#include "traps.h"
#include "platform.h"
#include "plic_driver.h"
#include "log.h"
#include "uart.h"

#ifdef USE_INTERRUPT
unsigned int uart0_prev_rcv_isr_count_flag = 0;
unsigned int uart1_prev_rcv_isr_count_flag = 0;
unsigned int uart2_prev_rcv_isr_count_flag = 0;

unsigned int uart0_prev_tx_isr_count_flag = 0;
unsigned int uart1_prev_tx_isr_count_flag = 0;
unsigned int uart2_prev_tx_isr_count_flag = 0;

/** @fn void init_variables()
 * @brief 
 * @details 
 * @warning
 */
void init_variables()
{
	uart0_complete = 0;
	uart1_complete = 0;
	uart2_complete = 0;
	uart0_tx_isr_count = 0;
	uart0_rcv_isr_count = 0;
	uart1_tx_isr_count = 0;
	uart1_rcv_isr_count = 0;
	uart2_tx_isr_count = 0;
	uart2_rcv_isr_count = 0;
	memset(u0_rcv_char,'\0', UARTX_BUFFER_SIZE);
	memset(u1_rcv_char,'\0', UARTX_BUFFER_SIZE);
	memset(u2_rcv_char,'\0', UARTX_BUFFER_SIZE);
	uart0_prev_rcv_isr_count_flag = 0;
	uart1_prev_rcv_isr_count_flag = 0;
	uart2_prev_rcv_isr_count_flag = 0;
	
	uart0_prev_tx_isr_count_flag = 0;
	uart1_prev_tx_isr_count_flag = 0;
	uart2_prev_tx_isr_count_flag = 0;
}
#endif

/** @fn int main(void)
 * @brief 
 * @details 
 * @warning 
 * @return 
 */
int main(void){

#ifdef USE_INTERRUPT
	unsigned int int_id = 1;
	register uint32_t retval;
	int i;
	log_debug("\tUart 0 Interrupt Test\n");

	init_variables();
	
	set_baud_rate(uart_instance[0], 115200);

	plic_init();

	//interrupt id 13, 10, 14, 20, 21 are coming continuously without manual trigger

	configure_interrupt(25);
	isr_table[PLIC_INTERRUPT_25] = uart0_isr;

	// Enable Global (PLIC) interrupts.
	asm volatile("li      t0, 8\t\n"
		     "csrrs   zero, mstatus, t0\t\n"
		    );

	asm volatile("li      t0, 0x800\t\n"
		     "csrrs   zero, mie, t0\t\n"
		    );

	asm volatile(
		     "csrr %[retval], mstatus\n"
		     :
		     [retval]
		     "=r"
		     (retval)
		    );

	printf(" retval = %x\n", retval);
	asm volatile(
		     "csrr %[retval], mie\n"
		     :
		     [retval]
		     "=r"
		     (retval)
		    );

	printf(" retval = %x\n", retval);

	asm volatile(
		     "csrr %[retval], mip\n"
		     :
		     [retval]
		     "=r"
		     (retval)
		    );

	printf(" retval = %x\n", retval);
	uart0_prev_tx_isr_count_flag = uart0_tx_isr_count;
	uart0_prev_rcv_isr_count_flag = uart0_rcv_isr_count;


	enable_uart_interrupts(uart_instance[0],  ENABLE_RX_NOT_EMPTY | ENABLE_RX_FULL);
	write_uart_string(uart_instance[0], "Uart 0 Interrupt TeSt");
	i = 0;
	while(1)
	{
		delay_loop(2000,1000);
		if(uart0_prev_tx_isr_count_flag != uart0_tx_isr_count)
		{
			uart0_prev_tx_isr_count_flag = uart0_tx_isr_count;
		}
		if(uart0_prev_rcv_isr_count_flag != uart0_rcv_isr_count)
		{
			uart0_prev_rcv_isr_count_flag = uart0_rcv_isr_count;
		}
		if(i++ >= 10)
		{
			u0_rcv_char[++uart0_rcv_isr_count] = '\0';
//			printf("\n TxISR Count Flag: %d", uart0_tx_isr_count_flag);
			printf("\n Rcv ISR Count Flag: %d", uart0_rcv_isr_count);
			printf("\n recv. Chars: %s", u0_rcv_char);
			i = 0;
			i = 0;
			uart0_rcv_isr_count = 0;
			memset(u0_rcv_char,'\0', UARTX_BUFFER_SIZE);
//			break;
		}
	};
#endif
	return 0;
}
