Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto f67fee99c98e4adcb90e76cce601e48a --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mys_xc7z010_trd_behav xil_defaultlib.mys_xc7z010_trd xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <design_1> not found while processing module instance <design_1_i> [D:/workspace/mys-xc7z020/mys-xc7z020-trd/mys-xc7z020-trd.srcs/sources_1/bd/zturn_7z020/hdl/zturn_7z020_wrapper.v:207]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
