# Reading D:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do SIMD_Proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:34 on Jul 15,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RAM.v 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 20:15:34 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:34 on Jul 15,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v 
# -- Compiling module RamV
# 
# Top level modules:
# 	RamV
# End time: 20:15:34 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:34 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv 
# -- Compiling module Pipeline_SIMD
# 
# Top level modules:
# 	Pipeline_SIMD
# End time: 20:15:34 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/vsync_generator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:34 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/vsync_generator.sv 
# -- Compiling module vsync_generator
# 
# Top level modules:
# 	vsync_generator
# End time: 20:15:35 on Jul 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/VGA_Controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:35 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/VGA_Controller.sv 
# -- Compiling module VGA_Controller
# 
# Top level modules:
# 	VGA_Controller
# End time: 20:15:35 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/vdisplayareaverificator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:35 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/vdisplayareaverificator.sv 
# -- Compiling module vdisplayareaverificator
# 
# Top level modules:
# 	vdisplayareaverificator
# End time: 20:15:35 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/userSelectionVerificator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:35 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/userSelectionVerificator.sv 
# -- Compiling module userSelectionVerificator
# 
# Top level modules:
# 	userSelectionVerificator
# End time: 20:15:35 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/spritePositionVerificator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:35 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/spritePositionVerificator.sv 
# -- Compiling module spritePositionVerificator
# 
# Top level modules:
# 	spritePositionVerificator
# End time: 20:15:35 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/SpriteCharacter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:35 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/SpriteCharacter.sv 
# -- Compiling module SpriteCharacter
# 
# Top level modules:
# 	SpriteCharacter
# End time: 20:15:35 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/sleep.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:35 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/sleep.sv 
# -- Compiling module sleep
# 
# Top level modules:
# 	sleep
# End time: 20:15:35 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/Restador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:35 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/Restador.sv 
# -- Compiling module Restador
# 
# Top level modules:
# 	Restador
# End time: 20:15:35 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/nBitCounter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:36 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/nBitCounter.sv 
# -- Compiling module nBitCounter
# 
# Top level modules:
# 	nBitCounter
# End time: 20:15:36 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/MUX2x1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:36 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/MUX2x1.sv 
# -- Compiling module MUX2x1
# 
# Top level modules:
# 	MUX2x1
# End time: 20:15:36 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/mainController.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:36 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/mainController.sv 
# -- Compiling module mainController
# 
# Top level modules:
# 	mainController
# End time: 20:15:36 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/hsync_generator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:36 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/hsync_generator.sv 
# -- Compiling module hsync_generator
# 
# Top level modules:
# 	hsync_generator
# End time: 20:15:36 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/hdisplayareaverificator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:36 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/hdisplayareaverificator.sv 
# -- Compiling module hdisplayareaverificator
# 
# Top level modules:
# 	hdisplayareaverificator
# End time: 20:15:36 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/displayAreaVerificator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:36 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/displayAreaVerificator.sv 
# -- Compiling module displayAreaVerificator
# 
# Top level modules:
# 	displayAreaVerificator
# End time: 20:15:36 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/Comparador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:36 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/Comparador.sv 
# -- Compiling module Comparador
# 
# Top level modules:
# 	Comparador
# End time: 20:15:36 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/ColorDecoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:36 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/ColorDecoder.sv 
# -- Compiling module ColorDecoder
# 
# Top level modules:
# 	ColorDecoder
# End time: 20:15:36 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/clockDivider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:36 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/clockDivider.sv 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 20:15:37 on Jul 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/mux_4to1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:37 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/mux_4to1.sv 
# -- Compiling module mux_4to1
# 
# Top level modules:
# 	mux_4to1
# End time: 20:15:37 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/mux_2to1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:37 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/mux_2to1.sv 
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# End time: 20:15:37 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegMWV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:37 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegMWV.sv 
# -- Compiling module RegMWV
# 
# Top level modules:
# 	RegMWV
# End time: 20:15:37 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegEMV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:37 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegEMV.sv 
# -- Compiling module RegEMV
# 
# Top level modules:
# 	RegEMV
# End time: 20:15:37 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegDEV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:37 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegDEV.sv 
# -- Compiling module RegDEV
# 
# Top level modules:
# 	RegDEV
# End time: 20:15:37 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ExtendV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:37 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ExtendV.sv 
# -- Compiling module ExtendV
# 
# Top level modules:
# 	ExtendV
# End time: 20:15:37 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ExecuteV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:37 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ExecuteV.sv 
# -- Compiling module ExecuteV
# 
# Top level modules:
# 	ExecuteV
# End time: 20:15:37 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/DecodeV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:37 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/DecodeV.sv 
# -- Compiling module DecodeV
# 
# Top level modules:
# 	DecodeV
# End time: 20:15:38 on Jul 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Control_UnitV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:38 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Control_UnitV.sv 
# -- Compiling module Control_UnitV
# 
# Top level modules:
# 	Control_UnitV
# End time: 20:15:38 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_UnitV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:38 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_UnitV.sv 
# -- Compiling module Condition_UnitV
# -- Compiling module condcheckV
# 
# Top level modules:
# 	Condition_UnitV
# End time: 20:15:38 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/BancoRegistrosV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:38 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/BancoRegistrosV.sv 
# -- Compiling module BancoRegistrosV
# 
# Top level modules:
# 	BancoRegistrosV
# End time: 20:15:38 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ALU_Vec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:38 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ALU_Vec.sv 
# -- Compiling module ALU_Vec
# 
# Top level modules:
# 	ALU_Vec
# End time: 20:15:38 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ALU_NBITS.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:38 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ALU_NBITS.sv 
# -- Compiling module ALU_NBITS
# 
# Top level modules:
# 	ALU_NBITS
# End time: 20:15:38 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Sumador_Completo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:38 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Sumador_Completo.sv 
# -- Compiling module Sumador_Completo
# 
# Top level modules:
# 	Sumador_Completo
# End time: 20:15:38 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Sumador_1bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:38 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Sumador_1bit.sv 
# -- Compiling module Sumador_1bit
# 
# Top level modules:
# 	Sumador_1bit
# End time: 20:15:38 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/StopCounter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:38 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/StopCounter.sv 
# -- Compiling module StopCounter
# 
# Top level modules:
# 	StopCounter
# End time: 20:15:38 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegMW.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:38 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegMW.sv 
# -- Compiling module RegMW
# 
# Top level modules:
# 	RegMW
# End time: 20:15:39 on Jul 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegFD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:39 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegFD.sv 
# -- Compiling module RegFD
# 
# Top level modules:
# 	RegFD
# End time: 20:15:39 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:39 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegEM.sv 
# -- Compiling module RegEM
# 
# Top level modules:
# 	RegEM
# End time: 20:15:39 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegDE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:39 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegDE.sv 
# -- Compiling module RegDE
# 
# Top level modules:
# 	RegDE
# End time: 20:15:39 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/PCreg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:39 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/PCreg.sv 
# -- Compiling module PCreg
# 
# Top level modules:
# 	PCreg
# End time: 20:15:39 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Mux3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:39 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Mux3.sv 
# -- Compiling module Mux3
# 
# Top level modules:
# 	Mux3
# End time: 20:15:39 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:39 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Mux2.sv 
# -- Compiling module Mux2
# 
# Top level modules:
# 	Mux2
# End time: 20:15:39 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:39 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 20:15:39 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Hazard_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:39 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Hazard_Unit.sv 
# -- Compiling module Hazard_Unit
# 
# Top level modules:
# 	Hazard_Unit
# End time: 20:15:40 on Jul 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/flopenr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:40 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/flopenr.sv 
# -- Compiling module flopenr
# 
# Top level modules:
# 	flopenr
# End time: 20:15:40 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Fetch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:40 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Fetch.sv 
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 20:15:40 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:40 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Extend.sv 
# -- Compiling module Extend
# 
# Top level modules:
# 	Extend
# End time: 20:15:40 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Execute.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:40 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Execute.sv 
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 20:15:40 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Decode.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:40 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Decode.sv 
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 20:15:40 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Control_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:40 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Control_Unit.sv 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 20:15:40 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:40 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_Unit.sv 
# -- Compiling module Condition_Unit
# -- Compiling module condcheck
# 
# Top level modules:
# 	Condition_Unit
# End time: 20:15:41 on Jul 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/BancoRegistros.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:41 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/BancoRegistros.sv 
# -- Compiling module BancoRegistros
# 
# Top level modules:
# 	BancoRegistros
# End time: 20:15:41 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:41 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 20:15:41 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/InstSelector.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:41 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/InstSelector.sv 
# -- Compiling module InstSelector
# 
# Top level modules:
# 	InstSelector
# End time: 20:15:41 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VecGen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:41 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VecGen.sv 
# -- Compiling module VecGen
# 
# Top level modules:
# 	VecGen
# End time: 20:15:41 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog {D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/MemInst.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:41 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog" D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/MemInst.sv 
# -- Compiling module MemInst
# 
# Top level modules:
# 	MemInst
# End time: 20:15:41 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/testbench_Pipeline.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:58 on Jul 15,2020
# vlog -reportprogress 300 -work work D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/testbench_Pipeline.sv 
# -- Compiling module testbench_Pipeline
# 
# Top level modules:
# 	testbench_Pipeline
# End time: 20:15:58 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.testbench_Pipeline -L altera_mf_ver
# vsim -gui -l msim_transcript work.testbench_Pipeline -L altera_mf_ver 
# Start time: 20:16:16 on Jul 15,2020
# Loading sv_std.std
# Loading work.testbench_Pipeline
# Loading work.Pipeline_SIMD
# Loading work.StopCounter
# Loading work.mainController
# Loading work.sleep
# Loading work.SpriteCharacter
# Loading work.spritePositionVerificator
# Loading work.userSelectionVerificator
# Loading work.Comparador
# Loading work.ColorDecoder
# Loading work.MUX2x1
# Loading work.VGA_Controller
# Loading work.clockDivider
# Loading work.hsync_generator
# Loading work.nBitCounter
# Loading work.vsync_generator
# Loading work.displayAreaVerificator
# Loading work.hdisplayareaverificator
# Loading work.vdisplayareaverificator
# Loading work.Fetch
# Loading work.PCreg
# Loading work.Mux2
# Loading work.MemInst
# Loading work.InstSelector
# Loading work.RegFD
# Loading work.Decode
# Loading work.Control_Unit
# Loading work.BancoRegistros
# Loading work.Extend
# Loading work.RegDE
# Loading work.DecodeV
# Loading work.Control_UnitV
# Loading work.BancoRegistrosV
# Loading work.ExtendV
# Loading work.RegDEV
# Loading work.Execute
# Loading work.Mux3
# Loading work.ALU
# Loading work.Sumador_Completo
# Loading work.Condition_Unit
# Loading work.flopenr
# Loading work.condcheck
# Loading work.RegEM
# Loading work.ExecuteV
# Loading work.ALU_Vec
# Loading work.ALU_NBITS
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.Condition_UnitV
# Loading work.condcheckV
# Loading work.RegEMV
# Loading work.Memory
# Loading work.RAM
# Loading altera_mf_ver.altsyncram
# Loading work.VecGen
# Loading work.RamV
# Loading work.RegMW
# Loading work.RegMWV
# Loading work.Hazard_Unit
# Loading work.Restador
# Loading work.Sumador_1bit
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv(61): [PCDPC] - Port size (8) does not match connection size (7) for port 'R_IN'. The port definition is at: D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/mainController.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_Pipeline/dut/main File: D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/mainController.sv
# ** Warning: (vsim-3015) D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv(61): [PCDPC] - Port size (8) does not match connection size (7) for port 'G_IN'. The port definition is at: D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/mainController.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_Pipeline/dut/main File: D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/mainController.sv
# ** Warning: (vsim-3015) D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv(61): [PCDPC] - Port size (8) does not match connection size (7) for port 'B_IN'. The port definition is at: D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/mainController.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_Pipeline/dut/main File: D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/mainController.sv
# ** Warning: (vsim-3015) D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv(122): [PCDPC] - Port size (16) does not match connection size (1) for port 'VGAArdV'. The port definition is at: D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_Pipeline/dut/memory File: D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv
# ** Warning: (vsim-3015) D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv(122): [PCDPC] - Port size (256) does not match connection size (32) for port 'VGADataV'. The port definition is at: D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_Pipeline/dut/memory File: D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv
# ** Warning: (vsim-3839) D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/hsync_generator.sv(6): Variable '/testbench_Pipeline/dut/main/vgac/hsg/reset', driven via a port connection, is multiply driven. See D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/hsync_generator.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_Pipeline/dut/main/vgac/hsg File: D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/hsync_generator.sv
# ** Warning: (vsim-3839) D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/vsync_generator.sv(6): Variable '/testbench_Pipeline/dut/main/vgac/vsg/reset', driven via a port connection, is multiply driven. See D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/vsync_generator.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_Pipeline/dut/main/vgac/vsg File: D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/vsync_generator.sv
add wave -position end  sim:/testbench_Pipeline/dut/decode/BR/rf[7]
add wave -position end  sim:/testbench_Pipeline/dut/decode/BR/rf[6]
add wave -position end  sim:/testbench_Pipeline/dut/decode/BR/rf[5]
add wave -position end  sim:/testbench_Pipeline/dut/decode/BR/rf[4]
add wave -position end  sim:/testbench_Pipeline/dut/decode/BR/rf[3]
add wave -position end  sim:/testbench_Pipeline/dut/decode/BR/rf[2]
add wave -position end  sim:/testbench_Pipeline/dut/decode/BR/rf[1]
add wave -position end  sim:/testbench_Pipeline/dut/decode/BR/rf[0]
add wave -position end  sim:/testbench_Pipeline/dut/decodeV/BR/rf[7]
add wave -position end  sim:/testbench_Pipeline/dut/decodeV/BR/rf[6]
add wave -position end  sim:/testbench_Pipeline/dut/decodeV/BR/rf[5]
add wave -position end  sim:/testbench_Pipeline/dut/decodeV/BR/rf[4]
add wave -position end  sim:/testbench_Pipeline/dut/decodeV/BR/rf[3]
add wave -position end  sim:/testbench_Pipeline/dut/decodeV/BR/rf[2]
add wave -position end  sim:/testbench_Pipeline/dut/decodeV/BR/rf[1]
add wave -position end  sim:/testbench_Pipeline/dut/decodeV/BR/rf[0]
run
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "memdata.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /testbench_Pipeline/dut/memory/memdatos/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read memdata.mif.
# ** Warning: (vsim-7) Failed to open readmem file "memdata.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /testbench_Pipeline/dut/memory/memdatos/altsyncram_component/m_default/altsyncram_inst
# InstrD=xxxxxxx,   InstrDV=xxxxxxx
# InstrD=xxxxxxx,   InstrDV=xxxxxxx
# InstrD=0509000,   InstrDV=0500000
# InstrD=0509000,   InstrDV=0500000
# InstrD=0509001,   InstrDV=0500000
# InstrD=0b01100,   InstrDV=0500000
# InstrD=0b01100,   InstrDV=0500000
# InstrD=0b01100,   InstrDV=0500000
# InstrD=0b01100,   InstrDV=0500000
# InstrD=0b01100,   InstrDV=0500000
run
# InstrD=0509001,   InstrDV=0500000
# InstrD=0509001,   InstrDV=0500000
# InstrD=0b01101,   InstrDV=0500000
# InstrD=0b01101,   InstrDV=0500000
# InstrD=0b01101,   InstrDV=0500000
# InstrD=0509001,   InstrDV=0500000
# InstrD=0509001,   InstrDV=0500000
# InstrD=0b01102,   InstrDV=0500000
# InstrD=0b01102,   InstrDV=0500000
# InstrD=0b01102,   InstrDV=0500000
run
# InstrD=0509001,   InstrDV=0500000
# InstrD=0509001,   InstrDV=0500000
# InstrD=0b01103,   InstrDV=0500000
# InstrD=0b01103,   InstrDV=0500000
# InstrD=0b01103,   InstrDV=0500000
# InstrD=0509001,   InstrDV=0500000
# InstrD=0509001,   InstrDV=0500000
# InstrD=0b01104,   InstrDV=0500000
# InstrD=0b01104,   InstrDV=0500000
# InstrD=0b01104,   InstrDV=0500000
run
# InstrD=0509001,   InstrDV=0500000
# InstrD=0509001,   InstrDV=0500000
# InstrD=0b01105,   InstrDV=0500000
# InstrD=0b01105,   InstrDV=0500000
# InstrD=0b01105,   InstrDV=0500000
# InstrD=0509001,   InstrDV=0500000
# InstrD=0509001,   InstrDV=0500000
# InstrD=0b01106,   InstrDV=0500000
# InstrD=0b01106,   InstrDV=0500000
# InstrD=0b01106,   InstrDV=0500000
run
# InstrD=0509001,   InstrDV=0500000
# InstrD=0509001,   InstrDV=0500000
# InstrD=0b01107,   InstrDV=0500000
# InstrD=0b01107,   InstrDV=0500000
# InstrD=0b01107,   InstrDV=0500000
# InstrD=0b01908,   InstrDV=0500000
# InstrD=0b01908,   InstrDV=0500000
# InstrD=0b01908,   InstrDV=0500000
# InstrD=0509001,   InstrDV=0500000
# InstrD=0b01100,   InstrDV=0500000
run
# InstrD=0b01100,   InstrDV=0500000
# InstrD=0b01100,   InstrDV=0500000
# InstrD=050d801,   InstrDV=0500000
# InstrD=0b01908,   InstrDV=0500000
# InstrD=0b01908,   InstrDV=0500000
# InstrD=0b01908,   InstrDV=0500000
# InstrD=050d800,   InstrDV=0500000
# InstrD=050d800,   InstrDV=0500000
# InstrD=0500000,   InstrDV=0b21800
# InstrD=0500000,   InstrDV=0b21800
run
# InstrD=0500000,   InstrDV=0b21800
# InstrD=0500000,   InstrDV=0b21001
# InstrD=0500000,   InstrDV=0b21001
# InstrD=0500000,   InstrDV=0b21001
# InstrD=0500000,   InstrDV=0108003
# InstrD=0500000,   InstrDV=0108003
# InstrD=0500000,   InstrDV=0108803
# InstrD=0500000,   InstrDV=0b00003
# InstrD=0500000,   InstrDV=0b00003
# InstrD=0500000,   InstrDV=0b22003
run
# InstrD=0500000,   InstrDV=0b22003
# InstrD=0500000,   InstrDV=0b22003
# InstrD=0500000,   InstrDV=0500000
# InstrD=0500000,   InstrDV=0500000
# InstrD=0500000,   InstrDV=0500000
# InstrD=0500000,   InstrDV=0500000
# InstrD=0500000,   InstrDV=0500000
# InstrD=0500000,   InstrDV=0500000
# InstrD=0500000,   InstrDV=0500000
# InstrD=0500000,   InstrDV=0500000
run
# InstrD=0500000,   InstrDV=0500000
# InstrD=0500000,   InstrDV=0500000
# InstrD=0500000,   InstrDV=0500000
# InstrD=0500000,   InstrDV=0500000
# InstrD=0500000,   InstrDV=0500000
# InstrD=0500000,   InstrDV=0500000
# InstrD=0500000,   InstrDV=0500000
# InstrD=0500000,   InstrDV=0500000
# InstrD=0500000,   InstrDV=0500000
# InstrD=0500000,   InstrDV=0500000
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 20:18:02 on Jul 15,2020, Elapsed time: 0:01:46
# Errors: 1, Warnings: 10
