Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 18 23:39:55 2021
| Host         : LAPTOP-KI3QR63J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.168        0.000                      0                 2691        0.663        0.000                      0                 2691        3.000        0.000                       0                  1165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clock              {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 21.739}     43.478          23.000          
  clkfbout_cpuclk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_cpuclk        1.168        0.000                      0                 2691        0.663        0.000                      0                 2691       21.239        0.000                       0                  1161  
  clkfbout_cpuclk                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        1.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.663ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.579ns  (logic 4.675ns (23.878%)  route 14.904ns (76.122%))
  Logic Levels:           13  (LUT2=1 LUT5=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 20.322 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.687    -0.797    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.657 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.547     3.204    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     3.328 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.616     5.944    Idecode32_0/douta[16]
    SLICE_X46Y103        MUXF7 (Prop_muxf7_S_O)       0.292     6.236 r  Idecode32_0/PC_reg[18]_i_5/O
                         net (fo=1, routed)           0.783     7.019    Idecode32_0/PC_reg[18]_i_5_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.297     7.316 r  Idecode32_0/PC[18]_i_3/O
                         net (fo=11, routed)          1.077     8.393    Idecode32_0/Idecode32_0_read_data_1[16]
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     8.517 r  Idecode32_0/ram_i_720/O
                         net (fo=2, routed)           0.809     9.325    Idecode32_0/ram_i_720_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.449 r  Idecode32_0/register[0][21]_i_21/O
                         net (fo=4, routed)           0.818    10.267    Idecode32_0/register[0][21]_i_21_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.391 r  Idecode32_0/ram_i_452/O
                         net (fo=2, routed)           0.798    11.189    Idecode32_0/ram_i_452_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.124    11.313 r  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           1.038    12.352    Idecode32_0/ram_i_257_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I0_O)        0.124    12.476 r  Idecode32_0/ram_i_143/O
                         net (fo=1, routed)           0.000    12.476    Idecode32_0/ram_i_143_n_0
    SLICE_X64Y89         MUXF7 (Prop_muxf7_I1_O)      0.217    12.693 r  Idecode32_0/ram_i_66/O
                         net (fo=1, routed)           0.623    13.316    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.299    13.615 f  Ifetc32_0/ram_i_6/O
                         net (fo=17, routed)          1.167    14.782    Ifetc32_0/addra[10]
    SLICE_X58Y90         LUT6 (Prop_lut6_I4_O)        0.124    14.906 f  Ifetc32_0/switchrdata[15]_i_3/O
                         net (fo=37, routed)          1.652    16.558    Ifetc32_0/switchrdata[15]_i_3_n_0
    SLICE_X32Y99         LUT5 (Prop_lut5_I0_O)        0.124    16.682 r  Ifetc32_0/ram_i_113/O
                         net (fo=1, routed)           0.863    17.545    Ifetc32_0/ram_i_113_n_0
    SLICE_X14Y99         LUT2 (Prop_lut2_I0_O)        0.124    17.669 r  Ifetc32_0/ram_i_22/O
                         net (fo=4, routed)           1.113    18.782    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y22         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    17.052 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.682    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.548    20.322    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.481    20.803    
                         clock uncertainty           -0.116    20.687    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    19.950    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.950    
                         arrival time                         -18.782    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.575ns  (logic 4.675ns (23.882%)  route 14.900ns (76.118%))
  Logic Levels:           13  (LUT2=1 LUT5=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 20.322 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.687    -0.797    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.657 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.547     3.204    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     3.328 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.616     5.944    Idecode32_0/douta[16]
    SLICE_X46Y103        MUXF7 (Prop_muxf7_S_O)       0.292     6.236 r  Idecode32_0/PC_reg[18]_i_5/O
                         net (fo=1, routed)           0.783     7.019    Idecode32_0/PC_reg[18]_i_5_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.297     7.316 r  Idecode32_0/PC[18]_i_3/O
                         net (fo=11, routed)          1.077     8.393    Idecode32_0/Idecode32_0_read_data_1[16]
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     8.517 r  Idecode32_0/ram_i_720/O
                         net (fo=2, routed)           0.809     9.325    Idecode32_0/ram_i_720_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.449 r  Idecode32_0/register[0][21]_i_21/O
                         net (fo=4, routed)           0.818    10.267    Idecode32_0/register[0][21]_i_21_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.391 r  Idecode32_0/ram_i_452/O
                         net (fo=2, routed)           0.798    11.189    Idecode32_0/ram_i_452_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.124    11.313 r  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           1.038    12.352    Idecode32_0/ram_i_257_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I0_O)        0.124    12.476 r  Idecode32_0/ram_i_143/O
                         net (fo=1, routed)           0.000    12.476    Idecode32_0/ram_i_143_n_0
    SLICE_X64Y89         MUXF7 (Prop_muxf7_I1_O)      0.217    12.693 r  Idecode32_0/ram_i_66/O
                         net (fo=1, routed)           0.623    13.316    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.299    13.615 f  Ifetc32_0/ram_i_6/O
                         net (fo=17, routed)          1.167    14.782    Ifetc32_0/addra[10]
    SLICE_X58Y90         LUT6 (Prop_lut6_I4_O)        0.124    14.906 f  Ifetc32_0/switchrdata[15]_i_3/O
                         net (fo=37, routed)          1.825    16.732    Ifetc32_0/switchrdata[15]_i_3_n_0
    SLICE_X28Y97         LUT5 (Prop_lut5_I0_O)        0.124    16.856 r  Ifetc32_0/ram_i_116/O
                         net (fo=1, routed)           0.629    17.484    Ifetc32_0/ram_i_116_n_0
    SLICE_X14Y97         LUT2 (Prop_lut2_I0_O)        0.124    17.608 r  Ifetc32_0/ram_i_25/O
                         net (fo=4, routed)           1.170    18.778    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[0]
    RAMB36_X0Y22         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    17.052 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.682    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.548    20.322    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.481    20.803    
                         clock uncertainty           -0.116    20.687    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    19.950    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.950    
                         arrival time                         -18.778    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.715ns  (logic 4.675ns (23.713%)  route 15.040ns (76.287%))
  Logic Levels:           13  (LUT3=1 LUT5=1 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 20.322 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.687    -0.797    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.657 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.547     3.204    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     3.328 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.616     5.944    Idecode32_0/douta[16]
    SLICE_X46Y103        MUXF7 (Prop_muxf7_S_O)       0.292     6.236 r  Idecode32_0/PC_reg[18]_i_5/O
                         net (fo=1, routed)           0.783     7.019    Idecode32_0/PC_reg[18]_i_5_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.297     7.316 r  Idecode32_0/PC[18]_i_3/O
                         net (fo=11, routed)          1.077     8.393    Idecode32_0/Idecode32_0_read_data_1[16]
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     8.517 r  Idecode32_0/ram_i_720/O
                         net (fo=2, routed)           0.809     9.325    Idecode32_0/ram_i_720_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.449 r  Idecode32_0/register[0][21]_i_21/O
                         net (fo=4, routed)           0.818    10.267    Idecode32_0/register[0][21]_i_21_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.391 r  Idecode32_0/ram_i_452/O
                         net (fo=2, routed)           0.798    11.189    Idecode32_0/ram_i_452_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.124    11.313 r  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           1.038    12.352    Idecode32_0/ram_i_257_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I0_O)        0.124    12.476 r  Idecode32_0/ram_i_143/O
                         net (fo=1, routed)           0.000    12.476    Idecode32_0/ram_i_143_n_0
    SLICE_X64Y89         MUXF7 (Prop_muxf7_I1_O)      0.217    12.693 r  Idecode32_0/ram_i_66/O
                         net (fo=1, routed)           0.623    13.316    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.299    13.615 f  Ifetc32_0/ram_i_6/O
                         net (fo=17, routed)          1.167    14.782    Ifetc32_0/addra[10]
    SLICE_X58Y90         LUT6 (Prop_lut6_I4_O)        0.124    14.906 f  Ifetc32_0/switchrdata[15]_i_3/O
                         net (fo=37, routed)          1.366    16.272    Ifetc32_0/switchrdata[15]_i_3_n_0
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.124    16.396 r  Ifetc32_0/ram_i_50/O
                         net (fo=1, routed)           0.561    16.957    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.124    17.081 r  Ifetc32_0/ram_i_2/O
                         net (fo=15, routed)          1.836    18.918    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y22         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    17.052 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.682    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.548    20.322    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.481    20.803    
                         clock uncertainty           -0.116    20.687    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    20.155    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.155    
                         arrival time                         -18.918    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.483ns  (logic 4.675ns (23.995%)  route 14.808ns (76.005%))
  Logic Levels:           13  (LUT2=1 LUT5=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 20.322 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.687    -0.797    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.657 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.547     3.204    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     3.328 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.616     5.944    Idecode32_0/douta[16]
    SLICE_X46Y103        MUXF7 (Prop_muxf7_S_O)       0.292     6.236 r  Idecode32_0/PC_reg[18]_i_5/O
                         net (fo=1, routed)           0.783     7.019    Idecode32_0/PC_reg[18]_i_5_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.297     7.316 r  Idecode32_0/PC[18]_i_3/O
                         net (fo=11, routed)          1.077     8.393    Idecode32_0/Idecode32_0_read_data_1[16]
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     8.517 r  Idecode32_0/ram_i_720/O
                         net (fo=2, routed)           0.809     9.325    Idecode32_0/ram_i_720_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.449 r  Idecode32_0/register[0][21]_i_21/O
                         net (fo=4, routed)           0.818    10.267    Idecode32_0/register[0][21]_i_21_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.391 r  Idecode32_0/ram_i_452/O
                         net (fo=2, routed)           0.798    11.189    Idecode32_0/ram_i_452_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.124    11.313 r  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           1.038    12.352    Idecode32_0/ram_i_257_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I0_O)        0.124    12.476 r  Idecode32_0/ram_i_143/O
                         net (fo=1, routed)           0.000    12.476    Idecode32_0/ram_i_143_n_0
    SLICE_X64Y89         MUXF7 (Prop_muxf7_I1_O)      0.217    12.693 r  Idecode32_0/ram_i_66/O
                         net (fo=1, routed)           0.623    13.316    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.299    13.615 f  Ifetc32_0/ram_i_6/O
                         net (fo=17, routed)          1.167    14.782    Ifetc32_0/addra[10]
    SLICE_X58Y90         LUT6 (Prop_lut6_I4_O)        0.124    14.906 f  Ifetc32_0/switchrdata[15]_i_3/O
                         net (fo=37, routed)          1.832    16.738    Ifetc32_0/switchrdata[15]_i_3_n_0
    SLICE_X28Y97         LUT5 (Prop_lut5_I0_O)        0.124    16.862 r  Ifetc32_0/ram_i_114/O
                         net (fo=1, routed)           0.633    17.495    Ifetc32_0/ram_i_114_n_0
    SLICE_X14Y97         LUT2 (Prop_lut2_I0_O)        0.124    17.619 r  Ifetc32_0/ram_i_23/O
                         net (fo=4, routed)           1.067    18.685    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y22         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    17.052 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.682    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.548    20.322    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.481    20.803    
                         clock uncertainty           -0.116    20.687    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    19.950    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.950    
                         arrival time                         -18.685    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.430ns  (logic 4.675ns (24.061%)  route 14.755ns (75.939%))
  Logic Levels:           13  (LUT2=1 LUT5=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 20.322 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.687    -0.797    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.657 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.547     3.204    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     3.328 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.616     5.944    Idecode32_0/douta[16]
    SLICE_X46Y103        MUXF7 (Prop_muxf7_S_O)       0.292     6.236 r  Idecode32_0/PC_reg[18]_i_5/O
                         net (fo=1, routed)           0.783     7.019    Idecode32_0/PC_reg[18]_i_5_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.297     7.316 r  Idecode32_0/PC[18]_i_3/O
                         net (fo=11, routed)          1.077     8.393    Idecode32_0/Idecode32_0_read_data_1[16]
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     8.517 r  Idecode32_0/ram_i_720/O
                         net (fo=2, routed)           0.809     9.325    Idecode32_0/ram_i_720_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.449 r  Idecode32_0/register[0][21]_i_21/O
                         net (fo=4, routed)           0.818    10.267    Idecode32_0/register[0][21]_i_21_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.391 r  Idecode32_0/ram_i_452/O
                         net (fo=2, routed)           0.798    11.189    Idecode32_0/ram_i_452_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.124    11.313 r  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           1.038    12.352    Idecode32_0/ram_i_257_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I0_O)        0.124    12.476 r  Idecode32_0/ram_i_143/O
                         net (fo=1, routed)           0.000    12.476    Idecode32_0/ram_i_143_n_0
    SLICE_X64Y89         MUXF7 (Prop_muxf7_I1_O)      0.217    12.693 r  Idecode32_0/ram_i_66/O
                         net (fo=1, routed)           0.623    13.316    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.299    13.615 f  Ifetc32_0/ram_i_6/O
                         net (fo=17, routed)          1.167    14.782    Ifetc32_0/addra[10]
    SLICE_X58Y90         LUT6 (Prop_lut6_I4_O)        0.124    14.906 f  Ifetc32_0/switchrdata[15]_i_3/O
                         net (fo=37, routed)          1.686    16.592    Ifetc32_0/switchrdata[15]_i_3_n_0
    SLICE_X31Y101        LUT5 (Prop_lut5_I0_O)        0.124    16.716 r  Ifetc32_0/ram_i_111/O
                         net (fo=1, routed)           0.671    17.388    Ifetc32_0/ram_i_111_n_0
    SLICE_X14Y101        LUT2 (Prop_lut2_I0_O)        0.124    17.512 r  Ifetc32_0/ram_i_20/O
                         net (fo=4, routed)           1.121    18.632    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y22         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    17.052 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.682    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.548    20.322    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.481    20.803    
                         clock uncertainty           -0.116    20.687    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    19.950    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.950    
                         arrival time                         -18.632    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.427ns  (logic 4.675ns (24.065%)  route 14.752ns (75.935%))
  Logic Levels:           13  (LUT2=1 LUT5=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 20.326 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.687    -0.797    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.657 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.547     3.204    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     3.328 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.616     5.944    Idecode32_0/douta[16]
    SLICE_X46Y103        MUXF7 (Prop_muxf7_S_O)       0.292     6.236 r  Idecode32_0/PC_reg[18]_i_5/O
                         net (fo=1, routed)           0.783     7.019    Idecode32_0/PC_reg[18]_i_5_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.297     7.316 r  Idecode32_0/PC[18]_i_3/O
                         net (fo=11, routed)          1.077     8.393    Idecode32_0/Idecode32_0_read_data_1[16]
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     8.517 r  Idecode32_0/ram_i_720/O
                         net (fo=2, routed)           0.809     9.325    Idecode32_0/ram_i_720_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.449 r  Idecode32_0/register[0][21]_i_21/O
                         net (fo=4, routed)           0.818    10.267    Idecode32_0/register[0][21]_i_21_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.391 r  Idecode32_0/ram_i_452/O
                         net (fo=2, routed)           0.798    11.189    Idecode32_0/ram_i_452_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.124    11.313 r  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           1.038    12.352    Idecode32_0/ram_i_257_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I0_O)        0.124    12.476 r  Idecode32_0/ram_i_143/O
                         net (fo=1, routed)           0.000    12.476    Idecode32_0/ram_i_143_n_0
    SLICE_X64Y89         MUXF7 (Prop_muxf7_I1_O)      0.217    12.693 r  Idecode32_0/ram_i_66/O
                         net (fo=1, routed)           0.623    13.316    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.299    13.615 f  Ifetc32_0/ram_i_6/O
                         net (fo=17, routed)          1.167    14.782    Ifetc32_0/addra[10]
    SLICE_X58Y90         LUT6 (Prop_lut6_I4_O)        0.124    14.906 f  Ifetc32_0/switchrdata[15]_i_3/O
                         net (fo=37, routed)          1.825    16.732    Ifetc32_0/switchrdata[15]_i_3_n_0
    SLICE_X28Y97         LUT5 (Prop_lut5_I0_O)        0.124    16.856 r  Ifetc32_0/ram_i_116/O
                         net (fo=1, routed)           0.629    17.484    Ifetc32_0/ram_i_116_n_0
    SLICE_X14Y97         LUT2 (Prop_lut2_I0_O)        0.124    17.608 r  Ifetc32_0/ram_i_25/O
                         net (fo=4, routed)           1.021    18.629    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[0]
    RAMB36_X0Y21         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    17.052 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.682    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.552    20.326    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.481    20.807    
                         clock uncertainty           -0.116    20.691    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    19.954    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.954    
                         arrival time                         -18.629    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.620ns  (logic 4.675ns (23.827%)  route 14.945ns (76.173%))
  Logic Levels:           13  (LUT3=1 LUT5=1 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 20.326 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.687    -0.797    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.657 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.547     3.204    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     3.328 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.616     5.944    Idecode32_0/douta[16]
    SLICE_X46Y103        MUXF7 (Prop_muxf7_S_O)       0.292     6.236 r  Idecode32_0/PC_reg[18]_i_5/O
                         net (fo=1, routed)           0.783     7.019    Idecode32_0/PC_reg[18]_i_5_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.297     7.316 r  Idecode32_0/PC[18]_i_3/O
                         net (fo=11, routed)          1.077     8.393    Idecode32_0/Idecode32_0_read_data_1[16]
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     8.517 r  Idecode32_0/ram_i_720/O
                         net (fo=2, routed)           0.809     9.325    Idecode32_0/ram_i_720_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.449 r  Idecode32_0/register[0][21]_i_21/O
                         net (fo=4, routed)           0.818    10.267    Idecode32_0/register[0][21]_i_21_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.391 r  Idecode32_0/ram_i_452/O
                         net (fo=2, routed)           0.798    11.189    Idecode32_0/ram_i_452_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.124    11.313 r  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           1.038    12.352    Idecode32_0/ram_i_257_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I0_O)        0.124    12.476 r  Idecode32_0/ram_i_143/O
                         net (fo=1, routed)           0.000    12.476    Idecode32_0/ram_i_143_n_0
    SLICE_X64Y89         MUXF7 (Prop_muxf7_I1_O)      0.217    12.693 r  Idecode32_0/ram_i_66/O
                         net (fo=1, routed)           0.623    13.316    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.299    13.615 f  Ifetc32_0/ram_i_6/O
                         net (fo=17, routed)          1.167    14.782    Ifetc32_0/addra[10]
    SLICE_X58Y90         LUT6 (Prop_lut6_I4_O)        0.124    14.906 f  Ifetc32_0/switchrdata[15]_i_3/O
                         net (fo=37, routed)          1.366    16.272    Ifetc32_0/switchrdata[15]_i_3_n_0
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.124    16.396 r  Ifetc32_0/ram_i_50/O
                         net (fo=1, routed)           0.561    16.957    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.124    17.081 r  Ifetc32_0/ram_i_2/O
                         net (fo=15, routed)          1.742    18.823    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y21         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    17.052 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.682    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.552    20.326    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.481    20.807    
                         clock uncertainty           -0.116    20.691    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    20.159    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.159    
                         arrival time                         -18.823    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.602ns  (logic 4.675ns (23.849%)  route 14.927ns (76.151%))
  Logic Levels:           13  (LUT3=1 LUT5=1 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 20.327 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.687    -0.797    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.657 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.547     3.204    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     3.328 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.616     5.944    Idecode32_0/douta[16]
    SLICE_X46Y103        MUXF7 (Prop_muxf7_S_O)       0.292     6.236 r  Idecode32_0/PC_reg[18]_i_5/O
                         net (fo=1, routed)           0.783     7.019    Idecode32_0/PC_reg[18]_i_5_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.297     7.316 r  Idecode32_0/PC[18]_i_3/O
                         net (fo=11, routed)          1.077     8.393    Idecode32_0/Idecode32_0_read_data_1[16]
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     8.517 r  Idecode32_0/ram_i_720/O
                         net (fo=2, routed)           0.809     9.325    Idecode32_0/ram_i_720_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.449 r  Idecode32_0/register[0][21]_i_21/O
                         net (fo=4, routed)           0.818    10.267    Idecode32_0/register[0][21]_i_21_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.391 r  Idecode32_0/ram_i_452/O
                         net (fo=2, routed)           0.798    11.189    Idecode32_0/ram_i_452_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.124    11.313 r  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           1.038    12.352    Idecode32_0/ram_i_257_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I0_O)        0.124    12.476 r  Idecode32_0/ram_i_143/O
                         net (fo=1, routed)           0.000    12.476    Idecode32_0/ram_i_143_n_0
    SLICE_X64Y89         MUXF7 (Prop_muxf7_I1_O)      0.217    12.693 r  Idecode32_0/ram_i_66/O
                         net (fo=1, routed)           0.623    13.316    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.299    13.615 f  Ifetc32_0/ram_i_6/O
                         net (fo=17, routed)          1.167    14.782    Ifetc32_0/addra[10]
    SLICE_X58Y90         LUT6 (Prop_lut6_I4_O)        0.124    14.906 f  Ifetc32_0/switchrdata[15]_i_3/O
                         net (fo=37, routed)          1.366    16.272    Ifetc32_0/switchrdata[15]_i_3_n_0
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.124    16.396 r  Ifetc32_0/ram_i_50/O
                         net (fo=1, routed)           0.561    16.957    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.124    17.081 r  Ifetc32_0/ram_i_2/O
                         net (fo=15, routed)          1.724    18.805    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y20         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    17.052 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.682    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.553    20.327    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.481    20.808    
                         clock uncertainty           -0.116    20.692    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    20.160    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.160    
                         arrival time                         -18.805    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.658ns  (logic 4.675ns (23.781%)  route 14.983ns (76.218%))
  Logic Levels:           13  (LUT3=1 LUT5=1 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 20.396 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.687    -0.797    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.657 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.547     3.204    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     3.328 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.616     5.944    Idecode32_0/douta[16]
    SLICE_X46Y103        MUXF7 (Prop_muxf7_S_O)       0.292     6.236 r  Idecode32_0/PC_reg[18]_i_5/O
                         net (fo=1, routed)           0.783     7.019    Idecode32_0/PC_reg[18]_i_5_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.297     7.316 r  Idecode32_0/PC[18]_i_3/O
                         net (fo=11, routed)          1.077     8.393    Idecode32_0/Idecode32_0_read_data_1[16]
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     8.517 r  Idecode32_0/ram_i_720/O
                         net (fo=2, routed)           0.809     9.325    Idecode32_0/ram_i_720_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.449 r  Idecode32_0/register[0][21]_i_21/O
                         net (fo=4, routed)           0.818    10.267    Idecode32_0/register[0][21]_i_21_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.391 r  Idecode32_0/ram_i_452/O
                         net (fo=2, routed)           0.798    11.189    Idecode32_0/ram_i_452_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.124    11.313 r  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           1.038    12.352    Idecode32_0/ram_i_257_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I0_O)        0.124    12.476 r  Idecode32_0/ram_i_143/O
                         net (fo=1, routed)           0.000    12.476    Idecode32_0/ram_i_143_n_0
    SLICE_X64Y89         MUXF7 (Prop_muxf7_I1_O)      0.217    12.693 r  Idecode32_0/ram_i_66/O
                         net (fo=1, routed)           0.623    13.316    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.299    13.615 f  Ifetc32_0/ram_i_6/O
                         net (fo=17, routed)          1.167    14.782    Ifetc32_0/addra[10]
    SLICE_X58Y90         LUT6 (Prop_lut6_I4_O)        0.124    14.906 f  Ifetc32_0/switchrdata[15]_i_3/O
                         net (fo=37, routed)          1.366    16.272    Ifetc32_0/switchrdata[15]_i_3_n_0
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.124    16.396 r  Ifetc32_0/ram_i_50/O
                         net (fo=1, routed)           0.561    16.957    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.124    17.081 r  Ifetc32_0/ram_i_2/O
                         net (fo=15, routed)          1.779    18.861    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    17.052 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.682    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.623    20.396    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.489    20.886    
                         clock uncertainty           -0.116    20.769    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    20.237    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.237    
                         arrival time                         -18.861    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.563ns  (logic 4.675ns (23.897%)  route 14.888ns (76.103%))
  Logic Levels:           13  (LUT3=1 LUT5=1 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 20.312 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.687    -0.797    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.657 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.547     3.204    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     3.328 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.616     5.944    Idecode32_0/douta[16]
    SLICE_X46Y103        MUXF7 (Prop_muxf7_S_O)       0.292     6.236 r  Idecode32_0/PC_reg[18]_i_5/O
                         net (fo=1, routed)           0.783     7.019    Idecode32_0/PC_reg[18]_i_5_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.297     7.316 r  Idecode32_0/PC[18]_i_3/O
                         net (fo=11, routed)          1.077     8.393    Idecode32_0/Idecode32_0_read_data_1[16]
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     8.517 r  Idecode32_0/ram_i_720/O
                         net (fo=2, routed)           0.809     9.325    Idecode32_0/ram_i_720_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.449 r  Idecode32_0/register[0][21]_i_21/O
                         net (fo=4, routed)           0.818    10.267    Idecode32_0/register[0][21]_i_21_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.391 r  Idecode32_0/ram_i_452/O
                         net (fo=2, routed)           0.798    11.189    Idecode32_0/ram_i_452_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.124    11.313 r  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           1.038    12.352    Idecode32_0/ram_i_257_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I0_O)        0.124    12.476 r  Idecode32_0/ram_i_143/O
                         net (fo=1, routed)           0.000    12.476    Idecode32_0/ram_i_143_n_0
    SLICE_X64Y89         MUXF7 (Prop_muxf7_I1_O)      0.217    12.693 r  Idecode32_0/ram_i_66/O
                         net (fo=1, routed)           0.623    13.316    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.299    13.615 f  Ifetc32_0/ram_i_6/O
                         net (fo=17, routed)          1.167    14.782    Ifetc32_0/addra[10]
    SLICE_X58Y90         LUT6 (Prop_lut6_I4_O)        0.124    14.906 f  Ifetc32_0/switchrdata[15]_i_3/O
                         net (fo=37, routed)          1.366    16.272    Ifetc32_0/switchrdata[15]_i_3_n_0
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.124    16.396 r  Ifetc32_0/ram_i_50/O
                         net (fo=1, routed)           0.561    16.957    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.124    17.081 r  Ifetc32_0/ram_i_2/O
                         net (fo=15, routed)          1.685    18.766    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    17.052 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.682    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.539    20.312    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.489    20.802    
                         clock uncertainty           -0.116    20.685    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    20.153    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.153    
                         arrival time                         -18.766    
  -------------------------------------------------------------------
                         slack                                  1.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.359ns (35.089%)  route 0.664ns (64.911%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.570    -0.533    Idecode32_0/CLK
    SLICE_X32Y98         FDRE                                         r  Idecode32_0/register_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  Idecode32_0/register_reg[7][4]/Q
                         net (fo=2, routed)           0.098    -0.294    Idecode32_0/register_reg[7]_7[4]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  Idecode32_0/ledout[20]_i_13/O
                         net (fo=1, routed)           0.000    -0.249    Idecode32_0/ledout[20]_i_13_n_0
    SLICE_X33Y98         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.184 r  Idecode32_0/ledout_reg[20]_i_5/O
                         net (fo=1, routed)           0.103    -0.081    Idecode32_0/ledout_reg[20]_i_5_n_0
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.108     0.027 r  Idecode32_0/ledout[20]_i_1/O
                         net (fo=6, routed)           0.463     0.490    leds_0/D[12]
    SLICE_X6Y103         FDCE                                         r  leds_0/ledout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.869    -0.742    leds_0/clk_out1
    SLICE_X6Y103         FDCE                                         r  leds_0/ledout_reg[20]/C
                         clock pessimism              0.510    -0.233    
    SLICE_X6Y103         FDCE (Hold_fdce_C_D)         0.060    -0.173    leds_0/ledout_reg[20]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                           0.490    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.764ns  (logic 0.364ns (47.659%)  route 0.400ns (52.341%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 20.963 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 21.202 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    20.116 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    20.611    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.566    21.202    Ifetc32_0/CLK
    SLICE_X44Y93         FDCE                                         r  Ifetc32_0/PC_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_fdce_C_Q)         0.146    21.348 r  Ifetc32_0/PC_reg[31]/Q
                         net (fo=2, routed)           0.126    21.475    Ifetc32_0/p_0_in[29]
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    21.585 r  Ifetc32_0/PC_reg[31]_i_7/O[2]
                         net (fo=2, routed)           0.273    21.858    Ifetc32_0/Ifetc32_0_branch_base_addr[31]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.108    21.966 r  Ifetc32_0/PC[31]_i_2/O
                         net (fo=1, routed)           0.000    21.966    Ifetc32_0/PC[31]_i_2_n_0
    SLICE_X44Y93         FDCE                                         r  Ifetc32_0/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    19.559 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    20.098    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.836    20.963    Ifetc32_0/CLK
    SLICE_X44Y93         FDCE                                         r  Ifetc32_0/PC_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.240    21.202    
    SLICE_X44Y93         FDCE (Hold_fdce_C_D)         0.099    21.301    Ifetc32_0/PC_reg[31]
  -------------------------------------------------------------------
                         required time                        -21.301    
                         arrival time                          21.966    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.365ns (35.029%)  route 0.677ns (64.971%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.569    -0.534    Idecode32_0/CLK
    SLICE_X35Y97         FDRE                                         r  Idecode32_0/register_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  Idecode32_0/register_reg[0][15]/Q
                         net (fo=2, routed)           0.208    -0.184    Idecode32_0/register_reg[0]_0[15]
    SLICE_X32Y96         LUT6 (Prop_lut6_I5_O)        0.045    -0.139 r  Idecode32_0/ledout[15]_i_13/O
                         net (fo=1, routed)           0.000    -0.139    Idecode32_0/ledout[15]_i_13_n_0
    SLICE_X32Y96         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.068 r  Idecode32_0/ledout_reg[15]_i_6/O
                         net (fo=1, routed)           0.098     0.029    Idecode32_0/ledout_reg[15]_i_6_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.108     0.137 r  Idecode32_0/ledout[15]_i_2/O
                         net (fo=6, routed)           0.371     0.508    leds_0/D[7]
    SLICE_X14Y100        FDCE                                         r  leds_0/ledout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.843    -0.769    leds_0/clk_out1
    SLICE_X14Y100        FDCE                                         r  leds_0/ledout_reg[15]/C
                         clock pessimism              0.510    -0.260    
    SLICE_X14Y100        FDCE (Hold_fdce_C_D)         0.063    -0.197    leds_0/ledout_reg[15]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.359ns (33.137%)  route 0.724ns (66.863%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.570    -0.533    Idecode32_0/CLK
    SLICE_X32Y98         FDRE                                         r  Idecode32_0/register_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  Idecode32_0/register_reg[7][4]/Q
                         net (fo=2, routed)           0.098    -0.294    Idecode32_0/register_reg[7]_7[4]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  Idecode32_0/ledout[20]_i_13/O
                         net (fo=1, routed)           0.000    -0.249    Idecode32_0/ledout[20]_i_13_n_0
    SLICE_X33Y98         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.184 r  Idecode32_0/ledout_reg[20]_i_5/O
                         net (fo=1, routed)           0.103    -0.081    Idecode32_0/ledout_reg[20]_i_5_n_0
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.108     0.027 r  Idecode32_0/ledout[20]_i_1/O
                         net (fo=6, routed)           0.524     0.551    leds_0/D[12]
    SLICE_X7Y103         FDCE                                         r  leds_0/ledout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.869    -0.742    leds_0/clk_out1
    SLICE_X7Y103         FDCE                                         r  leds_0/ledout_reg[4]/C
                         clock pessimism              0.510    -0.233    
    SLICE_X7Y103         FDCE (Hold_fdce_C_D)         0.075    -0.158    leds_0/ledout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.843ns  (logic 0.366ns (43.391%)  route 0.477ns (56.609%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 20.957 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 21.196 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    20.116 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    20.611    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.560    21.196    Ifetc32_0/CLK
    SLICE_X47Y86         FDCE                                         r  Ifetc32_0/PC_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDCE (Prop_fdce_C_Q)         0.146    21.342 r  Ifetc32_0/PC_reg[1]/Q
                         net (fo=1, routed)           0.226    21.568    Ifetc32_0/PC_reg_n_0_[1]
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    21.683 r  Ifetc32_0/PC_reg[1]_i_2/O[0]
                         net (fo=1, routed)           0.251    21.935    Ifetc32_0/Ifetc32_0_branch_base_addr__0[1]
    SLICE_X47Y86         LUT4 (Prop_lut4_I1_O)        0.105    22.040 r  Ifetc32_0/PC[1]_i_1/O
                         net (fo=1, routed)           0.000    22.040    Ifetc32_0/PC[1]_i_1_n_0
    SLICE_X47Y86         FDCE                                         r  Ifetc32_0/PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    19.559 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    20.098    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.830    20.957    Ifetc32_0/CLK
    SLICE_X47Y86         FDCE                                         r  Ifetc32_0/PC_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.240    21.196    
    SLICE_X47Y86         FDCE (Hold_fdce_C_D)         0.098    21.294    Ifetc32_0/PC_reg[1]
  -------------------------------------------------------------------
                         required time                        -21.294    
                         arrival time                          22.040    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[19][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.356ns (33.178%)  route 0.717ns (66.822%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.568    -0.535    Idecode32_0/CLK
    SLICE_X35Y95         FDRE                                         r  Idecode32_0/register_reg[19][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Idecode32_0/register_reg[19][14]/Q
                         net (fo=2, routed)           0.066    -0.327    Idecode32_0/register_reg[19]_19[14]
    SLICE_X34Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.282 r  Idecode32_0/ledout[14]_i_8/O
                         net (fo=1, routed)           0.000    -0.282    Idecode32_0/ledout[14]_i_8_n_0
    SLICE_X34Y95         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.220 r  Idecode32_0/ledout_reg[14]_i_3/O
                         net (fo=1, routed)           0.184    -0.037    Idecode32_0/ledout_reg[14]_i_3_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I1_O)        0.108     0.071 r  Idecode32_0/ledout[14]_i_1/O
                         net (fo=6, routed)           0.467     0.538    leds_0/D[6]
    SLICE_X14Y100        FDCE                                         r  leds_0/ledout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.843    -0.769    leds_0/clk_out1
    SLICE_X14Y100        FDCE                                         r  leds_0/ledout_reg[14]/C
                         clock pessimism              0.510    -0.260    
    SLICE_X14Y100        FDCE (Hold_fdce_C_D)         0.052    -0.208    leds_0/ledout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[28]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.850ns  (logic 0.366ns (43.077%)  route 0.484ns (56.923%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 20.963 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 21.202 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    20.116 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    20.611    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.566    21.202    Ifetc32_0/CLK
    SLICE_X44Y93         FDCE                                         r  Ifetc32_0/PC_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_fdce_C_Q)         0.146    21.348 r  Ifetc32_0/PC_reg[28]/Q
                         net (fo=2, routed)           0.182    21.530    Ifetc32_0/p_0_in[26]
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    21.639 r  Ifetc32_0/PC_reg[28]_i_3/O[3]
                         net (fo=3, routed)           0.302    21.941    Ifetc32_0/Ifetc32_0_branch_base_addr[28]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.111    22.052 r  Ifetc32_0/PC[28]_i_1/O
                         net (fo=1, routed)           0.000    22.052    Ifetc32_0/PC[28]_i_1_n_0
    SLICE_X44Y93         FDCE                                         r  Ifetc32_0/PC_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    19.559 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    20.098    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.836    20.963    Ifetc32_0/CLK
    SLICE_X44Y93         FDCE                                         r  Ifetc32_0/PC_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.240    21.202    
    SLICE_X44Y93         FDCE (Hold_fdce_C_D)         0.099    21.301    Ifetc32_0/PC_reg[28]
  -------------------------------------------------------------------
                         required time                        -21.301    
                         arrival time                          22.052    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[30]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.874ns  (logic 0.365ns (41.743%)  route 0.509ns (58.257%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 20.962 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.539ns = ( 21.200 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    20.116 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    20.611    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.564    21.200    Ifetc32_0/CLK
    SLICE_X48Y93         FDCE                                         r  Ifetc32_0/PC_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.146    21.346 r  Ifetc32_0/PC_reg[30]/Q
                         net (fo=2, routed)           0.227    21.574    Ifetc32_0/p_0_in[28]
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    21.685 r  Ifetc32_0/PC_reg[31]_i_7/O[1]
                         net (fo=3, routed)           0.282    21.967    Ifetc32_0/Ifetc32_0_branch_base_addr[30]
    SLICE_X48Y93         LUT5 (Prop_lut5_I4_O)        0.108    22.075 r  Ifetc32_0/PC[30]_i_1/O
                         net (fo=1, routed)           0.000    22.075    Ifetc32_0/PC[30]_i_1_n_0
    SLICE_X48Y93         FDCE                                         r  Ifetc32_0/PC_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    19.559 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    20.098    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.835    20.962    Ifetc32_0/CLK
    SLICE_X48Y93         FDCE                                         r  Ifetc32_0/PC_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.239    21.200    
    SLICE_X48Y93         FDCE (Hold_fdce_C_D)         0.098    21.298    Ifetc32_0/PC_reg[30]
  -------------------------------------------------------------------
                         required time                        -21.298    
                         arrival time                          22.075    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.909ns  (logic 0.409ns (45.000%)  route 0.500ns (55.000%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 20.962 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( 21.201 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    20.116 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    20.611    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.565    21.201    Ifetc32_0/CLK
    SLICE_X44Y90         FDCE                                         r  Ifetc32_0/PC_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDCE (Prop_fdce_C_Q)         0.146    21.347 r  Ifetc32_0/PC_reg[15]/Q
                         net (fo=10, routed)          0.145    21.492    Ifetc32_0/p_0_in[13]
    SLICE_X46Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    21.602 r  Ifetc32_0/PC_reg[17]_i_4/O[2]
                         net (fo=3, routed)           0.164    21.766    Ifetc32_0/Ifetc32_0_branch_base_addr[15]
    SLICE_X43Y90         LUT3 (Prop_lut3_I2_O)        0.108    21.874 r  Ifetc32_0/PC[15]_i_2/O
                         net (fo=1, routed)           0.191    22.065    Ifetc32_0/PC[15]_i_2_n_0
    SLICE_X44Y90         LUT5 (Prop_lut5_I4_O)        0.045    22.110 r  Ifetc32_0/PC[15]_i_1/O
                         net (fo=1, routed)           0.000    22.110    Ifetc32_0/PC[15]_i_1_n_0
    SLICE_X44Y90         FDCE                                         r  Ifetc32_0/PC_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    19.559 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    20.098    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.835    20.962    Ifetc32_0/CLK
    SLICE_X44Y90         FDCE                                         r  Ifetc32_0/PC_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.240    21.201    
    SLICE_X44Y90         FDCE (Hold_fdce_C_D)         0.098    21.299    Ifetc32_0/PC_reg[15]
  -------------------------------------------------------------------
                         required time                        -21.299    
                         arrival time                          22.110    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[28]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.921ns  (logic 0.458ns (49.741%)  route 0.463ns (50.259%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 20.963 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 21.202 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    20.116 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    20.611    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.566    21.202    Ifetc32_0/CLK
    SLICE_X44Y93         FDCE                                         r  Ifetc32_0/PC_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_fdce_C_Q)         0.146    21.348 r  Ifetc32_0/PC_reg[28]/Q
                         net (fo=2, routed)           0.182    21.530    Ifetc32_0/p_0_in[26]
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    21.684 r  Ifetc32_0/PC_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.684    Ifetc32_0/PC_reg[28]_i_3_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    21.737 r  Ifetc32_0/PC_reg[31]_i_7/O[0]
                         net (fo=3, routed)           0.281    22.018    Ifetc32_0/Ifetc32_0_branch_base_addr[29]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.105    22.123 r  Ifetc32_0/PC[29]_i_1/O
                         net (fo=1, routed)           0.000    22.123    Ifetc32_0/PC[29]_i_1_n_0
    SLICE_X44Y93         FDCE                                         r  Ifetc32_0/PC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    19.559 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    20.098    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.836    20.963    Ifetc32_0/CLK
    SLICE_X44Y93         FDCE                                         r  Ifetc32_0/PC_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.240    21.202    
    SLICE_X44Y93         FDCE (Hold_fdce_C_D)         0.099    21.301    Ifetc32_0/PC_reg[29]
  -------------------------------------------------------------------
                         required time                        -21.301    
                         arrival time                          22.123    
  -------------------------------------------------------------------
                         slack                                  0.822    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { c/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y12     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y12     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y11     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y11     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y14     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y14     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y12     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y12     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y14     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y14     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       43.478      169.882    MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X43Y97     Idecode32_0/register_reg[0][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y100    Idecode32_0/register_reg[0][29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y100    Idecode32_0/register_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X38Y91     Idecode32_0/register_reg[6][18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X41Y92     Idecode32_0/register_reg[6][19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y97     Idecode32_0/register_reg[6][20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y100    Idecode32_0/register_reg[6][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X37Y97     Idecode32_0/register_reg[6][22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X37Y97     Idecode32_0/register_reg[6][23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X32Y104    Idecode32_0/register_reg[6][24]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X78Y71     switchs_0/switchrdata_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X78Y72     switchs_0/switchrdata_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X78Y71     switchs_0/switchrdata_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X78Y73     switchs_0/switchrdata_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X78Y71     switchs_0/switchrdata_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X78Y71     switchs_0/switchrdata_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X78Y73     switchs_0/switchrdata_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X78Y72     switchs_0/switchrdata_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X78Y71     switchs_0/switchrdata_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X78Y71     switchs_0/switchrdata_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { c/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    c/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKFBOUT



