
CapstonePlantSystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dc00  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003cc  0800dd90  0800dd90  0000ed90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e15c  0800e15c  000101f8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e15c  0800e15c  0000f15c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e164  0800e164  000101f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e164  0800e164  0000f164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e168  0800e168  0000f168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  0800e16c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000101f8  2**0
                  CONTENTS
 10 .bss          00000bd8  200001f8  200001f8  000101f8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000dd0  20000dd0  000101f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000101f8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d474  00000000  00000000  00010228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000043af  00000000  00000000  0002d69c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000019e8  00000000  00000000  00031a50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000142c  00000000  00000000  00033438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00006c56  00000000  00000000  00034864  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000212a1  00000000  00000000  0003b4ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d8ddf  00000000  00000000  0005c75b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013553a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007f24  00000000  00000000  00135580  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000059  00000000  00000000  0013d4a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dd78 	.word	0x0800dd78

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	0800dd78 	.word	0x0800dd78

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f7c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f80:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000f84:	f003 0301 	and.w	r3, r3, #1
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d013      	beq.n	8000fb4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000f8c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f90:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000f94:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d00b      	beq.n	8000fb4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000f9c:	e000      	b.n	8000fa0 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000f9e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000fa0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d0f9      	beq.n	8000f9e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000faa:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000fae:	687a      	ldr	r2, [r7, #4]
 8000fb0:	b2d2      	uxtb	r2, r2
 8000fb2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000fb4:	687b      	ldr	r3, [r7, #4]
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	370c      	adds	r7, #12
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
	...

08000fc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fca:	f001 f931 	bl	8002230 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fce:	f000 f8b5 	bl	800113c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fd2:	f000 fb4b 	bl	800166c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000fd6:	f000 f91b 	bl	8001210 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000fda:	f000 f947 	bl	800126c <MX_I2S3_Init>
  MX_USB_HOST_Init();
 8000fde:	f009 ff25 	bl	800ae2c <MX_USB_HOST_Init>
  MX_USART2_UART_Init();
 8000fe2:	f000 faef 	bl	80015c4 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000fe6:	f000 f9ff 	bl	80013e8 <MX_TIM3_Init>
  MX_SPI1_Init();
 8000fea:	f000 f96f 	bl	80012cc <MX_SPI1_Init>
  MX_TIM1_Init();
 8000fee:	f000 f9a3 	bl	8001338 <MX_TIM1_Init>
  MX_TIM9_Init();
 8000ff2:	f000 fa49 	bl	8001488 <MX_TIM9_Init>
  MX_USART3_UART_Init();
 8000ff6:	f000 fb0f 	bl	8001618 <MX_USART3_UART_Init>
  MX_TIM10_Init();
 8000ffa:	f000 fa95 	bl	8001528 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */

  // Initialize the encoder
  Encoder_Init();
 8000ffe:	f000 fc33 	bl	8001868 <Encoder_Init>
  Motor_PWM_Init();
 8001002:	f000 fc3f 	bl	8001884 <Motor_PWM_Init>

  int32_t encoderCounts = 0;
 8001006:	2300      	movs	r3, #0
 8001008:	607b      	str	r3, [r7, #4]
  float travelDistance = 0.0;
 800100a:	f04f 0300 	mov.w	r3, #0
 800100e:	603b      	str	r3, [r7, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001010:	f009 ff32 	bl	800ae78 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    if (encoderCounts > 30000){
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	f247 5230 	movw	r2, #30000	@ 0x7530
 800101a:	4293      	cmp	r3, r2
 800101c:	dd03      	ble.n	8001026 <main+0x62>
      	 __HAL_TIM_SET_COUNTER(&htim1, 0);
 800101e:	4b3f      	ldr	r3, [pc, #252]	@ (800111c <main+0x158>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	2200      	movs	r2, #0
 8001024:	625a      	str	r2, [r3, #36]	@ 0x24

      }

    encoderCounts = Encoder_GetPosition();
 8001026:	f000 fcb9 	bl	800199c <Encoder_GetPosition>
 800102a:	6078      	str	r0, [r7, #4]
    travelDistance = CalculateTravelDistance(encoderCounts);
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f000 fcc3 	bl	80019b8 <CalculateTravelDistance>
 8001032:	ed87 0a00 	vstr	s0, [r7]


    // Check if the target distance is reached
    if (travelDistance >= TARGET_DISTANCE_CM)
 8001036:	edd7 7a00 	vldr	s15, [r7]
 800103a:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8001120 <main+0x15c>
 800103e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001046:	db08      	blt.n	800105a <main+0x96>
    {
        // Stop the motor briefly
        Motor_SetSpeedAndDirection(0, 0);
 8001048:	2100      	movs	r1, #0
 800104a:	2000      	movs	r0, #0
 800104c:	f000 fc2c 	bl	80018a8 <Motor_SetSpeedAndDirection>



        // Reverse the motor direction to go back to 0 cm
        Motor_SetSpeedAndDirection(50, 1);
 8001050:	2101      	movs	r1, #1
 8001052:	2032      	movs	r0, #50	@ 0x32
 8001054:	f000 fc28 	bl	80018a8 <Motor_SetSpeedAndDirection>
 8001058:	e00e      	b.n	8001078 <main+0xb4>
    }
    else if (travelDistance <= 0.0 )
 800105a:	edd7 7a00 	vldr	s15, [r7]
 800105e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001066:	d807      	bhi.n	8001078 <main+0xb4>
    {
        // Stop the motor briefly
        Motor_SetSpeedAndDirection(0, 0);
 8001068:	2100      	movs	r1, #0
 800106a:	2000      	movs	r0, #0
 800106c:	f000 fc1c 	bl	80018a8 <Motor_SetSpeedAndDirection>

        // Set the motor direction to forward to go back to 400 cm
        Motor_SetSpeedAndDirection(50, 0);
 8001070:	2100      	movs	r1, #0
 8001072:	2032      	movs	r0, #50	@ 0x32
 8001074:	f000 fc18 	bl	80018a8 <Motor_SetSpeedAndDirection>
    }

    // Stepper Motor Logic
    switch (stepperState)
 8001078:	4b2a      	ldr	r3, [pc, #168]	@ (8001124 <main+0x160>)
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d002      	beq.n	8001086 <main+0xc2>
 8001080:	2b01      	cmp	r3, #1
 8001082:	d01d      	beq.n	80010c0 <main+0xfc>
 8001084:	e039      	b.n	80010fa <main+0x136>
    {
        case STATE_DOWN:
            if (stepperCurrentSteps >= stepperTotalSteps)
 8001086:	4b28      	ldr	r3, [pc, #160]	@ (8001128 <main+0x164>)
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	4b28      	ldr	r3, [pc, #160]	@ (800112c <main+0x168>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	429a      	cmp	r2, r3
 8001090:	d306      	bcc.n	80010a0 <main+0xdc>
            {
                stepperCurrentSteps = 0; // Reset step count
 8001092:	4b25      	ldr	r3, [pc, #148]	@ (8001128 <main+0x164>)
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
                stepperState = STATE_UP; // Switch to moving up
 8001098:	4b22      	ldr	r3, [pc, #136]	@ (8001124 <main+0x160>)
 800109a:	2201      	movs	r2, #1
 800109c:	701a      	strb	r2, [r3, #0]
            {
                HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET); // Direction pin for down
                Stepper_Move(0, 1); // Move one step down
                stepperCurrentSteps++;
            }
            break;
 800109e:	e02c      	b.n	80010fa <main+0x136>
                HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET); // Direction pin for down
 80010a0:	2200      	movs	r2, #0
 80010a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010a6:	4822      	ldr	r0, [pc, #136]	@ (8001130 <main+0x16c>)
 80010a8:	f001 fc06 	bl	80028b8 <HAL_GPIO_WritePin>
                Stepper_Move(0, 1); // Move one step down
 80010ac:	2101      	movs	r1, #1
 80010ae:	2000      	movs	r0, #0
 80010b0:	f000 fc38 	bl	8001924 <Stepper_Move>
                stepperCurrentSteps++;
 80010b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001128 <main+0x164>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	3301      	adds	r3, #1
 80010ba:	4a1b      	ldr	r2, [pc, #108]	@ (8001128 <main+0x164>)
 80010bc:	6013      	str	r3, [r2, #0]
            break;
 80010be:	e01c      	b.n	80010fa <main+0x136>

        case STATE_UP:
            if (stepperCurrentSteps >= stepperTotalSteps)
 80010c0:	4b19      	ldr	r3, [pc, #100]	@ (8001128 <main+0x164>)
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	4b19      	ldr	r3, [pc, #100]	@ (800112c <main+0x168>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d306      	bcc.n	80010da <main+0x116>
            {
                stepperCurrentSteps = 0; // Reset step count
 80010cc:	4b16      	ldr	r3, [pc, #88]	@ (8001128 <main+0x164>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
                stepperState = STATE_DOWN; // Switch to moving down
 80010d2:	4b14      	ldr	r3, [pc, #80]	@ (8001124 <main+0x160>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	701a      	strb	r2, [r3, #0]
            {
                HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_SET); // Direction pin for up
                Stepper_Move(1, 1); // Move one step up
                stepperCurrentSteps++;
            }
            break;
 80010d8:	e00e      	b.n	80010f8 <main+0x134>
                HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_SET); // Direction pin for up
 80010da:	2201      	movs	r2, #1
 80010dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010e0:	4813      	ldr	r0, [pc, #76]	@ (8001130 <main+0x16c>)
 80010e2:	f001 fbe9 	bl	80028b8 <HAL_GPIO_WritePin>
                Stepper_Move(1, 1); // Move one step up
 80010e6:	2101      	movs	r1, #1
 80010e8:	2001      	movs	r0, #1
 80010ea:	f000 fc1b 	bl	8001924 <Stepper_Move>
                stepperCurrentSteps++;
 80010ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001128 <main+0x164>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	3301      	adds	r3, #1
 80010f4:	4a0c      	ldr	r2, [pc, #48]	@ (8001128 <main+0x164>)
 80010f6:	6013      	str	r3, [r2, #0]
            break;
 80010f8:	bf00      	nop
    }

    // Print the travel distance
    printf("Raw Encoder Counts: %ld\r\n", encoderCounts);
 80010fa:	6879      	ldr	r1, [r7, #4]
 80010fc:	480d      	ldr	r0, [pc, #52]	@ (8001134 <main+0x170>)
 80010fe:	f00a ff75 	bl	800bfec <iprintf>
    printf("Travel Distance: %.2f cm\r\n", travelDistance);
 8001102:	6838      	ldr	r0, [r7, #0]
 8001104:	f7ff fa20 	bl	8000548 <__aeabi_f2d>
 8001108:	4602      	mov	r2, r0
 800110a:	460b      	mov	r3, r1
 800110c:	480a      	ldr	r0, [pc, #40]	@ (8001138 <main+0x174>)
 800110e:	f00a ff6d 	bl	800bfec <iprintf>
    // Add a small delay
    HAL_Delay(100);
 8001112:	2064      	movs	r0, #100	@ 0x64
 8001114:	f001 f8fe 	bl	8002314 <HAL_Delay>
    MX_USB_HOST_Process();
 8001118:	e77a      	b.n	8001010 <main+0x4c>
 800111a:	bf00      	nop
 800111c:	20000308 	.word	0x20000308
 8001120:	43c80000 	.word	0x43c80000
 8001124:	200004b8 	.word	0x200004b8
 8001128:	200004bc 	.word	0x200004bc
 800112c:	20000000 	.word	0x20000000
 8001130:	40020c00 	.word	0x40020c00
 8001134:	0800dd90 	.word	0x0800dd90
 8001138:	0800ddac 	.word	0x0800ddac

0800113c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b094      	sub	sp, #80	@ 0x50
 8001140:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001142:	f107 0320 	add.w	r3, r7, #32
 8001146:	2230      	movs	r2, #48	@ 0x30
 8001148:	2100      	movs	r1, #0
 800114a:	4618      	mov	r0, r3
 800114c:	f00a ffa3 	bl	800c096 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001150:	f107 030c 	add.w	r3, r7, #12
 8001154:	2200      	movs	r2, #0
 8001156:	601a      	str	r2, [r3, #0]
 8001158:	605a      	str	r2, [r3, #4]
 800115a:	609a      	str	r2, [r3, #8]
 800115c:	60da      	str	r2, [r3, #12]
 800115e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001160:	2300      	movs	r3, #0
 8001162:	60bb      	str	r3, [r7, #8]
 8001164:	4b28      	ldr	r3, [pc, #160]	@ (8001208 <SystemClock_Config+0xcc>)
 8001166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001168:	4a27      	ldr	r2, [pc, #156]	@ (8001208 <SystemClock_Config+0xcc>)
 800116a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800116e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001170:	4b25      	ldr	r3, [pc, #148]	@ (8001208 <SystemClock_Config+0xcc>)
 8001172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001174:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001178:	60bb      	str	r3, [r7, #8]
 800117a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800117c:	2300      	movs	r3, #0
 800117e:	607b      	str	r3, [r7, #4]
 8001180:	4b22      	ldr	r3, [pc, #136]	@ (800120c <SystemClock_Config+0xd0>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a21      	ldr	r2, [pc, #132]	@ (800120c <SystemClock_Config+0xd0>)
 8001186:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800118a:	6013      	str	r3, [r2, #0]
 800118c:	4b1f      	ldr	r3, [pc, #124]	@ (800120c <SystemClock_Config+0xd0>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001194:	607b      	str	r3, [r7, #4]
 8001196:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001198:	2301      	movs	r3, #1
 800119a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800119c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011a0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011a2:	2302      	movs	r3, #2
 80011a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011a6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80011aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80011ac:	2308      	movs	r3, #8
 80011ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80011b0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80011b4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011b6:	2302      	movs	r3, #2
 80011b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011ba:	2307      	movs	r3, #7
 80011bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011be:	f107 0320 	add.w	r3, r7, #32
 80011c2:	4618      	mov	r0, r3
 80011c4:	f004 faaa 	bl	800571c <HAL_RCC_OscConfig>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80011ce:	f000 fc4f 	bl	8001a70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011d2:	230f      	movs	r3, #15
 80011d4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011d6:	2302      	movs	r3, #2
 80011d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011da:	2300      	movs	r3, #0
 80011dc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011de:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80011e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011e8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011ea:	f107 030c 	add.w	r3, r7, #12
 80011ee:	2105      	movs	r1, #5
 80011f0:	4618      	mov	r0, r3
 80011f2:	f004 fd0b 	bl	8005c0c <HAL_RCC_ClockConfig>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80011fc:	f000 fc38 	bl	8001a70 <Error_Handler>
  }
}
 8001200:	bf00      	nop
 8001202:	3750      	adds	r7, #80	@ 0x50
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	40023800 	.word	0x40023800
 800120c:	40007000 	.word	0x40007000

08001210 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001214:	4b12      	ldr	r3, [pc, #72]	@ (8001260 <MX_I2C1_Init+0x50>)
 8001216:	4a13      	ldr	r2, [pc, #76]	@ (8001264 <MX_I2C1_Init+0x54>)
 8001218:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800121a:	4b11      	ldr	r3, [pc, #68]	@ (8001260 <MX_I2C1_Init+0x50>)
 800121c:	4a12      	ldr	r2, [pc, #72]	@ (8001268 <MX_I2C1_Init+0x58>)
 800121e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001220:	4b0f      	ldr	r3, [pc, #60]	@ (8001260 <MX_I2C1_Init+0x50>)
 8001222:	2200      	movs	r2, #0
 8001224:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001226:	4b0e      	ldr	r3, [pc, #56]	@ (8001260 <MX_I2C1_Init+0x50>)
 8001228:	2200      	movs	r2, #0
 800122a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800122c:	4b0c      	ldr	r3, [pc, #48]	@ (8001260 <MX_I2C1_Init+0x50>)
 800122e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001232:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001234:	4b0a      	ldr	r3, [pc, #40]	@ (8001260 <MX_I2C1_Init+0x50>)
 8001236:	2200      	movs	r2, #0
 8001238:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800123a:	4b09      	ldr	r3, [pc, #36]	@ (8001260 <MX_I2C1_Init+0x50>)
 800123c:	2200      	movs	r2, #0
 800123e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001240:	4b07      	ldr	r3, [pc, #28]	@ (8001260 <MX_I2C1_Init+0x50>)
 8001242:	2200      	movs	r2, #0
 8001244:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001246:	4b06      	ldr	r3, [pc, #24]	@ (8001260 <MX_I2C1_Init+0x50>)
 8001248:	2200      	movs	r2, #0
 800124a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800124c:	4804      	ldr	r0, [pc, #16]	@ (8001260 <MX_I2C1_Init+0x50>)
 800124e:	f003 fc81 	bl	8004b54 <HAL_I2C_Init>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001258:	f000 fc0a 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800125c:	bf00      	nop
 800125e:	bd80      	pop	{r7, pc}
 8001260:	20000214 	.word	0x20000214
 8001264:	40005400 	.word	0x40005400
 8001268:	000186a0 	.word	0x000186a0

0800126c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001270:	4b13      	ldr	r3, [pc, #76]	@ (80012c0 <MX_I2S3_Init+0x54>)
 8001272:	4a14      	ldr	r2, [pc, #80]	@ (80012c4 <MX_I2S3_Init+0x58>)
 8001274:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001276:	4b12      	ldr	r3, [pc, #72]	@ (80012c0 <MX_I2S3_Init+0x54>)
 8001278:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800127c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800127e:	4b10      	ldr	r3, [pc, #64]	@ (80012c0 <MX_I2S3_Init+0x54>)
 8001280:	2200      	movs	r2, #0
 8001282:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001284:	4b0e      	ldr	r3, [pc, #56]	@ (80012c0 <MX_I2S3_Init+0x54>)
 8001286:	2200      	movs	r2, #0
 8001288:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800128a:	4b0d      	ldr	r3, [pc, #52]	@ (80012c0 <MX_I2S3_Init+0x54>)
 800128c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001290:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001292:	4b0b      	ldr	r3, [pc, #44]	@ (80012c0 <MX_I2S3_Init+0x54>)
 8001294:	4a0c      	ldr	r2, [pc, #48]	@ (80012c8 <MX_I2S3_Init+0x5c>)
 8001296:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001298:	4b09      	ldr	r3, [pc, #36]	@ (80012c0 <MX_I2S3_Init+0x54>)
 800129a:	2200      	movs	r2, #0
 800129c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800129e:	4b08      	ldr	r3, [pc, #32]	@ (80012c0 <MX_I2S3_Init+0x54>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80012a4:	4b06      	ldr	r3, [pc, #24]	@ (80012c0 <MX_I2S3_Init+0x54>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80012aa:	4805      	ldr	r0, [pc, #20]	@ (80012c0 <MX_I2S3_Init+0x54>)
 80012ac:	f003 fd96 	bl	8004ddc <HAL_I2S_Init>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80012b6:	f000 fbdb 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	20000268 	.word	0x20000268
 80012c4:	40003c00 	.word	0x40003c00
 80012c8:	00017700 	.word	0x00017700

080012cc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80012d0:	4b17      	ldr	r3, [pc, #92]	@ (8001330 <MX_SPI1_Init+0x64>)
 80012d2:	4a18      	ldr	r2, [pc, #96]	@ (8001334 <MX_SPI1_Init+0x68>)
 80012d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012d6:	4b16      	ldr	r3, [pc, #88]	@ (8001330 <MX_SPI1_Init+0x64>)
 80012d8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012dc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012de:	4b14      	ldr	r3, [pc, #80]	@ (8001330 <MX_SPI1_Init+0x64>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80012e4:	4b12      	ldr	r3, [pc, #72]	@ (8001330 <MX_SPI1_Init+0x64>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012ea:	4b11      	ldr	r3, [pc, #68]	@ (8001330 <MX_SPI1_Init+0x64>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001330 <MX_SPI1_Init+0x64>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80012f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001330 <MX_SPI1_Init+0x64>)
 80012f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012fc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001330 <MX_SPI1_Init+0x64>)
 8001300:	2200      	movs	r2, #0
 8001302:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001304:	4b0a      	ldr	r3, [pc, #40]	@ (8001330 <MX_SPI1_Init+0x64>)
 8001306:	2200      	movs	r2, #0
 8001308:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800130a:	4b09      	ldr	r3, [pc, #36]	@ (8001330 <MX_SPI1_Init+0x64>)
 800130c:	2200      	movs	r2, #0
 800130e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001310:	4b07      	ldr	r3, [pc, #28]	@ (8001330 <MX_SPI1_Init+0x64>)
 8001312:	2200      	movs	r2, #0
 8001314:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001316:	4b06      	ldr	r3, [pc, #24]	@ (8001330 <MX_SPI1_Init+0x64>)
 8001318:	220a      	movs	r2, #10
 800131a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800131c:	4804      	ldr	r0, [pc, #16]	@ (8001330 <MX_SPI1_Init+0x64>)
 800131e:	f004 ffd7 	bl	80062d0 <HAL_SPI_Init>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001328:	f000 fba2 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800132c:	bf00      	nop
 800132e:	bd80      	pop	{r7, pc}
 8001330:	200002b0 	.word	0x200002b0
 8001334:	40013000 	.word	0x40013000

08001338 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b08c      	sub	sp, #48	@ 0x30
 800133c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800133e:	f107 030c 	add.w	r3, r7, #12
 8001342:	2224      	movs	r2, #36	@ 0x24
 8001344:	2100      	movs	r1, #0
 8001346:	4618      	mov	r0, r3
 8001348:	f00a fea5 	bl	800c096 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800134c:	1d3b      	adds	r3, r7, #4
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001354:	4b22      	ldr	r3, [pc, #136]	@ (80013e0 <MX_TIM1_Init+0xa8>)
 8001356:	4a23      	ldr	r2, [pc, #140]	@ (80013e4 <MX_TIM1_Init+0xac>)
 8001358:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800135a:	4b21      	ldr	r3, [pc, #132]	@ (80013e0 <MX_TIM1_Init+0xa8>)
 800135c:	2200      	movs	r2, #0
 800135e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001360:	4b1f      	ldr	r3, [pc, #124]	@ (80013e0 <MX_TIM1_Init+0xa8>)
 8001362:	2200      	movs	r2, #0
 8001364:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001366:	4b1e      	ldr	r3, [pc, #120]	@ (80013e0 <MX_TIM1_Init+0xa8>)
 8001368:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800136c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800136e:	4b1c      	ldr	r3, [pc, #112]	@ (80013e0 <MX_TIM1_Init+0xa8>)
 8001370:	2200      	movs	r2, #0
 8001372:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001374:	4b1a      	ldr	r3, [pc, #104]	@ (80013e0 <MX_TIM1_Init+0xa8>)
 8001376:	2200      	movs	r2, #0
 8001378:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800137a:	4b19      	ldr	r3, [pc, #100]	@ (80013e0 <MX_TIM1_Init+0xa8>)
 800137c:	2280      	movs	r2, #128	@ 0x80
 800137e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001380:	2303      	movs	r3, #3
 8001382:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001384:	2300      	movs	r3, #0
 8001386:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001388:	2301      	movs	r3, #1
 800138a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800138c:	2300      	movs	r3, #0
 800138e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001390:	230a      	movs	r3, #10
 8001392:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001394:	2300      	movs	r3, #0
 8001396:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001398:	2301      	movs	r3, #1
 800139a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800139c:	2300      	movs	r3, #0
 800139e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 80013a0:	230a      	movs	r3, #10
 80013a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80013a4:	f107 030c 	add.w	r3, r7, #12
 80013a8:	4619      	mov	r1, r3
 80013aa:	480d      	ldr	r0, [pc, #52]	@ (80013e0 <MX_TIM1_Init+0xa8>)
 80013ac:	f005 f9e8 	bl	8006780 <HAL_TIM_Encoder_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80013b6:	f000 fb5b 	bl	8001a70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013ba:	2300      	movs	r3, #0
 80013bc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013be:	2300      	movs	r3, #0
 80013c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013c2:	1d3b      	adds	r3, r7, #4
 80013c4:	4619      	mov	r1, r3
 80013c6:	4806      	ldr	r0, [pc, #24]	@ (80013e0 <MX_TIM1_Init+0xa8>)
 80013c8:	f005 ff9e 	bl	8007308 <HAL_TIMEx_MasterConfigSynchronization>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80013d2:	f000 fb4d 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80013d6:	bf00      	nop
 80013d8:	3730      	adds	r7, #48	@ 0x30
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	20000308 	.word	0x20000308
 80013e4:	40010000 	.word	0x40010000

080013e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b088      	sub	sp, #32
 80013ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80013ee:	f107 030c 	add.w	r3, r7, #12
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	605a      	str	r2, [r3, #4]
 80013f8:	609a      	str	r2, [r3, #8]
 80013fa:	60da      	str	r2, [r3, #12]
 80013fc:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013fe:	1d3b      	adds	r3, r7, #4
 8001400:	2200      	movs	r2, #0
 8001402:	601a      	str	r2, [r3, #0]
 8001404:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001406:	4b1e      	ldr	r3, [pc, #120]	@ (8001480 <MX_TIM3_Init+0x98>)
 8001408:	4a1e      	ldr	r2, [pc, #120]	@ (8001484 <MX_TIM3_Init+0x9c>)
 800140a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800140c:	4b1c      	ldr	r3, [pc, #112]	@ (8001480 <MX_TIM3_Init+0x98>)
 800140e:	2200      	movs	r2, #0
 8001410:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001412:	4b1b      	ldr	r3, [pc, #108]	@ (8001480 <MX_TIM3_Init+0x98>)
 8001414:	2200      	movs	r2, #0
 8001416:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001418:	4b19      	ldr	r3, [pc, #100]	@ (8001480 <MX_TIM3_Init+0x98>)
 800141a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800141e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001420:	4b17      	ldr	r3, [pc, #92]	@ (8001480 <MX_TIM3_Init+0x98>)
 8001422:	2200      	movs	r2, #0
 8001424:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001426:	4b16      	ldr	r3, [pc, #88]	@ (8001480 <MX_TIM3_Init+0x98>)
 8001428:	2200      	movs	r2, #0
 800142a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800142c:	4814      	ldr	r0, [pc, #80]	@ (8001480 <MX_TIM3_Init+0x98>)
 800142e:	f004 ffd8 	bl	80063e2 <HAL_TIM_Base_Init>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001438:	f000 fb1a 	bl	8001a70 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 800143c:	2307      	movs	r3, #7
 800143e:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001440:	2300      	movs	r3, #0
 8001442:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8001444:	f107 030c 	add.w	r3, r7, #12
 8001448:	4619      	mov	r1, r3
 800144a:	480d      	ldr	r0, [pc, #52]	@ (8001480 <MX_TIM3_Init+0x98>)
 800144c:	f005 fb8e 	bl	8006b6c <HAL_TIM_SlaveConfigSynchro>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001456:	f000 fb0b 	bl	8001a70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800145a:	2300      	movs	r3, #0
 800145c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800145e:	2300      	movs	r3, #0
 8001460:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001462:	1d3b      	adds	r3, r7, #4
 8001464:	4619      	mov	r1, r3
 8001466:	4806      	ldr	r0, [pc, #24]	@ (8001480 <MX_TIM3_Init+0x98>)
 8001468:	f005 ff4e 	bl	8007308 <HAL_TIMEx_MasterConfigSynchronization>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8001472:	f000 fafd 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001476:	bf00      	nop
 8001478:	3720      	adds	r7, #32
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	20000350 	.word	0x20000350
 8001484:	40000400 	.word	0x40000400

08001488 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b088      	sub	sp, #32
 800148c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800148e:	1d3b      	adds	r3, r7, #4
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	605a      	str	r2, [r3, #4]
 8001496:	609a      	str	r2, [r3, #8]
 8001498:	60da      	str	r2, [r3, #12]
 800149a:	611a      	str	r2, [r3, #16]
 800149c:	615a      	str	r2, [r3, #20]
 800149e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80014a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001520 <MX_TIM9_Init+0x98>)
 80014a2:	4a20      	ldr	r2, [pc, #128]	@ (8001524 <MX_TIM9_Init+0x9c>)
 80014a4:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 80014a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001520 <MX_TIM9_Init+0x98>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001520 <MX_TIM9_Init+0x98>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 80014b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001520 <MX_TIM9_Init+0x98>)
 80014b4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014b8:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014ba:	4b19      	ldr	r3, [pc, #100]	@ (8001520 <MX_TIM9_Init+0x98>)
 80014bc:	2200      	movs	r2, #0
 80014be:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014c0:	4b17      	ldr	r3, [pc, #92]	@ (8001520 <MX_TIM9_Init+0x98>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 80014c6:	4816      	ldr	r0, [pc, #88]	@ (8001520 <MX_TIM9_Init+0x98>)
 80014c8:	f005 f842 	bl	8006550 <HAL_TIM_PWM_Init>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 80014d2:	f000 facd 	bl	8001a70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014d6:	2360      	movs	r3, #96	@ 0x60
 80014d8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014da:	2300      	movs	r3, #0
 80014dc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014de:	2300      	movs	r3, #0
 80014e0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014e2:	2300      	movs	r3, #0
 80014e4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014e6:	1d3b      	adds	r3, r7, #4
 80014e8:	2200      	movs	r2, #0
 80014ea:	4619      	mov	r1, r3
 80014ec:	480c      	ldr	r0, [pc, #48]	@ (8001520 <MX_TIM9_Init+0x98>)
 80014ee:	f005 fa7b 	bl	80069e8 <HAL_TIM_PWM_ConfigChannel>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 80014f8:	f000 faba 	bl	8001a70 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014fc:	1d3b      	adds	r3, r7, #4
 80014fe:	2204      	movs	r2, #4
 8001500:	4619      	mov	r1, r3
 8001502:	4807      	ldr	r0, [pc, #28]	@ (8001520 <MX_TIM9_Init+0x98>)
 8001504:	f005 fa70 	bl	80069e8 <HAL_TIM_PWM_ConfigChannel>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 800150e:	f000 faaf 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001512:	4803      	ldr	r0, [pc, #12]	@ (8001520 <MX_TIM9_Init+0x98>)
 8001514:	f000 fc8c 	bl	8001e30 <HAL_TIM_MspPostInit>

}
 8001518:	bf00      	nop
 800151a:	3720      	adds	r7, #32
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	20000398 	.word	0x20000398
 8001524:	40014000 	.word	0x40014000

08001528 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b088      	sub	sp, #32
 800152c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800152e:	1d3b      	adds	r3, r7, #4
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	60da      	str	r2, [r3, #12]
 800153a:	611a      	str	r2, [r3, #16]
 800153c:	615a      	str	r2, [r3, #20]
 800153e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001540:	4b1e      	ldr	r3, [pc, #120]	@ (80015bc <MX_TIM10_Init+0x94>)
 8001542:	4a1f      	ldr	r2, [pc, #124]	@ (80015c0 <MX_TIM10_Init+0x98>)
 8001544:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8001546:	4b1d      	ldr	r3, [pc, #116]	@ (80015bc <MX_TIM10_Init+0x94>)
 8001548:	2200      	movs	r2, #0
 800154a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800154c:	4b1b      	ldr	r3, [pc, #108]	@ (80015bc <MX_TIM10_Init+0x94>)
 800154e:	2200      	movs	r2, #0
 8001550:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8001552:	4b1a      	ldr	r3, [pc, #104]	@ (80015bc <MX_TIM10_Init+0x94>)
 8001554:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001558:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800155a:	4b18      	ldr	r3, [pc, #96]	@ (80015bc <MX_TIM10_Init+0x94>)
 800155c:	2200      	movs	r2, #0
 800155e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001560:	4b16      	ldr	r3, [pc, #88]	@ (80015bc <MX_TIM10_Init+0x94>)
 8001562:	2200      	movs	r2, #0
 8001564:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001566:	4815      	ldr	r0, [pc, #84]	@ (80015bc <MX_TIM10_Init+0x94>)
 8001568:	f004 ff3b 	bl	80063e2 <HAL_TIM_Base_Init>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8001572:	f000 fa7d 	bl	8001a70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8001576:	4811      	ldr	r0, [pc, #68]	@ (80015bc <MX_TIM10_Init+0x94>)
 8001578:	f004 ffea 	bl	8006550 <HAL_TIM_PWM_Init>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8001582:	f000 fa75 	bl	8001a70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001586:	2360      	movs	r3, #96	@ 0x60
 8001588:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800158a:	2300      	movs	r3, #0
 800158c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800158e:	2300      	movs	r3, #0
 8001590:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001592:	2300      	movs	r3, #0
 8001594:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001596:	1d3b      	adds	r3, r7, #4
 8001598:	2200      	movs	r2, #0
 800159a:	4619      	mov	r1, r3
 800159c:	4807      	ldr	r0, [pc, #28]	@ (80015bc <MX_TIM10_Init+0x94>)
 800159e:	f005 fa23 	bl	80069e8 <HAL_TIM_PWM_ConfigChannel>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 80015a8:	f000 fa62 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 80015ac:	4803      	ldr	r0, [pc, #12]	@ (80015bc <MX_TIM10_Init+0x94>)
 80015ae:	f000 fc3f 	bl	8001e30 <HAL_TIM_MspPostInit>

}
 80015b2:	bf00      	nop
 80015b4:	3720      	adds	r7, #32
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	200003e0 	.word	0x200003e0
 80015c0:	40014400 	.word	0x40014400

080015c4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015c8:	4b11      	ldr	r3, [pc, #68]	@ (8001610 <MX_USART2_UART_Init+0x4c>)
 80015ca:	4a12      	ldr	r2, [pc, #72]	@ (8001614 <MX_USART2_UART_Init+0x50>)
 80015cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015ce:	4b10      	ldr	r3, [pc, #64]	@ (8001610 <MX_USART2_UART_Init+0x4c>)
 80015d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001610 <MX_USART2_UART_Init+0x4c>)
 80015d8:	2200      	movs	r2, #0
 80015da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001610 <MX_USART2_UART_Init+0x4c>)
 80015de:	2200      	movs	r2, #0
 80015e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001610 <MX_USART2_UART_Init+0x4c>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015e8:	4b09      	ldr	r3, [pc, #36]	@ (8001610 <MX_USART2_UART_Init+0x4c>)
 80015ea:	220c      	movs	r2, #12
 80015ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ee:	4b08      	ldr	r3, [pc, #32]	@ (8001610 <MX_USART2_UART_Init+0x4c>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015f4:	4b06      	ldr	r3, [pc, #24]	@ (8001610 <MX_USART2_UART_Init+0x4c>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015fa:	4805      	ldr	r0, [pc, #20]	@ (8001610 <MX_USART2_UART_Init+0x4c>)
 80015fc:	f005 ff00 	bl	8007400 <HAL_UART_Init>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001606:	f000 fa33 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800160a:	bf00      	nop
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	20000428 	.word	0x20000428
 8001614:	40004400 	.word	0x40004400

08001618 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800161c:	4b11      	ldr	r3, [pc, #68]	@ (8001664 <MX_USART3_UART_Init+0x4c>)
 800161e:	4a12      	ldr	r2, [pc, #72]	@ (8001668 <MX_USART3_UART_Init+0x50>)
 8001620:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001622:	4b10      	ldr	r3, [pc, #64]	@ (8001664 <MX_USART3_UART_Init+0x4c>)
 8001624:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001628:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800162a:	4b0e      	ldr	r3, [pc, #56]	@ (8001664 <MX_USART3_UART_Init+0x4c>)
 800162c:	2200      	movs	r2, #0
 800162e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001630:	4b0c      	ldr	r3, [pc, #48]	@ (8001664 <MX_USART3_UART_Init+0x4c>)
 8001632:	2200      	movs	r2, #0
 8001634:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001636:	4b0b      	ldr	r3, [pc, #44]	@ (8001664 <MX_USART3_UART_Init+0x4c>)
 8001638:	2200      	movs	r2, #0
 800163a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800163c:	4b09      	ldr	r3, [pc, #36]	@ (8001664 <MX_USART3_UART_Init+0x4c>)
 800163e:	220c      	movs	r2, #12
 8001640:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001642:	4b08      	ldr	r3, [pc, #32]	@ (8001664 <MX_USART3_UART_Init+0x4c>)
 8001644:	2200      	movs	r2, #0
 8001646:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001648:	4b06      	ldr	r3, [pc, #24]	@ (8001664 <MX_USART3_UART_Init+0x4c>)
 800164a:	2200      	movs	r2, #0
 800164c:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 800164e:	4805      	ldr	r0, [pc, #20]	@ (8001664 <MX_USART3_UART_Init+0x4c>)
 8001650:	f005 ff26 	bl	80074a0 <HAL_HalfDuplex_Init>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800165a:	f000 fa09 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800165e:	bf00      	nop
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	20000470 	.word	0x20000470
 8001668:	40004800 	.word	0x40004800

0800166c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b08c      	sub	sp, #48	@ 0x30
 8001670:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001672:	f107 031c 	add.w	r3, r7, #28
 8001676:	2200      	movs	r2, #0
 8001678:	601a      	str	r2, [r3, #0]
 800167a:	605a      	str	r2, [r3, #4]
 800167c:	609a      	str	r2, [r3, #8]
 800167e:	60da      	str	r2, [r3, #12]
 8001680:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001682:	2300      	movs	r3, #0
 8001684:	61bb      	str	r3, [r7, #24]
 8001686:	4b72      	ldr	r3, [pc, #456]	@ (8001850 <MX_GPIO_Init+0x1e4>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168a:	4a71      	ldr	r2, [pc, #452]	@ (8001850 <MX_GPIO_Init+0x1e4>)
 800168c:	f043 0310 	orr.w	r3, r3, #16
 8001690:	6313      	str	r3, [r2, #48]	@ 0x30
 8001692:	4b6f      	ldr	r3, [pc, #444]	@ (8001850 <MX_GPIO_Init+0x1e4>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001696:	f003 0310 	and.w	r3, r3, #16
 800169a:	61bb      	str	r3, [r7, #24]
 800169c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	617b      	str	r3, [r7, #20]
 80016a2:	4b6b      	ldr	r3, [pc, #428]	@ (8001850 <MX_GPIO_Init+0x1e4>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a6:	4a6a      	ldr	r2, [pc, #424]	@ (8001850 <MX_GPIO_Init+0x1e4>)
 80016a8:	f043 0304 	orr.w	r3, r3, #4
 80016ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ae:	4b68      	ldr	r3, [pc, #416]	@ (8001850 <MX_GPIO_Init+0x1e4>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b2:	f003 0304 	and.w	r3, r3, #4
 80016b6:	617b      	str	r3, [r7, #20]
 80016b8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016ba:	2300      	movs	r3, #0
 80016bc:	613b      	str	r3, [r7, #16]
 80016be:	4b64      	ldr	r3, [pc, #400]	@ (8001850 <MX_GPIO_Init+0x1e4>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c2:	4a63      	ldr	r2, [pc, #396]	@ (8001850 <MX_GPIO_Init+0x1e4>)
 80016c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ca:	4b61      	ldr	r3, [pc, #388]	@ (8001850 <MX_GPIO_Init+0x1e4>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016d2:	613b      	str	r3, [r7, #16]
 80016d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	60fb      	str	r3, [r7, #12]
 80016da:	4b5d      	ldr	r3, [pc, #372]	@ (8001850 <MX_GPIO_Init+0x1e4>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016de:	4a5c      	ldr	r2, [pc, #368]	@ (8001850 <MX_GPIO_Init+0x1e4>)
 80016e0:	f043 0301 	orr.w	r3, r3, #1
 80016e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016e6:	4b5a      	ldr	r3, [pc, #360]	@ (8001850 <MX_GPIO_Init+0x1e4>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ea:	f003 0301 	and.w	r3, r3, #1
 80016ee:	60fb      	str	r3, [r7, #12]
 80016f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016f2:	2300      	movs	r3, #0
 80016f4:	60bb      	str	r3, [r7, #8]
 80016f6:	4b56      	ldr	r3, [pc, #344]	@ (8001850 <MX_GPIO_Init+0x1e4>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fa:	4a55      	ldr	r2, [pc, #340]	@ (8001850 <MX_GPIO_Init+0x1e4>)
 80016fc:	f043 0302 	orr.w	r3, r3, #2
 8001700:	6313      	str	r3, [r2, #48]	@ 0x30
 8001702:	4b53      	ldr	r3, [pc, #332]	@ (8001850 <MX_GPIO_Init+0x1e4>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001706:	f003 0302 	and.w	r3, r3, #2
 800170a:	60bb      	str	r3, [r7, #8]
 800170c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800170e:	2300      	movs	r3, #0
 8001710:	607b      	str	r3, [r7, #4]
 8001712:	4b4f      	ldr	r3, [pc, #316]	@ (8001850 <MX_GPIO_Init+0x1e4>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001716:	4a4e      	ldr	r2, [pc, #312]	@ (8001850 <MX_GPIO_Init+0x1e4>)
 8001718:	f043 0308 	orr.w	r3, r3, #8
 800171c:	6313      	str	r3, [r2, #48]	@ 0x30
 800171e:	4b4c      	ldr	r3, [pc, #304]	@ (8001850 <MX_GPIO_Init+0x1e4>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001722:	f003 0308 	and.w	r3, r3, #8
 8001726:	607b      	str	r3, [r7, #4]
 8001728:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800172a:	2200      	movs	r2, #0
 800172c:	2108      	movs	r1, #8
 800172e:	4849      	ldr	r0, [pc, #292]	@ (8001854 <MX_GPIO_Init+0x1e8>)
 8001730:	f001 f8c2 	bl	80028b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001734:	2201      	movs	r2, #1
 8001736:	2101      	movs	r1, #1
 8001738:	4847      	ldr	r0, [pc, #284]	@ (8001858 <MX_GPIO_Init+0x1ec>)
 800173a:	f001 f8bd 	bl	80028b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800173e:	2200      	movs	r2, #0
 8001740:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001744:	4845      	ldr	r0, [pc, #276]	@ (800185c <MX_GPIO_Init+0x1f0>)
 8001746:	f001 f8b7 	bl	80028b8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800174a:	2308      	movs	r3, #8
 800174c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800174e:	2301      	movs	r3, #1
 8001750:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001752:	2300      	movs	r3, #0
 8001754:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001756:	2300      	movs	r3, #0
 8001758:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800175a:	f107 031c 	add.w	r3, r7, #28
 800175e:	4619      	mov	r1, r3
 8001760:	483c      	ldr	r0, [pc, #240]	@ (8001854 <MX_GPIO_Init+0x1e8>)
 8001762:	f000 ff0d 	bl	8002580 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001766:	2301      	movs	r3, #1
 8001768:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800176a:	2301      	movs	r3, #1
 800176c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176e:	2300      	movs	r3, #0
 8001770:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001772:	2300      	movs	r3, #0
 8001774:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001776:	f107 031c 	add.w	r3, r7, #28
 800177a:	4619      	mov	r1, r3
 800177c:	4836      	ldr	r0, [pc, #216]	@ (8001858 <MX_GPIO_Init+0x1ec>)
 800177e:	f000 feff 	bl	8002580 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001782:	2308      	movs	r3, #8
 8001784:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001786:	2302      	movs	r3, #2
 8001788:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178a:	2300      	movs	r3, #0
 800178c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800178e:	2300      	movs	r3, #0
 8001790:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001792:	2305      	movs	r3, #5
 8001794:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001796:	f107 031c 	add.w	r3, r7, #28
 800179a:	4619      	mov	r1, r3
 800179c:	482e      	ldr	r0, [pc, #184]	@ (8001858 <MX_GPIO_Init+0x1ec>)
 800179e:	f000 feef 	bl	8002580 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80017a2:	2301      	movs	r3, #1
 80017a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80017a6:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80017aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ac:	2300      	movs	r3, #0
 80017ae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80017b0:	f107 031c 	add.w	r3, r7, #28
 80017b4:	4619      	mov	r1, r3
 80017b6:	482a      	ldr	r0, [pc, #168]	@ (8001860 <MX_GPIO_Init+0x1f4>)
 80017b8:	f000 fee2 	bl	8002580 <HAL_GPIO_Init>

  /*Configure GPIO pins : BOOT1_Pin PB13 */
  GPIO_InitStruct.Pin = BOOT1_Pin|GPIO_PIN_13;
 80017bc:	f242 0304 	movw	r3, #8196	@ 0x2004
 80017c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017c2:	2300      	movs	r3, #0
 80017c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c6:	2300      	movs	r3, #0
 80017c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ca:	f107 031c 	add.w	r3, r7, #28
 80017ce:	4619      	mov	r1, r3
 80017d0:	4824      	ldr	r0, [pc, #144]	@ (8001864 <MX_GPIO_Init+0x1f8>)
 80017d2:	f000 fed5 	bl	8002580 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80017d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017dc:	2302      	movs	r3, #2
 80017de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e0:	2300      	movs	r3, #0
 80017e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e4:	2300      	movs	r3, #0
 80017e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80017e8:	2305      	movs	r3, #5
 80017ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80017ec:	f107 031c 	add.w	r3, r7, #28
 80017f0:	4619      	mov	r1, r3
 80017f2:	481c      	ldr	r0, [pc, #112]	@ (8001864 <MX_GPIO_Init+0x1f8>)
 80017f4:	f000 fec4 	bl	8002580 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80017f8:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80017fc:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017fe:	2301      	movs	r3, #1
 8001800:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001802:	2300      	movs	r3, #0
 8001804:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001806:	2300      	movs	r3, #0
 8001808:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800180a:	f107 031c 	add.w	r3, r7, #28
 800180e:	4619      	mov	r1, r3
 8001810:	4812      	ldr	r0, [pc, #72]	@ (800185c <MX_GPIO_Init+0x1f0>)
 8001812:	f000 feb5 	bl	8002580 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001816:	2320      	movs	r3, #32
 8001818:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800181a:	2300      	movs	r3, #0
 800181c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181e:	2300      	movs	r3, #0
 8001820:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001822:	f107 031c 	add.w	r3, r7, #28
 8001826:	4619      	mov	r1, r3
 8001828:	480c      	ldr	r0, [pc, #48]	@ (800185c <MX_GPIO_Init+0x1f0>)
 800182a:	f000 fea9 	bl	8002580 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800182e:	2302      	movs	r3, #2
 8001830:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001832:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001836:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001838:	2300      	movs	r3, #0
 800183a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800183c:	f107 031c 	add.w	r3, r7, #28
 8001840:	4619      	mov	r1, r3
 8001842:	4804      	ldr	r0, [pc, #16]	@ (8001854 <MX_GPIO_Init+0x1e8>)
 8001844:	f000 fe9c 	bl	8002580 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001848:	bf00      	nop
 800184a:	3730      	adds	r7, #48	@ 0x30
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	40023800 	.word	0x40023800
 8001854:	40021000 	.word	0x40021000
 8001858:	40020800 	.word	0x40020800
 800185c:	40020c00 	.word	0x40020c00
 8001860:	40020000 	.word	0x40020000
 8001864:	40020400 	.word	0x40020400

08001868 <Encoder_Init>:

/* USER CODE BEGIN 4 */
void Encoder_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
    // Start Timer 1 in encoder mode
    HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 800186c:	213c      	movs	r1, #60	@ 0x3c
 800186e:	4804      	ldr	r0, [pc, #16]	@ (8001880 <Encoder_Init+0x18>)
 8001870:	f005 f82c 	bl	80068cc <HAL_TIM_Encoder_Start>
    // Reset the counter to zero
    __HAL_TIM_SET_COUNTER(&htim1, 0);
 8001874:	4b02      	ldr	r3, [pc, #8]	@ (8001880 <Encoder_Init+0x18>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2200      	movs	r2, #0
 800187a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800187c:	bf00      	nop
 800187e:	bd80      	pop	{r7, pc}
 8001880:	20000308 	.word	0x20000308

08001884 <Motor_PWM_Init>:
// Function to initialize PWM
void Motor_PWM_Init(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
    HAL_TIM_Base_Start(&htim9);
 8001888:	4806      	ldr	r0, [pc, #24]	@ (80018a4 <Motor_PWM_Init+0x20>)
 800188a:	f004 fdf9 	bl	8006480 <HAL_TIM_Base_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1); // Start PWM on TIM2 Channel 1
 800188e:	2100      	movs	r1, #0
 8001890:	4804      	ldr	r0, [pc, #16]	@ (80018a4 <Motor_PWM_Init+0x20>)
 8001892:	f004 fead 	bl	80065f0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2); // Start PWM for RPWM
 8001896:	2104      	movs	r1, #4
 8001898:	4802      	ldr	r0, [pc, #8]	@ (80018a4 <Motor_PWM_Init+0x20>)
 800189a:	f004 fea9 	bl	80065f0 <HAL_TIM_PWM_Start>
}
 800189e:	bf00      	nop
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	20000398 	.word	0x20000398

080018a8 <Motor_SetSpeedAndDirection>:
// Function to set motor speed (0-100%)


// Function to set motor direction
void Motor_SetSpeedAndDirection(uint8_t speed, uint8_t direction)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	4603      	mov	r3, r0
 80018b0:	460a      	mov	r2, r1
 80018b2:	71fb      	strb	r3, [r7, #7]
 80018b4:	4613      	mov	r3, r2
 80018b6:	71bb      	strb	r3, [r7, #6]
    if (speed > 100) speed = 100; // Limit speed to 100%
 80018b8:	79fb      	ldrb	r3, [r7, #7]
 80018ba:	2b64      	cmp	r3, #100	@ 0x64
 80018bc:	d901      	bls.n	80018c2 <Motor_SetSpeedAndDirection+0x1a>
 80018be:	2364      	movs	r3, #100	@ 0x64
 80018c0:	71fb      	strb	r3, [r7, #7]

    if (direction == 0) // Forward
 80018c2:	79bb      	ldrb	r3, [r7, #6]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d111      	bne.n	80018ec <Motor_SetSpeedAndDirection+0x44>
    {
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, speed * (htim9.Init.Period + 1) / 100); // LPWM
 80018c8:	79fb      	ldrb	r3, [r7, #7]
 80018ca:	4a14      	ldr	r2, [pc, #80]	@ (800191c <Motor_SetSpeedAndDirection+0x74>)
 80018cc:	68d2      	ldr	r2, [r2, #12]
 80018ce:	3201      	adds	r2, #1
 80018d0:	fb03 f202 	mul.w	r2, r3, r2
 80018d4:	4b11      	ldr	r3, [pc, #68]	@ (800191c <Motor_SetSpeedAndDirection+0x74>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4911      	ldr	r1, [pc, #68]	@ (8001920 <Motor_SetSpeedAndDirection+0x78>)
 80018da:	fba1 1202 	umull	r1, r2, r1, r2
 80018de:	0952      	lsrs	r2, r2, #5
 80018e0:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0); // RPWM
 80018e2:	4b0e      	ldr	r3, [pc, #56]	@ (800191c <Motor_SetSpeedAndDirection+0x74>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	2200      	movs	r2, #0
 80018e8:	639a      	str	r2, [r3, #56]	@ 0x38
    else // Reverse
    {
    	__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0); // LPWM
    	__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, speed * (htim9.Init.Period + 1) / 100); // RPWM
    }
}
 80018ea:	e010      	b.n	800190e <Motor_SetSpeedAndDirection+0x66>
    	__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0); // LPWM
 80018ec:	4b0b      	ldr	r3, [pc, #44]	@ (800191c <Motor_SetSpeedAndDirection+0x74>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2200      	movs	r2, #0
 80018f2:	635a      	str	r2, [r3, #52]	@ 0x34
    	__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, speed * (htim9.Init.Period + 1) / 100); // RPWM
 80018f4:	79fb      	ldrb	r3, [r7, #7]
 80018f6:	4a09      	ldr	r2, [pc, #36]	@ (800191c <Motor_SetSpeedAndDirection+0x74>)
 80018f8:	68d2      	ldr	r2, [r2, #12]
 80018fa:	3201      	adds	r2, #1
 80018fc:	fb03 f202 	mul.w	r2, r3, r2
 8001900:	4b06      	ldr	r3, [pc, #24]	@ (800191c <Motor_SetSpeedAndDirection+0x74>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4906      	ldr	r1, [pc, #24]	@ (8001920 <Motor_SetSpeedAndDirection+0x78>)
 8001906:	fba1 1202 	umull	r1, r2, r1, r2
 800190a:	0952      	lsrs	r2, r2, #5
 800190c:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800190e:	bf00      	nop
 8001910:	370c      	adds	r7, #12
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	20000398 	.word	0x20000398
 8001920:	51eb851f 	.word	0x51eb851f

08001924 <Stepper_Move>:




void Stepper_Move(uint8_t direction, uint32_t steps)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	6039      	str	r1, [r7, #0]
 800192e:	71fb      	strb	r3, [r7, #7]
    // Set the direction pin
    if (direction == 0) // Down
 8001930:	79fb      	ldrb	r3, [r7, #7]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d106      	bne.n	8001944 <Stepper_Move+0x20>
    {
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET); // Direction pin low
 8001936:	2200      	movs	r2, #0
 8001938:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800193c:	4815      	ldr	r0, [pc, #84]	@ (8001994 <Stepper_Move+0x70>)
 800193e:	f000 ffbb 	bl	80028b8 <HAL_GPIO_WritePin>
 8001942:	e005      	b.n	8001950 <Stepper_Move+0x2c>
    }
    else // Up
    {
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_SET); // Direction pin high
 8001944:	2201      	movs	r2, #1
 8001946:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800194a:	4812      	ldr	r0, [pc, #72]	@ (8001994 <Stepper_Move+0x70>)
 800194c:	f000 ffb4 	bl	80028b8 <HAL_GPIO_WritePin>
    }

    // Generate step pulses
    for (uint32_t i = 0; i < steps; i++)
 8001950:	2300      	movs	r3, #0
 8001952:	60fb      	str	r3, [r7, #12]
 8001954:	e014      	b.n	8001980 <Stepper_Move+0x5c>
    {
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET); // Step pin high
 8001956:	2201      	movs	r2, #1
 8001958:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800195c:	480e      	ldr	r0, [pc, #56]	@ (8001998 <Stepper_Move+0x74>)
 800195e:	f000 ffab 	bl	80028b8 <HAL_GPIO_WritePin>
        HAL_Delay(2); // Adjust delay for pulse width (e.g., 2 ms)
 8001962:	2002      	movs	r0, #2
 8001964:	f000 fcd6 	bl	8002314 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET); // Step pin low
 8001968:	2200      	movs	r2, #0
 800196a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800196e:	480a      	ldr	r0, [pc, #40]	@ (8001998 <Stepper_Move+0x74>)
 8001970:	f000 ffa2 	bl	80028b8 <HAL_GPIO_WritePin>
        HAL_Delay(2); // Adjust delay for step timing
 8001974:	2002      	movs	r0, #2
 8001976:	f000 fccd 	bl	8002314 <HAL_Delay>
    for (uint32_t i = 0; i < steps; i++)
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	3301      	adds	r3, #1
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	68fa      	ldr	r2, [r7, #12]
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	429a      	cmp	r2, r3
 8001986:	d3e6      	bcc.n	8001956 <Stepper_Move+0x32>
    }
}
 8001988:	bf00      	nop
 800198a:	bf00      	nop
 800198c:	3710      	adds	r7, #16
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	40020c00 	.word	0x40020c00
 8001998:	40020400 	.word	0x40020400

0800199c <Encoder_GetPosition>:

int32_t Encoder_GetPosition(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
    return __HAL_TIM_GET_COUNTER(&htim1);
 80019a0:	4b03      	ldr	r3, [pc, #12]	@ (80019b0 <Encoder_GetPosition+0x14>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr
 80019b0:	20000308 	.word	0x20000308
 80019b4:	00000000 	.word	0x00000000

080019b8 <CalculateTravelDistance>:
void Encoder_ResetPosition(void)
{

}
float CalculateTravelDistance(int32_t encoderCounts)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b086      	sub	sp, #24
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
    // Calculate the wheel circumference
    float wheelCircumference = 2 * M_PI * WHEEL_RADIUS_CM;
 80019c0:	4b1b      	ldr	r3, [pc, #108]	@ (8001a30 <CalculateTravelDistance+0x78>)
 80019c2:	617b      	str	r3, [r7, #20]

    // Calculate the number of wheel revolutions
    float wheelRevolutions = (float)encoderCounts / ENCODER_PULSES_PER_REVOLUTION / GEAR_RATIO;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	ee07 3a90 	vmov	s15, r3
 80019ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019ce:	ee17 0a90 	vmov	r0, s15
 80019d2:	f7fe fdb9 	bl	8000548 <__aeabi_f2d>
 80019d6:	a314      	add	r3, pc, #80	@ (adr r3, 8001a28 <CalculateTravelDistance+0x70>)
 80019d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019dc:	f7fe ff36 	bl	800084c <__aeabi_ddiv>
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	4610      	mov	r0, r2
 80019e6:	4619      	mov	r1, r3
 80019e8:	f04f 0200 	mov.w	r2, #0
 80019ec:	4b11      	ldr	r3, [pc, #68]	@ (8001a34 <CalculateTravelDistance+0x7c>)
 80019ee:	f7fe ff2d 	bl	800084c <__aeabi_ddiv>
 80019f2:	4602      	mov	r2, r0
 80019f4:	460b      	mov	r3, r1
 80019f6:	4610      	mov	r0, r2
 80019f8:	4619      	mov	r1, r3
 80019fa:	f7ff f8d5 	bl	8000ba8 <__aeabi_d2f>
 80019fe:	4603      	mov	r3, r0
 8001a00:	613b      	str	r3, [r7, #16]

    // Calculate the travel distance
    float travelDistance = wheelRevolutions * wheelCircumference;
 8001a02:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a06:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a0e:	edc7 7a03 	vstr	s15, [r7, #12]

    return travelDistance; // Distance in cm
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	ee07 3a90 	vmov	s15, r3
}
 8001a18:	eeb0 0a67 	vmov.f32	s0, s15
 8001a1c:	3718      	adds	r7, #24
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	f3af 8000 	nop.w
 8001a28:	00000000 	.word	0x00000000
 8001a2c:	4074a000 	.word	0x4074a000
 8001a30:	433c7edd 	.word	0x433c7edd
 8001a34:	403e0000 	.word	0x403e0000

08001a38 <_write>:
int _write(int file, char *ptr, int len)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	60f8      	str	r0, [r7, #12]
 8001a40:	60b9      	str	r1, [r7, #8]
 8001a42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a44:	2300      	movs	r3, #0
 8001a46:	617b      	str	r3, [r7, #20]
 8001a48:	e009      	b.n	8001a5e <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	1c5a      	adds	r2, r3, #1
 8001a4e:	60ba      	str	r2, [r7, #8]
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	4618      	mov	r0, r3
 8001a54:	f7ff fa8e 	bl	8000f74 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	3301      	adds	r3, #1
 8001a5c:	617b      	str	r3, [r7, #20]
 8001a5e:	697a      	ldr	r2, [r7, #20]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	429a      	cmp	r2, r3
 8001a64:	dbf1      	blt.n	8001a4a <_write+0x12>
  }
  return len;
 8001a66:	687b      	ldr	r3, [r7, #4]
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3718      	adds	r7, #24
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a74:	b672      	cpsid	i
}
 8001a76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a78:	bf00      	nop
 8001a7a:	e7fd      	b.n	8001a78 <Error_Handler+0x8>

08001a7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a82:	2300      	movs	r3, #0
 8001a84:	607b      	str	r3, [r7, #4]
 8001a86:	4b10      	ldr	r3, [pc, #64]	@ (8001ac8 <HAL_MspInit+0x4c>)
 8001a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a8a:	4a0f      	ldr	r2, [pc, #60]	@ (8001ac8 <HAL_MspInit+0x4c>)
 8001a8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a90:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a92:	4b0d      	ldr	r3, [pc, #52]	@ (8001ac8 <HAL_MspInit+0x4c>)
 8001a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a9a:	607b      	str	r3, [r7, #4]
 8001a9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	603b      	str	r3, [r7, #0]
 8001aa2:	4b09      	ldr	r3, [pc, #36]	@ (8001ac8 <HAL_MspInit+0x4c>)
 8001aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aa6:	4a08      	ldr	r2, [pc, #32]	@ (8001ac8 <HAL_MspInit+0x4c>)
 8001aa8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001aac:	6413      	str	r3, [r2, #64]	@ 0x40
 8001aae:	4b06      	ldr	r3, [pc, #24]	@ (8001ac8 <HAL_MspInit+0x4c>)
 8001ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ab2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ab6:	603b      	str	r3, [r7, #0]
 8001ab8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001aba:	2007      	movs	r0, #7
 8001abc:	f000 fd1e 	bl	80024fc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ac0:	bf00      	nop
 8001ac2:	3708      	adds	r7, #8
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	40023800 	.word	0x40023800

08001acc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b08a      	sub	sp, #40	@ 0x28
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad4:	f107 0314 	add.w	r3, r7, #20
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	605a      	str	r2, [r3, #4]
 8001ade:	609a      	str	r2, [r3, #8]
 8001ae0:	60da      	str	r2, [r3, #12]
 8001ae2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a19      	ldr	r2, [pc, #100]	@ (8001b50 <HAL_I2C_MspInit+0x84>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d12c      	bne.n	8001b48 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	613b      	str	r3, [r7, #16]
 8001af2:	4b18      	ldr	r3, [pc, #96]	@ (8001b54 <HAL_I2C_MspInit+0x88>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af6:	4a17      	ldr	r2, [pc, #92]	@ (8001b54 <HAL_I2C_MspInit+0x88>)
 8001af8:	f043 0302 	orr.w	r3, r3, #2
 8001afc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001afe:	4b15      	ldr	r3, [pc, #84]	@ (8001b54 <HAL_I2C_MspInit+0x88>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b02:	f003 0302 	and.w	r3, r3, #2
 8001b06:	613b      	str	r3, [r7, #16]
 8001b08:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001b0a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001b0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b10:	2312      	movs	r3, #18
 8001b12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b14:	2301      	movs	r3, #1
 8001b16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b1c:	2304      	movs	r3, #4
 8001b1e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b20:	f107 0314 	add.w	r3, r7, #20
 8001b24:	4619      	mov	r1, r3
 8001b26:	480c      	ldr	r0, [pc, #48]	@ (8001b58 <HAL_I2C_MspInit+0x8c>)
 8001b28:	f000 fd2a 	bl	8002580 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	60fb      	str	r3, [r7, #12]
 8001b30:	4b08      	ldr	r3, [pc, #32]	@ (8001b54 <HAL_I2C_MspInit+0x88>)
 8001b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b34:	4a07      	ldr	r2, [pc, #28]	@ (8001b54 <HAL_I2C_MspInit+0x88>)
 8001b36:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b3c:	4b05      	ldr	r3, [pc, #20]	@ (8001b54 <HAL_I2C_MspInit+0x88>)
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b44:	60fb      	str	r3, [r7, #12]
 8001b46:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001b48:	bf00      	nop
 8001b4a:	3728      	adds	r7, #40	@ 0x28
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	40005400 	.word	0x40005400
 8001b54:	40023800 	.word	0x40023800
 8001b58:	40020400 	.word	0x40020400

08001b5c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b08e      	sub	sp, #56	@ 0x38
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b68:	2200      	movs	r2, #0
 8001b6a:	601a      	str	r2, [r3, #0]
 8001b6c:	605a      	str	r2, [r3, #4]
 8001b6e:	609a      	str	r2, [r3, #8]
 8001b70:	60da      	str	r2, [r3, #12]
 8001b72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b74:	f107 0314 	add.w	r3, r7, #20
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	605a      	str	r2, [r3, #4]
 8001b7e:	609a      	str	r2, [r3, #8]
 8001b80:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a31      	ldr	r2, [pc, #196]	@ (8001c4c <HAL_I2S_MspInit+0xf0>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d15a      	bne.n	8001c42 <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001b90:	23c0      	movs	r3, #192	@ 0xc0
 8001b92:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001b94:	2302      	movs	r3, #2
 8001b96:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b98:	f107 0314 	add.w	r3, r7, #20
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f004 fa55 	bl	800604c <HAL_RCCEx_PeriphCLKConfig>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001ba8:	f7ff ff62 	bl	8001a70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001bac:	2300      	movs	r3, #0
 8001bae:	613b      	str	r3, [r7, #16]
 8001bb0:	4b27      	ldr	r3, [pc, #156]	@ (8001c50 <HAL_I2S_MspInit+0xf4>)
 8001bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb4:	4a26      	ldr	r2, [pc, #152]	@ (8001c50 <HAL_I2S_MspInit+0xf4>)
 8001bb6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001bba:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bbc:	4b24      	ldr	r3, [pc, #144]	@ (8001c50 <HAL_I2S_MspInit+0xf4>)
 8001bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001bc4:	613b      	str	r3, [r7, #16]
 8001bc6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc8:	2300      	movs	r3, #0
 8001bca:	60fb      	str	r3, [r7, #12]
 8001bcc:	4b20      	ldr	r3, [pc, #128]	@ (8001c50 <HAL_I2S_MspInit+0xf4>)
 8001bce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd0:	4a1f      	ldr	r2, [pc, #124]	@ (8001c50 <HAL_I2S_MspInit+0xf4>)
 8001bd2:	f043 0301 	orr.w	r3, r3, #1
 8001bd6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bd8:	4b1d      	ldr	r3, [pc, #116]	@ (8001c50 <HAL_I2S_MspInit+0xf4>)
 8001bda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bdc:	f003 0301 	and.w	r3, r3, #1
 8001be0:	60fb      	str	r3, [r7, #12]
 8001be2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001be4:	2300      	movs	r3, #0
 8001be6:	60bb      	str	r3, [r7, #8]
 8001be8:	4b19      	ldr	r3, [pc, #100]	@ (8001c50 <HAL_I2S_MspInit+0xf4>)
 8001bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bec:	4a18      	ldr	r2, [pc, #96]	@ (8001c50 <HAL_I2S_MspInit+0xf4>)
 8001bee:	f043 0304 	orr.w	r3, r3, #4
 8001bf2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bf4:	4b16      	ldr	r3, [pc, #88]	@ (8001c50 <HAL_I2S_MspInit+0xf4>)
 8001bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf8:	f003 0304 	and.w	r3, r3, #4
 8001bfc:	60bb      	str	r3, [r7, #8]
 8001bfe:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001c00:	2310      	movs	r3, #16
 8001c02:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c04:	2302      	movs	r3, #2
 8001c06:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001c10:	2306      	movs	r3, #6
 8001c12:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001c14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c18:	4619      	mov	r1, r3
 8001c1a:	480e      	ldr	r0, [pc, #56]	@ (8001c54 <HAL_I2S_MspInit+0xf8>)
 8001c1c:	f000 fcb0 	bl	8002580 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001c20:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001c24:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c26:	2302      	movs	r3, #2
 8001c28:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001c32:	2306      	movs	r3, #6
 8001c34:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	4806      	ldr	r0, [pc, #24]	@ (8001c58 <HAL_I2S_MspInit+0xfc>)
 8001c3e:	f000 fc9f 	bl	8002580 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001c42:	bf00      	nop
 8001c44:	3738      	adds	r7, #56	@ 0x38
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	40003c00 	.word	0x40003c00
 8001c50:	40023800 	.word	0x40023800
 8001c54:	40020000 	.word	0x40020000
 8001c58:	40020800 	.word	0x40020800

08001c5c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b08a      	sub	sp, #40	@ 0x28
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c64:	f107 0314 	add.w	r3, r7, #20
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
 8001c6e:	609a      	str	r2, [r3, #8]
 8001c70:	60da      	str	r2, [r3, #12]
 8001c72:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a19      	ldr	r2, [pc, #100]	@ (8001ce0 <HAL_SPI_MspInit+0x84>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d12b      	bne.n	8001cd6 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c7e:	2300      	movs	r3, #0
 8001c80:	613b      	str	r3, [r7, #16]
 8001c82:	4b18      	ldr	r3, [pc, #96]	@ (8001ce4 <HAL_SPI_MspInit+0x88>)
 8001c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c86:	4a17      	ldr	r2, [pc, #92]	@ (8001ce4 <HAL_SPI_MspInit+0x88>)
 8001c88:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c8e:	4b15      	ldr	r3, [pc, #84]	@ (8001ce4 <HAL_SPI_MspInit+0x88>)
 8001c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c92:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c96:	613b      	str	r3, [r7, #16]
 8001c98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	60fb      	str	r3, [r7, #12]
 8001c9e:	4b11      	ldr	r3, [pc, #68]	@ (8001ce4 <HAL_SPI_MspInit+0x88>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca2:	4a10      	ldr	r2, [pc, #64]	@ (8001ce4 <HAL_SPI_MspInit+0x88>)
 8001ca4:	f043 0301 	orr.w	r3, r3, #1
 8001ca8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001caa:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce4 <HAL_SPI_MspInit+0x88>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001cb6:	23e0      	movs	r3, #224	@ 0xe0
 8001cb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cba:	2302      	movs	r3, #2
 8001cbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001cc6:	2305      	movs	r3, #5
 8001cc8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cca:	f107 0314 	add.w	r3, r7, #20
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4805      	ldr	r0, [pc, #20]	@ (8001ce8 <HAL_SPI_MspInit+0x8c>)
 8001cd2:	f000 fc55 	bl	8002580 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001cd6:	bf00      	nop
 8001cd8:	3728      	adds	r7, #40	@ 0x28
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	40013000 	.word	0x40013000
 8001ce4:	40023800 	.word	0x40023800
 8001ce8:	40020000 	.word	0x40020000

08001cec <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b08a      	sub	sp, #40	@ 0x28
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf4:	f107 0314 	add.w	r3, r7, #20
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
 8001cfc:	605a      	str	r2, [r3, #4]
 8001cfe:	609a      	str	r2, [r3, #8]
 8001d00:	60da      	str	r2, [r3, #12]
 8001d02:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a19      	ldr	r2, [pc, #100]	@ (8001d70 <HAL_TIM_Encoder_MspInit+0x84>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d12c      	bne.n	8001d68 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d0e:	2300      	movs	r3, #0
 8001d10:	613b      	str	r3, [r7, #16]
 8001d12:	4b18      	ldr	r3, [pc, #96]	@ (8001d74 <HAL_TIM_Encoder_MspInit+0x88>)
 8001d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d16:	4a17      	ldr	r2, [pc, #92]	@ (8001d74 <HAL_TIM_Encoder_MspInit+0x88>)
 8001d18:	f043 0301 	orr.w	r3, r3, #1
 8001d1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d1e:	4b15      	ldr	r3, [pc, #84]	@ (8001d74 <HAL_TIM_Encoder_MspInit+0x88>)
 8001d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d22:	f003 0301 	and.w	r3, r3, #1
 8001d26:	613b      	str	r3, [r7, #16]
 8001d28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	60fb      	str	r3, [r7, #12]
 8001d2e:	4b11      	ldr	r3, [pc, #68]	@ (8001d74 <HAL_TIM_Encoder_MspInit+0x88>)
 8001d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d32:	4a10      	ldr	r2, [pc, #64]	@ (8001d74 <HAL_TIM_Encoder_MspInit+0x88>)
 8001d34:	f043 0310 	orr.w	r3, r3, #16
 8001d38:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8001d74 <HAL_TIM_Encoder_MspInit+0x88>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3e:	f003 0310 	and.w	r3, r3, #16
 8001d42:	60fb      	str	r3, [r7, #12]
 8001d44:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 8001d46:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8001d4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d50:	2300      	movs	r3, #0
 8001d52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d54:	2303      	movs	r3, #3
 8001d56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d5c:	f107 0314 	add.w	r3, r7, #20
 8001d60:	4619      	mov	r1, r3
 8001d62:	4805      	ldr	r0, [pc, #20]	@ (8001d78 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001d64:	f000 fc0c 	bl	8002580 <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001d68:	bf00      	nop
 8001d6a:	3728      	adds	r7, #40	@ 0x28
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	40010000 	.word	0x40010000
 8001d74:	40023800 	.word	0x40023800
 8001d78:	40021000 	.word	0x40021000

08001d7c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b085      	sub	sp, #20
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a15      	ldr	r2, [pc, #84]	@ (8001de0 <HAL_TIM_Base_MspInit+0x64>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d10e      	bne.n	8001dac <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d8e:	2300      	movs	r3, #0
 8001d90:	60fb      	str	r3, [r7, #12]
 8001d92:	4b14      	ldr	r3, [pc, #80]	@ (8001de4 <HAL_TIM_Base_MspInit+0x68>)
 8001d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d96:	4a13      	ldr	r2, [pc, #76]	@ (8001de4 <HAL_TIM_Base_MspInit+0x68>)
 8001d98:	f043 0302 	orr.w	r3, r3, #2
 8001d9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d9e:	4b11      	ldr	r3, [pc, #68]	@ (8001de4 <HAL_TIM_Base_MspInit+0x68>)
 8001da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da2:	f003 0302 	and.w	r3, r3, #2
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM10_MspInit 1 */

    /* USER CODE END TIM10_MspInit 1 */
  }

}
 8001daa:	e012      	b.n	8001dd2 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM10)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a0d      	ldr	r2, [pc, #52]	@ (8001de8 <HAL_TIM_Base_MspInit+0x6c>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d10d      	bne.n	8001dd2 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001db6:	2300      	movs	r3, #0
 8001db8:	60bb      	str	r3, [r7, #8]
 8001dba:	4b0a      	ldr	r3, [pc, #40]	@ (8001de4 <HAL_TIM_Base_MspInit+0x68>)
 8001dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dbe:	4a09      	ldr	r2, [pc, #36]	@ (8001de4 <HAL_TIM_Base_MspInit+0x68>)
 8001dc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dc6:	4b07      	ldr	r3, [pc, #28]	@ (8001de4 <HAL_TIM_Base_MspInit+0x68>)
 8001dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dce:	60bb      	str	r3, [r7, #8]
 8001dd0:	68bb      	ldr	r3, [r7, #8]
}
 8001dd2:	bf00      	nop
 8001dd4:	3714      	adds	r7, #20
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	40000400 	.word	0x40000400
 8001de4:	40023800 	.word	0x40023800
 8001de8:	40014400 	.word	0x40014400

08001dec <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM9)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a0b      	ldr	r2, [pc, #44]	@ (8001e28 <HAL_TIM_PWM_MspInit+0x3c>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d10d      	bne.n	8001e1a <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM9_MspInit 0 */

    /* USER CODE END TIM9_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001dfe:	2300      	movs	r3, #0
 8001e00:	60fb      	str	r3, [r7, #12]
 8001e02:	4b0a      	ldr	r3, [pc, #40]	@ (8001e2c <HAL_TIM_PWM_MspInit+0x40>)
 8001e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e06:	4a09      	ldr	r2, [pc, #36]	@ (8001e2c <HAL_TIM_PWM_MspInit+0x40>)
 8001e08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e0e:	4b07      	ldr	r3, [pc, #28]	@ (8001e2c <HAL_TIM_PWM_MspInit+0x40>)
 8001e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e16:	60fb      	str	r3, [r7, #12]
 8001e18:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM9_MspInit 1 */

  }

}
 8001e1a:	bf00      	nop
 8001e1c:	3714      	adds	r7, #20
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop
 8001e28:	40014000 	.word	0x40014000
 8001e2c:	40023800 	.word	0x40023800

08001e30 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b08a      	sub	sp, #40	@ 0x28
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e38:	f107 0314 	add.w	r3, r7, #20
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]
 8001e40:	605a      	str	r2, [r3, #4]
 8001e42:	609a      	str	r2, [r3, #8]
 8001e44:	60da      	str	r2, [r3, #12]
 8001e46:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM9)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a24      	ldr	r2, [pc, #144]	@ (8001ee0 <HAL_TIM_MspPostInit+0xb0>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d11e      	bne.n	8001e90 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM9_MspPostInit 0 */

    /* USER CODE END TIM9_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e52:	2300      	movs	r3, #0
 8001e54:	613b      	str	r3, [r7, #16]
 8001e56:	4b23      	ldr	r3, [pc, #140]	@ (8001ee4 <HAL_TIM_MspPostInit+0xb4>)
 8001e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5a:	4a22      	ldr	r2, [pc, #136]	@ (8001ee4 <HAL_TIM_MspPostInit+0xb4>)
 8001e5c:	f043 0310 	orr.w	r3, r3, #16
 8001e60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e62:	4b20      	ldr	r3, [pc, #128]	@ (8001ee4 <HAL_TIM_MspPostInit+0xb4>)
 8001e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e66:	f003 0310 	and.w	r3, r3, #16
 8001e6a:	613b      	str	r3, [r7, #16]
 8001e6c:	693b      	ldr	r3, [r7, #16]
    /**TIM9 GPIO Configuration
    PE5     ------> TIM9_CH1
    PE6     ------> TIM9_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001e6e:	2360      	movs	r3, #96	@ 0x60
 8001e70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e72:	2302      	movs	r3, #2
 8001e74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e76:	2300      	movs	r3, #0
 8001e78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e82:	f107 0314 	add.w	r3, r7, #20
 8001e86:	4619      	mov	r1, r3
 8001e88:	4817      	ldr	r0, [pc, #92]	@ (8001ee8 <HAL_TIM_MspPostInit+0xb8>)
 8001e8a:	f000 fb79 	bl	8002580 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM10_MspPostInit 1 */

    /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8001e8e:	e023      	b.n	8001ed8 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM10)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a15      	ldr	r2, [pc, #84]	@ (8001eec <HAL_TIM_MspPostInit+0xbc>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d11e      	bne.n	8001ed8 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	4b11      	ldr	r3, [pc, #68]	@ (8001ee4 <HAL_TIM_MspPostInit+0xb4>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea2:	4a10      	ldr	r2, [pc, #64]	@ (8001ee4 <HAL_TIM_MspPostInit+0xb4>)
 8001ea4:	f043 0302 	orr.w	r3, r3, #2
 8001ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eaa:	4b0e      	ldr	r3, [pc, #56]	@ (8001ee4 <HAL_TIM_MspPostInit+0xb4>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eae:	f003 0302 	and.w	r3, r3, #2
 8001eb2:	60fb      	str	r3, [r7, #12]
 8001eb4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001eb6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001eba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ecc:	f107 0314 	add.w	r3, r7, #20
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4807      	ldr	r0, [pc, #28]	@ (8001ef0 <HAL_TIM_MspPostInit+0xc0>)
 8001ed4:	f000 fb54 	bl	8002580 <HAL_GPIO_Init>
}
 8001ed8:	bf00      	nop
 8001eda:	3728      	adds	r7, #40	@ 0x28
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	40014000 	.word	0x40014000
 8001ee4:	40023800 	.word	0x40023800
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	40014400 	.word	0x40014400
 8001ef0:	40020400 	.word	0x40020400

08001ef4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b08c      	sub	sp, #48	@ 0x30
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001efc:	f107 031c 	add.w	r3, r7, #28
 8001f00:	2200      	movs	r2, #0
 8001f02:	601a      	str	r2, [r3, #0]
 8001f04:	605a      	str	r2, [r3, #4]
 8001f06:	609a      	str	r2, [r3, #8]
 8001f08:	60da      	str	r2, [r3, #12]
 8001f0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a32      	ldr	r2, [pc, #200]	@ (8001fdc <HAL_UART_MspInit+0xe8>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d12c      	bne.n	8001f70 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f16:	2300      	movs	r3, #0
 8001f18:	61bb      	str	r3, [r7, #24]
 8001f1a:	4b31      	ldr	r3, [pc, #196]	@ (8001fe0 <HAL_UART_MspInit+0xec>)
 8001f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1e:	4a30      	ldr	r2, [pc, #192]	@ (8001fe0 <HAL_UART_MspInit+0xec>)
 8001f20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f24:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f26:	4b2e      	ldr	r3, [pc, #184]	@ (8001fe0 <HAL_UART_MspInit+0xec>)
 8001f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f2e:	61bb      	str	r3, [r7, #24]
 8001f30:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f32:	2300      	movs	r3, #0
 8001f34:	617b      	str	r3, [r7, #20]
 8001f36:	4b2a      	ldr	r3, [pc, #168]	@ (8001fe0 <HAL_UART_MspInit+0xec>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3a:	4a29      	ldr	r2, [pc, #164]	@ (8001fe0 <HAL_UART_MspInit+0xec>)
 8001f3c:	f043 0301 	orr.w	r3, r3, #1
 8001f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f42:	4b27      	ldr	r3, [pc, #156]	@ (8001fe0 <HAL_UART_MspInit+0xec>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f46:	f003 0301 	and.w	r3, r3, #1
 8001f4a:	617b      	str	r3, [r7, #20]
 8001f4c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f4e:	230c      	movs	r3, #12
 8001f50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f52:	2302      	movs	r3, #2
 8001f54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f56:	2300      	movs	r3, #0
 8001f58:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f5e:	2307      	movs	r3, #7
 8001f60:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f62:	f107 031c 	add.w	r3, r7, #28
 8001f66:	4619      	mov	r1, r3
 8001f68:	481e      	ldr	r0, [pc, #120]	@ (8001fe4 <HAL_UART_MspInit+0xf0>)
 8001f6a:	f000 fb09 	bl	8002580 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001f6e:	e031      	b.n	8001fd4 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a1c      	ldr	r2, [pc, #112]	@ (8001fe8 <HAL_UART_MspInit+0xf4>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d12c      	bne.n	8001fd4 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	613b      	str	r3, [r7, #16]
 8001f7e:	4b18      	ldr	r3, [pc, #96]	@ (8001fe0 <HAL_UART_MspInit+0xec>)
 8001f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f82:	4a17      	ldr	r2, [pc, #92]	@ (8001fe0 <HAL_UART_MspInit+0xec>)
 8001f84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f88:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f8a:	4b15      	ldr	r3, [pc, #84]	@ (8001fe0 <HAL_UART_MspInit+0xec>)
 8001f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f92:	613b      	str	r3, [r7, #16]
 8001f94:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f96:	2300      	movs	r3, #0
 8001f98:	60fb      	str	r3, [r7, #12]
 8001f9a:	4b11      	ldr	r3, [pc, #68]	@ (8001fe0 <HAL_UART_MspInit+0xec>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9e:	4a10      	ldr	r2, [pc, #64]	@ (8001fe0 <HAL_UART_MspInit+0xec>)
 8001fa0:	f043 0308 	orr.w	r3, r3, #8
 8001fa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fa6:	4b0e      	ldr	r3, [pc, #56]	@ (8001fe0 <HAL_UART_MspInit+0xec>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001faa:	f003 0308 	and.w	r3, r3, #8
 8001fae:	60fb      	str	r3, [r7, #12]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001fb2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fb8:	2312      	movs	r3, #18
 8001fba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001fc4:	2307      	movs	r3, #7
 8001fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fc8:	f107 031c 	add.w	r3, r7, #28
 8001fcc:	4619      	mov	r1, r3
 8001fce:	4807      	ldr	r0, [pc, #28]	@ (8001fec <HAL_UART_MspInit+0xf8>)
 8001fd0:	f000 fad6 	bl	8002580 <HAL_GPIO_Init>
}
 8001fd4:	bf00      	nop
 8001fd6:	3730      	adds	r7, #48	@ 0x30
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	40004400 	.word	0x40004400
 8001fe0:	40023800 	.word	0x40023800
 8001fe4:	40020000 	.word	0x40020000
 8001fe8:	40004800 	.word	0x40004800
 8001fec:	40020c00 	.word	0x40020c00

08001ff0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ff4:	bf00      	nop
 8001ff6:	e7fd      	b.n	8001ff4 <NMI_Handler+0x4>

08001ff8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ffc:	bf00      	nop
 8001ffe:	e7fd      	b.n	8001ffc <HardFault_Handler+0x4>

08002000 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002004:	bf00      	nop
 8002006:	e7fd      	b.n	8002004 <MemManage_Handler+0x4>

08002008 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800200c:	bf00      	nop
 800200e:	e7fd      	b.n	800200c <BusFault_Handler+0x4>

08002010 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002014:	bf00      	nop
 8002016:	e7fd      	b.n	8002014 <UsageFault_Handler+0x4>

08002018 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800201c:	bf00      	nop
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr

08002026 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002026:	b480      	push	{r7}
 8002028:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800202a:	bf00      	nop
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002038:	bf00      	nop
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr

08002042 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002042:	b580      	push	{r7, lr}
 8002044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002046:	f000 f945 	bl	80022d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800204a:	bf00      	nop
 800204c:	bd80      	pop	{r7, pc}
	...

08002050 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002054:	4802      	ldr	r0, [pc, #8]	@ (8002060 <OTG_FS_IRQHandler+0x10>)
 8002056:	f000 ff29 	bl	8002eac <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800205a:	bf00      	nop
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	200008a4 	.word	0x200008a4

08002064 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  return 1;
 8002068:	2301      	movs	r3, #1
}
 800206a:	4618      	mov	r0, r3
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <_kill>:

int _kill(int pid, int sig)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800207e:	f00a f86d 	bl	800c15c <__errno>
 8002082:	4603      	mov	r3, r0
 8002084:	2216      	movs	r2, #22
 8002086:	601a      	str	r2, [r3, #0]
  return -1;
 8002088:	f04f 33ff 	mov.w	r3, #4294967295
}
 800208c:	4618      	mov	r0, r3
 800208e:	3708      	adds	r7, #8
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <_exit>:

void _exit (int status)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800209c:	f04f 31ff 	mov.w	r1, #4294967295
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f7ff ffe7 	bl	8002074 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020a6:	bf00      	nop
 80020a8:	e7fd      	b.n	80020a6 <_exit+0x12>

080020aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020aa:	b580      	push	{r7, lr}
 80020ac:	b086      	sub	sp, #24
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	60f8      	str	r0, [r7, #12]
 80020b2:	60b9      	str	r1, [r7, #8]
 80020b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020b6:	2300      	movs	r3, #0
 80020b8:	617b      	str	r3, [r7, #20]
 80020ba:	e00a      	b.n	80020d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020bc:	f3af 8000 	nop.w
 80020c0:	4601      	mov	r1, r0
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	1c5a      	adds	r2, r3, #1
 80020c6:	60ba      	str	r2, [r7, #8]
 80020c8:	b2ca      	uxtb	r2, r1
 80020ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	3301      	adds	r3, #1
 80020d0:	617b      	str	r3, [r7, #20]
 80020d2:	697a      	ldr	r2, [r7, #20]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	429a      	cmp	r2, r3
 80020d8:	dbf0      	blt.n	80020bc <_read+0x12>
  }

  return len;
 80020da:	687b      	ldr	r3, [r7, #4]
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3718      	adds	r7, #24
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}

080020e4 <_close>:
  }
  return len;
}

int _close(int file)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	370c      	adds	r7, #12
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr

080020fc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800210c:	605a      	str	r2, [r3, #4]
  return 0;
 800210e:	2300      	movs	r3, #0
}
 8002110:	4618      	mov	r0, r3
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <_isatty>:

int _isatty(int file)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002124:	2301      	movs	r3, #1
}
 8002126:	4618      	mov	r0, r3
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr

08002132 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002132:	b480      	push	{r7}
 8002134:	b085      	sub	sp, #20
 8002136:	af00      	add	r7, sp, #0
 8002138:	60f8      	str	r0, [r7, #12]
 800213a:	60b9      	str	r1, [r7, #8]
 800213c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800213e:	2300      	movs	r3, #0
}
 8002140:	4618      	mov	r0, r3
 8002142:	3714      	adds	r7, #20
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b086      	sub	sp, #24
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002154:	4a14      	ldr	r2, [pc, #80]	@ (80021a8 <_sbrk+0x5c>)
 8002156:	4b15      	ldr	r3, [pc, #84]	@ (80021ac <_sbrk+0x60>)
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002160:	4b13      	ldr	r3, [pc, #76]	@ (80021b0 <_sbrk+0x64>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d102      	bne.n	800216e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002168:	4b11      	ldr	r3, [pc, #68]	@ (80021b0 <_sbrk+0x64>)
 800216a:	4a12      	ldr	r2, [pc, #72]	@ (80021b4 <_sbrk+0x68>)
 800216c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800216e:	4b10      	ldr	r3, [pc, #64]	@ (80021b0 <_sbrk+0x64>)
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4413      	add	r3, r2
 8002176:	693a      	ldr	r2, [r7, #16]
 8002178:	429a      	cmp	r2, r3
 800217a:	d207      	bcs.n	800218c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800217c:	f009 ffee 	bl	800c15c <__errno>
 8002180:	4603      	mov	r3, r0
 8002182:	220c      	movs	r2, #12
 8002184:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002186:	f04f 33ff 	mov.w	r3, #4294967295
 800218a:	e009      	b.n	80021a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800218c:	4b08      	ldr	r3, [pc, #32]	@ (80021b0 <_sbrk+0x64>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002192:	4b07      	ldr	r3, [pc, #28]	@ (80021b0 <_sbrk+0x64>)
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4413      	add	r3, r2
 800219a:	4a05      	ldr	r2, [pc, #20]	@ (80021b0 <_sbrk+0x64>)
 800219c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800219e:	68fb      	ldr	r3, [r7, #12]
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3718      	adds	r7, #24
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	20020000 	.word	0x20020000
 80021ac:	00000400 	.word	0x00000400
 80021b0:	200004c0 	.word	0x200004c0
 80021b4:	20000dd0 	.word	0x20000dd0

080021b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021bc:	4b06      	ldr	r3, [pc, #24]	@ (80021d8 <SystemInit+0x20>)
 80021be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021c2:	4a05      	ldr	r2, [pc, #20]	@ (80021d8 <SystemInit+0x20>)
 80021c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021cc:	bf00      	nop
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	e000ed00 	.word	0xe000ed00

080021dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80021dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002214 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80021e0:	f7ff ffea 	bl	80021b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021e4:	480c      	ldr	r0, [pc, #48]	@ (8002218 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021e6:	490d      	ldr	r1, [pc, #52]	@ (800221c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021e8:	4a0d      	ldr	r2, [pc, #52]	@ (8002220 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021ec:	e002      	b.n	80021f4 <LoopCopyDataInit>

080021ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021f2:	3304      	adds	r3, #4

080021f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021f8:	d3f9      	bcc.n	80021ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002224 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021fc:	4c0a      	ldr	r4, [pc, #40]	@ (8002228 <LoopFillZerobss+0x22>)
  movs r3, #0
 80021fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002200:	e001      	b.n	8002206 <LoopFillZerobss>

08002202 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002202:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002204:	3204      	adds	r2, #4

08002206 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002206:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002208:	d3fb      	bcc.n	8002202 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800220a:	f009 ffad 	bl	800c168 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800220e:	f7fe fed9 	bl	8000fc4 <main>
  bx  lr    
 8002212:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002214:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002218:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800221c:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8002220:	0800e16c 	.word	0x0800e16c
  ldr r2, =_sbss
 8002224:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8002228:	20000dd0 	.word	0x20000dd0

0800222c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800222c:	e7fe      	b.n	800222c <ADC_IRQHandler>
	...

08002230 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002234:	4b0e      	ldr	r3, [pc, #56]	@ (8002270 <HAL_Init+0x40>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a0d      	ldr	r2, [pc, #52]	@ (8002270 <HAL_Init+0x40>)
 800223a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800223e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002240:	4b0b      	ldr	r3, [pc, #44]	@ (8002270 <HAL_Init+0x40>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a0a      	ldr	r2, [pc, #40]	@ (8002270 <HAL_Init+0x40>)
 8002246:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800224a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800224c:	4b08      	ldr	r3, [pc, #32]	@ (8002270 <HAL_Init+0x40>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a07      	ldr	r2, [pc, #28]	@ (8002270 <HAL_Init+0x40>)
 8002252:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002256:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002258:	2003      	movs	r0, #3
 800225a:	f000 f94f 	bl	80024fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800225e:	2000      	movs	r0, #0
 8002260:	f000 f808 	bl	8002274 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002264:	f7ff fc0a 	bl	8001a7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002268:	2300      	movs	r3, #0
}
 800226a:	4618      	mov	r0, r3
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	40023c00 	.word	0x40023c00

08002274 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b082      	sub	sp, #8
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800227c:	4b12      	ldr	r3, [pc, #72]	@ (80022c8 <HAL_InitTick+0x54>)
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	4b12      	ldr	r3, [pc, #72]	@ (80022cc <HAL_InitTick+0x58>)
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	4619      	mov	r1, r3
 8002286:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800228a:	fbb3 f3f1 	udiv	r3, r3, r1
 800228e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002292:	4618      	mov	r0, r3
 8002294:	f000 f967 	bl	8002566 <HAL_SYSTICK_Config>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d001      	beq.n	80022a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e00e      	b.n	80022c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2b0f      	cmp	r3, #15
 80022a6:	d80a      	bhi.n	80022be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022a8:	2200      	movs	r2, #0
 80022aa:	6879      	ldr	r1, [r7, #4]
 80022ac:	f04f 30ff 	mov.w	r0, #4294967295
 80022b0:	f000 f92f 	bl	8002512 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022b4:	4a06      	ldr	r2, [pc, #24]	@ (80022d0 <HAL_InitTick+0x5c>)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022ba:	2300      	movs	r3, #0
 80022bc:	e000      	b.n	80022c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3708      	adds	r7, #8
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	20000004 	.word	0x20000004
 80022cc:	2000000c 	.word	0x2000000c
 80022d0:	20000008 	.word	0x20000008

080022d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022d8:	4b06      	ldr	r3, [pc, #24]	@ (80022f4 <HAL_IncTick+0x20>)
 80022da:	781b      	ldrb	r3, [r3, #0]
 80022dc:	461a      	mov	r2, r3
 80022de:	4b06      	ldr	r3, [pc, #24]	@ (80022f8 <HAL_IncTick+0x24>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4413      	add	r3, r2
 80022e4:	4a04      	ldr	r2, [pc, #16]	@ (80022f8 <HAL_IncTick+0x24>)
 80022e6:	6013      	str	r3, [r2, #0]
}
 80022e8:	bf00      	nop
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	2000000c 	.word	0x2000000c
 80022f8:	200004c4 	.word	0x200004c4

080022fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002300:	4b03      	ldr	r3, [pc, #12]	@ (8002310 <HAL_GetTick+0x14>)
 8002302:	681b      	ldr	r3, [r3, #0]
}
 8002304:	4618      	mov	r0, r3
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	200004c4 	.word	0x200004c4

08002314 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800231c:	f7ff ffee 	bl	80022fc <HAL_GetTick>
 8002320:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800232c:	d005      	beq.n	800233a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800232e:	4b0a      	ldr	r3, [pc, #40]	@ (8002358 <HAL_Delay+0x44>)
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	461a      	mov	r2, r3
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	4413      	add	r3, r2
 8002338:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800233a:	bf00      	nop
 800233c:	f7ff ffde 	bl	80022fc <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	68fa      	ldr	r2, [r7, #12]
 8002348:	429a      	cmp	r2, r3
 800234a:	d8f7      	bhi.n	800233c <HAL_Delay+0x28>
  {
  }
}
 800234c:	bf00      	nop
 800234e:	bf00      	nop
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	2000000c 	.word	0x2000000c

0800235c <__NVIC_SetPriorityGrouping>:
{
 800235c:	b480      	push	{r7}
 800235e:	b085      	sub	sp, #20
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f003 0307 	and.w	r3, r3, #7
 800236a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800236c:	4b0c      	ldr	r3, [pc, #48]	@ (80023a0 <__NVIC_SetPriorityGrouping+0x44>)
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002372:	68ba      	ldr	r2, [r7, #8]
 8002374:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002378:	4013      	ands	r3, r2
 800237a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002384:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002388:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800238c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800238e:	4a04      	ldr	r2, [pc, #16]	@ (80023a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	60d3      	str	r3, [r2, #12]
}
 8002394:	bf00      	nop
 8002396:	3714      	adds	r7, #20
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr
 80023a0:	e000ed00 	.word	0xe000ed00

080023a4 <__NVIC_GetPriorityGrouping>:
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023a8:	4b04      	ldr	r3, [pc, #16]	@ (80023bc <__NVIC_GetPriorityGrouping+0x18>)
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	0a1b      	lsrs	r3, r3, #8
 80023ae:	f003 0307 	and.w	r3, r3, #7
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr
 80023bc:	e000ed00 	.word	0xe000ed00

080023c0 <__NVIC_EnableIRQ>:
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	4603      	mov	r3, r0
 80023c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	db0b      	blt.n	80023ea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023d2:	79fb      	ldrb	r3, [r7, #7]
 80023d4:	f003 021f 	and.w	r2, r3, #31
 80023d8:	4907      	ldr	r1, [pc, #28]	@ (80023f8 <__NVIC_EnableIRQ+0x38>)
 80023da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023de:	095b      	lsrs	r3, r3, #5
 80023e0:	2001      	movs	r0, #1
 80023e2:	fa00 f202 	lsl.w	r2, r0, r2
 80023e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80023ea:	bf00      	nop
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	e000e100 	.word	0xe000e100

080023fc <__NVIC_SetPriority>:
{
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	4603      	mov	r3, r0
 8002404:	6039      	str	r1, [r7, #0]
 8002406:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002408:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800240c:	2b00      	cmp	r3, #0
 800240e:	db0a      	blt.n	8002426 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	b2da      	uxtb	r2, r3
 8002414:	490c      	ldr	r1, [pc, #48]	@ (8002448 <__NVIC_SetPriority+0x4c>)
 8002416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800241a:	0112      	lsls	r2, r2, #4
 800241c:	b2d2      	uxtb	r2, r2
 800241e:	440b      	add	r3, r1
 8002420:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002424:	e00a      	b.n	800243c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	b2da      	uxtb	r2, r3
 800242a:	4908      	ldr	r1, [pc, #32]	@ (800244c <__NVIC_SetPriority+0x50>)
 800242c:	79fb      	ldrb	r3, [r7, #7]
 800242e:	f003 030f 	and.w	r3, r3, #15
 8002432:	3b04      	subs	r3, #4
 8002434:	0112      	lsls	r2, r2, #4
 8002436:	b2d2      	uxtb	r2, r2
 8002438:	440b      	add	r3, r1
 800243a:	761a      	strb	r2, [r3, #24]
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr
 8002448:	e000e100 	.word	0xe000e100
 800244c:	e000ed00 	.word	0xe000ed00

08002450 <NVIC_EncodePriority>:
{
 8002450:	b480      	push	{r7}
 8002452:	b089      	sub	sp, #36	@ 0x24
 8002454:	af00      	add	r7, sp, #0
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	60b9      	str	r1, [r7, #8]
 800245a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	f003 0307 	and.w	r3, r3, #7
 8002462:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002464:	69fb      	ldr	r3, [r7, #28]
 8002466:	f1c3 0307 	rsb	r3, r3, #7
 800246a:	2b04      	cmp	r3, #4
 800246c:	bf28      	it	cs
 800246e:	2304      	movcs	r3, #4
 8002470:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	3304      	adds	r3, #4
 8002476:	2b06      	cmp	r3, #6
 8002478:	d902      	bls.n	8002480 <NVIC_EncodePriority+0x30>
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	3b03      	subs	r3, #3
 800247e:	e000      	b.n	8002482 <NVIC_EncodePriority+0x32>
 8002480:	2300      	movs	r3, #0
 8002482:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002484:	f04f 32ff 	mov.w	r2, #4294967295
 8002488:	69bb      	ldr	r3, [r7, #24]
 800248a:	fa02 f303 	lsl.w	r3, r2, r3
 800248e:	43da      	mvns	r2, r3
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	401a      	ands	r2, r3
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002498:	f04f 31ff 	mov.w	r1, #4294967295
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	fa01 f303 	lsl.w	r3, r1, r3
 80024a2:	43d9      	mvns	r1, r3
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024a8:	4313      	orrs	r3, r2
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3724      	adds	r7, #36	@ 0x24
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
	...

080024b8 <SysTick_Config>:
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	3b01      	subs	r3, #1
 80024c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024c8:	d301      	bcc.n	80024ce <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80024ca:	2301      	movs	r3, #1
 80024cc:	e00f      	b.n	80024ee <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024ce:	4a0a      	ldr	r2, [pc, #40]	@ (80024f8 <SysTick_Config+0x40>)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	3b01      	subs	r3, #1
 80024d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024d6:	210f      	movs	r1, #15
 80024d8:	f04f 30ff 	mov.w	r0, #4294967295
 80024dc:	f7ff ff8e 	bl	80023fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024e0:	4b05      	ldr	r3, [pc, #20]	@ (80024f8 <SysTick_Config+0x40>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024e6:	4b04      	ldr	r3, [pc, #16]	@ (80024f8 <SysTick_Config+0x40>)
 80024e8:	2207      	movs	r2, #7
 80024ea:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80024ec:	2300      	movs	r3, #0
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	e000e010 	.word	0xe000e010

080024fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	f7ff ff29 	bl	800235c <__NVIC_SetPriorityGrouping>
}
 800250a:	bf00      	nop
 800250c:	3708      	adds	r7, #8
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}

08002512 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002512:	b580      	push	{r7, lr}
 8002514:	b086      	sub	sp, #24
 8002516:	af00      	add	r7, sp, #0
 8002518:	4603      	mov	r3, r0
 800251a:	60b9      	str	r1, [r7, #8]
 800251c:	607a      	str	r2, [r7, #4]
 800251e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002520:	2300      	movs	r3, #0
 8002522:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002524:	f7ff ff3e 	bl	80023a4 <__NVIC_GetPriorityGrouping>
 8002528:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	68b9      	ldr	r1, [r7, #8]
 800252e:	6978      	ldr	r0, [r7, #20]
 8002530:	f7ff ff8e 	bl	8002450 <NVIC_EncodePriority>
 8002534:	4602      	mov	r2, r0
 8002536:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800253a:	4611      	mov	r1, r2
 800253c:	4618      	mov	r0, r3
 800253e:	f7ff ff5d 	bl	80023fc <__NVIC_SetPriority>
}
 8002542:	bf00      	nop
 8002544:	3718      	adds	r7, #24
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}

0800254a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800254a:	b580      	push	{r7, lr}
 800254c:	b082      	sub	sp, #8
 800254e:	af00      	add	r7, sp, #0
 8002550:	4603      	mov	r3, r0
 8002552:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002554:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002558:	4618      	mov	r0, r3
 800255a:	f7ff ff31 	bl	80023c0 <__NVIC_EnableIRQ>
}
 800255e:	bf00      	nop
 8002560:	3708      	adds	r7, #8
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}

08002566 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002566:	b580      	push	{r7, lr}
 8002568:	b082      	sub	sp, #8
 800256a:	af00      	add	r7, sp, #0
 800256c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f7ff ffa2 	bl	80024b8 <SysTick_Config>
 8002574:	4603      	mov	r3, r0
}
 8002576:	4618      	mov	r0, r3
 8002578:	3708      	adds	r7, #8
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
	...

08002580 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002580:	b480      	push	{r7}
 8002582:	b089      	sub	sp, #36	@ 0x24
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800258a:	2300      	movs	r3, #0
 800258c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800258e:	2300      	movs	r3, #0
 8002590:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002592:	2300      	movs	r3, #0
 8002594:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002596:	2300      	movs	r3, #0
 8002598:	61fb      	str	r3, [r7, #28]
 800259a:	e16b      	b.n	8002874 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800259c:	2201      	movs	r2, #1
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	697a      	ldr	r2, [r7, #20]
 80025ac:	4013      	ands	r3, r2
 80025ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025b0:	693a      	ldr	r2, [r7, #16]
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	f040 815a 	bne.w	800286e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f003 0303 	and.w	r3, r3, #3
 80025c2:	2b01      	cmp	r3, #1
 80025c4:	d005      	beq.n	80025d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d130      	bne.n	8002634 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	005b      	lsls	r3, r3, #1
 80025dc:	2203      	movs	r2, #3
 80025de:	fa02 f303 	lsl.w	r3, r2, r3
 80025e2:	43db      	mvns	r3, r3
 80025e4:	69ba      	ldr	r2, [r7, #24]
 80025e6:	4013      	ands	r3, r2
 80025e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	68da      	ldr	r2, [r3, #12]
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	005b      	lsls	r3, r3, #1
 80025f2:	fa02 f303 	lsl.w	r3, r2, r3
 80025f6:	69ba      	ldr	r2, [r7, #24]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	69ba      	ldr	r2, [r7, #24]
 8002600:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002608:	2201      	movs	r2, #1
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	fa02 f303 	lsl.w	r3, r2, r3
 8002610:	43db      	mvns	r3, r3
 8002612:	69ba      	ldr	r2, [r7, #24]
 8002614:	4013      	ands	r3, r2
 8002616:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	091b      	lsrs	r3, r3, #4
 800261e:	f003 0201 	and.w	r2, r3, #1
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	fa02 f303 	lsl.w	r3, r2, r3
 8002628:	69ba      	ldr	r2, [r7, #24]
 800262a:	4313      	orrs	r3, r2
 800262c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	69ba      	ldr	r2, [r7, #24]
 8002632:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f003 0303 	and.w	r3, r3, #3
 800263c:	2b03      	cmp	r3, #3
 800263e:	d017      	beq.n	8002670 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	2203      	movs	r2, #3
 800264c:	fa02 f303 	lsl.w	r3, r2, r3
 8002650:	43db      	mvns	r3, r3
 8002652:	69ba      	ldr	r2, [r7, #24]
 8002654:	4013      	ands	r3, r2
 8002656:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	689a      	ldr	r2, [r3, #8]
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	005b      	lsls	r3, r3, #1
 8002660:	fa02 f303 	lsl.w	r3, r2, r3
 8002664:	69ba      	ldr	r2, [r7, #24]
 8002666:	4313      	orrs	r3, r2
 8002668:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f003 0303 	and.w	r3, r3, #3
 8002678:	2b02      	cmp	r3, #2
 800267a:	d123      	bne.n	80026c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	08da      	lsrs	r2, r3, #3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	3208      	adds	r2, #8
 8002684:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002688:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	f003 0307 	and.w	r3, r3, #7
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	220f      	movs	r2, #15
 8002694:	fa02 f303 	lsl.w	r3, r2, r3
 8002698:	43db      	mvns	r3, r3
 800269a:	69ba      	ldr	r2, [r7, #24]
 800269c:	4013      	ands	r3, r2
 800269e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	691a      	ldr	r2, [r3, #16]
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	f003 0307 	and.w	r3, r3, #7
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	08da      	lsrs	r2, r3, #3
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	3208      	adds	r2, #8
 80026be:	69b9      	ldr	r1, [r7, #24]
 80026c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	005b      	lsls	r3, r3, #1
 80026ce:	2203      	movs	r2, #3
 80026d0:	fa02 f303 	lsl.w	r3, r2, r3
 80026d4:	43db      	mvns	r3, r3
 80026d6:	69ba      	ldr	r2, [r7, #24]
 80026d8:	4013      	ands	r3, r2
 80026da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	f003 0203 	and.w	r2, r3, #3
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	69ba      	ldr	r2, [r7, #24]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	69ba      	ldr	r2, [r7, #24]
 80026f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002700:	2b00      	cmp	r3, #0
 8002702:	f000 80b4 	beq.w	800286e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002706:	2300      	movs	r3, #0
 8002708:	60fb      	str	r3, [r7, #12]
 800270a:	4b60      	ldr	r3, [pc, #384]	@ (800288c <HAL_GPIO_Init+0x30c>)
 800270c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800270e:	4a5f      	ldr	r2, [pc, #380]	@ (800288c <HAL_GPIO_Init+0x30c>)
 8002710:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002714:	6453      	str	r3, [r2, #68]	@ 0x44
 8002716:	4b5d      	ldr	r3, [pc, #372]	@ (800288c <HAL_GPIO_Init+0x30c>)
 8002718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800271a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800271e:	60fb      	str	r3, [r7, #12]
 8002720:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002722:	4a5b      	ldr	r2, [pc, #364]	@ (8002890 <HAL_GPIO_Init+0x310>)
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	089b      	lsrs	r3, r3, #2
 8002728:	3302      	adds	r3, #2
 800272a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800272e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	f003 0303 	and.w	r3, r3, #3
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	220f      	movs	r2, #15
 800273a:	fa02 f303 	lsl.w	r3, r2, r3
 800273e:	43db      	mvns	r3, r3
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	4013      	ands	r3, r2
 8002744:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4a52      	ldr	r2, [pc, #328]	@ (8002894 <HAL_GPIO_Init+0x314>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d02b      	beq.n	80027a6 <HAL_GPIO_Init+0x226>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4a51      	ldr	r2, [pc, #324]	@ (8002898 <HAL_GPIO_Init+0x318>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d025      	beq.n	80027a2 <HAL_GPIO_Init+0x222>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	4a50      	ldr	r2, [pc, #320]	@ (800289c <HAL_GPIO_Init+0x31c>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d01f      	beq.n	800279e <HAL_GPIO_Init+0x21e>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	4a4f      	ldr	r2, [pc, #316]	@ (80028a0 <HAL_GPIO_Init+0x320>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d019      	beq.n	800279a <HAL_GPIO_Init+0x21a>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4a4e      	ldr	r2, [pc, #312]	@ (80028a4 <HAL_GPIO_Init+0x324>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d013      	beq.n	8002796 <HAL_GPIO_Init+0x216>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4a4d      	ldr	r2, [pc, #308]	@ (80028a8 <HAL_GPIO_Init+0x328>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d00d      	beq.n	8002792 <HAL_GPIO_Init+0x212>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4a4c      	ldr	r2, [pc, #304]	@ (80028ac <HAL_GPIO_Init+0x32c>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d007      	beq.n	800278e <HAL_GPIO_Init+0x20e>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4a4b      	ldr	r2, [pc, #300]	@ (80028b0 <HAL_GPIO_Init+0x330>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d101      	bne.n	800278a <HAL_GPIO_Init+0x20a>
 8002786:	2307      	movs	r3, #7
 8002788:	e00e      	b.n	80027a8 <HAL_GPIO_Init+0x228>
 800278a:	2308      	movs	r3, #8
 800278c:	e00c      	b.n	80027a8 <HAL_GPIO_Init+0x228>
 800278e:	2306      	movs	r3, #6
 8002790:	e00a      	b.n	80027a8 <HAL_GPIO_Init+0x228>
 8002792:	2305      	movs	r3, #5
 8002794:	e008      	b.n	80027a8 <HAL_GPIO_Init+0x228>
 8002796:	2304      	movs	r3, #4
 8002798:	e006      	b.n	80027a8 <HAL_GPIO_Init+0x228>
 800279a:	2303      	movs	r3, #3
 800279c:	e004      	b.n	80027a8 <HAL_GPIO_Init+0x228>
 800279e:	2302      	movs	r3, #2
 80027a0:	e002      	b.n	80027a8 <HAL_GPIO_Init+0x228>
 80027a2:	2301      	movs	r3, #1
 80027a4:	e000      	b.n	80027a8 <HAL_GPIO_Init+0x228>
 80027a6:	2300      	movs	r3, #0
 80027a8:	69fa      	ldr	r2, [r7, #28]
 80027aa:	f002 0203 	and.w	r2, r2, #3
 80027ae:	0092      	lsls	r2, r2, #2
 80027b0:	4093      	lsls	r3, r2
 80027b2:	69ba      	ldr	r2, [r7, #24]
 80027b4:	4313      	orrs	r3, r2
 80027b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027b8:	4935      	ldr	r1, [pc, #212]	@ (8002890 <HAL_GPIO_Init+0x310>)
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	089b      	lsrs	r3, r3, #2
 80027be:	3302      	adds	r3, #2
 80027c0:	69ba      	ldr	r2, [r7, #24]
 80027c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027c6:	4b3b      	ldr	r3, [pc, #236]	@ (80028b4 <HAL_GPIO_Init+0x334>)
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	43db      	mvns	r3, r3
 80027d0:	69ba      	ldr	r2, [r7, #24]
 80027d2:	4013      	ands	r3, r2
 80027d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d003      	beq.n	80027ea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80027e2:	69ba      	ldr	r2, [r7, #24]
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027ea:	4a32      	ldr	r2, [pc, #200]	@ (80028b4 <HAL_GPIO_Init+0x334>)
 80027ec:	69bb      	ldr	r3, [r7, #24]
 80027ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027f0:	4b30      	ldr	r3, [pc, #192]	@ (80028b4 <HAL_GPIO_Init+0x334>)
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	43db      	mvns	r3, r3
 80027fa:	69ba      	ldr	r2, [r7, #24]
 80027fc:	4013      	ands	r3, r2
 80027fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d003      	beq.n	8002814 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800280c:	69ba      	ldr	r2, [r7, #24]
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	4313      	orrs	r3, r2
 8002812:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002814:	4a27      	ldr	r2, [pc, #156]	@ (80028b4 <HAL_GPIO_Init+0x334>)
 8002816:	69bb      	ldr	r3, [r7, #24]
 8002818:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800281a:	4b26      	ldr	r3, [pc, #152]	@ (80028b4 <HAL_GPIO_Init+0x334>)
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	43db      	mvns	r3, r3
 8002824:	69ba      	ldr	r2, [r7, #24]
 8002826:	4013      	ands	r3, r2
 8002828:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002832:	2b00      	cmp	r3, #0
 8002834:	d003      	beq.n	800283e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002836:	69ba      	ldr	r2, [r7, #24]
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	4313      	orrs	r3, r2
 800283c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800283e:	4a1d      	ldr	r2, [pc, #116]	@ (80028b4 <HAL_GPIO_Init+0x334>)
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002844:	4b1b      	ldr	r3, [pc, #108]	@ (80028b4 <HAL_GPIO_Init+0x334>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	43db      	mvns	r3, r3
 800284e:	69ba      	ldr	r2, [r7, #24]
 8002850:	4013      	ands	r3, r2
 8002852:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800285c:	2b00      	cmp	r3, #0
 800285e:	d003      	beq.n	8002868 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002860:	69ba      	ldr	r2, [r7, #24]
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	4313      	orrs	r3, r2
 8002866:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002868:	4a12      	ldr	r2, [pc, #72]	@ (80028b4 <HAL_GPIO_Init+0x334>)
 800286a:	69bb      	ldr	r3, [r7, #24]
 800286c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	3301      	adds	r3, #1
 8002872:	61fb      	str	r3, [r7, #28]
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	2b0f      	cmp	r3, #15
 8002878:	f67f ae90 	bls.w	800259c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800287c:	bf00      	nop
 800287e:	bf00      	nop
 8002880:	3724      	adds	r7, #36	@ 0x24
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	40023800 	.word	0x40023800
 8002890:	40013800 	.word	0x40013800
 8002894:	40020000 	.word	0x40020000
 8002898:	40020400 	.word	0x40020400
 800289c:	40020800 	.word	0x40020800
 80028a0:	40020c00 	.word	0x40020c00
 80028a4:	40021000 	.word	0x40021000
 80028a8:	40021400 	.word	0x40021400
 80028ac:	40021800 	.word	0x40021800
 80028b0:	40021c00 	.word	0x40021c00
 80028b4:	40013c00 	.word	0x40013c00

080028b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	460b      	mov	r3, r1
 80028c2:	807b      	strh	r3, [r7, #2]
 80028c4:	4613      	mov	r3, r2
 80028c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028c8:	787b      	ldrb	r3, [r7, #1]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d003      	beq.n	80028d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028ce:	887a      	ldrh	r2, [r7, #2]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80028d4:	e003      	b.n	80028de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80028d6:	887b      	ldrh	r3, [r7, #2]
 80028d8:	041a      	lsls	r2, r3, #16
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	619a      	str	r2, [r3, #24]
}
 80028de:	bf00      	nop
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr

080028ea <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80028ea:	b580      	push	{r7, lr}
 80028ec:	b086      	sub	sp, #24
 80028ee:	af02      	add	r7, sp, #8
 80028f0:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d101      	bne.n	80028fc <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e059      	b.n	80029b0 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002908:	b2db      	uxtb	r3, r3
 800290a:	2b00      	cmp	r3, #0
 800290c:	d106      	bne.n	800291c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f008 fae6 	bl	800aee8 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2203      	movs	r2, #3
 8002920:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800292a:	d102      	bne.n	8002932 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4618      	mov	r0, r3
 8002938:	f005 f8f3 	bl	8007b22 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6818      	ldr	r0, [r3, #0]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	7c1a      	ldrb	r2, [r3, #16]
 8002944:	f88d 2000 	strb.w	r2, [sp]
 8002948:	3304      	adds	r3, #4
 800294a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800294c:	f005 f874 	bl	8007a38 <USB_CoreInit>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d005      	beq.n	8002962 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2202      	movs	r2, #2
 800295a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e026      	b.n	80029b0 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2101      	movs	r1, #1
 8002968:	4618      	mov	r0, r3
 800296a:	f005 f8eb 	bl	8007b44 <USB_SetCurrentMode>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d005      	beq.n	8002980 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2202      	movs	r2, #2
 8002978:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e017      	b.n	80029b0 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6818      	ldr	r0, [r3, #0]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	7c1a      	ldrb	r2, [r3, #16]
 8002988:	f88d 2000 	strb.w	r2, [sp]
 800298c:	3304      	adds	r3, #4
 800298e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002990:	f005 fa94 	bl	8007ebc <USB_HostInit>
 8002994:	4603      	mov	r3, r0
 8002996:	2b00      	cmp	r3, #0
 8002998:	d005      	beq.n	80029a6 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2202      	movs	r2, #2
 800299e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e004      	b.n	80029b0 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2201      	movs	r2, #1
 80029aa:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80029ae:	2300      	movs	r3, #0
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3710      	adds	r7, #16
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80029b8:	b590      	push	{r4, r7, lr}
 80029ba:	b08b      	sub	sp, #44	@ 0x2c
 80029bc:	af04      	add	r7, sp, #16
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	4608      	mov	r0, r1
 80029c2:	4611      	mov	r1, r2
 80029c4:	461a      	mov	r2, r3
 80029c6:	4603      	mov	r3, r0
 80029c8:	70fb      	strb	r3, [r7, #3]
 80029ca:	460b      	mov	r3, r1
 80029cc:	70bb      	strb	r3, [r7, #2]
 80029ce:	4613      	mov	r3, r2
 80029d0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80029d2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80029d4:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d101      	bne.n	80029e4 <HAL_HCD_HC_Init+0x2c>
 80029e0:	2302      	movs	r3, #2
 80029e2:	e09d      	b.n	8002b20 <HAL_HCD_HC_Init+0x168>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80029ec:	78fa      	ldrb	r2, [r7, #3]
 80029ee:	6879      	ldr	r1, [r7, #4]
 80029f0:	4613      	mov	r3, r2
 80029f2:	011b      	lsls	r3, r3, #4
 80029f4:	1a9b      	subs	r3, r3, r2
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	440b      	add	r3, r1
 80029fa:	3319      	adds	r3, #25
 80029fc:	2200      	movs	r2, #0
 80029fe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002a00:	78fa      	ldrb	r2, [r7, #3]
 8002a02:	6879      	ldr	r1, [r7, #4]
 8002a04:	4613      	mov	r3, r2
 8002a06:	011b      	lsls	r3, r3, #4
 8002a08:	1a9b      	subs	r3, r3, r2
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	440b      	add	r3, r1
 8002a0e:	3314      	adds	r3, #20
 8002a10:	787a      	ldrb	r2, [r7, #1]
 8002a12:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002a14:	78fa      	ldrb	r2, [r7, #3]
 8002a16:	6879      	ldr	r1, [r7, #4]
 8002a18:	4613      	mov	r3, r2
 8002a1a:	011b      	lsls	r3, r3, #4
 8002a1c:	1a9b      	subs	r3, r3, r2
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	440b      	add	r3, r1
 8002a22:	3315      	adds	r3, #21
 8002a24:	78fa      	ldrb	r2, [r7, #3]
 8002a26:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002a28:	78fa      	ldrb	r2, [r7, #3]
 8002a2a:	6879      	ldr	r1, [r7, #4]
 8002a2c:	4613      	mov	r3, r2
 8002a2e:	011b      	lsls	r3, r3, #4
 8002a30:	1a9b      	subs	r3, r3, r2
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	440b      	add	r3, r1
 8002a36:	3326      	adds	r3, #38	@ 0x26
 8002a38:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8002a3c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002a3e:	78fa      	ldrb	r2, [r7, #3]
 8002a40:	78bb      	ldrb	r3, [r7, #2]
 8002a42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a46:	b2d8      	uxtb	r0, r3
 8002a48:	6879      	ldr	r1, [r7, #4]
 8002a4a:	4613      	mov	r3, r2
 8002a4c:	011b      	lsls	r3, r3, #4
 8002a4e:	1a9b      	subs	r3, r3, r2
 8002a50:	009b      	lsls	r3, r3, #2
 8002a52:	440b      	add	r3, r1
 8002a54:	3316      	adds	r3, #22
 8002a56:	4602      	mov	r2, r0
 8002a58:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002a5a:	78fb      	ldrb	r3, [r7, #3]
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f000 fbc8 	bl	80031f4 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8002a64:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	da0a      	bge.n	8002a82 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002a6c:	78fa      	ldrb	r2, [r7, #3]
 8002a6e:	6879      	ldr	r1, [r7, #4]
 8002a70:	4613      	mov	r3, r2
 8002a72:	011b      	lsls	r3, r3, #4
 8002a74:	1a9b      	subs	r3, r3, r2
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	440b      	add	r3, r1
 8002a7a:	3317      	adds	r3, #23
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	701a      	strb	r2, [r3, #0]
 8002a80:	e009      	b.n	8002a96 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002a82:	78fa      	ldrb	r2, [r7, #3]
 8002a84:	6879      	ldr	r1, [r7, #4]
 8002a86:	4613      	mov	r3, r2
 8002a88:	011b      	lsls	r3, r3, #4
 8002a8a:	1a9b      	subs	r3, r3, r2
 8002a8c:	009b      	lsls	r3, r3, #2
 8002a8e:	440b      	add	r3, r1
 8002a90:	3317      	adds	r3, #23
 8002a92:	2200      	movs	r2, #0
 8002a94:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f005 fb72 	bl	8008184 <USB_GetHostSpeed>
 8002aa0:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8002aa2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d10b      	bne.n	8002ac2 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8002aaa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d107      	bne.n	8002ac2 <HAL_HCD_HC_Init+0x10a>
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d104      	bne.n	8002ac2 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	2bbc      	cmp	r3, #188	@ 0xbc
 8002abc:	d901      	bls.n	8002ac2 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8002abe:	23bc      	movs	r3, #188	@ 0xbc
 8002ac0:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8002ac2:	78fa      	ldrb	r2, [r7, #3]
 8002ac4:	6879      	ldr	r1, [r7, #4]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	011b      	lsls	r3, r3, #4
 8002aca:	1a9b      	subs	r3, r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	440b      	add	r3, r1
 8002ad0:	3318      	adds	r3, #24
 8002ad2:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002ad6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002ad8:	78fa      	ldrb	r2, [r7, #3]
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	b298      	uxth	r0, r3
 8002ade:	6879      	ldr	r1, [r7, #4]
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	011b      	lsls	r3, r3, #4
 8002ae4:	1a9b      	subs	r3, r3, r2
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	440b      	add	r3, r1
 8002aea:	3328      	adds	r3, #40	@ 0x28
 8002aec:	4602      	mov	r2, r0
 8002aee:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6818      	ldr	r0, [r3, #0]
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	787c      	ldrb	r4, [r7, #1]
 8002afa:	78ba      	ldrb	r2, [r7, #2]
 8002afc:	78f9      	ldrb	r1, [r7, #3]
 8002afe:	9302      	str	r3, [sp, #8]
 8002b00:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b04:	9301      	str	r3, [sp, #4]
 8002b06:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002b0a:	9300      	str	r3, [sp, #0]
 8002b0c:	4623      	mov	r3, r4
 8002b0e:	f005 fb61 	bl	80081d4 <USB_HC_Init>
 8002b12:	4603      	mov	r3, r0
 8002b14:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002b1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	371c      	adds	r7, #28
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd90      	pop	{r4, r7, pc}

08002b28 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	460b      	mov	r3, r1
 8002b32:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002b34:	2300      	movs	r3, #0
 8002b36:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d101      	bne.n	8002b46 <HAL_HCD_HC_Halt+0x1e>
 8002b42:	2302      	movs	r3, #2
 8002b44:	e00f      	b.n	8002b66 <HAL_HCD_HC_Halt+0x3e>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2201      	movs	r2, #1
 8002b4a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	78fa      	ldrb	r2, [r7, #3]
 8002b54:	4611      	mov	r1, r2
 8002b56:	4618      	mov	r0, r3
 8002b58:	f005 fef3 	bl	8008942 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002b64:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3710      	adds	r7, #16
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
	...

08002b70 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	4608      	mov	r0, r1
 8002b7a:	4611      	mov	r1, r2
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	4603      	mov	r3, r0
 8002b80:	70fb      	strb	r3, [r7, #3]
 8002b82:	460b      	mov	r3, r1
 8002b84:	70bb      	strb	r3, [r7, #2]
 8002b86:	4613      	mov	r3, r2
 8002b88:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002b8a:	78fa      	ldrb	r2, [r7, #3]
 8002b8c:	6879      	ldr	r1, [r7, #4]
 8002b8e:	4613      	mov	r3, r2
 8002b90:	011b      	lsls	r3, r3, #4
 8002b92:	1a9b      	subs	r3, r3, r2
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	440b      	add	r3, r1
 8002b98:	3317      	adds	r3, #23
 8002b9a:	78ba      	ldrb	r2, [r7, #2]
 8002b9c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002b9e:	78fa      	ldrb	r2, [r7, #3]
 8002ba0:	6879      	ldr	r1, [r7, #4]
 8002ba2:	4613      	mov	r3, r2
 8002ba4:	011b      	lsls	r3, r3, #4
 8002ba6:	1a9b      	subs	r3, r3, r2
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	440b      	add	r3, r1
 8002bac:	3326      	adds	r3, #38	@ 0x26
 8002bae:	787a      	ldrb	r2, [r7, #1]
 8002bb0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002bb2:	7c3b      	ldrb	r3, [r7, #16]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d114      	bne.n	8002be2 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002bb8:	78fa      	ldrb	r2, [r7, #3]
 8002bba:	6879      	ldr	r1, [r7, #4]
 8002bbc:	4613      	mov	r3, r2
 8002bbe:	011b      	lsls	r3, r3, #4
 8002bc0:	1a9b      	subs	r3, r3, r2
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	440b      	add	r3, r1
 8002bc6:	332a      	adds	r3, #42	@ 0x2a
 8002bc8:	2203      	movs	r2, #3
 8002bca:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002bcc:	78fa      	ldrb	r2, [r7, #3]
 8002bce:	6879      	ldr	r1, [r7, #4]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	011b      	lsls	r3, r3, #4
 8002bd4:	1a9b      	subs	r3, r3, r2
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	440b      	add	r3, r1
 8002bda:	3319      	adds	r3, #25
 8002bdc:	7f3a      	ldrb	r2, [r7, #28]
 8002bde:	701a      	strb	r2, [r3, #0]
 8002be0:	e009      	b.n	8002bf6 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002be2:	78fa      	ldrb	r2, [r7, #3]
 8002be4:	6879      	ldr	r1, [r7, #4]
 8002be6:	4613      	mov	r3, r2
 8002be8:	011b      	lsls	r3, r3, #4
 8002bea:	1a9b      	subs	r3, r3, r2
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	440b      	add	r3, r1
 8002bf0:	332a      	adds	r3, #42	@ 0x2a
 8002bf2:	2202      	movs	r2, #2
 8002bf4:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002bf6:	787b      	ldrb	r3, [r7, #1]
 8002bf8:	2b03      	cmp	r3, #3
 8002bfa:	f200 8102 	bhi.w	8002e02 <HAL_HCD_HC_SubmitRequest+0x292>
 8002bfe:	a201      	add	r2, pc, #4	@ (adr r2, 8002c04 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c04:	08002c15 	.word	0x08002c15
 8002c08:	08002ded 	.word	0x08002ded
 8002c0c:	08002cd9 	.word	0x08002cd9
 8002c10:	08002d63 	.word	0x08002d63
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8002c14:	7c3b      	ldrb	r3, [r7, #16]
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	f040 80f5 	bne.w	8002e06 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8002c1c:	78bb      	ldrb	r3, [r7, #2]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d12d      	bne.n	8002c7e <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8002c22:	8b3b      	ldrh	r3, [r7, #24]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d109      	bne.n	8002c3c <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8002c28:	78fa      	ldrb	r2, [r7, #3]
 8002c2a:	6879      	ldr	r1, [r7, #4]
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	011b      	lsls	r3, r3, #4
 8002c30:	1a9b      	subs	r3, r3, r2
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	440b      	add	r3, r1
 8002c36:	333d      	adds	r3, #61	@ 0x3d
 8002c38:	2201      	movs	r2, #1
 8002c3a:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8002c3c:	78fa      	ldrb	r2, [r7, #3]
 8002c3e:	6879      	ldr	r1, [r7, #4]
 8002c40:	4613      	mov	r3, r2
 8002c42:	011b      	lsls	r3, r3, #4
 8002c44:	1a9b      	subs	r3, r3, r2
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	440b      	add	r3, r1
 8002c4a:	333d      	adds	r3, #61	@ 0x3d
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d10a      	bne.n	8002c68 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002c52:	78fa      	ldrb	r2, [r7, #3]
 8002c54:	6879      	ldr	r1, [r7, #4]
 8002c56:	4613      	mov	r3, r2
 8002c58:	011b      	lsls	r3, r3, #4
 8002c5a:	1a9b      	subs	r3, r3, r2
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	440b      	add	r3, r1
 8002c60:	332a      	adds	r3, #42	@ 0x2a
 8002c62:	2200      	movs	r2, #0
 8002c64:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8002c66:	e0ce      	b.n	8002e06 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002c68:	78fa      	ldrb	r2, [r7, #3]
 8002c6a:	6879      	ldr	r1, [r7, #4]
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	011b      	lsls	r3, r3, #4
 8002c70:	1a9b      	subs	r3, r3, r2
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	440b      	add	r3, r1
 8002c76:	332a      	adds	r3, #42	@ 0x2a
 8002c78:	2202      	movs	r2, #2
 8002c7a:	701a      	strb	r2, [r3, #0]
      break;
 8002c7c:	e0c3      	b.n	8002e06 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8002c7e:	78fa      	ldrb	r2, [r7, #3]
 8002c80:	6879      	ldr	r1, [r7, #4]
 8002c82:	4613      	mov	r3, r2
 8002c84:	011b      	lsls	r3, r3, #4
 8002c86:	1a9b      	subs	r3, r3, r2
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	440b      	add	r3, r1
 8002c8c:	331a      	adds	r3, #26
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	f040 80b8 	bne.w	8002e06 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8002c96:	78fa      	ldrb	r2, [r7, #3]
 8002c98:	6879      	ldr	r1, [r7, #4]
 8002c9a:	4613      	mov	r3, r2
 8002c9c:	011b      	lsls	r3, r3, #4
 8002c9e:	1a9b      	subs	r3, r3, r2
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	440b      	add	r3, r1
 8002ca4:	333c      	adds	r3, #60	@ 0x3c
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d10a      	bne.n	8002cc2 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002cac:	78fa      	ldrb	r2, [r7, #3]
 8002cae:	6879      	ldr	r1, [r7, #4]
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	011b      	lsls	r3, r3, #4
 8002cb4:	1a9b      	subs	r3, r3, r2
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	440b      	add	r3, r1
 8002cba:	332a      	adds	r3, #42	@ 0x2a
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	701a      	strb	r2, [r3, #0]
      break;
 8002cc0:	e0a1      	b.n	8002e06 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002cc2:	78fa      	ldrb	r2, [r7, #3]
 8002cc4:	6879      	ldr	r1, [r7, #4]
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	011b      	lsls	r3, r3, #4
 8002cca:	1a9b      	subs	r3, r3, r2
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	440b      	add	r3, r1
 8002cd0:	332a      	adds	r3, #42	@ 0x2a
 8002cd2:	2202      	movs	r2, #2
 8002cd4:	701a      	strb	r2, [r3, #0]
      break;
 8002cd6:	e096      	b.n	8002e06 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002cd8:	78bb      	ldrb	r3, [r7, #2]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d120      	bne.n	8002d20 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002cde:	78fa      	ldrb	r2, [r7, #3]
 8002ce0:	6879      	ldr	r1, [r7, #4]
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	011b      	lsls	r3, r3, #4
 8002ce6:	1a9b      	subs	r3, r3, r2
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	440b      	add	r3, r1
 8002cec:	333d      	adds	r3, #61	@ 0x3d
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d10a      	bne.n	8002d0a <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002cf4:	78fa      	ldrb	r2, [r7, #3]
 8002cf6:	6879      	ldr	r1, [r7, #4]
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	011b      	lsls	r3, r3, #4
 8002cfc:	1a9b      	subs	r3, r3, r2
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	440b      	add	r3, r1
 8002d02:	332a      	adds	r3, #42	@ 0x2a
 8002d04:	2200      	movs	r2, #0
 8002d06:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002d08:	e07e      	b.n	8002e08 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002d0a:	78fa      	ldrb	r2, [r7, #3]
 8002d0c:	6879      	ldr	r1, [r7, #4]
 8002d0e:	4613      	mov	r3, r2
 8002d10:	011b      	lsls	r3, r3, #4
 8002d12:	1a9b      	subs	r3, r3, r2
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	440b      	add	r3, r1
 8002d18:	332a      	adds	r3, #42	@ 0x2a
 8002d1a:	2202      	movs	r2, #2
 8002d1c:	701a      	strb	r2, [r3, #0]
      break;
 8002d1e:	e073      	b.n	8002e08 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002d20:	78fa      	ldrb	r2, [r7, #3]
 8002d22:	6879      	ldr	r1, [r7, #4]
 8002d24:	4613      	mov	r3, r2
 8002d26:	011b      	lsls	r3, r3, #4
 8002d28:	1a9b      	subs	r3, r3, r2
 8002d2a:	009b      	lsls	r3, r3, #2
 8002d2c:	440b      	add	r3, r1
 8002d2e:	333c      	adds	r3, #60	@ 0x3c
 8002d30:	781b      	ldrb	r3, [r3, #0]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d10a      	bne.n	8002d4c <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002d36:	78fa      	ldrb	r2, [r7, #3]
 8002d38:	6879      	ldr	r1, [r7, #4]
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	011b      	lsls	r3, r3, #4
 8002d3e:	1a9b      	subs	r3, r3, r2
 8002d40:	009b      	lsls	r3, r3, #2
 8002d42:	440b      	add	r3, r1
 8002d44:	332a      	adds	r3, #42	@ 0x2a
 8002d46:	2200      	movs	r2, #0
 8002d48:	701a      	strb	r2, [r3, #0]
      break;
 8002d4a:	e05d      	b.n	8002e08 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002d4c:	78fa      	ldrb	r2, [r7, #3]
 8002d4e:	6879      	ldr	r1, [r7, #4]
 8002d50:	4613      	mov	r3, r2
 8002d52:	011b      	lsls	r3, r3, #4
 8002d54:	1a9b      	subs	r3, r3, r2
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	440b      	add	r3, r1
 8002d5a:	332a      	adds	r3, #42	@ 0x2a
 8002d5c:	2202      	movs	r2, #2
 8002d5e:	701a      	strb	r2, [r3, #0]
      break;
 8002d60:	e052      	b.n	8002e08 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002d62:	78bb      	ldrb	r3, [r7, #2]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d120      	bne.n	8002daa <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002d68:	78fa      	ldrb	r2, [r7, #3]
 8002d6a:	6879      	ldr	r1, [r7, #4]
 8002d6c:	4613      	mov	r3, r2
 8002d6e:	011b      	lsls	r3, r3, #4
 8002d70:	1a9b      	subs	r3, r3, r2
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	440b      	add	r3, r1
 8002d76:	333d      	adds	r3, #61	@ 0x3d
 8002d78:	781b      	ldrb	r3, [r3, #0]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d10a      	bne.n	8002d94 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002d7e:	78fa      	ldrb	r2, [r7, #3]
 8002d80:	6879      	ldr	r1, [r7, #4]
 8002d82:	4613      	mov	r3, r2
 8002d84:	011b      	lsls	r3, r3, #4
 8002d86:	1a9b      	subs	r3, r3, r2
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	440b      	add	r3, r1
 8002d8c:	332a      	adds	r3, #42	@ 0x2a
 8002d8e:	2200      	movs	r2, #0
 8002d90:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002d92:	e039      	b.n	8002e08 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002d94:	78fa      	ldrb	r2, [r7, #3]
 8002d96:	6879      	ldr	r1, [r7, #4]
 8002d98:	4613      	mov	r3, r2
 8002d9a:	011b      	lsls	r3, r3, #4
 8002d9c:	1a9b      	subs	r3, r3, r2
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	440b      	add	r3, r1
 8002da2:	332a      	adds	r3, #42	@ 0x2a
 8002da4:	2202      	movs	r2, #2
 8002da6:	701a      	strb	r2, [r3, #0]
      break;
 8002da8:	e02e      	b.n	8002e08 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002daa:	78fa      	ldrb	r2, [r7, #3]
 8002dac:	6879      	ldr	r1, [r7, #4]
 8002dae:	4613      	mov	r3, r2
 8002db0:	011b      	lsls	r3, r3, #4
 8002db2:	1a9b      	subs	r3, r3, r2
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	440b      	add	r3, r1
 8002db8:	333c      	adds	r3, #60	@ 0x3c
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d10a      	bne.n	8002dd6 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002dc0:	78fa      	ldrb	r2, [r7, #3]
 8002dc2:	6879      	ldr	r1, [r7, #4]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	011b      	lsls	r3, r3, #4
 8002dc8:	1a9b      	subs	r3, r3, r2
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	440b      	add	r3, r1
 8002dce:	332a      	adds	r3, #42	@ 0x2a
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	701a      	strb	r2, [r3, #0]
      break;
 8002dd4:	e018      	b.n	8002e08 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002dd6:	78fa      	ldrb	r2, [r7, #3]
 8002dd8:	6879      	ldr	r1, [r7, #4]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	011b      	lsls	r3, r3, #4
 8002dde:	1a9b      	subs	r3, r3, r2
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	440b      	add	r3, r1
 8002de4:	332a      	adds	r3, #42	@ 0x2a
 8002de6:	2202      	movs	r2, #2
 8002de8:	701a      	strb	r2, [r3, #0]
      break;
 8002dea:	e00d      	b.n	8002e08 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002dec:	78fa      	ldrb	r2, [r7, #3]
 8002dee:	6879      	ldr	r1, [r7, #4]
 8002df0:	4613      	mov	r3, r2
 8002df2:	011b      	lsls	r3, r3, #4
 8002df4:	1a9b      	subs	r3, r3, r2
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	440b      	add	r3, r1
 8002dfa:	332a      	adds	r3, #42	@ 0x2a
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	701a      	strb	r2, [r3, #0]
      break;
 8002e00:	e002      	b.n	8002e08 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8002e02:	bf00      	nop
 8002e04:	e000      	b.n	8002e08 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8002e06:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002e08:	78fa      	ldrb	r2, [r7, #3]
 8002e0a:	6879      	ldr	r1, [r7, #4]
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	011b      	lsls	r3, r3, #4
 8002e10:	1a9b      	subs	r3, r3, r2
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	440b      	add	r3, r1
 8002e16:	332c      	adds	r3, #44	@ 0x2c
 8002e18:	697a      	ldr	r2, [r7, #20]
 8002e1a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002e1c:	78fa      	ldrb	r2, [r7, #3]
 8002e1e:	8b39      	ldrh	r1, [r7, #24]
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	4613      	mov	r3, r2
 8002e24:	011b      	lsls	r3, r3, #4
 8002e26:	1a9b      	subs	r3, r3, r2
 8002e28:	009b      	lsls	r3, r3, #2
 8002e2a:	4403      	add	r3, r0
 8002e2c:	3334      	adds	r3, #52	@ 0x34
 8002e2e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002e30:	78fa      	ldrb	r2, [r7, #3]
 8002e32:	6879      	ldr	r1, [r7, #4]
 8002e34:	4613      	mov	r3, r2
 8002e36:	011b      	lsls	r3, r3, #4
 8002e38:	1a9b      	subs	r3, r3, r2
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	440b      	add	r3, r1
 8002e3e:	334c      	adds	r3, #76	@ 0x4c
 8002e40:	2200      	movs	r2, #0
 8002e42:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002e44:	78fa      	ldrb	r2, [r7, #3]
 8002e46:	6879      	ldr	r1, [r7, #4]
 8002e48:	4613      	mov	r3, r2
 8002e4a:	011b      	lsls	r3, r3, #4
 8002e4c:	1a9b      	subs	r3, r3, r2
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	440b      	add	r3, r1
 8002e52:	3338      	adds	r3, #56	@ 0x38
 8002e54:	2200      	movs	r2, #0
 8002e56:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002e58:	78fa      	ldrb	r2, [r7, #3]
 8002e5a:	6879      	ldr	r1, [r7, #4]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	011b      	lsls	r3, r3, #4
 8002e60:	1a9b      	subs	r3, r3, r2
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	440b      	add	r3, r1
 8002e66:	3315      	adds	r3, #21
 8002e68:	78fa      	ldrb	r2, [r7, #3]
 8002e6a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002e6c:	78fa      	ldrb	r2, [r7, #3]
 8002e6e:	6879      	ldr	r1, [r7, #4]
 8002e70:	4613      	mov	r3, r2
 8002e72:	011b      	lsls	r3, r3, #4
 8002e74:	1a9b      	subs	r3, r3, r2
 8002e76:	009b      	lsls	r3, r3, #2
 8002e78:	440b      	add	r3, r1
 8002e7a:	334d      	adds	r3, #77	@ 0x4d
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6818      	ldr	r0, [r3, #0]
 8002e84:	78fa      	ldrb	r2, [r7, #3]
 8002e86:	4613      	mov	r3, r2
 8002e88:	011b      	lsls	r3, r3, #4
 8002e8a:	1a9b      	subs	r3, r3, r2
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	3310      	adds	r3, #16
 8002e90:	687a      	ldr	r2, [r7, #4]
 8002e92:	4413      	add	r3, r2
 8002e94:	1d19      	adds	r1, r3, #4
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	799b      	ldrb	r3, [r3, #6]
 8002e9a:	461a      	mov	r2, r3
 8002e9c:	f005 fac6 	bl	800842c <USB_HC_StartXfer>
 8002ea0:	4603      	mov	r3, r0
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3708      	adds	r7, #8
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop

08002eac <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b086      	sub	sp, #24
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f004 ffb4 	bl	8007e30 <USB_GetMode>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	f040 80fb 	bne.w	80030c6 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f004 ff77 	bl	8007dc8 <USB_ReadInterrupts>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	f000 80f1 	beq.w	80030c4 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f004 ff6e 	bl	8007dc8 <USB_ReadInterrupts>
 8002eec:	4603      	mov	r3, r0
 8002eee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ef2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002ef6:	d104      	bne.n	8002f02 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002f00:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4618      	mov	r0, r3
 8002f08:	f004 ff5e 	bl	8007dc8 <USB_ReadInterrupts>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f16:	d104      	bne.n	8002f22 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002f20:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4618      	mov	r0, r3
 8002f28:	f004 ff4e 	bl	8007dc8 <USB_ReadInterrupts>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f32:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002f36:	d104      	bne.n	8002f42 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002f40:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4618      	mov	r0, r3
 8002f48:	f004 ff3e 	bl	8007dc8 <USB_ReadInterrupts>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	f003 0302 	and.w	r3, r3, #2
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d103      	bne.n	8002f5e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	2202      	movs	r2, #2
 8002f5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4618      	mov	r0, r3
 8002f64:	f004 ff30 	bl	8007dc8 <USB_ReadInterrupts>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002f6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f72:	d120      	bne.n	8002fb6 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002f7c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f003 0301 	and.w	r3, r3, #1
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d113      	bne.n	8002fb6 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002f8e:	2110      	movs	r1, #16
 8002f90:	6938      	ldr	r0, [r7, #16]
 8002f92:	f004 fe23 	bl	8007bdc <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002f96:	6938      	ldr	r0, [r7, #16]
 8002f98:	f004 fe52 	bl	8007c40 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	7a5b      	ldrb	r3, [r3, #9]
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d105      	bne.n	8002fb0 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	2101      	movs	r1, #1
 8002faa:	4618      	mov	r0, r3
 8002fac:	f005 f84a 	bl	8008044 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f008 f817 	bl	800afe4 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f004 ff04 	bl	8007dc8 <USB_ReadInterrupts>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fc6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fca:	d102      	bne.n	8002fd2 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f001 fd4d 	bl	8004a6c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f004 fef6 	bl	8007dc8 <USB_ReadInterrupts>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	f003 0308 	and.w	r3, r3, #8
 8002fe2:	2b08      	cmp	r3, #8
 8002fe4:	d106      	bne.n	8002ff4 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f007 ffe0 	bl	800afac <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2208      	movs	r2, #8
 8002ff2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f004 fee5 	bl	8007dc8 <USB_ReadInterrupts>
 8002ffe:	4603      	mov	r3, r0
 8003000:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003004:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003008:	d139      	bne.n	800307e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4618      	mov	r0, r3
 8003010:	f005 fc86 	bl	8008920 <USB_HC_ReadInterrupt>
 8003014:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003016:	2300      	movs	r3, #0
 8003018:	617b      	str	r3, [r7, #20]
 800301a:	e025      	b.n	8003068 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	f003 030f 	and.w	r3, r3, #15
 8003022:	68ba      	ldr	r2, [r7, #8]
 8003024:	fa22 f303 	lsr.w	r3, r2, r3
 8003028:	f003 0301 	and.w	r3, r3, #1
 800302c:	2b00      	cmp	r3, #0
 800302e:	d018      	beq.n	8003062 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	015a      	lsls	r2, r3, #5
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	4413      	add	r3, r2
 8003038:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003042:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003046:	d106      	bne.n	8003056 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	b2db      	uxtb	r3, r3
 800304c:	4619      	mov	r1, r3
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f000 f905 	bl	800325e <HCD_HC_IN_IRQHandler>
 8003054:	e005      	b.n	8003062 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	b2db      	uxtb	r3, r3
 800305a:	4619      	mov	r1, r3
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f000 ff67 	bl	8003f30 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	3301      	adds	r3, #1
 8003066:	617b      	str	r3, [r7, #20]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	795b      	ldrb	r3, [r3, #5]
 800306c:	461a      	mov	r2, r3
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	4293      	cmp	r3, r2
 8003072:	d3d3      	bcc.n	800301c <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800307c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4618      	mov	r0, r3
 8003084:	f004 fea0 	bl	8007dc8 <USB_ReadInterrupts>
 8003088:	4603      	mov	r3, r0
 800308a:	f003 0310 	and.w	r3, r3, #16
 800308e:	2b10      	cmp	r3, #16
 8003090:	d101      	bne.n	8003096 <HAL_HCD_IRQHandler+0x1ea>
 8003092:	2301      	movs	r3, #1
 8003094:	e000      	b.n	8003098 <HAL_HCD_IRQHandler+0x1ec>
 8003096:	2300      	movs	r3, #0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d014      	beq.n	80030c6 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	699a      	ldr	r2, [r3, #24]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f022 0210 	bic.w	r2, r2, #16
 80030aa:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f001 fbfe 	bl	80048ae <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	699a      	ldr	r2, [r3, #24]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f042 0210 	orr.w	r2, r2, #16
 80030c0:	619a      	str	r2, [r3, #24]
 80030c2:	e000      	b.n	80030c6 <HAL_HCD_IRQHandler+0x21a>
      return;
 80030c4:	bf00      	nop
    }
  }
}
 80030c6:	3718      	adds	r7, #24
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}

080030cc <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b082      	sub	sp, #8
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d101      	bne.n	80030e2 <HAL_HCD_Start+0x16>
 80030de:	2302      	movs	r3, #2
 80030e0:	e013      	b.n	800310a <HAL_HCD_Start+0x3e>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2201      	movs	r2, #1
 80030e6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	2101      	movs	r1, #1
 80030f0:	4618      	mov	r0, r3
 80030f2:	f005 f80e 	bl	8008112 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4618      	mov	r0, r3
 80030fc:	f004 fd00 	bl	8007b00 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003108:	2300      	movs	r3, #0
}
 800310a:	4618      	mov	r0, r3
 800310c:	3708      	adds	r7, #8
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}

08003112 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003112:	b580      	push	{r7, lr}
 8003114:	b082      	sub	sp, #8
 8003116:	af00      	add	r7, sp, #0
 8003118:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003120:	2b01      	cmp	r3, #1
 8003122:	d101      	bne.n	8003128 <HAL_HCD_Stop+0x16>
 8003124:	2302      	movs	r3, #2
 8003126:	e00d      	b.n	8003144 <HAL_HCD_Stop+0x32>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2201      	movs	r2, #1
 800312c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4618      	mov	r0, r3
 8003136:	f005 fd61 	bl	8008bfc <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2200      	movs	r2, #0
 800313e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003142:	2300      	movs	r3, #0
}
 8003144:	4618      	mov	r0, r3
 8003146:	3708      	adds	r7, #8
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}

0800314c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4618      	mov	r0, r3
 800315a:	f004 ffb0 	bl	80080be <USB_ResetPort>
 800315e:	4603      	mov	r3, r0
}
 8003160:	4618      	mov	r0, r3
 8003162:	3708      	adds	r7, #8
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	460b      	mov	r3, r1
 8003172:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003174:	78fa      	ldrb	r2, [r7, #3]
 8003176:	6879      	ldr	r1, [r7, #4]
 8003178:	4613      	mov	r3, r2
 800317a:	011b      	lsls	r3, r3, #4
 800317c:	1a9b      	subs	r3, r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	440b      	add	r3, r1
 8003182:	334c      	adds	r3, #76	@ 0x4c
 8003184:	781b      	ldrb	r3, [r3, #0]
}
 8003186:	4618      	mov	r0, r3
 8003188:	370c      	adds	r7, #12
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr

08003192 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003192:	b480      	push	{r7}
 8003194:	b083      	sub	sp, #12
 8003196:	af00      	add	r7, sp, #0
 8003198:	6078      	str	r0, [r7, #4]
 800319a:	460b      	mov	r3, r1
 800319c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800319e:	78fa      	ldrb	r2, [r7, #3]
 80031a0:	6879      	ldr	r1, [r7, #4]
 80031a2:	4613      	mov	r3, r2
 80031a4:	011b      	lsls	r3, r3, #4
 80031a6:	1a9b      	subs	r3, r3, r2
 80031a8:	009b      	lsls	r3, r3, #2
 80031aa:	440b      	add	r3, r1
 80031ac:	3338      	adds	r3, #56	@ 0x38
 80031ae:	681b      	ldr	r3, [r3, #0]
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	370c      	adds	r7, #12
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr

080031bc <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4618      	mov	r0, r3
 80031ca:	f004 fff2 	bl	80081b2 <USB_GetCurrentFrame>
 80031ce:	4603      	mov	r3, r0
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3708      	adds	r7, #8
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4618      	mov	r0, r3
 80031e6:	f004 ffcd 	bl	8008184 <USB_GetHostSpeed>
 80031ea:	4603      	mov	r3, r0
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3708      	adds	r7, #8
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	460b      	mov	r3, r1
 80031fe:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8003200:	78fa      	ldrb	r2, [r7, #3]
 8003202:	6879      	ldr	r1, [r7, #4]
 8003204:	4613      	mov	r3, r2
 8003206:	011b      	lsls	r3, r3, #4
 8003208:	1a9b      	subs	r3, r3, r2
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	440b      	add	r3, r1
 800320e:	331a      	adds	r3, #26
 8003210:	2200      	movs	r2, #0
 8003212:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8003214:	78fa      	ldrb	r2, [r7, #3]
 8003216:	6879      	ldr	r1, [r7, #4]
 8003218:	4613      	mov	r3, r2
 800321a:	011b      	lsls	r3, r3, #4
 800321c:	1a9b      	subs	r3, r3, r2
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	440b      	add	r3, r1
 8003222:	331b      	adds	r3, #27
 8003224:	2200      	movs	r2, #0
 8003226:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003228:	78fa      	ldrb	r2, [r7, #3]
 800322a:	6879      	ldr	r1, [r7, #4]
 800322c:	4613      	mov	r3, r2
 800322e:	011b      	lsls	r3, r3, #4
 8003230:	1a9b      	subs	r3, r3, r2
 8003232:	009b      	lsls	r3, r3, #2
 8003234:	440b      	add	r3, r1
 8003236:	3325      	adds	r3, #37	@ 0x25
 8003238:	2200      	movs	r2, #0
 800323a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 800323c:	78fa      	ldrb	r2, [r7, #3]
 800323e:	6879      	ldr	r1, [r7, #4]
 8003240:	4613      	mov	r3, r2
 8003242:	011b      	lsls	r3, r3, #4
 8003244:	1a9b      	subs	r3, r3, r2
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	440b      	add	r3, r1
 800324a:	3324      	adds	r3, #36	@ 0x24
 800324c:	2200      	movs	r2, #0
 800324e:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8003250:	2300      	movs	r3, #0
}
 8003252:	4618      	mov	r0, r3
 8003254:	370c      	adds	r7, #12
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr

0800325e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800325e:	b580      	push	{r7, lr}
 8003260:	b086      	sub	sp, #24
 8003262:	af00      	add	r7, sp, #0
 8003264:	6078      	str	r0, [r7, #4]
 8003266:	460b      	mov	r3, r1
 8003268:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	78fa      	ldrb	r2, [r7, #3]
 800327a:	4611      	mov	r1, r2
 800327c:	4618      	mov	r0, r3
 800327e:	f004 fdb6 	bl	8007dee <USB_ReadChInterrupts>
 8003282:	4603      	mov	r3, r0
 8003284:	f003 0304 	and.w	r3, r3, #4
 8003288:	2b04      	cmp	r3, #4
 800328a:	d11a      	bne.n	80032c2 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800328c:	78fb      	ldrb	r3, [r7, #3]
 800328e:	015a      	lsls	r2, r3, #5
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	4413      	add	r3, r2
 8003294:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003298:	461a      	mov	r2, r3
 800329a:	2304      	movs	r3, #4
 800329c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800329e:	78fa      	ldrb	r2, [r7, #3]
 80032a0:	6879      	ldr	r1, [r7, #4]
 80032a2:	4613      	mov	r3, r2
 80032a4:	011b      	lsls	r3, r3, #4
 80032a6:	1a9b      	subs	r3, r3, r2
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	440b      	add	r3, r1
 80032ac:	334d      	adds	r3, #77	@ 0x4d
 80032ae:	2207      	movs	r2, #7
 80032b0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	78fa      	ldrb	r2, [r7, #3]
 80032b8:	4611      	mov	r1, r2
 80032ba:	4618      	mov	r0, r3
 80032bc:	f005 fb41 	bl	8008942 <USB_HC_Halt>
 80032c0:	e09e      	b.n	8003400 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	78fa      	ldrb	r2, [r7, #3]
 80032c8:	4611      	mov	r1, r2
 80032ca:	4618      	mov	r0, r3
 80032cc:	f004 fd8f 	bl	8007dee <USB_ReadChInterrupts>
 80032d0:	4603      	mov	r3, r0
 80032d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032da:	d11b      	bne.n	8003314 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80032dc:	78fb      	ldrb	r3, [r7, #3]
 80032de:	015a      	lsls	r2, r3, #5
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	4413      	add	r3, r2
 80032e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032e8:	461a      	mov	r2, r3
 80032ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80032ee:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80032f0:	78fa      	ldrb	r2, [r7, #3]
 80032f2:	6879      	ldr	r1, [r7, #4]
 80032f4:	4613      	mov	r3, r2
 80032f6:	011b      	lsls	r3, r3, #4
 80032f8:	1a9b      	subs	r3, r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	440b      	add	r3, r1
 80032fe:	334d      	adds	r3, #77	@ 0x4d
 8003300:	2208      	movs	r2, #8
 8003302:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	78fa      	ldrb	r2, [r7, #3]
 800330a:	4611      	mov	r1, r2
 800330c:	4618      	mov	r0, r3
 800330e:	f005 fb18 	bl	8008942 <USB_HC_Halt>
 8003312:	e075      	b.n	8003400 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	78fa      	ldrb	r2, [r7, #3]
 800331a:	4611      	mov	r1, r2
 800331c:	4618      	mov	r0, r3
 800331e:	f004 fd66 	bl	8007dee <USB_ReadChInterrupts>
 8003322:	4603      	mov	r3, r0
 8003324:	f003 0308 	and.w	r3, r3, #8
 8003328:	2b08      	cmp	r3, #8
 800332a:	d11a      	bne.n	8003362 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800332c:	78fb      	ldrb	r3, [r7, #3]
 800332e:	015a      	lsls	r2, r3, #5
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	4413      	add	r3, r2
 8003334:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003338:	461a      	mov	r2, r3
 800333a:	2308      	movs	r3, #8
 800333c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800333e:	78fa      	ldrb	r2, [r7, #3]
 8003340:	6879      	ldr	r1, [r7, #4]
 8003342:	4613      	mov	r3, r2
 8003344:	011b      	lsls	r3, r3, #4
 8003346:	1a9b      	subs	r3, r3, r2
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	440b      	add	r3, r1
 800334c:	334d      	adds	r3, #77	@ 0x4d
 800334e:	2206      	movs	r2, #6
 8003350:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	78fa      	ldrb	r2, [r7, #3]
 8003358:	4611      	mov	r1, r2
 800335a:	4618      	mov	r0, r3
 800335c:	f005 faf1 	bl	8008942 <USB_HC_Halt>
 8003360:	e04e      	b.n	8003400 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	78fa      	ldrb	r2, [r7, #3]
 8003368:	4611      	mov	r1, r2
 800336a:	4618      	mov	r0, r3
 800336c:	f004 fd3f 	bl	8007dee <USB_ReadChInterrupts>
 8003370:	4603      	mov	r3, r0
 8003372:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003376:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800337a:	d11b      	bne.n	80033b4 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800337c:	78fb      	ldrb	r3, [r7, #3]
 800337e:	015a      	lsls	r2, r3, #5
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	4413      	add	r3, r2
 8003384:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003388:	461a      	mov	r2, r3
 800338a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800338e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003390:	78fa      	ldrb	r2, [r7, #3]
 8003392:	6879      	ldr	r1, [r7, #4]
 8003394:	4613      	mov	r3, r2
 8003396:	011b      	lsls	r3, r3, #4
 8003398:	1a9b      	subs	r3, r3, r2
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	440b      	add	r3, r1
 800339e:	334d      	adds	r3, #77	@ 0x4d
 80033a0:	2209      	movs	r2, #9
 80033a2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	78fa      	ldrb	r2, [r7, #3]
 80033aa:	4611      	mov	r1, r2
 80033ac:	4618      	mov	r0, r3
 80033ae:	f005 fac8 	bl	8008942 <USB_HC_Halt>
 80033b2:	e025      	b.n	8003400 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	78fa      	ldrb	r2, [r7, #3]
 80033ba:	4611      	mov	r1, r2
 80033bc:	4618      	mov	r0, r3
 80033be:	f004 fd16 	bl	8007dee <USB_ReadChInterrupts>
 80033c2:	4603      	mov	r3, r0
 80033c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033c8:	2b80      	cmp	r3, #128	@ 0x80
 80033ca:	d119      	bne.n	8003400 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80033cc:	78fb      	ldrb	r3, [r7, #3]
 80033ce:	015a      	lsls	r2, r3, #5
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	4413      	add	r3, r2
 80033d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033d8:	461a      	mov	r2, r3
 80033da:	2380      	movs	r3, #128	@ 0x80
 80033dc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80033de:	78fa      	ldrb	r2, [r7, #3]
 80033e0:	6879      	ldr	r1, [r7, #4]
 80033e2:	4613      	mov	r3, r2
 80033e4:	011b      	lsls	r3, r3, #4
 80033e6:	1a9b      	subs	r3, r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	440b      	add	r3, r1
 80033ec:	334d      	adds	r3, #77	@ 0x4d
 80033ee:	2207      	movs	r2, #7
 80033f0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	78fa      	ldrb	r2, [r7, #3]
 80033f8:	4611      	mov	r1, r2
 80033fa:	4618      	mov	r0, r3
 80033fc:	f005 faa1 	bl	8008942 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	78fa      	ldrb	r2, [r7, #3]
 8003406:	4611      	mov	r1, r2
 8003408:	4618      	mov	r0, r3
 800340a:	f004 fcf0 	bl	8007dee <USB_ReadChInterrupts>
 800340e:	4603      	mov	r3, r0
 8003410:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003414:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003418:	d112      	bne.n	8003440 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	78fa      	ldrb	r2, [r7, #3]
 8003420:	4611      	mov	r1, r2
 8003422:	4618      	mov	r0, r3
 8003424:	f005 fa8d 	bl	8008942 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003428:	78fb      	ldrb	r3, [r7, #3]
 800342a:	015a      	lsls	r2, r3, #5
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	4413      	add	r3, r2
 8003430:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003434:	461a      	mov	r2, r3
 8003436:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800343a:	6093      	str	r3, [r2, #8]
 800343c:	f000 bd75 	b.w	8003f2a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	78fa      	ldrb	r2, [r7, #3]
 8003446:	4611      	mov	r1, r2
 8003448:	4618      	mov	r0, r3
 800344a:	f004 fcd0 	bl	8007dee <USB_ReadChInterrupts>
 800344e:	4603      	mov	r3, r0
 8003450:	f003 0301 	and.w	r3, r3, #1
 8003454:	2b01      	cmp	r3, #1
 8003456:	f040 8128 	bne.w	80036aa <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800345a:	78fb      	ldrb	r3, [r7, #3]
 800345c:	015a      	lsls	r2, r3, #5
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	4413      	add	r3, r2
 8003462:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003466:	461a      	mov	r2, r3
 8003468:	2320      	movs	r3, #32
 800346a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 800346c:	78fa      	ldrb	r2, [r7, #3]
 800346e:	6879      	ldr	r1, [r7, #4]
 8003470:	4613      	mov	r3, r2
 8003472:	011b      	lsls	r3, r3, #4
 8003474:	1a9b      	subs	r3, r3, r2
 8003476:	009b      	lsls	r3, r3, #2
 8003478:	440b      	add	r3, r1
 800347a:	331b      	adds	r3, #27
 800347c:	781b      	ldrb	r3, [r3, #0]
 800347e:	2b01      	cmp	r3, #1
 8003480:	d119      	bne.n	80034b6 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003482:	78fa      	ldrb	r2, [r7, #3]
 8003484:	6879      	ldr	r1, [r7, #4]
 8003486:	4613      	mov	r3, r2
 8003488:	011b      	lsls	r3, r3, #4
 800348a:	1a9b      	subs	r3, r3, r2
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	440b      	add	r3, r1
 8003490:	331b      	adds	r3, #27
 8003492:	2200      	movs	r2, #0
 8003494:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003496:	78fb      	ldrb	r3, [r7, #3]
 8003498:	015a      	lsls	r2, r3, #5
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	4413      	add	r3, r2
 800349e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	78fa      	ldrb	r2, [r7, #3]
 80034a6:	0151      	lsls	r1, r2, #5
 80034a8:	693a      	ldr	r2, [r7, #16]
 80034aa:	440a      	add	r2, r1
 80034ac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80034b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034b4:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	799b      	ldrb	r3, [r3, #6]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d01b      	beq.n	80034f6 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80034be:	78fa      	ldrb	r2, [r7, #3]
 80034c0:	6879      	ldr	r1, [r7, #4]
 80034c2:	4613      	mov	r3, r2
 80034c4:	011b      	lsls	r3, r3, #4
 80034c6:	1a9b      	subs	r3, r3, r2
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	440b      	add	r3, r1
 80034cc:	3330      	adds	r3, #48	@ 0x30
 80034ce:	6819      	ldr	r1, [r3, #0]
 80034d0:	78fb      	ldrb	r3, [r7, #3]
 80034d2:	015a      	lsls	r2, r3, #5
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	4413      	add	r3, r2
 80034d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034dc:	691b      	ldr	r3, [r3, #16]
 80034de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034e2:	78fa      	ldrb	r2, [r7, #3]
 80034e4:	1ac9      	subs	r1, r1, r3
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	4613      	mov	r3, r2
 80034ea:	011b      	lsls	r3, r3, #4
 80034ec:	1a9b      	subs	r3, r3, r2
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	4403      	add	r3, r0
 80034f2:	3338      	adds	r3, #56	@ 0x38
 80034f4:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80034f6:	78fa      	ldrb	r2, [r7, #3]
 80034f8:	6879      	ldr	r1, [r7, #4]
 80034fa:	4613      	mov	r3, r2
 80034fc:	011b      	lsls	r3, r3, #4
 80034fe:	1a9b      	subs	r3, r3, r2
 8003500:	009b      	lsls	r3, r3, #2
 8003502:	440b      	add	r3, r1
 8003504:	334d      	adds	r3, #77	@ 0x4d
 8003506:	2201      	movs	r2, #1
 8003508:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800350a:	78fa      	ldrb	r2, [r7, #3]
 800350c:	6879      	ldr	r1, [r7, #4]
 800350e:	4613      	mov	r3, r2
 8003510:	011b      	lsls	r3, r3, #4
 8003512:	1a9b      	subs	r3, r3, r2
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	440b      	add	r3, r1
 8003518:	3344      	adds	r3, #68	@ 0x44
 800351a:	2200      	movs	r2, #0
 800351c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800351e:	78fb      	ldrb	r3, [r7, #3]
 8003520:	015a      	lsls	r2, r3, #5
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	4413      	add	r3, r2
 8003526:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800352a:	461a      	mov	r2, r3
 800352c:	2301      	movs	r3, #1
 800352e:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003530:	78fa      	ldrb	r2, [r7, #3]
 8003532:	6879      	ldr	r1, [r7, #4]
 8003534:	4613      	mov	r3, r2
 8003536:	011b      	lsls	r3, r3, #4
 8003538:	1a9b      	subs	r3, r3, r2
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	440b      	add	r3, r1
 800353e:	3326      	adds	r3, #38	@ 0x26
 8003540:	781b      	ldrb	r3, [r3, #0]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d00a      	beq.n	800355c <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003546:	78fa      	ldrb	r2, [r7, #3]
 8003548:	6879      	ldr	r1, [r7, #4]
 800354a:	4613      	mov	r3, r2
 800354c:	011b      	lsls	r3, r3, #4
 800354e:	1a9b      	subs	r3, r3, r2
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	440b      	add	r3, r1
 8003554:	3326      	adds	r3, #38	@ 0x26
 8003556:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003558:	2b02      	cmp	r3, #2
 800355a:	d110      	bne.n	800357e <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	78fa      	ldrb	r2, [r7, #3]
 8003562:	4611      	mov	r1, r2
 8003564:	4618      	mov	r0, r3
 8003566:	f005 f9ec 	bl	8008942 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800356a:	78fb      	ldrb	r3, [r7, #3]
 800356c:	015a      	lsls	r2, r3, #5
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	4413      	add	r3, r2
 8003572:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003576:	461a      	mov	r2, r3
 8003578:	2310      	movs	r3, #16
 800357a:	6093      	str	r3, [r2, #8]
 800357c:	e03d      	b.n	80035fa <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800357e:	78fa      	ldrb	r2, [r7, #3]
 8003580:	6879      	ldr	r1, [r7, #4]
 8003582:	4613      	mov	r3, r2
 8003584:	011b      	lsls	r3, r3, #4
 8003586:	1a9b      	subs	r3, r3, r2
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	440b      	add	r3, r1
 800358c:	3326      	adds	r3, #38	@ 0x26
 800358e:	781b      	ldrb	r3, [r3, #0]
 8003590:	2b03      	cmp	r3, #3
 8003592:	d00a      	beq.n	80035aa <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003594:	78fa      	ldrb	r2, [r7, #3]
 8003596:	6879      	ldr	r1, [r7, #4]
 8003598:	4613      	mov	r3, r2
 800359a:	011b      	lsls	r3, r3, #4
 800359c:	1a9b      	subs	r3, r3, r2
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	440b      	add	r3, r1
 80035a2:	3326      	adds	r3, #38	@ 0x26
 80035a4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d127      	bne.n	80035fa <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80035aa:	78fb      	ldrb	r3, [r7, #3]
 80035ac:	015a      	lsls	r2, r3, #5
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	4413      	add	r3, r2
 80035b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	78fa      	ldrb	r2, [r7, #3]
 80035ba:	0151      	lsls	r1, r2, #5
 80035bc:	693a      	ldr	r2, [r7, #16]
 80035be:	440a      	add	r2, r1
 80035c0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80035c4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80035c8:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80035ca:	78fa      	ldrb	r2, [r7, #3]
 80035cc:	6879      	ldr	r1, [r7, #4]
 80035ce:	4613      	mov	r3, r2
 80035d0:	011b      	lsls	r3, r3, #4
 80035d2:	1a9b      	subs	r3, r3, r2
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	440b      	add	r3, r1
 80035d8:	334c      	adds	r3, #76	@ 0x4c
 80035da:	2201      	movs	r2, #1
 80035dc:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80035de:	78fa      	ldrb	r2, [r7, #3]
 80035e0:	6879      	ldr	r1, [r7, #4]
 80035e2:	4613      	mov	r3, r2
 80035e4:	011b      	lsls	r3, r3, #4
 80035e6:	1a9b      	subs	r3, r3, r2
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	440b      	add	r3, r1
 80035ec:	334c      	adds	r3, #76	@ 0x4c
 80035ee:	781a      	ldrb	r2, [r3, #0]
 80035f0:	78fb      	ldrb	r3, [r7, #3]
 80035f2:	4619      	mov	r1, r3
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	f007 fd03 	bl	800b000 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	799b      	ldrb	r3, [r3, #6]
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d13b      	bne.n	800367a <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003602:	78fa      	ldrb	r2, [r7, #3]
 8003604:	6879      	ldr	r1, [r7, #4]
 8003606:	4613      	mov	r3, r2
 8003608:	011b      	lsls	r3, r3, #4
 800360a:	1a9b      	subs	r3, r3, r2
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	440b      	add	r3, r1
 8003610:	3338      	adds	r3, #56	@ 0x38
 8003612:	6819      	ldr	r1, [r3, #0]
 8003614:	78fa      	ldrb	r2, [r7, #3]
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	4613      	mov	r3, r2
 800361a:	011b      	lsls	r3, r3, #4
 800361c:	1a9b      	subs	r3, r3, r2
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	4403      	add	r3, r0
 8003622:	3328      	adds	r3, #40	@ 0x28
 8003624:	881b      	ldrh	r3, [r3, #0]
 8003626:	440b      	add	r3, r1
 8003628:	1e59      	subs	r1, r3, #1
 800362a:	78fa      	ldrb	r2, [r7, #3]
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	4613      	mov	r3, r2
 8003630:	011b      	lsls	r3, r3, #4
 8003632:	1a9b      	subs	r3, r3, r2
 8003634:	009b      	lsls	r3, r3, #2
 8003636:	4403      	add	r3, r0
 8003638:	3328      	adds	r3, #40	@ 0x28
 800363a:	881b      	ldrh	r3, [r3, #0]
 800363c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003640:	f003 0301 	and.w	r3, r3, #1
 8003644:	2b00      	cmp	r3, #0
 8003646:	f000 8470 	beq.w	8003f2a <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 800364a:	78fa      	ldrb	r2, [r7, #3]
 800364c:	6879      	ldr	r1, [r7, #4]
 800364e:	4613      	mov	r3, r2
 8003650:	011b      	lsls	r3, r3, #4
 8003652:	1a9b      	subs	r3, r3, r2
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	440b      	add	r3, r1
 8003658:	333c      	adds	r3, #60	@ 0x3c
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	78fa      	ldrb	r2, [r7, #3]
 800365e:	f083 0301 	eor.w	r3, r3, #1
 8003662:	b2d8      	uxtb	r0, r3
 8003664:	6879      	ldr	r1, [r7, #4]
 8003666:	4613      	mov	r3, r2
 8003668:	011b      	lsls	r3, r3, #4
 800366a:	1a9b      	subs	r3, r3, r2
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	440b      	add	r3, r1
 8003670:	333c      	adds	r3, #60	@ 0x3c
 8003672:	4602      	mov	r2, r0
 8003674:	701a      	strb	r2, [r3, #0]
 8003676:	f000 bc58 	b.w	8003f2a <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 800367a:	78fa      	ldrb	r2, [r7, #3]
 800367c:	6879      	ldr	r1, [r7, #4]
 800367e:	4613      	mov	r3, r2
 8003680:	011b      	lsls	r3, r3, #4
 8003682:	1a9b      	subs	r3, r3, r2
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	440b      	add	r3, r1
 8003688:	333c      	adds	r3, #60	@ 0x3c
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	78fa      	ldrb	r2, [r7, #3]
 800368e:	f083 0301 	eor.w	r3, r3, #1
 8003692:	b2d8      	uxtb	r0, r3
 8003694:	6879      	ldr	r1, [r7, #4]
 8003696:	4613      	mov	r3, r2
 8003698:	011b      	lsls	r3, r3, #4
 800369a:	1a9b      	subs	r3, r3, r2
 800369c:	009b      	lsls	r3, r3, #2
 800369e:	440b      	add	r3, r1
 80036a0:	333c      	adds	r3, #60	@ 0x3c
 80036a2:	4602      	mov	r2, r0
 80036a4:	701a      	strb	r2, [r3, #0]
 80036a6:	f000 bc40 	b.w	8003f2a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	78fa      	ldrb	r2, [r7, #3]
 80036b0:	4611      	mov	r1, r2
 80036b2:	4618      	mov	r0, r3
 80036b4:	f004 fb9b 	bl	8007dee <USB_ReadChInterrupts>
 80036b8:	4603      	mov	r3, r0
 80036ba:	f003 0320 	and.w	r3, r3, #32
 80036be:	2b20      	cmp	r3, #32
 80036c0:	d131      	bne.n	8003726 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80036c2:	78fb      	ldrb	r3, [r7, #3]
 80036c4:	015a      	lsls	r2, r3, #5
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	4413      	add	r3, r2
 80036ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036ce:	461a      	mov	r2, r3
 80036d0:	2320      	movs	r3, #32
 80036d2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80036d4:	78fa      	ldrb	r2, [r7, #3]
 80036d6:	6879      	ldr	r1, [r7, #4]
 80036d8:	4613      	mov	r3, r2
 80036da:	011b      	lsls	r3, r3, #4
 80036dc:	1a9b      	subs	r3, r3, r2
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	440b      	add	r3, r1
 80036e2:	331a      	adds	r3, #26
 80036e4:	781b      	ldrb	r3, [r3, #0]
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	f040 841f 	bne.w	8003f2a <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80036ec:	78fa      	ldrb	r2, [r7, #3]
 80036ee:	6879      	ldr	r1, [r7, #4]
 80036f0:	4613      	mov	r3, r2
 80036f2:	011b      	lsls	r3, r3, #4
 80036f4:	1a9b      	subs	r3, r3, r2
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	440b      	add	r3, r1
 80036fa:	331b      	adds	r3, #27
 80036fc:	2201      	movs	r2, #1
 80036fe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003700:	78fa      	ldrb	r2, [r7, #3]
 8003702:	6879      	ldr	r1, [r7, #4]
 8003704:	4613      	mov	r3, r2
 8003706:	011b      	lsls	r3, r3, #4
 8003708:	1a9b      	subs	r3, r3, r2
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	440b      	add	r3, r1
 800370e:	334d      	adds	r3, #77	@ 0x4d
 8003710:	2203      	movs	r2, #3
 8003712:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	78fa      	ldrb	r2, [r7, #3]
 800371a:	4611      	mov	r1, r2
 800371c:	4618      	mov	r0, r3
 800371e:	f005 f910 	bl	8008942 <USB_HC_Halt>
 8003722:	f000 bc02 	b.w	8003f2a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	78fa      	ldrb	r2, [r7, #3]
 800372c:	4611      	mov	r1, r2
 800372e:	4618      	mov	r0, r3
 8003730:	f004 fb5d 	bl	8007dee <USB_ReadChInterrupts>
 8003734:	4603      	mov	r3, r0
 8003736:	f003 0302 	and.w	r3, r3, #2
 800373a:	2b02      	cmp	r3, #2
 800373c:	f040 8305 	bne.w	8003d4a <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003740:	78fb      	ldrb	r3, [r7, #3]
 8003742:	015a      	lsls	r2, r3, #5
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	4413      	add	r3, r2
 8003748:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800374c:	461a      	mov	r2, r3
 800374e:	2302      	movs	r3, #2
 8003750:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003752:	78fa      	ldrb	r2, [r7, #3]
 8003754:	6879      	ldr	r1, [r7, #4]
 8003756:	4613      	mov	r3, r2
 8003758:	011b      	lsls	r3, r3, #4
 800375a:	1a9b      	subs	r3, r3, r2
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	440b      	add	r3, r1
 8003760:	334d      	adds	r3, #77	@ 0x4d
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	2b01      	cmp	r3, #1
 8003766:	d114      	bne.n	8003792 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003768:	78fa      	ldrb	r2, [r7, #3]
 800376a:	6879      	ldr	r1, [r7, #4]
 800376c:	4613      	mov	r3, r2
 800376e:	011b      	lsls	r3, r3, #4
 8003770:	1a9b      	subs	r3, r3, r2
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	440b      	add	r3, r1
 8003776:	334d      	adds	r3, #77	@ 0x4d
 8003778:	2202      	movs	r2, #2
 800377a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800377c:	78fa      	ldrb	r2, [r7, #3]
 800377e:	6879      	ldr	r1, [r7, #4]
 8003780:	4613      	mov	r3, r2
 8003782:	011b      	lsls	r3, r3, #4
 8003784:	1a9b      	subs	r3, r3, r2
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	440b      	add	r3, r1
 800378a:	334c      	adds	r3, #76	@ 0x4c
 800378c:	2201      	movs	r2, #1
 800378e:	701a      	strb	r2, [r3, #0]
 8003790:	e2cc      	b.n	8003d2c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003792:	78fa      	ldrb	r2, [r7, #3]
 8003794:	6879      	ldr	r1, [r7, #4]
 8003796:	4613      	mov	r3, r2
 8003798:	011b      	lsls	r3, r3, #4
 800379a:	1a9b      	subs	r3, r3, r2
 800379c:	009b      	lsls	r3, r3, #2
 800379e:	440b      	add	r3, r1
 80037a0:	334d      	adds	r3, #77	@ 0x4d
 80037a2:	781b      	ldrb	r3, [r3, #0]
 80037a4:	2b06      	cmp	r3, #6
 80037a6:	d114      	bne.n	80037d2 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80037a8:	78fa      	ldrb	r2, [r7, #3]
 80037aa:	6879      	ldr	r1, [r7, #4]
 80037ac:	4613      	mov	r3, r2
 80037ae:	011b      	lsls	r3, r3, #4
 80037b0:	1a9b      	subs	r3, r3, r2
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	440b      	add	r3, r1
 80037b6:	334d      	adds	r3, #77	@ 0x4d
 80037b8:	2202      	movs	r2, #2
 80037ba:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80037bc:	78fa      	ldrb	r2, [r7, #3]
 80037be:	6879      	ldr	r1, [r7, #4]
 80037c0:	4613      	mov	r3, r2
 80037c2:	011b      	lsls	r3, r3, #4
 80037c4:	1a9b      	subs	r3, r3, r2
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	440b      	add	r3, r1
 80037ca:	334c      	adds	r3, #76	@ 0x4c
 80037cc:	2205      	movs	r2, #5
 80037ce:	701a      	strb	r2, [r3, #0]
 80037d0:	e2ac      	b.n	8003d2c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80037d2:	78fa      	ldrb	r2, [r7, #3]
 80037d4:	6879      	ldr	r1, [r7, #4]
 80037d6:	4613      	mov	r3, r2
 80037d8:	011b      	lsls	r3, r3, #4
 80037da:	1a9b      	subs	r3, r3, r2
 80037dc:	009b      	lsls	r3, r3, #2
 80037de:	440b      	add	r3, r1
 80037e0:	334d      	adds	r3, #77	@ 0x4d
 80037e2:	781b      	ldrb	r3, [r3, #0]
 80037e4:	2b07      	cmp	r3, #7
 80037e6:	d00b      	beq.n	8003800 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80037e8:	78fa      	ldrb	r2, [r7, #3]
 80037ea:	6879      	ldr	r1, [r7, #4]
 80037ec:	4613      	mov	r3, r2
 80037ee:	011b      	lsls	r3, r3, #4
 80037f0:	1a9b      	subs	r3, r3, r2
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	440b      	add	r3, r1
 80037f6:	334d      	adds	r3, #77	@ 0x4d
 80037f8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80037fa:	2b09      	cmp	r3, #9
 80037fc:	f040 80a6 	bne.w	800394c <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003800:	78fa      	ldrb	r2, [r7, #3]
 8003802:	6879      	ldr	r1, [r7, #4]
 8003804:	4613      	mov	r3, r2
 8003806:	011b      	lsls	r3, r3, #4
 8003808:	1a9b      	subs	r3, r3, r2
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	440b      	add	r3, r1
 800380e:	334d      	adds	r3, #77	@ 0x4d
 8003810:	2202      	movs	r2, #2
 8003812:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003814:	78fa      	ldrb	r2, [r7, #3]
 8003816:	6879      	ldr	r1, [r7, #4]
 8003818:	4613      	mov	r3, r2
 800381a:	011b      	lsls	r3, r3, #4
 800381c:	1a9b      	subs	r3, r3, r2
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	440b      	add	r3, r1
 8003822:	3344      	adds	r3, #68	@ 0x44
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	1c59      	adds	r1, r3, #1
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	4613      	mov	r3, r2
 800382c:	011b      	lsls	r3, r3, #4
 800382e:	1a9b      	subs	r3, r3, r2
 8003830:	009b      	lsls	r3, r3, #2
 8003832:	4403      	add	r3, r0
 8003834:	3344      	adds	r3, #68	@ 0x44
 8003836:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003838:	78fa      	ldrb	r2, [r7, #3]
 800383a:	6879      	ldr	r1, [r7, #4]
 800383c:	4613      	mov	r3, r2
 800383e:	011b      	lsls	r3, r3, #4
 8003840:	1a9b      	subs	r3, r3, r2
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	440b      	add	r3, r1
 8003846:	3344      	adds	r3, #68	@ 0x44
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2b02      	cmp	r3, #2
 800384c:	d943      	bls.n	80038d6 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800384e:	78fa      	ldrb	r2, [r7, #3]
 8003850:	6879      	ldr	r1, [r7, #4]
 8003852:	4613      	mov	r3, r2
 8003854:	011b      	lsls	r3, r3, #4
 8003856:	1a9b      	subs	r3, r3, r2
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	440b      	add	r3, r1
 800385c:	3344      	adds	r3, #68	@ 0x44
 800385e:	2200      	movs	r2, #0
 8003860:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003862:	78fa      	ldrb	r2, [r7, #3]
 8003864:	6879      	ldr	r1, [r7, #4]
 8003866:	4613      	mov	r3, r2
 8003868:	011b      	lsls	r3, r3, #4
 800386a:	1a9b      	subs	r3, r3, r2
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	440b      	add	r3, r1
 8003870:	331a      	adds	r3, #26
 8003872:	781b      	ldrb	r3, [r3, #0]
 8003874:	2b01      	cmp	r3, #1
 8003876:	d123      	bne.n	80038c0 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003878:	78fa      	ldrb	r2, [r7, #3]
 800387a:	6879      	ldr	r1, [r7, #4]
 800387c:	4613      	mov	r3, r2
 800387e:	011b      	lsls	r3, r3, #4
 8003880:	1a9b      	subs	r3, r3, r2
 8003882:	009b      	lsls	r3, r3, #2
 8003884:	440b      	add	r3, r1
 8003886:	331b      	adds	r3, #27
 8003888:	2200      	movs	r2, #0
 800388a:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 800388c:	78fa      	ldrb	r2, [r7, #3]
 800388e:	6879      	ldr	r1, [r7, #4]
 8003890:	4613      	mov	r3, r2
 8003892:	011b      	lsls	r3, r3, #4
 8003894:	1a9b      	subs	r3, r3, r2
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	440b      	add	r3, r1
 800389a:	331c      	adds	r3, #28
 800389c:	2200      	movs	r2, #0
 800389e:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80038a0:	78fb      	ldrb	r3, [r7, #3]
 80038a2:	015a      	lsls	r2, r3, #5
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	4413      	add	r3, r2
 80038a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	78fa      	ldrb	r2, [r7, #3]
 80038b0:	0151      	lsls	r1, r2, #5
 80038b2:	693a      	ldr	r2, [r7, #16]
 80038b4:	440a      	add	r2, r1
 80038b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80038ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038be:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80038c0:	78fa      	ldrb	r2, [r7, #3]
 80038c2:	6879      	ldr	r1, [r7, #4]
 80038c4:	4613      	mov	r3, r2
 80038c6:	011b      	lsls	r3, r3, #4
 80038c8:	1a9b      	subs	r3, r3, r2
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	440b      	add	r3, r1
 80038ce:	334c      	adds	r3, #76	@ 0x4c
 80038d0:	2204      	movs	r2, #4
 80038d2:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80038d4:	e229      	b.n	8003d2a <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80038d6:	78fa      	ldrb	r2, [r7, #3]
 80038d8:	6879      	ldr	r1, [r7, #4]
 80038da:	4613      	mov	r3, r2
 80038dc:	011b      	lsls	r3, r3, #4
 80038de:	1a9b      	subs	r3, r3, r2
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	440b      	add	r3, r1
 80038e4:	334c      	adds	r3, #76	@ 0x4c
 80038e6:	2202      	movs	r2, #2
 80038e8:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80038ea:	78fa      	ldrb	r2, [r7, #3]
 80038ec:	6879      	ldr	r1, [r7, #4]
 80038ee:	4613      	mov	r3, r2
 80038f0:	011b      	lsls	r3, r3, #4
 80038f2:	1a9b      	subs	r3, r3, r2
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	440b      	add	r3, r1
 80038f8:	3326      	adds	r3, #38	@ 0x26
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d00b      	beq.n	8003918 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003900:	78fa      	ldrb	r2, [r7, #3]
 8003902:	6879      	ldr	r1, [r7, #4]
 8003904:	4613      	mov	r3, r2
 8003906:	011b      	lsls	r3, r3, #4
 8003908:	1a9b      	subs	r3, r3, r2
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	440b      	add	r3, r1
 800390e:	3326      	adds	r3, #38	@ 0x26
 8003910:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003912:	2b02      	cmp	r3, #2
 8003914:	f040 8209 	bne.w	8003d2a <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003918:	78fb      	ldrb	r3, [r7, #3]
 800391a:	015a      	lsls	r2, r3, #5
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	4413      	add	r3, r2
 8003920:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800392e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003936:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003938:	78fb      	ldrb	r3, [r7, #3]
 800393a:	015a      	lsls	r2, r3, #5
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	4413      	add	r3, r2
 8003940:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003944:	461a      	mov	r2, r3
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800394a:	e1ee      	b.n	8003d2a <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800394c:	78fa      	ldrb	r2, [r7, #3]
 800394e:	6879      	ldr	r1, [r7, #4]
 8003950:	4613      	mov	r3, r2
 8003952:	011b      	lsls	r3, r3, #4
 8003954:	1a9b      	subs	r3, r3, r2
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	440b      	add	r3, r1
 800395a:	334d      	adds	r3, #77	@ 0x4d
 800395c:	781b      	ldrb	r3, [r3, #0]
 800395e:	2b05      	cmp	r3, #5
 8003960:	f040 80c8 	bne.w	8003af4 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003964:	78fa      	ldrb	r2, [r7, #3]
 8003966:	6879      	ldr	r1, [r7, #4]
 8003968:	4613      	mov	r3, r2
 800396a:	011b      	lsls	r3, r3, #4
 800396c:	1a9b      	subs	r3, r3, r2
 800396e:	009b      	lsls	r3, r3, #2
 8003970:	440b      	add	r3, r1
 8003972:	334d      	adds	r3, #77	@ 0x4d
 8003974:	2202      	movs	r2, #2
 8003976:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003978:	78fa      	ldrb	r2, [r7, #3]
 800397a:	6879      	ldr	r1, [r7, #4]
 800397c:	4613      	mov	r3, r2
 800397e:	011b      	lsls	r3, r3, #4
 8003980:	1a9b      	subs	r3, r3, r2
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	440b      	add	r3, r1
 8003986:	331b      	adds	r3, #27
 8003988:	781b      	ldrb	r3, [r3, #0]
 800398a:	2b01      	cmp	r3, #1
 800398c:	f040 81ce 	bne.w	8003d2c <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003990:	78fa      	ldrb	r2, [r7, #3]
 8003992:	6879      	ldr	r1, [r7, #4]
 8003994:	4613      	mov	r3, r2
 8003996:	011b      	lsls	r3, r3, #4
 8003998:	1a9b      	subs	r3, r3, r2
 800399a:	009b      	lsls	r3, r3, #2
 800399c:	440b      	add	r3, r1
 800399e:	3326      	adds	r3, #38	@ 0x26
 80039a0:	781b      	ldrb	r3, [r3, #0]
 80039a2:	2b03      	cmp	r3, #3
 80039a4:	d16b      	bne.n	8003a7e <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80039a6:	78fa      	ldrb	r2, [r7, #3]
 80039a8:	6879      	ldr	r1, [r7, #4]
 80039aa:	4613      	mov	r3, r2
 80039ac:	011b      	lsls	r3, r3, #4
 80039ae:	1a9b      	subs	r3, r3, r2
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	440b      	add	r3, r1
 80039b4:	3348      	adds	r3, #72	@ 0x48
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	1c59      	adds	r1, r3, #1
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	4613      	mov	r3, r2
 80039be:	011b      	lsls	r3, r3, #4
 80039c0:	1a9b      	subs	r3, r3, r2
 80039c2:	009b      	lsls	r3, r3, #2
 80039c4:	4403      	add	r3, r0
 80039c6:	3348      	adds	r3, #72	@ 0x48
 80039c8:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80039ca:	78fa      	ldrb	r2, [r7, #3]
 80039cc:	6879      	ldr	r1, [r7, #4]
 80039ce:	4613      	mov	r3, r2
 80039d0:	011b      	lsls	r3, r3, #4
 80039d2:	1a9b      	subs	r3, r3, r2
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	440b      	add	r3, r1
 80039d8:	3348      	adds	r3, #72	@ 0x48
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	2b02      	cmp	r3, #2
 80039de:	d943      	bls.n	8003a68 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80039e0:	78fa      	ldrb	r2, [r7, #3]
 80039e2:	6879      	ldr	r1, [r7, #4]
 80039e4:	4613      	mov	r3, r2
 80039e6:	011b      	lsls	r3, r3, #4
 80039e8:	1a9b      	subs	r3, r3, r2
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	440b      	add	r3, r1
 80039ee:	3348      	adds	r3, #72	@ 0x48
 80039f0:	2200      	movs	r2, #0
 80039f2:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80039f4:	78fa      	ldrb	r2, [r7, #3]
 80039f6:	6879      	ldr	r1, [r7, #4]
 80039f8:	4613      	mov	r3, r2
 80039fa:	011b      	lsls	r3, r3, #4
 80039fc:	1a9b      	subs	r3, r3, r2
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	440b      	add	r3, r1
 8003a02:	331b      	adds	r3, #27
 8003a04:	2200      	movs	r2, #0
 8003a06:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003a08:	78fa      	ldrb	r2, [r7, #3]
 8003a0a:	6879      	ldr	r1, [r7, #4]
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	011b      	lsls	r3, r3, #4
 8003a10:	1a9b      	subs	r3, r3, r2
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	440b      	add	r3, r1
 8003a16:	3344      	adds	r3, #68	@ 0x44
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d809      	bhi.n	8003a32 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003a1e:	78fa      	ldrb	r2, [r7, #3]
 8003a20:	6879      	ldr	r1, [r7, #4]
 8003a22:	4613      	mov	r3, r2
 8003a24:	011b      	lsls	r3, r3, #4
 8003a26:	1a9b      	subs	r3, r3, r2
 8003a28:	009b      	lsls	r3, r3, #2
 8003a2a:	440b      	add	r3, r1
 8003a2c:	331c      	adds	r3, #28
 8003a2e:	2201      	movs	r2, #1
 8003a30:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003a32:	78fb      	ldrb	r3, [r7, #3]
 8003a34:	015a      	lsls	r2, r3, #5
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	4413      	add	r3, r2
 8003a3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	78fa      	ldrb	r2, [r7, #3]
 8003a42:	0151      	lsls	r1, r2, #5
 8003a44:	693a      	ldr	r2, [r7, #16]
 8003a46:	440a      	add	r2, r1
 8003a48:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003a4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a50:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8003a52:	78fa      	ldrb	r2, [r7, #3]
 8003a54:	6879      	ldr	r1, [r7, #4]
 8003a56:	4613      	mov	r3, r2
 8003a58:	011b      	lsls	r3, r3, #4
 8003a5a:	1a9b      	subs	r3, r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	440b      	add	r3, r1
 8003a60:	334c      	adds	r3, #76	@ 0x4c
 8003a62:	2204      	movs	r2, #4
 8003a64:	701a      	strb	r2, [r3, #0]
 8003a66:	e014      	b.n	8003a92 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003a68:	78fa      	ldrb	r2, [r7, #3]
 8003a6a:	6879      	ldr	r1, [r7, #4]
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	011b      	lsls	r3, r3, #4
 8003a70:	1a9b      	subs	r3, r3, r2
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	440b      	add	r3, r1
 8003a76:	334c      	adds	r3, #76	@ 0x4c
 8003a78:	2202      	movs	r2, #2
 8003a7a:	701a      	strb	r2, [r3, #0]
 8003a7c:	e009      	b.n	8003a92 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003a7e:	78fa      	ldrb	r2, [r7, #3]
 8003a80:	6879      	ldr	r1, [r7, #4]
 8003a82:	4613      	mov	r3, r2
 8003a84:	011b      	lsls	r3, r3, #4
 8003a86:	1a9b      	subs	r3, r3, r2
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	440b      	add	r3, r1
 8003a8c:	334c      	adds	r3, #76	@ 0x4c
 8003a8e:	2202      	movs	r2, #2
 8003a90:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003a92:	78fa      	ldrb	r2, [r7, #3]
 8003a94:	6879      	ldr	r1, [r7, #4]
 8003a96:	4613      	mov	r3, r2
 8003a98:	011b      	lsls	r3, r3, #4
 8003a9a:	1a9b      	subs	r3, r3, r2
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	440b      	add	r3, r1
 8003aa0:	3326      	adds	r3, #38	@ 0x26
 8003aa2:	781b      	ldrb	r3, [r3, #0]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d00b      	beq.n	8003ac0 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003aa8:	78fa      	ldrb	r2, [r7, #3]
 8003aaa:	6879      	ldr	r1, [r7, #4]
 8003aac:	4613      	mov	r3, r2
 8003aae:	011b      	lsls	r3, r3, #4
 8003ab0:	1a9b      	subs	r3, r3, r2
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	440b      	add	r3, r1
 8003ab6:	3326      	adds	r3, #38	@ 0x26
 8003ab8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003aba:	2b02      	cmp	r3, #2
 8003abc:	f040 8136 	bne.w	8003d2c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003ac0:	78fb      	ldrb	r3, [r7, #3]
 8003ac2:	015a      	lsls	r2, r3, #5
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	4413      	add	r3, r2
 8003ac8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003ad6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003ade:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003ae0:	78fb      	ldrb	r3, [r7, #3]
 8003ae2:	015a      	lsls	r2, r3, #5
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	4413      	add	r3, r2
 8003ae8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003aec:	461a      	mov	r2, r3
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	6013      	str	r3, [r2, #0]
 8003af2:	e11b      	b.n	8003d2c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003af4:	78fa      	ldrb	r2, [r7, #3]
 8003af6:	6879      	ldr	r1, [r7, #4]
 8003af8:	4613      	mov	r3, r2
 8003afa:	011b      	lsls	r3, r3, #4
 8003afc:	1a9b      	subs	r3, r3, r2
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	440b      	add	r3, r1
 8003b02:	334d      	adds	r3, #77	@ 0x4d
 8003b04:	781b      	ldrb	r3, [r3, #0]
 8003b06:	2b03      	cmp	r3, #3
 8003b08:	f040 8081 	bne.w	8003c0e <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003b0c:	78fa      	ldrb	r2, [r7, #3]
 8003b0e:	6879      	ldr	r1, [r7, #4]
 8003b10:	4613      	mov	r3, r2
 8003b12:	011b      	lsls	r3, r3, #4
 8003b14:	1a9b      	subs	r3, r3, r2
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	440b      	add	r3, r1
 8003b1a:	334d      	adds	r3, #77	@ 0x4d
 8003b1c:	2202      	movs	r2, #2
 8003b1e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003b20:	78fa      	ldrb	r2, [r7, #3]
 8003b22:	6879      	ldr	r1, [r7, #4]
 8003b24:	4613      	mov	r3, r2
 8003b26:	011b      	lsls	r3, r3, #4
 8003b28:	1a9b      	subs	r3, r3, r2
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	440b      	add	r3, r1
 8003b2e:	331b      	adds	r3, #27
 8003b30:	781b      	ldrb	r3, [r3, #0]
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	f040 80fa 	bne.w	8003d2c <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003b38:	78fa      	ldrb	r2, [r7, #3]
 8003b3a:	6879      	ldr	r1, [r7, #4]
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	011b      	lsls	r3, r3, #4
 8003b40:	1a9b      	subs	r3, r3, r2
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	440b      	add	r3, r1
 8003b46:	334c      	adds	r3, #76	@ 0x4c
 8003b48:	2202      	movs	r2, #2
 8003b4a:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8003b4c:	78fb      	ldrb	r3, [r7, #3]
 8003b4e:	015a      	lsls	r2, r3, #5
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	4413      	add	r3, r2
 8003b54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	78fa      	ldrb	r2, [r7, #3]
 8003b5c:	0151      	lsls	r1, r2, #5
 8003b5e:	693a      	ldr	r2, [r7, #16]
 8003b60:	440a      	add	r2, r1
 8003b62:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003b66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b6a:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8003b6c:	78fb      	ldrb	r3, [r7, #3]
 8003b6e:	015a      	lsls	r2, r3, #5
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	4413      	add	r3, r2
 8003b74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	78fa      	ldrb	r2, [r7, #3]
 8003b7c:	0151      	lsls	r1, r2, #5
 8003b7e:	693a      	ldr	r2, [r7, #16]
 8003b80:	440a      	add	r2, r1
 8003b82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003b86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003b8a:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003b8c:	78fb      	ldrb	r3, [r7, #3]
 8003b8e:	015a      	lsls	r2, r3, #5
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	4413      	add	r3, r2
 8003b94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b98:	68db      	ldr	r3, [r3, #12]
 8003b9a:	78fa      	ldrb	r2, [r7, #3]
 8003b9c:	0151      	lsls	r1, r2, #5
 8003b9e:	693a      	ldr	r2, [r7, #16]
 8003ba0:	440a      	add	r2, r1
 8003ba2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003ba6:	f023 0320 	bic.w	r3, r3, #32
 8003baa:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003bac:	78fa      	ldrb	r2, [r7, #3]
 8003bae:	6879      	ldr	r1, [r7, #4]
 8003bb0:	4613      	mov	r3, r2
 8003bb2:	011b      	lsls	r3, r3, #4
 8003bb4:	1a9b      	subs	r3, r3, r2
 8003bb6:	009b      	lsls	r3, r3, #2
 8003bb8:	440b      	add	r3, r1
 8003bba:	3326      	adds	r3, #38	@ 0x26
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00b      	beq.n	8003bda <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003bc2:	78fa      	ldrb	r2, [r7, #3]
 8003bc4:	6879      	ldr	r1, [r7, #4]
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	011b      	lsls	r3, r3, #4
 8003bca:	1a9b      	subs	r3, r3, r2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	440b      	add	r3, r1
 8003bd0:	3326      	adds	r3, #38	@ 0x26
 8003bd2:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	f040 80a9 	bne.w	8003d2c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003bda:	78fb      	ldrb	r3, [r7, #3]
 8003bdc:	015a      	lsls	r2, r3, #5
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	4413      	add	r3, r2
 8003be2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003bf0:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003bf8:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003bfa:	78fb      	ldrb	r3, [r7, #3]
 8003bfc:	015a      	lsls	r2, r3, #5
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	4413      	add	r3, r2
 8003c02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c06:	461a      	mov	r2, r3
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6013      	str	r3, [r2, #0]
 8003c0c:	e08e      	b.n	8003d2c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003c0e:	78fa      	ldrb	r2, [r7, #3]
 8003c10:	6879      	ldr	r1, [r7, #4]
 8003c12:	4613      	mov	r3, r2
 8003c14:	011b      	lsls	r3, r3, #4
 8003c16:	1a9b      	subs	r3, r3, r2
 8003c18:	009b      	lsls	r3, r3, #2
 8003c1a:	440b      	add	r3, r1
 8003c1c:	334d      	adds	r3, #77	@ 0x4d
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	2b04      	cmp	r3, #4
 8003c22:	d143      	bne.n	8003cac <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003c24:	78fa      	ldrb	r2, [r7, #3]
 8003c26:	6879      	ldr	r1, [r7, #4]
 8003c28:	4613      	mov	r3, r2
 8003c2a:	011b      	lsls	r3, r3, #4
 8003c2c:	1a9b      	subs	r3, r3, r2
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	440b      	add	r3, r1
 8003c32:	334d      	adds	r3, #77	@ 0x4d
 8003c34:	2202      	movs	r2, #2
 8003c36:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003c38:	78fa      	ldrb	r2, [r7, #3]
 8003c3a:	6879      	ldr	r1, [r7, #4]
 8003c3c:	4613      	mov	r3, r2
 8003c3e:	011b      	lsls	r3, r3, #4
 8003c40:	1a9b      	subs	r3, r3, r2
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	440b      	add	r3, r1
 8003c46:	334c      	adds	r3, #76	@ 0x4c
 8003c48:	2202      	movs	r2, #2
 8003c4a:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003c4c:	78fa      	ldrb	r2, [r7, #3]
 8003c4e:	6879      	ldr	r1, [r7, #4]
 8003c50:	4613      	mov	r3, r2
 8003c52:	011b      	lsls	r3, r3, #4
 8003c54:	1a9b      	subs	r3, r3, r2
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	440b      	add	r3, r1
 8003c5a:	3326      	adds	r3, #38	@ 0x26
 8003c5c:	781b      	ldrb	r3, [r3, #0]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d00a      	beq.n	8003c78 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003c62:	78fa      	ldrb	r2, [r7, #3]
 8003c64:	6879      	ldr	r1, [r7, #4]
 8003c66:	4613      	mov	r3, r2
 8003c68:	011b      	lsls	r3, r3, #4
 8003c6a:	1a9b      	subs	r3, r3, r2
 8003c6c:	009b      	lsls	r3, r3, #2
 8003c6e:	440b      	add	r3, r1
 8003c70:	3326      	adds	r3, #38	@ 0x26
 8003c72:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003c74:	2b02      	cmp	r3, #2
 8003c76:	d159      	bne.n	8003d2c <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003c78:	78fb      	ldrb	r3, [r7, #3]
 8003c7a:	015a      	lsls	r2, r3, #5
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	4413      	add	r3, r2
 8003c80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003c8e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003c96:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003c98:	78fb      	ldrb	r3, [r7, #3]
 8003c9a:	015a      	lsls	r2, r3, #5
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	4413      	add	r3, r2
 8003ca0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	6013      	str	r3, [r2, #0]
 8003caa:	e03f      	b.n	8003d2c <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003cac:	78fa      	ldrb	r2, [r7, #3]
 8003cae:	6879      	ldr	r1, [r7, #4]
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	011b      	lsls	r3, r3, #4
 8003cb4:	1a9b      	subs	r3, r3, r2
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	440b      	add	r3, r1
 8003cba:	334d      	adds	r3, #77	@ 0x4d
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	2b08      	cmp	r3, #8
 8003cc0:	d126      	bne.n	8003d10 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003cc2:	78fa      	ldrb	r2, [r7, #3]
 8003cc4:	6879      	ldr	r1, [r7, #4]
 8003cc6:	4613      	mov	r3, r2
 8003cc8:	011b      	lsls	r3, r3, #4
 8003cca:	1a9b      	subs	r3, r3, r2
 8003ccc:	009b      	lsls	r3, r3, #2
 8003cce:	440b      	add	r3, r1
 8003cd0:	334d      	adds	r3, #77	@ 0x4d
 8003cd2:	2202      	movs	r2, #2
 8003cd4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003cd6:	78fa      	ldrb	r2, [r7, #3]
 8003cd8:	6879      	ldr	r1, [r7, #4]
 8003cda:	4613      	mov	r3, r2
 8003cdc:	011b      	lsls	r3, r3, #4
 8003cde:	1a9b      	subs	r3, r3, r2
 8003ce0:	009b      	lsls	r3, r3, #2
 8003ce2:	440b      	add	r3, r1
 8003ce4:	3344      	adds	r3, #68	@ 0x44
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	1c59      	adds	r1, r3, #1
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	4613      	mov	r3, r2
 8003cee:	011b      	lsls	r3, r3, #4
 8003cf0:	1a9b      	subs	r3, r3, r2
 8003cf2:	009b      	lsls	r3, r3, #2
 8003cf4:	4403      	add	r3, r0
 8003cf6:	3344      	adds	r3, #68	@ 0x44
 8003cf8:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003cfa:	78fa      	ldrb	r2, [r7, #3]
 8003cfc:	6879      	ldr	r1, [r7, #4]
 8003cfe:	4613      	mov	r3, r2
 8003d00:	011b      	lsls	r3, r3, #4
 8003d02:	1a9b      	subs	r3, r3, r2
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	440b      	add	r3, r1
 8003d08:	334c      	adds	r3, #76	@ 0x4c
 8003d0a:	2204      	movs	r2, #4
 8003d0c:	701a      	strb	r2, [r3, #0]
 8003d0e:	e00d      	b.n	8003d2c <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003d10:	78fa      	ldrb	r2, [r7, #3]
 8003d12:	6879      	ldr	r1, [r7, #4]
 8003d14:	4613      	mov	r3, r2
 8003d16:	011b      	lsls	r3, r3, #4
 8003d18:	1a9b      	subs	r3, r3, r2
 8003d1a:	009b      	lsls	r3, r3, #2
 8003d1c:	440b      	add	r3, r1
 8003d1e:	334d      	adds	r3, #77	@ 0x4d
 8003d20:	781b      	ldrb	r3, [r3, #0]
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	f000 8100 	beq.w	8003f28 <HCD_HC_IN_IRQHandler+0xcca>
 8003d28:	e000      	b.n	8003d2c <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003d2a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003d2c:	78fa      	ldrb	r2, [r7, #3]
 8003d2e:	6879      	ldr	r1, [r7, #4]
 8003d30:	4613      	mov	r3, r2
 8003d32:	011b      	lsls	r3, r3, #4
 8003d34:	1a9b      	subs	r3, r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	440b      	add	r3, r1
 8003d3a:	334c      	adds	r3, #76	@ 0x4c
 8003d3c:	781a      	ldrb	r2, [r3, #0]
 8003d3e:	78fb      	ldrb	r3, [r7, #3]
 8003d40:	4619      	mov	r1, r3
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f007 f95c 	bl	800b000 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003d48:	e0ef      	b.n	8003f2a <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	78fa      	ldrb	r2, [r7, #3]
 8003d50:	4611      	mov	r1, r2
 8003d52:	4618      	mov	r0, r3
 8003d54:	f004 f84b 	bl	8007dee <USB_ReadChInterrupts>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d5e:	2b40      	cmp	r3, #64	@ 0x40
 8003d60:	d12f      	bne.n	8003dc2 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003d62:	78fb      	ldrb	r3, [r7, #3]
 8003d64:	015a      	lsls	r2, r3, #5
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	4413      	add	r3, r2
 8003d6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d6e:	461a      	mov	r2, r3
 8003d70:	2340      	movs	r3, #64	@ 0x40
 8003d72:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003d74:	78fa      	ldrb	r2, [r7, #3]
 8003d76:	6879      	ldr	r1, [r7, #4]
 8003d78:	4613      	mov	r3, r2
 8003d7a:	011b      	lsls	r3, r3, #4
 8003d7c:	1a9b      	subs	r3, r3, r2
 8003d7e:	009b      	lsls	r3, r3, #2
 8003d80:	440b      	add	r3, r1
 8003d82:	334d      	adds	r3, #77	@ 0x4d
 8003d84:	2205      	movs	r2, #5
 8003d86:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003d88:	78fa      	ldrb	r2, [r7, #3]
 8003d8a:	6879      	ldr	r1, [r7, #4]
 8003d8c:	4613      	mov	r3, r2
 8003d8e:	011b      	lsls	r3, r3, #4
 8003d90:	1a9b      	subs	r3, r3, r2
 8003d92:	009b      	lsls	r3, r3, #2
 8003d94:	440b      	add	r3, r1
 8003d96:	331a      	adds	r3, #26
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d109      	bne.n	8003db2 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003d9e:	78fa      	ldrb	r2, [r7, #3]
 8003da0:	6879      	ldr	r1, [r7, #4]
 8003da2:	4613      	mov	r3, r2
 8003da4:	011b      	lsls	r3, r3, #4
 8003da6:	1a9b      	subs	r3, r3, r2
 8003da8:	009b      	lsls	r3, r3, #2
 8003daa:	440b      	add	r3, r1
 8003dac:	3344      	adds	r3, #68	@ 0x44
 8003dae:	2200      	movs	r2, #0
 8003db0:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	78fa      	ldrb	r2, [r7, #3]
 8003db8:	4611      	mov	r1, r2
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f004 fdc1 	bl	8008942 <USB_HC_Halt>
 8003dc0:	e0b3      	b.n	8003f2a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	78fa      	ldrb	r2, [r7, #3]
 8003dc8:	4611      	mov	r1, r2
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f004 f80f 	bl	8007dee <USB_ReadChInterrupts>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	f003 0310 	and.w	r3, r3, #16
 8003dd6:	2b10      	cmp	r3, #16
 8003dd8:	f040 80a7 	bne.w	8003f2a <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003ddc:	78fa      	ldrb	r2, [r7, #3]
 8003dde:	6879      	ldr	r1, [r7, #4]
 8003de0:	4613      	mov	r3, r2
 8003de2:	011b      	lsls	r3, r3, #4
 8003de4:	1a9b      	subs	r3, r3, r2
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	440b      	add	r3, r1
 8003dea:	3326      	adds	r3, #38	@ 0x26
 8003dec:	781b      	ldrb	r3, [r3, #0]
 8003dee:	2b03      	cmp	r3, #3
 8003df0:	d11b      	bne.n	8003e2a <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003df2:	78fa      	ldrb	r2, [r7, #3]
 8003df4:	6879      	ldr	r1, [r7, #4]
 8003df6:	4613      	mov	r3, r2
 8003df8:	011b      	lsls	r3, r3, #4
 8003dfa:	1a9b      	subs	r3, r3, r2
 8003dfc:	009b      	lsls	r3, r3, #2
 8003dfe:	440b      	add	r3, r1
 8003e00:	3344      	adds	r3, #68	@ 0x44
 8003e02:	2200      	movs	r2, #0
 8003e04:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8003e06:	78fa      	ldrb	r2, [r7, #3]
 8003e08:	6879      	ldr	r1, [r7, #4]
 8003e0a:	4613      	mov	r3, r2
 8003e0c:	011b      	lsls	r3, r3, #4
 8003e0e:	1a9b      	subs	r3, r3, r2
 8003e10:	009b      	lsls	r3, r3, #2
 8003e12:	440b      	add	r3, r1
 8003e14:	334d      	adds	r3, #77	@ 0x4d
 8003e16:	2204      	movs	r2, #4
 8003e18:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	78fa      	ldrb	r2, [r7, #3]
 8003e20:	4611      	mov	r1, r2
 8003e22:	4618      	mov	r0, r3
 8003e24:	f004 fd8d 	bl	8008942 <USB_HC_Halt>
 8003e28:	e03f      	b.n	8003eaa <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e2a:	78fa      	ldrb	r2, [r7, #3]
 8003e2c:	6879      	ldr	r1, [r7, #4]
 8003e2e:	4613      	mov	r3, r2
 8003e30:	011b      	lsls	r3, r3, #4
 8003e32:	1a9b      	subs	r3, r3, r2
 8003e34:	009b      	lsls	r3, r3, #2
 8003e36:	440b      	add	r3, r1
 8003e38:	3326      	adds	r3, #38	@ 0x26
 8003e3a:	781b      	ldrb	r3, [r3, #0]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d00a      	beq.n	8003e56 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003e40:	78fa      	ldrb	r2, [r7, #3]
 8003e42:	6879      	ldr	r1, [r7, #4]
 8003e44:	4613      	mov	r3, r2
 8003e46:	011b      	lsls	r3, r3, #4
 8003e48:	1a9b      	subs	r3, r3, r2
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	440b      	add	r3, r1
 8003e4e:	3326      	adds	r3, #38	@ 0x26
 8003e50:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e52:	2b02      	cmp	r3, #2
 8003e54:	d129      	bne.n	8003eaa <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003e56:	78fa      	ldrb	r2, [r7, #3]
 8003e58:	6879      	ldr	r1, [r7, #4]
 8003e5a:	4613      	mov	r3, r2
 8003e5c:	011b      	lsls	r3, r3, #4
 8003e5e:	1a9b      	subs	r3, r3, r2
 8003e60:	009b      	lsls	r3, r3, #2
 8003e62:	440b      	add	r3, r1
 8003e64:	3344      	adds	r3, #68	@ 0x44
 8003e66:	2200      	movs	r2, #0
 8003e68:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	799b      	ldrb	r3, [r3, #6]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d00a      	beq.n	8003e88 <HCD_HC_IN_IRQHandler+0xc2a>
 8003e72:	78fa      	ldrb	r2, [r7, #3]
 8003e74:	6879      	ldr	r1, [r7, #4]
 8003e76:	4613      	mov	r3, r2
 8003e78:	011b      	lsls	r3, r3, #4
 8003e7a:	1a9b      	subs	r3, r3, r2
 8003e7c:	009b      	lsls	r3, r3, #2
 8003e7e:	440b      	add	r3, r1
 8003e80:	331b      	adds	r3, #27
 8003e82:	781b      	ldrb	r3, [r3, #0]
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d110      	bne.n	8003eaa <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003e88:	78fa      	ldrb	r2, [r7, #3]
 8003e8a:	6879      	ldr	r1, [r7, #4]
 8003e8c:	4613      	mov	r3, r2
 8003e8e:	011b      	lsls	r3, r3, #4
 8003e90:	1a9b      	subs	r3, r3, r2
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	440b      	add	r3, r1
 8003e96:	334d      	adds	r3, #77	@ 0x4d
 8003e98:	2204      	movs	r2, #4
 8003e9a:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	78fa      	ldrb	r2, [r7, #3]
 8003ea2:	4611      	mov	r1, r2
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f004 fd4c 	bl	8008942 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003eaa:	78fa      	ldrb	r2, [r7, #3]
 8003eac:	6879      	ldr	r1, [r7, #4]
 8003eae:	4613      	mov	r3, r2
 8003eb0:	011b      	lsls	r3, r3, #4
 8003eb2:	1a9b      	subs	r3, r3, r2
 8003eb4:	009b      	lsls	r3, r3, #2
 8003eb6:	440b      	add	r3, r1
 8003eb8:	331b      	adds	r3, #27
 8003eba:	781b      	ldrb	r3, [r3, #0]
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d129      	bne.n	8003f14 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003ec0:	78fa      	ldrb	r2, [r7, #3]
 8003ec2:	6879      	ldr	r1, [r7, #4]
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	011b      	lsls	r3, r3, #4
 8003ec8:	1a9b      	subs	r3, r3, r2
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	440b      	add	r3, r1
 8003ece:	331b      	adds	r3, #27
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003ed4:	78fb      	ldrb	r3, [r7, #3]
 8003ed6:	015a      	lsls	r2, r3, #5
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	4413      	add	r3, r2
 8003edc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	78fa      	ldrb	r2, [r7, #3]
 8003ee4:	0151      	lsls	r1, r2, #5
 8003ee6:	693a      	ldr	r2, [r7, #16]
 8003ee8:	440a      	add	r2, r1
 8003eea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003eee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ef2:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8003ef4:	78fb      	ldrb	r3, [r7, #3]
 8003ef6:	015a      	lsls	r2, r3, #5
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	4413      	add	r3, r2
 8003efc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	78fa      	ldrb	r2, [r7, #3]
 8003f04:	0151      	lsls	r1, r2, #5
 8003f06:	693a      	ldr	r2, [r7, #16]
 8003f08:	440a      	add	r2, r1
 8003f0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003f0e:	f043 0320 	orr.w	r3, r3, #32
 8003f12:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003f14:	78fb      	ldrb	r3, [r7, #3]
 8003f16:	015a      	lsls	r2, r3, #5
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	4413      	add	r3, r2
 8003f1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f20:	461a      	mov	r2, r3
 8003f22:	2310      	movs	r3, #16
 8003f24:	6093      	str	r3, [r2, #8]
 8003f26:	e000      	b.n	8003f2a <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8003f28:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8003f2a:	3718      	adds	r7, #24
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}

08003f30 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b086      	sub	sp, #24
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	460b      	mov	r3, r1
 8003f3a:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	78fa      	ldrb	r2, [r7, #3]
 8003f4c:	4611      	mov	r1, r2
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f003 ff4d 	bl	8007dee <USB_ReadChInterrupts>
 8003f54:	4603      	mov	r3, r0
 8003f56:	f003 0304 	and.w	r3, r3, #4
 8003f5a:	2b04      	cmp	r3, #4
 8003f5c:	d11b      	bne.n	8003f96 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003f5e:	78fb      	ldrb	r3, [r7, #3]
 8003f60:	015a      	lsls	r2, r3, #5
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	4413      	add	r3, r2
 8003f66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	2304      	movs	r3, #4
 8003f6e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003f70:	78fa      	ldrb	r2, [r7, #3]
 8003f72:	6879      	ldr	r1, [r7, #4]
 8003f74:	4613      	mov	r3, r2
 8003f76:	011b      	lsls	r3, r3, #4
 8003f78:	1a9b      	subs	r3, r3, r2
 8003f7a:	009b      	lsls	r3, r3, #2
 8003f7c:	440b      	add	r3, r1
 8003f7e:	334d      	adds	r3, #77	@ 0x4d
 8003f80:	2207      	movs	r2, #7
 8003f82:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	78fa      	ldrb	r2, [r7, #3]
 8003f8a:	4611      	mov	r1, r2
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f004 fcd8 	bl	8008942 <USB_HC_Halt>
 8003f92:	f000 bc89 	b.w	80048a8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	78fa      	ldrb	r2, [r7, #3]
 8003f9c:	4611      	mov	r1, r2
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f003 ff25 	bl	8007dee <USB_ReadChInterrupts>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	f003 0320 	and.w	r3, r3, #32
 8003faa:	2b20      	cmp	r3, #32
 8003fac:	f040 8082 	bne.w	80040b4 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003fb0:	78fb      	ldrb	r3, [r7, #3]
 8003fb2:	015a      	lsls	r2, r3, #5
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	4413      	add	r3, r2
 8003fb8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	2320      	movs	r3, #32
 8003fc0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003fc2:	78fa      	ldrb	r2, [r7, #3]
 8003fc4:	6879      	ldr	r1, [r7, #4]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	011b      	lsls	r3, r3, #4
 8003fca:	1a9b      	subs	r3, r3, r2
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	440b      	add	r3, r1
 8003fd0:	3319      	adds	r3, #25
 8003fd2:	781b      	ldrb	r3, [r3, #0]
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d124      	bne.n	8004022 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003fd8:	78fa      	ldrb	r2, [r7, #3]
 8003fda:	6879      	ldr	r1, [r7, #4]
 8003fdc:	4613      	mov	r3, r2
 8003fde:	011b      	lsls	r3, r3, #4
 8003fe0:	1a9b      	subs	r3, r3, r2
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	440b      	add	r3, r1
 8003fe6:	3319      	adds	r3, #25
 8003fe8:	2200      	movs	r2, #0
 8003fea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003fec:	78fa      	ldrb	r2, [r7, #3]
 8003fee:	6879      	ldr	r1, [r7, #4]
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	011b      	lsls	r3, r3, #4
 8003ff4:	1a9b      	subs	r3, r3, r2
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	440b      	add	r3, r1
 8003ffa:	334c      	adds	r3, #76	@ 0x4c
 8003ffc:	2202      	movs	r2, #2
 8003ffe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004000:	78fa      	ldrb	r2, [r7, #3]
 8004002:	6879      	ldr	r1, [r7, #4]
 8004004:	4613      	mov	r3, r2
 8004006:	011b      	lsls	r3, r3, #4
 8004008:	1a9b      	subs	r3, r3, r2
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	440b      	add	r3, r1
 800400e:	334d      	adds	r3, #77	@ 0x4d
 8004010:	2203      	movs	r2, #3
 8004012:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	78fa      	ldrb	r2, [r7, #3]
 800401a:	4611      	mov	r1, r2
 800401c:	4618      	mov	r0, r3
 800401e:	f004 fc90 	bl	8008942 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8004022:	78fa      	ldrb	r2, [r7, #3]
 8004024:	6879      	ldr	r1, [r7, #4]
 8004026:	4613      	mov	r3, r2
 8004028:	011b      	lsls	r3, r3, #4
 800402a:	1a9b      	subs	r3, r3, r2
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	440b      	add	r3, r1
 8004030:	331a      	adds	r3, #26
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	2b01      	cmp	r3, #1
 8004036:	f040 8437 	bne.w	80048a8 <HCD_HC_OUT_IRQHandler+0x978>
 800403a:	78fa      	ldrb	r2, [r7, #3]
 800403c:	6879      	ldr	r1, [r7, #4]
 800403e:	4613      	mov	r3, r2
 8004040:	011b      	lsls	r3, r3, #4
 8004042:	1a9b      	subs	r3, r3, r2
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	440b      	add	r3, r1
 8004048:	331b      	adds	r3, #27
 800404a:	781b      	ldrb	r3, [r3, #0]
 800404c:	2b00      	cmp	r3, #0
 800404e:	f040 842b 	bne.w	80048a8 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8004052:	78fa      	ldrb	r2, [r7, #3]
 8004054:	6879      	ldr	r1, [r7, #4]
 8004056:	4613      	mov	r3, r2
 8004058:	011b      	lsls	r3, r3, #4
 800405a:	1a9b      	subs	r3, r3, r2
 800405c:	009b      	lsls	r3, r3, #2
 800405e:	440b      	add	r3, r1
 8004060:	3326      	adds	r3, #38	@ 0x26
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	2b01      	cmp	r3, #1
 8004066:	d009      	beq.n	800407c <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004068:	78fa      	ldrb	r2, [r7, #3]
 800406a:	6879      	ldr	r1, [r7, #4]
 800406c:	4613      	mov	r3, r2
 800406e:	011b      	lsls	r3, r3, #4
 8004070:	1a9b      	subs	r3, r3, r2
 8004072:	009b      	lsls	r3, r3, #2
 8004074:	440b      	add	r3, r1
 8004076:	331b      	adds	r3, #27
 8004078:	2201      	movs	r2, #1
 800407a:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 800407c:	78fa      	ldrb	r2, [r7, #3]
 800407e:	6879      	ldr	r1, [r7, #4]
 8004080:	4613      	mov	r3, r2
 8004082:	011b      	lsls	r3, r3, #4
 8004084:	1a9b      	subs	r3, r3, r2
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	440b      	add	r3, r1
 800408a:	334d      	adds	r3, #77	@ 0x4d
 800408c:	2203      	movs	r2, #3
 800408e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	78fa      	ldrb	r2, [r7, #3]
 8004096:	4611      	mov	r1, r2
 8004098:	4618      	mov	r0, r3
 800409a:	f004 fc52 	bl	8008942 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800409e:	78fa      	ldrb	r2, [r7, #3]
 80040a0:	6879      	ldr	r1, [r7, #4]
 80040a2:	4613      	mov	r3, r2
 80040a4:	011b      	lsls	r3, r3, #4
 80040a6:	1a9b      	subs	r3, r3, r2
 80040a8:	009b      	lsls	r3, r3, #2
 80040aa:	440b      	add	r3, r1
 80040ac:	3344      	adds	r3, #68	@ 0x44
 80040ae:	2200      	movs	r2, #0
 80040b0:	601a      	str	r2, [r3, #0]
 80040b2:	e3f9      	b.n	80048a8 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	78fa      	ldrb	r2, [r7, #3]
 80040ba:	4611      	mov	r1, r2
 80040bc:	4618      	mov	r0, r3
 80040be:	f003 fe96 	bl	8007dee <USB_ReadChInterrupts>
 80040c2:	4603      	mov	r3, r0
 80040c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040cc:	d111      	bne.n	80040f2 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80040ce:	78fb      	ldrb	r3, [r7, #3]
 80040d0:	015a      	lsls	r2, r3, #5
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	4413      	add	r3, r2
 80040d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040da:	461a      	mov	r2, r3
 80040dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80040e0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	78fa      	ldrb	r2, [r7, #3]
 80040e8:	4611      	mov	r1, r2
 80040ea:	4618      	mov	r0, r3
 80040ec:	f004 fc29 	bl	8008942 <USB_HC_Halt>
 80040f0:	e3da      	b.n	80048a8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	78fa      	ldrb	r2, [r7, #3]
 80040f8:	4611      	mov	r1, r2
 80040fa:	4618      	mov	r0, r3
 80040fc:	f003 fe77 	bl	8007dee <USB_ReadChInterrupts>
 8004100:	4603      	mov	r3, r0
 8004102:	f003 0301 	and.w	r3, r3, #1
 8004106:	2b01      	cmp	r3, #1
 8004108:	d168      	bne.n	80041dc <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800410a:	78fa      	ldrb	r2, [r7, #3]
 800410c:	6879      	ldr	r1, [r7, #4]
 800410e:	4613      	mov	r3, r2
 8004110:	011b      	lsls	r3, r3, #4
 8004112:	1a9b      	subs	r3, r3, r2
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	440b      	add	r3, r1
 8004118:	3344      	adds	r3, #68	@ 0x44
 800411a:	2200      	movs	r2, #0
 800411c:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	78fa      	ldrb	r2, [r7, #3]
 8004124:	4611      	mov	r1, r2
 8004126:	4618      	mov	r0, r3
 8004128:	f003 fe61 	bl	8007dee <USB_ReadChInterrupts>
 800412c:	4603      	mov	r3, r0
 800412e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004132:	2b40      	cmp	r3, #64	@ 0x40
 8004134:	d112      	bne.n	800415c <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004136:	78fa      	ldrb	r2, [r7, #3]
 8004138:	6879      	ldr	r1, [r7, #4]
 800413a:	4613      	mov	r3, r2
 800413c:	011b      	lsls	r3, r3, #4
 800413e:	1a9b      	subs	r3, r3, r2
 8004140:	009b      	lsls	r3, r3, #2
 8004142:	440b      	add	r3, r1
 8004144:	3319      	adds	r3, #25
 8004146:	2201      	movs	r2, #1
 8004148:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800414a:	78fb      	ldrb	r3, [r7, #3]
 800414c:	015a      	lsls	r2, r3, #5
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	4413      	add	r3, r2
 8004152:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004156:	461a      	mov	r2, r3
 8004158:	2340      	movs	r3, #64	@ 0x40
 800415a:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 800415c:	78fa      	ldrb	r2, [r7, #3]
 800415e:	6879      	ldr	r1, [r7, #4]
 8004160:	4613      	mov	r3, r2
 8004162:	011b      	lsls	r3, r3, #4
 8004164:	1a9b      	subs	r3, r3, r2
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	440b      	add	r3, r1
 800416a:	331b      	adds	r3, #27
 800416c:	781b      	ldrb	r3, [r3, #0]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d019      	beq.n	80041a6 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004172:	78fa      	ldrb	r2, [r7, #3]
 8004174:	6879      	ldr	r1, [r7, #4]
 8004176:	4613      	mov	r3, r2
 8004178:	011b      	lsls	r3, r3, #4
 800417a:	1a9b      	subs	r3, r3, r2
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	440b      	add	r3, r1
 8004180:	331b      	adds	r3, #27
 8004182:	2200      	movs	r2, #0
 8004184:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004186:	78fb      	ldrb	r3, [r7, #3]
 8004188:	015a      	lsls	r2, r3, #5
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	4413      	add	r3, r2
 800418e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	78fa      	ldrb	r2, [r7, #3]
 8004196:	0151      	lsls	r1, r2, #5
 8004198:	693a      	ldr	r2, [r7, #16]
 800419a:	440a      	add	r2, r1
 800419c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80041a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041a4:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80041a6:	78fb      	ldrb	r3, [r7, #3]
 80041a8:	015a      	lsls	r2, r3, #5
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	4413      	add	r3, r2
 80041ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041b2:	461a      	mov	r2, r3
 80041b4:	2301      	movs	r3, #1
 80041b6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80041b8:	78fa      	ldrb	r2, [r7, #3]
 80041ba:	6879      	ldr	r1, [r7, #4]
 80041bc:	4613      	mov	r3, r2
 80041be:	011b      	lsls	r3, r3, #4
 80041c0:	1a9b      	subs	r3, r3, r2
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	440b      	add	r3, r1
 80041c6:	334d      	adds	r3, #77	@ 0x4d
 80041c8:	2201      	movs	r2, #1
 80041ca:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	78fa      	ldrb	r2, [r7, #3]
 80041d2:	4611      	mov	r1, r2
 80041d4:	4618      	mov	r0, r3
 80041d6:	f004 fbb4 	bl	8008942 <USB_HC_Halt>
 80041da:	e365      	b.n	80048a8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	78fa      	ldrb	r2, [r7, #3]
 80041e2:	4611      	mov	r1, r2
 80041e4:	4618      	mov	r0, r3
 80041e6:	f003 fe02 	bl	8007dee <USB_ReadChInterrupts>
 80041ea:	4603      	mov	r3, r0
 80041ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041f0:	2b40      	cmp	r3, #64	@ 0x40
 80041f2:	d139      	bne.n	8004268 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80041f4:	78fa      	ldrb	r2, [r7, #3]
 80041f6:	6879      	ldr	r1, [r7, #4]
 80041f8:	4613      	mov	r3, r2
 80041fa:	011b      	lsls	r3, r3, #4
 80041fc:	1a9b      	subs	r3, r3, r2
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	440b      	add	r3, r1
 8004202:	334d      	adds	r3, #77	@ 0x4d
 8004204:	2205      	movs	r2, #5
 8004206:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004208:	78fa      	ldrb	r2, [r7, #3]
 800420a:	6879      	ldr	r1, [r7, #4]
 800420c:	4613      	mov	r3, r2
 800420e:	011b      	lsls	r3, r3, #4
 8004210:	1a9b      	subs	r3, r3, r2
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	440b      	add	r3, r1
 8004216:	331a      	adds	r3, #26
 8004218:	781b      	ldrb	r3, [r3, #0]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d109      	bne.n	8004232 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800421e:	78fa      	ldrb	r2, [r7, #3]
 8004220:	6879      	ldr	r1, [r7, #4]
 8004222:	4613      	mov	r3, r2
 8004224:	011b      	lsls	r3, r3, #4
 8004226:	1a9b      	subs	r3, r3, r2
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	440b      	add	r3, r1
 800422c:	3319      	adds	r3, #25
 800422e:	2201      	movs	r2, #1
 8004230:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8004232:	78fa      	ldrb	r2, [r7, #3]
 8004234:	6879      	ldr	r1, [r7, #4]
 8004236:	4613      	mov	r3, r2
 8004238:	011b      	lsls	r3, r3, #4
 800423a:	1a9b      	subs	r3, r3, r2
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	440b      	add	r3, r1
 8004240:	3344      	adds	r3, #68	@ 0x44
 8004242:	2200      	movs	r2, #0
 8004244:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	78fa      	ldrb	r2, [r7, #3]
 800424c:	4611      	mov	r1, r2
 800424e:	4618      	mov	r0, r3
 8004250:	f004 fb77 	bl	8008942 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004254:	78fb      	ldrb	r3, [r7, #3]
 8004256:	015a      	lsls	r2, r3, #5
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	4413      	add	r3, r2
 800425c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004260:	461a      	mov	r2, r3
 8004262:	2340      	movs	r3, #64	@ 0x40
 8004264:	6093      	str	r3, [r2, #8]
 8004266:	e31f      	b.n	80048a8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	78fa      	ldrb	r2, [r7, #3]
 800426e:	4611      	mov	r1, r2
 8004270:	4618      	mov	r0, r3
 8004272:	f003 fdbc 	bl	8007dee <USB_ReadChInterrupts>
 8004276:	4603      	mov	r3, r0
 8004278:	f003 0308 	and.w	r3, r3, #8
 800427c:	2b08      	cmp	r3, #8
 800427e:	d11a      	bne.n	80042b6 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004280:	78fb      	ldrb	r3, [r7, #3]
 8004282:	015a      	lsls	r2, r3, #5
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	4413      	add	r3, r2
 8004288:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800428c:	461a      	mov	r2, r3
 800428e:	2308      	movs	r3, #8
 8004290:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004292:	78fa      	ldrb	r2, [r7, #3]
 8004294:	6879      	ldr	r1, [r7, #4]
 8004296:	4613      	mov	r3, r2
 8004298:	011b      	lsls	r3, r3, #4
 800429a:	1a9b      	subs	r3, r3, r2
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	440b      	add	r3, r1
 80042a0:	334d      	adds	r3, #77	@ 0x4d
 80042a2:	2206      	movs	r2, #6
 80042a4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	78fa      	ldrb	r2, [r7, #3]
 80042ac:	4611      	mov	r1, r2
 80042ae:	4618      	mov	r0, r3
 80042b0:	f004 fb47 	bl	8008942 <USB_HC_Halt>
 80042b4:	e2f8      	b.n	80048a8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	78fa      	ldrb	r2, [r7, #3]
 80042bc:	4611      	mov	r1, r2
 80042be:	4618      	mov	r0, r3
 80042c0:	f003 fd95 	bl	8007dee <USB_ReadChInterrupts>
 80042c4:	4603      	mov	r3, r0
 80042c6:	f003 0310 	and.w	r3, r3, #16
 80042ca:	2b10      	cmp	r3, #16
 80042cc:	d144      	bne.n	8004358 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80042ce:	78fa      	ldrb	r2, [r7, #3]
 80042d0:	6879      	ldr	r1, [r7, #4]
 80042d2:	4613      	mov	r3, r2
 80042d4:	011b      	lsls	r3, r3, #4
 80042d6:	1a9b      	subs	r3, r3, r2
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	440b      	add	r3, r1
 80042dc:	3344      	adds	r3, #68	@ 0x44
 80042de:	2200      	movs	r2, #0
 80042e0:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80042e2:	78fa      	ldrb	r2, [r7, #3]
 80042e4:	6879      	ldr	r1, [r7, #4]
 80042e6:	4613      	mov	r3, r2
 80042e8:	011b      	lsls	r3, r3, #4
 80042ea:	1a9b      	subs	r3, r3, r2
 80042ec:	009b      	lsls	r3, r3, #2
 80042ee:	440b      	add	r3, r1
 80042f0:	334d      	adds	r3, #77	@ 0x4d
 80042f2:	2204      	movs	r2, #4
 80042f4:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80042f6:	78fa      	ldrb	r2, [r7, #3]
 80042f8:	6879      	ldr	r1, [r7, #4]
 80042fa:	4613      	mov	r3, r2
 80042fc:	011b      	lsls	r3, r3, #4
 80042fe:	1a9b      	subs	r3, r3, r2
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	440b      	add	r3, r1
 8004304:	3319      	adds	r3, #25
 8004306:	781b      	ldrb	r3, [r3, #0]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d114      	bne.n	8004336 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 800430c:	78fa      	ldrb	r2, [r7, #3]
 800430e:	6879      	ldr	r1, [r7, #4]
 8004310:	4613      	mov	r3, r2
 8004312:	011b      	lsls	r3, r3, #4
 8004314:	1a9b      	subs	r3, r3, r2
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	440b      	add	r3, r1
 800431a:	3318      	adds	r3, #24
 800431c:	781b      	ldrb	r3, [r3, #0]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d109      	bne.n	8004336 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8004322:	78fa      	ldrb	r2, [r7, #3]
 8004324:	6879      	ldr	r1, [r7, #4]
 8004326:	4613      	mov	r3, r2
 8004328:	011b      	lsls	r3, r3, #4
 800432a:	1a9b      	subs	r3, r3, r2
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	440b      	add	r3, r1
 8004330:	3319      	adds	r3, #25
 8004332:	2201      	movs	r2, #1
 8004334:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	78fa      	ldrb	r2, [r7, #3]
 800433c:	4611      	mov	r1, r2
 800433e:	4618      	mov	r0, r3
 8004340:	f004 faff 	bl	8008942 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004344:	78fb      	ldrb	r3, [r7, #3]
 8004346:	015a      	lsls	r2, r3, #5
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	4413      	add	r3, r2
 800434c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004350:	461a      	mov	r2, r3
 8004352:	2310      	movs	r3, #16
 8004354:	6093      	str	r3, [r2, #8]
 8004356:	e2a7      	b.n	80048a8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	78fa      	ldrb	r2, [r7, #3]
 800435e:	4611      	mov	r1, r2
 8004360:	4618      	mov	r0, r3
 8004362:	f003 fd44 	bl	8007dee <USB_ReadChInterrupts>
 8004366:	4603      	mov	r3, r0
 8004368:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800436c:	2b80      	cmp	r3, #128	@ 0x80
 800436e:	f040 8083 	bne.w	8004478 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	799b      	ldrb	r3, [r3, #6]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d111      	bne.n	800439e <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 800437a:	78fa      	ldrb	r2, [r7, #3]
 800437c:	6879      	ldr	r1, [r7, #4]
 800437e:	4613      	mov	r3, r2
 8004380:	011b      	lsls	r3, r3, #4
 8004382:	1a9b      	subs	r3, r3, r2
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	440b      	add	r3, r1
 8004388:	334d      	adds	r3, #77	@ 0x4d
 800438a:	2207      	movs	r2, #7
 800438c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	78fa      	ldrb	r2, [r7, #3]
 8004394:	4611      	mov	r1, r2
 8004396:	4618      	mov	r0, r3
 8004398:	f004 fad3 	bl	8008942 <USB_HC_Halt>
 800439c:	e062      	b.n	8004464 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800439e:	78fa      	ldrb	r2, [r7, #3]
 80043a0:	6879      	ldr	r1, [r7, #4]
 80043a2:	4613      	mov	r3, r2
 80043a4:	011b      	lsls	r3, r3, #4
 80043a6:	1a9b      	subs	r3, r3, r2
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	440b      	add	r3, r1
 80043ac:	3344      	adds	r3, #68	@ 0x44
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	1c59      	adds	r1, r3, #1
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	4613      	mov	r3, r2
 80043b6:	011b      	lsls	r3, r3, #4
 80043b8:	1a9b      	subs	r3, r3, r2
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	4403      	add	r3, r0
 80043be:	3344      	adds	r3, #68	@ 0x44
 80043c0:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80043c2:	78fa      	ldrb	r2, [r7, #3]
 80043c4:	6879      	ldr	r1, [r7, #4]
 80043c6:	4613      	mov	r3, r2
 80043c8:	011b      	lsls	r3, r3, #4
 80043ca:	1a9b      	subs	r3, r3, r2
 80043cc:	009b      	lsls	r3, r3, #2
 80043ce:	440b      	add	r3, r1
 80043d0:	3344      	adds	r3, #68	@ 0x44
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2b02      	cmp	r3, #2
 80043d6:	d922      	bls.n	800441e <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80043d8:	78fa      	ldrb	r2, [r7, #3]
 80043da:	6879      	ldr	r1, [r7, #4]
 80043dc:	4613      	mov	r3, r2
 80043de:	011b      	lsls	r3, r3, #4
 80043e0:	1a9b      	subs	r3, r3, r2
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	440b      	add	r3, r1
 80043e6:	3344      	adds	r3, #68	@ 0x44
 80043e8:	2200      	movs	r2, #0
 80043ea:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80043ec:	78fa      	ldrb	r2, [r7, #3]
 80043ee:	6879      	ldr	r1, [r7, #4]
 80043f0:	4613      	mov	r3, r2
 80043f2:	011b      	lsls	r3, r3, #4
 80043f4:	1a9b      	subs	r3, r3, r2
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	440b      	add	r3, r1
 80043fa:	334c      	adds	r3, #76	@ 0x4c
 80043fc:	2204      	movs	r2, #4
 80043fe:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004400:	78fa      	ldrb	r2, [r7, #3]
 8004402:	6879      	ldr	r1, [r7, #4]
 8004404:	4613      	mov	r3, r2
 8004406:	011b      	lsls	r3, r3, #4
 8004408:	1a9b      	subs	r3, r3, r2
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	440b      	add	r3, r1
 800440e:	334c      	adds	r3, #76	@ 0x4c
 8004410:	781a      	ldrb	r2, [r3, #0]
 8004412:	78fb      	ldrb	r3, [r7, #3]
 8004414:	4619      	mov	r1, r3
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f006 fdf2 	bl	800b000 <HAL_HCD_HC_NotifyURBChange_Callback>
 800441c:	e022      	b.n	8004464 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800441e:	78fa      	ldrb	r2, [r7, #3]
 8004420:	6879      	ldr	r1, [r7, #4]
 8004422:	4613      	mov	r3, r2
 8004424:	011b      	lsls	r3, r3, #4
 8004426:	1a9b      	subs	r3, r3, r2
 8004428:	009b      	lsls	r3, r3, #2
 800442a:	440b      	add	r3, r1
 800442c:	334c      	adds	r3, #76	@ 0x4c
 800442e:	2202      	movs	r2, #2
 8004430:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004432:	78fb      	ldrb	r3, [r7, #3]
 8004434:	015a      	lsls	r2, r3, #5
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	4413      	add	r3, r2
 800443a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004448:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004450:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004452:	78fb      	ldrb	r3, [r7, #3]
 8004454:	015a      	lsls	r2, r3, #5
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	4413      	add	r3, r2
 800445a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800445e:	461a      	mov	r2, r3
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004464:	78fb      	ldrb	r3, [r7, #3]
 8004466:	015a      	lsls	r2, r3, #5
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	4413      	add	r3, r2
 800446c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004470:	461a      	mov	r2, r3
 8004472:	2380      	movs	r3, #128	@ 0x80
 8004474:	6093      	str	r3, [r2, #8]
 8004476:	e217      	b.n	80048a8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	78fa      	ldrb	r2, [r7, #3]
 800447e:	4611      	mov	r1, r2
 8004480:	4618      	mov	r0, r3
 8004482:	f003 fcb4 	bl	8007dee <USB_ReadChInterrupts>
 8004486:	4603      	mov	r3, r0
 8004488:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800448c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004490:	d11b      	bne.n	80044ca <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004492:	78fa      	ldrb	r2, [r7, #3]
 8004494:	6879      	ldr	r1, [r7, #4]
 8004496:	4613      	mov	r3, r2
 8004498:	011b      	lsls	r3, r3, #4
 800449a:	1a9b      	subs	r3, r3, r2
 800449c:	009b      	lsls	r3, r3, #2
 800449e:	440b      	add	r3, r1
 80044a0:	334d      	adds	r3, #77	@ 0x4d
 80044a2:	2209      	movs	r2, #9
 80044a4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	78fa      	ldrb	r2, [r7, #3]
 80044ac:	4611      	mov	r1, r2
 80044ae:	4618      	mov	r0, r3
 80044b0:	f004 fa47 	bl	8008942 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80044b4:	78fb      	ldrb	r3, [r7, #3]
 80044b6:	015a      	lsls	r2, r3, #5
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	4413      	add	r3, r2
 80044bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044c0:	461a      	mov	r2, r3
 80044c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80044c6:	6093      	str	r3, [r2, #8]
 80044c8:	e1ee      	b.n	80048a8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	78fa      	ldrb	r2, [r7, #3]
 80044d0:	4611      	mov	r1, r2
 80044d2:	4618      	mov	r0, r3
 80044d4:	f003 fc8b 	bl	8007dee <USB_ReadChInterrupts>
 80044d8:	4603      	mov	r3, r0
 80044da:	f003 0302 	and.w	r3, r3, #2
 80044de:	2b02      	cmp	r3, #2
 80044e0:	f040 81df 	bne.w	80048a2 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80044e4:	78fb      	ldrb	r3, [r7, #3]
 80044e6:	015a      	lsls	r2, r3, #5
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	4413      	add	r3, r2
 80044ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044f0:	461a      	mov	r2, r3
 80044f2:	2302      	movs	r3, #2
 80044f4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80044f6:	78fa      	ldrb	r2, [r7, #3]
 80044f8:	6879      	ldr	r1, [r7, #4]
 80044fa:	4613      	mov	r3, r2
 80044fc:	011b      	lsls	r3, r3, #4
 80044fe:	1a9b      	subs	r3, r3, r2
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	440b      	add	r3, r1
 8004504:	334d      	adds	r3, #77	@ 0x4d
 8004506:	781b      	ldrb	r3, [r3, #0]
 8004508:	2b01      	cmp	r3, #1
 800450a:	f040 8093 	bne.w	8004634 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800450e:	78fa      	ldrb	r2, [r7, #3]
 8004510:	6879      	ldr	r1, [r7, #4]
 8004512:	4613      	mov	r3, r2
 8004514:	011b      	lsls	r3, r3, #4
 8004516:	1a9b      	subs	r3, r3, r2
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	440b      	add	r3, r1
 800451c:	334d      	adds	r3, #77	@ 0x4d
 800451e:	2202      	movs	r2, #2
 8004520:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004522:	78fa      	ldrb	r2, [r7, #3]
 8004524:	6879      	ldr	r1, [r7, #4]
 8004526:	4613      	mov	r3, r2
 8004528:	011b      	lsls	r3, r3, #4
 800452a:	1a9b      	subs	r3, r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	440b      	add	r3, r1
 8004530:	334c      	adds	r3, #76	@ 0x4c
 8004532:	2201      	movs	r2, #1
 8004534:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004536:	78fa      	ldrb	r2, [r7, #3]
 8004538:	6879      	ldr	r1, [r7, #4]
 800453a:	4613      	mov	r3, r2
 800453c:	011b      	lsls	r3, r3, #4
 800453e:	1a9b      	subs	r3, r3, r2
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	440b      	add	r3, r1
 8004544:	3326      	adds	r3, #38	@ 0x26
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	2b02      	cmp	r3, #2
 800454a:	d00b      	beq.n	8004564 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 800454c:	78fa      	ldrb	r2, [r7, #3]
 800454e:	6879      	ldr	r1, [r7, #4]
 8004550:	4613      	mov	r3, r2
 8004552:	011b      	lsls	r3, r3, #4
 8004554:	1a9b      	subs	r3, r3, r2
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	440b      	add	r3, r1
 800455a:	3326      	adds	r3, #38	@ 0x26
 800455c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800455e:	2b03      	cmp	r3, #3
 8004560:	f040 8190 	bne.w	8004884 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	799b      	ldrb	r3, [r3, #6]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d115      	bne.n	8004598 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 800456c:	78fa      	ldrb	r2, [r7, #3]
 800456e:	6879      	ldr	r1, [r7, #4]
 8004570:	4613      	mov	r3, r2
 8004572:	011b      	lsls	r3, r3, #4
 8004574:	1a9b      	subs	r3, r3, r2
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	440b      	add	r3, r1
 800457a:	333d      	adds	r3, #61	@ 0x3d
 800457c:	781b      	ldrb	r3, [r3, #0]
 800457e:	78fa      	ldrb	r2, [r7, #3]
 8004580:	f083 0301 	eor.w	r3, r3, #1
 8004584:	b2d8      	uxtb	r0, r3
 8004586:	6879      	ldr	r1, [r7, #4]
 8004588:	4613      	mov	r3, r2
 800458a:	011b      	lsls	r3, r3, #4
 800458c:	1a9b      	subs	r3, r3, r2
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	440b      	add	r3, r1
 8004592:	333d      	adds	r3, #61	@ 0x3d
 8004594:	4602      	mov	r2, r0
 8004596:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	799b      	ldrb	r3, [r3, #6]
 800459c:	2b01      	cmp	r3, #1
 800459e:	f040 8171 	bne.w	8004884 <HCD_HC_OUT_IRQHandler+0x954>
 80045a2:	78fa      	ldrb	r2, [r7, #3]
 80045a4:	6879      	ldr	r1, [r7, #4]
 80045a6:	4613      	mov	r3, r2
 80045a8:	011b      	lsls	r3, r3, #4
 80045aa:	1a9b      	subs	r3, r3, r2
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	440b      	add	r3, r1
 80045b0:	3334      	adds	r3, #52	@ 0x34
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	f000 8165 	beq.w	8004884 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80045ba:	78fa      	ldrb	r2, [r7, #3]
 80045bc:	6879      	ldr	r1, [r7, #4]
 80045be:	4613      	mov	r3, r2
 80045c0:	011b      	lsls	r3, r3, #4
 80045c2:	1a9b      	subs	r3, r3, r2
 80045c4:	009b      	lsls	r3, r3, #2
 80045c6:	440b      	add	r3, r1
 80045c8:	3334      	adds	r3, #52	@ 0x34
 80045ca:	6819      	ldr	r1, [r3, #0]
 80045cc:	78fa      	ldrb	r2, [r7, #3]
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	4613      	mov	r3, r2
 80045d2:	011b      	lsls	r3, r3, #4
 80045d4:	1a9b      	subs	r3, r3, r2
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	4403      	add	r3, r0
 80045da:	3328      	adds	r3, #40	@ 0x28
 80045dc:	881b      	ldrh	r3, [r3, #0]
 80045de:	440b      	add	r3, r1
 80045e0:	1e59      	subs	r1, r3, #1
 80045e2:	78fa      	ldrb	r2, [r7, #3]
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	4613      	mov	r3, r2
 80045e8:	011b      	lsls	r3, r3, #4
 80045ea:	1a9b      	subs	r3, r3, r2
 80045ec:	009b      	lsls	r3, r3, #2
 80045ee:	4403      	add	r3, r0
 80045f0:	3328      	adds	r3, #40	@ 0x28
 80045f2:	881b      	ldrh	r3, [r3, #0]
 80045f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80045f8:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	f003 0301 	and.w	r3, r3, #1
 8004600:	2b00      	cmp	r3, #0
 8004602:	f000 813f 	beq.w	8004884 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8004606:	78fa      	ldrb	r2, [r7, #3]
 8004608:	6879      	ldr	r1, [r7, #4]
 800460a:	4613      	mov	r3, r2
 800460c:	011b      	lsls	r3, r3, #4
 800460e:	1a9b      	subs	r3, r3, r2
 8004610:	009b      	lsls	r3, r3, #2
 8004612:	440b      	add	r3, r1
 8004614:	333d      	adds	r3, #61	@ 0x3d
 8004616:	781b      	ldrb	r3, [r3, #0]
 8004618:	78fa      	ldrb	r2, [r7, #3]
 800461a:	f083 0301 	eor.w	r3, r3, #1
 800461e:	b2d8      	uxtb	r0, r3
 8004620:	6879      	ldr	r1, [r7, #4]
 8004622:	4613      	mov	r3, r2
 8004624:	011b      	lsls	r3, r3, #4
 8004626:	1a9b      	subs	r3, r3, r2
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	440b      	add	r3, r1
 800462c:	333d      	adds	r3, #61	@ 0x3d
 800462e:	4602      	mov	r2, r0
 8004630:	701a      	strb	r2, [r3, #0]
 8004632:	e127      	b.n	8004884 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004634:	78fa      	ldrb	r2, [r7, #3]
 8004636:	6879      	ldr	r1, [r7, #4]
 8004638:	4613      	mov	r3, r2
 800463a:	011b      	lsls	r3, r3, #4
 800463c:	1a9b      	subs	r3, r3, r2
 800463e:	009b      	lsls	r3, r3, #2
 8004640:	440b      	add	r3, r1
 8004642:	334d      	adds	r3, #77	@ 0x4d
 8004644:	781b      	ldrb	r3, [r3, #0]
 8004646:	2b03      	cmp	r3, #3
 8004648:	d120      	bne.n	800468c <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800464a:	78fa      	ldrb	r2, [r7, #3]
 800464c:	6879      	ldr	r1, [r7, #4]
 800464e:	4613      	mov	r3, r2
 8004650:	011b      	lsls	r3, r3, #4
 8004652:	1a9b      	subs	r3, r3, r2
 8004654:	009b      	lsls	r3, r3, #2
 8004656:	440b      	add	r3, r1
 8004658:	334d      	adds	r3, #77	@ 0x4d
 800465a:	2202      	movs	r2, #2
 800465c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800465e:	78fa      	ldrb	r2, [r7, #3]
 8004660:	6879      	ldr	r1, [r7, #4]
 8004662:	4613      	mov	r3, r2
 8004664:	011b      	lsls	r3, r3, #4
 8004666:	1a9b      	subs	r3, r3, r2
 8004668:	009b      	lsls	r3, r3, #2
 800466a:	440b      	add	r3, r1
 800466c:	331b      	adds	r3, #27
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	2b01      	cmp	r3, #1
 8004672:	f040 8107 	bne.w	8004884 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004676:	78fa      	ldrb	r2, [r7, #3]
 8004678:	6879      	ldr	r1, [r7, #4]
 800467a:	4613      	mov	r3, r2
 800467c:	011b      	lsls	r3, r3, #4
 800467e:	1a9b      	subs	r3, r3, r2
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	440b      	add	r3, r1
 8004684:	334c      	adds	r3, #76	@ 0x4c
 8004686:	2202      	movs	r2, #2
 8004688:	701a      	strb	r2, [r3, #0]
 800468a:	e0fb      	b.n	8004884 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800468c:	78fa      	ldrb	r2, [r7, #3]
 800468e:	6879      	ldr	r1, [r7, #4]
 8004690:	4613      	mov	r3, r2
 8004692:	011b      	lsls	r3, r3, #4
 8004694:	1a9b      	subs	r3, r3, r2
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	440b      	add	r3, r1
 800469a:	334d      	adds	r3, #77	@ 0x4d
 800469c:	781b      	ldrb	r3, [r3, #0]
 800469e:	2b04      	cmp	r3, #4
 80046a0:	d13a      	bne.n	8004718 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80046a2:	78fa      	ldrb	r2, [r7, #3]
 80046a4:	6879      	ldr	r1, [r7, #4]
 80046a6:	4613      	mov	r3, r2
 80046a8:	011b      	lsls	r3, r3, #4
 80046aa:	1a9b      	subs	r3, r3, r2
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	440b      	add	r3, r1
 80046b0:	334d      	adds	r3, #77	@ 0x4d
 80046b2:	2202      	movs	r2, #2
 80046b4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80046b6:	78fa      	ldrb	r2, [r7, #3]
 80046b8:	6879      	ldr	r1, [r7, #4]
 80046ba:	4613      	mov	r3, r2
 80046bc:	011b      	lsls	r3, r3, #4
 80046be:	1a9b      	subs	r3, r3, r2
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	440b      	add	r3, r1
 80046c4:	334c      	adds	r3, #76	@ 0x4c
 80046c6:	2202      	movs	r2, #2
 80046c8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80046ca:	78fa      	ldrb	r2, [r7, #3]
 80046cc:	6879      	ldr	r1, [r7, #4]
 80046ce:	4613      	mov	r3, r2
 80046d0:	011b      	lsls	r3, r3, #4
 80046d2:	1a9b      	subs	r3, r3, r2
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	440b      	add	r3, r1
 80046d8:	331b      	adds	r3, #27
 80046da:	781b      	ldrb	r3, [r3, #0]
 80046dc:	2b01      	cmp	r3, #1
 80046de:	f040 80d1 	bne.w	8004884 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80046e2:	78fa      	ldrb	r2, [r7, #3]
 80046e4:	6879      	ldr	r1, [r7, #4]
 80046e6:	4613      	mov	r3, r2
 80046e8:	011b      	lsls	r3, r3, #4
 80046ea:	1a9b      	subs	r3, r3, r2
 80046ec:	009b      	lsls	r3, r3, #2
 80046ee:	440b      	add	r3, r1
 80046f0:	331b      	adds	r3, #27
 80046f2:	2200      	movs	r2, #0
 80046f4:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80046f6:	78fb      	ldrb	r3, [r7, #3]
 80046f8:	015a      	lsls	r2, r3, #5
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	4413      	add	r3, r2
 80046fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	78fa      	ldrb	r2, [r7, #3]
 8004706:	0151      	lsls	r1, r2, #5
 8004708:	693a      	ldr	r2, [r7, #16]
 800470a:	440a      	add	r2, r1
 800470c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004710:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004714:	6053      	str	r3, [r2, #4]
 8004716:	e0b5      	b.n	8004884 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004718:	78fa      	ldrb	r2, [r7, #3]
 800471a:	6879      	ldr	r1, [r7, #4]
 800471c:	4613      	mov	r3, r2
 800471e:	011b      	lsls	r3, r3, #4
 8004720:	1a9b      	subs	r3, r3, r2
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	440b      	add	r3, r1
 8004726:	334d      	adds	r3, #77	@ 0x4d
 8004728:	781b      	ldrb	r3, [r3, #0]
 800472a:	2b05      	cmp	r3, #5
 800472c:	d114      	bne.n	8004758 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800472e:	78fa      	ldrb	r2, [r7, #3]
 8004730:	6879      	ldr	r1, [r7, #4]
 8004732:	4613      	mov	r3, r2
 8004734:	011b      	lsls	r3, r3, #4
 8004736:	1a9b      	subs	r3, r3, r2
 8004738:	009b      	lsls	r3, r3, #2
 800473a:	440b      	add	r3, r1
 800473c:	334d      	adds	r3, #77	@ 0x4d
 800473e:	2202      	movs	r2, #2
 8004740:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004742:	78fa      	ldrb	r2, [r7, #3]
 8004744:	6879      	ldr	r1, [r7, #4]
 8004746:	4613      	mov	r3, r2
 8004748:	011b      	lsls	r3, r3, #4
 800474a:	1a9b      	subs	r3, r3, r2
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	440b      	add	r3, r1
 8004750:	334c      	adds	r3, #76	@ 0x4c
 8004752:	2202      	movs	r2, #2
 8004754:	701a      	strb	r2, [r3, #0]
 8004756:	e095      	b.n	8004884 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004758:	78fa      	ldrb	r2, [r7, #3]
 800475a:	6879      	ldr	r1, [r7, #4]
 800475c:	4613      	mov	r3, r2
 800475e:	011b      	lsls	r3, r3, #4
 8004760:	1a9b      	subs	r3, r3, r2
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	440b      	add	r3, r1
 8004766:	334d      	adds	r3, #77	@ 0x4d
 8004768:	781b      	ldrb	r3, [r3, #0]
 800476a:	2b06      	cmp	r3, #6
 800476c:	d114      	bne.n	8004798 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800476e:	78fa      	ldrb	r2, [r7, #3]
 8004770:	6879      	ldr	r1, [r7, #4]
 8004772:	4613      	mov	r3, r2
 8004774:	011b      	lsls	r3, r3, #4
 8004776:	1a9b      	subs	r3, r3, r2
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	440b      	add	r3, r1
 800477c:	334d      	adds	r3, #77	@ 0x4d
 800477e:	2202      	movs	r2, #2
 8004780:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004782:	78fa      	ldrb	r2, [r7, #3]
 8004784:	6879      	ldr	r1, [r7, #4]
 8004786:	4613      	mov	r3, r2
 8004788:	011b      	lsls	r3, r3, #4
 800478a:	1a9b      	subs	r3, r3, r2
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	440b      	add	r3, r1
 8004790:	334c      	adds	r3, #76	@ 0x4c
 8004792:	2205      	movs	r2, #5
 8004794:	701a      	strb	r2, [r3, #0]
 8004796:	e075      	b.n	8004884 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004798:	78fa      	ldrb	r2, [r7, #3]
 800479a:	6879      	ldr	r1, [r7, #4]
 800479c:	4613      	mov	r3, r2
 800479e:	011b      	lsls	r3, r3, #4
 80047a0:	1a9b      	subs	r3, r3, r2
 80047a2:	009b      	lsls	r3, r3, #2
 80047a4:	440b      	add	r3, r1
 80047a6:	334d      	adds	r3, #77	@ 0x4d
 80047a8:	781b      	ldrb	r3, [r3, #0]
 80047aa:	2b07      	cmp	r3, #7
 80047ac:	d00a      	beq.n	80047c4 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80047ae:	78fa      	ldrb	r2, [r7, #3]
 80047b0:	6879      	ldr	r1, [r7, #4]
 80047b2:	4613      	mov	r3, r2
 80047b4:	011b      	lsls	r3, r3, #4
 80047b6:	1a9b      	subs	r3, r3, r2
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	440b      	add	r3, r1
 80047bc:	334d      	adds	r3, #77	@ 0x4d
 80047be:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80047c0:	2b09      	cmp	r3, #9
 80047c2:	d170      	bne.n	80048a6 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80047c4:	78fa      	ldrb	r2, [r7, #3]
 80047c6:	6879      	ldr	r1, [r7, #4]
 80047c8:	4613      	mov	r3, r2
 80047ca:	011b      	lsls	r3, r3, #4
 80047cc:	1a9b      	subs	r3, r3, r2
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	440b      	add	r3, r1
 80047d2:	334d      	adds	r3, #77	@ 0x4d
 80047d4:	2202      	movs	r2, #2
 80047d6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80047d8:	78fa      	ldrb	r2, [r7, #3]
 80047da:	6879      	ldr	r1, [r7, #4]
 80047dc:	4613      	mov	r3, r2
 80047de:	011b      	lsls	r3, r3, #4
 80047e0:	1a9b      	subs	r3, r3, r2
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	440b      	add	r3, r1
 80047e6:	3344      	adds	r3, #68	@ 0x44
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	1c59      	adds	r1, r3, #1
 80047ec:	6878      	ldr	r0, [r7, #4]
 80047ee:	4613      	mov	r3, r2
 80047f0:	011b      	lsls	r3, r3, #4
 80047f2:	1a9b      	subs	r3, r3, r2
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	4403      	add	r3, r0
 80047f8:	3344      	adds	r3, #68	@ 0x44
 80047fa:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80047fc:	78fa      	ldrb	r2, [r7, #3]
 80047fe:	6879      	ldr	r1, [r7, #4]
 8004800:	4613      	mov	r3, r2
 8004802:	011b      	lsls	r3, r3, #4
 8004804:	1a9b      	subs	r3, r3, r2
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	440b      	add	r3, r1
 800480a:	3344      	adds	r3, #68	@ 0x44
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	2b02      	cmp	r3, #2
 8004810:	d914      	bls.n	800483c <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004812:	78fa      	ldrb	r2, [r7, #3]
 8004814:	6879      	ldr	r1, [r7, #4]
 8004816:	4613      	mov	r3, r2
 8004818:	011b      	lsls	r3, r3, #4
 800481a:	1a9b      	subs	r3, r3, r2
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	440b      	add	r3, r1
 8004820:	3344      	adds	r3, #68	@ 0x44
 8004822:	2200      	movs	r2, #0
 8004824:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004826:	78fa      	ldrb	r2, [r7, #3]
 8004828:	6879      	ldr	r1, [r7, #4]
 800482a:	4613      	mov	r3, r2
 800482c:	011b      	lsls	r3, r3, #4
 800482e:	1a9b      	subs	r3, r3, r2
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	440b      	add	r3, r1
 8004834:	334c      	adds	r3, #76	@ 0x4c
 8004836:	2204      	movs	r2, #4
 8004838:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800483a:	e022      	b.n	8004882 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800483c:	78fa      	ldrb	r2, [r7, #3]
 800483e:	6879      	ldr	r1, [r7, #4]
 8004840:	4613      	mov	r3, r2
 8004842:	011b      	lsls	r3, r3, #4
 8004844:	1a9b      	subs	r3, r3, r2
 8004846:	009b      	lsls	r3, r3, #2
 8004848:	440b      	add	r3, r1
 800484a:	334c      	adds	r3, #76	@ 0x4c
 800484c:	2202      	movs	r2, #2
 800484e:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004850:	78fb      	ldrb	r3, [r7, #3]
 8004852:	015a      	lsls	r2, r3, #5
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	4413      	add	r3, r2
 8004858:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004866:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800486e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004870:	78fb      	ldrb	r3, [r7, #3]
 8004872:	015a      	lsls	r2, r3, #5
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	4413      	add	r3, r2
 8004878:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800487c:	461a      	mov	r2, r3
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004882:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004884:	78fa      	ldrb	r2, [r7, #3]
 8004886:	6879      	ldr	r1, [r7, #4]
 8004888:	4613      	mov	r3, r2
 800488a:	011b      	lsls	r3, r3, #4
 800488c:	1a9b      	subs	r3, r3, r2
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	440b      	add	r3, r1
 8004892:	334c      	adds	r3, #76	@ 0x4c
 8004894:	781a      	ldrb	r2, [r3, #0]
 8004896:	78fb      	ldrb	r3, [r7, #3]
 8004898:	4619      	mov	r1, r3
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f006 fbb0 	bl	800b000 <HAL_HCD_HC_NotifyURBChange_Callback>
 80048a0:	e002      	b.n	80048a8 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80048a2:	bf00      	nop
 80048a4:	e000      	b.n	80048a8 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80048a6:	bf00      	nop
  }
}
 80048a8:	3718      	adds	r7, #24
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}

080048ae <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80048ae:	b580      	push	{r7, lr}
 80048b0:	b08a      	sub	sp, #40	@ 0x28
 80048b2:	af00      	add	r7, sp, #0
 80048b4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048be:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	6a1b      	ldr	r3, [r3, #32]
 80048c6:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	f003 030f 	and.w	r3, r3, #15
 80048ce:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80048d0:	69fb      	ldr	r3, [r7, #28]
 80048d2:	0c5b      	lsrs	r3, r3, #17
 80048d4:	f003 030f 	and.w	r3, r3, #15
 80048d8:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80048da:	69fb      	ldr	r3, [r7, #28]
 80048dc:	091b      	lsrs	r3, r3, #4
 80048de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80048e2:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	2b02      	cmp	r3, #2
 80048e8:	d004      	beq.n	80048f4 <HCD_RXQLVL_IRQHandler+0x46>
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	2b05      	cmp	r3, #5
 80048ee:	f000 80b6 	beq.w	8004a5e <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80048f2:	e0b7      	b.n	8004a64 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	f000 80b3 	beq.w	8004a62 <HCD_RXQLVL_IRQHandler+0x1b4>
 80048fc:	6879      	ldr	r1, [r7, #4]
 80048fe:	69ba      	ldr	r2, [r7, #24]
 8004900:	4613      	mov	r3, r2
 8004902:	011b      	lsls	r3, r3, #4
 8004904:	1a9b      	subs	r3, r3, r2
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	440b      	add	r3, r1
 800490a:	332c      	adds	r3, #44	@ 0x2c
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	2b00      	cmp	r3, #0
 8004910:	f000 80a7 	beq.w	8004a62 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004914:	6879      	ldr	r1, [r7, #4]
 8004916:	69ba      	ldr	r2, [r7, #24]
 8004918:	4613      	mov	r3, r2
 800491a:	011b      	lsls	r3, r3, #4
 800491c:	1a9b      	subs	r3, r3, r2
 800491e:	009b      	lsls	r3, r3, #2
 8004920:	440b      	add	r3, r1
 8004922:	3338      	adds	r3, #56	@ 0x38
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	18d1      	adds	r1, r2, r3
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	69ba      	ldr	r2, [r7, #24]
 800492e:	4613      	mov	r3, r2
 8004930:	011b      	lsls	r3, r3, #4
 8004932:	1a9b      	subs	r3, r3, r2
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	4403      	add	r3, r0
 8004938:	3334      	adds	r3, #52	@ 0x34
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4299      	cmp	r1, r3
 800493e:	f200 8083 	bhi.w	8004a48 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6818      	ldr	r0, [r3, #0]
 8004946:	6879      	ldr	r1, [r7, #4]
 8004948:	69ba      	ldr	r2, [r7, #24]
 800494a:	4613      	mov	r3, r2
 800494c:	011b      	lsls	r3, r3, #4
 800494e:	1a9b      	subs	r3, r3, r2
 8004950:	009b      	lsls	r3, r3, #2
 8004952:	440b      	add	r3, r1
 8004954:	332c      	adds	r3, #44	@ 0x2c
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	693a      	ldr	r2, [r7, #16]
 800495a:	b292      	uxth	r2, r2
 800495c:	4619      	mov	r1, r3
 800495e:	f003 f9db 	bl	8007d18 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8004962:	6879      	ldr	r1, [r7, #4]
 8004964:	69ba      	ldr	r2, [r7, #24]
 8004966:	4613      	mov	r3, r2
 8004968:	011b      	lsls	r3, r3, #4
 800496a:	1a9b      	subs	r3, r3, r2
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	440b      	add	r3, r1
 8004970:	332c      	adds	r3, #44	@ 0x2c
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	18d1      	adds	r1, r2, r3
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	69ba      	ldr	r2, [r7, #24]
 800497c:	4613      	mov	r3, r2
 800497e:	011b      	lsls	r3, r3, #4
 8004980:	1a9b      	subs	r3, r3, r2
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	4403      	add	r3, r0
 8004986:	332c      	adds	r3, #44	@ 0x2c
 8004988:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800498a:	6879      	ldr	r1, [r7, #4]
 800498c:	69ba      	ldr	r2, [r7, #24]
 800498e:	4613      	mov	r3, r2
 8004990:	011b      	lsls	r3, r3, #4
 8004992:	1a9b      	subs	r3, r3, r2
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	440b      	add	r3, r1
 8004998:	3338      	adds	r3, #56	@ 0x38
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	18d1      	adds	r1, r2, r3
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	69ba      	ldr	r2, [r7, #24]
 80049a4:	4613      	mov	r3, r2
 80049a6:	011b      	lsls	r3, r3, #4
 80049a8:	1a9b      	subs	r3, r3, r2
 80049aa:	009b      	lsls	r3, r3, #2
 80049ac:	4403      	add	r3, r0
 80049ae:	3338      	adds	r3, #56	@ 0x38
 80049b0:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80049b2:	69bb      	ldr	r3, [r7, #24]
 80049b4:	015a      	lsls	r2, r3, #5
 80049b6:	6a3b      	ldr	r3, [r7, #32]
 80049b8:	4413      	add	r3, r2
 80049ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049be:	691b      	ldr	r3, [r3, #16]
 80049c0:	0cdb      	lsrs	r3, r3, #19
 80049c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80049c6:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80049c8:	6879      	ldr	r1, [r7, #4]
 80049ca:	69ba      	ldr	r2, [r7, #24]
 80049cc:	4613      	mov	r3, r2
 80049ce:	011b      	lsls	r3, r3, #4
 80049d0:	1a9b      	subs	r3, r3, r2
 80049d2:	009b      	lsls	r3, r3, #2
 80049d4:	440b      	add	r3, r1
 80049d6:	3328      	adds	r3, #40	@ 0x28
 80049d8:	881b      	ldrh	r3, [r3, #0]
 80049da:	461a      	mov	r2, r3
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	4293      	cmp	r3, r2
 80049e0:	d13f      	bne.n	8004a62 <HCD_RXQLVL_IRQHandler+0x1b4>
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d03c      	beq.n	8004a62 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80049e8:	69bb      	ldr	r3, [r7, #24]
 80049ea:	015a      	lsls	r2, r3, #5
 80049ec:	6a3b      	ldr	r3, [r7, #32]
 80049ee:	4413      	add	r3, r2
 80049f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80049fe:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004a06:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004a08:	69bb      	ldr	r3, [r7, #24]
 8004a0a:	015a      	lsls	r2, r3, #5
 8004a0c:	6a3b      	ldr	r3, [r7, #32]
 8004a0e:	4413      	add	r3, r2
 8004a10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a14:	461a      	mov	r2, r3
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004a1a:	6879      	ldr	r1, [r7, #4]
 8004a1c:	69ba      	ldr	r2, [r7, #24]
 8004a1e:	4613      	mov	r3, r2
 8004a20:	011b      	lsls	r3, r3, #4
 8004a22:	1a9b      	subs	r3, r3, r2
 8004a24:	009b      	lsls	r3, r3, #2
 8004a26:	440b      	add	r3, r1
 8004a28:	333c      	adds	r3, #60	@ 0x3c
 8004a2a:	781b      	ldrb	r3, [r3, #0]
 8004a2c:	f083 0301 	eor.w	r3, r3, #1
 8004a30:	b2d8      	uxtb	r0, r3
 8004a32:	6879      	ldr	r1, [r7, #4]
 8004a34:	69ba      	ldr	r2, [r7, #24]
 8004a36:	4613      	mov	r3, r2
 8004a38:	011b      	lsls	r3, r3, #4
 8004a3a:	1a9b      	subs	r3, r3, r2
 8004a3c:	009b      	lsls	r3, r3, #2
 8004a3e:	440b      	add	r3, r1
 8004a40:	333c      	adds	r3, #60	@ 0x3c
 8004a42:	4602      	mov	r2, r0
 8004a44:	701a      	strb	r2, [r3, #0]
      break;
 8004a46:	e00c      	b.n	8004a62 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004a48:	6879      	ldr	r1, [r7, #4]
 8004a4a:	69ba      	ldr	r2, [r7, #24]
 8004a4c:	4613      	mov	r3, r2
 8004a4e:	011b      	lsls	r3, r3, #4
 8004a50:	1a9b      	subs	r3, r3, r2
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	440b      	add	r3, r1
 8004a56:	334c      	adds	r3, #76	@ 0x4c
 8004a58:	2204      	movs	r2, #4
 8004a5a:	701a      	strb	r2, [r3, #0]
      break;
 8004a5c:	e001      	b.n	8004a62 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8004a5e:	bf00      	nop
 8004a60:	e000      	b.n	8004a64 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8004a62:	bf00      	nop
  }
}
 8004a64:	bf00      	nop
 8004a66:	3728      	adds	r7, #40	@ 0x28
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}

08004a6c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b086      	sub	sp, #24
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004a98:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f003 0302 	and.w	r3, r3, #2
 8004aa0:	2b02      	cmp	r3, #2
 8004aa2:	d10b      	bne.n	8004abc <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f003 0301 	and.w	r3, r3, #1
 8004aaa:	2b01      	cmp	r3, #1
 8004aac:	d102      	bne.n	8004ab4 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f006 fa8a 	bl	800afc8 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	f043 0302 	orr.w	r3, r3, #2
 8004aba:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f003 0308 	and.w	r3, r3, #8
 8004ac2:	2b08      	cmp	r3, #8
 8004ac4:	d132      	bne.n	8004b2c <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	f043 0308 	orr.w	r3, r3, #8
 8004acc:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	f003 0304 	and.w	r3, r3, #4
 8004ad4:	2b04      	cmp	r3, #4
 8004ad6:	d126      	bne.n	8004b26 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	7a5b      	ldrb	r3, [r3, #9]
 8004adc:	2b02      	cmp	r3, #2
 8004ade:	d113      	bne.n	8004b08 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004ae6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004aea:	d106      	bne.n	8004afa <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	2102      	movs	r1, #2
 8004af2:	4618      	mov	r0, r3
 8004af4:	f003 faa6 	bl	8008044 <USB_InitFSLSPClkSel>
 8004af8:	e011      	b.n	8004b1e <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	2101      	movs	r1, #1
 8004b00:	4618      	mov	r0, r3
 8004b02:	f003 fa9f 	bl	8008044 <USB_InitFSLSPClkSel>
 8004b06:	e00a      	b.n	8004b1e <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	79db      	ldrb	r3, [r3, #7]
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d106      	bne.n	8004b1e <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004b16:	461a      	mov	r2, r3
 8004b18:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8004b1c:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f006 fa7c 	bl	800b01c <HAL_HCD_PortEnabled_Callback>
 8004b24:	e002      	b.n	8004b2c <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f006 fa86 	bl	800b038 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f003 0320 	and.w	r3, r3, #32
 8004b32:	2b20      	cmp	r3, #32
 8004b34:	d103      	bne.n	8004b3e <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	f043 0320 	orr.w	r3, r3, #32
 8004b3c:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004b44:	461a      	mov	r2, r3
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	6013      	str	r3, [r2, #0]
}
 8004b4a:	bf00      	nop
 8004b4c:	3718      	adds	r7, #24
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
	...

08004b54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b084      	sub	sp, #16
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d101      	bne.n	8004b66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	e12b      	b.n	8004dbe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d106      	bne.n	8004b80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f7fc ffa6 	bl	8001acc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2224      	movs	r2, #36	@ 0x24
 8004b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f022 0201 	bic.w	r2, r2, #1
 8004b96:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004ba6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004bb6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004bb8:	f001 fa20 	bl	8005ffc <HAL_RCC_GetPCLK1Freq>
 8004bbc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	4a81      	ldr	r2, [pc, #516]	@ (8004dc8 <HAL_I2C_Init+0x274>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d807      	bhi.n	8004bd8 <HAL_I2C_Init+0x84>
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	4a80      	ldr	r2, [pc, #512]	@ (8004dcc <HAL_I2C_Init+0x278>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	bf94      	ite	ls
 8004bd0:	2301      	movls	r3, #1
 8004bd2:	2300      	movhi	r3, #0
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	e006      	b.n	8004be6 <HAL_I2C_Init+0x92>
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	4a7d      	ldr	r2, [pc, #500]	@ (8004dd0 <HAL_I2C_Init+0x27c>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	bf94      	ite	ls
 8004be0:	2301      	movls	r3, #1
 8004be2:	2300      	movhi	r3, #0
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d001      	beq.n	8004bee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e0e7      	b.n	8004dbe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	4a78      	ldr	r2, [pc, #480]	@ (8004dd4 <HAL_I2C_Init+0x280>)
 8004bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8004bf6:	0c9b      	lsrs	r3, r3, #18
 8004bf8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	68ba      	ldr	r2, [r7, #8]
 8004c0a:	430a      	orrs	r2, r1
 8004c0c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	6a1b      	ldr	r3, [r3, #32]
 8004c14:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	4a6a      	ldr	r2, [pc, #424]	@ (8004dc8 <HAL_I2C_Init+0x274>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d802      	bhi.n	8004c28 <HAL_I2C_Init+0xd4>
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	3301      	adds	r3, #1
 8004c26:	e009      	b.n	8004c3c <HAL_I2C_Init+0xe8>
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004c2e:	fb02 f303 	mul.w	r3, r2, r3
 8004c32:	4a69      	ldr	r2, [pc, #420]	@ (8004dd8 <HAL_I2C_Init+0x284>)
 8004c34:	fba2 2303 	umull	r2, r3, r2, r3
 8004c38:	099b      	lsrs	r3, r3, #6
 8004c3a:	3301      	adds	r3, #1
 8004c3c:	687a      	ldr	r2, [r7, #4]
 8004c3e:	6812      	ldr	r2, [r2, #0]
 8004c40:	430b      	orrs	r3, r1
 8004c42:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	69db      	ldr	r3, [r3, #28]
 8004c4a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004c4e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	495c      	ldr	r1, [pc, #368]	@ (8004dc8 <HAL_I2C_Init+0x274>)
 8004c58:	428b      	cmp	r3, r1
 8004c5a:	d819      	bhi.n	8004c90 <HAL_I2C_Init+0x13c>
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	1e59      	subs	r1, r3, #1
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	005b      	lsls	r3, r3, #1
 8004c66:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c6a:	1c59      	adds	r1, r3, #1
 8004c6c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004c70:	400b      	ands	r3, r1
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d00a      	beq.n	8004c8c <HAL_I2C_Init+0x138>
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	1e59      	subs	r1, r3, #1
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	005b      	lsls	r3, r3, #1
 8004c80:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c84:	3301      	adds	r3, #1
 8004c86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c8a:	e051      	b.n	8004d30 <HAL_I2C_Init+0x1dc>
 8004c8c:	2304      	movs	r3, #4
 8004c8e:	e04f      	b.n	8004d30 <HAL_I2C_Init+0x1dc>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d111      	bne.n	8004cbc <HAL_I2C_Init+0x168>
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	1e58      	subs	r0, r3, #1
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6859      	ldr	r1, [r3, #4]
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	005b      	lsls	r3, r3, #1
 8004ca4:	440b      	add	r3, r1
 8004ca6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004caa:	3301      	adds	r3, #1
 8004cac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	bf0c      	ite	eq
 8004cb4:	2301      	moveq	r3, #1
 8004cb6:	2300      	movne	r3, #0
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	e012      	b.n	8004ce2 <HAL_I2C_Init+0x18e>
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	1e58      	subs	r0, r3, #1
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6859      	ldr	r1, [r3, #4]
 8004cc4:	460b      	mov	r3, r1
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	440b      	add	r3, r1
 8004cca:	0099      	lsls	r1, r3, #2
 8004ccc:	440b      	add	r3, r1
 8004cce:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	bf0c      	ite	eq
 8004cdc:	2301      	moveq	r3, #1
 8004cde:	2300      	movne	r3, #0
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d001      	beq.n	8004cea <HAL_I2C_Init+0x196>
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	e022      	b.n	8004d30 <HAL_I2C_Init+0x1dc>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d10e      	bne.n	8004d10 <HAL_I2C_Init+0x1bc>
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	1e58      	subs	r0, r3, #1
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6859      	ldr	r1, [r3, #4]
 8004cfa:	460b      	mov	r3, r1
 8004cfc:	005b      	lsls	r3, r3, #1
 8004cfe:	440b      	add	r3, r1
 8004d00:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d04:	3301      	adds	r3, #1
 8004d06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d0e:	e00f      	b.n	8004d30 <HAL_I2C_Init+0x1dc>
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	1e58      	subs	r0, r3, #1
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6859      	ldr	r1, [r3, #4]
 8004d18:	460b      	mov	r3, r1
 8004d1a:	009b      	lsls	r3, r3, #2
 8004d1c:	440b      	add	r3, r1
 8004d1e:	0099      	lsls	r1, r3, #2
 8004d20:	440b      	add	r3, r1
 8004d22:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d26:	3301      	adds	r3, #1
 8004d28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d2c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004d30:	6879      	ldr	r1, [r7, #4]
 8004d32:	6809      	ldr	r1, [r1, #0]
 8004d34:	4313      	orrs	r3, r2
 8004d36:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	69da      	ldr	r2, [r3, #28]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6a1b      	ldr	r3, [r3, #32]
 8004d4a:	431a      	orrs	r2, r3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	430a      	orrs	r2, r1
 8004d52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	689b      	ldr	r3, [r3, #8]
 8004d5a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004d5e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004d62:	687a      	ldr	r2, [r7, #4]
 8004d64:	6911      	ldr	r1, [r2, #16]
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	68d2      	ldr	r2, [r2, #12]
 8004d6a:	4311      	orrs	r1, r2
 8004d6c:	687a      	ldr	r2, [r7, #4]
 8004d6e:	6812      	ldr	r2, [r2, #0]
 8004d70:	430b      	orrs	r3, r1
 8004d72:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	695a      	ldr	r2, [r3, #20]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	699b      	ldr	r3, [r3, #24]
 8004d86:	431a      	orrs	r2, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	430a      	orrs	r2, r1
 8004d8e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f042 0201 	orr.w	r2, r2, #1
 8004d9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2200      	movs	r2, #0
 8004da4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2220      	movs	r2, #32
 8004daa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2200      	movs	r2, #0
 8004db2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2200      	movs	r2, #0
 8004db8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004dbc:	2300      	movs	r3, #0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3710      	adds	r7, #16
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
 8004dc6:	bf00      	nop
 8004dc8:	000186a0 	.word	0x000186a0
 8004dcc:	001e847f 	.word	0x001e847f
 8004dd0:	003d08ff 	.word	0x003d08ff
 8004dd4:	431bde83 	.word	0x431bde83
 8004dd8:	10624dd3 	.word	0x10624dd3

08004ddc <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b088      	sub	sp, #32
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d101      	bne.n	8004dee <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e128      	b.n	8005040 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d109      	bne.n	8004e0e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	4a90      	ldr	r2, [pc, #576]	@ (8005048 <HAL_I2S_Init+0x26c>)
 8004e06:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f7fc fea7 	bl	8001b5c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2202      	movs	r2, #2
 8004e12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	69db      	ldr	r3, [r3, #28]
 8004e1c:	687a      	ldr	r2, [r7, #4]
 8004e1e:	6812      	ldr	r2, [r2, #0]
 8004e20:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004e24:	f023 030f 	bic.w	r3, r3, #15
 8004e28:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	2202      	movs	r2, #2
 8004e30:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	695b      	ldr	r3, [r3, #20]
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	d060      	beq.n	8004efc <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	68db      	ldr	r3, [r3, #12]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d102      	bne.n	8004e48 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004e42:	2310      	movs	r3, #16
 8004e44:	617b      	str	r3, [r7, #20]
 8004e46:	e001      	b.n	8004e4c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004e48:	2320      	movs	r3, #32
 8004e4a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	2b20      	cmp	r3, #32
 8004e52:	d802      	bhi.n	8004e5a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	005b      	lsls	r3, r3, #1
 8004e58:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004e5a:	2001      	movs	r0, #1
 8004e5c:	f001 f9d8 	bl	8006210 <HAL_RCCEx_GetPeriphCLKFreq>
 8004e60:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	691b      	ldr	r3, [r3, #16]
 8004e66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e6a:	d125      	bne.n	8004eb8 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d010      	beq.n	8004e96 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	009b      	lsls	r3, r3, #2
 8004e78:	68fa      	ldr	r2, [r7, #12]
 8004e7a:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e7e:	4613      	mov	r3, r2
 8004e80:	009b      	lsls	r3, r3, #2
 8004e82:	4413      	add	r3, r2
 8004e84:	005b      	lsls	r3, r3, #1
 8004e86:	461a      	mov	r2, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	695b      	ldr	r3, [r3, #20]
 8004e8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e90:	3305      	adds	r3, #5
 8004e92:	613b      	str	r3, [r7, #16]
 8004e94:	e01f      	b.n	8004ed6 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	00db      	lsls	r3, r3, #3
 8004e9a:	68fa      	ldr	r2, [r7, #12]
 8004e9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ea0:	4613      	mov	r3, r2
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	4413      	add	r3, r2
 8004ea6:	005b      	lsls	r3, r3, #1
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	695b      	ldr	r3, [r3, #20]
 8004eae:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eb2:	3305      	adds	r3, #5
 8004eb4:	613b      	str	r3, [r7, #16]
 8004eb6:	e00e      	b.n	8004ed6 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004eb8:	68fa      	ldr	r2, [r7, #12]
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ec0:	4613      	mov	r3, r2
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	4413      	add	r3, r2
 8004ec6:	005b      	lsls	r3, r3, #1
 8004ec8:	461a      	mov	r2, r3
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	695b      	ldr	r3, [r3, #20]
 8004ece:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ed2:	3305      	adds	r3, #5
 8004ed4:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	4a5c      	ldr	r2, [pc, #368]	@ (800504c <HAL_I2S_Init+0x270>)
 8004eda:	fba2 2303 	umull	r2, r3, r2, r3
 8004ede:	08db      	lsrs	r3, r3, #3
 8004ee0:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	f003 0301 	and.w	r3, r3, #1
 8004ee8:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004eea:	693a      	ldr	r2, [r7, #16]
 8004eec:	69bb      	ldr	r3, [r7, #24]
 8004eee:	1ad3      	subs	r3, r2, r3
 8004ef0:	085b      	lsrs	r3, r3, #1
 8004ef2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004ef4:	69bb      	ldr	r3, [r7, #24]
 8004ef6:	021b      	lsls	r3, r3, #8
 8004ef8:	61bb      	str	r3, [r7, #24]
 8004efa:	e003      	b.n	8004f04 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004efc:	2302      	movs	r3, #2
 8004efe:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004f00:	2300      	movs	r3, #0
 8004f02:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004f04:	69fb      	ldr	r3, [r7, #28]
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d902      	bls.n	8004f10 <HAL_I2S_Init+0x134>
 8004f0a:	69fb      	ldr	r3, [r7, #28]
 8004f0c:	2bff      	cmp	r3, #255	@ 0xff
 8004f0e:	d907      	bls.n	8004f20 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f14:	f043 0210 	orr.w	r2, r3, #16
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e08f      	b.n	8005040 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	691a      	ldr	r2, [r3, #16]
 8004f24:	69bb      	ldr	r3, [r7, #24]
 8004f26:	ea42 0103 	orr.w	r1, r2, r3
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	69fa      	ldr	r2, [r7, #28]
 8004f30:	430a      	orrs	r2, r1
 8004f32:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	69db      	ldr	r3, [r3, #28]
 8004f3a:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004f3e:	f023 030f 	bic.w	r3, r3, #15
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	6851      	ldr	r1, [r2, #4]
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	6892      	ldr	r2, [r2, #8]
 8004f4a:	4311      	orrs	r1, r2
 8004f4c:	687a      	ldr	r2, [r7, #4]
 8004f4e:	68d2      	ldr	r2, [r2, #12]
 8004f50:	4311      	orrs	r1, r2
 8004f52:	687a      	ldr	r2, [r7, #4]
 8004f54:	6992      	ldr	r2, [r2, #24]
 8004f56:	430a      	orrs	r2, r1
 8004f58:	431a      	orrs	r2, r3
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f62:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6a1b      	ldr	r3, [r3, #32]
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d161      	bne.n	8005030 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	4a38      	ldr	r2, [pc, #224]	@ (8005050 <HAL_I2S_Init+0x274>)
 8004f70:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a37      	ldr	r2, [pc, #220]	@ (8005054 <HAL_I2S_Init+0x278>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d101      	bne.n	8004f80 <HAL_I2S_Init+0x1a4>
 8004f7c:	4b36      	ldr	r3, [pc, #216]	@ (8005058 <HAL_I2S_Init+0x27c>)
 8004f7e:	e001      	b.n	8004f84 <HAL_I2S_Init+0x1a8>
 8004f80:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004f84:	69db      	ldr	r3, [r3, #28]
 8004f86:	687a      	ldr	r2, [r7, #4]
 8004f88:	6812      	ldr	r2, [r2, #0]
 8004f8a:	4932      	ldr	r1, [pc, #200]	@ (8005054 <HAL_I2S_Init+0x278>)
 8004f8c:	428a      	cmp	r2, r1
 8004f8e:	d101      	bne.n	8004f94 <HAL_I2S_Init+0x1b8>
 8004f90:	4a31      	ldr	r2, [pc, #196]	@ (8005058 <HAL_I2S_Init+0x27c>)
 8004f92:	e001      	b.n	8004f98 <HAL_I2S_Init+0x1bc>
 8004f94:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004f98:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004f9c:	f023 030f 	bic.w	r3, r3, #15
 8004fa0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a2b      	ldr	r2, [pc, #172]	@ (8005054 <HAL_I2S_Init+0x278>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d101      	bne.n	8004fb0 <HAL_I2S_Init+0x1d4>
 8004fac:	4b2a      	ldr	r3, [pc, #168]	@ (8005058 <HAL_I2S_Init+0x27c>)
 8004fae:	e001      	b.n	8004fb4 <HAL_I2S_Init+0x1d8>
 8004fb0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004fb4:	2202      	movs	r2, #2
 8004fb6:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a25      	ldr	r2, [pc, #148]	@ (8005054 <HAL_I2S_Init+0x278>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d101      	bne.n	8004fc6 <HAL_I2S_Init+0x1ea>
 8004fc2:	4b25      	ldr	r3, [pc, #148]	@ (8005058 <HAL_I2S_Init+0x27c>)
 8004fc4:	e001      	b.n	8004fca <HAL_I2S_Init+0x1ee>
 8004fc6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004fca:	69db      	ldr	r3, [r3, #28]
 8004fcc:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fd6:	d003      	beq.n	8004fe0 <HAL_I2S_Init+0x204>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d103      	bne.n	8004fe8 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004fe0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004fe4:	613b      	str	r3, [r7, #16]
 8004fe6:	e001      	b.n	8004fec <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	689b      	ldr	r3, [r3, #8]
 8004ff4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	68db      	ldr	r3, [r3, #12]
 8004ffe:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005000:	4313      	orrs	r3, r2
 8005002:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	699b      	ldr	r3, [r3, #24]
 8005008:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800500a:	4313      	orrs	r3, r2
 800500c:	b29a      	uxth	r2, r3
 800500e:	897b      	ldrh	r3, [r7, #10]
 8005010:	4313      	orrs	r3, r2
 8005012:	b29b      	uxth	r3, r3
 8005014:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005018:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a0d      	ldr	r2, [pc, #52]	@ (8005054 <HAL_I2S_Init+0x278>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d101      	bne.n	8005028 <HAL_I2S_Init+0x24c>
 8005024:	4b0c      	ldr	r3, [pc, #48]	@ (8005058 <HAL_I2S_Init+0x27c>)
 8005026:	e001      	b.n	800502c <HAL_I2S_Init+0x250>
 8005028:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800502c:	897a      	ldrh	r2, [r7, #10]
 800502e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2201      	movs	r2, #1
 800503a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 800503e:	2300      	movs	r3, #0
}
 8005040:	4618      	mov	r0, r3
 8005042:	3720      	adds	r7, #32
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}
 8005048:	08005153 	.word	0x08005153
 800504c:	cccccccd 	.word	0xcccccccd
 8005050:	08005269 	.word	0x08005269
 8005054:	40003800 	.word	0x40003800
 8005058:	40003400 	.word	0x40003400

0800505c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800505c:	b480      	push	{r7}
 800505e:	b083      	sub	sp, #12
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8005064:	bf00      	nop
 8005066:	370c      	adds	r7, #12
 8005068:	46bd      	mov	sp, r7
 800506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506e:	4770      	bx	lr

08005070 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005070:	b480      	push	{r7}
 8005072:	b083      	sub	sp, #12
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8005078:	bf00      	nop
 800507a:	370c      	adds	r7, #12
 800507c:	46bd      	mov	sp, r7
 800507e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005082:	4770      	bx	lr

08005084 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005084:	b480      	push	{r7}
 8005086:	b083      	sub	sp, #12
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800508c:	bf00      	nop
 800508e:	370c      	adds	r7, #12
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr

08005098 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b082      	sub	sp, #8
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a4:	881a      	ldrh	r2, [r3, #0]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b0:	1c9a      	adds	r2, r3, #2
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ba:	b29b      	uxth	r3, r3
 80050bc:	3b01      	subs	r3, #1
 80050be:	b29a      	uxth	r2, r3
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d10e      	bne.n	80050ec <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	685a      	ldr	r2, [r3, #4]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80050dc:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2201      	movs	r2, #1
 80050e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f7ff ffb8 	bl	800505c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80050ec:	bf00      	nop
 80050ee:	3708      	adds	r7, #8
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}

080050f4 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b082      	sub	sp, #8
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	68da      	ldr	r2, [r3, #12]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005106:	b292      	uxth	r2, r2
 8005108:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800510e:	1c9a      	adds	r2, r3, #2
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005118:	b29b      	uxth	r3, r3
 800511a:	3b01      	subs	r3, #1
 800511c:	b29a      	uxth	r2, r3
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005126:	b29b      	uxth	r3, r3
 8005128:	2b00      	cmp	r3, #0
 800512a:	d10e      	bne.n	800514a <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	685a      	ldr	r2, [r3, #4]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800513a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	f7ff ff93 	bl	8005070 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800514a:	bf00      	nop
 800514c:	3708      	adds	r7, #8
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}

08005152 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005152:	b580      	push	{r7, lr}
 8005154:	b086      	sub	sp, #24
 8005156:	af00      	add	r7, sp, #0
 8005158:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005168:	b2db      	uxtb	r3, r3
 800516a:	2b04      	cmp	r3, #4
 800516c:	d13a      	bne.n	80051e4 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	f003 0301 	and.w	r3, r3, #1
 8005174:	2b01      	cmp	r3, #1
 8005176:	d109      	bne.n	800518c <I2S_IRQHandler+0x3a>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005182:	2b40      	cmp	r3, #64	@ 0x40
 8005184:	d102      	bne.n	800518c <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f7ff ffb4 	bl	80050f4 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005192:	2b40      	cmp	r3, #64	@ 0x40
 8005194:	d126      	bne.n	80051e4 <I2S_IRQHandler+0x92>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	f003 0320 	and.w	r3, r3, #32
 80051a0:	2b20      	cmp	r3, #32
 80051a2:	d11f      	bne.n	80051e4 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	685a      	ldr	r2, [r3, #4]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80051b2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80051b4:	2300      	movs	r3, #0
 80051b6:	613b      	str	r3, [r7, #16]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	613b      	str	r3, [r7, #16]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	613b      	str	r3, [r7, #16]
 80051c8:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2201      	movs	r2, #1
 80051ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051d6:	f043 0202 	orr.w	r2, r3, #2
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f7ff ff50 	bl	8005084 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051ea:	b2db      	uxtb	r3, r3
 80051ec:	2b03      	cmp	r3, #3
 80051ee:	d136      	bne.n	800525e <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	f003 0302 	and.w	r3, r3, #2
 80051f6:	2b02      	cmp	r3, #2
 80051f8:	d109      	bne.n	800520e <I2S_IRQHandler+0xbc>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005204:	2b80      	cmp	r3, #128	@ 0x80
 8005206:	d102      	bne.n	800520e <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	f7ff ff45 	bl	8005098 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	f003 0308 	and.w	r3, r3, #8
 8005214:	2b08      	cmp	r3, #8
 8005216:	d122      	bne.n	800525e <I2S_IRQHandler+0x10c>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	f003 0320 	and.w	r3, r3, #32
 8005222:	2b20      	cmp	r3, #32
 8005224:	d11b      	bne.n	800525e <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	685a      	ldr	r2, [r3, #4]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005234:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005236:	2300      	movs	r3, #0
 8005238:	60fb      	str	r3, [r7, #12]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	60fb      	str	r3, [r7, #12]
 8005242:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2201      	movs	r2, #1
 8005248:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005250:	f043 0204 	orr.w	r2, r3, #4
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f7ff ff13 	bl	8005084 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800525e:	bf00      	nop
 8005260:	3718      	adds	r7, #24
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
	...

08005268 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b088      	sub	sp, #32
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	689b      	ldr	r3, [r3, #8]
 8005276:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a92      	ldr	r2, [pc, #584]	@ (80054c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d101      	bne.n	8005286 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8005282:	4b92      	ldr	r3, [pc, #584]	@ (80054cc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005284:	e001      	b.n	800528a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8005286:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a8b      	ldr	r2, [pc, #556]	@ (80054c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d101      	bne.n	80052a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80052a0:	4b8a      	ldr	r3, [pc, #552]	@ (80054cc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80052a2:	e001      	b.n	80052a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80052a4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052b4:	d004      	beq.n	80052c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	f040 8099 	bne.w	80053f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80052c0:	69fb      	ldr	r3, [r7, #28]
 80052c2:	f003 0302 	and.w	r3, r3, #2
 80052c6:	2b02      	cmp	r3, #2
 80052c8:	d107      	bne.n	80052da <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d002      	beq.n	80052da <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80052d4:	6878      	ldr	r0, [r7, #4]
 80052d6:	f000 f925 	bl	8005524 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80052da:	69bb      	ldr	r3, [r7, #24]
 80052dc:	f003 0301 	and.w	r3, r3, #1
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d107      	bne.n	80052f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d002      	beq.n	80052f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 f9c8 	bl	8005684 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052fa:	2b40      	cmp	r3, #64	@ 0x40
 80052fc:	d13a      	bne.n	8005374 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	f003 0320 	and.w	r3, r3, #32
 8005304:	2b00      	cmp	r3, #0
 8005306:	d035      	beq.n	8005374 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a6e      	ldr	r2, [pc, #440]	@ (80054c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d101      	bne.n	8005316 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8005312:	4b6e      	ldr	r3, [pc, #440]	@ (80054cc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005314:	e001      	b.n	800531a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8005316:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800531a:	685a      	ldr	r2, [r3, #4]
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4969      	ldr	r1, [pc, #420]	@ (80054c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005322:	428b      	cmp	r3, r1
 8005324:	d101      	bne.n	800532a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8005326:	4b69      	ldr	r3, [pc, #420]	@ (80054cc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005328:	e001      	b.n	800532e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800532a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800532e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005332:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	685a      	ldr	r2, [r3, #4]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005342:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005344:	2300      	movs	r3, #0
 8005346:	60fb      	str	r3, [r7, #12]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	68db      	ldr	r3, [r3, #12]
 800534e:	60fb      	str	r3, [r7, #12]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	60fb      	str	r3, [r7, #12]
 8005358:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2201      	movs	r2, #1
 800535e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005366:	f043 0202 	orr.w	r2, r3, #2
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f7ff fe88 	bl	8005084 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005374:	69fb      	ldr	r3, [r7, #28]
 8005376:	f003 0308 	and.w	r3, r3, #8
 800537a:	2b08      	cmp	r3, #8
 800537c:	f040 80c3 	bne.w	8005506 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	f003 0320 	and.w	r3, r3, #32
 8005386:	2b00      	cmp	r3, #0
 8005388:	f000 80bd 	beq.w	8005506 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	685a      	ldr	r2, [r3, #4]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800539a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a49      	ldr	r2, [pc, #292]	@ (80054c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d101      	bne.n	80053aa <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80053a6:	4b49      	ldr	r3, [pc, #292]	@ (80054cc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80053a8:	e001      	b.n	80053ae <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80053aa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80053ae:	685a      	ldr	r2, [r3, #4]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4944      	ldr	r1, [pc, #272]	@ (80054c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80053b6:	428b      	cmp	r3, r1
 80053b8:	d101      	bne.n	80053be <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80053ba:	4b44      	ldr	r3, [pc, #272]	@ (80054cc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80053bc:	e001      	b.n	80053c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80053be:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80053c2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80053c6:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80053c8:	2300      	movs	r3, #0
 80053ca:	60bb      	str	r3, [r7, #8]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	60bb      	str	r3, [r7, #8]
 80053d4:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2201      	movs	r2, #1
 80053da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053e2:	f043 0204 	orr.w	r2, r3, #4
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f7ff fe4a 	bl	8005084 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80053f0:	e089      	b.n	8005506 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80053f2:	69bb      	ldr	r3, [r7, #24]
 80053f4:	f003 0302 	and.w	r3, r3, #2
 80053f8:	2b02      	cmp	r3, #2
 80053fa:	d107      	bne.n	800540c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005402:	2b00      	cmp	r3, #0
 8005404:	d002      	beq.n	800540c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f000 f8be 	bl	8005588 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800540c:	69fb      	ldr	r3, [r7, #28]
 800540e:	f003 0301 	and.w	r3, r3, #1
 8005412:	2b01      	cmp	r3, #1
 8005414:	d107      	bne.n	8005426 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800541c:	2b00      	cmp	r3, #0
 800541e:	d002      	beq.n	8005426 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f000 f8fd 	bl	8005620 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005426:	69fb      	ldr	r3, [r7, #28]
 8005428:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800542c:	2b40      	cmp	r3, #64	@ 0x40
 800542e:	d12f      	bne.n	8005490 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	f003 0320 	and.w	r3, r3, #32
 8005436:	2b00      	cmp	r3, #0
 8005438:	d02a      	beq.n	8005490 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	685a      	ldr	r2, [r3, #4]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005448:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a1e      	ldr	r2, [pc, #120]	@ (80054c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d101      	bne.n	8005458 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8005454:	4b1d      	ldr	r3, [pc, #116]	@ (80054cc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005456:	e001      	b.n	800545c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8005458:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800545c:	685a      	ldr	r2, [r3, #4]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4919      	ldr	r1, [pc, #100]	@ (80054c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005464:	428b      	cmp	r3, r1
 8005466:	d101      	bne.n	800546c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8005468:	4b18      	ldr	r3, [pc, #96]	@ (80054cc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800546a:	e001      	b.n	8005470 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800546c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005470:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005474:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2201      	movs	r2, #1
 800547a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005482:	f043 0202 	orr.w	r2, r3, #2
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f7ff fdfa 	bl	8005084 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005490:	69bb      	ldr	r3, [r7, #24]
 8005492:	f003 0308 	and.w	r3, r3, #8
 8005496:	2b08      	cmp	r3, #8
 8005498:	d136      	bne.n	8005508 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	f003 0320 	and.w	r3, r3, #32
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d031      	beq.n	8005508 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a07      	ldr	r2, [pc, #28]	@ (80054c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d101      	bne.n	80054b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80054ae:	4b07      	ldr	r3, [pc, #28]	@ (80054cc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80054b0:	e001      	b.n	80054b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80054b2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80054b6:	685a      	ldr	r2, [r3, #4]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4902      	ldr	r1, [pc, #8]	@ (80054c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80054be:	428b      	cmp	r3, r1
 80054c0:	d106      	bne.n	80054d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80054c2:	4b02      	ldr	r3, [pc, #8]	@ (80054cc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80054c4:	e006      	b.n	80054d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80054c6:	bf00      	nop
 80054c8:	40003800 	.word	0x40003800
 80054cc:	40003400 	.word	0x40003400
 80054d0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80054d4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80054d8:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	685a      	ldr	r2, [r3, #4]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80054e8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2201      	movs	r2, #1
 80054ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054f6:	f043 0204 	orr.w	r2, r3, #4
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f7ff fdc0 	bl	8005084 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005504:	e000      	b.n	8005508 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005506:	bf00      	nop
}
 8005508:	bf00      	nop
 800550a:	3720      	adds	r7, #32
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}

08005510 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005510:	b480      	push	{r7}
 8005512:	b083      	sub	sp, #12
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005518:	bf00      	nop
 800551a:	370c      	adds	r7, #12
 800551c:	46bd      	mov	sp, r7
 800551e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005522:	4770      	bx	lr

08005524 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b082      	sub	sp, #8
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005530:	1c99      	adds	r1, r3, #2
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	6251      	str	r1, [r2, #36]	@ 0x24
 8005536:	881a      	ldrh	r2, [r3, #0]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005542:	b29b      	uxth	r3, r3
 8005544:	3b01      	subs	r3, #1
 8005546:	b29a      	uxth	r2, r3
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005550:	b29b      	uxth	r3, r3
 8005552:	2b00      	cmp	r3, #0
 8005554:	d113      	bne.n	800557e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	685a      	ldr	r2, [r3, #4]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005564:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800556a:	b29b      	uxth	r3, r3
 800556c:	2b00      	cmp	r3, #0
 800556e:	d106      	bne.n	800557e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2201      	movs	r2, #1
 8005574:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f7ff ffc9 	bl	8005510 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800557e:	bf00      	nop
 8005580:	3708      	adds	r7, #8
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}
	...

08005588 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b082      	sub	sp, #8
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005594:	1c99      	adds	r1, r3, #2
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	6251      	str	r1, [r2, #36]	@ 0x24
 800559a:	8819      	ldrh	r1, [r3, #0]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a1d      	ldr	r2, [pc, #116]	@ (8005618 <I2SEx_TxISR_I2SExt+0x90>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d101      	bne.n	80055aa <I2SEx_TxISR_I2SExt+0x22>
 80055a6:	4b1d      	ldr	r3, [pc, #116]	@ (800561c <I2SEx_TxISR_I2SExt+0x94>)
 80055a8:	e001      	b.n	80055ae <I2SEx_TxISR_I2SExt+0x26>
 80055aa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80055ae:	460a      	mov	r2, r1
 80055b0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055b6:	b29b      	uxth	r3, r3
 80055b8:	3b01      	subs	r3, #1
 80055ba:	b29a      	uxth	r2, r3
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d121      	bne.n	800560e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a12      	ldr	r2, [pc, #72]	@ (8005618 <I2SEx_TxISR_I2SExt+0x90>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d101      	bne.n	80055d8 <I2SEx_TxISR_I2SExt+0x50>
 80055d4:	4b11      	ldr	r3, [pc, #68]	@ (800561c <I2SEx_TxISR_I2SExt+0x94>)
 80055d6:	e001      	b.n	80055dc <I2SEx_TxISR_I2SExt+0x54>
 80055d8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80055dc:	685a      	ldr	r2, [r3, #4]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	490d      	ldr	r1, [pc, #52]	@ (8005618 <I2SEx_TxISR_I2SExt+0x90>)
 80055e4:	428b      	cmp	r3, r1
 80055e6:	d101      	bne.n	80055ec <I2SEx_TxISR_I2SExt+0x64>
 80055e8:	4b0c      	ldr	r3, [pc, #48]	@ (800561c <I2SEx_TxISR_I2SExt+0x94>)
 80055ea:	e001      	b.n	80055f0 <I2SEx_TxISR_I2SExt+0x68>
 80055ec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80055f0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80055f4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80055fa:	b29b      	uxth	r3, r3
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d106      	bne.n	800560e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2201      	movs	r2, #1
 8005604:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005608:	6878      	ldr	r0, [r7, #4]
 800560a:	f7ff ff81 	bl	8005510 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800560e:	bf00      	nop
 8005610:	3708      	adds	r7, #8
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
 8005616:	bf00      	nop
 8005618:	40003800 	.word	0x40003800
 800561c:	40003400 	.word	0x40003400

08005620 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b082      	sub	sp, #8
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	68d8      	ldr	r0, [r3, #12]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005632:	1c99      	adds	r1, r3, #2
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005638:	b282      	uxth	r2, r0
 800563a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005640:	b29b      	uxth	r3, r3
 8005642:	3b01      	subs	r3, #1
 8005644:	b29a      	uxth	r2, r3
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800564e:	b29b      	uxth	r3, r3
 8005650:	2b00      	cmp	r3, #0
 8005652:	d113      	bne.n	800567c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	685a      	ldr	r2, [r3, #4]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005662:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005668:	b29b      	uxth	r3, r3
 800566a:	2b00      	cmp	r3, #0
 800566c:	d106      	bne.n	800567c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2201      	movs	r2, #1
 8005672:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f7ff ff4a 	bl	8005510 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800567c:	bf00      	nop
 800567e:	3708      	adds	r7, #8
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}

08005684 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b082      	sub	sp, #8
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a20      	ldr	r2, [pc, #128]	@ (8005714 <I2SEx_RxISR_I2SExt+0x90>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d101      	bne.n	800569a <I2SEx_RxISR_I2SExt+0x16>
 8005696:	4b20      	ldr	r3, [pc, #128]	@ (8005718 <I2SEx_RxISR_I2SExt+0x94>)
 8005698:	e001      	b.n	800569e <I2SEx_RxISR_I2SExt+0x1a>
 800569a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800569e:	68d8      	ldr	r0, [r3, #12]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056a4:	1c99      	adds	r1, r3, #2
 80056a6:	687a      	ldr	r2, [r7, #4]
 80056a8:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80056aa:	b282      	uxth	r2, r0
 80056ac:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	3b01      	subs	r3, #1
 80056b6:	b29a      	uxth	r2, r3
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80056c0:	b29b      	uxth	r3, r3
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d121      	bne.n	800570a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a12      	ldr	r2, [pc, #72]	@ (8005714 <I2SEx_RxISR_I2SExt+0x90>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d101      	bne.n	80056d4 <I2SEx_RxISR_I2SExt+0x50>
 80056d0:	4b11      	ldr	r3, [pc, #68]	@ (8005718 <I2SEx_RxISR_I2SExt+0x94>)
 80056d2:	e001      	b.n	80056d8 <I2SEx_RxISR_I2SExt+0x54>
 80056d4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80056d8:	685a      	ldr	r2, [r3, #4]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	490d      	ldr	r1, [pc, #52]	@ (8005714 <I2SEx_RxISR_I2SExt+0x90>)
 80056e0:	428b      	cmp	r3, r1
 80056e2:	d101      	bne.n	80056e8 <I2SEx_RxISR_I2SExt+0x64>
 80056e4:	4b0c      	ldr	r3, [pc, #48]	@ (8005718 <I2SEx_RxISR_I2SExt+0x94>)
 80056e6:	e001      	b.n	80056ec <I2SEx_RxISR_I2SExt+0x68>
 80056e8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80056ec:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80056f0:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056f6:	b29b      	uxth	r3, r3
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d106      	bne.n	800570a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f7ff ff03 	bl	8005510 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800570a:	bf00      	nop
 800570c:	3708      	adds	r7, #8
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}
 8005712:	bf00      	nop
 8005714:	40003800 	.word	0x40003800
 8005718:	40003400 	.word	0x40003400

0800571c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b086      	sub	sp, #24
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d101      	bne.n	800572e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	e267      	b.n	8005bfe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 0301 	and.w	r3, r3, #1
 8005736:	2b00      	cmp	r3, #0
 8005738:	d075      	beq.n	8005826 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800573a:	4b88      	ldr	r3, [pc, #544]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	f003 030c 	and.w	r3, r3, #12
 8005742:	2b04      	cmp	r3, #4
 8005744:	d00c      	beq.n	8005760 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005746:	4b85      	ldr	r3, [pc, #532]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800574e:	2b08      	cmp	r3, #8
 8005750:	d112      	bne.n	8005778 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005752:	4b82      	ldr	r3, [pc, #520]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800575a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800575e:	d10b      	bne.n	8005778 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005760:	4b7e      	ldr	r3, [pc, #504]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005768:	2b00      	cmp	r3, #0
 800576a:	d05b      	beq.n	8005824 <HAL_RCC_OscConfig+0x108>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d157      	bne.n	8005824 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005774:	2301      	movs	r3, #1
 8005776:	e242      	b.n	8005bfe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005780:	d106      	bne.n	8005790 <HAL_RCC_OscConfig+0x74>
 8005782:	4b76      	ldr	r3, [pc, #472]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a75      	ldr	r2, [pc, #468]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 8005788:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800578c:	6013      	str	r3, [r2, #0]
 800578e:	e01d      	b.n	80057cc <HAL_RCC_OscConfig+0xb0>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005798:	d10c      	bne.n	80057b4 <HAL_RCC_OscConfig+0x98>
 800579a:	4b70      	ldr	r3, [pc, #448]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a6f      	ldr	r2, [pc, #444]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 80057a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80057a4:	6013      	str	r3, [r2, #0]
 80057a6:	4b6d      	ldr	r3, [pc, #436]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a6c      	ldr	r2, [pc, #432]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 80057ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057b0:	6013      	str	r3, [r2, #0]
 80057b2:	e00b      	b.n	80057cc <HAL_RCC_OscConfig+0xb0>
 80057b4:	4b69      	ldr	r3, [pc, #420]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a68      	ldr	r2, [pc, #416]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 80057ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057be:	6013      	str	r3, [r2, #0]
 80057c0:	4b66      	ldr	r3, [pc, #408]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a65      	ldr	r2, [pc, #404]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 80057c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80057ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d013      	beq.n	80057fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057d4:	f7fc fd92 	bl	80022fc <HAL_GetTick>
 80057d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057da:	e008      	b.n	80057ee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057dc:	f7fc fd8e 	bl	80022fc <HAL_GetTick>
 80057e0:	4602      	mov	r2, r0
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	2b64      	cmp	r3, #100	@ 0x64
 80057e8:	d901      	bls.n	80057ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	e207      	b.n	8005bfe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057ee:	4b5b      	ldr	r3, [pc, #364]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d0f0      	beq.n	80057dc <HAL_RCC_OscConfig+0xc0>
 80057fa:	e014      	b.n	8005826 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057fc:	f7fc fd7e 	bl	80022fc <HAL_GetTick>
 8005800:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005802:	e008      	b.n	8005816 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005804:	f7fc fd7a 	bl	80022fc <HAL_GetTick>
 8005808:	4602      	mov	r2, r0
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	1ad3      	subs	r3, r2, r3
 800580e:	2b64      	cmp	r3, #100	@ 0x64
 8005810:	d901      	bls.n	8005816 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005812:	2303      	movs	r3, #3
 8005814:	e1f3      	b.n	8005bfe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005816:	4b51      	ldr	r3, [pc, #324]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800581e:	2b00      	cmp	r3, #0
 8005820:	d1f0      	bne.n	8005804 <HAL_RCC_OscConfig+0xe8>
 8005822:	e000      	b.n	8005826 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005824:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f003 0302 	and.w	r3, r3, #2
 800582e:	2b00      	cmp	r3, #0
 8005830:	d063      	beq.n	80058fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005832:	4b4a      	ldr	r3, [pc, #296]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	f003 030c 	and.w	r3, r3, #12
 800583a:	2b00      	cmp	r3, #0
 800583c:	d00b      	beq.n	8005856 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800583e:	4b47      	ldr	r3, [pc, #284]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005846:	2b08      	cmp	r3, #8
 8005848:	d11c      	bne.n	8005884 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800584a:	4b44      	ldr	r3, [pc, #272]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005852:	2b00      	cmp	r3, #0
 8005854:	d116      	bne.n	8005884 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005856:	4b41      	ldr	r3, [pc, #260]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f003 0302 	and.w	r3, r3, #2
 800585e:	2b00      	cmp	r3, #0
 8005860:	d005      	beq.n	800586e <HAL_RCC_OscConfig+0x152>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	68db      	ldr	r3, [r3, #12]
 8005866:	2b01      	cmp	r3, #1
 8005868:	d001      	beq.n	800586e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e1c7      	b.n	8005bfe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800586e:	4b3b      	ldr	r3, [pc, #236]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	00db      	lsls	r3, r3, #3
 800587c:	4937      	ldr	r1, [pc, #220]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 800587e:	4313      	orrs	r3, r2
 8005880:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005882:	e03a      	b.n	80058fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	68db      	ldr	r3, [r3, #12]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d020      	beq.n	80058ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800588c:	4b34      	ldr	r3, [pc, #208]	@ (8005960 <HAL_RCC_OscConfig+0x244>)
 800588e:	2201      	movs	r2, #1
 8005890:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005892:	f7fc fd33 	bl	80022fc <HAL_GetTick>
 8005896:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005898:	e008      	b.n	80058ac <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800589a:	f7fc fd2f 	bl	80022fc <HAL_GetTick>
 800589e:	4602      	mov	r2, r0
 80058a0:	693b      	ldr	r3, [r7, #16]
 80058a2:	1ad3      	subs	r3, r2, r3
 80058a4:	2b02      	cmp	r3, #2
 80058a6:	d901      	bls.n	80058ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80058a8:	2303      	movs	r3, #3
 80058aa:	e1a8      	b.n	8005bfe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058ac:	4b2b      	ldr	r3, [pc, #172]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f003 0302 	and.w	r3, r3, #2
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d0f0      	beq.n	800589a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058b8:	4b28      	ldr	r3, [pc, #160]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	691b      	ldr	r3, [r3, #16]
 80058c4:	00db      	lsls	r3, r3, #3
 80058c6:	4925      	ldr	r1, [pc, #148]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 80058c8:	4313      	orrs	r3, r2
 80058ca:	600b      	str	r3, [r1, #0]
 80058cc:	e015      	b.n	80058fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80058ce:	4b24      	ldr	r3, [pc, #144]	@ (8005960 <HAL_RCC_OscConfig+0x244>)
 80058d0:	2200      	movs	r2, #0
 80058d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058d4:	f7fc fd12 	bl	80022fc <HAL_GetTick>
 80058d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058da:	e008      	b.n	80058ee <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058dc:	f7fc fd0e 	bl	80022fc <HAL_GetTick>
 80058e0:	4602      	mov	r2, r0
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	2b02      	cmp	r3, #2
 80058e8:	d901      	bls.n	80058ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80058ea:	2303      	movs	r3, #3
 80058ec:	e187      	b.n	8005bfe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058ee:	4b1b      	ldr	r3, [pc, #108]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f003 0302 	and.w	r3, r3, #2
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d1f0      	bne.n	80058dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f003 0308 	and.w	r3, r3, #8
 8005902:	2b00      	cmp	r3, #0
 8005904:	d036      	beq.n	8005974 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	695b      	ldr	r3, [r3, #20]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d016      	beq.n	800593c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800590e:	4b15      	ldr	r3, [pc, #84]	@ (8005964 <HAL_RCC_OscConfig+0x248>)
 8005910:	2201      	movs	r2, #1
 8005912:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005914:	f7fc fcf2 	bl	80022fc <HAL_GetTick>
 8005918:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800591a:	e008      	b.n	800592e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800591c:	f7fc fcee 	bl	80022fc <HAL_GetTick>
 8005920:	4602      	mov	r2, r0
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	1ad3      	subs	r3, r2, r3
 8005926:	2b02      	cmp	r3, #2
 8005928:	d901      	bls.n	800592e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800592a:	2303      	movs	r3, #3
 800592c:	e167      	b.n	8005bfe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800592e:	4b0b      	ldr	r3, [pc, #44]	@ (800595c <HAL_RCC_OscConfig+0x240>)
 8005930:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005932:	f003 0302 	and.w	r3, r3, #2
 8005936:	2b00      	cmp	r3, #0
 8005938:	d0f0      	beq.n	800591c <HAL_RCC_OscConfig+0x200>
 800593a:	e01b      	b.n	8005974 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800593c:	4b09      	ldr	r3, [pc, #36]	@ (8005964 <HAL_RCC_OscConfig+0x248>)
 800593e:	2200      	movs	r2, #0
 8005940:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005942:	f7fc fcdb 	bl	80022fc <HAL_GetTick>
 8005946:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005948:	e00e      	b.n	8005968 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800594a:	f7fc fcd7 	bl	80022fc <HAL_GetTick>
 800594e:	4602      	mov	r2, r0
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	1ad3      	subs	r3, r2, r3
 8005954:	2b02      	cmp	r3, #2
 8005956:	d907      	bls.n	8005968 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e150      	b.n	8005bfe <HAL_RCC_OscConfig+0x4e2>
 800595c:	40023800 	.word	0x40023800
 8005960:	42470000 	.word	0x42470000
 8005964:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005968:	4b88      	ldr	r3, [pc, #544]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 800596a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800596c:	f003 0302 	and.w	r3, r3, #2
 8005970:	2b00      	cmp	r3, #0
 8005972:	d1ea      	bne.n	800594a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f003 0304 	and.w	r3, r3, #4
 800597c:	2b00      	cmp	r3, #0
 800597e:	f000 8097 	beq.w	8005ab0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005982:	2300      	movs	r3, #0
 8005984:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005986:	4b81      	ldr	r3, [pc, #516]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 8005988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800598a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800598e:	2b00      	cmp	r3, #0
 8005990:	d10f      	bne.n	80059b2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005992:	2300      	movs	r3, #0
 8005994:	60bb      	str	r3, [r7, #8]
 8005996:	4b7d      	ldr	r3, [pc, #500]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 8005998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800599a:	4a7c      	ldr	r2, [pc, #496]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 800599c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80059a2:	4b7a      	ldr	r3, [pc, #488]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 80059a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059aa:	60bb      	str	r3, [r7, #8]
 80059ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80059ae:	2301      	movs	r3, #1
 80059b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059b2:	4b77      	ldr	r3, [pc, #476]	@ (8005b90 <HAL_RCC_OscConfig+0x474>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d118      	bne.n	80059f0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80059be:	4b74      	ldr	r3, [pc, #464]	@ (8005b90 <HAL_RCC_OscConfig+0x474>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a73      	ldr	r2, [pc, #460]	@ (8005b90 <HAL_RCC_OscConfig+0x474>)
 80059c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059ca:	f7fc fc97 	bl	80022fc <HAL_GetTick>
 80059ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059d0:	e008      	b.n	80059e4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059d2:	f7fc fc93 	bl	80022fc <HAL_GetTick>
 80059d6:	4602      	mov	r2, r0
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	1ad3      	subs	r3, r2, r3
 80059dc:	2b02      	cmp	r3, #2
 80059de:	d901      	bls.n	80059e4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80059e0:	2303      	movs	r3, #3
 80059e2:	e10c      	b.n	8005bfe <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059e4:	4b6a      	ldr	r3, [pc, #424]	@ (8005b90 <HAL_RCC_OscConfig+0x474>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d0f0      	beq.n	80059d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	689b      	ldr	r3, [r3, #8]
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d106      	bne.n	8005a06 <HAL_RCC_OscConfig+0x2ea>
 80059f8:	4b64      	ldr	r3, [pc, #400]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 80059fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059fc:	4a63      	ldr	r2, [pc, #396]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 80059fe:	f043 0301 	orr.w	r3, r3, #1
 8005a02:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a04:	e01c      	b.n	8005a40 <HAL_RCC_OscConfig+0x324>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	2b05      	cmp	r3, #5
 8005a0c:	d10c      	bne.n	8005a28 <HAL_RCC_OscConfig+0x30c>
 8005a0e:	4b5f      	ldr	r3, [pc, #380]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 8005a10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a12:	4a5e      	ldr	r2, [pc, #376]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 8005a14:	f043 0304 	orr.w	r3, r3, #4
 8005a18:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a1a:	4b5c      	ldr	r3, [pc, #368]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 8005a1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a1e:	4a5b      	ldr	r2, [pc, #364]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 8005a20:	f043 0301 	orr.w	r3, r3, #1
 8005a24:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a26:	e00b      	b.n	8005a40 <HAL_RCC_OscConfig+0x324>
 8005a28:	4b58      	ldr	r3, [pc, #352]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 8005a2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a2c:	4a57      	ldr	r2, [pc, #348]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 8005a2e:	f023 0301 	bic.w	r3, r3, #1
 8005a32:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a34:	4b55      	ldr	r3, [pc, #340]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 8005a36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a38:	4a54      	ldr	r2, [pc, #336]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 8005a3a:	f023 0304 	bic.w	r3, r3, #4
 8005a3e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d015      	beq.n	8005a74 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a48:	f7fc fc58 	bl	80022fc <HAL_GetTick>
 8005a4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a4e:	e00a      	b.n	8005a66 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a50:	f7fc fc54 	bl	80022fc <HAL_GetTick>
 8005a54:	4602      	mov	r2, r0
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d901      	bls.n	8005a66 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005a62:	2303      	movs	r3, #3
 8005a64:	e0cb      	b.n	8005bfe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a66:	4b49      	ldr	r3, [pc, #292]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 8005a68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a6a:	f003 0302 	and.w	r3, r3, #2
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d0ee      	beq.n	8005a50 <HAL_RCC_OscConfig+0x334>
 8005a72:	e014      	b.n	8005a9e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a74:	f7fc fc42 	bl	80022fc <HAL_GetTick>
 8005a78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a7a:	e00a      	b.n	8005a92 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a7c:	f7fc fc3e 	bl	80022fc <HAL_GetTick>
 8005a80:	4602      	mov	r2, r0
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	1ad3      	subs	r3, r2, r3
 8005a86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d901      	bls.n	8005a92 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005a8e:	2303      	movs	r3, #3
 8005a90:	e0b5      	b.n	8005bfe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a92:	4b3e      	ldr	r3, [pc, #248]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 8005a94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a96:	f003 0302 	and.w	r3, r3, #2
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d1ee      	bne.n	8005a7c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005a9e:	7dfb      	ldrb	r3, [r7, #23]
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	d105      	bne.n	8005ab0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005aa4:	4b39      	ldr	r3, [pc, #228]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 8005aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aa8:	4a38      	ldr	r2, [pc, #224]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 8005aaa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005aae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	699b      	ldr	r3, [r3, #24]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	f000 80a1 	beq.w	8005bfc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005aba:	4b34      	ldr	r3, [pc, #208]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	f003 030c 	and.w	r3, r3, #12
 8005ac2:	2b08      	cmp	r3, #8
 8005ac4:	d05c      	beq.n	8005b80 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	699b      	ldr	r3, [r3, #24]
 8005aca:	2b02      	cmp	r3, #2
 8005acc:	d141      	bne.n	8005b52 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ace:	4b31      	ldr	r3, [pc, #196]	@ (8005b94 <HAL_RCC_OscConfig+0x478>)
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ad4:	f7fc fc12 	bl	80022fc <HAL_GetTick>
 8005ad8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ada:	e008      	b.n	8005aee <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005adc:	f7fc fc0e 	bl	80022fc <HAL_GetTick>
 8005ae0:	4602      	mov	r2, r0
 8005ae2:	693b      	ldr	r3, [r7, #16]
 8005ae4:	1ad3      	subs	r3, r2, r3
 8005ae6:	2b02      	cmp	r3, #2
 8005ae8:	d901      	bls.n	8005aee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005aea:	2303      	movs	r3, #3
 8005aec:	e087      	b.n	8005bfe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005aee:	4b27      	ldr	r3, [pc, #156]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d1f0      	bne.n	8005adc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	69da      	ldr	r2, [r3, #28]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6a1b      	ldr	r3, [r3, #32]
 8005b02:	431a      	orrs	r2, r3
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b08:	019b      	lsls	r3, r3, #6
 8005b0a:	431a      	orrs	r2, r3
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b10:	085b      	lsrs	r3, r3, #1
 8005b12:	3b01      	subs	r3, #1
 8005b14:	041b      	lsls	r3, r3, #16
 8005b16:	431a      	orrs	r2, r3
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b1c:	061b      	lsls	r3, r3, #24
 8005b1e:	491b      	ldr	r1, [pc, #108]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 8005b20:	4313      	orrs	r3, r2
 8005b22:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b24:	4b1b      	ldr	r3, [pc, #108]	@ (8005b94 <HAL_RCC_OscConfig+0x478>)
 8005b26:	2201      	movs	r2, #1
 8005b28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b2a:	f7fc fbe7 	bl	80022fc <HAL_GetTick>
 8005b2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b30:	e008      	b.n	8005b44 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b32:	f7fc fbe3 	bl	80022fc <HAL_GetTick>
 8005b36:	4602      	mov	r2, r0
 8005b38:	693b      	ldr	r3, [r7, #16]
 8005b3a:	1ad3      	subs	r3, r2, r3
 8005b3c:	2b02      	cmp	r3, #2
 8005b3e:	d901      	bls.n	8005b44 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005b40:	2303      	movs	r3, #3
 8005b42:	e05c      	b.n	8005bfe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b44:	4b11      	ldr	r3, [pc, #68]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d0f0      	beq.n	8005b32 <HAL_RCC_OscConfig+0x416>
 8005b50:	e054      	b.n	8005bfc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b52:	4b10      	ldr	r3, [pc, #64]	@ (8005b94 <HAL_RCC_OscConfig+0x478>)
 8005b54:	2200      	movs	r2, #0
 8005b56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b58:	f7fc fbd0 	bl	80022fc <HAL_GetTick>
 8005b5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b5e:	e008      	b.n	8005b72 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b60:	f7fc fbcc 	bl	80022fc <HAL_GetTick>
 8005b64:	4602      	mov	r2, r0
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	1ad3      	subs	r3, r2, r3
 8005b6a:	2b02      	cmp	r3, #2
 8005b6c:	d901      	bls.n	8005b72 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005b6e:	2303      	movs	r3, #3
 8005b70:	e045      	b.n	8005bfe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b72:	4b06      	ldr	r3, [pc, #24]	@ (8005b8c <HAL_RCC_OscConfig+0x470>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d1f0      	bne.n	8005b60 <HAL_RCC_OscConfig+0x444>
 8005b7e:	e03d      	b.n	8005bfc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	699b      	ldr	r3, [r3, #24]
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	d107      	bne.n	8005b98 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005b88:	2301      	movs	r3, #1
 8005b8a:	e038      	b.n	8005bfe <HAL_RCC_OscConfig+0x4e2>
 8005b8c:	40023800 	.word	0x40023800
 8005b90:	40007000 	.word	0x40007000
 8005b94:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b98:	4b1b      	ldr	r3, [pc, #108]	@ (8005c08 <HAL_RCC_OscConfig+0x4ec>)
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	699b      	ldr	r3, [r3, #24]
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d028      	beq.n	8005bf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005bb0:	429a      	cmp	r2, r3
 8005bb2:	d121      	bne.n	8005bf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	d11a      	bne.n	8005bf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005bc2:	68fa      	ldr	r2, [r7, #12]
 8005bc4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005bc8:	4013      	ands	r3, r2
 8005bca:	687a      	ldr	r2, [r7, #4]
 8005bcc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005bce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d111      	bne.n	8005bf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bde:	085b      	lsrs	r3, r3, #1
 8005be0:	3b01      	subs	r3, #1
 8005be2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d107      	bne.n	8005bf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bf2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005bf4:	429a      	cmp	r2, r3
 8005bf6:	d001      	beq.n	8005bfc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	e000      	b.n	8005bfe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005bfc:	2300      	movs	r3, #0
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3718      	adds	r7, #24
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	bf00      	nop
 8005c08:	40023800 	.word	0x40023800

08005c0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
 8005c14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d101      	bne.n	8005c20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	e0cc      	b.n	8005dba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005c20:	4b68      	ldr	r3, [pc, #416]	@ (8005dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f003 0307 	and.w	r3, r3, #7
 8005c28:	683a      	ldr	r2, [r7, #0]
 8005c2a:	429a      	cmp	r2, r3
 8005c2c:	d90c      	bls.n	8005c48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c2e:	4b65      	ldr	r3, [pc, #404]	@ (8005dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005c30:	683a      	ldr	r2, [r7, #0]
 8005c32:	b2d2      	uxtb	r2, r2
 8005c34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c36:	4b63      	ldr	r3, [pc, #396]	@ (8005dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f003 0307 	and.w	r3, r3, #7
 8005c3e:	683a      	ldr	r2, [r7, #0]
 8005c40:	429a      	cmp	r2, r3
 8005c42:	d001      	beq.n	8005c48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005c44:	2301      	movs	r3, #1
 8005c46:	e0b8      	b.n	8005dba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f003 0302 	and.w	r3, r3, #2
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d020      	beq.n	8005c96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f003 0304 	and.w	r3, r3, #4
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d005      	beq.n	8005c6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c60:	4b59      	ldr	r3, [pc, #356]	@ (8005dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	4a58      	ldr	r2, [pc, #352]	@ (8005dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c66:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005c6a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f003 0308 	and.w	r3, r3, #8
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d005      	beq.n	8005c84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c78:	4b53      	ldr	r3, [pc, #332]	@ (8005dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	4a52      	ldr	r2, [pc, #328]	@ (8005dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c7e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005c82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c84:	4b50      	ldr	r3, [pc, #320]	@ (8005dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	494d      	ldr	r1, [pc, #308]	@ (8005dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c92:	4313      	orrs	r3, r2
 8005c94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f003 0301 	and.w	r3, r3, #1
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d044      	beq.n	8005d2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	d107      	bne.n	8005cba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005caa:	4b47      	ldr	r3, [pc, #284]	@ (8005dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d119      	bne.n	8005cea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	e07f      	b.n	8005dba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	2b02      	cmp	r3, #2
 8005cc0:	d003      	beq.n	8005cca <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005cc6:	2b03      	cmp	r3, #3
 8005cc8:	d107      	bne.n	8005cda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cca:	4b3f      	ldr	r3, [pc, #252]	@ (8005dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d109      	bne.n	8005cea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	e06f      	b.n	8005dba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cda:	4b3b      	ldr	r3, [pc, #236]	@ (8005dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 0302 	and.w	r3, r3, #2
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d101      	bne.n	8005cea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e067      	b.n	8005dba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005cea:	4b37      	ldr	r3, [pc, #220]	@ (8005dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	f023 0203 	bic.w	r2, r3, #3
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	4934      	ldr	r1, [pc, #208]	@ (8005dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005cfc:	f7fc fafe 	bl	80022fc <HAL_GetTick>
 8005d00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d02:	e00a      	b.n	8005d1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d04:	f7fc fafa 	bl	80022fc <HAL_GetTick>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	1ad3      	subs	r3, r2, r3
 8005d0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d901      	bls.n	8005d1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005d16:	2303      	movs	r3, #3
 8005d18:	e04f      	b.n	8005dba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d1a:	4b2b      	ldr	r3, [pc, #172]	@ (8005dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	f003 020c 	and.w	r2, r3, #12
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	009b      	lsls	r3, r3, #2
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d1eb      	bne.n	8005d04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d2c:	4b25      	ldr	r3, [pc, #148]	@ (8005dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f003 0307 	and.w	r3, r3, #7
 8005d34:	683a      	ldr	r2, [r7, #0]
 8005d36:	429a      	cmp	r2, r3
 8005d38:	d20c      	bcs.n	8005d54 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d3a:	4b22      	ldr	r3, [pc, #136]	@ (8005dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005d3c:	683a      	ldr	r2, [r7, #0]
 8005d3e:	b2d2      	uxtb	r2, r2
 8005d40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d42:	4b20      	ldr	r3, [pc, #128]	@ (8005dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f003 0307 	and.w	r3, r3, #7
 8005d4a:	683a      	ldr	r2, [r7, #0]
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d001      	beq.n	8005d54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005d50:	2301      	movs	r3, #1
 8005d52:	e032      	b.n	8005dba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f003 0304 	and.w	r3, r3, #4
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d008      	beq.n	8005d72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d60:	4b19      	ldr	r3, [pc, #100]	@ (8005dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	68db      	ldr	r3, [r3, #12]
 8005d6c:	4916      	ldr	r1, [pc, #88]	@ (8005dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f003 0308 	and.w	r3, r3, #8
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d009      	beq.n	8005d92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d7e:	4b12      	ldr	r3, [pc, #72]	@ (8005dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d80:	689b      	ldr	r3, [r3, #8]
 8005d82:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	691b      	ldr	r3, [r3, #16]
 8005d8a:	00db      	lsls	r3, r3, #3
 8005d8c:	490e      	ldr	r1, [pc, #56]	@ (8005dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005d92:	f000 f821 	bl	8005dd8 <HAL_RCC_GetSysClockFreq>
 8005d96:	4602      	mov	r2, r0
 8005d98:	4b0b      	ldr	r3, [pc, #44]	@ (8005dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	091b      	lsrs	r3, r3, #4
 8005d9e:	f003 030f 	and.w	r3, r3, #15
 8005da2:	490a      	ldr	r1, [pc, #40]	@ (8005dcc <HAL_RCC_ClockConfig+0x1c0>)
 8005da4:	5ccb      	ldrb	r3, [r1, r3]
 8005da6:	fa22 f303 	lsr.w	r3, r2, r3
 8005daa:	4a09      	ldr	r2, [pc, #36]	@ (8005dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8005dac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005dae:	4b09      	ldr	r3, [pc, #36]	@ (8005dd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	4618      	mov	r0, r3
 8005db4:	f7fc fa5e 	bl	8002274 <HAL_InitTick>

  return HAL_OK;
 8005db8:	2300      	movs	r3, #0
}
 8005dba:	4618      	mov	r0, r3
 8005dbc:	3710      	adds	r7, #16
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bd80      	pop	{r7, pc}
 8005dc2:	bf00      	nop
 8005dc4:	40023c00 	.word	0x40023c00
 8005dc8:	40023800 	.word	0x40023800
 8005dcc:	0800ddcc 	.word	0x0800ddcc
 8005dd0:	20000004 	.word	0x20000004
 8005dd4:	20000008 	.word	0x20000008

08005dd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005dd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ddc:	b094      	sub	sp, #80	@ 0x50
 8005dde:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005de0:	2300      	movs	r3, #0
 8005de2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005de4:	2300      	movs	r3, #0
 8005de6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005de8:	2300      	movs	r3, #0
 8005dea:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005dec:	2300      	movs	r3, #0
 8005dee:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005df0:	4b79      	ldr	r3, [pc, #484]	@ (8005fd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	f003 030c 	and.w	r3, r3, #12
 8005df8:	2b08      	cmp	r3, #8
 8005dfa:	d00d      	beq.n	8005e18 <HAL_RCC_GetSysClockFreq+0x40>
 8005dfc:	2b08      	cmp	r3, #8
 8005dfe:	f200 80e1 	bhi.w	8005fc4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d002      	beq.n	8005e0c <HAL_RCC_GetSysClockFreq+0x34>
 8005e06:	2b04      	cmp	r3, #4
 8005e08:	d003      	beq.n	8005e12 <HAL_RCC_GetSysClockFreq+0x3a>
 8005e0a:	e0db      	b.n	8005fc4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005e0c:	4b73      	ldr	r3, [pc, #460]	@ (8005fdc <HAL_RCC_GetSysClockFreq+0x204>)
 8005e0e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005e10:	e0db      	b.n	8005fca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005e12:	4b73      	ldr	r3, [pc, #460]	@ (8005fe0 <HAL_RCC_GetSysClockFreq+0x208>)
 8005e14:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005e16:	e0d8      	b.n	8005fca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005e18:	4b6f      	ldr	r3, [pc, #444]	@ (8005fd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005e20:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005e22:	4b6d      	ldr	r3, [pc, #436]	@ (8005fd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d063      	beq.n	8005ef6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e2e:	4b6a      	ldr	r3, [pc, #424]	@ (8005fd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	099b      	lsrs	r3, r3, #6
 8005e34:	2200      	movs	r2, #0
 8005e36:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005e38:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005e3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e40:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e42:	2300      	movs	r3, #0
 8005e44:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e46:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005e4a:	4622      	mov	r2, r4
 8005e4c:	462b      	mov	r3, r5
 8005e4e:	f04f 0000 	mov.w	r0, #0
 8005e52:	f04f 0100 	mov.w	r1, #0
 8005e56:	0159      	lsls	r1, r3, #5
 8005e58:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e5c:	0150      	lsls	r0, r2, #5
 8005e5e:	4602      	mov	r2, r0
 8005e60:	460b      	mov	r3, r1
 8005e62:	4621      	mov	r1, r4
 8005e64:	1a51      	subs	r1, r2, r1
 8005e66:	6139      	str	r1, [r7, #16]
 8005e68:	4629      	mov	r1, r5
 8005e6a:	eb63 0301 	sbc.w	r3, r3, r1
 8005e6e:	617b      	str	r3, [r7, #20]
 8005e70:	f04f 0200 	mov.w	r2, #0
 8005e74:	f04f 0300 	mov.w	r3, #0
 8005e78:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005e7c:	4659      	mov	r1, fp
 8005e7e:	018b      	lsls	r3, r1, #6
 8005e80:	4651      	mov	r1, sl
 8005e82:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005e86:	4651      	mov	r1, sl
 8005e88:	018a      	lsls	r2, r1, #6
 8005e8a:	4651      	mov	r1, sl
 8005e8c:	ebb2 0801 	subs.w	r8, r2, r1
 8005e90:	4659      	mov	r1, fp
 8005e92:	eb63 0901 	sbc.w	r9, r3, r1
 8005e96:	f04f 0200 	mov.w	r2, #0
 8005e9a:	f04f 0300 	mov.w	r3, #0
 8005e9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ea2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ea6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005eaa:	4690      	mov	r8, r2
 8005eac:	4699      	mov	r9, r3
 8005eae:	4623      	mov	r3, r4
 8005eb0:	eb18 0303 	adds.w	r3, r8, r3
 8005eb4:	60bb      	str	r3, [r7, #8]
 8005eb6:	462b      	mov	r3, r5
 8005eb8:	eb49 0303 	adc.w	r3, r9, r3
 8005ebc:	60fb      	str	r3, [r7, #12]
 8005ebe:	f04f 0200 	mov.w	r2, #0
 8005ec2:	f04f 0300 	mov.w	r3, #0
 8005ec6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005eca:	4629      	mov	r1, r5
 8005ecc:	024b      	lsls	r3, r1, #9
 8005ece:	4621      	mov	r1, r4
 8005ed0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005ed4:	4621      	mov	r1, r4
 8005ed6:	024a      	lsls	r2, r1, #9
 8005ed8:	4610      	mov	r0, r2
 8005eda:	4619      	mov	r1, r3
 8005edc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ede:	2200      	movs	r2, #0
 8005ee0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ee2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ee4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005ee8:	f7fa feae 	bl	8000c48 <__aeabi_uldivmod>
 8005eec:	4602      	mov	r2, r0
 8005eee:	460b      	mov	r3, r1
 8005ef0:	4613      	mov	r3, r2
 8005ef2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ef4:	e058      	b.n	8005fa8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ef6:	4b38      	ldr	r3, [pc, #224]	@ (8005fd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	099b      	lsrs	r3, r3, #6
 8005efc:	2200      	movs	r2, #0
 8005efe:	4618      	mov	r0, r3
 8005f00:	4611      	mov	r1, r2
 8005f02:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005f06:	623b      	str	r3, [r7, #32]
 8005f08:	2300      	movs	r3, #0
 8005f0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f0c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005f10:	4642      	mov	r2, r8
 8005f12:	464b      	mov	r3, r9
 8005f14:	f04f 0000 	mov.w	r0, #0
 8005f18:	f04f 0100 	mov.w	r1, #0
 8005f1c:	0159      	lsls	r1, r3, #5
 8005f1e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005f22:	0150      	lsls	r0, r2, #5
 8005f24:	4602      	mov	r2, r0
 8005f26:	460b      	mov	r3, r1
 8005f28:	4641      	mov	r1, r8
 8005f2a:	ebb2 0a01 	subs.w	sl, r2, r1
 8005f2e:	4649      	mov	r1, r9
 8005f30:	eb63 0b01 	sbc.w	fp, r3, r1
 8005f34:	f04f 0200 	mov.w	r2, #0
 8005f38:	f04f 0300 	mov.w	r3, #0
 8005f3c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005f40:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005f44:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005f48:	ebb2 040a 	subs.w	r4, r2, sl
 8005f4c:	eb63 050b 	sbc.w	r5, r3, fp
 8005f50:	f04f 0200 	mov.w	r2, #0
 8005f54:	f04f 0300 	mov.w	r3, #0
 8005f58:	00eb      	lsls	r3, r5, #3
 8005f5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f5e:	00e2      	lsls	r2, r4, #3
 8005f60:	4614      	mov	r4, r2
 8005f62:	461d      	mov	r5, r3
 8005f64:	4643      	mov	r3, r8
 8005f66:	18e3      	adds	r3, r4, r3
 8005f68:	603b      	str	r3, [r7, #0]
 8005f6a:	464b      	mov	r3, r9
 8005f6c:	eb45 0303 	adc.w	r3, r5, r3
 8005f70:	607b      	str	r3, [r7, #4]
 8005f72:	f04f 0200 	mov.w	r2, #0
 8005f76:	f04f 0300 	mov.w	r3, #0
 8005f7a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005f7e:	4629      	mov	r1, r5
 8005f80:	028b      	lsls	r3, r1, #10
 8005f82:	4621      	mov	r1, r4
 8005f84:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005f88:	4621      	mov	r1, r4
 8005f8a:	028a      	lsls	r2, r1, #10
 8005f8c:	4610      	mov	r0, r2
 8005f8e:	4619      	mov	r1, r3
 8005f90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f92:	2200      	movs	r2, #0
 8005f94:	61bb      	str	r3, [r7, #24]
 8005f96:	61fa      	str	r2, [r7, #28]
 8005f98:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f9c:	f7fa fe54 	bl	8000c48 <__aeabi_uldivmod>
 8005fa0:	4602      	mov	r2, r0
 8005fa2:	460b      	mov	r3, r1
 8005fa4:	4613      	mov	r3, r2
 8005fa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8005fd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	0c1b      	lsrs	r3, r3, #16
 8005fae:	f003 0303 	and.w	r3, r3, #3
 8005fb2:	3301      	adds	r3, #1
 8005fb4:	005b      	lsls	r3, r3, #1
 8005fb6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005fb8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005fba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fc0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005fc2:	e002      	b.n	8005fca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005fc4:	4b05      	ldr	r3, [pc, #20]	@ (8005fdc <HAL_RCC_GetSysClockFreq+0x204>)
 8005fc6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005fc8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005fca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	3750      	adds	r7, #80	@ 0x50
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005fd6:	bf00      	nop
 8005fd8:	40023800 	.word	0x40023800
 8005fdc:	00f42400 	.word	0x00f42400
 8005fe0:	007a1200 	.word	0x007a1200

08005fe4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005fe8:	4b03      	ldr	r3, [pc, #12]	@ (8005ff8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005fea:	681b      	ldr	r3, [r3, #0]
}
 8005fec:	4618      	mov	r0, r3
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff4:	4770      	bx	lr
 8005ff6:	bf00      	nop
 8005ff8:	20000004 	.word	0x20000004

08005ffc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006000:	f7ff fff0 	bl	8005fe4 <HAL_RCC_GetHCLKFreq>
 8006004:	4602      	mov	r2, r0
 8006006:	4b05      	ldr	r3, [pc, #20]	@ (800601c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	0a9b      	lsrs	r3, r3, #10
 800600c:	f003 0307 	and.w	r3, r3, #7
 8006010:	4903      	ldr	r1, [pc, #12]	@ (8006020 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006012:	5ccb      	ldrb	r3, [r1, r3]
 8006014:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006018:	4618      	mov	r0, r3
 800601a:	bd80      	pop	{r7, pc}
 800601c:	40023800 	.word	0x40023800
 8006020:	0800dddc 	.word	0x0800dddc

08006024 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006028:	f7ff ffdc 	bl	8005fe4 <HAL_RCC_GetHCLKFreq>
 800602c:	4602      	mov	r2, r0
 800602e:	4b05      	ldr	r3, [pc, #20]	@ (8006044 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	0b5b      	lsrs	r3, r3, #13
 8006034:	f003 0307 	and.w	r3, r3, #7
 8006038:	4903      	ldr	r1, [pc, #12]	@ (8006048 <HAL_RCC_GetPCLK2Freq+0x24>)
 800603a:	5ccb      	ldrb	r3, [r1, r3]
 800603c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006040:	4618      	mov	r0, r3
 8006042:	bd80      	pop	{r7, pc}
 8006044:	40023800 	.word	0x40023800
 8006048:	0800dddc 	.word	0x0800dddc

0800604c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b086      	sub	sp, #24
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006054:	2300      	movs	r3, #0
 8006056:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006058:	2300      	movs	r3, #0
 800605a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f003 0301 	and.w	r3, r3, #1
 8006064:	2b00      	cmp	r3, #0
 8006066:	d105      	bne.n	8006074 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006070:	2b00      	cmp	r3, #0
 8006072:	d035      	beq.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006074:	4b62      	ldr	r3, [pc, #392]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006076:	2200      	movs	r2, #0
 8006078:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800607a:	f7fc f93f 	bl	80022fc <HAL_GetTick>
 800607e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006080:	e008      	b.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006082:	f7fc f93b 	bl	80022fc <HAL_GetTick>
 8006086:	4602      	mov	r2, r0
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	1ad3      	subs	r3, r2, r3
 800608c:	2b02      	cmp	r3, #2
 800608e:	d901      	bls.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006090:	2303      	movs	r3, #3
 8006092:	e0b0      	b.n	80061f6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006094:	4b5b      	ldr	r3, [pc, #364]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800609c:	2b00      	cmp	r3, #0
 800609e:	d1f0      	bne.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	019a      	lsls	r2, r3, #6
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	071b      	lsls	r3, r3, #28
 80060ac:	4955      	ldr	r1, [pc, #340]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80060ae:	4313      	orrs	r3, r2
 80060b0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80060b4:	4b52      	ldr	r3, [pc, #328]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80060b6:	2201      	movs	r2, #1
 80060b8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80060ba:	f7fc f91f 	bl	80022fc <HAL_GetTick>
 80060be:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80060c0:	e008      	b.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80060c2:	f7fc f91b 	bl	80022fc <HAL_GetTick>
 80060c6:	4602      	mov	r2, r0
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	1ad3      	subs	r3, r2, r3
 80060cc:	2b02      	cmp	r3, #2
 80060ce:	d901      	bls.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80060d0:	2303      	movs	r3, #3
 80060d2:	e090      	b.n	80061f6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80060d4:	4b4b      	ldr	r3, [pc, #300]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d0f0      	beq.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f003 0302 	and.w	r3, r3, #2
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	f000 8083 	beq.w	80061f4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80060ee:	2300      	movs	r3, #0
 80060f0:	60fb      	str	r3, [r7, #12]
 80060f2:	4b44      	ldr	r3, [pc, #272]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80060f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060f6:	4a43      	ldr	r2, [pc, #268]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80060f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80060fe:	4b41      	ldr	r3, [pc, #260]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006102:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006106:	60fb      	str	r3, [r7, #12]
 8006108:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800610a:	4b3f      	ldr	r3, [pc, #252]	@ (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4a3e      	ldr	r2, [pc, #248]	@ (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006110:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006114:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006116:	f7fc f8f1 	bl	80022fc <HAL_GetTick>
 800611a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800611c:	e008      	b.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800611e:	f7fc f8ed 	bl	80022fc <HAL_GetTick>
 8006122:	4602      	mov	r2, r0
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	1ad3      	subs	r3, r2, r3
 8006128:	2b02      	cmp	r3, #2
 800612a:	d901      	bls.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800612c:	2303      	movs	r3, #3
 800612e:	e062      	b.n	80061f6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006130:	4b35      	ldr	r3, [pc, #212]	@ (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006138:	2b00      	cmp	r3, #0
 800613a:	d0f0      	beq.n	800611e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800613c:	4b31      	ldr	r3, [pc, #196]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800613e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006140:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006144:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d02f      	beq.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0x160>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	68db      	ldr	r3, [r3, #12]
 8006150:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006154:	693a      	ldr	r2, [r7, #16]
 8006156:	429a      	cmp	r2, r3
 8006158:	d028      	beq.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800615a:	4b2a      	ldr	r3, [pc, #168]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800615c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800615e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006162:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006164:	4b29      	ldr	r3, [pc, #164]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006166:	2201      	movs	r2, #1
 8006168:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800616a:	4b28      	ldr	r3, [pc, #160]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800616c:	2200      	movs	r2, #0
 800616e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006170:	4a24      	ldr	r2, [pc, #144]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006176:	4b23      	ldr	r3, [pc, #140]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006178:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800617a:	f003 0301 	and.w	r3, r3, #1
 800617e:	2b01      	cmp	r3, #1
 8006180:	d114      	bne.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006182:	f7fc f8bb 	bl	80022fc <HAL_GetTick>
 8006186:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006188:	e00a      	b.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800618a:	f7fc f8b7 	bl	80022fc <HAL_GetTick>
 800618e:	4602      	mov	r2, r0
 8006190:	697b      	ldr	r3, [r7, #20]
 8006192:	1ad3      	subs	r3, r2, r3
 8006194:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006198:	4293      	cmp	r3, r2
 800619a:	d901      	bls.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800619c:	2303      	movs	r3, #3
 800619e:	e02a      	b.n	80061f6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061a0:	4b18      	ldr	r3, [pc, #96]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80061a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061a4:	f003 0302 	and.w	r3, r3, #2
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d0ee      	beq.n	800618a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	68db      	ldr	r3, [r3, #12]
 80061b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061b8:	d10d      	bne.n	80061d6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80061ba:	4b12      	ldr	r3, [pc, #72]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80061ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061ce:	490d      	ldr	r1, [pc, #52]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80061d0:	4313      	orrs	r3, r2
 80061d2:	608b      	str	r3, [r1, #8]
 80061d4:	e005      	b.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80061d6:	4b0b      	ldr	r3, [pc, #44]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	4a0a      	ldr	r2, [pc, #40]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80061dc:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80061e0:	6093      	str	r3, [r2, #8]
 80061e2:	4b08      	ldr	r3, [pc, #32]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80061e4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	68db      	ldr	r3, [r3, #12]
 80061ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061ee:	4905      	ldr	r1, [pc, #20]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80061f0:	4313      	orrs	r3, r2
 80061f2:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80061f4:	2300      	movs	r3, #0
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	3718      	adds	r7, #24
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}
 80061fe:	bf00      	nop
 8006200:	42470068 	.word	0x42470068
 8006204:	40023800 	.word	0x40023800
 8006208:	40007000 	.word	0x40007000
 800620c:	42470e40 	.word	0x42470e40

08006210 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006210:	b480      	push	{r7}
 8006212:	b087      	sub	sp, #28
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006218:	2300      	movs	r3, #0
 800621a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800621c:	2300      	movs	r3, #0
 800621e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006220:	2300      	movs	r3, #0
 8006222:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006224:	2300      	movs	r3, #0
 8006226:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2b01      	cmp	r3, #1
 800622c:	d13f      	bne.n	80062ae <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800622e:	4b24      	ldr	r3, [pc, #144]	@ (80062c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006236:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d006      	beq.n	800624c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006244:	d12f      	bne.n	80062a6 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006246:	4b1f      	ldr	r3, [pc, #124]	@ (80062c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006248:	617b      	str	r3, [r7, #20]
          break;
 800624a:	e02f      	b.n	80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800624c:	4b1c      	ldr	r3, [pc, #112]	@ (80062c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006254:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006258:	d108      	bne.n	800626c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800625a:	4b19      	ldr	r3, [pc, #100]	@ (80062c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006262:	4a19      	ldr	r2, [pc, #100]	@ (80062c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006264:	fbb2 f3f3 	udiv	r3, r2, r3
 8006268:	613b      	str	r3, [r7, #16]
 800626a:	e007      	b.n	800627c <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800626c:	4b14      	ldr	r3, [pc, #80]	@ (80062c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006274:	4a15      	ldr	r2, [pc, #84]	@ (80062cc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8006276:	fbb2 f3f3 	udiv	r3, r2, r3
 800627a:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800627c:	4b10      	ldr	r3, [pc, #64]	@ (80062c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800627e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006282:	099b      	lsrs	r3, r3, #6
 8006284:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	fb02 f303 	mul.w	r3, r2, r3
 800628e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006290:	4b0b      	ldr	r3, [pc, #44]	@ (80062c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006292:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006296:	0f1b      	lsrs	r3, r3, #28
 8006298:	f003 0307 	and.w	r3, r3, #7
 800629c:	68ba      	ldr	r2, [r7, #8]
 800629e:	fbb2 f3f3 	udiv	r3, r2, r3
 80062a2:	617b      	str	r3, [r7, #20]
          break;
 80062a4:	e002      	b.n	80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80062a6:	2300      	movs	r3, #0
 80062a8:	617b      	str	r3, [r7, #20]
          break;
 80062aa:	bf00      	nop
        }
      }
      break;
 80062ac:	e000      	b.n	80062b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80062ae:	bf00      	nop
    }
  }
  return frequency;
 80062b0:	697b      	ldr	r3, [r7, #20]
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	371c      	adds	r7, #28
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr
 80062be:	bf00      	nop
 80062c0:	40023800 	.word	0x40023800
 80062c4:	00bb8000 	.word	0x00bb8000
 80062c8:	007a1200 	.word	0x007a1200
 80062cc:	00f42400 	.word	0x00f42400

080062d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b082      	sub	sp, #8
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d101      	bne.n	80062e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	e07b      	b.n	80063da <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d108      	bne.n	80062fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062f2:	d009      	beq.n	8006308 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2200      	movs	r2, #0
 80062f8:	61da      	str	r2, [r3, #28]
 80062fa:	e005      	b.n	8006308 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2200      	movs	r2, #0
 8006300:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2200      	movs	r2, #0
 8006306:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006314:	b2db      	uxtb	r3, r3
 8006316:	2b00      	cmp	r3, #0
 8006318:	d106      	bne.n	8006328 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2200      	movs	r2, #0
 800631e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f7fb fc9a 	bl	8001c5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2202      	movs	r2, #2
 800632c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800633e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	685b      	ldr	r3, [r3, #4]
 8006344:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006350:	431a      	orrs	r2, r3
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	68db      	ldr	r3, [r3, #12]
 8006356:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800635a:	431a      	orrs	r2, r3
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	691b      	ldr	r3, [r3, #16]
 8006360:	f003 0302 	and.w	r3, r3, #2
 8006364:	431a      	orrs	r2, r3
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	695b      	ldr	r3, [r3, #20]
 800636a:	f003 0301 	and.w	r3, r3, #1
 800636e:	431a      	orrs	r2, r3
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	699b      	ldr	r3, [r3, #24]
 8006374:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006378:	431a      	orrs	r2, r3
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	69db      	ldr	r3, [r3, #28]
 800637e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006382:	431a      	orrs	r2, r3
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6a1b      	ldr	r3, [r3, #32]
 8006388:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800638c:	ea42 0103 	orr.w	r1, r2, r3
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006394:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	430a      	orrs	r2, r1
 800639e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	699b      	ldr	r3, [r3, #24]
 80063a4:	0c1b      	lsrs	r3, r3, #16
 80063a6:	f003 0104 	and.w	r1, r3, #4
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063ae:	f003 0210 	and.w	r2, r3, #16
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	430a      	orrs	r2, r1
 80063b8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	69da      	ldr	r2, [r3, #28]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80063c8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2200      	movs	r2, #0
 80063ce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2201      	movs	r2, #1
 80063d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80063d8:	2300      	movs	r3, #0
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3708      	adds	r7, #8
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}

080063e2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063e2:	b580      	push	{r7, lr}
 80063e4:	b082      	sub	sp, #8
 80063e6:	af00      	add	r7, sp, #0
 80063e8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d101      	bne.n	80063f4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80063f0:	2301      	movs	r3, #1
 80063f2:	e041      	b.n	8006478 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063fa:	b2db      	uxtb	r3, r3
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d106      	bne.n	800640e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2200      	movs	r2, #0
 8006404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f7fb fcb7 	bl	8001d7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2202      	movs	r2, #2
 8006412:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681a      	ldr	r2, [r3, #0]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	3304      	adds	r3, #4
 800641e:	4619      	mov	r1, r3
 8006420:	4610      	mov	r0, r2
 8006422:	f000 fbe5 	bl	8006bf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2201      	movs	r2, #1
 800642a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2201      	movs	r2, #1
 8006432:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2201      	movs	r2, #1
 800643a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2201      	movs	r2, #1
 8006442:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2201      	movs	r2, #1
 800644a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2201      	movs	r2, #1
 8006452:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2201      	movs	r2, #1
 800645a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2201      	movs	r2, #1
 8006462:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2201      	movs	r2, #1
 800646a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2201      	movs	r2, #1
 8006472:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006476:	2300      	movs	r3, #0
}
 8006478:	4618      	mov	r0, r3
 800647a:	3708      	adds	r7, #8
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}

08006480 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006480:	b480      	push	{r7}
 8006482:	b085      	sub	sp, #20
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800648e:	b2db      	uxtb	r3, r3
 8006490:	2b01      	cmp	r3, #1
 8006492:	d001      	beq.n	8006498 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006494:	2301      	movs	r3, #1
 8006496:	e046      	b.n	8006526 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2202      	movs	r2, #2
 800649c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a23      	ldr	r2, [pc, #140]	@ (8006534 <HAL_TIM_Base_Start+0xb4>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d022      	beq.n	80064f0 <HAL_TIM_Base_Start+0x70>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064b2:	d01d      	beq.n	80064f0 <HAL_TIM_Base_Start+0x70>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a1f      	ldr	r2, [pc, #124]	@ (8006538 <HAL_TIM_Base_Start+0xb8>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d018      	beq.n	80064f0 <HAL_TIM_Base_Start+0x70>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a1e      	ldr	r2, [pc, #120]	@ (800653c <HAL_TIM_Base_Start+0xbc>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d013      	beq.n	80064f0 <HAL_TIM_Base_Start+0x70>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a1c      	ldr	r2, [pc, #112]	@ (8006540 <HAL_TIM_Base_Start+0xc0>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d00e      	beq.n	80064f0 <HAL_TIM_Base_Start+0x70>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a1b      	ldr	r2, [pc, #108]	@ (8006544 <HAL_TIM_Base_Start+0xc4>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d009      	beq.n	80064f0 <HAL_TIM_Base_Start+0x70>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a19      	ldr	r2, [pc, #100]	@ (8006548 <HAL_TIM_Base_Start+0xc8>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d004      	beq.n	80064f0 <HAL_TIM_Base_Start+0x70>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a18      	ldr	r2, [pc, #96]	@ (800654c <HAL_TIM_Base_Start+0xcc>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d111      	bne.n	8006514 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	f003 0307 	and.w	r3, r3, #7
 80064fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2b06      	cmp	r3, #6
 8006500:	d010      	beq.n	8006524 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f042 0201 	orr.w	r2, r2, #1
 8006510:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006512:	e007      	b.n	8006524 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f042 0201 	orr.w	r2, r2, #1
 8006522:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006524:	2300      	movs	r3, #0
}
 8006526:	4618      	mov	r0, r3
 8006528:	3714      	adds	r7, #20
 800652a:	46bd      	mov	sp, r7
 800652c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006530:	4770      	bx	lr
 8006532:	bf00      	nop
 8006534:	40010000 	.word	0x40010000
 8006538:	40000400 	.word	0x40000400
 800653c:	40000800 	.word	0x40000800
 8006540:	40000c00 	.word	0x40000c00
 8006544:	40010400 	.word	0x40010400
 8006548:	40014000 	.word	0x40014000
 800654c:	40001800 	.word	0x40001800

08006550 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b082      	sub	sp, #8
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d101      	bne.n	8006562 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	e041      	b.n	80065e6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006568:	b2db      	uxtb	r3, r3
 800656a:	2b00      	cmp	r3, #0
 800656c:	d106      	bne.n	800657c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2200      	movs	r2, #0
 8006572:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f7fb fc38 	bl	8001dec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2202      	movs	r2, #2
 8006580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681a      	ldr	r2, [r3, #0]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	3304      	adds	r3, #4
 800658c:	4619      	mov	r1, r3
 800658e:	4610      	mov	r0, r2
 8006590:	f000 fb2e 	bl	8006bf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2201      	movs	r2, #1
 8006598:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2201      	movs	r2, #1
 80065a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2201      	movs	r2, #1
 80065a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2201      	movs	r2, #1
 80065b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2201      	movs	r2, #1
 80065c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2201      	movs	r2, #1
 80065d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2201      	movs	r2, #1
 80065d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2201      	movs	r2, #1
 80065e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80065e4:	2300      	movs	r3, #0
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	3708      	adds	r7, #8
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
	...

080065f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b084      	sub	sp, #16
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
 80065f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d109      	bne.n	8006614 <HAL_TIM_PWM_Start+0x24>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006606:	b2db      	uxtb	r3, r3
 8006608:	2b01      	cmp	r3, #1
 800660a:	bf14      	ite	ne
 800660c:	2301      	movne	r3, #1
 800660e:	2300      	moveq	r3, #0
 8006610:	b2db      	uxtb	r3, r3
 8006612:	e022      	b.n	800665a <HAL_TIM_PWM_Start+0x6a>
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	2b04      	cmp	r3, #4
 8006618:	d109      	bne.n	800662e <HAL_TIM_PWM_Start+0x3e>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006620:	b2db      	uxtb	r3, r3
 8006622:	2b01      	cmp	r3, #1
 8006624:	bf14      	ite	ne
 8006626:	2301      	movne	r3, #1
 8006628:	2300      	moveq	r3, #0
 800662a:	b2db      	uxtb	r3, r3
 800662c:	e015      	b.n	800665a <HAL_TIM_PWM_Start+0x6a>
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	2b08      	cmp	r3, #8
 8006632:	d109      	bne.n	8006648 <HAL_TIM_PWM_Start+0x58>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800663a:	b2db      	uxtb	r3, r3
 800663c:	2b01      	cmp	r3, #1
 800663e:	bf14      	ite	ne
 8006640:	2301      	movne	r3, #1
 8006642:	2300      	moveq	r3, #0
 8006644:	b2db      	uxtb	r3, r3
 8006646:	e008      	b.n	800665a <HAL_TIM_PWM_Start+0x6a>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800664e:	b2db      	uxtb	r3, r3
 8006650:	2b01      	cmp	r3, #1
 8006652:	bf14      	ite	ne
 8006654:	2301      	movne	r3, #1
 8006656:	2300      	moveq	r3, #0
 8006658:	b2db      	uxtb	r3, r3
 800665a:	2b00      	cmp	r3, #0
 800665c:	d001      	beq.n	8006662 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e07c      	b.n	800675c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d104      	bne.n	8006672 <HAL_TIM_PWM_Start+0x82>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2202      	movs	r2, #2
 800666c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006670:	e013      	b.n	800669a <HAL_TIM_PWM_Start+0xaa>
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	2b04      	cmp	r3, #4
 8006676:	d104      	bne.n	8006682 <HAL_TIM_PWM_Start+0x92>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2202      	movs	r2, #2
 800667c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006680:	e00b      	b.n	800669a <HAL_TIM_PWM_Start+0xaa>
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	2b08      	cmp	r3, #8
 8006686:	d104      	bne.n	8006692 <HAL_TIM_PWM_Start+0xa2>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2202      	movs	r2, #2
 800668c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006690:	e003      	b.n	800669a <HAL_TIM_PWM_Start+0xaa>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2202      	movs	r2, #2
 8006696:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	2201      	movs	r2, #1
 80066a0:	6839      	ldr	r1, [r7, #0]
 80066a2:	4618      	mov	r0, r3
 80066a4:	f000 fe0a 	bl	80072bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a2d      	ldr	r2, [pc, #180]	@ (8006764 <HAL_TIM_PWM_Start+0x174>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d004      	beq.n	80066bc <HAL_TIM_PWM_Start+0xcc>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a2c      	ldr	r2, [pc, #176]	@ (8006768 <HAL_TIM_PWM_Start+0x178>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d101      	bne.n	80066c0 <HAL_TIM_PWM_Start+0xd0>
 80066bc:	2301      	movs	r3, #1
 80066be:	e000      	b.n	80066c2 <HAL_TIM_PWM_Start+0xd2>
 80066c0:	2300      	movs	r3, #0
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d007      	beq.n	80066d6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80066d4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a22      	ldr	r2, [pc, #136]	@ (8006764 <HAL_TIM_PWM_Start+0x174>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d022      	beq.n	8006726 <HAL_TIM_PWM_Start+0x136>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066e8:	d01d      	beq.n	8006726 <HAL_TIM_PWM_Start+0x136>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	4a1f      	ldr	r2, [pc, #124]	@ (800676c <HAL_TIM_PWM_Start+0x17c>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d018      	beq.n	8006726 <HAL_TIM_PWM_Start+0x136>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4a1d      	ldr	r2, [pc, #116]	@ (8006770 <HAL_TIM_PWM_Start+0x180>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d013      	beq.n	8006726 <HAL_TIM_PWM_Start+0x136>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	4a1c      	ldr	r2, [pc, #112]	@ (8006774 <HAL_TIM_PWM_Start+0x184>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d00e      	beq.n	8006726 <HAL_TIM_PWM_Start+0x136>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4a16      	ldr	r2, [pc, #88]	@ (8006768 <HAL_TIM_PWM_Start+0x178>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d009      	beq.n	8006726 <HAL_TIM_PWM_Start+0x136>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a18      	ldr	r2, [pc, #96]	@ (8006778 <HAL_TIM_PWM_Start+0x188>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d004      	beq.n	8006726 <HAL_TIM_PWM_Start+0x136>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a16      	ldr	r2, [pc, #88]	@ (800677c <HAL_TIM_PWM_Start+0x18c>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d111      	bne.n	800674a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	f003 0307 	and.w	r3, r3, #7
 8006730:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2b06      	cmp	r3, #6
 8006736:	d010      	beq.n	800675a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	681a      	ldr	r2, [r3, #0]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f042 0201 	orr.w	r2, r2, #1
 8006746:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006748:	e007      	b.n	800675a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	681a      	ldr	r2, [r3, #0]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f042 0201 	orr.w	r2, r2, #1
 8006758:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800675a:	2300      	movs	r3, #0
}
 800675c:	4618      	mov	r0, r3
 800675e:	3710      	adds	r7, #16
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}
 8006764:	40010000 	.word	0x40010000
 8006768:	40010400 	.word	0x40010400
 800676c:	40000400 	.word	0x40000400
 8006770:	40000800 	.word	0x40000800
 8006774:	40000c00 	.word	0x40000c00
 8006778:	40014000 	.word	0x40014000
 800677c:	40001800 	.word	0x40001800

08006780 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b086      	sub	sp, #24
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d101      	bne.n	8006794 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006790:	2301      	movs	r3, #1
 8006792:	e097      	b.n	80068c4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800679a:	b2db      	uxtb	r3, r3
 800679c:	2b00      	cmp	r3, #0
 800679e:	d106      	bne.n	80067ae <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2200      	movs	r2, #0
 80067a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80067a8:	6878      	ldr	r0, [r7, #4]
 80067aa:	f7fb fa9f 	bl	8001cec <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2202      	movs	r2, #2
 80067b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	689b      	ldr	r3, [r3, #8]
 80067bc:	687a      	ldr	r2, [r7, #4]
 80067be:	6812      	ldr	r2, [r2, #0]
 80067c0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80067c4:	f023 0307 	bic.w	r3, r3, #7
 80067c8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681a      	ldr	r2, [r3, #0]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	3304      	adds	r3, #4
 80067d2:	4619      	mov	r1, r3
 80067d4:	4610      	mov	r0, r2
 80067d6:	f000 fa0b 	bl	8006bf0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	699b      	ldr	r3, [r3, #24]
 80067e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	6a1b      	ldr	r3, [r3, #32]
 80067f0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	697a      	ldr	r2, [r7, #20]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80067fc:	693b      	ldr	r3, [r7, #16]
 80067fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006802:	f023 0303 	bic.w	r3, r3, #3
 8006806:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	689a      	ldr	r2, [r3, #8]
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	699b      	ldr	r3, [r3, #24]
 8006810:	021b      	lsls	r3, r3, #8
 8006812:	4313      	orrs	r3, r2
 8006814:	693a      	ldr	r2, [r7, #16]
 8006816:	4313      	orrs	r3, r2
 8006818:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006820:	f023 030c 	bic.w	r3, r3, #12
 8006824:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800682c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006830:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	68da      	ldr	r2, [r3, #12]
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	69db      	ldr	r3, [r3, #28]
 800683a:	021b      	lsls	r3, r3, #8
 800683c:	4313      	orrs	r3, r2
 800683e:	693a      	ldr	r2, [r7, #16]
 8006840:	4313      	orrs	r3, r2
 8006842:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	691b      	ldr	r3, [r3, #16]
 8006848:	011a      	lsls	r2, r3, #4
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	6a1b      	ldr	r3, [r3, #32]
 800684e:	031b      	lsls	r3, r3, #12
 8006850:	4313      	orrs	r3, r2
 8006852:	693a      	ldr	r2, [r7, #16]
 8006854:	4313      	orrs	r3, r2
 8006856:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800685e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006866:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	685a      	ldr	r2, [r3, #4]
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	695b      	ldr	r3, [r3, #20]
 8006870:	011b      	lsls	r3, r3, #4
 8006872:	4313      	orrs	r3, r2
 8006874:	68fa      	ldr	r2, [r7, #12]
 8006876:	4313      	orrs	r3, r2
 8006878:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	697a      	ldr	r2, [r7, #20]
 8006880:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	693a      	ldr	r2, [r7, #16]
 8006888:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	68fa      	ldr	r2, [r7, #12]
 8006890:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2201      	movs	r2, #1
 8006896:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2201      	movs	r2, #1
 800689e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2201      	movs	r2, #1
 80068a6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2201      	movs	r2, #1
 80068ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2201      	movs	r2, #1
 80068b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2201      	movs	r2, #1
 80068be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80068c2:	2300      	movs	r3, #0
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3718      	adds	r7, #24
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}

080068cc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b084      	sub	sp, #16
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
 80068d4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80068dc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80068e4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80068ec:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80068f4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d110      	bne.n	800691e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80068fc:	7bfb      	ldrb	r3, [r7, #15]
 80068fe:	2b01      	cmp	r3, #1
 8006900:	d102      	bne.n	8006908 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006902:	7b7b      	ldrb	r3, [r7, #13]
 8006904:	2b01      	cmp	r3, #1
 8006906:	d001      	beq.n	800690c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006908:	2301      	movs	r3, #1
 800690a:	e069      	b.n	80069e0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2202      	movs	r2, #2
 8006910:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2202      	movs	r2, #2
 8006918:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800691c:	e031      	b.n	8006982 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	2b04      	cmp	r3, #4
 8006922:	d110      	bne.n	8006946 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006924:	7bbb      	ldrb	r3, [r7, #14]
 8006926:	2b01      	cmp	r3, #1
 8006928:	d102      	bne.n	8006930 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800692a:	7b3b      	ldrb	r3, [r7, #12]
 800692c:	2b01      	cmp	r3, #1
 800692e:	d001      	beq.n	8006934 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006930:	2301      	movs	r3, #1
 8006932:	e055      	b.n	80069e0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2202      	movs	r2, #2
 8006938:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2202      	movs	r2, #2
 8006940:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006944:	e01d      	b.n	8006982 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006946:	7bfb      	ldrb	r3, [r7, #15]
 8006948:	2b01      	cmp	r3, #1
 800694a:	d108      	bne.n	800695e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800694c:	7bbb      	ldrb	r3, [r7, #14]
 800694e:	2b01      	cmp	r3, #1
 8006950:	d105      	bne.n	800695e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006952:	7b7b      	ldrb	r3, [r7, #13]
 8006954:	2b01      	cmp	r3, #1
 8006956:	d102      	bne.n	800695e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006958:	7b3b      	ldrb	r3, [r7, #12]
 800695a:	2b01      	cmp	r3, #1
 800695c:	d001      	beq.n	8006962 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800695e:	2301      	movs	r3, #1
 8006960:	e03e      	b.n	80069e0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2202      	movs	r2, #2
 8006966:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2202      	movs	r2, #2
 800696e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2202      	movs	r2, #2
 8006976:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2202      	movs	r2, #2
 800697e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d003      	beq.n	8006990 <HAL_TIM_Encoder_Start+0xc4>
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	2b04      	cmp	r3, #4
 800698c:	d008      	beq.n	80069a0 <HAL_TIM_Encoder_Start+0xd4>
 800698e:	e00f      	b.n	80069b0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	2201      	movs	r2, #1
 8006996:	2100      	movs	r1, #0
 8006998:	4618      	mov	r0, r3
 800699a:	f000 fc8f 	bl	80072bc <TIM_CCxChannelCmd>
      break;
 800699e:	e016      	b.n	80069ce <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	2201      	movs	r2, #1
 80069a6:	2104      	movs	r1, #4
 80069a8:	4618      	mov	r0, r3
 80069aa:	f000 fc87 	bl	80072bc <TIM_CCxChannelCmd>
      break;
 80069ae:	e00e      	b.n	80069ce <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	2201      	movs	r2, #1
 80069b6:	2100      	movs	r1, #0
 80069b8:	4618      	mov	r0, r3
 80069ba:	f000 fc7f 	bl	80072bc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	2201      	movs	r2, #1
 80069c4:	2104      	movs	r1, #4
 80069c6:	4618      	mov	r0, r3
 80069c8:	f000 fc78 	bl	80072bc <TIM_CCxChannelCmd>
      break;
 80069cc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	681a      	ldr	r2, [r3, #0]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f042 0201 	orr.w	r2, r2, #1
 80069dc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80069de:	2300      	movs	r3, #0
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3710      	adds	r7, #16
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}

080069e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b086      	sub	sp, #24
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	60f8      	str	r0, [r7, #12]
 80069f0:	60b9      	str	r1, [r7, #8]
 80069f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80069f4:	2300      	movs	r3, #0
 80069f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069fe:	2b01      	cmp	r3, #1
 8006a00:	d101      	bne.n	8006a06 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006a02:	2302      	movs	r3, #2
 8006a04:	e0ae      	b.n	8006b64 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	2201      	movs	r2, #1
 8006a0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2b0c      	cmp	r3, #12
 8006a12:	f200 809f 	bhi.w	8006b54 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006a16:	a201      	add	r2, pc, #4	@ (adr r2, 8006a1c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a1c:	08006a51 	.word	0x08006a51
 8006a20:	08006b55 	.word	0x08006b55
 8006a24:	08006b55 	.word	0x08006b55
 8006a28:	08006b55 	.word	0x08006b55
 8006a2c:	08006a91 	.word	0x08006a91
 8006a30:	08006b55 	.word	0x08006b55
 8006a34:	08006b55 	.word	0x08006b55
 8006a38:	08006b55 	.word	0x08006b55
 8006a3c:	08006ad3 	.word	0x08006ad3
 8006a40:	08006b55 	.word	0x08006b55
 8006a44:	08006b55 	.word	0x08006b55
 8006a48:	08006b55 	.word	0x08006b55
 8006a4c:	08006b13 	.word	0x08006b13
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	68b9      	ldr	r1, [r7, #8]
 8006a56:	4618      	mov	r0, r3
 8006a58:	f000 f970 	bl	8006d3c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	699a      	ldr	r2, [r3, #24]
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f042 0208 	orr.w	r2, r2, #8
 8006a6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	699a      	ldr	r2, [r3, #24]
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f022 0204 	bic.w	r2, r2, #4
 8006a7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	6999      	ldr	r1, [r3, #24]
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	691a      	ldr	r2, [r3, #16]
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	430a      	orrs	r2, r1
 8006a8c:	619a      	str	r2, [r3, #24]
      break;
 8006a8e:	e064      	b.n	8006b5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	68b9      	ldr	r1, [r7, #8]
 8006a96:	4618      	mov	r0, r3
 8006a98:	f000 f9c0 	bl	8006e1c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	699a      	ldr	r2, [r3, #24]
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006aaa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	699a      	ldr	r2, [r3, #24]
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006aba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	6999      	ldr	r1, [r3, #24]
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	691b      	ldr	r3, [r3, #16]
 8006ac6:	021a      	lsls	r2, r3, #8
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	430a      	orrs	r2, r1
 8006ace:	619a      	str	r2, [r3, #24]
      break;
 8006ad0:	e043      	b.n	8006b5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	68b9      	ldr	r1, [r7, #8]
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f000 fa15 	bl	8006f08 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	69da      	ldr	r2, [r3, #28]
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f042 0208 	orr.w	r2, r2, #8
 8006aec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	69da      	ldr	r2, [r3, #28]
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f022 0204 	bic.w	r2, r2, #4
 8006afc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	69d9      	ldr	r1, [r3, #28]
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	691a      	ldr	r2, [r3, #16]
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	430a      	orrs	r2, r1
 8006b0e:	61da      	str	r2, [r3, #28]
      break;
 8006b10:	e023      	b.n	8006b5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	68b9      	ldr	r1, [r7, #8]
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f000 fa69 	bl	8006ff0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	69da      	ldr	r2, [r3, #28]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	69da      	ldr	r2, [r3, #28]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	69d9      	ldr	r1, [r3, #28]
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	691b      	ldr	r3, [r3, #16]
 8006b48:	021a      	lsls	r2, r3, #8
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	430a      	orrs	r2, r1
 8006b50:	61da      	str	r2, [r3, #28]
      break;
 8006b52:	e002      	b.n	8006b5a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006b54:	2301      	movs	r3, #1
 8006b56:	75fb      	strb	r3, [r7, #23]
      break;
 8006b58:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006b62:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	3718      	adds	r7, #24
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bd80      	pop	{r7, pc}

08006b6c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b082      	sub	sp, #8
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b7c:	2b01      	cmp	r3, #1
 8006b7e:	d101      	bne.n	8006b84 <HAL_TIM_SlaveConfigSynchro+0x18>
 8006b80:	2302      	movs	r3, #2
 8006b82:	e031      	b.n	8006be8 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2201      	movs	r2, #1
 8006b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2202      	movs	r2, #2
 8006b90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006b94:	6839      	ldr	r1, [r7, #0]
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	f000 fa80 	bl	800709c <TIM_SlaveTimer_SetConfig>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d009      	beq.n	8006bb6 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2201      	movs	r2, #1
 8006ba6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2200      	movs	r2, #0
 8006bae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	e018      	b.n	8006be8 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	68da      	ldr	r2, [r3, #12]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006bc4:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	68da      	ldr	r2, [r3, #12]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006bd4:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2201      	movs	r2, #1
 8006bda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2200      	movs	r2, #0
 8006be2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006be6:	2300      	movs	r3, #0
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3708      	adds	r7, #8
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}

08006bf0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b085      	sub	sp, #20
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	4a43      	ldr	r2, [pc, #268]	@ (8006d10 <TIM_Base_SetConfig+0x120>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d013      	beq.n	8006c30 <TIM_Base_SetConfig+0x40>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c0e:	d00f      	beq.n	8006c30 <TIM_Base_SetConfig+0x40>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	4a40      	ldr	r2, [pc, #256]	@ (8006d14 <TIM_Base_SetConfig+0x124>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d00b      	beq.n	8006c30 <TIM_Base_SetConfig+0x40>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	4a3f      	ldr	r2, [pc, #252]	@ (8006d18 <TIM_Base_SetConfig+0x128>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d007      	beq.n	8006c30 <TIM_Base_SetConfig+0x40>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	4a3e      	ldr	r2, [pc, #248]	@ (8006d1c <TIM_Base_SetConfig+0x12c>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d003      	beq.n	8006c30 <TIM_Base_SetConfig+0x40>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	4a3d      	ldr	r2, [pc, #244]	@ (8006d20 <TIM_Base_SetConfig+0x130>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d108      	bne.n	8006c42 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	68fa      	ldr	r2, [r7, #12]
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	4a32      	ldr	r2, [pc, #200]	@ (8006d10 <TIM_Base_SetConfig+0x120>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d02b      	beq.n	8006ca2 <TIM_Base_SetConfig+0xb2>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c50:	d027      	beq.n	8006ca2 <TIM_Base_SetConfig+0xb2>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	4a2f      	ldr	r2, [pc, #188]	@ (8006d14 <TIM_Base_SetConfig+0x124>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d023      	beq.n	8006ca2 <TIM_Base_SetConfig+0xb2>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	4a2e      	ldr	r2, [pc, #184]	@ (8006d18 <TIM_Base_SetConfig+0x128>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d01f      	beq.n	8006ca2 <TIM_Base_SetConfig+0xb2>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	4a2d      	ldr	r2, [pc, #180]	@ (8006d1c <TIM_Base_SetConfig+0x12c>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d01b      	beq.n	8006ca2 <TIM_Base_SetConfig+0xb2>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	4a2c      	ldr	r2, [pc, #176]	@ (8006d20 <TIM_Base_SetConfig+0x130>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d017      	beq.n	8006ca2 <TIM_Base_SetConfig+0xb2>
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	4a2b      	ldr	r2, [pc, #172]	@ (8006d24 <TIM_Base_SetConfig+0x134>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d013      	beq.n	8006ca2 <TIM_Base_SetConfig+0xb2>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	4a2a      	ldr	r2, [pc, #168]	@ (8006d28 <TIM_Base_SetConfig+0x138>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d00f      	beq.n	8006ca2 <TIM_Base_SetConfig+0xb2>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	4a29      	ldr	r2, [pc, #164]	@ (8006d2c <TIM_Base_SetConfig+0x13c>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d00b      	beq.n	8006ca2 <TIM_Base_SetConfig+0xb2>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	4a28      	ldr	r2, [pc, #160]	@ (8006d30 <TIM_Base_SetConfig+0x140>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d007      	beq.n	8006ca2 <TIM_Base_SetConfig+0xb2>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	4a27      	ldr	r2, [pc, #156]	@ (8006d34 <TIM_Base_SetConfig+0x144>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d003      	beq.n	8006ca2 <TIM_Base_SetConfig+0xb2>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	4a26      	ldr	r2, [pc, #152]	@ (8006d38 <TIM_Base_SetConfig+0x148>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d108      	bne.n	8006cb4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ca8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	68db      	ldr	r3, [r3, #12]
 8006cae:	68fa      	ldr	r2, [r7, #12]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	695b      	ldr	r3, [r3, #20]
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	689a      	ldr	r2, [r3, #8]
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	681a      	ldr	r2, [r3, #0]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	4a0e      	ldr	r2, [pc, #56]	@ (8006d10 <TIM_Base_SetConfig+0x120>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d003      	beq.n	8006ce2 <TIM_Base_SetConfig+0xf2>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4a10      	ldr	r2, [pc, #64]	@ (8006d20 <TIM_Base_SetConfig+0x130>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d103      	bne.n	8006cea <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	691a      	ldr	r2, [r3, #16]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f043 0204 	orr.w	r2, r3, #4
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	68fa      	ldr	r2, [r7, #12]
 8006d00:	601a      	str	r2, [r3, #0]
}
 8006d02:	bf00      	nop
 8006d04:	3714      	adds	r7, #20
 8006d06:	46bd      	mov	sp, r7
 8006d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0c:	4770      	bx	lr
 8006d0e:	bf00      	nop
 8006d10:	40010000 	.word	0x40010000
 8006d14:	40000400 	.word	0x40000400
 8006d18:	40000800 	.word	0x40000800
 8006d1c:	40000c00 	.word	0x40000c00
 8006d20:	40010400 	.word	0x40010400
 8006d24:	40014000 	.word	0x40014000
 8006d28:	40014400 	.word	0x40014400
 8006d2c:	40014800 	.word	0x40014800
 8006d30:	40001800 	.word	0x40001800
 8006d34:	40001c00 	.word	0x40001c00
 8006d38:	40002000 	.word	0x40002000

08006d3c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b087      	sub	sp, #28
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
 8006d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6a1b      	ldr	r3, [r3, #32]
 8006d4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6a1b      	ldr	r3, [r3, #32]
 8006d50:	f023 0201 	bic.w	r2, r3, #1
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	699b      	ldr	r3, [r3, #24]
 8006d62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f023 0303 	bic.w	r3, r3, #3
 8006d72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	68fa      	ldr	r2, [r7, #12]
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	f023 0302 	bic.w	r3, r3, #2
 8006d84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	689b      	ldr	r3, [r3, #8]
 8006d8a:	697a      	ldr	r2, [r7, #20]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	4a20      	ldr	r2, [pc, #128]	@ (8006e14 <TIM_OC1_SetConfig+0xd8>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d003      	beq.n	8006da0 <TIM_OC1_SetConfig+0x64>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a1f      	ldr	r2, [pc, #124]	@ (8006e18 <TIM_OC1_SetConfig+0xdc>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d10c      	bne.n	8006dba <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	f023 0308 	bic.w	r3, r3, #8
 8006da6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	68db      	ldr	r3, [r3, #12]
 8006dac:	697a      	ldr	r2, [r7, #20]
 8006dae:	4313      	orrs	r3, r2
 8006db0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	f023 0304 	bic.w	r3, r3, #4
 8006db8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	4a15      	ldr	r2, [pc, #84]	@ (8006e14 <TIM_OC1_SetConfig+0xd8>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d003      	beq.n	8006dca <TIM_OC1_SetConfig+0x8e>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	4a14      	ldr	r2, [pc, #80]	@ (8006e18 <TIM_OC1_SetConfig+0xdc>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d111      	bne.n	8006dee <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006dd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006dd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	695b      	ldr	r3, [r3, #20]
 8006dde:	693a      	ldr	r2, [r7, #16]
 8006de0:	4313      	orrs	r3, r2
 8006de2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	699b      	ldr	r3, [r3, #24]
 8006de8:	693a      	ldr	r2, [r7, #16]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	693a      	ldr	r2, [r7, #16]
 8006df2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	68fa      	ldr	r2, [r7, #12]
 8006df8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	685a      	ldr	r2, [r3, #4]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	697a      	ldr	r2, [r7, #20]
 8006e06:	621a      	str	r2, [r3, #32]
}
 8006e08:	bf00      	nop
 8006e0a:	371c      	adds	r7, #28
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr
 8006e14:	40010000 	.word	0x40010000
 8006e18:	40010400 	.word	0x40010400

08006e1c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b087      	sub	sp, #28
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
 8006e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6a1b      	ldr	r3, [r3, #32]
 8006e2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6a1b      	ldr	r3, [r3, #32]
 8006e30:	f023 0210 	bic.w	r2, r3, #16
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	685b      	ldr	r3, [r3, #4]
 8006e3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	699b      	ldr	r3, [r3, #24]
 8006e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	021b      	lsls	r3, r3, #8
 8006e5a:	68fa      	ldr	r2, [r7, #12]
 8006e5c:	4313      	orrs	r3, r2
 8006e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	f023 0320 	bic.w	r3, r3, #32
 8006e66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	689b      	ldr	r3, [r3, #8]
 8006e6c:	011b      	lsls	r3, r3, #4
 8006e6e:	697a      	ldr	r2, [r7, #20]
 8006e70:	4313      	orrs	r3, r2
 8006e72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	4a22      	ldr	r2, [pc, #136]	@ (8006f00 <TIM_OC2_SetConfig+0xe4>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d003      	beq.n	8006e84 <TIM_OC2_SetConfig+0x68>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	4a21      	ldr	r2, [pc, #132]	@ (8006f04 <TIM_OC2_SetConfig+0xe8>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d10d      	bne.n	8006ea0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	68db      	ldr	r3, [r3, #12]
 8006e90:	011b      	lsls	r3, r3, #4
 8006e92:	697a      	ldr	r2, [r7, #20]
 8006e94:	4313      	orrs	r3, r2
 8006e96:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e9e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	4a17      	ldr	r2, [pc, #92]	@ (8006f00 <TIM_OC2_SetConfig+0xe4>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d003      	beq.n	8006eb0 <TIM_OC2_SetConfig+0x94>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	4a16      	ldr	r2, [pc, #88]	@ (8006f04 <TIM_OC2_SetConfig+0xe8>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d113      	bne.n	8006ed8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006eb6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006ebe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	695b      	ldr	r3, [r3, #20]
 8006ec4:	009b      	lsls	r3, r3, #2
 8006ec6:	693a      	ldr	r2, [r7, #16]
 8006ec8:	4313      	orrs	r3, r2
 8006eca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	699b      	ldr	r3, [r3, #24]
 8006ed0:	009b      	lsls	r3, r3, #2
 8006ed2:	693a      	ldr	r2, [r7, #16]
 8006ed4:	4313      	orrs	r3, r2
 8006ed6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	693a      	ldr	r2, [r7, #16]
 8006edc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	68fa      	ldr	r2, [r7, #12]
 8006ee2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	685a      	ldr	r2, [r3, #4]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	697a      	ldr	r2, [r7, #20]
 8006ef0:	621a      	str	r2, [r3, #32]
}
 8006ef2:	bf00      	nop
 8006ef4:	371c      	adds	r7, #28
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efc:	4770      	bx	lr
 8006efe:	bf00      	nop
 8006f00:	40010000 	.word	0x40010000
 8006f04:	40010400 	.word	0x40010400

08006f08 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b087      	sub	sp, #28
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6a1b      	ldr	r3, [r3, #32]
 8006f16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6a1b      	ldr	r3, [r3, #32]
 8006f1c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	685b      	ldr	r3, [r3, #4]
 8006f28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	69db      	ldr	r3, [r3, #28]
 8006f2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	f023 0303 	bic.w	r3, r3, #3
 8006f3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	68fa      	ldr	r2, [r7, #12]
 8006f46:	4313      	orrs	r3, r2
 8006f48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006f50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	689b      	ldr	r3, [r3, #8]
 8006f56:	021b      	lsls	r3, r3, #8
 8006f58:	697a      	ldr	r2, [r7, #20]
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	4a21      	ldr	r2, [pc, #132]	@ (8006fe8 <TIM_OC3_SetConfig+0xe0>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d003      	beq.n	8006f6e <TIM_OC3_SetConfig+0x66>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	4a20      	ldr	r2, [pc, #128]	@ (8006fec <TIM_OC3_SetConfig+0xe4>)
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d10d      	bne.n	8006f8a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006f74:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	68db      	ldr	r3, [r3, #12]
 8006f7a:	021b      	lsls	r3, r3, #8
 8006f7c:	697a      	ldr	r2, [r7, #20]
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006f88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	4a16      	ldr	r2, [pc, #88]	@ (8006fe8 <TIM_OC3_SetConfig+0xe0>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d003      	beq.n	8006f9a <TIM_OC3_SetConfig+0x92>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	4a15      	ldr	r2, [pc, #84]	@ (8006fec <TIM_OC3_SetConfig+0xe4>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d113      	bne.n	8006fc2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006fa0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006fa8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	695b      	ldr	r3, [r3, #20]
 8006fae:	011b      	lsls	r3, r3, #4
 8006fb0:	693a      	ldr	r2, [r7, #16]
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	699b      	ldr	r3, [r3, #24]
 8006fba:	011b      	lsls	r3, r3, #4
 8006fbc:	693a      	ldr	r2, [r7, #16]
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	693a      	ldr	r2, [r7, #16]
 8006fc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	68fa      	ldr	r2, [r7, #12]
 8006fcc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	685a      	ldr	r2, [r3, #4]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	697a      	ldr	r2, [r7, #20]
 8006fda:	621a      	str	r2, [r3, #32]
}
 8006fdc:	bf00      	nop
 8006fde:	371c      	adds	r7, #28
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe6:	4770      	bx	lr
 8006fe8:	40010000 	.word	0x40010000
 8006fec:	40010400 	.word	0x40010400

08006ff0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b087      	sub	sp, #28
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
 8006ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6a1b      	ldr	r3, [r3, #32]
 8006ffe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6a1b      	ldr	r3, [r3, #32]
 8007004:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	685b      	ldr	r3, [r3, #4]
 8007010:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	69db      	ldr	r3, [r3, #28]
 8007016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800701e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007026:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	021b      	lsls	r3, r3, #8
 800702e:	68fa      	ldr	r2, [r7, #12]
 8007030:	4313      	orrs	r3, r2
 8007032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007034:	693b      	ldr	r3, [r7, #16]
 8007036:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800703a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	031b      	lsls	r3, r3, #12
 8007042:	693a      	ldr	r2, [r7, #16]
 8007044:	4313      	orrs	r3, r2
 8007046:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	4a12      	ldr	r2, [pc, #72]	@ (8007094 <TIM_OC4_SetConfig+0xa4>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d003      	beq.n	8007058 <TIM_OC4_SetConfig+0x68>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	4a11      	ldr	r2, [pc, #68]	@ (8007098 <TIM_OC4_SetConfig+0xa8>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d109      	bne.n	800706c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007058:	697b      	ldr	r3, [r7, #20]
 800705a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800705e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	695b      	ldr	r3, [r3, #20]
 8007064:	019b      	lsls	r3, r3, #6
 8007066:	697a      	ldr	r2, [r7, #20]
 8007068:	4313      	orrs	r3, r2
 800706a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	697a      	ldr	r2, [r7, #20]
 8007070:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	68fa      	ldr	r2, [r7, #12]
 8007076:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	685a      	ldr	r2, [r3, #4]
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	693a      	ldr	r2, [r7, #16]
 8007084:	621a      	str	r2, [r3, #32]
}
 8007086:	bf00      	nop
 8007088:	371c      	adds	r7, #28
 800708a:	46bd      	mov	sp, r7
 800708c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007090:	4770      	bx	lr
 8007092:	bf00      	nop
 8007094:	40010000 	.word	0x40010000
 8007098:	40010400 	.word	0x40010400

0800709c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b086      	sub	sp, #24
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
 80070a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80070a6:	2300      	movs	r3, #0
 80070a8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	689b      	ldr	r3, [r3, #8]
 80070b0:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80070b2:	693b      	ldr	r3, [r7, #16]
 80070b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070b8:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	693a      	ldr	r2, [r7, #16]
 80070c0:	4313      	orrs	r3, r2
 80070c2:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80070c4:	693b      	ldr	r3, [r7, #16]
 80070c6:	f023 0307 	bic.w	r3, r3, #7
 80070ca:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	693a      	ldr	r2, [r7, #16]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	693a      	ldr	r2, [r7, #16]
 80070dc:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	2b70      	cmp	r3, #112	@ 0x70
 80070e4:	d01a      	beq.n	800711c <TIM_SlaveTimer_SetConfig+0x80>
 80070e6:	2b70      	cmp	r3, #112	@ 0x70
 80070e8:	d860      	bhi.n	80071ac <TIM_SlaveTimer_SetConfig+0x110>
 80070ea:	2b60      	cmp	r3, #96	@ 0x60
 80070ec:	d054      	beq.n	8007198 <TIM_SlaveTimer_SetConfig+0xfc>
 80070ee:	2b60      	cmp	r3, #96	@ 0x60
 80070f0:	d85c      	bhi.n	80071ac <TIM_SlaveTimer_SetConfig+0x110>
 80070f2:	2b50      	cmp	r3, #80	@ 0x50
 80070f4:	d046      	beq.n	8007184 <TIM_SlaveTimer_SetConfig+0xe8>
 80070f6:	2b50      	cmp	r3, #80	@ 0x50
 80070f8:	d858      	bhi.n	80071ac <TIM_SlaveTimer_SetConfig+0x110>
 80070fa:	2b40      	cmp	r3, #64	@ 0x40
 80070fc:	d019      	beq.n	8007132 <TIM_SlaveTimer_SetConfig+0x96>
 80070fe:	2b40      	cmp	r3, #64	@ 0x40
 8007100:	d854      	bhi.n	80071ac <TIM_SlaveTimer_SetConfig+0x110>
 8007102:	2b30      	cmp	r3, #48	@ 0x30
 8007104:	d055      	beq.n	80071b2 <TIM_SlaveTimer_SetConfig+0x116>
 8007106:	2b30      	cmp	r3, #48	@ 0x30
 8007108:	d850      	bhi.n	80071ac <TIM_SlaveTimer_SetConfig+0x110>
 800710a:	2b20      	cmp	r3, #32
 800710c:	d051      	beq.n	80071b2 <TIM_SlaveTimer_SetConfig+0x116>
 800710e:	2b20      	cmp	r3, #32
 8007110:	d84c      	bhi.n	80071ac <TIM_SlaveTimer_SetConfig+0x110>
 8007112:	2b00      	cmp	r3, #0
 8007114:	d04d      	beq.n	80071b2 <TIM_SlaveTimer_SetConfig+0x116>
 8007116:	2b10      	cmp	r3, #16
 8007118:	d04b      	beq.n	80071b2 <TIM_SlaveTimer_SetConfig+0x116>
 800711a:	e047      	b.n	80071ac <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800712c:	f000 f8a6 	bl	800727c <TIM_ETR_SetConfig>
      break;
 8007130:	e040      	b.n	80071b4 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	2b05      	cmp	r3, #5
 8007138:	d101      	bne.n	800713e <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800713a:	2301      	movs	r3, #1
 800713c:	e03b      	b.n	80071b6 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	6a1b      	ldr	r3, [r3, #32]
 8007144:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	6a1a      	ldr	r2, [r3, #32]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f022 0201 	bic.w	r2, r2, #1
 8007154:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	699b      	ldr	r3, [r3, #24]
 800715c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007164:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	691b      	ldr	r3, [r3, #16]
 800716a:	011b      	lsls	r3, r3, #4
 800716c:	68ba      	ldr	r2, [r7, #8]
 800716e:	4313      	orrs	r3, r2
 8007170:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	68ba      	ldr	r2, [r7, #8]
 8007178:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	68fa      	ldr	r2, [r7, #12]
 8007180:	621a      	str	r2, [r3, #32]
      break;
 8007182:	e017      	b.n	80071b4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007190:	461a      	mov	r2, r3
 8007192:	f000 f814 	bl	80071be <TIM_TI1_ConfigInputStage>
      break;
 8007196:	e00d      	b.n	80071b4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80071a4:	461a      	mov	r2, r3
 80071a6:	f000 f839 	bl	800721c <TIM_TI2_ConfigInputStage>
      break;
 80071aa:	e003      	b.n	80071b4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80071ac:	2301      	movs	r3, #1
 80071ae:	75fb      	strb	r3, [r7, #23]
      break;
 80071b0:	e000      	b.n	80071b4 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80071b2:	bf00      	nop
  }

  return status;
 80071b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	3718      	adds	r7, #24
 80071ba:	46bd      	mov	sp, r7
 80071bc:	bd80      	pop	{r7, pc}

080071be <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80071be:	b480      	push	{r7}
 80071c0:	b087      	sub	sp, #28
 80071c2:	af00      	add	r7, sp, #0
 80071c4:	60f8      	str	r0, [r7, #12]
 80071c6:	60b9      	str	r1, [r7, #8]
 80071c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	6a1b      	ldr	r3, [r3, #32]
 80071ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	6a1b      	ldr	r3, [r3, #32]
 80071d4:	f023 0201 	bic.w	r2, r3, #1
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	699b      	ldr	r3, [r3, #24]
 80071e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80071e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	011b      	lsls	r3, r3, #4
 80071ee:	693a      	ldr	r2, [r7, #16]
 80071f0:	4313      	orrs	r3, r2
 80071f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	f023 030a 	bic.w	r3, r3, #10
 80071fa:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80071fc:	697a      	ldr	r2, [r7, #20]
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	4313      	orrs	r3, r2
 8007202:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	693a      	ldr	r2, [r7, #16]
 8007208:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	697a      	ldr	r2, [r7, #20]
 800720e:	621a      	str	r2, [r3, #32]
}
 8007210:	bf00      	nop
 8007212:	371c      	adds	r7, #28
 8007214:	46bd      	mov	sp, r7
 8007216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721a:	4770      	bx	lr

0800721c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800721c:	b480      	push	{r7}
 800721e:	b087      	sub	sp, #28
 8007220:	af00      	add	r7, sp, #0
 8007222:	60f8      	str	r0, [r7, #12]
 8007224:	60b9      	str	r1, [r7, #8]
 8007226:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	6a1b      	ldr	r3, [r3, #32]
 800722c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	6a1b      	ldr	r3, [r3, #32]
 8007232:	f023 0210 	bic.w	r2, r3, #16
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	699b      	ldr	r3, [r3, #24]
 800723e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007240:	693b      	ldr	r3, [r7, #16]
 8007242:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007246:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	031b      	lsls	r3, r3, #12
 800724c:	693a      	ldr	r2, [r7, #16]
 800724e:	4313      	orrs	r3, r2
 8007250:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007258:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	011b      	lsls	r3, r3, #4
 800725e:	697a      	ldr	r2, [r7, #20]
 8007260:	4313      	orrs	r3, r2
 8007262:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	693a      	ldr	r2, [r7, #16]
 8007268:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	697a      	ldr	r2, [r7, #20]
 800726e:	621a      	str	r2, [r3, #32]
}
 8007270:	bf00      	nop
 8007272:	371c      	adds	r7, #28
 8007274:	46bd      	mov	sp, r7
 8007276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727a:	4770      	bx	lr

0800727c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800727c:	b480      	push	{r7}
 800727e:	b087      	sub	sp, #28
 8007280:	af00      	add	r7, sp, #0
 8007282:	60f8      	str	r0, [r7, #12]
 8007284:	60b9      	str	r1, [r7, #8]
 8007286:	607a      	str	r2, [r7, #4]
 8007288:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	689b      	ldr	r3, [r3, #8]
 800728e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007296:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	021a      	lsls	r2, r3, #8
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	431a      	orrs	r2, r3
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	4313      	orrs	r3, r2
 80072a4:	697a      	ldr	r2, [r7, #20]
 80072a6:	4313      	orrs	r3, r2
 80072a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	697a      	ldr	r2, [r7, #20]
 80072ae:	609a      	str	r2, [r3, #8]
}
 80072b0:	bf00      	nop
 80072b2:	371c      	adds	r7, #28
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr

080072bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80072bc:	b480      	push	{r7}
 80072be:	b087      	sub	sp, #28
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	60f8      	str	r0, [r7, #12]
 80072c4:	60b9      	str	r1, [r7, #8]
 80072c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	f003 031f 	and.w	r3, r3, #31
 80072ce:	2201      	movs	r2, #1
 80072d0:	fa02 f303 	lsl.w	r3, r2, r3
 80072d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	6a1a      	ldr	r2, [r3, #32]
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	43db      	mvns	r3, r3
 80072de:	401a      	ands	r2, r3
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	6a1a      	ldr	r2, [r3, #32]
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	f003 031f 	and.w	r3, r3, #31
 80072ee:	6879      	ldr	r1, [r7, #4]
 80072f0:	fa01 f303 	lsl.w	r3, r1, r3
 80072f4:	431a      	orrs	r2, r3
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	621a      	str	r2, [r3, #32]
}
 80072fa:	bf00      	nop
 80072fc:	371c      	adds	r7, #28
 80072fe:	46bd      	mov	sp, r7
 8007300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007304:	4770      	bx	lr
	...

08007308 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007308:	b480      	push	{r7}
 800730a:	b085      	sub	sp, #20
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
 8007310:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007318:	2b01      	cmp	r3, #1
 800731a:	d101      	bne.n	8007320 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800731c:	2302      	movs	r3, #2
 800731e:	e05a      	b.n	80073d6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2201      	movs	r2, #1
 8007324:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2202      	movs	r2, #2
 800732c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	685b      	ldr	r3, [r3, #4]
 8007336:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	689b      	ldr	r3, [r3, #8]
 800733e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007346:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	68fa      	ldr	r2, [r7, #12]
 800734e:	4313      	orrs	r3, r2
 8007350:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	68fa      	ldr	r2, [r7, #12]
 8007358:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	4a21      	ldr	r2, [pc, #132]	@ (80073e4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007360:	4293      	cmp	r3, r2
 8007362:	d022      	beq.n	80073aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800736c:	d01d      	beq.n	80073aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4a1d      	ldr	r2, [pc, #116]	@ (80073e8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007374:	4293      	cmp	r3, r2
 8007376:	d018      	beq.n	80073aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a1b      	ldr	r2, [pc, #108]	@ (80073ec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d013      	beq.n	80073aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	4a1a      	ldr	r2, [pc, #104]	@ (80073f0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007388:	4293      	cmp	r3, r2
 800738a:	d00e      	beq.n	80073aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4a18      	ldr	r2, [pc, #96]	@ (80073f4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d009      	beq.n	80073aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	4a17      	ldr	r2, [pc, #92]	@ (80073f8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d004      	beq.n	80073aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	4a15      	ldr	r2, [pc, #84]	@ (80073fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d10c      	bne.n	80073c4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80073b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	68ba      	ldr	r2, [r7, #8]
 80073b8:	4313      	orrs	r3, r2
 80073ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	68ba      	ldr	r2, [r7, #8]
 80073c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2201      	movs	r2, #1
 80073c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2200      	movs	r2, #0
 80073d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80073d4:	2300      	movs	r3, #0
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	3714      	adds	r7, #20
 80073da:	46bd      	mov	sp, r7
 80073dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e0:	4770      	bx	lr
 80073e2:	bf00      	nop
 80073e4:	40010000 	.word	0x40010000
 80073e8:	40000400 	.word	0x40000400
 80073ec:	40000800 	.word	0x40000800
 80073f0:	40000c00 	.word	0x40000c00
 80073f4:	40010400 	.word	0x40010400
 80073f8:	40014000 	.word	0x40014000
 80073fc:	40001800 	.word	0x40001800

08007400 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b082      	sub	sp, #8
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d101      	bne.n	8007412 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800740e:	2301      	movs	r3, #1
 8007410:	e042      	b.n	8007498 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007418:	b2db      	uxtb	r3, r3
 800741a:	2b00      	cmp	r3, #0
 800741c:	d106      	bne.n	800742c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2200      	movs	r2, #0
 8007422:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f7fa fd64 	bl	8001ef4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2224      	movs	r2, #36	@ 0x24
 8007430:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	68da      	ldr	r2, [r3, #12]
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007442:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f000 f883 	bl	8007550 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	691a      	ldr	r2, [r3, #16]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007458:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	695a      	ldr	r2, [r3, #20]
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007468:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	68da      	ldr	r2, [r3, #12]
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007478:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2200      	movs	r2, #0
 800747e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2220      	movs	r2, #32
 8007484:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2220      	movs	r2, #32
 800748c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2200      	movs	r2, #0
 8007494:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007496:	2300      	movs	r3, #0
}
 8007498:	4618      	mov	r0, r3
 800749a:	3708      	adds	r7, #8
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}

080074a0 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b082      	sub	sp, #8
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d101      	bne.n	80074b2 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 80074ae:	2301      	movs	r3, #1
 80074b0:	e04a      	b.n	8007548 <HAL_HalfDuplex_Init+0xa8>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074b8:	b2db      	uxtb	r3, r3
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d106      	bne.n	80074cc <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2200      	movs	r2, #0
 80074c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f7fa fd14 	bl	8001ef4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2224      	movs	r2, #36	@ 0x24
 80074d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	68da      	ldr	r2, [r3, #12]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80074e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80074e4:	6878      	ldr	r0, [r7, #4]
 80074e6:	f000 f833 	bl	8007550 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	691a      	ldr	r2, [r3, #16]
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80074f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	695a      	ldr	r2, [r3, #20]
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8007508:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	695a      	ldr	r2, [r3, #20]
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f042 0208 	orr.w	r2, r2, #8
 8007518:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	68da      	ldr	r2, [r3, #12]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007528:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2200      	movs	r2, #0
 800752e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2220      	movs	r2, #32
 8007534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2220      	movs	r2, #32
 800753c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2200      	movs	r2, #0
 8007544:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007546:	2300      	movs	r3, #0
}
 8007548:	4618      	mov	r0, r3
 800754a:	3708      	adds	r7, #8
 800754c:	46bd      	mov	sp, r7
 800754e:	bd80      	pop	{r7, pc}

08007550 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007550:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007554:	b0c0      	sub	sp, #256	@ 0x100
 8007556:	af00      	add	r7, sp, #0
 8007558:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800755c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	691b      	ldr	r3, [r3, #16]
 8007564:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800756c:	68d9      	ldr	r1, [r3, #12]
 800756e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007572:	681a      	ldr	r2, [r3, #0]
 8007574:	ea40 0301 	orr.w	r3, r0, r1
 8007578:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800757a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800757e:	689a      	ldr	r2, [r3, #8]
 8007580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007584:	691b      	ldr	r3, [r3, #16]
 8007586:	431a      	orrs	r2, r3
 8007588:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800758c:	695b      	ldr	r3, [r3, #20]
 800758e:	431a      	orrs	r2, r3
 8007590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007594:	69db      	ldr	r3, [r3, #28]
 8007596:	4313      	orrs	r3, r2
 8007598:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800759c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	68db      	ldr	r3, [r3, #12]
 80075a4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80075a8:	f021 010c 	bic.w	r1, r1, #12
 80075ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075b0:	681a      	ldr	r2, [r3, #0]
 80075b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80075b6:	430b      	orrs	r3, r1
 80075b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80075ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	695b      	ldr	r3, [r3, #20]
 80075c2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80075c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075ca:	6999      	ldr	r1, [r3, #24]
 80075cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	ea40 0301 	orr.w	r3, r0, r1
 80075d6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80075d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075dc:	681a      	ldr	r2, [r3, #0]
 80075de:	4b8f      	ldr	r3, [pc, #572]	@ (800781c <UART_SetConfig+0x2cc>)
 80075e0:	429a      	cmp	r2, r3
 80075e2:	d005      	beq.n	80075f0 <UART_SetConfig+0xa0>
 80075e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075e8:	681a      	ldr	r2, [r3, #0]
 80075ea:	4b8d      	ldr	r3, [pc, #564]	@ (8007820 <UART_SetConfig+0x2d0>)
 80075ec:	429a      	cmp	r2, r3
 80075ee:	d104      	bne.n	80075fa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80075f0:	f7fe fd18 	bl	8006024 <HAL_RCC_GetPCLK2Freq>
 80075f4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80075f8:	e003      	b.n	8007602 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80075fa:	f7fe fcff 	bl	8005ffc <HAL_RCC_GetPCLK1Freq>
 80075fe:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007602:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007606:	69db      	ldr	r3, [r3, #28]
 8007608:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800760c:	f040 810c 	bne.w	8007828 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007610:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007614:	2200      	movs	r2, #0
 8007616:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800761a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800761e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007622:	4622      	mov	r2, r4
 8007624:	462b      	mov	r3, r5
 8007626:	1891      	adds	r1, r2, r2
 8007628:	65b9      	str	r1, [r7, #88]	@ 0x58
 800762a:	415b      	adcs	r3, r3
 800762c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800762e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007632:	4621      	mov	r1, r4
 8007634:	eb12 0801 	adds.w	r8, r2, r1
 8007638:	4629      	mov	r1, r5
 800763a:	eb43 0901 	adc.w	r9, r3, r1
 800763e:	f04f 0200 	mov.w	r2, #0
 8007642:	f04f 0300 	mov.w	r3, #0
 8007646:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800764a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800764e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007652:	4690      	mov	r8, r2
 8007654:	4699      	mov	r9, r3
 8007656:	4623      	mov	r3, r4
 8007658:	eb18 0303 	adds.w	r3, r8, r3
 800765c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007660:	462b      	mov	r3, r5
 8007662:	eb49 0303 	adc.w	r3, r9, r3
 8007666:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800766a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800766e:	685b      	ldr	r3, [r3, #4]
 8007670:	2200      	movs	r2, #0
 8007672:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007676:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800767a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800767e:	460b      	mov	r3, r1
 8007680:	18db      	adds	r3, r3, r3
 8007682:	653b      	str	r3, [r7, #80]	@ 0x50
 8007684:	4613      	mov	r3, r2
 8007686:	eb42 0303 	adc.w	r3, r2, r3
 800768a:	657b      	str	r3, [r7, #84]	@ 0x54
 800768c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007690:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007694:	f7f9 fad8 	bl	8000c48 <__aeabi_uldivmod>
 8007698:	4602      	mov	r2, r0
 800769a:	460b      	mov	r3, r1
 800769c:	4b61      	ldr	r3, [pc, #388]	@ (8007824 <UART_SetConfig+0x2d4>)
 800769e:	fba3 2302 	umull	r2, r3, r3, r2
 80076a2:	095b      	lsrs	r3, r3, #5
 80076a4:	011c      	lsls	r4, r3, #4
 80076a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80076aa:	2200      	movs	r2, #0
 80076ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80076b0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80076b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80076b8:	4642      	mov	r2, r8
 80076ba:	464b      	mov	r3, r9
 80076bc:	1891      	adds	r1, r2, r2
 80076be:	64b9      	str	r1, [r7, #72]	@ 0x48
 80076c0:	415b      	adcs	r3, r3
 80076c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80076c8:	4641      	mov	r1, r8
 80076ca:	eb12 0a01 	adds.w	sl, r2, r1
 80076ce:	4649      	mov	r1, r9
 80076d0:	eb43 0b01 	adc.w	fp, r3, r1
 80076d4:	f04f 0200 	mov.w	r2, #0
 80076d8:	f04f 0300 	mov.w	r3, #0
 80076dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80076e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80076e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80076e8:	4692      	mov	sl, r2
 80076ea:	469b      	mov	fp, r3
 80076ec:	4643      	mov	r3, r8
 80076ee:	eb1a 0303 	adds.w	r3, sl, r3
 80076f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80076f6:	464b      	mov	r3, r9
 80076f8:	eb4b 0303 	adc.w	r3, fp, r3
 80076fc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	2200      	movs	r2, #0
 8007708:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800770c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007710:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007714:	460b      	mov	r3, r1
 8007716:	18db      	adds	r3, r3, r3
 8007718:	643b      	str	r3, [r7, #64]	@ 0x40
 800771a:	4613      	mov	r3, r2
 800771c:	eb42 0303 	adc.w	r3, r2, r3
 8007720:	647b      	str	r3, [r7, #68]	@ 0x44
 8007722:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007726:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800772a:	f7f9 fa8d 	bl	8000c48 <__aeabi_uldivmod>
 800772e:	4602      	mov	r2, r0
 8007730:	460b      	mov	r3, r1
 8007732:	4611      	mov	r1, r2
 8007734:	4b3b      	ldr	r3, [pc, #236]	@ (8007824 <UART_SetConfig+0x2d4>)
 8007736:	fba3 2301 	umull	r2, r3, r3, r1
 800773a:	095b      	lsrs	r3, r3, #5
 800773c:	2264      	movs	r2, #100	@ 0x64
 800773e:	fb02 f303 	mul.w	r3, r2, r3
 8007742:	1acb      	subs	r3, r1, r3
 8007744:	00db      	lsls	r3, r3, #3
 8007746:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800774a:	4b36      	ldr	r3, [pc, #216]	@ (8007824 <UART_SetConfig+0x2d4>)
 800774c:	fba3 2302 	umull	r2, r3, r3, r2
 8007750:	095b      	lsrs	r3, r3, #5
 8007752:	005b      	lsls	r3, r3, #1
 8007754:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007758:	441c      	add	r4, r3
 800775a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800775e:	2200      	movs	r2, #0
 8007760:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007764:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007768:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800776c:	4642      	mov	r2, r8
 800776e:	464b      	mov	r3, r9
 8007770:	1891      	adds	r1, r2, r2
 8007772:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007774:	415b      	adcs	r3, r3
 8007776:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007778:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800777c:	4641      	mov	r1, r8
 800777e:	1851      	adds	r1, r2, r1
 8007780:	6339      	str	r1, [r7, #48]	@ 0x30
 8007782:	4649      	mov	r1, r9
 8007784:	414b      	adcs	r3, r1
 8007786:	637b      	str	r3, [r7, #52]	@ 0x34
 8007788:	f04f 0200 	mov.w	r2, #0
 800778c:	f04f 0300 	mov.w	r3, #0
 8007790:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007794:	4659      	mov	r1, fp
 8007796:	00cb      	lsls	r3, r1, #3
 8007798:	4651      	mov	r1, sl
 800779a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800779e:	4651      	mov	r1, sl
 80077a0:	00ca      	lsls	r2, r1, #3
 80077a2:	4610      	mov	r0, r2
 80077a4:	4619      	mov	r1, r3
 80077a6:	4603      	mov	r3, r0
 80077a8:	4642      	mov	r2, r8
 80077aa:	189b      	adds	r3, r3, r2
 80077ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80077b0:	464b      	mov	r3, r9
 80077b2:	460a      	mov	r2, r1
 80077b4:	eb42 0303 	adc.w	r3, r2, r3
 80077b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80077bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077c0:	685b      	ldr	r3, [r3, #4]
 80077c2:	2200      	movs	r2, #0
 80077c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80077c8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80077cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80077d0:	460b      	mov	r3, r1
 80077d2:	18db      	adds	r3, r3, r3
 80077d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80077d6:	4613      	mov	r3, r2
 80077d8:	eb42 0303 	adc.w	r3, r2, r3
 80077dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80077de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80077e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80077e6:	f7f9 fa2f 	bl	8000c48 <__aeabi_uldivmod>
 80077ea:	4602      	mov	r2, r0
 80077ec:	460b      	mov	r3, r1
 80077ee:	4b0d      	ldr	r3, [pc, #52]	@ (8007824 <UART_SetConfig+0x2d4>)
 80077f0:	fba3 1302 	umull	r1, r3, r3, r2
 80077f4:	095b      	lsrs	r3, r3, #5
 80077f6:	2164      	movs	r1, #100	@ 0x64
 80077f8:	fb01 f303 	mul.w	r3, r1, r3
 80077fc:	1ad3      	subs	r3, r2, r3
 80077fe:	00db      	lsls	r3, r3, #3
 8007800:	3332      	adds	r3, #50	@ 0x32
 8007802:	4a08      	ldr	r2, [pc, #32]	@ (8007824 <UART_SetConfig+0x2d4>)
 8007804:	fba2 2303 	umull	r2, r3, r2, r3
 8007808:	095b      	lsrs	r3, r3, #5
 800780a:	f003 0207 	and.w	r2, r3, #7
 800780e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	4422      	add	r2, r4
 8007816:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007818:	e106      	b.n	8007a28 <UART_SetConfig+0x4d8>
 800781a:	bf00      	nop
 800781c:	40011000 	.word	0x40011000
 8007820:	40011400 	.word	0x40011400
 8007824:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007828:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800782c:	2200      	movs	r2, #0
 800782e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007832:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007836:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800783a:	4642      	mov	r2, r8
 800783c:	464b      	mov	r3, r9
 800783e:	1891      	adds	r1, r2, r2
 8007840:	6239      	str	r1, [r7, #32]
 8007842:	415b      	adcs	r3, r3
 8007844:	627b      	str	r3, [r7, #36]	@ 0x24
 8007846:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800784a:	4641      	mov	r1, r8
 800784c:	1854      	adds	r4, r2, r1
 800784e:	4649      	mov	r1, r9
 8007850:	eb43 0501 	adc.w	r5, r3, r1
 8007854:	f04f 0200 	mov.w	r2, #0
 8007858:	f04f 0300 	mov.w	r3, #0
 800785c:	00eb      	lsls	r3, r5, #3
 800785e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007862:	00e2      	lsls	r2, r4, #3
 8007864:	4614      	mov	r4, r2
 8007866:	461d      	mov	r5, r3
 8007868:	4643      	mov	r3, r8
 800786a:	18e3      	adds	r3, r4, r3
 800786c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007870:	464b      	mov	r3, r9
 8007872:	eb45 0303 	adc.w	r3, r5, r3
 8007876:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800787a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800787e:	685b      	ldr	r3, [r3, #4]
 8007880:	2200      	movs	r2, #0
 8007882:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007886:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800788a:	f04f 0200 	mov.w	r2, #0
 800788e:	f04f 0300 	mov.w	r3, #0
 8007892:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007896:	4629      	mov	r1, r5
 8007898:	008b      	lsls	r3, r1, #2
 800789a:	4621      	mov	r1, r4
 800789c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80078a0:	4621      	mov	r1, r4
 80078a2:	008a      	lsls	r2, r1, #2
 80078a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80078a8:	f7f9 f9ce 	bl	8000c48 <__aeabi_uldivmod>
 80078ac:	4602      	mov	r2, r0
 80078ae:	460b      	mov	r3, r1
 80078b0:	4b60      	ldr	r3, [pc, #384]	@ (8007a34 <UART_SetConfig+0x4e4>)
 80078b2:	fba3 2302 	umull	r2, r3, r3, r2
 80078b6:	095b      	lsrs	r3, r3, #5
 80078b8:	011c      	lsls	r4, r3, #4
 80078ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80078be:	2200      	movs	r2, #0
 80078c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80078c4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80078c8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80078cc:	4642      	mov	r2, r8
 80078ce:	464b      	mov	r3, r9
 80078d0:	1891      	adds	r1, r2, r2
 80078d2:	61b9      	str	r1, [r7, #24]
 80078d4:	415b      	adcs	r3, r3
 80078d6:	61fb      	str	r3, [r7, #28]
 80078d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80078dc:	4641      	mov	r1, r8
 80078de:	1851      	adds	r1, r2, r1
 80078e0:	6139      	str	r1, [r7, #16]
 80078e2:	4649      	mov	r1, r9
 80078e4:	414b      	adcs	r3, r1
 80078e6:	617b      	str	r3, [r7, #20]
 80078e8:	f04f 0200 	mov.w	r2, #0
 80078ec:	f04f 0300 	mov.w	r3, #0
 80078f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80078f4:	4659      	mov	r1, fp
 80078f6:	00cb      	lsls	r3, r1, #3
 80078f8:	4651      	mov	r1, sl
 80078fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80078fe:	4651      	mov	r1, sl
 8007900:	00ca      	lsls	r2, r1, #3
 8007902:	4610      	mov	r0, r2
 8007904:	4619      	mov	r1, r3
 8007906:	4603      	mov	r3, r0
 8007908:	4642      	mov	r2, r8
 800790a:	189b      	adds	r3, r3, r2
 800790c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007910:	464b      	mov	r3, r9
 8007912:	460a      	mov	r2, r1
 8007914:	eb42 0303 	adc.w	r3, r2, r3
 8007918:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800791c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007920:	685b      	ldr	r3, [r3, #4]
 8007922:	2200      	movs	r2, #0
 8007924:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007926:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007928:	f04f 0200 	mov.w	r2, #0
 800792c:	f04f 0300 	mov.w	r3, #0
 8007930:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007934:	4649      	mov	r1, r9
 8007936:	008b      	lsls	r3, r1, #2
 8007938:	4641      	mov	r1, r8
 800793a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800793e:	4641      	mov	r1, r8
 8007940:	008a      	lsls	r2, r1, #2
 8007942:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007946:	f7f9 f97f 	bl	8000c48 <__aeabi_uldivmod>
 800794a:	4602      	mov	r2, r0
 800794c:	460b      	mov	r3, r1
 800794e:	4611      	mov	r1, r2
 8007950:	4b38      	ldr	r3, [pc, #224]	@ (8007a34 <UART_SetConfig+0x4e4>)
 8007952:	fba3 2301 	umull	r2, r3, r3, r1
 8007956:	095b      	lsrs	r3, r3, #5
 8007958:	2264      	movs	r2, #100	@ 0x64
 800795a:	fb02 f303 	mul.w	r3, r2, r3
 800795e:	1acb      	subs	r3, r1, r3
 8007960:	011b      	lsls	r3, r3, #4
 8007962:	3332      	adds	r3, #50	@ 0x32
 8007964:	4a33      	ldr	r2, [pc, #204]	@ (8007a34 <UART_SetConfig+0x4e4>)
 8007966:	fba2 2303 	umull	r2, r3, r2, r3
 800796a:	095b      	lsrs	r3, r3, #5
 800796c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007970:	441c      	add	r4, r3
 8007972:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007976:	2200      	movs	r2, #0
 8007978:	673b      	str	r3, [r7, #112]	@ 0x70
 800797a:	677a      	str	r2, [r7, #116]	@ 0x74
 800797c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007980:	4642      	mov	r2, r8
 8007982:	464b      	mov	r3, r9
 8007984:	1891      	adds	r1, r2, r2
 8007986:	60b9      	str	r1, [r7, #8]
 8007988:	415b      	adcs	r3, r3
 800798a:	60fb      	str	r3, [r7, #12]
 800798c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007990:	4641      	mov	r1, r8
 8007992:	1851      	adds	r1, r2, r1
 8007994:	6039      	str	r1, [r7, #0]
 8007996:	4649      	mov	r1, r9
 8007998:	414b      	adcs	r3, r1
 800799a:	607b      	str	r3, [r7, #4]
 800799c:	f04f 0200 	mov.w	r2, #0
 80079a0:	f04f 0300 	mov.w	r3, #0
 80079a4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80079a8:	4659      	mov	r1, fp
 80079aa:	00cb      	lsls	r3, r1, #3
 80079ac:	4651      	mov	r1, sl
 80079ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80079b2:	4651      	mov	r1, sl
 80079b4:	00ca      	lsls	r2, r1, #3
 80079b6:	4610      	mov	r0, r2
 80079b8:	4619      	mov	r1, r3
 80079ba:	4603      	mov	r3, r0
 80079bc:	4642      	mov	r2, r8
 80079be:	189b      	adds	r3, r3, r2
 80079c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079c2:	464b      	mov	r3, r9
 80079c4:	460a      	mov	r2, r1
 80079c6:	eb42 0303 	adc.w	r3, r2, r3
 80079ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80079cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	2200      	movs	r2, #0
 80079d4:	663b      	str	r3, [r7, #96]	@ 0x60
 80079d6:	667a      	str	r2, [r7, #100]	@ 0x64
 80079d8:	f04f 0200 	mov.w	r2, #0
 80079dc:	f04f 0300 	mov.w	r3, #0
 80079e0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80079e4:	4649      	mov	r1, r9
 80079e6:	008b      	lsls	r3, r1, #2
 80079e8:	4641      	mov	r1, r8
 80079ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80079ee:	4641      	mov	r1, r8
 80079f0:	008a      	lsls	r2, r1, #2
 80079f2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80079f6:	f7f9 f927 	bl	8000c48 <__aeabi_uldivmod>
 80079fa:	4602      	mov	r2, r0
 80079fc:	460b      	mov	r3, r1
 80079fe:	4b0d      	ldr	r3, [pc, #52]	@ (8007a34 <UART_SetConfig+0x4e4>)
 8007a00:	fba3 1302 	umull	r1, r3, r3, r2
 8007a04:	095b      	lsrs	r3, r3, #5
 8007a06:	2164      	movs	r1, #100	@ 0x64
 8007a08:	fb01 f303 	mul.w	r3, r1, r3
 8007a0c:	1ad3      	subs	r3, r2, r3
 8007a0e:	011b      	lsls	r3, r3, #4
 8007a10:	3332      	adds	r3, #50	@ 0x32
 8007a12:	4a08      	ldr	r2, [pc, #32]	@ (8007a34 <UART_SetConfig+0x4e4>)
 8007a14:	fba2 2303 	umull	r2, r3, r2, r3
 8007a18:	095b      	lsrs	r3, r3, #5
 8007a1a:	f003 020f 	and.w	r2, r3, #15
 8007a1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	4422      	add	r2, r4
 8007a26:	609a      	str	r2, [r3, #8]
}
 8007a28:	bf00      	nop
 8007a2a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a34:	51eb851f 	.word	0x51eb851f

08007a38 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007a38:	b084      	sub	sp, #16
 8007a3a:	b580      	push	{r7, lr}
 8007a3c:	b084      	sub	sp, #16
 8007a3e:	af00      	add	r7, sp, #0
 8007a40:	6078      	str	r0, [r7, #4]
 8007a42:	f107 001c 	add.w	r0, r7, #28
 8007a46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007a4a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007a4e:	2b01      	cmp	r3, #1
 8007a50:	d123      	bne.n	8007a9a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a56:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	68db      	ldr	r3, [r3, #12]
 8007a62:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007a66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a6a:	687a      	ldr	r2, [r7, #4]
 8007a6c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	68db      	ldr	r3, [r3, #12]
 8007a72:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007a7a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007a7e:	2b01      	cmp	r3, #1
 8007a80:	d105      	bne.n	8007a8e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	68db      	ldr	r3, [r3, #12]
 8007a86:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	f000 f9dc 	bl	8007e4c <USB_CoreReset>
 8007a94:	4603      	mov	r3, r0
 8007a96:	73fb      	strb	r3, [r7, #15]
 8007a98:	e01b      	b.n	8007ad2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	68db      	ldr	r3, [r3, #12]
 8007a9e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f000 f9d0 	bl	8007e4c <USB_CoreReset>
 8007aac:	4603      	mov	r3, r0
 8007aae:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007ab0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d106      	bne.n	8007ac6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007abc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	639a      	str	r2, [r3, #56]	@ 0x38
 8007ac4:	e005      	b.n	8007ad2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aca:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007ad2:	7fbb      	ldrb	r3, [r7, #30]
 8007ad4:	2b01      	cmp	r3, #1
 8007ad6:	d10b      	bne.n	8007af0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	689b      	ldr	r3, [r3, #8]
 8007adc:	f043 0206 	orr.w	r2, r3, #6
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	689b      	ldr	r3, [r3, #8]
 8007ae8:	f043 0220 	orr.w	r2, r3, #32
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	3710      	adds	r7, #16
 8007af6:	46bd      	mov	sp, r7
 8007af8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007afc:	b004      	add	sp, #16
 8007afe:	4770      	bx	lr

08007b00 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b083      	sub	sp, #12
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	689b      	ldr	r3, [r3, #8]
 8007b0c:	f043 0201 	orr.w	r2, r3, #1
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007b14:	2300      	movs	r3, #0
}
 8007b16:	4618      	mov	r0, r3
 8007b18:	370c      	adds	r7, #12
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b20:	4770      	bx	lr

08007b22 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007b22:	b480      	push	{r7}
 8007b24:	b083      	sub	sp, #12
 8007b26:	af00      	add	r7, sp, #0
 8007b28:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	689b      	ldr	r3, [r3, #8]
 8007b2e:	f023 0201 	bic.w	r2, r3, #1
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007b36:	2300      	movs	r3, #0
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	370c      	adds	r7, #12
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr

08007b44 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b084      	sub	sp, #16
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
 8007b4c:	460b      	mov	r3, r1
 8007b4e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007b50:	2300      	movs	r3, #0
 8007b52:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	68db      	ldr	r3, [r3, #12]
 8007b58:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007b60:	78fb      	ldrb	r3, [r7, #3]
 8007b62:	2b01      	cmp	r3, #1
 8007b64:	d115      	bne.n	8007b92 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	68db      	ldr	r3, [r3, #12]
 8007b6a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007b72:	200a      	movs	r0, #10
 8007b74:	f7fa fbce 	bl	8002314 <HAL_Delay>
      ms += 10U;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	330a      	adds	r3, #10
 8007b7c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f000 f956 	bl	8007e30 <USB_GetMode>
 8007b84:	4603      	mov	r3, r0
 8007b86:	2b01      	cmp	r3, #1
 8007b88:	d01e      	beq.n	8007bc8 <USB_SetCurrentMode+0x84>
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	2bc7      	cmp	r3, #199	@ 0xc7
 8007b8e:	d9f0      	bls.n	8007b72 <USB_SetCurrentMode+0x2e>
 8007b90:	e01a      	b.n	8007bc8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007b92:	78fb      	ldrb	r3, [r7, #3]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d115      	bne.n	8007bc4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	68db      	ldr	r3, [r3, #12]
 8007b9c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007ba4:	200a      	movs	r0, #10
 8007ba6:	f7fa fbb5 	bl	8002314 <HAL_Delay>
      ms += 10U;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	330a      	adds	r3, #10
 8007bae:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	f000 f93d 	bl	8007e30 <USB_GetMode>
 8007bb6:	4603      	mov	r3, r0
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d005      	beq.n	8007bc8 <USB_SetCurrentMode+0x84>
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	2bc7      	cmp	r3, #199	@ 0xc7
 8007bc0:	d9f0      	bls.n	8007ba4 <USB_SetCurrentMode+0x60>
 8007bc2:	e001      	b.n	8007bc8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	e005      	b.n	8007bd4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	2bc8      	cmp	r3, #200	@ 0xc8
 8007bcc:	d101      	bne.n	8007bd2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007bce:	2301      	movs	r3, #1
 8007bd0:	e000      	b.n	8007bd4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007bd2:	2300      	movs	r3, #0
}
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	3710      	adds	r7, #16
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}

08007bdc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b085      	sub	sp, #20
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
 8007be4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007be6:	2300      	movs	r3, #0
 8007be8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	3301      	adds	r3, #1
 8007bee:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007bf6:	d901      	bls.n	8007bfc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007bf8:	2303      	movs	r3, #3
 8007bfa:	e01b      	b.n	8007c34 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	691b      	ldr	r3, [r3, #16]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	daf2      	bge.n	8007bea <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007c04:	2300      	movs	r3, #0
 8007c06:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	019b      	lsls	r3, r3, #6
 8007c0c:	f043 0220 	orr.w	r2, r3, #32
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	3301      	adds	r3, #1
 8007c18:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c20:	d901      	bls.n	8007c26 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007c22:	2303      	movs	r3, #3
 8007c24:	e006      	b.n	8007c34 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	691b      	ldr	r3, [r3, #16]
 8007c2a:	f003 0320 	and.w	r3, r3, #32
 8007c2e:	2b20      	cmp	r3, #32
 8007c30:	d0f0      	beq.n	8007c14 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007c32:	2300      	movs	r3, #0
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3714      	adds	r7, #20
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3e:	4770      	bx	lr

08007c40 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007c40:	b480      	push	{r7}
 8007c42:	b085      	sub	sp, #20
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c48:	2300      	movs	r3, #0
 8007c4a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	3301      	adds	r3, #1
 8007c50:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c58:	d901      	bls.n	8007c5e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007c5a:	2303      	movs	r3, #3
 8007c5c:	e018      	b.n	8007c90 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	691b      	ldr	r3, [r3, #16]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	daf2      	bge.n	8007c4c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007c66:	2300      	movs	r3, #0
 8007c68:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2210      	movs	r2, #16
 8007c6e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	3301      	adds	r3, #1
 8007c74:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c7c:	d901      	bls.n	8007c82 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007c7e:	2303      	movs	r3, #3
 8007c80:	e006      	b.n	8007c90 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	691b      	ldr	r3, [r3, #16]
 8007c86:	f003 0310 	and.w	r3, r3, #16
 8007c8a:	2b10      	cmp	r3, #16
 8007c8c:	d0f0      	beq.n	8007c70 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007c8e:	2300      	movs	r3, #0
}
 8007c90:	4618      	mov	r0, r3
 8007c92:	3714      	adds	r7, #20
 8007c94:	46bd      	mov	sp, r7
 8007c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9a:	4770      	bx	lr

08007c9c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b089      	sub	sp, #36	@ 0x24
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	60f8      	str	r0, [r7, #12]
 8007ca4:	60b9      	str	r1, [r7, #8]
 8007ca6:	4611      	mov	r1, r2
 8007ca8:	461a      	mov	r2, r3
 8007caa:	460b      	mov	r3, r1
 8007cac:	71fb      	strb	r3, [r7, #7]
 8007cae:	4613      	mov	r3, r2
 8007cb0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007cba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d123      	bne.n	8007d0a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007cc2:	88bb      	ldrh	r3, [r7, #4]
 8007cc4:	3303      	adds	r3, #3
 8007cc6:	089b      	lsrs	r3, r3, #2
 8007cc8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007cca:	2300      	movs	r3, #0
 8007ccc:	61bb      	str	r3, [r7, #24]
 8007cce:	e018      	b.n	8007d02 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007cd0:	79fb      	ldrb	r3, [r7, #7]
 8007cd2:	031a      	lsls	r2, r3, #12
 8007cd4:	697b      	ldr	r3, [r7, #20]
 8007cd6:	4413      	add	r3, r2
 8007cd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007cdc:	461a      	mov	r2, r3
 8007cde:	69fb      	ldr	r3, [r7, #28]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007ce4:	69fb      	ldr	r3, [r7, #28]
 8007ce6:	3301      	adds	r3, #1
 8007ce8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007cea:	69fb      	ldr	r3, [r7, #28]
 8007cec:	3301      	adds	r3, #1
 8007cee:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007cf0:	69fb      	ldr	r3, [r7, #28]
 8007cf2:	3301      	adds	r3, #1
 8007cf4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007cf6:	69fb      	ldr	r3, [r7, #28]
 8007cf8:	3301      	adds	r3, #1
 8007cfa:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007cfc:	69bb      	ldr	r3, [r7, #24]
 8007cfe:	3301      	adds	r3, #1
 8007d00:	61bb      	str	r3, [r7, #24]
 8007d02:	69ba      	ldr	r2, [r7, #24]
 8007d04:	693b      	ldr	r3, [r7, #16]
 8007d06:	429a      	cmp	r2, r3
 8007d08:	d3e2      	bcc.n	8007cd0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007d0a:	2300      	movs	r3, #0
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	3724      	adds	r7, #36	@ 0x24
 8007d10:	46bd      	mov	sp, r7
 8007d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d16:	4770      	bx	lr

08007d18 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b08b      	sub	sp, #44	@ 0x2c
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	60f8      	str	r0, [r7, #12]
 8007d20:	60b9      	str	r1, [r7, #8]
 8007d22:	4613      	mov	r3, r2
 8007d24:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007d2e:	88fb      	ldrh	r3, [r7, #6]
 8007d30:	089b      	lsrs	r3, r3, #2
 8007d32:	b29b      	uxth	r3, r3
 8007d34:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007d36:	88fb      	ldrh	r3, [r7, #6]
 8007d38:	f003 0303 	and.w	r3, r3, #3
 8007d3c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007d3e:	2300      	movs	r3, #0
 8007d40:	623b      	str	r3, [r7, #32]
 8007d42:	e014      	b.n	8007d6e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007d44:	69bb      	ldr	r3, [r7, #24]
 8007d46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d4a:	681a      	ldr	r2, [r3, #0]
 8007d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d4e:	601a      	str	r2, [r3, #0]
    pDest++;
 8007d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d52:	3301      	adds	r3, #1
 8007d54:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d58:	3301      	adds	r3, #1
 8007d5a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d5e:	3301      	adds	r3, #1
 8007d60:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d64:	3301      	adds	r3, #1
 8007d66:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007d68:	6a3b      	ldr	r3, [r7, #32]
 8007d6a:	3301      	adds	r3, #1
 8007d6c:	623b      	str	r3, [r7, #32]
 8007d6e:	6a3a      	ldr	r2, [r7, #32]
 8007d70:	697b      	ldr	r3, [r7, #20]
 8007d72:	429a      	cmp	r2, r3
 8007d74:	d3e6      	bcc.n	8007d44 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007d76:	8bfb      	ldrh	r3, [r7, #30]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d01e      	beq.n	8007dba <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007d80:	69bb      	ldr	r3, [r7, #24]
 8007d82:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d86:	461a      	mov	r2, r3
 8007d88:	f107 0310 	add.w	r3, r7, #16
 8007d8c:	6812      	ldr	r2, [r2, #0]
 8007d8e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007d90:	693a      	ldr	r2, [r7, #16]
 8007d92:	6a3b      	ldr	r3, [r7, #32]
 8007d94:	b2db      	uxtb	r3, r3
 8007d96:	00db      	lsls	r3, r3, #3
 8007d98:	fa22 f303 	lsr.w	r3, r2, r3
 8007d9c:	b2da      	uxtb	r2, r3
 8007d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da0:	701a      	strb	r2, [r3, #0]
      i++;
 8007da2:	6a3b      	ldr	r3, [r7, #32]
 8007da4:	3301      	adds	r3, #1
 8007da6:	623b      	str	r3, [r7, #32]
      pDest++;
 8007da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007daa:	3301      	adds	r3, #1
 8007dac:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007dae:	8bfb      	ldrh	r3, [r7, #30]
 8007db0:	3b01      	subs	r3, #1
 8007db2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007db4:	8bfb      	ldrh	r3, [r7, #30]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d1ea      	bne.n	8007d90 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	372c      	adds	r7, #44	@ 0x2c
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc6:	4770      	bx	lr

08007dc8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b085      	sub	sp, #20
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	695b      	ldr	r3, [r3, #20]
 8007dd4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	699b      	ldr	r3, [r3, #24]
 8007dda:	68fa      	ldr	r2, [r7, #12]
 8007ddc:	4013      	ands	r3, r2
 8007dde:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007de0:	68fb      	ldr	r3, [r7, #12]
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3714      	adds	r7, #20
 8007de6:	46bd      	mov	sp, r7
 8007de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dec:	4770      	bx	lr

08007dee <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8007dee:	b480      	push	{r7}
 8007df0:	b085      	sub	sp, #20
 8007df2:	af00      	add	r7, sp, #0
 8007df4:	6078      	str	r0, [r7, #4]
 8007df6:	460b      	mov	r3, r1
 8007df8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8007dfe:	78fb      	ldrb	r3, [r7, #3]
 8007e00:	015a      	lsls	r2, r3, #5
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	4413      	add	r3, r2
 8007e06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e0a:	689b      	ldr	r3, [r3, #8]
 8007e0c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8007e0e:	78fb      	ldrb	r3, [r7, #3]
 8007e10:	015a      	lsls	r2, r3, #5
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	4413      	add	r3, r2
 8007e16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e1a:	68db      	ldr	r3, [r3, #12]
 8007e1c:	68ba      	ldr	r2, [r7, #8]
 8007e1e:	4013      	ands	r3, r2
 8007e20:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007e22:	68bb      	ldr	r3, [r7, #8]
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	3714      	adds	r7, #20
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2e:	4770      	bx	lr

08007e30 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007e30:	b480      	push	{r7}
 8007e32:	b083      	sub	sp, #12
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	695b      	ldr	r3, [r3, #20]
 8007e3c:	f003 0301 	and.w	r3, r3, #1
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	370c      	adds	r7, #12
 8007e44:	46bd      	mov	sp, r7
 8007e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4a:	4770      	bx	lr

08007e4c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b085      	sub	sp, #20
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007e54:	2300      	movs	r3, #0
 8007e56:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	3301      	adds	r3, #1
 8007e5c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007e64:	d901      	bls.n	8007e6a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007e66:	2303      	movs	r3, #3
 8007e68:	e022      	b.n	8007eb0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	691b      	ldr	r3, [r3, #16]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	daf2      	bge.n	8007e58 <USB_CoreReset+0xc>

  count = 10U;
 8007e72:	230a      	movs	r3, #10
 8007e74:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007e76:	e002      	b.n	8007e7e <USB_CoreReset+0x32>
  {
    count--;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	3b01      	subs	r3, #1
 8007e7c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d1f9      	bne.n	8007e78 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	691b      	ldr	r3, [r3, #16]
 8007e88:	f043 0201 	orr.w	r2, r3, #1
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	3301      	adds	r3, #1
 8007e94:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007e9c:	d901      	bls.n	8007ea2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007e9e:	2303      	movs	r3, #3
 8007ea0:	e006      	b.n	8007eb0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	691b      	ldr	r3, [r3, #16]
 8007ea6:	f003 0301 	and.w	r3, r3, #1
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	d0f0      	beq.n	8007e90 <USB_CoreReset+0x44>

  return HAL_OK;
 8007eae:	2300      	movs	r3, #0
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	3714      	adds	r7, #20
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eba:	4770      	bx	lr

08007ebc <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007ebc:	b084      	sub	sp, #16
 8007ebe:	b580      	push	{r7, lr}
 8007ec0:	b086      	sub	sp, #24
 8007ec2:	af00      	add	r7, sp, #0
 8007ec4:	6078      	str	r0, [r7, #4]
 8007ec6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007eca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007edc:	461a      	mov	r2, r3
 8007ede:	2300      	movs	r3, #0
 8007ee0:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ee6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ef2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007efe:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	68db      	ldr	r3, [r3, #12]
 8007f0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d119      	bne.n	8007f46 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8007f12:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007f16:	2b01      	cmp	r3, #1
 8007f18:	d10a      	bne.n	8007f30 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	68fa      	ldr	r2, [r7, #12]
 8007f24:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007f28:	f043 0304 	orr.w	r3, r3, #4
 8007f2c:	6013      	str	r3, [r2, #0]
 8007f2e:	e014      	b.n	8007f5a <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	68fa      	ldr	r2, [r7, #12]
 8007f3a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007f3e:	f023 0304 	bic.w	r3, r3, #4
 8007f42:	6013      	str	r3, [r2, #0]
 8007f44:	e009      	b.n	8007f5a <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	68fa      	ldr	r2, [r7, #12]
 8007f50:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007f54:	f023 0304 	bic.w	r3, r3, #4
 8007f58:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007f5a:	2110      	movs	r1, #16
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	f7ff fe3d 	bl	8007bdc <USB_FlushTxFifo>
 8007f62:	4603      	mov	r3, r0
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d001      	beq.n	8007f6c <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007f6c:	6878      	ldr	r0, [r7, #4]
 8007f6e:	f7ff fe67 	bl	8007c40 <USB_FlushRxFifo>
 8007f72:	4603      	mov	r3, r0
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d001      	beq.n	8007f7c <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8007f78:	2301      	movs	r3, #1
 8007f7a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	613b      	str	r3, [r7, #16]
 8007f80:	e015      	b.n	8007fae <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8007f82:	693b      	ldr	r3, [r7, #16]
 8007f84:	015a      	lsls	r2, r3, #5
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	4413      	add	r3, r2
 8007f8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f8e:	461a      	mov	r2, r3
 8007f90:	f04f 33ff 	mov.w	r3, #4294967295
 8007f94:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007f96:	693b      	ldr	r3, [r7, #16]
 8007f98:	015a      	lsls	r2, r3, #5
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	4413      	add	r3, r2
 8007f9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fa2:	461a      	mov	r2, r3
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007fa8:	693b      	ldr	r3, [r7, #16]
 8007faa:	3301      	adds	r3, #1
 8007fac:	613b      	str	r3, [r7, #16]
 8007fae:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007fb2:	461a      	mov	r2, r3
 8007fb4:	693b      	ldr	r3, [r7, #16]
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d3e3      	bcc.n	8007f82 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f04f 32ff 	mov.w	r2, #4294967295
 8007fc6:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	4a18      	ldr	r2, [pc, #96]	@ (800802c <USB_HostInit+0x170>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d10b      	bne.n	8007fe8 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007fd6:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	4a15      	ldr	r2, [pc, #84]	@ (8008030 <USB_HostInit+0x174>)
 8007fdc:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	4a14      	ldr	r2, [pc, #80]	@ (8008034 <USB_HostInit+0x178>)
 8007fe2:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8007fe6:	e009      	b.n	8007ffc <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2280      	movs	r2, #128	@ 0x80
 8007fec:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	4a11      	ldr	r2, [pc, #68]	@ (8008038 <USB_HostInit+0x17c>)
 8007ff2:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	4a11      	ldr	r2, [pc, #68]	@ (800803c <USB_HostInit+0x180>)
 8007ff8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007ffc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008000:	2b00      	cmp	r3, #0
 8008002:	d105      	bne.n	8008010 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	699b      	ldr	r3, [r3, #24]
 8008008:	f043 0210 	orr.w	r2, r3, #16
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	699a      	ldr	r2, [r3, #24]
 8008014:	4b0a      	ldr	r3, [pc, #40]	@ (8008040 <USB_HostInit+0x184>)
 8008016:	4313      	orrs	r3, r2
 8008018:	687a      	ldr	r2, [r7, #4]
 800801a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800801c:	7dfb      	ldrb	r3, [r7, #23]
}
 800801e:	4618      	mov	r0, r3
 8008020:	3718      	adds	r7, #24
 8008022:	46bd      	mov	sp, r7
 8008024:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008028:	b004      	add	sp, #16
 800802a:	4770      	bx	lr
 800802c:	40040000 	.word	0x40040000
 8008030:	01000200 	.word	0x01000200
 8008034:	00e00300 	.word	0x00e00300
 8008038:	00600080 	.word	0x00600080
 800803c:	004000e0 	.word	0x004000e0
 8008040:	a3200008 	.word	0xa3200008

08008044 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8008044:	b480      	push	{r7}
 8008046:	b085      	sub	sp, #20
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
 800804c:	460b      	mov	r3, r1
 800804e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	68fa      	ldr	r2, [r7, #12]
 800805e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008062:	f023 0303 	bic.w	r3, r3, #3
 8008066:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800806e:	681a      	ldr	r2, [r3, #0]
 8008070:	78fb      	ldrb	r3, [r7, #3]
 8008072:	f003 0303 	and.w	r3, r3, #3
 8008076:	68f9      	ldr	r1, [r7, #12]
 8008078:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800807c:	4313      	orrs	r3, r2
 800807e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008080:	78fb      	ldrb	r3, [r7, #3]
 8008082:	2b01      	cmp	r3, #1
 8008084:	d107      	bne.n	8008096 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800808c:	461a      	mov	r2, r3
 800808e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8008092:	6053      	str	r3, [r2, #4]
 8008094:	e00c      	b.n	80080b0 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8008096:	78fb      	ldrb	r3, [r7, #3]
 8008098:	2b02      	cmp	r3, #2
 800809a:	d107      	bne.n	80080ac <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80080a2:	461a      	mov	r2, r3
 80080a4:	f241 7370 	movw	r3, #6000	@ 0x1770
 80080a8:	6053      	str	r3, [r2, #4]
 80080aa:	e001      	b.n	80080b0 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80080ac:	2301      	movs	r3, #1
 80080ae:	e000      	b.n	80080b2 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80080b0:	2300      	movs	r3, #0
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	3714      	adds	r7, #20
 80080b6:	46bd      	mov	sp, r7
 80080b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080bc:	4770      	bx	lr

080080be <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80080be:	b580      	push	{r7, lr}
 80080c0:	b084      	sub	sp, #16
 80080c2:	af00      	add	r7, sp, #0
 80080c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80080ca:	2300      	movs	r3, #0
 80080cc:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80080de:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	68fa      	ldr	r2, [r7, #12]
 80080e4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80080e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080ec:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80080ee:	2064      	movs	r0, #100	@ 0x64
 80080f0:	f7fa f910 	bl	8002314 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80080f4:	68bb      	ldr	r3, [r7, #8]
 80080f6:	68fa      	ldr	r2, [r7, #12]
 80080f8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80080fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008100:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8008102:	200a      	movs	r0, #10
 8008104:	f7fa f906 	bl	8002314 <HAL_Delay>

  return HAL_OK;
 8008108:	2300      	movs	r3, #0
}
 800810a:	4618      	mov	r0, r3
 800810c:	3710      	adds	r7, #16
 800810e:	46bd      	mov	sp, r7
 8008110:	bd80      	pop	{r7, pc}

08008112 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8008112:	b480      	push	{r7}
 8008114:	b085      	sub	sp, #20
 8008116:	af00      	add	r7, sp, #0
 8008118:	6078      	str	r0, [r7, #4]
 800811a:	460b      	mov	r3, r1
 800811c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008122:	2300      	movs	r3, #0
 8008124:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8008136:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800813e:	2b00      	cmp	r3, #0
 8008140:	d109      	bne.n	8008156 <USB_DriveVbus+0x44>
 8008142:	78fb      	ldrb	r3, [r7, #3]
 8008144:	2b01      	cmp	r3, #1
 8008146:	d106      	bne.n	8008156 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	68fa      	ldr	r2, [r7, #12]
 800814c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008150:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008154:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800815c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008160:	d109      	bne.n	8008176 <USB_DriveVbus+0x64>
 8008162:	78fb      	ldrb	r3, [r7, #3]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d106      	bne.n	8008176 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8008168:	68bb      	ldr	r3, [r7, #8]
 800816a:	68fa      	ldr	r2, [r7, #12]
 800816c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008170:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008174:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8008176:	2300      	movs	r3, #0
}
 8008178:	4618      	mov	r0, r3
 800817a:	3714      	adds	r7, #20
 800817c:	46bd      	mov	sp, r7
 800817e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008182:	4770      	bx	lr

08008184 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8008184:	b480      	push	{r7}
 8008186:	b085      	sub	sp, #20
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008190:	2300      	movs	r3, #0
 8008192:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800819e:	68bb      	ldr	r3, [r7, #8]
 80081a0:	0c5b      	lsrs	r3, r3, #17
 80081a2:	f003 0303 	and.w	r3, r3, #3
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	3714      	adds	r7, #20
 80081aa:	46bd      	mov	sp, r7
 80081ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b0:	4770      	bx	lr

080081b2 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80081b2:	b480      	push	{r7}
 80081b4:	b085      	sub	sp, #20
 80081b6:	af00      	add	r7, sp, #0
 80081b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80081c4:	689b      	ldr	r3, [r3, #8]
 80081c6:	b29b      	uxth	r3, r3
}
 80081c8:	4618      	mov	r0, r3
 80081ca:	3714      	adds	r7, #20
 80081cc:	46bd      	mov	sp, r7
 80081ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d2:	4770      	bx	lr

080081d4 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b088      	sub	sp, #32
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
 80081dc:	4608      	mov	r0, r1
 80081de:	4611      	mov	r1, r2
 80081e0:	461a      	mov	r2, r3
 80081e2:	4603      	mov	r3, r0
 80081e4:	70fb      	strb	r3, [r7, #3]
 80081e6:	460b      	mov	r3, r1
 80081e8:	70bb      	strb	r3, [r7, #2]
 80081ea:	4613      	mov	r3, r2
 80081ec:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80081ee:	2300      	movs	r3, #0
 80081f0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80081f6:	78fb      	ldrb	r3, [r7, #3]
 80081f8:	015a      	lsls	r2, r3, #5
 80081fa:	693b      	ldr	r3, [r7, #16]
 80081fc:	4413      	add	r3, r2
 80081fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008202:	461a      	mov	r2, r3
 8008204:	f04f 33ff 	mov.w	r3, #4294967295
 8008208:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800820a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800820e:	2b03      	cmp	r3, #3
 8008210:	d87c      	bhi.n	800830c <USB_HC_Init+0x138>
 8008212:	a201      	add	r2, pc, #4	@ (adr r2, 8008218 <USB_HC_Init+0x44>)
 8008214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008218:	08008229 	.word	0x08008229
 800821c:	080082cf 	.word	0x080082cf
 8008220:	08008229 	.word	0x08008229
 8008224:	08008291 	.word	0x08008291
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008228:	78fb      	ldrb	r3, [r7, #3]
 800822a:	015a      	lsls	r2, r3, #5
 800822c:	693b      	ldr	r3, [r7, #16]
 800822e:	4413      	add	r3, r2
 8008230:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008234:	461a      	mov	r2, r3
 8008236:	f240 439d 	movw	r3, #1181	@ 0x49d
 800823a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800823c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008240:	2b00      	cmp	r3, #0
 8008242:	da10      	bge.n	8008266 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008244:	78fb      	ldrb	r3, [r7, #3]
 8008246:	015a      	lsls	r2, r3, #5
 8008248:	693b      	ldr	r3, [r7, #16]
 800824a:	4413      	add	r3, r2
 800824c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008250:	68db      	ldr	r3, [r3, #12]
 8008252:	78fa      	ldrb	r2, [r7, #3]
 8008254:	0151      	lsls	r1, r2, #5
 8008256:	693a      	ldr	r2, [r7, #16]
 8008258:	440a      	add	r2, r1
 800825a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800825e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008262:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8008264:	e055      	b.n	8008312 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	4a6f      	ldr	r2, [pc, #444]	@ (8008428 <USB_HC_Init+0x254>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d151      	bne.n	8008312 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800826e:	78fb      	ldrb	r3, [r7, #3]
 8008270:	015a      	lsls	r2, r3, #5
 8008272:	693b      	ldr	r3, [r7, #16]
 8008274:	4413      	add	r3, r2
 8008276:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800827a:	68db      	ldr	r3, [r3, #12]
 800827c:	78fa      	ldrb	r2, [r7, #3]
 800827e:	0151      	lsls	r1, r2, #5
 8008280:	693a      	ldr	r2, [r7, #16]
 8008282:	440a      	add	r2, r1
 8008284:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008288:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800828c:	60d3      	str	r3, [r2, #12]
      break;
 800828e:	e040      	b.n	8008312 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008290:	78fb      	ldrb	r3, [r7, #3]
 8008292:	015a      	lsls	r2, r3, #5
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	4413      	add	r3, r2
 8008298:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800829c:	461a      	mov	r2, r3
 800829e:	f240 639d 	movw	r3, #1693	@ 0x69d
 80082a2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80082a4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	da34      	bge.n	8008316 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80082ac:	78fb      	ldrb	r3, [r7, #3]
 80082ae:	015a      	lsls	r2, r3, #5
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	4413      	add	r3, r2
 80082b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082b8:	68db      	ldr	r3, [r3, #12]
 80082ba:	78fa      	ldrb	r2, [r7, #3]
 80082bc:	0151      	lsls	r1, r2, #5
 80082be:	693a      	ldr	r2, [r7, #16]
 80082c0:	440a      	add	r2, r1
 80082c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80082c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80082ca:	60d3      	str	r3, [r2, #12]
      }

      break;
 80082cc:	e023      	b.n	8008316 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80082ce:	78fb      	ldrb	r3, [r7, #3]
 80082d0:	015a      	lsls	r2, r3, #5
 80082d2:	693b      	ldr	r3, [r7, #16]
 80082d4:	4413      	add	r3, r2
 80082d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082da:	461a      	mov	r2, r3
 80082dc:	f240 2325 	movw	r3, #549	@ 0x225
 80082e0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80082e2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	da17      	bge.n	800831a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80082ea:	78fb      	ldrb	r3, [r7, #3]
 80082ec:	015a      	lsls	r2, r3, #5
 80082ee:	693b      	ldr	r3, [r7, #16]
 80082f0:	4413      	add	r3, r2
 80082f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082f6:	68db      	ldr	r3, [r3, #12]
 80082f8:	78fa      	ldrb	r2, [r7, #3]
 80082fa:	0151      	lsls	r1, r2, #5
 80082fc:	693a      	ldr	r2, [r7, #16]
 80082fe:	440a      	add	r2, r1
 8008300:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008304:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8008308:	60d3      	str	r3, [r2, #12]
      }
      break;
 800830a:	e006      	b.n	800831a <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800830c:	2301      	movs	r3, #1
 800830e:	77fb      	strb	r3, [r7, #31]
      break;
 8008310:	e004      	b.n	800831c <USB_HC_Init+0x148>
      break;
 8008312:	bf00      	nop
 8008314:	e002      	b.n	800831c <USB_HC_Init+0x148>
      break;
 8008316:	bf00      	nop
 8008318:	e000      	b.n	800831c <USB_HC_Init+0x148>
      break;
 800831a:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800831c:	78fb      	ldrb	r3, [r7, #3]
 800831e:	015a      	lsls	r2, r3, #5
 8008320:	693b      	ldr	r3, [r7, #16]
 8008322:	4413      	add	r3, r2
 8008324:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008328:	461a      	mov	r2, r3
 800832a:	2300      	movs	r3, #0
 800832c:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800832e:	78fb      	ldrb	r3, [r7, #3]
 8008330:	015a      	lsls	r2, r3, #5
 8008332:	693b      	ldr	r3, [r7, #16]
 8008334:	4413      	add	r3, r2
 8008336:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800833a:	68db      	ldr	r3, [r3, #12]
 800833c:	78fa      	ldrb	r2, [r7, #3]
 800833e:	0151      	lsls	r1, r2, #5
 8008340:	693a      	ldr	r2, [r7, #16]
 8008342:	440a      	add	r2, r1
 8008344:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008348:	f043 0302 	orr.w	r3, r3, #2
 800834c:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800834e:	693b      	ldr	r3, [r7, #16]
 8008350:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008354:	699a      	ldr	r2, [r3, #24]
 8008356:	78fb      	ldrb	r3, [r7, #3]
 8008358:	f003 030f 	and.w	r3, r3, #15
 800835c:	2101      	movs	r1, #1
 800835e:	fa01 f303 	lsl.w	r3, r1, r3
 8008362:	6939      	ldr	r1, [r7, #16]
 8008364:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8008368:	4313      	orrs	r3, r2
 800836a:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	699b      	ldr	r3, [r3, #24]
 8008370:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8008378:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800837c:	2b00      	cmp	r3, #0
 800837e:	da03      	bge.n	8008388 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8008380:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008384:	61bb      	str	r3, [r7, #24]
 8008386:	e001      	b.n	800838c <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8008388:	2300      	movs	r3, #0
 800838a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800838c:	6878      	ldr	r0, [r7, #4]
 800838e:	f7ff fef9 	bl	8008184 <USB_GetHostSpeed>
 8008392:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8008394:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008398:	2b02      	cmp	r3, #2
 800839a:	d106      	bne.n	80083aa <USB_HC_Init+0x1d6>
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	2b02      	cmp	r3, #2
 80083a0:	d003      	beq.n	80083aa <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80083a2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80083a6:	617b      	str	r3, [r7, #20]
 80083a8:	e001      	b.n	80083ae <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80083aa:	2300      	movs	r3, #0
 80083ac:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80083ae:	787b      	ldrb	r3, [r7, #1]
 80083b0:	059b      	lsls	r3, r3, #22
 80083b2:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80083b6:	78bb      	ldrb	r3, [r7, #2]
 80083b8:	02db      	lsls	r3, r3, #11
 80083ba:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80083be:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80083c0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80083c4:	049b      	lsls	r3, r3, #18
 80083c6:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80083ca:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80083cc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80083ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80083d2:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80083d4:	69bb      	ldr	r3, [r7, #24]
 80083d6:	431a      	orrs	r2, r3
 80083d8:	697b      	ldr	r3, [r7, #20]
 80083da:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80083dc:	78fa      	ldrb	r2, [r7, #3]
 80083de:	0151      	lsls	r1, r2, #5
 80083e0:	693a      	ldr	r2, [r7, #16]
 80083e2:	440a      	add	r2, r1
 80083e4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80083e8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80083ec:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80083ee:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80083f2:	2b03      	cmp	r3, #3
 80083f4:	d003      	beq.n	80083fe <USB_HC_Init+0x22a>
 80083f6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80083fa:	2b01      	cmp	r3, #1
 80083fc:	d10f      	bne.n	800841e <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80083fe:	78fb      	ldrb	r3, [r7, #3]
 8008400:	015a      	lsls	r2, r3, #5
 8008402:	693b      	ldr	r3, [r7, #16]
 8008404:	4413      	add	r3, r2
 8008406:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	78fa      	ldrb	r2, [r7, #3]
 800840e:	0151      	lsls	r1, r2, #5
 8008410:	693a      	ldr	r2, [r7, #16]
 8008412:	440a      	add	r2, r1
 8008414:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008418:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800841c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800841e:	7ffb      	ldrb	r3, [r7, #31]
}
 8008420:	4618      	mov	r0, r3
 8008422:	3720      	adds	r7, #32
 8008424:	46bd      	mov	sp, r7
 8008426:	bd80      	pop	{r7, pc}
 8008428:	40040000 	.word	0x40040000

0800842c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b08c      	sub	sp, #48	@ 0x30
 8008430:	af02      	add	r7, sp, #8
 8008432:	60f8      	str	r0, [r7, #12]
 8008434:	60b9      	str	r1, [r7, #8]
 8008436:	4613      	mov	r3, r2
 8008438:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800843e:	68bb      	ldr	r3, [r7, #8]
 8008440:	785b      	ldrb	r3, [r3, #1]
 8008442:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8008444:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008448:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	4a5d      	ldr	r2, [pc, #372]	@ (80085c4 <USB_HC_StartXfer+0x198>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d12f      	bne.n	80084b2 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8008452:	79fb      	ldrb	r3, [r7, #7]
 8008454:	2b01      	cmp	r3, #1
 8008456:	d11c      	bne.n	8008492 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8008458:	68bb      	ldr	r3, [r7, #8]
 800845a:	7c9b      	ldrb	r3, [r3, #18]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d003      	beq.n	8008468 <USB_HC_StartXfer+0x3c>
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	7c9b      	ldrb	r3, [r3, #18]
 8008464:	2b02      	cmp	r3, #2
 8008466:	d124      	bne.n	80084b2 <USB_HC_StartXfer+0x86>
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	799b      	ldrb	r3, [r3, #6]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d120      	bne.n	80084b2 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8008470:	69fb      	ldr	r3, [r7, #28]
 8008472:	015a      	lsls	r2, r3, #5
 8008474:	6a3b      	ldr	r3, [r7, #32]
 8008476:	4413      	add	r3, r2
 8008478:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800847c:	68db      	ldr	r3, [r3, #12]
 800847e:	69fa      	ldr	r2, [r7, #28]
 8008480:	0151      	lsls	r1, r2, #5
 8008482:	6a3a      	ldr	r2, [r7, #32]
 8008484:	440a      	add	r2, r1
 8008486:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800848a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800848e:	60d3      	str	r3, [r2, #12]
 8008490:	e00f      	b.n	80084b2 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	791b      	ldrb	r3, [r3, #4]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d10b      	bne.n	80084b2 <USB_HC_StartXfer+0x86>
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	795b      	ldrb	r3, [r3, #5]
 800849e:	2b01      	cmp	r3, #1
 80084a0:	d107      	bne.n	80084b2 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	785b      	ldrb	r3, [r3, #1]
 80084a6:	4619      	mov	r1, r3
 80084a8:	68f8      	ldr	r0, [r7, #12]
 80084aa:	f000 fb6b 	bl	8008b84 <USB_DoPing>
        return HAL_OK;
 80084ae:	2300      	movs	r3, #0
 80084b0:	e232      	b.n	8008918 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	799b      	ldrb	r3, [r3, #6]
 80084b6:	2b01      	cmp	r3, #1
 80084b8:	d158      	bne.n	800856c <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80084ba:	2301      	movs	r3, #1
 80084bc:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	78db      	ldrb	r3, [r3, #3]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d007      	beq.n	80084d6 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80084c6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80084c8:	68ba      	ldr	r2, [r7, #8]
 80084ca:	8a92      	ldrh	r2, [r2, #20]
 80084cc:	fb03 f202 	mul.w	r2, r3, r2
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	61da      	str	r2, [r3, #28]
 80084d4:	e07c      	b.n	80085d0 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 80084d6:	68bb      	ldr	r3, [r7, #8]
 80084d8:	7c9b      	ldrb	r3, [r3, #18]
 80084da:	2b01      	cmp	r3, #1
 80084dc:	d130      	bne.n	8008540 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80084de:	68bb      	ldr	r3, [r7, #8]
 80084e0:	6a1b      	ldr	r3, [r3, #32]
 80084e2:	2bbc      	cmp	r3, #188	@ 0xbc
 80084e4:	d918      	bls.n	8008518 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	8a9b      	ldrh	r3, [r3, #20]
 80084ea:	461a      	mov	r2, r3
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	69da      	ldr	r2, [r3, #28]
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	68db      	ldr	r3, [r3, #12]
 80084fc:	2b01      	cmp	r3, #1
 80084fe:	d003      	beq.n	8008508 <USB_HC_StartXfer+0xdc>
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	68db      	ldr	r3, [r3, #12]
 8008504:	2b02      	cmp	r3, #2
 8008506:	d103      	bne.n	8008510 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	2202      	movs	r2, #2
 800850c:	60da      	str	r2, [r3, #12]
 800850e:	e05f      	b.n	80085d0 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	2201      	movs	r2, #1
 8008514:	60da      	str	r2, [r3, #12]
 8008516:	e05b      	b.n	80085d0 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	6a1a      	ldr	r2, [r3, #32]
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8008520:	68bb      	ldr	r3, [r7, #8]
 8008522:	68db      	ldr	r3, [r3, #12]
 8008524:	2b01      	cmp	r3, #1
 8008526:	d007      	beq.n	8008538 <USB_HC_StartXfer+0x10c>
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	68db      	ldr	r3, [r3, #12]
 800852c:	2b02      	cmp	r3, #2
 800852e:	d003      	beq.n	8008538 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	2204      	movs	r2, #4
 8008534:	60da      	str	r2, [r3, #12]
 8008536:	e04b      	b.n	80085d0 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	2203      	movs	r2, #3
 800853c:	60da      	str	r2, [r3, #12]
 800853e:	e047      	b.n	80085d0 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8008540:	79fb      	ldrb	r3, [r7, #7]
 8008542:	2b01      	cmp	r3, #1
 8008544:	d10d      	bne.n	8008562 <USB_HC_StartXfer+0x136>
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	6a1b      	ldr	r3, [r3, #32]
 800854a:	68ba      	ldr	r2, [r7, #8]
 800854c:	8a92      	ldrh	r2, [r2, #20]
 800854e:	4293      	cmp	r3, r2
 8008550:	d907      	bls.n	8008562 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008552:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008554:	68ba      	ldr	r2, [r7, #8]
 8008556:	8a92      	ldrh	r2, [r2, #20]
 8008558:	fb03 f202 	mul.w	r2, r3, r2
 800855c:	68bb      	ldr	r3, [r7, #8]
 800855e:	61da      	str	r2, [r3, #28]
 8008560:	e036      	b.n	80085d0 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8008562:	68bb      	ldr	r3, [r7, #8]
 8008564:	6a1a      	ldr	r2, [r3, #32]
 8008566:	68bb      	ldr	r3, [r7, #8]
 8008568:	61da      	str	r2, [r3, #28]
 800856a:	e031      	b.n	80085d0 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	6a1b      	ldr	r3, [r3, #32]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d018      	beq.n	80085a6 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	6a1b      	ldr	r3, [r3, #32]
 8008578:	68ba      	ldr	r2, [r7, #8]
 800857a:	8a92      	ldrh	r2, [r2, #20]
 800857c:	4413      	add	r3, r2
 800857e:	3b01      	subs	r3, #1
 8008580:	68ba      	ldr	r2, [r7, #8]
 8008582:	8a92      	ldrh	r2, [r2, #20]
 8008584:	fbb3 f3f2 	udiv	r3, r3, r2
 8008588:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800858a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800858c:	8b7b      	ldrh	r3, [r7, #26]
 800858e:	429a      	cmp	r2, r3
 8008590:	d90b      	bls.n	80085aa <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8008592:	8b7b      	ldrh	r3, [r7, #26]
 8008594:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008596:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008598:	68ba      	ldr	r2, [r7, #8]
 800859a:	8a92      	ldrh	r2, [r2, #20]
 800859c:	fb03 f202 	mul.w	r2, r3, r2
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	61da      	str	r2, [r3, #28]
 80085a4:	e001      	b.n	80085aa <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 80085a6:	2301      	movs	r3, #1
 80085a8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	78db      	ldrb	r3, [r3, #3]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d00a      	beq.n	80085c8 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80085b2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80085b4:	68ba      	ldr	r2, [r7, #8]
 80085b6:	8a92      	ldrh	r2, [r2, #20]
 80085b8:	fb03 f202 	mul.w	r2, r3, r2
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	61da      	str	r2, [r3, #28]
 80085c0:	e006      	b.n	80085d0 <USB_HC_StartXfer+0x1a4>
 80085c2:	bf00      	nop
 80085c4:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	6a1a      	ldr	r2, [r3, #32]
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80085d0:	68bb      	ldr	r3, [r7, #8]
 80085d2:	69db      	ldr	r3, [r3, #28]
 80085d4:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80085d8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80085da:	04d9      	lsls	r1, r3, #19
 80085dc:	4ba3      	ldr	r3, [pc, #652]	@ (800886c <USB_HC_StartXfer+0x440>)
 80085de:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80085e0:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	7d9b      	ldrb	r3, [r3, #22]
 80085e6:	075b      	lsls	r3, r3, #29
 80085e8:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80085ec:	69f9      	ldr	r1, [r7, #28]
 80085ee:	0148      	lsls	r0, r1, #5
 80085f0:	6a39      	ldr	r1, [r7, #32]
 80085f2:	4401      	add	r1, r0
 80085f4:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80085f8:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80085fa:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80085fc:	79fb      	ldrb	r3, [r7, #7]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d009      	beq.n	8008616 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	6999      	ldr	r1, [r3, #24]
 8008606:	69fb      	ldr	r3, [r7, #28]
 8008608:	015a      	lsls	r2, r3, #5
 800860a:	6a3b      	ldr	r3, [r7, #32]
 800860c:	4413      	add	r3, r2
 800860e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008612:	460a      	mov	r2, r1
 8008614:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8008616:	6a3b      	ldr	r3, [r7, #32]
 8008618:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800861c:	689b      	ldr	r3, [r3, #8]
 800861e:	f003 0301 	and.w	r3, r3, #1
 8008622:	2b00      	cmp	r3, #0
 8008624:	bf0c      	ite	eq
 8008626:	2301      	moveq	r3, #1
 8008628:	2300      	movne	r3, #0
 800862a:	b2db      	uxtb	r3, r3
 800862c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800862e:	69fb      	ldr	r3, [r7, #28]
 8008630:	015a      	lsls	r2, r3, #5
 8008632:	6a3b      	ldr	r3, [r7, #32]
 8008634:	4413      	add	r3, r2
 8008636:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	69fa      	ldr	r2, [r7, #28]
 800863e:	0151      	lsls	r1, r2, #5
 8008640:	6a3a      	ldr	r2, [r7, #32]
 8008642:	440a      	add	r2, r1
 8008644:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008648:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800864c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800864e:	69fb      	ldr	r3, [r7, #28]
 8008650:	015a      	lsls	r2, r3, #5
 8008652:	6a3b      	ldr	r3, [r7, #32]
 8008654:	4413      	add	r3, r2
 8008656:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800865a:	681a      	ldr	r2, [r3, #0]
 800865c:	7e7b      	ldrb	r3, [r7, #25]
 800865e:	075b      	lsls	r3, r3, #29
 8008660:	69f9      	ldr	r1, [r7, #28]
 8008662:	0148      	lsls	r0, r1, #5
 8008664:	6a39      	ldr	r1, [r7, #32]
 8008666:	4401      	add	r1, r0
 8008668:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800866c:	4313      	orrs	r3, r2
 800866e:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	799b      	ldrb	r3, [r3, #6]
 8008674:	2b01      	cmp	r3, #1
 8008676:	f040 80c3 	bne.w	8008800 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	7c5b      	ldrb	r3, [r3, #17]
 800867e:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8008680:	68ba      	ldr	r2, [r7, #8]
 8008682:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008684:	4313      	orrs	r3, r2
 8008686:	69fa      	ldr	r2, [r7, #28]
 8008688:	0151      	lsls	r1, r2, #5
 800868a:	6a3a      	ldr	r2, [r7, #32]
 800868c:	440a      	add	r2, r1
 800868e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8008692:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008696:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8008698:	69fb      	ldr	r3, [r7, #28]
 800869a:	015a      	lsls	r2, r3, #5
 800869c:	6a3b      	ldr	r3, [r7, #32]
 800869e:	4413      	add	r3, r2
 80086a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086a4:	68db      	ldr	r3, [r3, #12]
 80086a6:	69fa      	ldr	r2, [r7, #28]
 80086a8:	0151      	lsls	r1, r2, #5
 80086aa:	6a3a      	ldr	r2, [r7, #32]
 80086ac:	440a      	add	r2, r1
 80086ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80086b2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80086b6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	79db      	ldrb	r3, [r3, #7]
 80086bc:	2b01      	cmp	r3, #1
 80086be:	d123      	bne.n	8008708 <USB_HC_StartXfer+0x2dc>
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	78db      	ldrb	r3, [r3, #3]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d11f      	bne.n	8008708 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80086c8:	69fb      	ldr	r3, [r7, #28]
 80086ca:	015a      	lsls	r2, r3, #5
 80086cc:	6a3b      	ldr	r3, [r7, #32]
 80086ce:	4413      	add	r3, r2
 80086d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086d4:	685b      	ldr	r3, [r3, #4]
 80086d6:	69fa      	ldr	r2, [r7, #28]
 80086d8:	0151      	lsls	r1, r2, #5
 80086da:	6a3a      	ldr	r2, [r7, #32]
 80086dc:	440a      	add	r2, r1
 80086de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80086e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80086e6:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80086e8:	69fb      	ldr	r3, [r7, #28]
 80086ea:	015a      	lsls	r2, r3, #5
 80086ec:	6a3b      	ldr	r3, [r7, #32]
 80086ee:	4413      	add	r3, r2
 80086f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086f4:	68db      	ldr	r3, [r3, #12]
 80086f6:	69fa      	ldr	r2, [r7, #28]
 80086f8:	0151      	lsls	r1, r2, #5
 80086fa:	6a3a      	ldr	r2, [r7, #32]
 80086fc:	440a      	add	r2, r1
 80086fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008702:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008706:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	7c9b      	ldrb	r3, [r3, #18]
 800870c:	2b01      	cmp	r3, #1
 800870e:	d003      	beq.n	8008718 <USB_HC_StartXfer+0x2ec>
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	7c9b      	ldrb	r3, [r3, #18]
 8008714:	2b03      	cmp	r3, #3
 8008716:	d117      	bne.n	8008748 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800871c:	2b01      	cmp	r3, #1
 800871e:	d113      	bne.n	8008748 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	78db      	ldrb	r3, [r3, #3]
 8008724:	2b01      	cmp	r3, #1
 8008726:	d10f      	bne.n	8008748 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008728:	69fb      	ldr	r3, [r7, #28]
 800872a:	015a      	lsls	r2, r3, #5
 800872c:	6a3b      	ldr	r3, [r7, #32]
 800872e:	4413      	add	r3, r2
 8008730:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008734:	685b      	ldr	r3, [r3, #4]
 8008736:	69fa      	ldr	r2, [r7, #28]
 8008738:	0151      	lsls	r1, r2, #5
 800873a:	6a3a      	ldr	r2, [r7, #32]
 800873c:	440a      	add	r2, r1
 800873e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008742:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008746:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	7c9b      	ldrb	r3, [r3, #18]
 800874c:	2b01      	cmp	r3, #1
 800874e:	d162      	bne.n	8008816 <USB_HC_StartXfer+0x3ea>
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	78db      	ldrb	r3, [r3, #3]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d15e      	bne.n	8008816 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	68db      	ldr	r3, [r3, #12]
 800875c:	3b01      	subs	r3, #1
 800875e:	2b03      	cmp	r3, #3
 8008760:	d858      	bhi.n	8008814 <USB_HC_StartXfer+0x3e8>
 8008762:	a201      	add	r2, pc, #4	@ (adr r2, 8008768 <USB_HC_StartXfer+0x33c>)
 8008764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008768:	08008779 	.word	0x08008779
 800876c:	0800879b 	.word	0x0800879b
 8008770:	080087bd 	.word	0x080087bd
 8008774:	080087df 	.word	0x080087df
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8008778:	69fb      	ldr	r3, [r7, #28]
 800877a:	015a      	lsls	r2, r3, #5
 800877c:	6a3b      	ldr	r3, [r7, #32]
 800877e:	4413      	add	r3, r2
 8008780:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008784:	685b      	ldr	r3, [r3, #4]
 8008786:	69fa      	ldr	r2, [r7, #28]
 8008788:	0151      	lsls	r1, r2, #5
 800878a:	6a3a      	ldr	r2, [r7, #32]
 800878c:	440a      	add	r2, r1
 800878e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008792:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008796:	6053      	str	r3, [r2, #4]
          break;
 8008798:	e03d      	b.n	8008816 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800879a:	69fb      	ldr	r3, [r7, #28]
 800879c:	015a      	lsls	r2, r3, #5
 800879e:	6a3b      	ldr	r3, [r7, #32]
 80087a0:	4413      	add	r3, r2
 80087a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087a6:	685b      	ldr	r3, [r3, #4]
 80087a8:	69fa      	ldr	r2, [r7, #28]
 80087aa:	0151      	lsls	r1, r2, #5
 80087ac:	6a3a      	ldr	r2, [r7, #32]
 80087ae:	440a      	add	r2, r1
 80087b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80087b4:	f043 030e 	orr.w	r3, r3, #14
 80087b8:	6053      	str	r3, [r2, #4]
          break;
 80087ba:	e02c      	b.n	8008816 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 80087bc:	69fb      	ldr	r3, [r7, #28]
 80087be:	015a      	lsls	r2, r3, #5
 80087c0:	6a3b      	ldr	r3, [r7, #32]
 80087c2:	4413      	add	r3, r2
 80087c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087c8:	685b      	ldr	r3, [r3, #4]
 80087ca:	69fa      	ldr	r2, [r7, #28]
 80087cc:	0151      	lsls	r1, r2, #5
 80087ce:	6a3a      	ldr	r2, [r7, #32]
 80087d0:	440a      	add	r2, r1
 80087d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80087d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80087da:	6053      	str	r3, [r2, #4]
          break;
 80087dc:	e01b      	b.n	8008816 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80087de:	69fb      	ldr	r3, [r7, #28]
 80087e0:	015a      	lsls	r2, r3, #5
 80087e2:	6a3b      	ldr	r3, [r7, #32]
 80087e4:	4413      	add	r3, r2
 80087e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087ea:	685b      	ldr	r3, [r3, #4]
 80087ec:	69fa      	ldr	r2, [r7, #28]
 80087ee:	0151      	lsls	r1, r2, #5
 80087f0:	6a3a      	ldr	r2, [r7, #32]
 80087f2:	440a      	add	r2, r1
 80087f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80087f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80087fc:	6053      	str	r3, [r2, #4]
          break;
 80087fe:	e00a      	b.n	8008816 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8008800:	69fb      	ldr	r3, [r7, #28]
 8008802:	015a      	lsls	r2, r3, #5
 8008804:	6a3b      	ldr	r3, [r7, #32]
 8008806:	4413      	add	r3, r2
 8008808:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800880c:	461a      	mov	r2, r3
 800880e:	2300      	movs	r3, #0
 8008810:	6053      	str	r3, [r2, #4]
 8008812:	e000      	b.n	8008816 <USB_HC_StartXfer+0x3ea>
          break;
 8008814:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008816:	69fb      	ldr	r3, [r7, #28]
 8008818:	015a      	lsls	r2, r3, #5
 800881a:	6a3b      	ldr	r3, [r7, #32]
 800881c:	4413      	add	r3, r2
 800881e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008826:	693b      	ldr	r3, [r7, #16]
 8008828:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800882c:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	78db      	ldrb	r3, [r3, #3]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d004      	beq.n	8008840 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8008836:	693b      	ldr	r3, [r7, #16]
 8008838:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800883c:	613b      	str	r3, [r7, #16]
 800883e:	e003      	b.n	8008848 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8008840:	693b      	ldr	r3, [r7, #16]
 8008842:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008846:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008848:	693b      	ldr	r3, [r7, #16]
 800884a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800884e:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008850:	69fb      	ldr	r3, [r7, #28]
 8008852:	015a      	lsls	r2, r3, #5
 8008854:	6a3b      	ldr	r3, [r7, #32]
 8008856:	4413      	add	r3, r2
 8008858:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800885c:	461a      	mov	r2, r3
 800885e:	693b      	ldr	r3, [r7, #16]
 8008860:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8008862:	79fb      	ldrb	r3, [r7, #7]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d003      	beq.n	8008870 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8008868:	2300      	movs	r3, #0
 800886a:	e055      	b.n	8008918 <USB_HC_StartXfer+0x4ec>
 800886c:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8008870:	68bb      	ldr	r3, [r7, #8]
 8008872:	78db      	ldrb	r3, [r3, #3]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d14e      	bne.n	8008916 <USB_HC_StartXfer+0x4ea>
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	6a1b      	ldr	r3, [r3, #32]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d04a      	beq.n	8008916 <USB_HC_StartXfer+0x4ea>
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	79db      	ldrb	r3, [r3, #7]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d146      	bne.n	8008916 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8008888:	68bb      	ldr	r3, [r7, #8]
 800888a:	7c9b      	ldrb	r3, [r3, #18]
 800888c:	2b03      	cmp	r3, #3
 800888e:	d831      	bhi.n	80088f4 <USB_HC_StartXfer+0x4c8>
 8008890:	a201      	add	r2, pc, #4	@ (adr r2, 8008898 <USB_HC_StartXfer+0x46c>)
 8008892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008896:	bf00      	nop
 8008898:	080088a9 	.word	0x080088a9
 800889c:	080088cd 	.word	0x080088cd
 80088a0:	080088a9 	.word	0x080088a9
 80088a4:	080088cd 	.word	0x080088cd
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80088a8:	68bb      	ldr	r3, [r7, #8]
 80088aa:	6a1b      	ldr	r3, [r3, #32]
 80088ac:	3303      	adds	r3, #3
 80088ae:	089b      	lsrs	r3, r3, #2
 80088b0:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80088b2:	8afa      	ldrh	r2, [r7, #22]
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088b8:	b29b      	uxth	r3, r3
 80088ba:	429a      	cmp	r2, r3
 80088bc:	d91c      	bls.n	80088f8 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	699b      	ldr	r3, [r3, #24]
 80088c2:	f043 0220 	orr.w	r2, r3, #32
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	619a      	str	r2, [r3, #24]
        }
        break;
 80088ca:	e015      	b.n	80088f8 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	6a1b      	ldr	r3, [r3, #32]
 80088d0:	3303      	adds	r3, #3
 80088d2:	089b      	lsrs	r3, r3, #2
 80088d4:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80088d6:	8afa      	ldrh	r2, [r7, #22]
 80088d8:	6a3b      	ldr	r3, [r7, #32]
 80088da:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80088de:	691b      	ldr	r3, [r3, #16]
 80088e0:	b29b      	uxth	r3, r3
 80088e2:	429a      	cmp	r2, r3
 80088e4:	d90a      	bls.n	80088fc <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	699b      	ldr	r3, [r3, #24]
 80088ea:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	619a      	str	r2, [r3, #24]
        }
        break;
 80088f2:	e003      	b.n	80088fc <USB_HC_StartXfer+0x4d0>

      default:
        break;
 80088f4:	bf00      	nop
 80088f6:	e002      	b.n	80088fe <USB_HC_StartXfer+0x4d2>
        break;
 80088f8:	bf00      	nop
 80088fa:	e000      	b.n	80088fe <USB_HC_StartXfer+0x4d2>
        break;
 80088fc:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80088fe:	68bb      	ldr	r3, [r7, #8]
 8008900:	6999      	ldr	r1, [r3, #24]
 8008902:	68bb      	ldr	r3, [r7, #8]
 8008904:	785a      	ldrb	r2, [r3, #1]
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	6a1b      	ldr	r3, [r3, #32]
 800890a:	b29b      	uxth	r3, r3
 800890c:	2000      	movs	r0, #0
 800890e:	9000      	str	r0, [sp, #0]
 8008910:	68f8      	ldr	r0, [r7, #12]
 8008912:	f7ff f9c3 	bl	8007c9c <USB_WritePacket>
  }

  return HAL_OK;
 8008916:	2300      	movs	r3, #0
}
 8008918:	4618      	mov	r0, r3
 800891a:	3728      	adds	r7, #40	@ 0x28
 800891c:	46bd      	mov	sp, r7
 800891e:	bd80      	pop	{r7, pc}

08008920 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008920:	b480      	push	{r7}
 8008922:	b085      	sub	sp, #20
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008932:	695b      	ldr	r3, [r3, #20]
 8008934:	b29b      	uxth	r3, r3
}
 8008936:	4618      	mov	r0, r3
 8008938:	3714      	adds	r7, #20
 800893a:	46bd      	mov	sp, r7
 800893c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008940:	4770      	bx	lr

08008942 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008942:	b480      	push	{r7}
 8008944:	b089      	sub	sp, #36	@ 0x24
 8008946:	af00      	add	r7, sp, #0
 8008948:	6078      	str	r0, [r7, #4]
 800894a:	460b      	mov	r3, r1
 800894c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8008952:	78fb      	ldrb	r3, [r7, #3]
 8008954:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8008956:	2300      	movs	r3, #0
 8008958:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800895a:	69bb      	ldr	r3, [r7, #24]
 800895c:	015a      	lsls	r2, r3, #5
 800895e:	69fb      	ldr	r3, [r7, #28]
 8008960:	4413      	add	r3, r2
 8008962:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	0c9b      	lsrs	r3, r3, #18
 800896a:	f003 0303 	and.w	r3, r3, #3
 800896e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008970:	69bb      	ldr	r3, [r7, #24]
 8008972:	015a      	lsls	r2, r3, #5
 8008974:	69fb      	ldr	r3, [r7, #28]
 8008976:	4413      	add	r3, r2
 8008978:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	0fdb      	lsrs	r3, r3, #31
 8008980:	f003 0301 	and.w	r3, r3, #1
 8008984:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8008986:	69bb      	ldr	r3, [r7, #24]
 8008988:	015a      	lsls	r2, r3, #5
 800898a:	69fb      	ldr	r3, [r7, #28]
 800898c:	4413      	add	r3, r2
 800898e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008992:	685b      	ldr	r3, [r3, #4]
 8008994:	0fdb      	lsrs	r3, r3, #31
 8008996:	f003 0301 	and.w	r3, r3, #1
 800899a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	689b      	ldr	r3, [r3, #8]
 80089a0:	f003 0320 	and.w	r3, r3, #32
 80089a4:	2b20      	cmp	r3, #32
 80089a6:	d10d      	bne.n	80089c4 <USB_HC_Halt+0x82>
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d10a      	bne.n	80089c4 <USB_HC_Halt+0x82>
 80089ae:	693b      	ldr	r3, [r7, #16]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d005      	beq.n	80089c0 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80089b4:	697b      	ldr	r3, [r7, #20]
 80089b6:	2b01      	cmp	r3, #1
 80089b8:	d002      	beq.n	80089c0 <USB_HC_Halt+0x7e>
 80089ba:	697b      	ldr	r3, [r7, #20]
 80089bc:	2b03      	cmp	r3, #3
 80089be:	d101      	bne.n	80089c4 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80089c0:	2300      	movs	r3, #0
 80089c2:	e0d8      	b.n	8008b76 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d002      	beq.n	80089d0 <USB_HC_Halt+0x8e>
 80089ca:	697b      	ldr	r3, [r7, #20]
 80089cc:	2b02      	cmp	r3, #2
 80089ce:	d173      	bne.n	8008ab8 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80089d0:	69bb      	ldr	r3, [r7, #24]
 80089d2:	015a      	lsls	r2, r3, #5
 80089d4:	69fb      	ldr	r3, [r7, #28]
 80089d6:	4413      	add	r3, r2
 80089d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	69ba      	ldr	r2, [r7, #24]
 80089e0:	0151      	lsls	r1, r2, #5
 80089e2:	69fa      	ldr	r2, [r7, #28]
 80089e4:	440a      	add	r2, r1
 80089e6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80089ea:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80089ee:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	689b      	ldr	r3, [r3, #8]
 80089f4:	f003 0320 	and.w	r3, r3, #32
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d14a      	bne.n	8008a92 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a00:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d133      	bne.n	8008a70 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008a08:	69bb      	ldr	r3, [r7, #24]
 8008a0a:	015a      	lsls	r2, r3, #5
 8008a0c:	69fb      	ldr	r3, [r7, #28]
 8008a0e:	4413      	add	r3, r2
 8008a10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	69ba      	ldr	r2, [r7, #24]
 8008a18:	0151      	lsls	r1, r2, #5
 8008a1a:	69fa      	ldr	r2, [r7, #28]
 8008a1c:	440a      	add	r2, r1
 8008a1e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a22:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008a26:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008a28:	69bb      	ldr	r3, [r7, #24]
 8008a2a:	015a      	lsls	r2, r3, #5
 8008a2c:	69fb      	ldr	r3, [r7, #28]
 8008a2e:	4413      	add	r3, r2
 8008a30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	69ba      	ldr	r2, [r7, #24]
 8008a38:	0151      	lsls	r1, r2, #5
 8008a3a:	69fa      	ldr	r2, [r7, #28]
 8008a3c:	440a      	add	r2, r1
 8008a3e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a42:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008a46:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	3301      	adds	r3, #1
 8008a4c:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8008a4e:	68bb      	ldr	r3, [r7, #8]
 8008a50:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008a54:	d82e      	bhi.n	8008ab4 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008a56:	69bb      	ldr	r3, [r7, #24]
 8008a58:	015a      	lsls	r2, r3, #5
 8008a5a:	69fb      	ldr	r3, [r7, #28]
 8008a5c:	4413      	add	r3, r2
 8008a5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008a68:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a6c:	d0ec      	beq.n	8008a48 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008a6e:	e081      	b.n	8008b74 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008a70:	69bb      	ldr	r3, [r7, #24]
 8008a72:	015a      	lsls	r2, r3, #5
 8008a74:	69fb      	ldr	r3, [r7, #28]
 8008a76:	4413      	add	r3, r2
 8008a78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	69ba      	ldr	r2, [r7, #24]
 8008a80:	0151      	lsls	r1, r2, #5
 8008a82:	69fa      	ldr	r2, [r7, #28]
 8008a84:	440a      	add	r2, r1
 8008a86:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a8a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008a8e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008a90:	e070      	b.n	8008b74 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008a92:	69bb      	ldr	r3, [r7, #24]
 8008a94:	015a      	lsls	r2, r3, #5
 8008a96:	69fb      	ldr	r3, [r7, #28]
 8008a98:	4413      	add	r3, r2
 8008a9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	69ba      	ldr	r2, [r7, #24]
 8008aa2:	0151      	lsls	r1, r2, #5
 8008aa4:	69fa      	ldr	r2, [r7, #28]
 8008aa6:	440a      	add	r2, r1
 8008aa8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008aac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008ab0:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008ab2:	e05f      	b.n	8008b74 <USB_HC_Halt+0x232>
            break;
 8008ab4:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008ab6:	e05d      	b.n	8008b74 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008ab8:	69bb      	ldr	r3, [r7, #24]
 8008aba:	015a      	lsls	r2, r3, #5
 8008abc:	69fb      	ldr	r3, [r7, #28]
 8008abe:	4413      	add	r3, r2
 8008ac0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	69ba      	ldr	r2, [r7, #24]
 8008ac8:	0151      	lsls	r1, r2, #5
 8008aca:	69fa      	ldr	r2, [r7, #28]
 8008acc:	440a      	add	r2, r1
 8008ace:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008ad2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008ad6:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008ad8:	69fb      	ldr	r3, [r7, #28]
 8008ada:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008ade:	691b      	ldr	r3, [r3, #16]
 8008ae0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d133      	bne.n	8008b50 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008ae8:	69bb      	ldr	r3, [r7, #24]
 8008aea:	015a      	lsls	r2, r3, #5
 8008aec:	69fb      	ldr	r3, [r7, #28]
 8008aee:	4413      	add	r3, r2
 8008af0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	69ba      	ldr	r2, [r7, #24]
 8008af8:	0151      	lsls	r1, r2, #5
 8008afa:	69fa      	ldr	r2, [r7, #28]
 8008afc:	440a      	add	r2, r1
 8008afe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b02:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008b06:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008b08:	69bb      	ldr	r3, [r7, #24]
 8008b0a:	015a      	lsls	r2, r3, #5
 8008b0c:	69fb      	ldr	r3, [r7, #28]
 8008b0e:	4413      	add	r3, r2
 8008b10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	69ba      	ldr	r2, [r7, #24]
 8008b18:	0151      	lsls	r1, r2, #5
 8008b1a:	69fa      	ldr	r2, [r7, #28]
 8008b1c:	440a      	add	r2, r1
 8008b1e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008b26:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	3301      	adds	r3, #1
 8008b2c:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008b34:	d81d      	bhi.n	8008b72 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008b36:	69bb      	ldr	r3, [r7, #24]
 8008b38:	015a      	lsls	r2, r3, #5
 8008b3a:	69fb      	ldr	r3, [r7, #28]
 8008b3c:	4413      	add	r3, r2
 8008b3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008b48:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008b4c:	d0ec      	beq.n	8008b28 <USB_HC_Halt+0x1e6>
 8008b4e:	e011      	b.n	8008b74 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008b50:	69bb      	ldr	r3, [r7, #24]
 8008b52:	015a      	lsls	r2, r3, #5
 8008b54:	69fb      	ldr	r3, [r7, #28]
 8008b56:	4413      	add	r3, r2
 8008b58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	69ba      	ldr	r2, [r7, #24]
 8008b60:	0151      	lsls	r1, r2, #5
 8008b62:	69fa      	ldr	r2, [r7, #28]
 8008b64:	440a      	add	r2, r1
 8008b66:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b6a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008b6e:	6013      	str	r3, [r2, #0]
 8008b70:	e000      	b.n	8008b74 <USB_HC_Halt+0x232>
          break;
 8008b72:	bf00      	nop
    }
  }

  return HAL_OK;
 8008b74:	2300      	movs	r3, #0
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3724      	adds	r7, #36	@ 0x24
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b80:	4770      	bx	lr
	...

08008b84 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b087      	sub	sp, #28
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
 8008b8c:	460b      	mov	r3, r1
 8008b8e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008b94:	78fb      	ldrb	r3, [r7, #3]
 8008b96:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008b98:	2301      	movs	r3, #1
 8008b9a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	04da      	lsls	r2, r3, #19
 8008ba0:	4b15      	ldr	r3, [pc, #84]	@ (8008bf8 <USB_DoPing+0x74>)
 8008ba2:	4013      	ands	r3, r2
 8008ba4:	693a      	ldr	r2, [r7, #16]
 8008ba6:	0151      	lsls	r1, r2, #5
 8008ba8:	697a      	ldr	r2, [r7, #20]
 8008baa:	440a      	add	r2, r1
 8008bac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008bb0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008bb4:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008bb6:	693b      	ldr	r3, [r7, #16]
 8008bb8:	015a      	lsls	r2, r3, #5
 8008bba:	697b      	ldr	r3, [r7, #20]
 8008bbc:	4413      	add	r3, r2
 8008bbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008bc6:	68bb      	ldr	r3, [r7, #8]
 8008bc8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008bcc:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008bd4:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008bd6:	693b      	ldr	r3, [r7, #16]
 8008bd8:	015a      	lsls	r2, r3, #5
 8008bda:	697b      	ldr	r3, [r7, #20]
 8008bdc:	4413      	add	r3, r2
 8008bde:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008be2:	461a      	mov	r2, r3
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008be8:	2300      	movs	r3, #0
}
 8008bea:	4618      	mov	r0, r3
 8008bec:	371c      	adds	r7, #28
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf4:	4770      	bx	lr
 8008bf6:	bf00      	nop
 8008bf8:	1ff80000 	.word	0x1ff80000

08008bfc <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b088      	sub	sp, #32
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8008c04:	2300      	movs	r3, #0
 8008c06:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	f7fe ff86 	bl	8007b22 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008c16:	2110      	movs	r1, #16
 8008c18:	6878      	ldr	r0, [r7, #4]
 8008c1a:	f7fe ffdf 	bl	8007bdc <USB_FlushTxFifo>
 8008c1e:	4603      	mov	r3, r0
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d001      	beq.n	8008c28 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8008c24:	2301      	movs	r3, #1
 8008c26:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f7ff f809 	bl	8007c40 <USB_FlushRxFifo>
 8008c2e:	4603      	mov	r3, r0
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d001      	beq.n	8008c38 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8008c34:	2301      	movs	r3, #1
 8008c36:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008c38:	2300      	movs	r3, #0
 8008c3a:	61bb      	str	r3, [r7, #24]
 8008c3c:	e01f      	b.n	8008c7e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8008c3e:	69bb      	ldr	r3, [r7, #24]
 8008c40:	015a      	lsls	r2, r3, #5
 8008c42:	697b      	ldr	r3, [r7, #20]
 8008c44:	4413      	add	r3, r2
 8008c46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008c54:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008c56:	693b      	ldr	r3, [r7, #16]
 8008c58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008c5c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008c5e:	693b      	ldr	r3, [r7, #16]
 8008c60:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008c64:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008c66:	69bb      	ldr	r3, [r7, #24]
 8008c68:	015a      	lsls	r2, r3, #5
 8008c6a:	697b      	ldr	r3, [r7, #20]
 8008c6c:	4413      	add	r3, r2
 8008c6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c72:	461a      	mov	r2, r3
 8008c74:	693b      	ldr	r3, [r7, #16]
 8008c76:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008c78:	69bb      	ldr	r3, [r7, #24]
 8008c7a:	3301      	adds	r3, #1
 8008c7c:	61bb      	str	r3, [r7, #24]
 8008c7e:	69bb      	ldr	r3, [r7, #24]
 8008c80:	2b0f      	cmp	r3, #15
 8008c82:	d9dc      	bls.n	8008c3e <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008c84:	2300      	movs	r3, #0
 8008c86:	61bb      	str	r3, [r7, #24]
 8008c88:	e034      	b.n	8008cf4 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8008c8a:	69bb      	ldr	r3, [r7, #24]
 8008c8c:	015a      	lsls	r2, r3, #5
 8008c8e:	697b      	ldr	r3, [r7, #20]
 8008c90:	4413      	add	r3, r2
 8008c92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008c9a:	693b      	ldr	r3, [r7, #16]
 8008c9c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008ca0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8008ca2:	693b      	ldr	r3, [r7, #16]
 8008ca4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008ca8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008caa:	693b      	ldr	r3, [r7, #16]
 8008cac:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008cb0:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008cb2:	69bb      	ldr	r3, [r7, #24]
 8008cb4:	015a      	lsls	r2, r3, #5
 8008cb6:	697b      	ldr	r3, [r7, #20]
 8008cb8:	4413      	add	r3, r2
 8008cba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cbe:	461a      	mov	r2, r3
 8008cc0:	693b      	ldr	r3, [r7, #16]
 8008cc2:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	3301      	adds	r3, #1
 8008cc8:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008cd0:	d80c      	bhi.n	8008cec <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008cd2:	69bb      	ldr	r3, [r7, #24]
 8008cd4:	015a      	lsls	r2, r3, #5
 8008cd6:	697b      	ldr	r3, [r7, #20]
 8008cd8:	4413      	add	r3, r2
 8008cda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008ce4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008ce8:	d0ec      	beq.n	8008cc4 <USB_StopHost+0xc8>
 8008cea:	e000      	b.n	8008cee <USB_StopHost+0xf2>
        break;
 8008cec:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008cee:	69bb      	ldr	r3, [r7, #24]
 8008cf0:	3301      	adds	r3, #1
 8008cf2:	61bb      	str	r3, [r7, #24]
 8008cf4:	69bb      	ldr	r3, [r7, #24]
 8008cf6:	2b0f      	cmp	r3, #15
 8008cf8:	d9c7      	bls.n	8008c8a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8008cfa:	697b      	ldr	r3, [r7, #20]
 8008cfc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008d00:	461a      	mov	r2, r3
 8008d02:	f04f 33ff 	mov.w	r3, #4294967295
 8008d06:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f04f 32ff 	mov.w	r2, #4294967295
 8008d0e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	f7fe fef5 	bl	8007b00 <USB_EnableGlobalInt>

  return ret;
 8008d16:	7ffb      	ldrb	r3, [r7, #31]
}
 8008d18:	4618      	mov	r0, r3
 8008d1a:	3720      	adds	r7, #32
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	bd80      	pop	{r7, pc}

08008d20 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008d20:	b590      	push	{r4, r7, lr}
 8008d22:	b089      	sub	sp, #36	@ 0x24
 8008d24:	af04      	add	r7, sp, #16
 8008d26:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8008d28:	2301      	movs	r3, #1
 8008d2a:	2202      	movs	r2, #2
 8008d2c:	2102      	movs	r1, #2
 8008d2e:	6878      	ldr	r0, [r7, #4]
 8008d30:	f000 fc83 	bl	800963a <USBH_FindInterface>
 8008d34:	4603      	mov	r3, r0
 8008d36:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008d38:	7bfb      	ldrb	r3, [r7, #15]
 8008d3a:	2bff      	cmp	r3, #255	@ 0xff
 8008d3c:	d002      	beq.n	8008d44 <USBH_CDC_InterfaceInit+0x24>
 8008d3e:	7bfb      	ldrb	r3, [r7, #15]
 8008d40:	2b01      	cmp	r3, #1
 8008d42:	d901      	bls.n	8008d48 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008d44:	2302      	movs	r3, #2
 8008d46:	e13d      	b.n	8008fc4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8008d48:	7bfb      	ldrb	r3, [r7, #15]
 8008d4a:	4619      	mov	r1, r3
 8008d4c:	6878      	ldr	r0, [r7, #4]
 8008d4e:	f000 fc58 	bl	8009602 <USBH_SelectInterface>
 8008d52:	4603      	mov	r3, r0
 8008d54:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8008d56:	7bbb      	ldrb	r3, [r7, #14]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d001      	beq.n	8008d60 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8008d5c:	2302      	movs	r3, #2
 8008d5e:	e131      	b.n	8008fc4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8008d66:	2050      	movs	r0, #80	@ 0x50
 8008d68:	f002 fb6a 	bl	800b440 <malloc>
 8008d6c:	4603      	mov	r3, r0
 8008d6e:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008d76:	69db      	ldr	r3, [r3, #28]
 8008d78:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8008d7a:	68bb      	ldr	r3, [r7, #8]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d101      	bne.n	8008d84 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8008d80:	2302      	movs	r3, #2
 8008d82:	e11f      	b.n	8008fc4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8008d84:	2250      	movs	r2, #80	@ 0x50
 8008d86:	2100      	movs	r1, #0
 8008d88:	68b8      	ldr	r0, [r7, #8]
 8008d8a:	f003 f984 	bl	800c096 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008d8e:	7bfb      	ldrb	r3, [r7, #15]
 8008d90:	687a      	ldr	r2, [r7, #4]
 8008d92:	211a      	movs	r1, #26
 8008d94:	fb01 f303 	mul.w	r3, r1, r3
 8008d98:	4413      	add	r3, r2
 8008d9a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008d9e:	781b      	ldrb	r3, [r3, #0]
 8008da0:	b25b      	sxtb	r3, r3
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	da15      	bge.n	8008dd2 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008da6:	7bfb      	ldrb	r3, [r7, #15]
 8008da8:	687a      	ldr	r2, [r7, #4]
 8008daa:	211a      	movs	r1, #26
 8008dac:	fb01 f303 	mul.w	r3, r1, r3
 8008db0:	4413      	add	r3, r2
 8008db2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008db6:	781a      	ldrb	r2, [r3, #0]
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008dbc:	7bfb      	ldrb	r3, [r7, #15]
 8008dbe:	687a      	ldr	r2, [r7, #4]
 8008dc0:	211a      	movs	r1, #26
 8008dc2:	fb01 f303 	mul.w	r3, r1, r3
 8008dc6:	4413      	add	r3, r2
 8008dc8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008dcc:	881a      	ldrh	r2, [r3, #0]
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	785b      	ldrb	r3, [r3, #1]
 8008dd6:	4619      	mov	r1, r3
 8008dd8:	6878      	ldr	r0, [r7, #4]
 8008dda:	f001 ffc4 	bl	800ad66 <USBH_AllocPipe>
 8008dde:	4603      	mov	r3, r0
 8008de0:	461a      	mov	r2, r3
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8008de6:	68bb      	ldr	r3, [r7, #8]
 8008de8:	7819      	ldrb	r1, [r3, #0]
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	7858      	ldrb	r0, [r3, #1]
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008dfa:	68ba      	ldr	r2, [r7, #8]
 8008dfc:	8952      	ldrh	r2, [r2, #10]
 8008dfe:	9202      	str	r2, [sp, #8]
 8008e00:	2203      	movs	r2, #3
 8008e02:	9201      	str	r2, [sp, #4]
 8008e04:	9300      	str	r3, [sp, #0]
 8008e06:	4623      	mov	r3, r4
 8008e08:	4602      	mov	r2, r0
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f001 ff7c 	bl	800ad08 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8008e10:	68bb      	ldr	r3, [r7, #8]
 8008e12:	781b      	ldrb	r3, [r3, #0]
 8008e14:	2200      	movs	r2, #0
 8008e16:	4619      	mov	r1, r3
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f002 fa8b 	bl	800b334 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8008e1e:	2300      	movs	r3, #0
 8008e20:	2200      	movs	r2, #0
 8008e22:	210a      	movs	r1, #10
 8008e24:	6878      	ldr	r0, [r7, #4]
 8008e26:	f000 fc08 	bl	800963a <USBH_FindInterface>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008e2e:	7bfb      	ldrb	r3, [r7, #15]
 8008e30:	2bff      	cmp	r3, #255	@ 0xff
 8008e32:	d002      	beq.n	8008e3a <USBH_CDC_InterfaceInit+0x11a>
 8008e34:	7bfb      	ldrb	r3, [r7, #15]
 8008e36:	2b01      	cmp	r3, #1
 8008e38:	d901      	bls.n	8008e3e <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008e3a:	2302      	movs	r3, #2
 8008e3c:	e0c2      	b.n	8008fc4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008e3e:	7bfb      	ldrb	r3, [r7, #15]
 8008e40:	687a      	ldr	r2, [r7, #4]
 8008e42:	211a      	movs	r1, #26
 8008e44:	fb01 f303 	mul.w	r3, r1, r3
 8008e48:	4413      	add	r3, r2
 8008e4a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008e4e:	781b      	ldrb	r3, [r3, #0]
 8008e50:	b25b      	sxtb	r3, r3
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	da16      	bge.n	8008e84 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008e56:	7bfb      	ldrb	r3, [r7, #15]
 8008e58:	687a      	ldr	r2, [r7, #4]
 8008e5a:	211a      	movs	r1, #26
 8008e5c:	fb01 f303 	mul.w	r3, r1, r3
 8008e60:	4413      	add	r3, r2
 8008e62:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008e66:	781a      	ldrb	r2, [r3, #0]
 8008e68:	68bb      	ldr	r3, [r7, #8]
 8008e6a:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008e6c:	7bfb      	ldrb	r3, [r7, #15]
 8008e6e:	687a      	ldr	r2, [r7, #4]
 8008e70:	211a      	movs	r1, #26
 8008e72:	fb01 f303 	mul.w	r3, r1, r3
 8008e76:	4413      	add	r3, r2
 8008e78:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008e7c:	881a      	ldrh	r2, [r3, #0]
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	835a      	strh	r2, [r3, #26]
 8008e82:	e015      	b.n	8008eb0 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008e84:	7bfb      	ldrb	r3, [r7, #15]
 8008e86:	687a      	ldr	r2, [r7, #4]
 8008e88:	211a      	movs	r1, #26
 8008e8a:	fb01 f303 	mul.w	r3, r1, r3
 8008e8e:	4413      	add	r3, r2
 8008e90:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008e94:	781a      	ldrb	r2, [r3, #0]
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008e9a:	7bfb      	ldrb	r3, [r7, #15]
 8008e9c:	687a      	ldr	r2, [r7, #4]
 8008e9e:	211a      	movs	r1, #26
 8008ea0:	fb01 f303 	mul.w	r3, r1, r3
 8008ea4:	4413      	add	r3, r2
 8008ea6:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008eaa:	881a      	ldrh	r2, [r3, #0]
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8008eb0:	7bfb      	ldrb	r3, [r7, #15]
 8008eb2:	687a      	ldr	r2, [r7, #4]
 8008eb4:	211a      	movs	r1, #26
 8008eb6:	fb01 f303 	mul.w	r3, r1, r3
 8008eba:	4413      	add	r3, r2
 8008ebc:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008ec0:	781b      	ldrb	r3, [r3, #0]
 8008ec2:	b25b      	sxtb	r3, r3
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	da16      	bge.n	8008ef6 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008ec8:	7bfb      	ldrb	r3, [r7, #15]
 8008eca:	687a      	ldr	r2, [r7, #4]
 8008ecc:	211a      	movs	r1, #26
 8008ece:	fb01 f303 	mul.w	r3, r1, r3
 8008ed2:	4413      	add	r3, r2
 8008ed4:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008ed8:	781a      	ldrb	r2, [r3, #0]
 8008eda:	68bb      	ldr	r3, [r7, #8]
 8008edc:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008ede:	7bfb      	ldrb	r3, [r7, #15]
 8008ee0:	687a      	ldr	r2, [r7, #4]
 8008ee2:	211a      	movs	r1, #26
 8008ee4:	fb01 f303 	mul.w	r3, r1, r3
 8008ee8:	4413      	add	r3, r2
 8008eea:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008eee:	881a      	ldrh	r2, [r3, #0]
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	835a      	strh	r2, [r3, #26]
 8008ef4:	e015      	b.n	8008f22 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008ef6:	7bfb      	ldrb	r3, [r7, #15]
 8008ef8:	687a      	ldr	r2, [r7, #4]
 8008efa:	211a      	movs	r1, #26
 8008efc:	fb01 f303 	mul.w	r3, r1, r3
 8008f00:	4413      	add	r3, r2
 8008f02:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008f06:	781a      	ldrb	r2, [r3, #0]
 8008f08:	68bb      	ldr	r3, [r7, #8]
 8008f0a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008f0c:	7bfb      	ldrb	r3, [r7, #15]
 8008f0e:	687a      	ldr	r2, [r7, #4]
 8008f10:	211a      	movs	r1, #26
 8008f12:	fb01 f303 	mul.w	r3, r1, r3
 8008f16:	4413      	add	r3, r2
 8008f18:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008f1c:	881a      	ldrh	r2, [r3, #0]
 8008f1e:	68bb      	ldr	r3, [r7, #8]
 8008f20:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8008f22:	68bb      	ldr	r3, [r7, #8]
 8008f24:	7b9b      	ldrb	r3, [r3, #14]
 8008f26:	4619      	mov	r1, r3
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f001 ff1c 	bl	800ad66 <USBH_AllocPipe>
 8008f2e:	4603      	mov	r3, r0
 8008f30:	461a      	mov	r2, r3
 8008f32:	68bb      	ldr	r3, [r7, #8]
 8008f34:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	7bdb      	ldrb	r3, [r3, #15]
 8008f3a:	4619      	mov	r1, r3
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	f001 ff12 	bl	800ad66 <USBH_AllocPipe>
 8008f42:	4603      	mov	r3, r0
 8008f44:	461a      	mov	r2, r3
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	7b59      	ldrb	r1, [r3, #13]
 8008f4e:	68bb      	ldr	r3, [r7, #8]
 8008f50:	7b98      	ldrb	r0, [r3, #14]
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008f5e:	68ba      	ldr	r2, [r7, #8]
 8008f60:	8b12      	ldrh	r2, [r2, #24]
 8008f62:	9202      	str	r2, [sp, #8]
 8008f64:	2202      	movs	r2, #2
 8008f66:	9201      	str	r2, [sp, #4]
 8008f68:	9300      	str	r3, [sp, #0]
 8008f6a:	4623      	mov	r3, r4
 8008f6c:	4602      	mov	r2, r0
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f001 feca 	bl	800ad08 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	7b19      	ldrb	r1, [r3, #12]
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	7bd8      	ldrb	r0, [r3, #15]
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008f88:	68ba      	ldr	r2, [r7, #8]
 8008f8a:	8b52      	ldrh	r2, [r2, #26]
 8008f8c:	9202      	str	r2, [sp, #8]
 8008f8e:	2202      	movs	r2, #2
 8008f90:	9201      	str	r2, [sp, #4]
 8008f92:	9300      	str	r3, [sp, #0]
 8008f94:	4623      	mov	r3, r4
 8008f96:	4602      	mov	r2, r0
 8008f98:	6878      	ldr	r0, [r7, #4]
 8008f9a:	f001 feb5 	bl	800ad08 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008fa6:	68bb      	ldr	r3, [r7, #8]
 8008fa8:	7b5b      	ldrb	r3, [r3, #13]
 8008faa:	2200      	movs	r2, #0
 8008fac:	4619      	mov	r1, r3
 8008fae:	6878      	ldr	r0, [r7, #4]
 8008fb0:	f002 f9c0 	bl	800b334 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	7b1b      	ldrb	r3, [r3, #12]
 8008fb8:	2200      	movs	r2, #0
 8008fba:	4619      	mov	r1, r3
 8008fbc:	6878      	ldr	r0, [r7, #4]
 8008fbe:	f002 f9b9 	bl	800b334 <USBH_LL_SetToggle>

  return USBH_OK;
 8008fc2:	2300      	movs	r3, #0
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3714      	adds	r7, #20
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bd90      	pop	{r4, r7, pc}

08008fcc <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b084      	sub	sp, #16
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008fda:	69db      	ldr	r3, [r3, #28]
 8008fdc:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	781b      	ldrb	r3, [r3, #0]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d00e      	beq.n	8009004 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	781b      	ldrb	r3, [r3, #0]
 8008fea:	4619      	mov	r1, r3
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f001 feaa 	bl	800ad46 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	781b      	ldrb	r3, [r3, #0]
 8008ff6:	4619      	mov	r1, r3
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f001 fed5 	bl	800ada8 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	2200      	movs	r2, #0
 8009002:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	7b1b      	ldrb	r3, [r3, #12]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d00e      	beq.n	800902a <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	7b1b      	ldrb	r3, [r3, #12]
 8009010:	4619      	mov	r1, r3
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	f001 fe97 	bl	800ad46 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	7b1b      	ldrb	r3, [r3, #12]
 800901c:	4619      	mov	r1, r3
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f001 fec2 	bl	800ada8 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	2200      	movs	r2, #0
 8009028:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	7b5b      	ldrb	r3, [r3, #13]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d00e      	beq.n	8009050 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	7b5b      	ldrb	r3, [r3, #13]
 8009036:	4619      	mov	r1, r3
 8009038:	6878      	ldr	r0, [r7, #4]
 800903a:	f001 fe84 	bl	800ad46 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	7b5b      	ldrb	r3, [r3, #13]
 8009042:	4619      	mov	r1, r3
 8009044:	6878      	ldr	r0, [r7, #4]
 8009046:	f001 feaf 	bl	800ada8 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	2200      	movs	r2, #0
 800904e:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009056:	69db      	ldr	r3, [r3, #28]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d00b      	beq.n	8009074 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009062:	69db      	ldr	r3, [r3, #28]
 8009064:	4618      	mov	r0, r3
 8009066:	f002 f9f3 	bl	800b450 <free>
    phost->pActiveClass->pData = 0U;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009070:	2200      	movs	r2, #0
 8009072:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8009074:	2300      	movs	r3, #0
}
 8009076:	4618      	mov	r0, r3
 8009078:	3710      	adds	r7, #16
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}

0800907e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800907e:	b580      	push	{r7, lr}
 8009080:	b084      	sub	sp, #16
 8009082:	af00      	add	r7, sp, #0
 8009084:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800908c:	69db      	ldr	r3, [r3, #28]
 800908e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	3340      	adds	r3, #64	@ 0x40
 8009094:	4619      	mov	r1, r3
 8009096:	6878      	ldr	r0, [r7, #4]
 8009098:	f000 f8b1 	bl	80091fe <GetLineCoding>
 800909c:	4603      	mov	r3, r0
 800909e:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80090a0:	7afb      	ldrb	r3, [r7, #11]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d105      	bne.n	80090b2 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80090ac:	2102      	movs	r1, #2
 80090ae:	6878      	ldr	r0, [r7, #4]
 80090b0:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80090b2:	7afb      	ldrb	r3, [r7, #11]
}
 80090b4:	4618      	mov	r0, r3
 80090b6:	3710      	adds	r7, #16
 80090b8:	46bd      	mov	sp, r7
 80090ba:	bd80      	pop	{r7, pc}

080090bc <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b084      	sub	sp, #16
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80090c4:	2301      	movs	r3, #1
 80090c6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80090c8:	2300      	movs	r3, #0
 80090ca:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80090d2:	69db      	ldr	r3, [r3, #28]
 80090d4:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80090dc:	2b04      	cmp	r3, #4
 80090de:	d877      	bhi.n	80091d0 <USBH_CDC_Process+0x114>
 80090e0:	a201      	add	r2, pc, #4	@ (adr r2, 80090e8 <USBH_CDC_Process+0x2c>)
 80090e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090e6:	bf00      	nop
 80090e8:	080090fd 	.word	0x080090fd
 80090ec:	08009103 	.word	0x08009103
 80090f0:	08009133 	.word	0x08009133
 80090f4:	080091a7 	.word	0x080091a7
 80090f8:	080091b5 	.word	0x080091b5
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80090fc:	2300      	movs	r3, #0
 80090fe:	73fb      	strb	r3, [r7, #15]
      break;
 8009100:	e06d      	b.n	80091de <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8009102:	68bb      	ldr	r3, [r7, #8]
 8009104:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009106:	4619      	mov	r1, r3
 8009108:	6878      	ldr	r0, [r7, #4]
 800910a:	f000 f897 	bl	800923c <SetLineCoding>
 800910e:	4603      	mov	r3, r0
 8009110:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009112:	7bbb      	ldrb	r3, [r7, #14]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d104      	bne.n	8009122 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8009118:	68bb      	ldr	r3, [r7, #8]
 800911a:	2202      	movs	r2, #2
 800911c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009120:	e058      	b.n	80091d4 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8009122:	7bbb      	ldrb	r3, [r7, #14]
 8009124:	2b01      	cmp	r3, #1
 8009126:	d055      	beq.n	80091d4 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009128:	68bb      	ldr	r3, [r7, #8]
 800912a:	2204      	movs	r2, #4
 800912c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8009130:	e050      	b.n	80091d4 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	3340      	adds	r3, #64	@ 0x40
 8009136:	4619      	mov	r1, r3
 8009138:	6878      	ldr	r0, [r7, #4]
 800913a:	f000 f860 	bl	80091fe <GetLineCoding>
 800913e:	4603      	mov	r3, r0
 8009140:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009142:	7bbb      	ldrb	r3, [r7, #14]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d126      	bne.n	8009196 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8009148:	68bb      	ldr	r3, [r7, #8]
 800914a:	2200      	movs	r2, #0
 800914c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009150:	68bb      	ldr	r3, [r7, #8]
 8009152:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8009156:	68bb      	ldr	r3, [r7, #8]
 8009158:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800915a:	791b      	ldrb	r3, [r3, #4]
 800915c:	429a      	cmp	r2, r3
 800915e:	d13b      	bne.n	80091d8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009160:	68bb      	ldr	r3, [r7, #8]
 8009162:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800916a:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800916c:	429a      	cmp	r2, r3
 800916e:	d133      	bne.n	80091d8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8009176:	68bb      	ldr	r3, [r7, #8]
 8009178:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800917a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800917c:	429a      	cmp	r2, r3
 800917e:	d12b      	bne.n	80091d8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8009180:	68bb      	ldr	r3, [r7, #8]
 8009182:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009188:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800918a:	429a      	cmp	r2, r3
 800918c:	d124      	bne.n	80091d8 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800918e:	6878      	ldr	r0, [r7, #4]
 8009190:	f000 f958 	bl	8009444 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009194:	e020      	b.n	80091d8 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8009196:	7bbb      	ldrb	r3, [r7, #14]
 8009198:	2b01      	cmp	r3, #1
 800919a:	d01d      	beq.n	80091d8 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800919c:	68bb      	ldr	r3, [r7, #8]
 800919e:	2204      	movs	r2, #4
 80091a0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80091a4:	e018      	b.n	80091d8 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f000 f867 	bl	800927a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80091ac:	6878      	ldr	r0, [r7, #4]
 80091ae:	f000 f8da 	bl	8009366 <CDC_ProcessReception>
      break;
 80091b2:	e014      	b.n	80091de <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80091b4:	2100      	movs	r1, #0
 80091b6:	6878      	ldr	r0, [r7, #4]
 80091b8:	f001 f81e 	bl	800a1f8 <USBH_ClrFeature>
 80091bc:	4603      	mov	r3, r0
 80091be:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80091c0:	7bbb      	ldrb	r3, [r7, #14]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d10a      	bne.n	80091dc <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80091c6:	68bb      	ldr	r3, [r7, #8]
 80091c8:	2200      	movs	r2, #0
 80091ca:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 80091ce:	e005      	b.n	80091dc <USBH_CDC_Process+0x120>

    default:
      break;
 80091d0:	bf00      	nop
 80091d2:	e004      	b.n	80091de <USBH_CDC_Process+0x122>
      break;
 80091d4:	bf00      	nop
 80091d6:	e002      	b.n	80091de <USBH_CDC_Process+0x122>
      break;
 80091d8:	bf00      	nop
 80091da:	e000      	b.n	80091de <USBH_CDC_Process+0x122>
      break;
 80091dc:	bf00      	nop

  }

  return status;
 80091de:	7bfb      	ldrb	r3, [r7, #15]
}
 80091e0:	4618      	mov	r0, r3
 80091e2:	3710      	adds	r7, #16
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}

080091e8 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80091e8:	b480      	push	{r7}
 80091ea:	b083      	sub	sp, #12
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80091f0:	2300      	movs	r3, #0
}
 80091f2:	4618      	mov	r0, r3
 80091f4:	370c      	adds	r7, #12
 80091f6:	46bd      	mov	sp, r7
 80091f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fc:	4770      	bx	lr

080091fe <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80091fe:	b580      	push	{r7, lr}
 8009200:	b082      	sub	sp, #8
 8009202:	af00      	add	r7, sp, #0
 8009204:	6078      	str	r0, [r7, #4]
 8009206:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	22a1      	movs	r2, #161	@ 0xa1
 800920c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2221      	movs	r2, #33	@ 0x21
 8009212:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	2200      	movs	r2, #0
 8009218:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	2200      	movs	r2, #0
 800921e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	2207      	movs	r2, #7
 8009224:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	2207      	movs	r2, #7
 800922a:	4619      	mov	r1, r3
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f001 fb17 	bl	800a860 <USBH_CtlReq>
 8009232:	4603      	mov	r3, r0
}
 8009234:	4618      	mov	r0, r3
 8009236:	3708      	adds	r7, #8
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}

0800923c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b082      	sub	sp, #8
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
 8009244:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	2221      	movs	r2, #33	@ 0x21
 800924a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2220      	movs	r2, #32
 8009250:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	2200      	movs	r2, #0
 8009256:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	2200      	movs	r2, #0
 800925c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	2207      	movs	r2, #7
 8009262:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	2207      	movs	r2, #7
 8009268:	4619      	mov	r1, r3
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	f001 faf8 	bl	800a860 <USBH_CtlReq>
 8009270:	4603      	mov	r3, r0
}
 8009272:	4618      	mov	r0, r3
 8009274:	3708      	adds	r7, #8
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}

0800927a <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800927a:	b580      	push	{r7, lr}
 800927c:	b086      	sub	sp, #24
 800927e:	af02      	add	r7, sp, #8
 8009280:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009288:	69db      	ldr	r3, [r3, #28]
 800928a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800928c:	2300      	movs	r3, #0
 800928e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8009296:	2b01      	cmp	r3, #1
 8009298:	d002      	beq.n	80092a0 <CDC_ProcessTransmission+0x26>
 800929a:	2b02      	cmp	r3, #2
 800929c:	d023      	beq.n	80092e6 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800929e:	e05e      	b.n	800935e <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092a4:	68fa      	ldr	r2, [r7, #12]
 80092a6:	8b12      	ldrh	r2, [r2, #24]
 80092a8:	4293      	cmp	r3, r2
 80092aa:	d90b      	bls.n	80092c4 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	69d9      	ldr	r1, [r3, #28]
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	8b1a      	ldrh	r2, [r3, #24]
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	7b5b      	ldrb	r3, [r3, #13]
 80092b8:	2001      	movs	r0, #1
 80092ba:	9000      	str	r0, [sp, #0]
 80092bc:	6878      	ldr	r0, [r7, #4]
 80092be:	f001 fce0 	bl	800ac82 <USBH_BulkSendData>
 80092c2:	e00b      	b.n	80092dc <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80092cc:	b29a      	uxth	r2, r3
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	7b5b      	ldrb	r3, [r3, #13]
 80092d2:	2001      	movs	r0, #1
 80092d4:	9000      	str	r0, [sp, #0]
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f001 fcd3 	bl	800ac82 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	2202      	movs	r2, #2
 80092e0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80092e4:	e03b      	b.n	800935e <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	7b5b      	ldrb	r3, [r3, #13]
 80092ea:	4619      	mov	r1, r3
 80092ec:	6878      	ldr	r0, [r7, #4]
 80092ee:	f001 fff7 	bl	800b2e0 <USBH_LL_GetURBState>
 80092f2:	4603      	mov	r3, r0
 80092f4:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80092f6:	7afb      	ldrb	r3, [r7, #11]
 80092f8:	2b01      	cmp	r3, #1
 80092fa:	d128      	bne.n	800934e <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009300:	68fa      	ldr	r2, [r7, #12]
 8009302:	8b12      	ldrh	r2, [r2, #24]
 8009304:	4293      	cmp	r3, r2
 8009306:	d90e      	bls.n	8009326 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800930c:	68fa      	ldr	r2, [r7, #12]
 800930e:	8b12      	ldrh	r2, [r2, #24]
 8009310:	1a9a      	subs	r2, r3, r2
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	69db      	ldr	r3, [r3, #28]
 800931a:	68fa      	ldr	r2, [r7, #12]
 800931c:	8b12      	ldrh	r2, [r2, #24]
 800931e:	441a      	add	r2, r3
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	61da      	str	r2, [r3, #28]
 8009324:	e002      	b.n	800932c <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	2200      	movs	r2, #0
 800932a:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009330:	2b00      	cmp	r3, #0
 8009332:	d004      	beq.n	800933e <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	2201      	movs	r2, #1
 8009338:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800933c:	e00e      	b.n	800935c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	2200      	movs	r2, #0
 8009342:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8009346:	6878      	ldr	r0, [r7, #4]
 8009348:	f000 f868 	bl	800941c <USBH_CDC_TransmitCallback>
      break;
 800934c:	e006      	b.n	800935c <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800934e:	7afb      	ldrb	r3, [r7, #11]
 8009350:	2b02      	cmp	r3, #2
 8009352:	d103      	bne.n	800935c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	2201      	movs	r2, #1
 8009358:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800935c:	bf00      	nop
  }
}
 800935e:	bf00      	nop
 8009360:	3710      	adds	r7, #16
 8009362:	46bd      	mov	sp, r7
 8009364:	bd80      	pop	{r7, pc}

08009366 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8009366:	b580      	push	{r7, lr}
 8009368:	b086      	sub	sp, #24
 800936a:	af00      	add	r7, sp, #0
 800936c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009374:	69db      	ldr	r3, [r3, #28]
 8009376:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009378:	2300      	movs	r3, #0
 800937a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800937c:	697b      	ldr	r3, [r7, #20]
 800937e:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8009382:	2b03      	cmp	r3, #3
 8009384:	d002      	beq.n	800938c <CDC_ProcessReception+0x26>
 8009386:	2b04      	cmp	r3, #4
 8009388:	d00e      	beq.n	80093a8 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800938a:	e043      	b.n	8009414 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800938c:	697b      	ldr	r3, [r7, #20]
 800938e:	6a19      	ldr	r1, [r3, #32]
 8009390:	697b      	ldr	r3, [r7, #20]
 8009392:	8b5a      	ldrh	r2, [r3, #26]
 8009394:	697b      	ldr	r3, [r7, #20]
 8009396:	7b1b      	ldrb	r3, [r3, #12]
 8009398:	6878      	ldr	r0, [r7, #4]
 800939a:	f001 fc97 	bl	800accc <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800939e:	697b      	ldr	r3, [r7, #20]
 80093a0:	2204      	movs	r2, #4
 80093a2:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80093a6:	e035      	b.n	8009414 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80093a8:	697b      	ldr	r3, [r7, #20]
 80093aa:	7b1b      	ldrb	r3, [r3, #12]
 80093ac:	4619      	mov	r1, r3
 80093ae:	6878      	ldr	r0, [r7, #4]
 80093b0:	f001 ff96 	bl	800b2e0 <USBH_LL_GetURBState>
 80093b4:	4603      	mov	r3, r0
 80093b6:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80093b8:	7cfb      	ldrb	r3, [r7, #19]
 80093ba:	2b01      	cmp	r3, #1
 80093bc:	d129      	bne.n	8009412 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80093be:	697b      	ldr	r3, [r7, #20]
 80093c0:	7b1b      	ldrb	r3, [r3, #12]
 80093c2:	4619      	mov	r1, r3
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	f001 fef9 	bl	800b1bc <USBH_LL_GetLastXferSize>
 80093ca:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 80093cc:	697b      	ldr	r3, [r7, #20]
 80093ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093d0:	68fa      	ldr	r2, [r7, #12]
 80093d2:	429a      	cmp	r2, r3
 80093d4:	d016      	beq.n	8009404 <CDC_ProcessReception+0x9e>
 80093d6:	697b      	ldr	r3, [r7, #20]
 80093d8:	8b5b      	ldrh	r3, [r3, #26]
 80093da:	461a      	mov	r2, r3
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	4293      	cmp	r3, r2
 80093e0:	d110      	bne.n	8009404 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 80093e2:	697b      	ldr	r3, [r7, #20]
 80093e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	1ad2      	subs	r2, r2, r3
 80093ea:	697b      	ldr	r3, [r7, #20]
 80093ec:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 80093ee:	697b      	ldr	r3, [r7, #20]
 80093f0:	6a1a      	ldr	r2, [r3, #32]
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	441a      	add	r2, r3
 80093f6:	697b      	ldr	r3, [r7, #20]
 80093f8:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80093fa:	697b      	ldr	r3, [r7, #20]
 80093fc:	2203      	movs	r2, #3
 80093fe:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8009402:	e006      	b.n	8009412 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8009404:	697b      	ldr	r3, [r7, #20]
 8009406:	2200      	movs	r2, #0
 8009408:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800940c:	6878      	ldr	r0, [r7, #4]
 800940e:	f000 f80f 	bl	8009430 <USBH_CDC_ReceiveCallback>
      break;
 8009412:	bf00      	nop
  }
}
 8009414:	bf00      	nop
 8009416:	3718      	adds	r7, #24
 8009418:	46bd      	mov	sp, r7
 800941a:	bd80      	pop	{r7, pc}

0800941c <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800941c:	b480      	push	{r7}
 800941e:	b083      	sub	sp, #12
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009424:	bf00      	nop
 8009426:	370c      	adds	r7, #12
 8009428:	46bd      	mov	sp, r7
 800942a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942e:	4770      	bx	lr

08009430 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8009430:	b480      	push	{r7}
 8009432:	b083      	sub	sp, #12
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009438:	bf00      	nop
 800943a:	370c      	adds	r7, #12
 800943c:	46bd      	mov	sp, r7
 800943e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009442:	4770      	bx	lr

08009444 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8009444:	b480      	push	{r7}
 8009446:	b083      	sub	sp, #12
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800944c:	bf00      	nop
 800944e:	370c      	adds	r7, #12
 8009450:	46bd      	mov	sp, r7
 8009452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009456:	4770      	bx	lr

08009458 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b084      	sub	sp, #16
 800945c:	af00      	add	r7, sp, #0
 800945e:	60f8      	str	r0, [r7, #12]
 8009460:	60b9      	str	r1, [r7, #8]
 8009462:	4613      	mov	r3, r2
 8009464:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d101      	bne.n	8009470 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800946c:	2302      	movs	r3, #2
 800946e:	e029      	b.n	80094c4 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	79fa      	ldrb	r2, [r7, #7]
 8009474:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	2200      	movs	r2, #0
 800947c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	2200      	movs	r2, #0
 8009484:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8009488:	68f8      	ldr	r0, [r7, #12]
 800948a:	f000 f81f 	bl	80094cc <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	2200      	movs	r2, #0
 8009492:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	2200      	movs	r2, #0
 800949a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	2200      	movs	r2, #0
 80094a2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	2200      	movs	r2, #0
 80094aa:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d003      	beq.n	80094bc <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	68ba      	ldr	r2, [r7, #8]
 80094b8:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80094bc:	68f8      	ldr	r0, [r7, #12]
 80094be:	f001 fdc9 	bl	800b054 <USBH_LL_Init>

  return USBH_OK;
 80094c2:	2300      	movs	r3, #0
}
 80094c4:	4618      	mov	r0, r3
 80094c6:	3710      	adds	r7, #16
 80094c8:	46bd      	mov	sp, r7
 80094ca:	bd80      	pop	{r7, pc}

080094cc <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80094cc:	b580      	push	{r7, lr}
 80094ce:	b084      	sub	sp, #16
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80094d4:	2300      	movs	r3, #0
 80094d6:	60fb      	str	r3, [r7, #12]
 80094d8:	e009      	b.n	80094ee <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 80094da:	687a      	ldr	r2, [r7, #4]
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	33e0      	adds	r3, #224	@ 0xe0
 80094e0:	009b      	lsls	r3, r3, #2
 80094e2:	4413      	add	r3, r2
 80094e4:	2200      	movs	r2, #0
 80094e6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	3301      	adds	r3, #1
 80094ec:	60fb      	str	r3, [r7, #12]
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	2b0f      	cmp	r3, #15
 80094f2:	d9f2      	bls.n	80094da <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80094f4:	2300      	movs	r3, #0
 80094f6:	60fb      	str	r3, [r7, #12]
 80094f8:	e009      	b.n	800950e <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 80094fa:	687a      	ldr	r2, [r7, #4]
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	4413      	add	r3, r2
 8009500:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009504:	2200      	movs	r2, #0
 8009506:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	3301      	adds	r3, #1
 800950c:	60fb      	str	r3, [r7, #12]
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009514:	d3f1      	bcc.n	80094fa <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2200      	movs	r2, #0
 800951a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2200      	movs	r2, #0
 8009520:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2201      	movs	r2, #1
 8009526:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2200      	movs	r2, #0
 800952c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2201      	movs	r2, #1
 8009534:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2240      	movs	r2, #64	@ 0x40
 800953a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2200      	movs	r2, #0
 8009540:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	2200      	movs	r2, #0
 8009546:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	2201      	movs	r2, #1
 800954e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	2200      	movs	r2, #0
 8009556:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2200      	movs	r2, #0
 800955e:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	331c      	adds	r3, #28
 8009566:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800956a:	2100      	movs	r1, #0
 800956c:	4618      	mov	r0, r3
 800956e:	f002 fd92 	bl	800c096 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009578:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800957c:	2100      	movs	r1, #0
 800957e:	4618      	mov	r0, r3
 8009580:	f002 fd89 	bl	800c096 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800958a:	2212      	movs	r2, #18
 800958c:	2100      	movs	r1, #0
 800958e:	4618      	mov	r0, r3
 8009590:	f002 fd81 	bl	800c096 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800959a:	223e      	movs	r2, #62	@ 0x3e
 800959c:	2100      	movs	r1, #0
 800959e:	4618      	mov	r0, r3
 80095a0:	f002 fd79 	bl	800c096 <memset>

  return USBH_OK;
 80095a4:	2300      	movs	r3, #0
}
 80095a6:	4618      	mov	r0, r3
 80095a8:	3710      	adds	r7, #16
 80095aa:	46bd      	mov	sp, r7
 80095ac:	bd80      	pop	{r7, pc}

080095ae <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80095ae:	b480      	push	{r7}
 80095b0:	b085      	sub	sp, #20
 80095b2:	af00      	add	r7, sp, #0
 80095b4:	6078      	str	r0, [r7, #4]
 80095b6:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80095b8:	2300      	movs	r3, #0
 80095ba:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80095bc:	683b      	ldr	r3, [r7, #0]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d016      	beq.n	80095f0 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d10e      	bne.n	80095ea <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80095d2:	1c59      	adds	r1, r3, #1
 80095d4:	687a      	ldr	r2, [r7, #4]
 80095d6:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 80095da:	687a      	ldr	r2, [r7, #4]
 80095dc:	33de      	adds	r3, #222	@ 0xde
 80095de:	6839      	ldr	r1, [r7, #0]
 80095e0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80095e4:	2300      	movs	r3, #0
 80095e6:	73fb      	strb	r3, [r7, #15]
 80095e8:	e004      	b.n	80095f4 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80095ea:	2302      	movs	r3, #2
 80095ec:	73fb      	strb	r3, [r7, #15]
 80095ee:	e001      	b.n	80095f4 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80095f0:	2302      	movs	r3, #2
 80095f2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80095f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80095f6:	4618      	mov	r0, r3
 80095f8:	3714      	adds	r7, #20
 80095fa:	46bd      	mov	sp, r7
 80095fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009600:	4770      	bx	lr

08009602 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8009602:	b480      	push	{r7}
 8009604:	b085      	sub	sp, #20
 8009606:	af00      	add	r7, sp, #0
 8009608:	6078      	str	r0, [r7, #4]
 800960a:	460b      	mov	r3, r1
 800960c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800960e:	2300      	movs	r3, #0
 8009610:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8009618:	78fa      	ldrb	r2, [r7, #3]
 800961a:	429a      	cmp	r2, r3
 800961c:	d204      	bcs.n	8009628 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	78fa      	ldrb	r2, [r7, #3]
 8009622:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8009626:	e001      	b.n	800962c <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8009628:	2302      	movs	r3, #2
 800962a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800962c:	7bfb      	ldrb	r3, [r7, #15]
}
 800962e:	4618      	mov	r0, r3
 8009630:	3714      	adds	r7, #20
 8009632:	46bd      	mov	sp, r7
 8009634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009638:	4770      	bx	lr

0800963a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800963a:	b480      	push	{r7}
 800963c:	b087      	sub	sp, #28
 800963e:	af00      	add	r7, sp, #0
 8009640:	6078      	str	r0, [r7, #4]
 8009642:	4608      	mov	r0, r1
 8009644:	4611      	mov	r1, r2
 8009646:	461a      	mov	r2, r3
 8009648:	4603      	mov	r3, r0
 800964a:	70fb      	strb	r3, [r7, #3]
 800964c:	460b      	mov	r3, r1
 800964e:	70bb      	strb	r3, [r7, #2]
 8009650:	4613      	mov	r3, r2
 8009652:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8009654:	2300      	movs	r3, #0
 8009656:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009658:	2300      	movs	r3, #0
 800965a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009662:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009664:	e025      	b.n	80096b2 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8009666:	7dfb      	ldrb	r3, [r7, #23]
 8009668:	221a      	movs	r2, #26
 800966a:	fb02 f303 	mul.w	r3, r2, r3
 800966e:	3308      	adds	r3, #8
 8009670:	68fa      	ldr	r2, [r7, #12]
 8009672:	4413      	add	r3, r2
 8009674:	3302      	adds	r3, #2
 8009676:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009678:	693b      	ldr	r3, [r7, #16]
 800967a:	795b      	ldrb	r3, [r3, #5]
 800967c:	78fa      	ldrb	r2, [r7, #3]
 800967e:	429a      	cmp	r2, r3
 8009680:	d002      	beq.n	8009688 <USBH_FindInterface+0x4e>
 8009682:	78fb      	ldrb	r3, [r7, #3]
 8009684:	2bff      	cmp	r3, #255	@ 0xff
 8009686:	d111      	bne.n	80096ac <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009688:	693b      	ldr	r3, [r7, #16]
 800968a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800968c:	78ba      	ldrb	r2, [r7, #2]
 800968e:	429a      	cmp	r2, r3
 8009690:	d002      	beq.n	8009698 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009692:	78bb      	ldrb	r3, [r7, #2]
 8009694:	2bff      	cmp	r3, #255	@ 0xff
 8009696:	d109      	bne.n	80096ac <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009698:	693b      	ldr	r3, [r7, #16]
 800969a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800969c:	787a      	ldrb	r2, [r7, #1]
 800969e:	429a      	cmp	r2, r3
 80096a0:	d002      	beq.n	80096a8 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80096a2:	787b      	ldrb	r3, [r7, #1]
 80096a4:	2bff      	cmp	r3, #255	@ 0xff
 80096a6:	d101      	bne.n	80096ac <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80096a8:	7dfb      	ldrb	r3, [r7, #23]
 80096aa:	e006      	b.n	80096ba <USBH_FindInterface+0x80>
    }
    if_ix++;
 80096ac:	7dfb      	ldrb	r3, [r7, #23]
 80096ae:	3301      	adds	r3, #1
 80096b0:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80096b2:	7dfb      	ldrb	r3, [r7, #23]
 80096b4:	2b01      	cmp	r3, #1
 80096b6:	d9d6      	bls.n	8009666 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80096b8:	23ff      	movs	r3, #255	@ 0xff
}
 80096ba:	4618      	mov	r0, r3
 80096bc:	371c      	adds	r7, #28
 80096be:	46bd      	mov	sp, r7
 80096c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c4:	4770      	bx	lr

080096c6 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80096c6:	b580      	push	{r7, lr}
 80096c8:	b082      	sub	sp, #8
 80096ca:	af00      	add	r7, sp, #0
 80096cc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80096ce:	6878      	ldr	r0, [r7, #4]
 80096d0:	f001 fcfc 	bl	800b0cc <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80096d4:	2101      	movs	r1, #1
 80096d6:	6878      	ldr	r0, [r7, #4]
 80096d8:	f001 fe15 	bl	800b306 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80096dc:	2300      	movs	r3, #0
}
 80096de:	4618      	mov	r0, r3
 80096e0:	3708      	adds	r7, #8
 80096e2:	46bd      	mov	sp, r7
 80096e4:	bd80      	pop	{r7, pc}
	...

080096e8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b088      	sub	sp, #32
 80096ec:	af04      	add	r7, sp, #16
 80096ee:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80096f0:	2302      	movs	r3, #2
 80096f2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80096f4:	2300      	movs	r3, #0
 80096f6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 80096fe:	b2db      	uxtb	r3, r3
 8009700:	2b01      	cmp	r3, #1
 8009702:	d102      	bne.n	800970a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	2203      	movs	r2, #3
 8009708:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	781b      	ldrb	r3, [r3, #0]
 800970e:	b2db      	uxtb	r3, r3
 8009710:	2b0b      	cmp	r3, #11
 8009712:	f200 81bc 	bhi.w	8009a8e <USBH_Process+0x3a6>
 8009716:	a201      	add	r2, pc, #4	@ (adr r2, 800971c <USBH_Process+0x34>)
 8009718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800971c:	0800974d 	.word	0x0800974d
 8009720:	0800977f 	.word	0x0800977f
 8009724:	080097e9 	.word	0x080097e9
 8009728:	08009a29 	.word	0x08009a29
 800972c:	08009a8f 	.word	0x08009a8f
 8009730:	08009889 	.word	0x08009889
 8009734:	080099cf 	.word	0x080099cf
 8009738:	080098bf 	.word	0x080098bf
 800973c:	080098df 	.word	0x080098df
 8009740:	080098fd 	.word	0x080098fd
 8009744:	08009941 	.word	0x08009941
 8009748:	08009a11 	.word	0x08009a11
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8009752:	b2db      	uxtb	r3, r3
 8009754:	2b00      	cmp	r3, #0
 8009756:	f000 819c 	beq.w	8009a92 <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2201      	movs	r2, #1
 800975e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8009760:	20c8      	movs	r0, #200	@ 0xc8
 8009762:	f001 fe1a 	bl	800b39a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8009766:	6878      	ldr	r0, [r7, #4]
 8009768:	f001 fd0d 	bl	800b186 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2200      	movs	r2, #0
 8009770:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2200      	movs	r2, #0
 8009778:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800977c:	e189      	b.n	8009a92 <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8009784:	b2db      	uxtb	r3, r3
 8009786:	2b01      	cmp	r3, #1
 8009788:	d107      	bne.n	800979a <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2200      	movs	r2, #0
 800978e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2202      	movs	r2, #2
 8009796:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009798:	e18a      	b.n	8009ab0 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80097a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80097a4:	d914      	bls.n	80097d0 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80097ac:	3301      	adds	r3, #1
 80097ae:	b2da      	uxtb	r2, r3
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80097bc:	2b03      	cmp	r3, #3
 80097be:	d903      	bls.n	80097c8 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	220d      	movs	r2, #13
 80097c4:	701a      	strb	r2, [r3, #0]
      break;
 80097c6:	e173      	b.n	8009ab0 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2200      	movs	r2, #0
 80097cc:	701a      	strb	r2, [r3, #0]
      break;
 80097ce:	e16f      	b.n	8009ab0 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80097d6:	f103 020a 	add.w	r2, r3, #10
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 80097e0:	200a      	movs	r0, #10
 80097e2:	f001 fdda 	bl	800b39a <USBH_Delay>
      break;
 80097e6:	e163      	b.n	8009ab0 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d005      	beq.n	80097fe <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80097f8:	2104      	movs	r1, #4
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80097fe:	2064      	movs	r0, #100	@ 0x64
 8009800:	f001 fdcb 	bl	800b39a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8009804:	6878      	ldr	r0, [r7, #4]
 8009806:	f001 fc97 	bl	800b138 <USBH_LL_GetSpeed>
 800980a:	4603      	mov	r3, r0
 800980c:	461a      	mov	r2, r3
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2205      	movs	r2, #5
 8009818:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800981a:	2100      	movs	r1, #0
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f001 faa2 	bl	800ad66 <USBH_AllocPipe>
 8009822:	4603      	mov	r3, r0
 8009824:	461a      	mov	r2, r3
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800982a:	2180      	movs	r1, #128	@ 0x80
 800982c:	6878      	ldr	r0, [r7, #4]
 800982e:	f001 fa9a 	bl	800ad66 <USBH_AllocPipe>
 8009832:	4603      	mov	r3, r0
 8009834:	461a      	mov	r2, r3
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	7919      	ldrb	r1, [r3, #4]
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800984a:	687a      	ldr	r2, [r7, #4]
 800984c:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800984e:	9202      	str	r2, [sp, #8]
 8009850:	2200      	movs	r2, #0
 8009852:	9201      	str	r2, [sp, #4]
 8009854:	9300      	str	r3, [sp, #0]
 8009856:	4603      	mov	r3, r0
 8009858:	2280      	movs	r2, #128	@ 0x80
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	f001 fa54 	bl	800ad08 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	7959      	ldrb	r1, [r3, #5]
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009870:	687a      	ldr	r2, [r7, #4]
 8009872:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009874:	9202      	str	r2, [sp, #8]
 8009876:	2200      	movs	r2, #0
 8009878:	9201      	str	r2, [sp, #4]
 800987a:	9300      	str	r3, [sp, #0]
 800987c:	4603      	mov	r3, r0
 800987e:	2200      	movs	r2, #0
 8009880:	6878      	ldr	r0, [r7, #4]
 8009882:	f001 fa41 	bl	800ad08 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009886:	e113      	b.n	8009ab0 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8009888:	6878      	ldr	r0, [r7, #4]
 800988a:	f000 f917 	bl	8009abc <USBH_HandleEnum>
 800988e:	4603      	mov	r3, r0
 8009890:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8009892:	7bbb      	ldrb	r3, [r7, #14]
 8009894:	b2db      	uxtb	r3, r3
 8009896:	2b00      	cmp	r3, #0
 8009898:	f040 80fd 	bne.w	8009a96 <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2200      	movs	r2, #0
 80098a0:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80098aa:	2b01      	cmp	r3, #1
 80098ac:	d103      	bne.n	80098b6 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	2208      	movs	r2, #8
 80098b2:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80098b4:	e0ef      	b.n	8009a96 <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2207      	movs	r2, #7
 80098ba:	701a      	strb	r2, [r3, #0]
      break;
 80098bc:	e0eb      	b.n	8009a96 <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	f000 80e8 	beq.w	8009a9a <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80098d0:	2101      	movs	r1, #1
 80098d2:	6878      	ldr	r0, [r7, #4]
 80098d4:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2208      	movs	r2, #8
 80098da:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 80098dc:	e0dd      	b.n	8009a9a <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80098e4:	4619      	mov	r1, r3
 80098e6:	6878      	ldr	r0, [r7, #4]
 80098e8:	f000 fc3f 	bl	800a16a <USBH_SetCfg>
 80098ec:	4603      	mov	r3, r0
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	f040 80d5 	bne.w	8009a9e <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	2209      	movs	r2, #9
 80098f8:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80098fa:	e0d0      	b.n	8009a9e <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8009902:	f003 0320 	and.w	r3, r3, #32
 8009906:	2b00      	cmp	r3, #0
 8009908:	d016      	beq.n	8009938 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800990a:	2101      	movs	r1, #1
 800990c:	6878      	ldr	r0, [r7, #4]
 800990e:	f000 fc4f 	bl	800a1b0 <USBH_SetFeature>
 8009912:	4603      	mov	r3, r0
 8009914:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009916:	7bbb      	ldrb	r3, [r7, #14]
 8009918:	b2db      	uxtb	r3, r3
 800991a:	2b00      	cmp	r3, #0
 800991c:	d103      	bne.n	8009926 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	220a      	movs	r2, #10
 8009922:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009924:	e0bd      	b.n	8009aa2 <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 8009926:	7bbb      	ldrb	r3, [r7, #14]
 8009928:	b2db      	uxtb	r3, r3
 800992a:	2b03      	cmp	r3, #3
 800992c:	f040 80b9 	bne.w	8009aa2 <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	220a      	movs	r2, #10
 8009934:	701a      	strb	r2, [r3, #0]
      break;
 8009936:	e0b4      	b.n	8009aa2 <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	220a      	movs	r2, #10
 800993c:	701a      	strb	r2, [r3, #0]
      break;
 800993e:	e0b0      	b.n	8009aa2 <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009946:	2b00      	cmp	r3, #0
 8009948:	f000 80ad 	beq.w	8009aa6 <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2200      	movs	r2, #0
 8009950:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009954:	2300      	movs	r3, #0
 8009956:	73fb      	strb	r3, [r7, #15]
 8009958:	e016      	b.n	8009988 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800995a:	7bfa      	ldrb	r2, [r7, #15]
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	32de      	adds	r2, #222	@ 0xde
 8009960:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009964:	791a      	ldrb	r2, [r3, #4]
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800996c:	429a      	cmp	r2, r3
 800996e:	d108      	bne.n	8009982 <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 8009970:	7bfa      	ldrb	r2, [r7, #15]
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	32de      	adds	r2, #222	@ 0xde
 8009976:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8009980:	e005      	b.n	800998e <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009982:	7bfb      	ldrb	r3, [r7, #15]
 8009984:	3301      	adds	r3, #1
 8009986:	73fb      	strb	r3, [r7, #15]
 8009988:	7bfb      	ldrb	r3, [r7, #15]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d0e5      	beq.n	800995a <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009994:	2b00      	cmp	r3, #0
 8009996:	d016      	beq.n	80099c6 <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800999e:	689b      	ldr	r3, [r3, #8]
 80099a0:	6878      	ldr	r0, [r7, #4]
 80099a2:	4798      	blx	r3
 80099a4:	4603      	mov	r3, r0
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d109      	bne.n	80099be <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	2206      	movs	r2, #6
 80099ae:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80099b6:	2103      	movs	r1, #3
 80099b8:	6878      	ldr	r0, [r7, #4]
 80099ba:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80099bc:	e073      	b.n	8009aa6 <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	220d      	movs	r2, #13
 80099c2:	701a      	strb	r2, [r3, #0]
      break;
 80099c4:	e06f      	b.n	8009aa6 <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	220d      	movs	r2, #13
 80099ca:	701a      	strb	r2, [r3, #0]
      break;
 80099cc:	e06b      	b.n	8009aa6 <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d017      	beq.n	8009a08 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80099de:	691b      	ldr	r3, [r3, #16]
 80099e0:	6878      	ldr	r0, [r7, #4]
 80099e2:	4798      	blx	r3
 80099e4:	4603      	mov	r3, r0
 80099e6:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80099e8:	7bbb      	ldrb	r3, [r7, #14]
 80099ea:	b2db      	uxtb	r3, r3
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d103      	bne.n	80099f8 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	220b      	movs	r2, #11
 80099f4:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80099f6:	e058      	b.n	8009aaa <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 80099f8:	7bbb      	ldrb	r3, [r7, #14]
 80099fa:	b2db      	uxtb	r3, r3
 80099fc:	2b02      	cmp	r3, #2
 80099fe:	d154      	bne.n	8009aaa <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	220d      	movs	r2, #13
 8009a04:	701a      	strb	r2, [r3, #0]
      break;
 8009a06:	e050      	b.n	8009aaa <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	220d      	movs	r2, #13
 8009a0c:	701a      	strb	r2, [r3, #0]
      break;
 8009a0e:	e04c      	b.n	8009aaa <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d049      	beq.n	8009aae <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009a20:	695b      	ldr	r3, [r3, #20]
 8009a22:	6878      	ldr	r0, [r7, #4]
 8009a24:	4798      	blx	r3
      }
      break;
 8009a26:	e042      	b.n	8009aae <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8009a30:	6878      	ldr	r0, [r7, #4]
 8009a32:	f7ff fd4b 	bl	80094cc <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d009      	beq.n	8009a54 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009a46:	68db      	ldr	r3, [r3, #12]
 8009a48:	6878      	ldr	r0, [r7, #4]
 8009a4a:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2200      	movs	r2, #0
 8009a50:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d005      	beq.n	8009a6a <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009a64:	2105      	movs	r1, #5
 8009a66:	6878      	ldr	r0, [r7, #4]
 8009a68:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8009a70:	b2db      	uxtb	r3, r3
 8009a72:	2b01      	cmp	r3, #1
 8009a74:	d107      	bne.n	8009a86 <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2200      	movs	r2, #0
 8009a7a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8009a7e:	6878      	ldr	r0, [r7, #4]
 8009a80:	f7ff fe21 	bl	80096c6 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009a84:	e014      	b.n	8009ab0 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 8009a86:	6878      	ldr	r0, [r7, #4]
 8009a88:	f001 fb20 	bl	800b0cc <USBH_LL_Start>
      break;
 8009a8c:	e010      	b.n	8009ab0 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 8009a8e:	bf00      	nop
 8009a90:	e00e      	b.n	8009ab0 <USBH_Process+0x3c8>
      break;
 8009a92:	bf00      	nop
 8009a94:	e00c      	b.n	8009ab0 <USBH_Process+0x3c8>
      break;
 8009a96:	bf00      	nop
 8009a98:	e00a      	b.n	8009ab0 <USBH_Process+0x3c8>
    break;
 8009a9a:	bf00      	nop
 8009a9c:	e008      	b.n	8009ab0 <USBH_Process+0x3c8>
      break;
 8009a9e:	bf00      	nop
 8009aa0:	e006      	b.n	8009ab0 <USBH_Process+0x3c8>
      break;
 8009aa2:	bf00      	nop
 8009aa4:	e004      	b.n	8009ab0 <USBH_Process+0x3c8>
      break;
 8009aa6:	bf00      	nop
 8009aa8:	e002      	b.n	8009ab0 <USBH_Process+0x3c8>
      break;
 8009aaa:	bf00      	nop
 8009aac:	e000      	b.n	8009ab0 <USBH_Process+0x3c8>
      break;
 8009aae:	bf00      	nop
  }
  return USBH_OK;
 8009ab0:	2300      	movs	r3, #0
}
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	3710      	adds	r7, #16
 8009ab6:	46bd      	mov	sp, r7
 8009ab8:	bd80      	pop	{r7, pc}
 8009aba:	bf00      	nop

08009abc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b088      	sub	sp, #32
 8009ac0:	af04      	add	r7, sp, #16
 8009ac2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009ac8:	2301      	movs	r3, #1
 8009aca:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	785b      	ldrb	r3, [r3, #1]
 8009ad0:	2b07      	cmp	r3, #7
 8009ad2:	f200 81bd 	bhi.w	8009e50 <USBH_HandleEnum+0x394>
 8009ad6:	a201      	add	r2, pc, #4	@ (adr r2, 8009adc <USBH_HandleEnum+0x20>)
 8009ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009adc:	08009afd 	.word	0x08009afd
 8009ae0:	08009bb7 	.word	0x08009bb7
 8009ae4:	08009c21 	.word	0x08009c21
 8009ae8:	08009cab 	.word	0x08009cab
 8009aec:	08009d15 	.word	0x08009d15
 8009af0:	08009d85 	.word	0x08009d85
 8009af4:	08009dcb 	.word	0x08009dcb
 8009af8:	08009e11 	.word	0x08009e11
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8009afc:	2108      	movs	r1, #8
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f000 fa50 	bl	8009fa4 <USBH_Get_DevDesc>
 8009b04:	4603      	mov	r3, r0
 8009b06:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009b08:	7bbb      	ldrb	r3, [r7, #14]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d12e      	bne.n	8009b6c <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	2201      	movs	r2, #1
 8009b1c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	7919      	ldrb	r1, [r3, #4]
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009b2e:	687a      	ldr	r2, [r7, #4]
 8009b30:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009b32:	9202      	str	r2, [sp, #8]
 8009b34:	2200      	movs	r2, #0
 8009b36:	9201      	str	r2, [sp, #4]
 8009b38:	9300      	str	r3, [sp, #0]
 8009b3a:	4603      	mov	r3, r0
 8009b3c:	2280      	movs	r2, #128	@ 0x80
 8009b3e:	6878      	ldr	r0, [r7, #4]
 8009b40:	f001 f8e2 	bl	800ad08 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	7959      	ldrb	r1, [r3, #5]
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009b54:	687a      	ldr	r2, [r7, #4]
 8009b56:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009b58:	9202      	str	r2, [sp, #8]
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	9201      	str	r2, [sp, #4]
 8009b5e:	9300      	str	r3, [sp, #0]
 8009b60:	4603      	mov	r3, r0
 8009b62:	2200      	movs	r2, #0
 8009b64:	6878      	ldr	r0, [r7, #4]
 8009b66:	f001 f8cf 	bl	800ad08 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009b6a:	e173      	b.n	8009e54 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009b6c:	7bbb      	ldrb	r3, [r7, #14]
 8009b6e:	2b03      	cmp	r3, #3
 8009b70:	f040 8170 	bne.w	8009e54 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009b7a:	3301      	adds	r3, #1
 8009b7c:	b2da      	uxtb	r2, r3
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009b8a:	2b03      	cmp	r3, #3
 8009b8c:	d903      	bls.n	8009b96 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	220d      	movs	r2, #13
 8009b92:	701a      	strb	r2, [r3, #0]
      break;
 8009b94:	e15e      	b.n	8009e54 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	795b      	ldrb	r3, [r3, #5]
 8009b9a:	4619      	mov	r1, r3
 8009b9c:	6878      	ldr	r0, [r7, #4]
 8009b9e:	f001 f903 	bl	800ada8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	791b      	ldrb	r3, [r3, #4]
 8009ba6:	4619      	mov	r1, r3
 8009ba8:	6878      	ldr	r0, [r7, #4]
 8009baa:	f001 f8fd 	bl	800ada8 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	701a      	strb	r2, [r3, #0]
      break;
 8009bb4:	e14e      	b.n	8009e54 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8009bb6:	2112      	movs	r1, #18
 8009bb8:	6878      	ldr	r0, [r7, #4]
 8009bba:	f000 f9f3 	bl	8009fa4 <USBH_Get_DevDesc>
 8009bbe:	4603      	mov	r3, r0
 8009bc0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009bc2:	7bbb      	ldrb	r3, [r7, #14]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d103      	bne.n	8009bd0 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2202      	movs	r2, #2
 8009bcc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009bce:	e143      	b.n	8009e58 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009bd0:	7bbb      	ldrb	r3, [r7, #14]
 8009bd2:	2b03      	cmp	r3, #3
 8009bd4:	f040 8140 	bne.w	8009e58 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009bde:	3301      	adds	r3, #1
 8009be0:	b2da      	uxtb	r2, r3
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009bee:	2b03      	cmp	r3, #3
 8009bf0:	d903      	bls.n	8009bfa <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	220d      	movs	r2, #13
 8009bf6:	701a      	strb	r2, [r3, #0]
      break;
 8009bf8:	e12e      	b.n	8009e58 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	795b      	ldrb	r3, [r3, #5]
 8009bfe:	4619      	mov	r1, r3
 8009c00:	6878      	ldr	r0, [r7, #4]
 8009c02:	f001 f8d1 	bl	800ada8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	791b      	ldrb	r3, [r3, #4]
 8009c0a:	4619      	mov	r1, r3
 8009c0c:	6878      	ldr	r0, [r7, #4]
 8009c0e:	f001 f8cb 	bl	800ada8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2200      	movs	r2, #0
 8009c16:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	701a      	strb	r2, [r3, #0]
      break;
 8009c1e:	e11b      	b.n	8009e58 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8009c20:	2101      	movs	r1, #1
 8009c22:	6878      	ldr	r0, [r7, #4]
 8009c24:	f000 fa7d 	bl	800a122 <USBH_SetAddress>
 8009c28:	4603      	mov	r3, r0
 8009c2a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009c2c:	7bbb      	ldrb	r3, [r7, #14]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d130      	bne.n	8009c94 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8009c32:	2002      	movs	r0, #2
 8009c34:	f001 fbb1 	bl	800b39a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2201      	movs	r2, #1
 8009c3c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2203      	movs	r2, #3
 8009c44:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	7919      	ldrb	r1, [r3, #4]
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009c56:	687a      	ldr	r2, [r7, #4]
 8009c58:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009c5a:	9202      	str	r2, [sp, #8]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	9201      	str	r2, [sp, #4]
 8009c60:	9300      	str	r3, [sp, #0]
 8009c62:	4603      	mov	r3, r0
 8009c64:	2280      	movs	r2, #128	@ 0x80
 8009c66:	6878      	ldr	r0, [r7, #4]
 8009c68:	f001 f84e 	bl	800ad08 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	7959      	ldrb	r1, [r3, #5]
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009c7c:	687a      	ldr	r2, [r7, #4]
 8009c7e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009c80:	9202      	str	r2, [sp, #8]
 8009c82:	2200      	movs	r2, #0
 8009c84:	9201      	str	r2, [sp, #4]
 8009c86:	9300      	str	r3, [sp, #0]
 8009c88:	4603      	mov	r3, r0
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	6878      	ldr	r0, [r7, #4]
 8009c8e:	f001 f83b 	bl	800ad08 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009c92:	e0e3      	b.n	8009e5c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009c94:	7bbb      	ldrb	r3, [r7, #14]
 8009c96:	2b03      	cmp	r3, #3
 8009c98:	f040 80e0 	bne.w	8009e5c <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	220d      	movs	r2, #13
 8009ca0:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	705a      	strb	r2, [r3, #1]
      break;
 8009ca8:	e0d8      	b.n	8009e5c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8009caa:	2109      	movs	r1, #9
 8009cac:	6878      	ldr	r0, [r7, #4]
 8009cae:	f000 f9a5 	bl	8009ffc <USBH_Get_CfgDesc>
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009cb6:	7bbb      	ldrb	r3, [r7, #14]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d103      	bne.n	8009cc4 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	2204      	movs	r2, #4
 8009cc0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009cc2:	e0cd      	b.n	8009e60 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009cc4:	7bbb      	ldrb	r3, [r7, #14]
 8009cc6:	2b03      	cmp	r3, #3
 8009cc8:	f040 80ca 	bne.w	8009e60 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009cd2:	3301      	adds	r3, #1
 8009cd4:	b2da      	uxtb	r2, r3
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009ce2:	2b03      	cmp	r3, #3
 8009ce4:	d903      	bls.n	8009cee <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	220d      	movs	r2, #13
 8009cea:	701a      	strb	r2, [r3, #0]
      break;
 8009cec:	e0b8      	b.n	8009e60 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	795b      	ldrb	r3, [r3, #5]
 8009cf2:	4619      	mov	r1, r3
 8009cf4:	6878      	ldr	r0, [r7, #4]
 8009cf6:	f001 f857 	bl	800ada8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	791b      	ldrb	r3, [r3, #4]
 8009cfe:	4619      	mov	r1, r3
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f001 f851 	bl	800ada8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	2200      	movs	r2, #0
 8009d0a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2200      	movs	r2, #0
 8009d10:	701a      	strb	r2, [r3, #0]
      break;
 8009d12:	e0a5      	b.n	8009e60 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8009d1a:	4619      	mov	r1, r3
 8009d1c:	6878      	ldr	r0, [r7, #4]
 8009d1e:	f000 f96d 	bl	8009ffc <USBH_Get_CfgDesc>
 8009d22:	4603      	mov	r3, r0
 8009d24:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009d26:	7bbb      	ldrb	r3, [r7, #14]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d103      	bne.n	8009d34 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	2205      	movs	r2, #5
 8009d30:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009d32:	e097      	b.n	8009e64 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009d34:	7bbb      	ldrb	r3, [r7, #14]
 8009d36:	2b03      	cmp	r3, #3
 8009d38:	f040 8094 	bne.w	8009e64 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009d42:	3301      	adds	r3, #1
 8009d44:	b2da      	uxtb	r2, r3
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009d52:	2b03      	cmp	r3, #3
 8009d54:	d903      	bls.n	8009d5e <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	220d      	movs	r2, #13
 8009d5a:	701a      	strb	r2, [r3, #0]
      break;
 8009d5c:	e082      	b.n	8009e64 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	795b      	ldrb	r3, [r3, #5]
 8009d62:	4619      	mov	r1, r3
 8009d64:	6878      	ldr	r0, [r7, #4]
 8009d66:	f001 f81f 	bl	800ada8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	791b      	ldrb	r3, [r3, #4]
 8009d6e:	4619      	mov	r1, r3
 8009d70:	6878      	ldr	r0, [r7, #4]
 8009d72:	f001 f819 	bl	800ada8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	2200      	movs	r2, #0
 8009d7a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	2200      	movs	r2, #0
 8009d80:	701a      	strb	r2, [r3, #0]
      break;
 8009d82:	e06f      	b.n	8009e64 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d019      	beq.n	8009dc2 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009d9a:	23ff      	movs	r3, #255	@ 0xff
 8009d9c:	6878      	ldr	r0, [r7, #4]
 8009d9e:	f000 f957 	bl	800a050 <USBH_Get_StringDesc>
 8009da2:	4603      	mov	r3, r0
 8009da4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009da6:	7bbb      	ldrb	r3, [r7, #14]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d103      	bne.n	8009db4 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	2206      	movs	r2, #6
 8009db0:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009db2:	e059      	b.n	8009e68 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009db4:	7bbb      	ldrb	r3, [r7, #14]
 8009db6:	2b03      	cmp	r3, #3
 8009db8:	d156      	bne.n	8009e68 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	2206      	movs	r2, #6
 8009dbe:	705a      	strb	r2, [r3, #1]
      break;
 8009dc0:	e052      	b.n	8009e68 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	2206      	movs	r2, #6
 8009dc6:	705a      	strb	r2, [r3, #1]
      break;
 8009dc8:	e04e      	b.n	8009e68 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d019      	beq.n	8009e08 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009de0:	23ff      	movs	r3, #255	@ 0xff
 8009de2:	6878      	ldr	r0, [r7, #4]
 8009de4:	f000 f934 	bl	800a050 <USBH_Get_StringDesc>
 8009de8:	4603      	mov	r3, r0
 8009dea:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009dec:	7bbb      	ldrb	r3, [r7, #14]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d103      	bne.n	8009dfa <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2207      	movs	r2, #7
 8009df6:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009df8:	e038      	b.n	8009e6c <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009dfa:	7bbb      	ldrb	r3, [r7, #14]
 8009dfc:	2b03      	cmp	r3, #3
 8009dfe:	d135      	bne.n	8009e6c <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2207      	movs	r2, #7
 8009e04:	705a      	strb	r2, [r3, #1]
      break;
 8009e06:	e031      	b.n	8009e6c <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2207      	movs	r2, #7
 8009e0c:	705a      	strb	r2, [r3, #1]
      break;
 8009e0e:	e02d      	b.n	8009e6c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d017      	beq.n	8009e4a <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009e26:	23ff      	movs	r3, #255	@ 0xff
 8009e28:	6878      	ldr	r0, [r7, #4]
 8009e2a:	f000 f911 	bl	800a050 <USBH_Get_StringDesc>
 8009e2e:	4603      	mov	r3, r0
 8009e30:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009e32:	7bbb      	ldrb	r3, [r7, #14]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d102      	bne.n	8009e3e <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8009e38:	2300      	movs	r3, #0
 8009e3a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8009e3c:	e018      	b.n	8009e70 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009e3e:	7bbb      	ldrb	r3, [r7, #14]
 8009e40:	2b03      	cmp	r3, #3
 8009e42:	d115      	bne.n	8009e70 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8009e44:	2300      	movs	r3, #0
 8009e46:	73fb      	strb	r3, [r7, #15]
      break;
 8009e48:	e012      	b.n	8009e70 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	73fb      	strb	r3, [r7, #15]
      break;
 8009e4e:	e00f      	b.n	8009e70 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8009e50:	bf00      	nop
 8009e52:	e00e      	b.n	8009e72 <USBH_HandleEnum+0x3b6>
      break;
 8009e54:	bf00      	nop
 8009e56:	e00c      	b.n	8009e72 <USBH_HandleEnum+0x3b6>
      break;
 8009e58:	bf00      	nop
 8009e5a:	e00a      	b.n	8009e72 <USBH_HandleEnum+0x3b6>
      break;
 8009e5c:	bf00      	nop
 8009e5e:	e008      	b.n	8009e72 <USBH_HandleEnum+0x3b6>
      break;
 8009e60:	bf00      	nop
 8009e62:	e006      	b.n	8009e72 <USBH_HandleEnum+0x3b6>
      break;
 8009e64:	bf00      	nop
 8009e66:	e004      	b.n	8009e72 <USBH_HandleEnum+0x3b6>
      break;
 8009e68:	bf00      	nop
 8009e6a:	e002      	b.n	8009e72 <USBH_HandleEnum+0x3b6>
      break;
 8009e6c:	bf00      	nop
 8009e6e:	e000      	b.n	8009e72 <USBH_HandleEnum+0x3b6>
      break;
 8009e70:	bf00      	nop
  }
  return Status;
 8009e72:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e74:	4618      	mov	r0, r3
 8009e76:	3710      	adds	r7, #16
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bd80      	pop	{r7, pc}

08009e7c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	b083      	sub	sp, #12
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
 8009e84:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	683a      	ldr	r2, [r7, #0]
 8009e8a:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8009e8e:	bf00      	nop
 8009e90:	370c      	adds	r7, #12
 8009e92:	46bd      	mov	sp, r7
 8009e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e98:	4770      	bx	lr

08009e9a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8009e9a:	b580      	push	{r7, lr}
 8009e9c:	b082      	sub	sp, #8
 8009e9e:	af00      	add	r7, sp, #0
 8009ea0:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009ea8:	1c5a      	adds	r2, r3, #1
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8009eb0:	6878      	ldr	r0, [r7, #4]
 8009eb2:	f000 f804 	bl	8009ebe <USBH_HandleSof>
}
 8009eb6:	bf00      	nop
 8009eb8:	3708      	adds	r7, #8
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	bd80      	pop	{r7, pc}

08009ebe <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8009ebe:	b580      	push	{r7, lr}
 8009ec0:	b082      	sub	sp, #8
 8009ec2:	af00      	add	r7, sp, #0
 8009ec4:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	781b      	ldrb	r3, [r3, #0]
 8009eca:	b2db      	uxtb	r3, r3
 8009ecc:	2b0b      	cmp	r3, #11
 8009ece:	d10a      	bne.n	8009ee6 <USBH_HandleSof+0x28>
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d005      	beq.n	8009ee6 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009ee0:	699b      	ldr	r3, [r3, #24]
 8009ee2:	6878      	ldr	r0, [r7, #4]
 8009ee4:	4798      	blx	r3
  }
}
 8009ee6:	bf00      	nop
 8009ee8:	3708      	adds	r7, #8
 8009eea:	46bd      	mov	sp, r7
 8009eec:	bd80      	pop	{r7, pc}

08009eee <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8009eee:	b480      	push	{r7}
 8009ef0:	b083      	sub	sp, #12
 8009ef2:	af00      	add	r7, sp, #0
 8009ef4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	2201      	movs	r2, #1
 8009efa:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8009efe:	bf00      	nop
}
 8009f00:	370c      	adds	r7, #12
 8009f02:	46bd      	mov	sp, r7
 8009f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f08:	4770      	bx	lr

08009f0a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8009f0a:	b480      	push	{r7}
 8009f0c:	b083      	sub	sp, #12
 8009f0e:	af00      	add	r7, sp, #0
 8009f10:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2200      	movs	r2, #0
 8009f16:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2201      	movs	r2, #1
 8009f1e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8009f22:	bf00      	nop
}
 8009f24:	370c      	adds	r7, #12
 8009f26:	46bd      	mov	sp, r7
 8009f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2c:	4770      	bx	lr

08009f2e <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009f2e:	b480      	push	{r7}
 8009f30:	b083      	sub	sp, #12
 8009f32:	af00      	add	r7, sp, #0
 8009f34:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	2201      	movs	r2, #1
 8009f3a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	2200      	movs	r2, #0
 8009f42:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2200      	movs	r2, #0
 8009f4a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009f4e:	2300      	movs	r3, #0
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	370c      	adds	r7, #12
 8009f54:	46bd      	mov	sp, r7
 8009f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5a:	4770      	bx	lr

08009f5c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b082      	sub	sp, #8
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	2201      	movs	r2, #1
 8009f68:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	2200      	movs	r2, #0
 8009f70:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	2200      	movs	r2, #0
 8009f78:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009f7c:	6878      	ldr	r0, [r7, #4]
 8009f7e:	f001 f8c0 	bl	800b102 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	791b      	ldrb	r3, [r3, #4]
 8009f86:	4619      	mov	r1, r3
 8009f88:	6878      	ldr	r0, [r7, #4]
 8009f8a:	f000 ff0d 	bl	800ada8 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	795b      	ldrb	r3, [r3, #5]
 8009f92:	4619      	mov	r1, r3
 8009f94:	6878      	ldr	r0, [r7, #4]
 8009f96:	f000 ff07 	bl	800ada8 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009f9a:	2300      	movs	r3, #0
}
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	3708      	adds	r7, #8
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	bd80      	pop	{r7, pc}

08009fa4 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b086      	sub	sp, #24
 8009fa8:	af02      	add	r7, sp, #8
 8009faa:	6078      	str	r0, [r7, #4]
 8009fac:	460b      	mov	r3, r1
 8009fae:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8009fb0:	887b      	ldrh	r3, [r7, #2]
 8009fb2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009fb6:	d901      	bls.n	8009fbc <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009fb8:	2303      	movs	r3, #3
 8009fba:	e01b      	b.n	8009ff4 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009fc2:	887b      	ldrh	r3, [r7, #2]
 8009fc4:	9300      	str	r3, [sp, #0]
 8009fc6:	4613      	mov	r3, r2
 8009fc8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009fcc:	2100      	movs	r1, #0
 8009fce:	6878      	ldr	r0, [r7, #4]
 8009fd0:	f000 f872 	bl	800a0b8 <USBH_GetDescriptor>
 8009fd4:	4603      	mov	r3, r0
 8009fd6:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8009fd8:	7bfb      	ldrb	r3, [r7, #15]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d109      	bne.n	8009ff2 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009fe4:	887a      	ldrh	r2, [r7, #2]
 8009fe6:	4619      	mov	r1, r3
 8009fe8:	6878      	ldr	r0, [r7, #4]
 8009fea:	f000 f929 	bl	800a240 <USBH_ParseDevDesc>
 8009fee:	4603      	mov	r3, r0
 8009ff0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	3710      	adds	r7, #16
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	bd80      	pop	{r7, pc}

08009ffc <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b086      	sub	sp, #24
 800a000:	af02      	add	r7, sp, #8
 800a002:	6078      	str	r0, [r7, #4]
 800a004:	460b      	mov	r3, r1
 800a006:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	331c      	adds	r3, #28
 800a00c:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800a00e:	887b      	ldrh	r3, [r7, #2]
 800a010:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a014:	d901      	bls.n	800a01a <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a016:	2303      	movs	r3, #3
 800a018:	e016      	b.n	800a048 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800a01a:	887b      	ldrh	r3, [r7, #2]
 800a01c:	9300      	str	r3, [sp, #0]
 800a01e:	68bb      	ldr	r3, [r7, #8]
 800a020:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a024:	2100      	movs	r1, #0
 800a026:	6878      	ldr	r0, [r7, #4]
 800a028:	f000 f846 	bl	800a0b8 <USBH_GetDescriptor>
 800a02c:	4603      	mov	r3, r0
 800a02e:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800a030:	7bfb      	ldrb	r3, [r7, #15]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d107      	bne.n	800a046 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800a036:	887b      	ldrh	r3, [r7, #2]
 800a038:	461a      	mov	r2, r3
 800a03a:	68b9      	ldr	r1, [r7, #8]
 800a03c:	6878      	ldr	r0, [r7, #4]
 800a03e:	f000 f9af 	bl	800a3a0 <USBH_ParseCfgDesc>
 800a042:	4603      	mov	r3, r0
 800a044:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a046:	7bfb      	ldrb	r3, [r7, #15]
}
 800a048:	4618      	mov	r0, r3
 800a04a:	3710      	adds	r7, #16
 800a04c:	46bd      	mov	sp, r7
 800a04e:	bd80      	pop	{r7, pc}

0800a050 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b088      	sub	sp, #32
 800a054:	af02      	add	r7, sp, #8
 800a056:	60f8      	str	r0, [r7, #12]
 800a058:	607a      	str	r2, [r7, #4]
 800a05a:	461a      	mov	r2, r3
 800a05c:	460b      	mov	r3, r1
 800a05e:	72fb      	strb	r3, [r7, #11]
 800a060:	4613      	mov	r3, r2
 800a062:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800a064:	893b      	ldrh	r3, [r7, #8]
 800a066:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a06a:	d802      	bhi.n	800a072 <USBH_Get_StringDesc+0x22>
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d101      	bne.n	800a076 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a072:	2303      	movs	r3, #3
 800a074:	e01c      	b.n	800a0b0 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800a076:	7afb      	ldrb	r3, [r7, #11]
 800a078:	b29b      	uxth	r3, r3
 800a07a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800a07e:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800a086:	893b      	ldrh	r3, [r7, #8]
 800a088:	9300      	str	r3, [sp, #0]
 800a08a:	460b      	mov	r3, r1
 800a08c:	2100      	movs	r1, #0
 800a08e:	68f8      	ldr	r0, [r7, #12]
 800a090:	f000 f812 	bl	800a0b8 <USBH_GetDescriptor>
 800a094:	4603      	mov	r3, r0
 800a096:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800a098:	7dfb      	ldrb	r3, [r7, #23]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d107      	bne.n	800a0ae <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800a0a4:	893a      	ldrh	r2, [r7, #8]
 800a0a6:	6879      	ldr	r1, [r7, #4]
 800a0a8:	4618      	mov	r0, r3
 800a0aa:	f000 fb8c 	bl	800a7c6 <USBH_ParseStringDesc>
  }

  return status;
 800a0ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	3718      	adds	r7, #24
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bd80      	pop	{r7, pc}

0800a0b8 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b084      	sub	sp, #16
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	60f8      	str	r0, [r7, #12]
 800a0c0:	607b      	str	r3, [r7, #4]
 800a0c2:	460b      	mov	r3, r1
 800a0c4:	72fb      	strb	r3, [r7, #11]
 800a0c6:	4613      	mov	r3, r2
 800a0c8:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	789b      	ldrb	r3, [r3, #2]
 800a0ce:	2b01      	cmp	r3, #1
 800a0d0:	d11c      	bne.n	800a10c <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800a0d2:	7afb      	ldrb	r3, [r7, #11]
 800a0d4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a0d8:	b2da      	uxtb	r2, r3
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	2206      	movs	r2, #6
 800a0e2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	893a      	ldrh	r2, [r7, #8]
 800a0e8:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800a0ea:	893b      	ldrh	r3, [r7, #8]
 800a0ec:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a0f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a0f4:	d104      	bne.n	800a100 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	f240 4209 	movw	r2, #1033	@ 0x409
 800a0fc:	829a      	strh	r2, [r3, #20]
 800a0fe:	e002      	b.n	800a106 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	2200      	movs	r2, #0
 800a104:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	8b3a      	ldrh	r2, [r7, #24]
 800a10a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800a10c:	8b3b      	ldrh	r3, [r7, #24]
 800a10e:	461a      	mov	r2, r3
 800a110:	6879      	ldr	r1, [r7, #4]
 800a112:	68f8      	ldr	r0, [r7, #12]
 800a114:	f000 fba4 	bl	800a860 <USBH_CtlReq>
 800a118:	4603      	mov	r3, r0
}
 800a11a:	4618      	mov	r0, r3
 800a11c:	3710      	adds	r7, #16
 800a11e:	46bd      	mov	sp, r7
 800a120:	bd80      	pop	{r7, pc}

0800a122 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800a122:	b580      	push	{r7, lr}
 800a124:	b082      	sub	sp, #8
 800a126:	af00      	add	r7, sp, #0
 800a128:	6078      	str	r0, [r7, #4]
 800a12a:	460b      	mov	r3, r1
 800a12c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	789b      	ldrb	r3, [r3, #2]
 800a132:	2b01      	cmp	r3, #1
 800a134:	d10f      	bne.n	800a156 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	2200      	movs	r2, #0
 800a13a:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2205      	movs	r2, #5
 800a140:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800a142:	78fb      	ldrb	r3, [r7, #3]
 800a144:	b29a      	uxth	r2, r3
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	2200      	movs	r2, #0
 800a14e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2200      	movs	r2, #0
 800a154:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a156:	2200      	movs	r2, #0
 800a158:	2100      	movs	r1, #0
 800a15a:	6878      	ldr	r0, [r7, #4]
 800a15c:	f000 fb80 	bl	800a860 <USBH_CtlReq>
 800a160:	4603      	mov	r3, r0
}
 800a162:	4618      	mov	r0, r3
 800a164:	3708      	adds	r7, #8
 800a166:	46bd      	mov	sp, r7
 800a168:	bd80      	pop	{r7, pc}

0800a16a <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800a16a:	b580      	push	{r7, lr}
 800a16c:	b082      	sub	sp, #8
 800a16e:	af00      	add	r7, sp, #0
 800a170:	6078      	str	r0, [r7, #4]
 800a172:	460b      	mov	r3, r1
 800a174:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	789b      	ldrb	r3, [r3, #2]
 800a17a:	2b01      	cmp	r3, #1
 800a17c:	d10e      	bne.n	800a19c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	2200      	movs	r2, #0
 800a182:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2209      	movs	r2, #9
 800a188:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	887a      	ldrh	r2, [r7, #2]
 800a18e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	2200      	movs	r2, #0
 800a194:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	2200      	movs	r2, #0
 800a19a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a19c:	2200      	movs	r2, #0
 800a19e:	2100      	movs	r1, #0
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f000 fb5d 	bl	800a860 <USBH_CtlReq>
 800a1a6:	4603      	mov	r3, r0
}
 800a1a8:	4618      	mov	r0, r3
 800a1aa:	3708      	adds	r7, #8
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	bd80      	pop	{r7, pc}

0800a1b0 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b082      	sub	sp, #8
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
 800a1b8:	460b      	mov	r3, r1
 800a1ba:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	789b      	ldrb	r3, [r3, #2]
 800a1c0:	2b01      	cmp	r3, #1
 800a1c2:	d10f      	bne.n	800a1e4 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	2203      	movs	r2, #3
 800a1ce:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800a1d0:	78fb      	ldrb	r3, [r7, #3]
 800a1d2:	b29a      	uxth	r2, r3
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	2200      	movs	r2, #0
 800a1dc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	2200      	movs	r2, #0
 800a1e2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	2100      	movs	r1, #0
 800a1e8:	6878      	ldr	r0, [r7, #4]
 800a1ea:	f000 fb39 	bl	800a860 <USBH_CtlReq>
 800a1ee:	4603      	mov	r3, r0
}
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	3708      	adds	r7, #8
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	bd80      	pop	{r7, pc}

0800a1f8 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b082      	sub	sp, #8
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
 800a200:	460b      	mov	r3, r1
 800a202:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	789b      	ldrb	r3, [r3, #2]
 800a208:	2b01      	cmp	r3, #1
 800a20a:	d10f      	bne.n	800a22c <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	2202      	movs	r2, #2
 800a210:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	2201      	movs	r2, #1
 800a216:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	2200      	movs	r2, #0
 800a21c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800a21e:	78fb      	ldrb	r3, [r7, #3]
 800a220:	b29a      	uxth	r2, r3
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	2200      	movs	r2, #0
 800a22a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a22c:	2200      	movs	r2, #0
 800a22e:	2100      	movs	r1, #0
 800a230:	6878      	ldr	r0, [r7, #4]
 800a232:	f000 fb15 	bl	800a860 <USBH_CtlReq>
 800a236:	4603      	mov	r3, r0
}
 800a238:	4618      	mov	r0, r3
 800a23a:	3708      	adds	r7, #8
 800a23c:	46bd      	mov	sp, r7
 800a23e:	bd80      	pop	{r7, pc}

0800a240 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800a240:	b480      	push	{r7}
 800a242:	b087      	sub	sp, #28
 800a244:	af00      	add	r7, sp, #0
 800a246:	60f8      	str	r0, [r7, #12]
 800a248:	60b9      	str	r1, [r7, #8]
 800a24a:	4613      	mov	r3, r2
 800a24c:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800a254:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800a256:	2300      	movs	r3, #0
 800a258:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800a25a:	68bb      	ldr	r3, [r7, #8]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d101      	bne.n	800a264 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800a260:	2302      	movs	r3, #2
 800a262:	e094      	b.n	800a38e <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	781a      	ldrb	r2, [r3, #0]
 800a268:	693b      	ldr	r3, [r7, #16]
 800a26a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800a26c:	68bb      	ldr	r3, [r7, #8]
 800a26e:	785a      	ldrb	r2, [r3, #1]
 800a270:	693b      	ldr	r3, [r7, #16]
 800a272:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800a274:	68bb      	ldr	r3, [r7, #8]
 800a276:	3302      	adds	r3, #2
 800a278:	781b      	ldrb	r3, [r3, #0]
 800a27a:	461a      	mov	r2, r3
 800a27c:	68bb      	ldr	r3, [r7, #8]
 800a27e:	3303      	adds	r3, #3
 800a280:	781b      	ldrb	r3, [r3, #0]
 800a282:	021b      	lsls	r3, r3, #8
 800a284:	b29b      	uxth	r3, r3
 800a286:	4313      	orrs	r3, r2
 800a288:	b29a      	uxth	r2, r3
 800a28a:	693b      	ldr	r3, [r7, #16]
 800a28c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800a28e:	68bb      	ldr	r3, [r7, #8]
 800a290:	791a      	ldrb	r2, [r3, #4]
 800a292:	693b      	ldr	r3, [r7, #16]
 800a294:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800a296:	68bb      	ldr	r3, [r7, #8]
 800a298:	795a      	ldrb	r2, [r3, #5]
 800a29a:	693b      	ldr	r3, [r7, #16]
 800a29c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800a29e:	68bb      	ldr	r3, [r7, #8]
 800a2a0:	799a      	ldrb	r2, [r3, #6]
 800a2a2:	693b      	ldr	r3, [r7, #16]
 800a2a4:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800a2a6:	68bb      	ldr	r3, [r7, #8]
 800a2a8:	79da      	ldrb	r2, [r3, #7]
 800a2aa:	693b      	ldr	r3, [r7, #16]
 800a2ac:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d004      	beq.n	800a2c2 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800a2be:	2b01      	cmp	r3, #1
 800a2c0:	d11b      	bne.n	800a2fa <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800a2c2:	693b      	ldr	r3, [r7, #16]
 800a2c4:	79db      	ldrb	r3, [r3, #7]
 800a2c6:	2b20      	cmp	r3, #32
 800a2c8:	dc0f      	bgt.n	800a2ea <USBH_ParseDevDesc+0xaa>
 800a2ca:	2b08      	cmp	r3, #8
 800a2cc:	db0f      	blt.n	800a2ee <USBH_ParseDevDesc+0xae>
 800a2ce:	3b08      	subs	r3, #8
 800a2d0:	4a32      	ldr	r2, [pc, #200]	@ (800a39c <USBH_ParseDevDesc+0x15c>)
 800a2d2:	fa22 f303 	lsr.w	r3, r2, r3
 800a2d6:	f003 0301 	and.w	r3, r3, #1
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	bf14      	ite	ne
 800a2de:	2301      	movne	r3, #1
 800a2e0:	2300      	moveq	r3, #0
 800a2e2:	b2db      	uxtb	r3, r3
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d106      	bne.n	800a2f6 <USBH_ParseDevDesc+0xb6>
 800a2e8:	e001      	b.n	800a2ee <USBH_ParseDevDesc+0xae>
 800a2ea:	2b40      	cmp	r3, #64	@ 0x40
 800a2ec:	d003      	beq.n	800a2f6 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800a2ee:	693b      	ldr	r3, [r7, #16]
 800a2f0:	2208      	movs	r2, #8
 800a2f2:	71da      	strb	r2, [r3, #7]
        break;
 800a2f4:	e000      	b.n	800a2f8 <USBH_ParseDevDesc+0xb8>
        break;
 800a2f6:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800a2f8:	e00e      	b.n	800a318 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a300:	2b02      	cmp	r3, #2
 800a302:	d107      	bne.n	800a314 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800a304:	693b      	ldr	r3, [r7, #16]
 800a306:	79db      	ldrb	r3, [r3, #7]
 800a308:	2b08      	cmp	r3, #8
 800a30a:	d005      	beq.n	800a318 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800a30c:	693b      	ldr	r3, [r7, #16]
 800a30e:	2208      	movs	r2, #8
 800a310:	71da      	strb	r2, [r3, #7]
 800a312:	e001      	b.n	800a318 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800a314:	2303      	movs	r3, #3
 800a316:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800a318:	88fb      	ldrh	r3, [r7, #6]
 800a31a:	2b08      	cmp	r3, #8
 800a31c:	d936      	bls.n	800a38c <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800a31e:	68bb      	ldr	r3, [r7, #8]
 800a320:	3308      	adds	r3, #8
 800a322:	781b      	ldrb	r3, [r3, #0]
 800a324:	461a      	mov	r2, r3
 800a326:	68bb      	ldr	r3, [r7, #8]
 800a328:	3309      	adds	r3, #9
 800a32a:	781b      	ldrb	r3, [r3, #0]
 800a32c:	021b      	lsls	r3, r3, #8
 800a32e:	b29b      	uxth	r3, r3
 800a330:	4313      	orrs	r3, r2
 800a332:	b29a      	uxth	r2, r3
 800a334:	693b      	ldr	r3, [r7, #16]
 800a336:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800a338:	68bb      	ldr	r3, [r7, #8]
 800a33a:	330a      	adds	r3, #10
 800a33c:	781b      	ldrb	r3, [r3, #0]
 800a33e:	461a      	mov	r2, r3
 800a340:	68bb      	ldr	r3, [r7, #8]
 800a342:	330b      	adds	r3, #11
 800a344:	781b      	ldrb	r3, [r3, #0]
 800a346:	021b      	lsls	r3, r3, #8
 800a348:	b29b      	uxth	r3, r3
 800a34a:	4313      	orrs	r3, r2
 800a34c:	b29a      	uxth	r2, r3
 800a34e:	693b      	ldr	r3, [r7, #16]
 800a350:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800a352:	68bb      	ldr	r3, [r7, #8]
 800a354:	330c      	adds	r3, #12
 800a356:	781b      	ldrb	r3, [r3, #0]
 800a358:	461a      	mov	r2, r3
 800a35a:	68bb      	ldr	r3, [r7, #8]
 800a35c:	330d      	adds	r3, #13
 800a35e:	781b      	ldrb	r3, [r3, #0]
 800a360:	021b      	lsls	r3, r3, #8
 800a362:	b29b      	uxth	r3, r3
 800a364:	4313      	orrs	r3, r2
 800a366:	b29a      	uxth	r2, r3
 800a368:	693b      	ldr	r3, [r7, #16]
 800a36a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800a36c:	68bb      	ldr	r3, [r7, #8]
 800a36e:	7b9a      	ldrb	r2, [r3, #14]
 800a370:	693b      	ldr	r3, [r7, #16]
 800a372:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800a374:	68bb      	ldr	r3, [r7, #8]
 800a376:	7bda      	ldrb	r2, [r3, #15]
 800a378:	693b      	ldr	r3, [r7, #16]
 800a37a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800a37c:	68bb      	ldr	r3, [r7, #8]
 800a37e:	7c1a      	ldrb	r2, [r3, #16]
 800a380:	693b      	ldr	r3, [r7, #16]
 800a382:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800a384:	68bb      	ldr	r3, [r7, #8]
 800a386:	7c5a      	ldrb	r2, [r3, #17]
 800a388:	693b      	ldr	r3, [r7, #16]
 800a38a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800a38c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a38e:	4618      	mov	r0, r3
 800a390:	371c      	adds	r7, #28
 800a392:	46bd      	mov	sp, r7
 800a394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a398:	4770      	bx	lr
 800a39a:	bf00      	nop
 800a39c:	01000101 	.word	0x01000101

0800a3a0 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b08c      	sub	sp, #48	@ 0x30
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	60f8      	str	r0, [r7, #12]
 800a3a8:	60b9      	str	r1, [r7, #8]
 800a3aa:	4613      	mov	r3, r2
 800a3ac:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800a3b4:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800a3bc:	2300      	movs	r3, #0
 800a3be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800a3c8:	68bb      	ldr	r3, [r7, #8]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d101      	bne.n	800a3d2 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800a3ce:	2302      	movs	r3, #2
 800a3d0:	e0de      	b.n	800a590 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800a3d2:	68bb      	ldr	r3, [r7, #8]
 800a3d4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800a3d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3d8:	781b      	ldrb	r3, [r3, #0]
 800a3da:	2b09      	cmp	r3, #9
 800a3dc:	d002      	beq.n	800a3e4 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800a3de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3e0:	2209      	movs	r2, #9
 800a3e2:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800a3e4:	68bb      	ldr	r3, [r7, #8]
 800a3e6:	781a      	ldrb	r2, [r3, #0]
 800a3e8:	6a3b      	ldr	r3, [r7, #32]
 800a3ea:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800a3ec:	68bb      	ldr	r3, [r7, #8]
 800a3ee:	785a      	ldrb	r2, [r3, #1]
 800a3f0:	6a3b      	ldr	r3, [r7, #32]
 800a3f2:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800a3f4:	68bb      	ldr	r3, [r7, #8]
 800a3f6:	3302      	adds	r3, #2
 800a3f8:	781b      	ldrb	r3, [r3, #0]
 800a3fa:	461a      	mov	r2, r3
 800a3fc:	68bb      	ldr	r3, [r7, #8]
 800a3fe:	3303      	adds	r3, #3
 800a400:	781b      	ldrb	r3, [r3, #0]
 800a402:	021b      	lsls	r3, r3, #8
 800a404:	b29b      	uxth	r3, r3
 800a406:	4313      	orrs	r3, r2
 800a408:	b29b      	uxth	r3, r3
 800a40a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a40e:	bf28      	it	cs
 800a410:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800a414:	b29a      	uxth	r2, r3
 800a416:	6a3b      	ldr	r3, [r7, #32]
 800a418:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800a41a:	68bb      	ldr	r3, [r7, #8]
 800a41c:	791a      	ldrb	r2, [r3, #4]
 800a41e:	6a3b      	ldr	r3, [r7, #32]
 800a420:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800a422:	68bb      	ldr	r3, [r7, #8]
 800a424:	795a      	ldrb	r2, [r3, #5]
 800a426:	6a3b      	ldr	r3, [r7, #32]
 800a428:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800a42a:	68bb      	ldr	r3, [r7, #8]
 800a42c:	799a      	ldrb	r2, [r3, #6]
 800a42e:	6a3b      	ldr	r3, [r7, #32]
 800a430:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800a432:	68bb      	ldr	r3, [r7, #8]
 800a434:	79da      	ldrb	r2, [r3, #7]
 800a436:	6a3b      	ldr	r3, [r7, #32]
 800a438:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800a43a:	68bb      	ldr	r3, [r7, #8]
 800a43c:	7a1a      	ldrb	r2, [r3, #8]
 800a43e:	6a3b      	ldr	r3, [r7, #32]
 800a440:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800a442:	88fb      	ldrh	r3, [r7, #6]
 800a444:	2b09      	cmp	r3, #9
 800a446:	f240 80a1 	bls.w	800a58c <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800a44a:	2309      	movs	r3, #9
 800a44c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800a44e:	2300      	movs	r3, #0
 800a450:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a452:	e085      	b.n	800a560 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a454:	f107 0316 	add.w	r3, r7, #22
 800a458:	4619      	mov	r1, r3
 800a45a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a45c:	f000 f9e6 	bl	800a82c <USBH_GetNextDesc>
 800a460:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800a462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a464:	785b      	ldrb	r3, [r3, #1]
 800a466:	2b04      	cmp	r3, #4
 800a468:	d17a      	bne.n	800a560 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800a46a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a46c:	781b      	ldrb	r3, [r3, #0]
 800a46e:	2b09      	cmp	r3, #9
 800a470:	d002      	beq.n	800a478 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800a472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a474:	2209      	movs	r2, #9
 800a476:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800a478:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a47c:	221a      	movs	r2, #26
 800a47e:	fb02 f303 	mul.w	r3, r2, r3
 800a482:	3308      	adds	r3, #8
 800a484:	6a3a      	ldr	r2, [r7, #32]
 800a486:	4413      	add	r3, r2
 800a488:	3302      	adds	r3, #2
 800a48a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800a48c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a48e:	69f8      	ldr	r0, [r7, #28]
 800a490:	f000 f882 	bl	800a598 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800a494:	2300      	movs	r3, #0
 800a496:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800a49a:	2300      	movs	r3, #0
 800a49c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a49e:	e043      	b.n	800a528 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a4a0:	f107 0316 	add.w	r3, r7, #22
 800a4a4:	4619      	mov	r1, r3
 800a4a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a4a8:	f000 f9c0 	bl	800a82c <USBH_GetNextDesc>
 800a4ac:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a4ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4b0:	785b      	ldrb	r3, [r3, #1]
 800a4b2:	2b05      	cmp	r3, #5
 800a4b4:	d138      	bne.n	800a528 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800a4b6:	69fb      	ldr	r3, [r7, #28]
 800a4b8:	795b      	ldrb	r3, [r3, #5]
 800a4ba:	2b01      	cmp	r3, #1
 800a4bc:	d113      	bne.n	800a4e6 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800a4be:	69fb      	ldr	r3, [r7, #28]
 800a4c0:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800a4c2:	2b02      	cmp	r3, #2
 800a4c4:	d003      	beq.n	800a4ce <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800a4c6:	69fb      	ldr	r3, [r7, #28]
 800a4c8:	799b      	ldrb	r3, [r3, #6]
 800a4ca:	2b03      	cmp	r3, #3
 800a4cc:	d10b      	bne.n	800a4e6 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a4ce:	69fb      	ldr	r3, [r7, #28]
 800a4d0:	79db      	ldrb	r3, [r3, #7]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d10b      	bne.n	800a4ee <USBH_ParseCfgDesc+0x14e>
 800a4d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4d8:	781b      	ldrb	r3, [r3, #0]
 800a4da:	2b09      	cmp	r3, #9
 800a4dc:	d007      	beq.n	800a4ee <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800a4de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4e0:	2209      	movs	r2, #9
 800a4e2:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a4e4:	e003      	b.n	800a4ee <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800a4e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4e8:	2207      	movs	r2, #7
 800a4ea:	701a      	strb	r2, [r3, #0]
 800a4ec:	e000      	b.n	800a4f0 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a4ee:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800a4f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a4f4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a4f8:	3201      	adds	r2, #1
 800a4fa:	00d2      	lsls	r2, r2, #3
 800a4fc:	211a      	movs	r1, #26
 800a4fe:	fb01 f303 	mul.w	r3, r1, r3
 800a502:	4413      	add	r3, r2
 800a504:	3308      	adds	r3, #8
 800a506:	6a3a      	ldr	r2, [r7, #32]
 800a508:	4413      	add	r3, r2
 800a50a:	3304      	adds	r3, #4
 800a50c:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800a50e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a510:	69b9      	ldr	r1, [r7, #24]
 800a512:	68f8      	ldr	r0, [r7, #12]
 800a514:	f000 f86f 	bl	800a5f6 <USBH_ParseEPDesc>
 800a518:	4603      	mov	r3, r0
 800a51a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800a51e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a522:	3301      	adds	r3, #1
 800a524:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a528:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a52c:	2b01      	cmp	r3, #1
 800a52e:	d80a      	bhi.n	800a546 <USBH_ParseCfgDesc+0x1a6>
 800a530:	69fb      	ldr	r3, [r7, #28]
 800a532:	791b      	ldrb	r3, [r3, #4]
 800a534:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a538:	429a      	cmp	r2, r3
 800a53a:	d204      	bcs.n	800a546 <USBH_ParseCfgDesc+0x1a6>
 800a53c:	6a3b      	ldr	r3, [r7, #32]
 800a53e:	885a      	ldrh	r2, [r3, #2]
 800a540:	8afb      	ldrh	r3, [r7, #22]
 800a542:	429a      	cmp	r2, r3
 800a544:	d8ac      	bhi.n	800a4a0 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800a546:	69fb      	ldr	r3, [r7, #28]
 800a548:	791b      	ldrb	r3, [r3, #4]
 800a54a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a54e:	429a      	cmp	r2, r3
 800a550:	d201      	bcs.n	800a556 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800a552:	2303      	movs	r3, #3
 800a554:	e01c      	b.n	800a590 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800a556:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a55a:	3301      	adds	r3, #1
 800a55c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a560:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a564:	2b01      	cmp	r3, #1
 800a566:	d805      	bhi.n	800a574 <USBH_ParseCfgDesc+0x1d4>
 800a568:	6a3b      	ldr	r3, [r7, #32]
 800a56a:	885a      	ldrh	r2, [r3, #2]
 800a56c:	8afb      	ldrh	r3, [r7, #22]
 800a56e:	429a      	cmp	r2, r3
 800a570:	f63f af70 	bhi.w	800a454 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800a574:	6a3b      	ldr	r3, [r7, #32]
 800a576:	791b      	ldrb	r3, [r3, #4]
 800a578:	2b02      	cmp	r3, #2
 800a57a:	bf28      	it	cs
 800a57c:	2302      	movcs	r3, #2
 800a57e:	b2db      	uxtb	r3, r3
 800a580:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a584:	429a      	cmp	r2, r3
 800a586:	d201      	bcs.n	800a58c <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800a588:	2303      	movs	r3, #3
 800a58a:	e001      	b.n	800a590 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800a58c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a590:	4618      	mov	r0, r3
 800a592:	3730      	adds	r7, #48	@ 0x30
 800a594:	46bd      	mov	sp, r7
 800a596:	bd80      	pop	{r7, pc}

0800a598 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800a598:	b480      	push	{r7}
 800a59a:	b083      	sub	sp, #12
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	6078      	str	r0, [r7, #4]
 800a5a0:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	781a      	ldrb	r2, [r3, #0]
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800a5aa:	683b      	ldr	r3, [r7, #0]
 800a5ac:	785a      	ldrb	r2, [r3, #1]
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	789a      	ldrb	r2, [r3, #2]
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800a5ba:	683b      	ldr	r3, [r7, #0]
 800a5bc:	78da      	ldrb	r2, [r3, #3]
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800a5c2:	683b      	ldr	r3, [r7, #0]
 800a5c4:	791a      	ldrb	r2, [r3, #4]
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800a5ca:	683b      	ldr	r3, [r7, #0]
 800a5cc:	795a      	ldrb	r2, [r3, #5]
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800a5d2:	683b      	ldr	r3, [r7, #0]
 800a5d4:	799a      	ldrb	r2, [r3, #6]
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800a5da:	683b      	ldr	r3, [r7, #0]
 800a5dc:	79da      	ldrb	r2, [r3, #7]
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800a5e2:	683b      	ldr	r3, [r7, #0]
 800a5e4:	7a1a      	ldrb	r2, [r3, #8]
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	721a      	strb	r2, [r3, #8]
}
 800a5ea:	bf00      	nop
 800a5ec:	370c      	adds	r7, #12
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f4:	4770      	bx	lr

0800a5f6 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800a5f6:	b480      	push	{r7}
 800a5f8:	b087      	sub	sp, #28
 800a5fa:	af00      	add	r7, sp, #0
 800a5fc:	60f8      	str	r0, [r7, #12]
 800a5fe:	60b9      	str	r1, [r7, #8]
 800a600:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800a602:	2300      	movs	r3, #0
 800a604:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	781a      	ldrb	r2, [r3, #0]
 800a60a:	68bb      	ldr	r3, [r7, #8]
 800a60c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	785a      	ldrb	r2, [r3, #1]
 800a612:	68bb      	ldr	r3, [r7, #8]
 800a614:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	789a      	ldrb	r2, [r3, #2]
 800a61a:	68bb      	ldr	r3, [r7, #8]
 800a61c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	78da      	ldrb	r2, [r3, #3]
 800a622:	68bb      	ldr	r3, [r7, #8]
 800a624:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	3304      	adds	r3, #4
 800a62a:	781b      	ldrb	r3, [r3, #0]
 800a62c:	461a      	mov	r2, r3
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	3305      	adds	r3, #5
 800a632:	781b      	ldrb	r3, [r3, #0]
 800a634:	021b      	lsls	r3, r3, #8
 800a636:	b29b      	uxth	r3, r3
 800a638:	4313      	orrs	r3, r2
 800a63a:	b29a      	uxth	r2, r3
 800a63c:	68bb      	ldr	r3, [r7, #8]
 800a63e:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	799a      	ldrb	r2, [r3, #6]
 800a644:	68bb      	ldr	r3, [r7, #8]
 800a646:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800a648:	68bb      	ldr	r3, [r7, #8]
 800a64a:	889b      	ldrh	r3, [r3, #4]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d009      	beq.n	800a664 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800a650:	68bb      	ldr	r3, [r7, #8]
 800a652:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800a654:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a658:	d804      	bhi.n	800a664 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800a65a:	68bb      	ldr	r3, [r7, #8]
 800a65c:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800a65e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a662:	d901      	bls.n	800a668 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800a664:	2303      	movs	r3, #3
 800a666:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d136      	bne.n	800a6e0 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800a672:	68bb      	ldr	r3, [r7, #8]
 800a674:	78db      	ldrb	r3, [r3, #3]
 800a676:	f003 0303 	and.w	r3, r3, #3
 800a67a:	2b02      	cmp	r3, #2
 800a67c:	d108      	bne.n	800a690 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800a67e:	68bb      	ldr	r3, [r7, #8]
 800a680:	889b      	ldrh	r3, [r3, #4]
 800a682:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a686:	f240 8097 	bls.w	800a7b8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a68a:	2303      	movs	r3, #3
 800a68c:	75fb      	strb	r3, [r7, #23]
 800a68e:	e093      	b.n	800a7b8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800a690:	68bb      	ldr	r3, [r7, #8]
 800a692:	78db      	ldrb	r3, [r3, #3]
 800a694:	f003 0303 	and.w	r3, r3, #3
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d107      	bne.n	800a6ac <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a69c:	68bb      	ldr	r3, [r7, #8]
 800a69e:	889b      	ldrh	r3, [r3, #4]
 800a6a0:	2b40      	cmp	r3, #64	@ 0x40
 800a6a2:	f240 8089 	bls.w	800a7b8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a6a6:	2303      	movs	r3, #3
 800a6a8:	75fb      	strb	r3, [r7, #23]
 800a6aa:	e085      	b.n	800a7b8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a6ac:	68bb      	ldr	r3, [r7, #8]
 800a6ae:	78db      	ldrb	r3, [r3, #3]
 800a6b0:	f003 0303 	and.w	r3, r3, #3
 800a6b4:	2b01      	cmp	r3, #1
 800a6b6:	d005      	beq.n	800a6c4 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800a6b8:	68bb      	ldr	r3, [r7, #8]
 800a6ba:	78db      	ldrb	r3, [r3, #3]
 800a6bc:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a6c0:	2b03      	cmp	r3, #3
 800a6c2:	d10a      	bne.n	800a6da <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a6c4:	68bb      	ldr	r3, [r7, #8]
 800a6c6:	799b      	ldrb	r3, [r3, #6]
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d003      	beq.n	800a6d4 <USBH_ParseEPDesc+0xde>
 800a6cc:	68bb      	ldr	r3, [r7, #8]
 800a6ce:	799b      	ldrb	r3, [r3, #6]
 800a6d0:	2b10      	cmp	r3, #16
 800a6d2:	d970      	bls.n	800a7b6 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800a6d4:	2303      	movs	r3, #3
 800a6d6:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a6d8:	e06d      	b.n	800a7b6 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a6da:	2303      	movs	r3, #3
 800a6dc:	75fb      	strb	r3, [r7, #23]
 800a6de:	e06b      	b.n	800a7b8 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a6e6:	2b01      	cmp	r3, #1
 800a6e8:	d13c      	bne.n	800a764 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800a6ea:	68bb      	ldr	r3, [r7, #8]
 800a6ec:	78db      	ldrb	r3, [r3, #3]
 800a6ee:	f003 0303 	and.w	r3, r3, #3
 800a6f2:	2b02      	cmp	r3, #2
 800a6f4:	d005      	beq.n	800a702 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800a6f6:	68bb      	ldr	r3, [r7, #8]
 800a6f8:	78db      	ldrb	r3, [r3, #3]
 800a6fa:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d106      	bne.n	800a710 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a702:	68bb      	ldr	r3, [r7, #8]
 800a704:	889b      	ldrh	r3, [r3, #4]
 800a706:	2b40      	cmp	r3, #64	@ 0x40
 800a708:	d956      	bls.n	800a7b8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a70a:	2303      	movs	r3, #3
 800a70c:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a70e:	e053      	b.n	800a7b8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800a710:	68bb      	ldr	r3, [r7, #8]
 800a712:	78db      	ldrb	r3, [r3, #3]
 800a714:	f003 0303 	and.w	r3, r3, #3
 800a718:	2b01      	cmp	r3, #1
 800a71a:	d10e      	bne.n	800a73a <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800a71c:	68bb      	ldr	r3, [r7, #8]
 800a71e:	799b      	ldrb	r3, [r3, #6]
 800a720:	2b00      	cmp	r3, #0
 800a722:	d007      	beq.n	800a734 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800a724:	68bb      	ldr	r3, [r7, #8]
 800a726:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800a728:	2b10      	cmp	r3, #16
 800a72a:	d803      	bhi.n	800a734 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800a72c:	68bb      	ldr	r3, [r7, #8]
 800a72e:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800a730:	2b40      	cmp	r3, #64	@ 0x40
 800a732:	d941      	bls.n	800a7b8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a734:	2303      	movs	r3, #3
 800a736:	75fb      	strb	r3, [r7, #23]
 800a738:	e03e      	b.n	800a7b8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a73a:	68bb      	ldr	r3, [r7, #8]
 800a73c:	78db      	ldrb	r3, [r3, #3]
 800a73e:	f003 0303 	and.w	r3, r3, #3
 800a742:	2b03      	cmp	r3, #3
 800a744:	d10b      	bne.n	800a75e <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800a746:	68bb      	ldr	r3, [r7, #8]
 800a748:	799b      	ldrb	r3, [r3, #6]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d004      	beq.n	800a758 <USBH_ParseEPDesc+0x162>
 800a74e:	68bb      	ldr	r3, [r7, #8]
 800a750:	889b      	ldrh	r3, [r3, #4]
 800a752:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a756:	d32f      	bcc.n	800a7b8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a758:	2303      	movs	r3, #3
 800a75a:	75fb      	strb	r3, [r7, #23]
 800a75c:	e02c      	b.n	800a7b8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a75e:	2303      	movs	r3, #3
 800a760:	75fb      	strb	r3, [r7, #23]
 800a762:	e029      	b.n	800a7b8 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a76a:	2b02      	cmp	r3, #2
 800a76c:	d120      	bne.n	800a7b0 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800a76e:	68bb      	ldr	r3, [r7, #8]
 800a770:	78db      	ldrb	r3, [r3, #3]
 800a772:	f003 0303 	and.w	r3, r3, #3
 800a776:	2b00      	cmp	r3, #0
 800a778:	d106      	bne.n	800a788 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800a77a:	68bb      	ldr	r3, [r7, #8]
 800a77c:	889b      	ldrh	r3, [r3, #4]
 800a77e:	2b08      	cmp	r3, #8
 800a780:	d01a      	beq.n	800a7b8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a782:	2303      	movs	r3, #3
 800a784:	75fb      	strb	r3, [r7, #23]
 800a786:	e017      	b.n	800a7b8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a788:	68bb      	ldr	r3, [r7, #8]
 800a78a:	78db      	ldrb	r3, [r3, #3]
 800a78c:	f003 0303 	and.w	r3, r3, #3
 800a790:	2b03      	cmp	r3, #3
 800a792:	d10a      	bne.n	800a7aa <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	799b      	ldrb	r3, [r3, #6]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d003      	beq.n	800a7a4 <USBH_ParseEPDesc+0x1ae>
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	889b      	ldrh	r3, [r3, #4]
 800a7a0:	2b08      	cmp	r3, #8
 800a7a2:	d909      	bls.n	800a7b8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a7a4:	2303      	movs	r3, #3
 800a7a6:	75fb      	strb	r3, [r7, #23]
 800a7a8:	e006      	b.n	800a7b8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a7aa:	2303      	movs	r3, #3
 800a7ac:	75fb      	strb	r3, [r7, #23]
 800a7ae:	e003      	b.n	800a7b8 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800a7b0:	2303      	movs	r3, #3
 800a7b2:	75fb      	strb	r3, [r7, #23]
 800a7b4:	e000      	b.n	800a7b8 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a7b6:	bf00      	nop
  }

  return status;
 800a7b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	371c      	adds	r7, #28
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c4:	4770      	bx	lr

0800a7c6 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800a7c6:	b480      	push	{r7}
 800a7c8:	b087      	sub	sp, #28
 800a7ca:	af00      	add	r7, sp, #0
 800a7cc:	60f8      	str	r0, [r7, #12]
 800a7ce:	60b9      	str	r1, [r7, #8]
 800a7d0:	4613      	mov	r3, r2
 800a7d2:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	3301      	adds	r3, #1
 800a7d8:	781b      	ldrb	r3, [r3, #0]
 800a7da:	2b03      	cmp	r3, #3
 800a7dc:	d120      	bne.n	800a820 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	781b      	ldrb	r3, [r3, #0]
 800a7e2:	1e9a      	subs	r2, r3, #2
 800a7e4:	88fb      	ldrh	r3, [r7, #6]
 800a7e6:	4293      	cmp	r3, r2
 800a7e8:	bf28      	it	cs
 800a7ea:	4613      	movcs	r3, r2
 800a7ec:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	3302      	adds	r3, #2
 800a7f2:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	82fb      	strh	r3, [r7, #22]
 800a7f8:	e00b      	b.n	800a812 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800a7fa:	8afb      	ldrh	r3, [r7, #22]
 800a7fc:	68fa      	ldr	r2, [r7, #12]
 800a7fe:	4413      	add	r3, r2
 800a800:	781a      	ldrb	r2, [r3, #0]
 800a802:	68bb      	ldr	r3, [r7, #8]
 800a804:	701a      	strb	r2, [r3, #0]
      pdest++;
 800a806:	68bb      	ldr	r3, [r7, #8]
 800a808:	3301      	adds	r3, #1
 800a80a:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800a80c:	8afb      	ldrh	r3, [r7, #22]
 800a80e:	3302      	adds	r3, #2
 800a810:	82fb      	strh	r3, [r7, #22]
 800a812:	8afa      	ldrh	r2, [r7, #22]
 800a814:	8abb      	ldrh	r3, [r7, #20]
 800a816:	429a      	cmp	r2, r3
 800a818:	d3ef      	bcc.n	800a7fa <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800a81a:	68bb      	ldr	r3, [r7, #8]
 800a81c:	2200      	movs	r2, #0
 800a81e:	701a      	strb	r2, [r3, #0]
  }
}
 800a820:	bf00      	nop
 800a822:	371c      	adds	r7, #28
 800a824:	46bd      	mov	sp, r7
 800a826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82a:	4770      	bx	lr

0800a82c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a82c:	b480      	push	{r7}
 800a82e:	b085      	sub	sp, #20
 800a830:	af00      	add	r7, sp, #0
 800a832:	6078      	str	r0, [r7, #4]
 800a834:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800a836:	683b      	ldr	r3, [r7, #0]
 800a838:	881b      	ldrh	r3, [r3, #0]
 800a83a:	687a      	ldr	r2, [r7, #4]
 800a83c:	7812      	ldrb	r2, [r2, #0]
 800a83e:	4413      	add	r3, r2
 800a840:	b29a      	uxth	r2, r3
 800a842:	683b      	ldr	r3, [r7, #0]
 800a844:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	781b      	ldrb	r3, [r3, #0]
 800a84a:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	4413      	add	r3, r2
 800a850:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a852:	68fb      	ldr	r3, [r7, #12]
}
 800a854:	4618      	mov	r0, r3
 800a856:	3714      	adds	r7, #20
 800a858:	46bd      	mov	sp, r7
 800a85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85e:	4770      	bx	lr

0800a860 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800a860:	b580      	push	{r7, lr}
 800a862:	b086      	sub	sp, #24
 800a864:	af00      	add	r7, sp, #0
 800a866:	60f8      	str	r0, [r7, #12]
 800a868:	60b9      	str	r1, [r7, #8]
 800a86a:	4613      	mov	r3, r2
 800a86c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800a86e:	2301      	movs	r3, #1
 800a870:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	789b      	ldrb	r3, [r3, #2]
 800a876:	2b01      	cmp	r3, #1
 800a878:	d002      	beq.n	800a880 <USBH_CtlReq+0x20>
 800a87a:	2b02      	cmp	r3, #2
 800a87c:	d00f      	beq.n	800a89e <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800a87e:	e027      	b.n	800a8d0 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	68ba      	ldr	r2, [r7, #8]
 800a884:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	88fa      	ldrh	r2, [r7, #6]
 800a88a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	2201      	movs	r2, #1
 800a890:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	2202      	movs	r2, #2
 800a896:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800a898:	2301      	movs	r3, #1
 800a89a:	75fb      	strb	r3, [r7, #23]
      break;
 800a89c:	e018      	b.n	800a8d0 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800a89e:	68f8      	ldr	r0, [r7, #12]
 800a8a0:	f000 f81c 	bl	800a8dc <USBH_HandleControl>
 800a8a4:	4603      	mov	r3, r0
 800a8a6:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800a8a8:	7dfb      	ldrb	r3, [r7, #23]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d002      	beq.n	800a8b4 <USBH_CtlReq+0x54>
 800a8ae:	7dfb      	ldrb	r3, [r7, #23]
 800a8b0:	2b03      	cmp	r3, #3
 800a8b2:	d106      	bne.n	800a8c2 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	2201      	movs	r2, #1
 800a8b8:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	2200      	movs	r2, #0
 800a8be:	761a      	strb	r2, [r3, #24]
      break;
 800a8c0:	e005      	b.n	800a8ce <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800a8c2:	7dfb      	ldrb	r3, [r7, #23]
 800a8c4:	2b02      	cmp	r3, #2
 800a8c6:	d102      	bne.n	800a8ce <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	2201      	movs	r2, #1
 800a8cc:	709a      	strb	r2, [r3, #2]
      break;
 800a8ce:	bf00      	nop
  }
  return status;
 800a8d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	3718      	adds	r7, #24
 800a8d6:	46bd      	mov	sp, r7
 800a8d8:	bd80      	pop	{r7, pc}
	...

0800a8dc <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b086      	sub	sp, #24
 800a8e0:	af02      	add	r7, sp, #8
 800a8e2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a8e4:	2301      	movs	r3, #1
 800a8e6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	7e1b      	ldrb	r3, [r3, #24]
 800a8f0:	3b01      	subs	r3, #1
 800a8f2:	2b0a      	cmp	r3, #10
 800a8f4:	f200 8157 	bhi.w	800aba6 <USBH_HandleControl+0x2ca>
 800a8f8:	a201      	add	r2, pc, #4	@ (adr r2, 800a900 <USBH_HandleControl+0x24>)
 800a8fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8fe:	bf00      	nop
 800a900:	0800a92d 	.word	0x0800a92d
 800a904:	0800a947 	.word	0x0800a947
 800a908:	0800a9b1 	.word	0x0800a9b1
 800a90c:	0800a9d7 	.word	0x0800a9d7
 800a910:	0800aa11 	.word	0x0800aa11
 800a914:	0800aa3b 	.word	0x0800aa3b
 800a918:	0800aa8d 	.word	0x0800aa8d
 800a91c:	0800aaaf 	.word	0x0800aaaf
 800a920:	0800aaeb 	.word	0x0800aaeb
 800a924:	0800ab11 	.word	0x0800ab11
 800a928:	0800ab4f 	.word	0x0800ab4f
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	f103 0110 	add.w	r1, r3, #16
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	795b      	ldrb	r3, [r3, #5]
 800a936:	461a      	mov	r2, r3
 800a938:	6878      	ldr	r0, [r7, #4]
 800a93a:	f000 f945 	bl	800abc8 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	2202      	movs	r2, #2
 800a942:	761a      	strb	r2, [r3, #24]
      break;
 800a944:	e13a      	b.n	800abbc <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	795b      	ldrb	r3, [r3, #5]
 800a94a:	4619      	mov	r1, r3
 800a94c:	6878      	ldr	r0, [r7, #4]
 800a94e:	f000 fcc7 	bl	800b2e0 <USBH_LL_GetURBState>
 800a952:	4603      	mov	r3, r0
 800a954:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a956:	7bbb      	ldrb	r3, [r7, #14]
 800a958:	2b01      	cmp	r3, #1
 800a95a:	d11e      	bne.n	800a99a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	7c1b      	ldrb	r3, [r3, #16]
 800a960:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a964:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	8adb      	ldrh	r3, [r3, #22]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d00a      	beq.n	800a984 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a96e:	7b7b      	ldrb	r3, [r7, #13]
 800a970:	2b80      	cmp	r3, #128	@ 0x80
 800a972:	d103      	bne.n	800a97c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2203      	movs	r2, #3
 800a978:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a97a:	e116      	b.n	800abaa <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	2205      	movs	r2, #5
 800a980:	761a      	strb	r2, [r3, #24]
      break;
 800a982:	e112      	b.n	800abaa <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800a984:	7b7b      	ldrb	r3, [r7, #13]
 800a986:	2b80      	cmp	r3, #128	@ 0x80
 800a988:	d103      	bne.n	800a992 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	2209      	movs	r2, #9
 800a98e:	761a      	strb	r2, [r3, #24]
      break;
 800a990:	e10b      	b.n	800abaa <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	2207      	movs	r2, #7
 800a996:	761a      	strb	r2, [r3, #24]
      break;
 800a998:	e107      	b.n	800abaa <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a99a:	7bbb      	ldrb	r3, [r7, #14]
 800a99c:	2b04      	cmp	r3, #4
 800a99e:	d003      	beq.n	800a9a8 <USBH_HandleControl+0xcc>
 800a9a0:	7bbb      	ldrb	r3, [r7, #14]
 800a9a2:	2b02      	cmp	r3, #2
 800a9a4:	f040 8101 	bne.w	800abaa <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	220b      	movs	r2, #11
 800a9ac:	761a      	strb	r2, [r3, #24]
      break;
 800a9ae:	e0fc      	b.n	800abaa <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a9b6:	b29a      	uxth	r2, r3
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	6899      	ldr	r1, [r3, #8]
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	899a      	ldrh	r2, [r3, #12]
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	791b      	ldrb	r3, [r3, #4]
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f000 f93c 	bl	800ac46 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2204      	movs	r2, #4
 800a9d2:	761a      	strb	r2, [r3, #24]
      break;
 800a9d4:	e0f2      	b.n	800abbc <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	791b      	ldrb	r3, [r3, #4]
 800a9da:	4619      	mov	r1, r3
 800a9dc:	6878      	ldr	r0, [r7, #4]
 800a9de:	f000 fc7f 	bl	800b2e0 <USBH_LL_GetURBState>
 800a9e2:	4603      	mov	r3, r0
 800a9e4:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a9e6:	7bbb      	ldrb	r3, [r7, #14]
 800a9e8:	2b01      	cmp	r3, #1
 800a9ea:	d103      	bne.n	800a9f4 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	2209      	movs	r2, #9
 800a9f0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a9f2:	e0dc      	b.n	800abae <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800a9f4:	7bbb      	ldrb	r3, [r7, #14]
 800a9f6:	2b05      	cmp	r3, #5
 800a9f8:	d102      	bne.n	800aa00 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800a9fa:	2303      	movs	r3, #3
 800a9fc:	73fb      	strb	r3, [r7, #15]
      break;
 800a9fe:	e0d6      	b.n	800abae <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800aa00:	7bbb      	ldrb	r3, [r7, #14]
 800aa02:	2b04      	cmp	r3, #4
 800aa04:	f040 80d3 	bne.w	800abae <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	220b      	movs	r2, #11
 800aa0c:	761a      	strb	r2, [r3, #24]
      break;
 800aa0e:	e0ce      	b.n	800abae <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	6899      	ldr	r1, [r3, #8]
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	899a      	ldrh	r2, [r3, #12]
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	795b      	ldrb	r3, [r3, #5]
 800aa1c:	2001      	movs	r0, #1
 800aa1e:	9000      	str	r0, [sp, #0]
 800aa20:	6878      	ldr	r0, [r7, #4]
 800aa22:	f000 f8eb 	bl	800abfc <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800aa2c:	b29a      	uxth	r2, r3
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	2206      	movs	r2, #6
 800aa36:	761a      	strb	r2, [r3, #24]
      break;
 800aa38:	e0c0      	b.n	800abbc <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	795b      	ldrb	r3, [r3, #5]
 800aa3e:	4619      	mov	r1, r3
 800aa40:	6878      	ldr	r0, [r7, #4]
 800aa42:	f000 fc4d 	bl	800b2e0 <USBH_LL_GetURBState>
 800aa46:	4603      	mov	r3, r0
 800aa48:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800aa4a:	7bbb      	ldrb	r3, [r7, #14]
 800aa4c:	2b01      	cmp	r3, #1
 800aa4e:	d103      	bne.n	800aa58 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	2207      	movs	r2, #7
 800aa54:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800aa56:	e0ac      	b.n	800abb2 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800aa58:	7bbb      	ldrb	r3, [r7, #14]
 800aa5a:	2b05      	cmp	r3, #5
 800aa5c:	d105      	bne.n	800aa6a <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	220c      	movs	r2, #12
 800aa62:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800aa64:	2303      	movs	r3, #3
 800aa66:	73fb      	strb	r3, [r7, #15]
      break;
 800aa68:	e0a3      	b.n	800abb2 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800aa6a:	7bbb      	ldrb	r3, [r7, #14]
 800aa6c:	2b02      	cmp	r3, #2
 800aa6e:	d103      	bne.n	800aa78 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	2205      	movs	r2, #5
 800aa74:	761a      	strb	r2, [r3, #24]
      break;
 800aa76:	e09c      	b.n	800abb2 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800aa78:	7bbb      	ldrb	r3, [r7, #14]
 800aa7a:	2b04      	cmp	r3, #4
 800aa7c:	f040 8099 	bne.w	800abb2 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	220b      	movs	r2, #11
 800aa84:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800aa86:	2302      	movs	r3, #2
 800aa88:	73fb      	strb	r3, [r7, #15]
      break;
 800aa8a:	e092      	b.n	800abb2 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	791b      	ldrb	r3, [r3, #4]
 800aa90:	2200      	movs	r2, #0
 800aa92:	2100      	movs	r1, #0
 800aa94:	6878      	ldr	r0, [r7, #4]
 800aa96:	f000 f8d6 	bl	800ac46 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800aaa0:	b29a      	uxth	r2, r3
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	2208      	movs	r2, #8
 800aaaa:	761a      	strb	r2, [r3, #24]

      break;
 800aaac:	e086      	b.n	800abbc <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	791b      	ldrb	r3, [r3, #4]
 800aab2:	4619      	mov	r1, r3
 800aab4:	6878      	ldr	r0, [r7, #4]
 800aab6:	f000 fc13 	bl	800b2e0 <USBH_LL_GetURBState>
 800aaba:	4603      	mov	r3, r0
 800aabc:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800aabe:	7bbb      	ldrb	r3, [r7, #14]
 800aac0:	2b01      	cmp	r3, #1
 800aac2:	d105      	bne.n	800aad0 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	220d      	movs	r2, #13
 800aac8:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800aaca:	2300      	movs	r3, #0
 800aacc:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800aace:	e072      	b.n	800abb6 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800aad0:	7bbb      	ldrb	r3, [r7, #14]
 800aad2:	2b04      	cmp	r3, #4
 800aad4:	d103      	bne.n	800aade <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	220b      	movs	r2, #11
 800aada:	761a      	strb	r2, [r3, #24]
      break;
 800aadc:	e06b      	b.n	800abb6 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800aade:	7bbb      	ldrb	r3, [r7, #14]
 800aae0:	2b05      	cmp	r3, #5
 800aae2:	d168      	bne.n	800abb6 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800aae4:	2303      	movs	r3, #3
 800aae6:	73fb      	strb	r3, [r7, #15]
      break;
 800aae8:	e065      	b.n	800abb6 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	795b      	ldrb	r3, [r3, #5]
 800aaee:	2201      	movs	r2, #1
 800aaf0:	9200      	str	r2, [sp, #0]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	2100      	movs	r1, #0
 800aaf6:	6878      	ldr	r0, [r7, #4]
 800aaf8:	f000 f880 	bl	800abfc <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800ab02:	b29a      	uxth	r2, r3
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	220a      	movs	r2, #10
 800ab0c:	761a      	strb	r2, [r3, #24]
      break;
 800ab0e:	e055      	b.n	800abbc <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	795b      	ldrb	r3, [r3, #5]
 800ab14:	4619      	mov	r1, r3
 800ab16:	6878      	ldr	r0, [r7, #4]
 800ab18:	f000 fbe2 	bl	800b2e0 <USBH_LL_GetURBState>
 800ab1c:	4603      	mov	r3, r0
 800ab1e:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800ab20:	7bbb      	ldrb	r3, [r7, #14]
 800ab22:	2b01      	cmp	r3, #1
 800ab24:	d105      	bne.n	800ab32 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800ab26:	2300      	movs	r3, #0
 800ab28:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	220d      	movs	r2, #13
 800ab2e:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800ab30:	e043      	b.n	800abba <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ab32:	7bbb      	ldrb	r3, [r7, #14]
 800ab34:	2b02      	cmp	r3, #2
 800ab36:	d103      	bne.n	800ab40 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	2209      	movs	r2, #9
 800ab3c:	761a      	strb	r2, [r3, #24]
      break;
 800ab3e:	e03c      	b.n	800abba <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800ab40:	7bbb      	ldrb	r3, [r7, #14]
 800ab42:	2b04      	cmp	r3, #4
 800ab44:	d139      	bne.n	800abba <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	220b      	movs	r2, #11
 800ab4a:	761a      	strb	r2, [r3, #24]
      break;
 800ab4c:	e035      	b.n	800abba <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	7e5b      	ldrb	r3, [r3, #25]
 800ab52:	3301      	adds	r3, #1
 800ab54:	b2da      	uxtb	r2, r3
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	765a      	strb	r2, [r3, #25]
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	7e5b      	ldrb	r3, [r3, #25]
 800ab5e:	2b02      	cmp	r3, #2
 800ab60:	d806      	bhi.n	800ab70 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	2201      	movs	r2, #1
 800ab66:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2201      	movs	r2, #1
 800ab6c:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800ab6e:	e025      	b.n	800abbc <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800ab76:	2106      	movs	r1, #6
 800ab78:	6878      	ldr	r0, [r7, #4]
 800ab7a:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	2200      	movs	r2, #0
 800ab80:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	795b      	ldrb	r3, [r3, #5]
 800ab86:	4619      	mov	r1, r3
 800ab88:	6878      	ldr	r0, [r7, #4]
 800ab8a:	f000 f90d 	bl	800ada8 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	791b      	ldrb	r3, [r3, #4]
 800ab92:	4619      	mov	r1, r3
 800ab94:	6878      	ldr	r0, [r7, #4]
 800ab96:	f000 f907 	bl	800ada8 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800aba0:	2302      	movs	r3, #2
 800aba2:	73fb      	strb	r3, [r7, #15]
      break;
 800aba4:	e00a      	b.n	800abbc <USBH_HandleControl+0x2e0>

    default:
      break;
 800aba6:	bf00      	nop
 800aba8:	e008      	b.n	800abbc <USBH_HandleControl+0x2e0>
      break;
 800abaa:	bf00      	nop
 800abac:	e006      	b.n	800abbc <USBH_HandleControl+0x2e0>
      break;
 800abae:	bf00      	nop
 800abb0:	e004      	b.n	800abbc <USBH_HandleControl+0x2e0>
      break;
 800abb2:	bf00      	nop
 800abb4:	e002      	b.n	800abbc <USBH_HandleControl+0x2e0>
      break;
 800abb6:	bf00      	nop
 800abb8:	e000      	b.n	800abbc <USBH_HandleControl+0x2e0>
      break;
 800abba:	bf00      	nop
  }

  return status;
 800abbc:	7bfb      	ldrb	r3, [r7, #15]
}
 800abbe:	4618      	mov	r0, r3
 800abc0:	3710      	adds	r7, #16
 800abc2:	46bd      	mov	sp, r7
 800abc4:	bd80      	pop	{r7, pc}
 800abc6:	bf00      	nop

0800abc8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b088      	sub	sp, #32
 800abcc:	af04      	add	r7, sp, #16
 800abce:	60f8      	str	r0, [r7, #12]
 800abd0:	60b9      	str	r1, [r7, #8]
 800abd2:	4613      	mov	r3, r2
 800abd4:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800abd6:	79f9      	ldrb	r1, [r7, #7]
 800abd8:	2300      	movs	r3, #0
 800abda:	9303      	str	r3, [sp, #12]
 800abdc:	2308      	movs	r3, #8
 800abde:	9302      	str	r3, [sp, #8]
 800abe0:	68bb      	ldr	r3, [r7, #8]
 800abe2:	9301      	str	r3, [sp, #4]
 800abe4:	2300      	movs	r3, #0
 800abe6:	9300      	str	r3, [sp, #0]
 800abe8:	2300      	movs	r3, #0
 800abea:	2200      	movs	r2, #0
 800abec:	68f8      	ldr	r0, [r7, #12]
 800abee:	f000 fb46 	bl	800b27e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800abf2:	2300      	movs	r3, #0
}
 800abf4:	4618      	mov	r0, r3
 800abf6:	3710      	adds	r7, #16
 800abf8:	46bd      	mov	sp, r7
 800abfa:	bd80      	pop	{r7, pc}

0800abfc <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b088      	sub	sp, #32
 800ac00:	af04      	add	r7, sp, #16
 800ac02:	60f8      	str	r0, [r7, #12]
 800ac04:	60b9      	str	r1, [r7, #8]
 800ac06:	4611      	mov	r1, r2
 800ac08:	461a      	mov	r2, r3
 800ac0a:	460b      	mov	r3, r1
 800ac0c:	80fb      	strh	r3, [r7, #6]
 800ac0e:	4613      	mov	r3, r2
 800ac10:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d001      	beq.n	800ac20 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ac20:	7979      	ldrb	r1, [r7, #5]
 800ac22:	7e3b      	ldrb	r3, [r7, #24]
 800ac24:	9303      	str	r3, [sp, #12]
 800ac26:	88fb      	ldrh	r3, [r7, #6]
 800ac28:	9302      	str	r3, [sp, #8]
 800ac2a:	68bb      	ldr	r3, [r7, #8]
 800ac2c:	9301      	str	r3, [sp, #4]
 800ac2e:	2301      	movs	r3, #1
 800ac30:	9300      	str	r3, [sp, #0]
 800ac32:	2300      	movs	r3, #0
 800ac34:	2200      	movs	r2, #0
 800ac36:	68f8      	ldr	r0, [r7, #12]
 800ac38:	f000 fb21 	bl	800b27e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800ac3c:	2300      	movs	r3, #0
}
 800ac3e:	4618      	mov	r0, r3
 800ac40:	3710      	adds	r7, #16
 800ac42:	46bd      	mov	sp, r7
 800ac44:	bd80      	pop	{r7, pc}

0800ac46 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800ac46:	b580      	push	{r7, lr}
 800ac48:	b088      	sub	sp, #32
 800ac4a:	af04      	add	r7, sp, #16
 800ac4c:	60f8      	str	r0, [r7, #12]
 800ac4e:	60b9      	str	r1, [r7, #8]
 800ac50:	4611      	mov	r1, r2
 800ac52:	461a      	mov	r2, r3
 800ac54:	460b      	mov	r3, r1
 800ac56:	80fb      	strh	r3, [r7, #6]
 800ac58:	4613      	mov	r3, r2
 800ac5a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ac5c:	7979      	ldrb	r1, [r7, #5]
 800ac5e:	2300      	movs	r3, #0
 800ac60:	9303      	str	r3, [sp, #12]
 800ac62:	88fb      	ldrh	r3, [r7, #6]
 800ac64:	9302      	str	r3, [sp, #8]
 800ac66:	68bb      	ldr	r3, [r7, #8]
 800ac68:	9301      	str	r3, [sp, #4]
 800ac6a:	2301      	movs	r3, #1
 800ac6c:	9300      	str	r3, [sp, #0]
 800ac6e:	2300      	movs	r3, #0
 800ac70:	2201      	movs	r2, #1
 800ac72:	68f8      	ldr	r0, [r7, #12]
 800ac74:	f000 fb03 	bl	800b27e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800ac78:	2300      	movs	r3, #0

}
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	3710      	adds	r7, #16
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	bd80      	pop	{r7, pc}

0800ac82 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800ac82:	b580      	push	{r7, lr}
 800ac84:	b088      	sub	sp, #32
 800ac86:	af04      	add	r7, sp, #16
 800ac88:	60f8      	str	r0, [r7, #12]
 800ac8a:	60b9      	str	r1, [r7, #8]
 800ac8c:	4611      	mov	r1, r2
 800ac8e:	461a      	mov	r2, r3
 800ac90:	460b      	mov	r3, r1
 800ac92:	80fb      	strh	r3, [r7, #6]
 800ac94:	4613      	mov	r3, r2
 800ac96:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d001      	beq.n	800aca6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800aca2:	2300      	movs	r3, #0
 800aca4:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800aca6:	7979      	ldrb	r1, [r7, #5]
 800aca8:	7e3b      	ldrb	r3, [r7, #24]
 800acaa:	9303      	str	r3, [sp, #12]
 800acac:	88fb      	ldrh	r3, [r7, #6]
 800acae:	9302      	str	r3, [sp, #8]
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	9301      	str	r3, [sp, #4]
 800acb4:	2301      	movs	r3, #1
 800acb6:	9300      	str	r3, [sp, #0]
 800acb8:	2302      	movs	r3, #2
 800acba:	2200      	movs	r2, #0
 800acbc:	68f8      	ldr	r0, [r7, #12]
 800acbe:	f000 fade 	bl	800b27e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800acc2:	2300      	movs	r3, #0
}
 800acc4:	4618      	mov	r0, r3
 800acc6:	3710      	adds	r7, #16
 800acc8:	46bd      	mov	sp, r7
 800acca:	bd80      	pop	{r7, pc}

0800accc <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800accc:	b580      	push	{r7, lr}
 800acce:	b088      	sub	sp, #32
 800acd0:	af04      	add	r7, sp, #16
 800acd2:	60f8      	str	r0, [r7, #12]
 800acd4:	60b9      	str	r1, [r7, #8]
 800acd6:	4611      	mov	r1, r2
 800acd8:	461a      	mov	r2, r3
 800acda:	460b      	mov	r3, r1
 800acdc:	80fb      	strh	r3, [r7, #6]
 800acde:	4613      	mov	r3, r2
 800ace0:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ace2:	7979      	ldrb	r1, [r7, #5]
 800ace4:	2300      	movs	r3, #0
 800ace6:	9303      	str	r3, [sp, #12]
 800ace8:	88fb      	ldrh	r3, [r7, #6]
 800acea:	9302      	str	r3, [sp, #8]
 800acec:	68bb      	ldr	r3, [r7, #8]
 800acee:	9301      	str	r3, [sp, #4]
 800acf0:	2301      	movs	r3, #1
 800acf2:	9300      	str	r3, [sp, #0]
 800acf4:	2302      	movs	r3, #2
 800acf6:	2201      	movs	r2, #1
 800acf8:	68f8      	ldr	r0, [r7, #12]
 800acfa:	f000 fac0 	bl	800b27e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800acfe:	2300      	movs	r3, #0
}
 800ad00:	4618      	mov	r0, r3
 800ad02:	3710      	adds	r7, #16
 800ad04:	46bd      	mov	sp, r7
 800ad06:	bd80      	pop	{r7, pc}

0800ad08 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b086      	sub	sp, #24
 800ad0c:	af04      	add	r7, sp, #16
 800ad0e:	6078      	str	r0, [r7, #4]
 800ad10:	4608      	mov	r0, r1
 800ad12:	4611      	mov	r1, r2
 800ad14:	461a      	mov	r2, r3
 800ad16:	4603      	mov	r3, r0
 800ad18:	70fb      	strb	r3, [r7, #3]
 800ad1a:	460b      	mov	r3, r1
 800ad1c:	70bb      	strb	r3, [r7, #2]
 800ad1e:	4613      	mov	r3, r2
 800ad20:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800ad22:	7878      	ldrb	r0, [r7, #1]
 800ad24:	78ba      	ldrb	r2, [r7, #2]
 800ad26:	78f9      	ldrb	r1, [r7, #3]
 800ad28:	8b3b      	ldrh	r3, [r7, #24]
 800ad2a:	9302      	str	r3, [sp, #8]
 800ad2c:	7d3b      	ldrb	r3, [r7, #20]
 800ad2e:	9301      	str	r3, [sp, #4]
 800ad30:	7c3b      	ldrb	r3, [r7, #16]
 800ad32:	9300      	str	r3, [sp, #0]
 800ad34:	4603      	mov	r3, r0
 800ad36:	6878      	ldr	r0, [r7, #4]
 800ad38:	f000 fa53 	bl	800b1e2 <USBH_LL_OpenPipe>

  return USBH_OK;
 800ad3c:	2300      	movs	r3, #0
}
 800ad3e:	4618      	mov	r0, r3
 800ad40:	3708      	adds	r7, #8
 800ad42:	46bd      	mov	sp, r7
 800ad44:	bd80      	pop	{r7, pc}

0800ad46 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800ad46:	b580      	push	{r7, lr}
 800ad48:	b082      	sub	sp, #8
 800ad4a:	af00      	add	r7, sp, #0
 800ad4c:	6078      	str	r0, [r7, #4]
 800ad4e:	460b      	mov	r3, r1
 800ad50:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800ad52:	78fb      	ldrb	r3, [r7, #3]
 800ad54:	4619      	mov	r1, r3
 800ad56:	6878      	ldr	r0, [r7, #4]
 800ad58:	f000 fa72 	bl	800b240 <USBH_LL_ClosePipe>

  return USBH_OK;
 800ad5c:	2300      	movs	r3, #0
}
 800ad5e:	4618      	mov	r0, r3
 800ad60:	3708      	adds	r7, #8
 800ad62:	46bd      	mov	sp, r7
 800ad64:	bd80      	pop	{r7, pc}

0800ad66 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800ad66:	b580      	push	{r7, lr}
 800ad68:	b084      	sub	sp, #16
 800ad6a:	af00      	add	r7, sp, #0
 800ad6c:	6078      	str	r0, [r7, #4]
 800ad6e:	460b      	mov	r3, r1
 800ad70:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800ad72:	6878      	ldr	r0, [r7, #4]
 800ad74:	f000 f836 	bl	800ade4 <USBH_GetFreePipe>
 800ad78:	4603      	mov	r3, r0
 800ad7a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800ad7c:	89fb      	ldrh	r3, [r7, #14]
 800ad7e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ad82:	4293      	cmp	r3, r2
 800ad84:	d00a      	beq.n	800ad9c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800ad86:	78fa      	ldrb	r2, [r7, #3]
 800ad88:	89fb      	ldrh	r3, [r7, #14]
 800ad8a:	f003 030f 	and.w	r3, r3, #15
 800ad8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ad92:	6879      	ldr	r1, [r7, #4]
 800ad94:	33e0      	adds	r3, #224	@ 0xe0
 800ad96:	009b      	lsls	r3, r3, #2
 800ad98:	440b      	add	r3, r1
 800ad9a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800ad9c:	89fb      	ldrh	r3, [r7, #14]
 800ad9e:	b2db      	uxtb	r3, r3
}
 800ada0:	4618      	mov	r0, r3
 800ada2:	3710      	adds	r7, #16
 800ada4:	46bd      	mov	sp, r7
 800ada6:	bd80      	pop	{r7, pc}

0800ada8 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800ada8:	b480      	push	{r7}
 800adaa:	b083      	sub	sp, #12
 800adac:	af00      	add	r7, sp, #0
 800adae:	6078      	str	r0, [r7, #4]
 800adb0:	460b      	mov	r3, r1
 800adb2:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800adb4:	78fb      	ldrb	r3, [r7, #3]
 800adb6:	2b0f      	cmp	r3, #15
 800adb8:	d80d      	bhi.n	800add6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800adba:	78fb      	ldrb	r3, [r7, #3]
 800adbc:	687a      	ldr	r2, [r7, #4]
 800adbe:	33e0      	adds	r3, #224	@ 0xe0
 800adc0:	009b      	lsls	r3, r3, #2
 800adc2:	4413      	add	r3, r2
 800adc4:	685a      	ldr	r2, [r3, #4]
 800adc6:	78fb      	ldrb	r3, [r7, #3]
 800adc8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800adcc:	6879      	ldr	r1, [r7, #4]
 800adce:	33e0      	adds	r3, #224	@ 0xe0
 800add0:	009b      	lsls	r3, r3, #2
 800add2:	440b      	add	r3, r1
 800add4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800add6:	2300      	movs	r3, #0
}
 800add8:	4618      	mov	r0, r3
 800adda:	370c      	adds	r7, #12
 800addc:	46bd      	mov	sp, r7
 800adde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade2:	4770      	bx	lr

0800ade4 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800ade4:	b480      	push	{r7}
 800ade6:	b085      	sub	sp, #20
 800ade8:	af00      	add	r7, sp, #0
 800adea:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800adec:	2300      	movs	r3, #0
 800adee:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800adf0:	2300      	movs	r3, #0
 800adf2:	73fb      	strb	r3, [r7, #15]
 800adf4:	e00f      	b.n	800ae16 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800adf6:	7bfb      	ldrb	r3, [r7, #15]
 800adf8:	687a      	ldr	r2, [r7, #4]
 800adfa:	33e0      	adds	r3, #224	@ 0xe0
 800adfc:	009b      	lsls	r3, r3, #2
 800adfe:	4413      	add	r3, r2
 800ae00:	685b      	ldr	r3, [r3, #4]
 800ae02:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d102      	bne.n	800ae10 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800ae0a:	7bfb      	ldrb	r3, [r7, #15]
 800ae0c:	b29b      	uxth	r3, r3
 800ae0e:	e007      	b.n	800ae20 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800ae10:	7bfb      	ldrb	r3, [r7, #15]
 800ae12:	3301      	adds	r3, #1
 800ae14:	73fb      	strb	r3, [r7, #15]
 800ae16:	7bfb      	ldrb	r3, [r7, #15]
 800ae18:	2b0f      	cmp	r3, #15
 800ae1a:	d9ec      	bls.n	800adf6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800ae1c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800ae20:	4618      	mov	r0, r3
 800ae22:	3714      	adds	r7, #20
 800ae24:	46bd      	mov	sp, r7
 800ae26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2a:	4770      	bx	lr

0800ae2c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800ae30:	2201      	movs	r2, #1
 800ae32:	490e      	ldr	r1, [pc, #56]	@ (800ae6c <MX_USB_HOST_Init+0x40>)
 800ae34:	480e      	ldr	r0, [pc, #56]	@ (800ae70 <MX_USB_HOST_Init+0x44>)
 800ae36:	f7fe fb0f 	bl	8009458 <USBH_Init>
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d001      	beq.n	800ae44 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800ae40:	f7f6 fe16 	bl	8001a70 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800ae44:	490b      	ldr	r1, [pc, #44]	@ (800ae74 <MX_USB_HOST_Init+0x48>)
 800ae46:	480a      	ldr	r0, [pc, #40]	@ (800ae70 <MX_USB_HOST_Init+0x44>)
 800ae48:	f7fe fbb1 	bl	80095ae <USBH_RegisterClass>
 800ae4c:	4603      	mov	r3, r0
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d001      	beq.n	800ae56 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800ae52:	f7f6 fe0d 	bl	8001a70 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800ae56:	4806      	ldr	r0, [pc, #24]	@ (800ae70 <MX_USB_HOST_Init+0x44>)
 800ae58:	f7fe fc35 	bl	80096c6 <USBH_Start>
 800ae5c:	4603      	mov	r3, r0
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d001      	beq.n	800ae66 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800ae62:	f7f6 fe05 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800ae66:	bf00      	nop
 800ae68:	bd80      	pop	{r7, pc}
 800ae6a:	bf00      	nop
 800ae6c:	0800ae8d 	.word	0x0800ae8d
 800ae70:	200004c8 	.word	0x200004c8
 800ae74:	20000010 	.word	0x20000010

0800ae78 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800ae78:	b580      	push	{r7, lr}
 800ae7a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800ae7c:	4802      	ldr	r0, [pc, #8]	@ (800ae88 <MX_USB_HOST_Process+0x10>)
 800ae7e:	f7fe fc33 	bl	80096e8 <USBH_Process>
}
 800ae82:	bf00      	nop
 800ae84:	bd80      	pop	{r7, pc}
 800ae86:	bf00      	nop
 800ae88:	200004c8 	.word	0x200004c8

0800ae8c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800ae8c:	b480      	push	{r7}
 800ae8e:	b083      	sub	sp, #12
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
 800ae94:	460b      	mov	r3, r1
 800ae96:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800ae98:	78fb      	ldrb	r3, [r7, #3]
 800ae9a:	3b01      	subs	r3, #1
 800ae9c:	2b04      	cmp	r3, #4
 800ae9e:	d819      	bhi.n	800aed4 <USBH_UserProcess+0x48>
 800aea0:	a201      	add	r2, pc, #4	@ (adr r2, 800aea8 <USBH_UserProcess+0x1c>)
 800aea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aea6:	bf00      	nop
 800aea8:	0800aed5 	.word	0x0800aed5
 800aeac:	0800aec5 	.word	0x0800aec5
 800aeb0:	0800aed5 	.word	0x0800aed5
 800aeb4:	0800aecd 	.word	0x0800aecd
 800aeb8:	0800aebd 	.word	0x0800aebd
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800aebc:	4b09      	ldr	r3, [pc, #36]	@ (800aee4 <USBH_UserProcess+0x58>)
 800aebe:	2203      	movs	r2, #3
 800aec0:	701a      	strb	r2, [r3, #0]
  break;
 800aec2:	e008      	b.n	800aed6 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800aec4:	4b07      	ldr	r3, [pc, #28]	@ (800aee4 <USBH_UserProcess+0x58>)
 800aec6:	2202      	movs	r2, #2
 800aec8:	701a      	strb	r2, [r3, #0]
  break;
 800aeca:	e004      	b.n	800aed6 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800aecc:	4b05      	ldr	r3, [pc, #20]	@ (800aee4 <USBH_UserProcess+0x58>)
 800aece:	2201      	movs	r2, #1
 800aed0:	701a      	strb	r2, [r3, #0]
  break;
 800aed2:	e000      	b.n	800aed6 <USBH_UserProcess+0x4a>

  default:
  break;
 800aed4:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800aed6:	bf00      	nop
 800aed8:	370c      	adds	r7, #12
 800aeda:	46bd      	mov	sp, r7
 800aedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee0:	4770      	bx	lr
 800aee2:	bf00      	nop
 800aee4:	200008a0 	.word	0x200008a0

0800aee8 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b08a      	sub	sp, #40	@ 0x28
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aef0:	f107 0314 	add.w	r3, r7, #20
 800aef4:	2200      	movs	r2, #0
 800aef6:	601a      	str	r2, [r3, #0]
 800aef8:	605a      	str	r2, [r3, #4]
 800aefa:	609a      	str	r2, [r3, #8]
 800aefc:	60da      	str	r2, [r3, #12]
 800aefe:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800af08:	d147      	bne.n	800af9a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800af0a:	2300      	movs	r3, #0
 800af0c:	613b      	str	r3, [r7, #16]
 800af0e:	4b25      	ldr	r3, [pc, #148]	@ (800afa4 <HAL_HCD_MspInit+0xbc>)
 800af10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af12:	4a24      	ldr	r2, [pc, #144]	@ (800afa4 <HAL_HCD_MspInit+0xbc>)
 800af14:	f043 0301 	orr.w	r3, r3, #1
 800af18:	6313      	str	r3, [r2, #48]	@ 0x30
 800af1a:	4b22      	ldr	r3, [pc, #136]	@ (800afa4 <HAL_HCD_MspInit+0xbc>)
 800af1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af1e:	f003 0301 	and.w	r3, r3, #1
 800af22:	613b      	str	r3, [r7, #16]
 800af24:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800af26:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800af2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800af2c:	2300      	movs	r3, #0
 800af2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af30:	2300      	movs	r3, #0
 800af32:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800af34:	f107 0314 	add.w	r3, r7, #20
 800af38:	4619      	mov	r1, r3
 800af3a:	481b      	ldr	r0, [pc, #108]	@ (800afa8 <HAL_HCD_MspInit+0xc0>)
 800af3c:	f7f7 fb20 	bl	8002580 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800af40:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800af44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800af46:	2302      	movs	r3, #2
 800af48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af4a:	2300      	movs	r3, #0
 800af4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800af4e:	2300      	movs	r3, #0
 800af50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800af52:	230a      	movs	r3, #10
 800af54:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800af56:	f107 0314 	add.w	r3, r7, #20
 800af5a:	4619      	mov	r1, r3
 800af5c:	4812      	ldr	r0, [pc, #72]	@ (800afa8 <HAL_HCD_MspInit+0xc0>)
 800af5e:	f7f7 fb0f 	bl	8002580 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800af62:	4b10      	ldr	r3, [pc, #64]	@ (800afa4 <HAL_HCD_MspInit+0xbc>)
 800af64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af66:	4a0f      	ldr	r2, [pc, #60]	@ (800afa4 <HAL_HCD_MspInit+0xbc>)
 800af68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af6c:	6353      	str	r3, [r2, #52]	@ 0x34
 800af6e:	2300      	movs	r3, #0
 800af70:	60fb      	str	r3, [r7, #12]
 800af72:	4b0c      	ldr	r3, [pc, #48]	@ (800afa4 <HAL_HCD_MspInit+0xbc>)
 800af74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af76:	4a0b      	ldr	r2, [pc, #44]	@ (800afa4 <HAL_HCD_MspInit+0xbc>)
 800af78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800af7c:	6453      	str	r3, [r2, #68]	@ 0x44
 800af7e:	4b09      	ldr	r3, [pc, #36]	@ (800afa4 <HAL_HCD_MspInit+0xbc>)
 800af80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800af86:	60fb      	str	r3, [r7, #12]
 800af88:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800af8a:	2200      	movs	r2, #0
 800af8c:	2100      	movs	r1, #0
 800af8e:	2043      	movs	r0, #67	@ 0x43
 800af90:	f7f7 fabf 	bl	8002512 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800af94:	2043      	movs	r0, #67	@ 0x43
 800af96:	f7f7 fad8 	bl	800254a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800af9a:	bf00      	nop
 800af9c:	3728      	adds	r7, #40	@ 0x28
 800af9e:	46bd      	mov	sp, r7
 800afa0:	bd80      	pop	{r7, pc}
 800afa2:	bf00      	nop
 800afa4:	40023800 	.word	0x40023800
 800afa8:	40020000 	.word	0x40020000

0800afac <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800afac:	b580      	push	{r7, lr}
 800afae:	b082      	sub	sp, #8
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800afba:	4618      	mov	r0, r3
 800afbc:	f7fe ff6d 	bl	8009e9a <USBH_LL_IncTimer>
}
 800afc0:	bf00      	nop
 800afc2:	3708      	adds	r7, #8
 800afc4:	46bd      	mov	sp, r7
 800afc6:	bd80      	pop	{r7, pc}

0800afc8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b082      	sub	sp, #8
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800afd6:	4618      	mov	r0, r3
 800afd8:	f7fe ffa9 	bl	8009f2e <USBH_LL_Connect>
}
 800afdc:	bf00      	nop
 800afde:	3708      	adds	r7, #8
 800afe0:	46bd      	mov	sp, r7
 800afe2:	bd80      	pop	{r7, pc}

0800afe4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800afe4:	b580      	push	{r7, lr}
 800afe6:	b082      	sub	sp, #8
 800afe8:	af00      	add	r7, sp, #0
 800afea:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800aff2:	4618      	mov	r0, r3
 800aff4:	f7fe ffb2 	bl	8009f5c <USBH_LL_Disconnect>
}
 800aff8:	bf00      	nop
 800affa:	3708      	adds	r7, #8
 800affc:	46bd      	mov	sp, r7
 800affe:	bd80      	pop	{r7, pc}

0800b000 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800b000:	b480      	push	{r7}
 800b002:	b083      	sub	sp, #12
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
 800b008:	460b      	mov	r3, r1
 800b00a:	70fb      	strb	r3, [r7, #3]
 800b00c:	4613      	mov	r3, r2
 800b00e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800b010:	bf00      	nop
 800b012:	370c      	adds	r7, #12
 800b014:	46bd      	mov	sp, r7
 800b016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01a:	4770      	bx	lr

0800b01c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b082      	sub	sp, #8
 800b020:	af00      	add	r7, sp, #0
 800b022:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b02a:	4618      	mov	r0, r3
 800b02c:	f7fe ff5f 	bl	8009eee <USBH_LL_PortEnabled>
}
 800b030:	bf00      	nop
 800b032:	3708      	adds	r7, #8
 800b034:	46bd      	mov	sp, r7
 800b036:	bd80      	pop	{r7, pc}

0800b038 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b038:	b580      	push	{r7, lr}
 800b03a:	b082      	sub	sp, #8
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b046:	4618      	mov	r0, r3
 800b048:	f7fe ff5f 	bl	8009f0a <USBH_LL_PortDisabled>
}
 800b04c:	bf00      	nop
 800b04e:	3708      	adds	r7, #8
 800b050:	46bd      	mov	sp, r7
 800b052:	bd80      	pop	{r7, pc}

0800b054 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800b054:	b580      	push	{r7, lr}
 800b056:	b082      	sub	sp, #8
 800b058:	af00      	add	r7, sp, #0
 800b05a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800b062:	2b01      	cmp	r3, #1
 800b064:	d12a      	bne.n	800b0bc <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800b066:	4a18      	ldr	r2, [pc, #96]	@ (800b0c8 <USBH_LL_Init+0x74>)
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	4a15      	ldr	r2, [pc, #84]	@ (800b0c8 <USBH_LL_Init+0x74>)
 800b072:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b076:	4b14      	ldr	r3, [pc, #80]	@ (800b0c8 <USBH_LL_Init+0x74>)
 800b078:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b07c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800b07e:	4b12      	ldr	r3, [pc, #72]	@ (800b0c8 <USBH_LL_Init+0x74>)
 800b080:	2208      	movs	r2, #8
 800b082:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800b084:	4b10      	ldr	r3, [pc, #64]	@ (800b0c8 <USBH_LL_Init+0x74>)
 800b086:	2201      	movs	r2, #1
 800b088:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b08a:	4b0f      	ldr	r3, [pc, #60]	@ (800b0c8 <USBH_LL_Init+0x74>)
 800b08c:	2200      	movs	r2, #0
 800b08e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800b090:	4b0d      	ldr	r3, [pc, #52]	@ (800b0c8 <USBH_LL_Init+0x74>)
 800b092:	2202      	movs	r2, #2
 800b094:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b096:	4b0c      	ldr	r3, [pc, #48]	@ (800b0c8 <USBH_LL_Init+0x74>)
 800b098:	2200      	movs	r2, #0
 800b09a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800b09c:	480a      	ldr	r0, [pc, #40]	@ (800b0c8 <USBH_LL_Init+0x74>)
 800b09e:	f7f7 fc24 	bl	80028ea <HAL_HCD_Init>
 800b0a2:	4603      	mov	r3, r0
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d001      	beq.n	800b0ac <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800b0a8:	f7f6 fce2 	bl	8001a70 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800b0ac:	4806      	ldr	r0, [pc, #24]	@ (800b0c8 <USBH_LL_Init+0x74>)
 800b0ae:	f7f8 f885 	bl	80031bc <HAL_HCD_GetCurrentFrame>
 800b0b2:	4603      	mov	r3, r0
 800b0b4:	4619      	mov	r1, r3
 800b0b6:	6878      	ldr	r0, [r7, #4]
 800b0b8:	f7fe fee0 	bl	8009e7c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800b0bc:	2300      	movs	r3, #0
}
 800b0be:	4618      	mov	r0, r3
 800b0c0:	3708      	adds	r7, #8
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	bd80      	pop	{r7, pc}
 800b0c6:	bf00      	nop
 800b0c8:	200008a4 	.word	0x200008a4

0800b0cc <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b084      	sub	sp, #16
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b0d8:	2300      	movs	r3, #0
 800b0da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	f7f7 fff2 	bl	80030cc <HAL_HCD_Start>
 800b0e8:	4603      	mov	r3, r0
 800b0ea:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b0ec:	7bfb      	ldrb	r3, [r7, #15]
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	f000 f95e 	bl	800b3b0 <USBH_Get_USB_Status>
 800b0f4:	4603      	mov	r3, r0
 800b0f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b0f8:	7bbb      	ldrb	r3, [r7, #14]
}
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	3710      	adds	r7, #16
 800b0fe:	46bd      	mov	sp, r7
 800b100:	bd80      	pop	{r7, pc}

0800b102 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800b102:	b580      	push	{r7, lr}
 800b104:	b084      	sub	sp, #16
 800b106:	af00      	add	r7, sp, #0
 800b108:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b10a:	2300      	movs	r3, #0
 800b10c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b10e:	2300      	movs	r3, #0
 800b110:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b118:	4618      	mov	r0, r3
 800b11a:	f7f7 fffa 	bl	8003112 <HAL_HCD_Stop>
 800b11e:	4603      	mov	r3, r0
 800b120:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b122:	7bfb      	ldrb	r3, [r7, #15]
 800b124:	4618      	mov	r0, r3
 800b126:	f000 f943 	bl	800b3b0 <USBH_Get_USB_Status>
 800b12a:	4603      	mov	r3, r0
 800b12c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b12e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b130:	4618      	mov	r0, r3
 800b132:	3710      	adds	r7, #16
 800b134:	46bd      	mov	sp, r7
 800b136:	bd80      	pop	{r7, pc}

0800b138 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b084      	sub	sp, #16
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800b140:	2301      	movs	r3, #1
 800b142:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b14a:	4618      	mov	r0, r3
 800b14c:	f7f8 f844 	bl	80031d8 <HAL_HCD_GetCurrentSpeed>
 800b150:	4603      	mov	r3, r0
 800b152:	2b02      	cmp	r3, #2
 800b154:	d00c      	beq.n	800b170 <USBH_LL_GetSpeed+0x38>
 800b156:	2b02      	cmp	r3, #2
 800b158:	d80d      	bhi.n	800b176 <USBH_LL_GetSpeed+0x3e>
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d002      	beq.n	800b164 <USBH_LL_GetSpeed+0x2c>
 800b15e:	2b01      	cmp	r3, #1
 800b160:	d003      	beq.n	800b16a <USBH_LL_GetSpeed+0x32>
 800b162:	e008      	b.n	800b176 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800b164:	2300      	movs	r3, #0
 800b166:	73fb      	strb	r3, [r7, #15]
    break;
 800b168:	e008      	b.n	800b17c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800b16a:	2301      	movs	r3, #1
 800b16c:	73fb      	strb	r3, [r7, #15]
    break;
 800b16e:	e005      	b.n	800b17c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800b170:	2302      	movs	r3, #2
 800b172:	73fb      	strb	r3, [r7, #15]
    break;
 800b174:	e002      	b.n	800b17c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800b176:	2301      	movs	r3, #1
 800b178:	73fb      	strb	r3, [r7, #15]
    break;
 800b17a:	bf00      	nop
  }
  return  speed;
 800b17c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b17e:	4618      	mov	r0, r3
 800b180:	3710      	adds	r7, #16
 800b182:	46bd      	mov	sp, r7
 800b184:	bd80      	pop	{r7, pc}

0800b186 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800b186:	b580      	push	{r7, lr}
 800b188:	b084      	sub	sp, #16
 800b18a:	af00      	add	r7, sp, #0
 800b18c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b18e:	2300      	movs	r3, #0
 800b190:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b192:	2300      	movs	r3, #0
 800b194:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b19c:	4618      	mov	r0, r3
 800b19e:	f7f7 ffd5 	bl	800314c <HAL_HCD_ResetPort>
 800b1a2:	4603      	mov	r3, r0
 800b1a4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b1a6:	7bfb      	ldrb	r3, [r7, #15]
 800b1a8:	4618      	mov	r0, r3
 800b1aa:	f000 f901 	bl	800b3b0 <USBH_Get_USB_Status>
 800b1ae:	4603      	mov	r3, r0
 800b1b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b1b2:	7bbb      	ldrb	r3, [r7, #14]
}
 800b1b4:	4618      	mov	r0, r3
 800b1b6:	3710      	adds	r7, #16
 800b1b8:	46bd      	mov	sp, r7
 800b1ba:	bd80      	pop	{r7, pc}

0800b1bc <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b082      	sub	sp, #8
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
 800b1c4:	460b      	mov	r3, r1
 800b1c6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b1ce:	78fa      	ldrb	r2, [r7, #3]
 800b1d0:	4611      	mov	r1, r2
 800b1d2:	4618      	mov	r0, r3
 800b1d4:	f7f7 ffdd 	bl	8003192 <HAL_HCD_HC_GetXferCount>
 800b1d8:	4603      	mov	r3, r0
}
 800b1da:	4618      	mov	r0, r3
 800b1dc:	3708      	adds	r7, #8
 800b1de:	46bd      	mov	sp, r7
 800b1e0:	bd80      	pop	{r7, pc}

0800b1e2 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b1e2:	b590      	push	{r4, r7, lr}
 800b1e4:	b089      	sub	sp, #36	@ 0x24
 800b1e6:	af04      	add	r7, sp, #16
 800b1e8:	6078      	str	r0, [r7, #4]
 800b1ea:	4608      	mov	r0, r1
 800b1ec:	4611      	mov	r1, r2
 800b1ee:	461a      	mov	r2, r3
 800b1f0:	4603      	mov	r3, r0
 800b1f2:	70fb      	strb	r3, [r7, #3]
 800b1f4:	460b      	mov	r3, r1
 800b1f6:	70bb      	strb	r3, [r7, #2]
 800b1f8:	4613      	mov	r3, r2
 800b1fa:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b200:	2300      	movs	r3, #0
 800b202:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800b20a:	787c      	ldrb	r4, [r7, #1]
 800b20c:	78ba      	ldrb	r2, [r7, #2]
 800b20e:	78f9      	ldrb	r1, [r7, #3]
 800b210:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b212:	9302      	str	r3, [sp, #8]
 800b214:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b218:	9301      	str	r3, [sp, #4]
 800b21a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b21e:	9300      	str	r3, [sp, #0]
 800b220:	4623      	mov	r3, r4
 800b222:	f7f7 fbc9 	bl	80029b8 <HAL_HCD_HC_Init>
 800b226:	4603      	mov	r3, r0
 800b228:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800b22a:	7bfb      	ldrb	r3, [r7, #15]
 800b22c:	4618      	mov	r0, r3
 800b22e:	f000 f8bf 	bl	800b3b0 <USBH_Get_USB_Status>
 800b232:	4603      	mov	r3, r0
 800b234:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b236:	7bbb      	ldrb	r3, [r7, #14]
}
 800b238:	4618      	mov	r0, r3
 800b23a:	3714      	adds	r7, #20
 800b23c:	46bd      	mov	sp, r7
 800b23e:	bd90      	pop	{r4, r7, pc}

0800b240 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b240:	b580      	push	{r7, lr}
 800b242:	b084      	sub	sp, #16
 800b244:	af00      	add	r7, sp, #0
 800b246:	6078      	str	r0, [r7, #4]
 800b248:	460b      	mov	r3, r1
 800b24a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b24c:	2300      	movs	r3, #0
 800b24e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b250:	2300      	movs	r3, #0
 800b252:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b25a:	78fa      	ldrb	r2, [r7, #3]
 800b25c:	4611      	mov	r1, r2
 800b25e:	4618      	mov	r0, r3
 800b260:	f7f7 fc62 	bl	8002b28 <HAL_HCD_HC_Halt>
 800b264:	4603      	mov	r3, r0
 800b266:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b268:	7bfb      	ldrb	r3, [r7, #15]
 800b26a:	4618      	mov	r0, r3
 800b26c:	f000 f8a0 	bl	800b3b0 <USBH_Get_USB_Status>
 800b270:	4603      	mov	r3, r0
 800b272:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b274:	7bbb      	ldrb	r3, [r7, #14]
}
 800b276:	4618      	mov	r0, r3
 800b278:	3710      	adds	r7, #16
 800b27a:	46bd      	mov	sp, r7
 800b27c:	bd80      	pop	{r7, pc}

0800b27e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800b27e:	b590      	push	{r4, r7, lr}
 800b280:	b089      	sub	sp, #36	@ 0x24
 800b282:	af04      	add	r7, sp, #16
 800b284:	6078      	str	r0, [r7, #4]
 800b286:	4608      	mov	r0, r1
 800b288:	4611      	mov	r1, r2
 800b28a:	461a      	mov	r2, r3
 800b28c:	4603      	mov	r3, r0
 800b28e:	70fb      	strb	r3, [r7, #3]
 800b290:	460b      	mov	r3, r1
 800b292:	70bb      	strb	r3, [r7, #2]
 800b294:	4613      	mov	r3, r2
 800b296:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b298:	2300      	movs	r3, #0
 800b29a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b29c:	2300      	movs	r3, #0
 800b29e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800b2a6:	787c      	ldrb	r4, [r7, #1]
 800b2a8:	78ba      	ldrb	r2, [r7, #2]
 800b2aa:	78f9      	ldrb	r1, [r7, #3]
 800b2ac:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b2b0:	9303      	str	r3, [sp, #12]
 800b2b2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b2b4:	9302      	str	r3, [sp, #8]
 800b2b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2b8:	9301      	str	r3, [sp, #4]
 800b2ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b2be:	9300      	str	r3, [sp, #0]
 800b2c0:	4623      	mov	r3, r4
 800b2c2:	f7f7 fc55 	bl	8002b70 <HAL_HCD_HC_SubmitRequest>
 800b2c6:	4603      	mov	r3, r0
 800b2c8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800b2ca:	7bfb      	ldrb	r3, [r7, #15]
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	f000 f86f 	bl	800b3b0 <USBH_Get_USB_Status>
 800b2d2:	4603      	mov	r3, r0
 800b2d4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b2d6:	7bbb      	ldrb	r3, [r7, #14]
}
 800b2d8:	4618      	mov	r0, r3
 800b2da:	3714      	adds	r7, #20
 800b2dc:	46bd      	mov	sp, r7
 800b2de:	bd90      	pop	{r4, r7, pc}

0800b2e0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b2e0:	b580      	push	{r7, lr}
 800b2e2:	b082      	sub	sp, #8
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	6078      	str	r0, [r7, #4]
 800b2e8:	460b      	mov	r3, r1
 800b2ea:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b2f2:	78fa      	ldrb	r2, [r7, #3]
 800b2f4:	4611      	mov	r1, r2
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	f7f7 ff36 	bl	8003168 <HAL_HCD_HC_GetURBState>
 800b2fc:	4603      	mov	r3, r0
}
 800b2fe:	4618      	mov	r0, r3
 800b300:	3708      	adds	r7, #8
 800b302:	46bd      	mov	sp, r7
 800b304:	bd80      	pop	{r7, pc}

0800b306 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800b306:	b580      	push	{r7, lr}
 800b308:	b082      	sub	sp, #8
 800b30a:	af00      	add	r7, sp, #0
 800b30c:	6078      	str	r0, [r7, #4]
 800b30e:	460b      	mov	r3, r1
 800b310:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800b318:	2b01      	cmp	r3, #1
 800b31a:	d103      	bne.n	800b324 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800b31c:	78fb      	ldrb	r3, [r7, #3]
 800b31e:	4618      	mov	r0, r3
 800b320:	f000 f872 	bl	800b408 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800b324:	20c8      	movs	r0, #200	@ 0xc8
 800b326:	f7f6 fff5 	bl	8002314 <HAL_Delay>
  return USBH_OK;
 800b32a:	2300      	movs	r3, #0
}
 800b32c:	4618      	mov	r0, r3
 800b32e:	3708      	adds	r7, #8
 800b330:	46bd      	mov	sp, r7
 800b332:	bd80      	pop	{r7, pc}

0800b334 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800b334:	b480      	push	{r7}
 800b336:	b085      	sub	sp, #20
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
 800b33c:	460b      	mov	r3, r1
 800b33e:	70fb      	strb	r3, [r7, #3]
 800b340:	4613      	mov	r3, r2
 800b342:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b34a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800b34c:	78fa      	ldrb	r2, [r7, #3]
 800b34e:	68f9      	ldr	r1, [r7, #12]
 800b350:	4613      	mov	r3, r2
 800b352:	011b      	lsls	r3, r3, #4
 800b354:	1a9b      	subs	r3, r3, r2
 800b356:	009b      	lsls	r3, r3, #2
 800b358:	440b      	add	r3, r1
 800b35a:	3317      	adds	r3, #23
 800b35c:	781b      	ldrb	r3, [r3, #0]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d00a      	beq.n	800b378 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800b362:	78fa      	ldrb	r2, [r7, #3]
 800b364:	68f9      	ldr	r1, [r7, #12]
 800b366:	4613      	mov	r3, r2
 800b368:	011b      	lsls	r3, r3, #4
 800b36a:	1a9b      	subs	r3, r3, r2
 800b36c:	009b      	lsls	r3, r3, #2
 800b36e:	440b      	add	r3, r1
 800b370:	333c      	adds	r3, #60	@ 0x3c
 800b372:	78ba      	ldrb	r2, [r7, #2]
 800b374:	701a      	strb	r2, [r3, #0]
 800b376:	e009      	b.n	800b38c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800b378:	78fa      	ldrb	r2, [r7, #3]
 800b37a:	68f9      	ldr	r1, [r7, #12]
 800b37c:	4613      	mov	r3, r2
 800b37e:	011b      	lsls	r3, r3, #4
 800b380:	1a9b      	subs	r3, r3, r2
 800b382:	009b      	lsls	r3, r3, #2
 800b384:	440b      	add	r3, r1
 800b386:	333d      	adds	r3, #61	@ 0x3d
 800b388:	78ba      	ldrb	r2, [r7, #2]
 800b38a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800b38c:	2300      	movs	r3, #0
}
 800b38e:	4618      	mov	r0, r3
 800b390:	3714      	adds	r7, #20
 800b392:	46bd      	mov	sp, r7
 800b394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b398:	4770      	bx	lr

0800b39a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800b39a:	b580      	push	{r7, lr}
 800b39c:	b082      	sub	sp, #8
 800b39e:	af00      	add	r7, sp, #0
 800b3a0:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800b3a2:	6878      	ldr	r0, [r7, #4]
 800b3a4:	f7f6 ffb6 	bl	8002314 <HAL_Delay>
}
 800b3a8:	bf00      	nop
 800b3aa:	3708      	adds	r7, #8
 800b3ac:	46bd      	mov	sp, r7
 800b3ae:	bd80      	pop	{r7, pc}

0800b3b0 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b3b0:	b480      	push	{r7}
 800b3b2:	b085      	sub	sp, #20
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	4603      	mov	r3, r0
 800b3b8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b3be:	79fb      	ldrb	r3, [r7, #7]
 800b3c0:	2b03      	cmp	r3, #3
 800b3c2:	d817      	bhi.n	800b3f4 <USBH_Get_USB_Status+0x44>
 800b3c4:	a201      	add	r2, pc, #4	@ (adr r2, 800b3cc <USBH_Get_USB_Status+0x1c>)
 800b3c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3ca:	bf00      	nop
 800b3cc:	0800b3dd 	.word	0x0800b3dd
 800b3d0:	0800b3e3 	.word	0x0800b3e3
 800b3d4:	0800b3e9 	.word	0x0800b3e9
 800b3d8:	0800b3ef 	.word	0x0800b3ef
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800b3dc:	2300      	movs	r3, #0
 800b3de:	73fb      	strb	r3, [r7, #15]
    break;
 800b3e0:	e00b      	b.n	800b3fa <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800b3e2:	2302      	movs	r3, #2
 800b3e4:	73fb      	strb	r3, [r7, #15]
    break;
 800b3e6:	e008      	b.n	800b3fa <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800b3e8:	2301      	movs	r3, #1
 800b3ea:	73fb      	strb	r3, [r7, #15]
    break;
 800b3ec:	e005      	b.n	800b3fa <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800b3ee:	2302      	movs	r3, #2
 800b3f0:	73fb      	strb	r3, [r7, #15]
    break;
 800b3f2:	e002      	b.n	800b3fa <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800b3f4:	2302      	movs	r3, #2
 800b3f6:	73fb      	strb	r3, [r7, #15]
    break;
 800b3f8:	bf00      	nop
  }
  return usb_status;
 800b3fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3fc:	4618      	mov	r0, r3
 800b3fe:	3714      	adds	r7, #20
 800b400:	46bd      	mov	sp, r7
 800b402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b406:	4770      	bx	lr

0800b408 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800b408:	b580      	push	{r7, lr}
 800b40a:	b084      	sub	sp, #16
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	4603      	mov	r3, r0
 800b410:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800b412:	79fb      	ldrb	r3, [r7, #7]
 800b414:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800b416:	79fb      	ldrb	r3, [r7, #7]
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d102      	bne.n	800b422 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800b41c:	2300      	movs	r3, #0
 800b41e:	73fb      	strb	r3, [r7, #15]
 800b420:	e001      	b.n	800b426 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800b422:	2301      	movs	r3, #1
 800b424:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800b426:	7bfb      	ldrb	r3, [r7, #15]
 800b428:	461a      	mov	r2, r3
 800b42a:	2101      	movs	r1, #1
 800b42c:	4803      	ldr	r0, [pc, #12]	@ (800b43c <MX_DriverVbusFS+0x34>)
 800b42e:	f7f7 fa43 	bl	80028b8 <HAL_GPIO_WritePin>
}
 800b432:	bf00      	nop
 800b434:	3710      	adds	r7, #16
 800b436:	46bd      	mov	sp, r7
 800b438:	bd80      	pop	{r7, pc}
 800b43a:	bf00      	nop
 800b43c:	40020800 	.word	0x40020800

0800b440 <malloc>:
 800b440:	4b02      	ldr	r3, [pc, #8]	@ (800b44c <malloc+0xc>)
 800b442:	4601      	mov	r1, r0
 800b444:	6818      	ldr	r0, [r3, #0]
 800b446:	f000 b82d 	b.w	800b4a4 <_malloc_r>
 800b44a:	bf00      	nop
 800b44c:	2000003c 	.word	0x2000003c

0800b450 <free>:
 800b450:	4b02      	ldr	r3, [pc, #8]	@ (800b45c <free+0xc>)
 800b452:	4601      	mov	r1, r0
 800b454:	6818      	ldr	r0, [r3, #0]
 800b456:	f001 bd07 	b.w	800ce68 <_free_r>
 800b45a:	bf00      	nop
 800b45c:	2000003c 	.word	0x2000003c

0800b460 <sbrk_aligned>:
 800b460:	b570      	push	{r4, r5, r6, lr}
 800b462:	4e0f      	ldr	r6, [pc, #60]	@ (800b4a0 <sbrk_aligned+0x40>)
 800b464:	460c      	mov	r4, r1
 800b466:	6831      	ldr	r1, [r6, #0]
 800b468:	4605      	mov	r5, r0
 800b46a:	b911      	cbnz	r1, 800b472 <sbrk_aligned+0x12>
 800b46c:	f000 fe54 	bl	800c118 <_sbrk_r>
 800b470:	6030      	str	r0, [r6, #0]
 800b472:	4621      	mov	r1, r4
 800b474:	4628      	mov	r0, r5
 800b476:	f000 fe4f 	bl	800c118 <_sbrk_r>
 800b47a:	1c43      	adds	r3, r0, #1
 800b47c:	d103      	bne.n	800b486 <sbrk_aligned+0x26>
 800b47e:	f04f 34ff 	mov.w	r4, #4294967295
 800b482:	4620      	mov	r0, r4
 800b484:	bd70      	pop	{r4, r5, r6, pc}
 800b486:	1cc4      	adds	r4, r0, #3
 800b488:	f024 0403 	bic.w	r4, r4, #3
 800b48c:	42a0      	cmp	r0, r4
 800b48e:	d0f8      	beq.n	800b482 <sbrk_aligned+0x22>
 800b490:	1a21      	subs	r1, r4, r0
 800b492:	4628      	mov	r0, r5
 800b494:	f000 fe40 	bl	800c118 <_sbrk_r>
 800b498:	3001      	adds	r0, #1
 800b49a:	d1f2      	bne.n	800b482 <sbrk_aligned+0x22>
 800b49c:	e7ef      	b.n	800b47e <sbrk_aligned+0x1e>
 800b49e:	bf00      	nop
 800b4a0:	20000c84 	.word	0x20000c84

0800b4a4 <_malloc_r>:
 800b4a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b4a8:	1ccd      	adds	r5, r1, #3
 800b4aa:	f025 0503 	bic.w	r5, r5, #3
 800b4ae:	3508      	adds	r5, #8
 800b4b0:	2d0c      	cmp	r5, #12
 800b4b2:	bf38      	it	cc
 800b4b4:	250c      	movcc	r5, #12
 800b4b6:	2d00      	cmp	r5, #0
 800b4b8:	4606      	mov	r6, r0
 800b4ba:	db01      	blt.n	800b4c0 <_malloc_r+0x1c>
 800b4bc:	42a9      	cmp	r1, r5
 800b4be:	d904      	bls.n	800b4ca <_malloc_r+0x26>
 800b4c0:	230c      	movs	r3, #12
 800b4c2:	6033      	str	r3, [r6, #0]
 800b4c4:	2000      	movs	r0, #0
 800b4c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b4ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b5a0 <_malloc_r+0xfc>
 800b4ce:	f000 f869 	bl	800b5a4 <__malloc_lock>
 800b4d2:	f8d8 3000 	ldr.w	r3, [r8]
 800b4d6:	461c      	mov	r4, r3
 800b4d8:	bb44      	cbnz	r4, 800b52c <_malloc_r+0x88>
 800b4da:	4629      	mov	r1, r5
 800b4dc:	4630      	mov	r0, r6
 800b4de:	f7ff ffbf 	bl	800b460 <sbrk_aligned>
 800b4e2:	1c43      	adds	r3, r0, #1
 800b4e4:	4604      	mov	r4, r0
 800b4e6:	d158      	bne.n	800b59a <_malloc_r+0xf6>
 800b4e8:	f8d8 4000 	ldr.w	r4, [r8]
 800b4ec:	4627      	mov	r7, r4
 800b4ee:	2f00      	cmp	r7, #0
 800b4f0:	d143      	bne.n	800b57a <_malloc_r+0xd6>
 800b4f2:	2c00      	cmp	r4, #0
 800b4f4:	d04b      	beq.n	800b58e <_malloc_r+0xea>
 800b4f6:	6823      	ldr	r3, [r4, #0]
 800b4f8:	4639      	mov	r1, r7
 800b4fa:	4630      	mov	r0, r6
 800b4fc:	eb04 0903 	add.w	r9, r4, r3
 800b500:	f000 fe0a 	bl	800c118 <_sbrk_r>
 800b504:	4581      	cmp	r9, r0
 800b506:	d142      	bne.n	800b58e <_malloc_r+0xea>
 800b508:	6821      	ldr	r1, [r4, #0]
 800b50a:	1a6d      	subs	r5, r5, r1
 800b50c:	4629      	mov	r1, r5
 800b50e:	4630      	mov	r0, r6
 800b510:	f7ff ffa6 	bl	800b460 <sbrk_aligned>
 800b514:	3001      	adds	r0, #1
 800b516:	d03a      	beq.n	800b58e <_malloc_r+0xea>
 800b518:	6823      	ldr	r3, [r4, #0]
 800b51a:	442b      	add	r3, r5
 800b51c:	6023      	str	r3, [r4, #0]
 800b51e:	f8d8 3000 	ldr.w	r3, [r8]
 800b522:	685a      	ldr	r2, [r3, #4]
 800b524:	bb62      	cbnz	r2, 800b580 <_malloc_r+0xdc>
 800b526:	f8c8 7000 	str.w	r7, [r8]
 800b52a:	e00f      	b.n	800b54c <_malloc_r+0xa8>
 800b52c:	6822      	ldr	r2, [r4, #0]
 800b52e:	1b52      	subs	r2, r2, r5
 800b530:	d420      	bmi.n	800b574 <_malloc_r+0xd0>
 800b532:	2a0b      	cmp	r2, #11
 800b534:	d917      	bls.n	800b566 <_malloc_r+0xc2>
 800b536:	1961      	adds	r1, r4, r5
 800b538:	42a3      	cmp	r3, r4
 800b53a:	6025      	str	r5, [r4, #0]
 800b53c:	bf18      	it	ne
 800b53e:	6059      	strne	r1, [r3, #4]
 800b540:	6863      	ldr	r3, [r4, #4]
 800b542:	bf08      	it	eq
 800b544:	f8c8 1000 	streq.w	r1, [r8]
 800b548:	5162      	str	r2, [r4, r5]
 800b54a:	604b      	str	r3, [r1, #4]
 800b54c:	4630      	mov	r0, r6
 800b54e:	f000 f82f 	bl	800b5b0 <__malloc_unlock>
 800b552:	f104 000b 	add.w	r0, r4, #11
 800b556:	1d23      	adds	r3, r4, #4
 800b558:	f020 0007 	bic.w	r0, r0, #7
 800b55c:	1ac2      	subs	r2, r0, r3
 800b55e:	bf1c      	itt	ne
 800b560:	1a1b      	subne	r3, r3, r0
 800b562:	50a3      	strne	r3, [r4, r2]
 800b564:	e7af      	b.n	800b4c6 <_malloc_r+0x22>
 800b566:	6862      	ldr	r2, [r4, #4]
 800b568:	42a3      	cmp	r3, r4
 800b56a:	bf0c      	ite	eq
 800b56c:	f8c8 2000 	streq.w	r2, [r8]
 800b570:	605a      	strne	r2, [r3, #4]
 800b572:	e7eb      	b.n	800b54c <_malloc_r+0xa8>
 800b574:	4623      	mov	r3, r4
 800b576:	6864      	ldr	r4, [r4, #4]
 800b578:	e7ae      	b.n	800b4d8 <_malloc_r+0x34>
 800b57a:	463c      	mov	r4, r7
 800b57c:	687f      	ldr	r7, [r7, #4]
 800b57e:	e7b6      	b.n	800b4ee <_malloc_r+0x4a>
 800b580:	461a      	mov	r2, r3
 800b582:	685b      	ldr	r3, [r3, #4]
 800b584:	42a3      	cmp	r3, r4
 800b586:	d1fb      	bne.n	800b580 <_malloc_r+0xdc>
 800b588:	2300      	movs	r3, #0
 800b58a:	6053      	str	r3, [r2, #4]
 800b58c:	e7de      	b.n	800b54c <_malloc_r+0xa8>
 800b58e:	230c      	movs	r3, #12
 800b590:	6033      	str	r3, [r6, #0]
 800b592:	4630      	mov	r0, r6
 800b594:	f000 f80c 	bl	800b5b0 <__malloc_unlock>
 800b598:	e794      	b.n	800b4c4 <_malloc_r+0x20>
 800b59a:	6005      	str	r5, [r0, #0]
 800b59c:	e7d6      	b.n	800b54c <_malloc_r+0xa8>
 800b59e:	bf00      	nop
 800b5a0:	20000c88 	.word	0x20000c88

0800b5a4 <__malloc_lock>:
 800b5a4:	4801      	ldr	r0, [pc, #4]	@ (800b5ac <__malloc_lock+0x8>)
 800b5a6:	f000 be04 	b.w	800c1b2 <__retarget_lock_acquire_recursive>
 800b5aa:	bf00      	nop
 800b5ac:	20000dcc 	.word	0x20000dcc

0800b5b0 <__malloc_unlock>:
 800b5b0:	4801      	ldr	r0, [pc, #4]	@ (800b5b8 <__malloc_unlock+0x8>)
 800b5b2:	f000 bdff 	b.w	800c1b4 <__retarget_lock_release_recursive>
 800b5b6:	bf00      	nop
 800b5b8:	20000dcc 	.word	0x20000dcc

0800b5bc <__cvt>:
 800b5bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b5c0:	ec57 6b10 	vmov	r6, r7, d0
 800b5c4:	2f00      	cmp	r7, #0
 800b5c6:	460c      	mov	r4, r1
 800b5c8:	4619      	mov	r1, r3
 800b5ca:	463b      	mov	r3, r7
 800b5cc:	bfbb      	ittet	lt
 800b5ce:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b5d2:	461f      	movlt	r7, r3
 800b5d4:	2300      	movge	r3, #0
 800b5d6:	232d      	movlt	r3, #45	@ 0x2d
 800b5d8:	700b      	strb	r3, [r1, #0]
 800b5da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b5dc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b5e0:	4691      	mov	r9, r2
 800b5e2:	f023 0820 	bic.w	r8, r3, #32
 800b5e6:	bfbc      	itt	lt
 800b5e8:	4632      	movlt	r2, r6
 800b5ea:	4616      	movlt	r6, r2
 800b5ec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b5f0:	d005      	beq.n	800b5fe <__cvt+0x42>
 800b5f2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b5f6:	d100      	bne.n	800b5fa <__cvt+0x3e>
 800b5f8:	3401      	adds	r4, #1
 800b5fa:	2102      	movs	r1, #2
 800b5fc:	e000      	b.n	800b600 <__cvt+0x44>
 800b5fe:	2103      	movs	r1, #3
 800b600:	ab03      	add	r3, sp, #12
 800b602:	9301      	str	r3, [sp, #4]
 800b604:	ab02      	add	r3, sp, #8
 800b606:	9300      	str	r3, [sp, #0]
 800b608:	ec47 6b10 	vmov	d0, r6, r7
 800b60c:	4653      	mov	r3, sl
 800b60e:	4622      	mov	r2, r4
 800b610:	f000 fe5a 	bl	800c2c8 <_dtoa_r>
 800b614:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b618:	4605      	mov	r5, r0
 800b61a:	d119      	bne.n	800b650 <__cvt+0x94>
 800b61c:	f019 0f01 	tst.w	r9, #1
 800b620:	d00e      	beq.n	800b640 <__cvt+0x84>
 800b622:	eb00 0904 	add.w	r9, r0, r4
 800b626:	2200      	movs	r2, #0
 800b628:	2300      	movs	r3, #0
 800b62a:	4630      	mov	r0, r6
 800b62c:	4639      	mov	r1, r7
 800b62e:	f7f5 fa4b 	bl	8000ac8 <__aeabi_dcmpeq>
 800b632:	b108      	cbz	r0, 800b638 <__cvt+0x7c>
 800b634:	f8cd 900c 	str.w	r9, [sp, #12]
 800b638:	2230      	movs	r2, #48	@ 0x30
 800b63a:	9b03      	ldr	r3, [sp, #12]
 800b63c:	454b      	cmp	r3, r9
 800b63e:	d31e      	bcc.n	800b67e <__cvt+0xc2>
 800b640:	9b03      	ldr	r3, [sp, #12]
 800b642:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b644:	1b5b      	subs	r3, r3, r5
 800b646:	4628      	mov	r0, r5
 800b648:	6013      	str	r3, [r2, #0]
 800b64a:	b004      	add	sp, #16
 800b64c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b650:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b654:	eb00 0904 	add.w	r9, r0, r4
 800b658:	d1e5      	bne.n	800b626 <__cvt+0x6a>
 800b65a:	7803      	ldrb	r3, [r0, #0]
 800b65c:	2b30      	cmp	r3, #48	@ 0x30
 800b65e:	d10a      	bne.n	800b676 <__cvt+0xba>
 800b660:	2200      	movs	r2, #0
 800b662:	2300      	movs	r3, #0
 800b664:	4630      	mov	r0, r6
 800b666:	4639      	mov	r1, r7
 800b668:	f7f5 fa2e 	bl	8000ac8 <__aeabi_dcmpeq>
 800b66c:	b918      	cbnz	r0, 800b676 <__cvt+0xba>
 800b66e:	f1c4 0401 	rsb	r4, r4, #1
 800b672:	f8ca 4000 	str.w	r4, [sl]
 800b676:	f8da 3000 	ldr.w	r3, [sl]
 800b67a:	4499      	add	r9, r3
 800b67c:	e7d3      	b.n	800b626 <__cvt+0x6a>
 800b67e:	1c59      	adds	r1, r3, #1
 800b680:	9103      	str	r1, [sp, #12]
 800b682:	701a      	strb	r2, [r3, #0]
 800b684:	e7d9      	b.n	800b63a <__cvt+0x7e>

0800b686 <__exponent>:
 800b686:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b688:	2900      	cmp	r1, #0
 800b68a:	bfba      	itte	lt
 800b68c:	4249      	neglt	r1, r1
 800b68e:	232d      	movlt	r3, #45	@ 0x2d
 800b690:	232b      	movge	r3, #43	@ 0x2b
 800b692:	2909      	cmp	r1, #9
 800b694:	7002      	strb	r2, [r0, #0]
 800b696:	7043      	strb	r3, [r0, #1]
 800b698:	dd29      	ble.n	800b6ee <__exponent+0x68>
 800b69a:	f10d 0307 	add.w	r3, sp, #7
 800b69e:	461d      	mov	r5, r3
 800b6a0:	270a      	movs	r7, #10
 800b6a2:	461a      	mov	r2, r3
 800b6a4:	fbb1 f6f7 	udiv	r6, r1, r7
 800b6a8:	fb07 1416 	mls	r4, r7, r6, r1
 800b6ac:	3430      	adds	r4, #48	@ 0x30
 800b6ae:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b6b2:	460c      	mov	r4, r1
 800b6b4:	2c63      	cmp	r4, #99	@ 0x63
 800b6b6:	f103 33ff 	add.w	r3, r3, #4294967295
 800b6ba:	4631      	mov	r1, r6
 800b6bc:	dcf1      	bgt.n	800b6a2 <__exponent+0x1c>
 800b6be:	3130      	adds	r1, #48	@ 0x30
 800b6c0:	1e94      	subs	r4, r2, #2
 800b6c2:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b6c6:	1c41      	adds	r1, r0, #1
 800b6c8:	4623      	mov	r3, r4
 800b6ca:	42ab      	cmp	r3, r5
 800b6cc:	d30a      	bcc.n	800b6e4 <__exponent+0x5e>
 800b6ce:	f10d 0309 	add.w	r3, sp, #9
 800b6d2:	1a9b      	subs	r3, r3, r2
 800b6d4:	42ac      	cmp	r4, r5
 800b6d6:	bf88      	it	hi
 800b6d8:	2300      	movhi	r3, #0
 800b6da:	3302      	adds	r3, #2
 800b6dc:	4403      	add	r3, r0
 800b6de:	1a18      	subs	r0, r3, r0
 800b6e0:	b003      	add	sp, #12
 800b6e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b6e4:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b6e8:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b6ec:	e7ed      	b.n	800b6ca <__exponent+0x44>
 800b6ee:	2330      	movs	r3, #48	@ 0x30
 800b6f0:	3130      	adds	r1, #48	@ 0x30
 800b6f2:	7083      	strb	r3, [r0, #2]
 800b6f4:	70c1      	strb	r1, [r0, #3]
 800b6f6:	1d03      	adds	r3, r0, #4
 800b6f8:	e7f1      	b.n	800b6de <__exponent+0x58>
	...

0800b6fc <_printf_float>:
 800b6fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b700:	b08d      	sub	sp, #52	@ 0x34
 800b702:	460c      	mov	r4, r1
 800b704:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b708:	4616      	mov	r6, r2
 800b70a:	461f      	mov	r7, r3
 800b70c:	4605      	mov	r5, r0
 800b70e:	f000 fccb 	bl	800c0a8 <_localeconv_r>
 800b712:	6803      	ldr	r3, [r0, #0]
 800b714:	9304      	str	r3, [sp, #16]
 800b716:	4618      	mov	r0, r3
 800b718:	f7f4 fdaa 	bl	8000270 <strlen>
 800b71c:	2300      	movs	r3, #0
 800b71e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b720:	f8d8 3000 	ldr.w	r3, [r8]
 800b724:	9005      	str	r0, [sp, #20]
 800b726:	3307      	adds	r3, #7
 800b728:	f023 0307 	bic.w	r3, r3, #7
 800b72c:	f103 0208 	add.w	r2, r3, #8
 800b730:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b734:	f8d4 b000 	ldr.w	fp, [r4]
 800b738:	f8c8 2000 	str.w	r2, [r8]
 800b73c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b740:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b744:	9307      	str	r3, [sp, #28]
 800b746:	f8cd 8018 	str.w	r8, [sp, #24]
 800b74a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b74e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b752:	4b9c      	ldr	r3, [pc, #624]	@ (800b9c4 <_printf_float+0x2c8>)
 800b754:	f04f 32ff 	mov.w	r2, #4294967295
 800b758:	f7f5 f9e8 	bl	8000b2c <__aeabi_dcmpun>
 800b75c:	bb70      	cbnz	r0, 800b7bc <_printf_float+0xc0>
 800b75e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b762:	4b98      	ldr	r3, [pc, #608]	@ (800b9c4 <_printf_float+0x2c8>)
 800b764:	f04f 32ff 	mov.w	r2, #4294967295
 800b768:	f7f5 f9c2 	bl	8000af0 <__aeabi_dcmple>
 800b76c:	bb30      	cbnz	r0, 800b7bc <_printf_float+0xc0>
 800b76e:	2200      	movs	r2, #0
 800b770:	2300      	movs	r3, #0
 800b772:	4640      	mov	r0, r8
 800b774:	4649      	mov	r1, r9
 800b776:	f7f5 f9b1 	bl	8000adc <__aeabi_dcmplt>
 800b77a:	b110      	cbz	r0, 800b782 <_printf_float+0x86>
 800b77c:	232d      	movs	r3, #45	@ 0x2d
 800b77e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b782:	4a91      	ldr	r2, [pc, #580]	@ (800b9c8 <_printf_float+0x2cc>)
 800b784:	4b91      	ldr	r3, [pc, #580]	@ (800b9cc <_printf_float+0x2d0>)
 800b786:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b78a:	bf8c      	ite	hi
 800b78c:	4690      	movhi	r8, r2
 800b78e:	4698      	movls	r8, r3
 800b790:	2303      	movs	r3, #3
 800b792:	6123      	str	r3, [r4, #16]
 800b794:	f02b 0304 	bic.w	r3, fp, #4
 800b798:	6023      	str	r3, [r4, #0]
 800b79a:	f04f 0900 	mov.w	r9, #0
 800b79e:	9700      	str	r7, [sp, #0]
 800b7a0:	4633      	mov	r3, r6
 800b7a2:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b7a4:	4621      	mov	r1, r4
 800b7a6:	4628      	mov	r0, r5
 800b7a8:	f000 f9d2 	bl	800bb50 <_printf_common>
 800b7ac:	3001      	adds	r0, #1
 800b7ae:	f040 808d 	bne.w	800b8cc <_printf_float+0x1d0>
 800b7b2:	f04f 30ff 	mov.w	r0, #4294967295
 800b7b6:	b00d      	add	sp, #52	@ 0x34
 800b7b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7bc:	4642      	mov	r2, r8
 800b7be:	464b      	mov	r3, r9
 800b7c0:	4640      	mov	r0, r8
 800b7c2:	4649      	mov	r1, r9
 800b7c4:	f7f5 f9b2 	bl	8000b2c <__aeabi_dcmpun>
 800b7c8:	b140      	cbz	r0, 800b7dc <_printf_float+0xe0>
 800b7ca:	464b      	mov	r3, r9
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	bfbc      	itt	lt
 800b7d0:	232d      	movlt	r3, #45	@ 0x2d
 800b7d2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b7d6:	4a7e      	ldr	r2, [pc, #504]	@ (800b9d0 <_printf_float+0x2d4>)
 800b7d8:	4b7e      	ldr	r3, [pc, #504]	@ (800b9d4 <_printf_float+0x2d8>)
 800b7da:	e7d4      	b.n	800b786 <_printf_float+0x8a>
 800b7dc:	6863      	ldr	r3, [r4, #4]
 800b7de:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b7e2:	9206      	str	r2, [sp, #24]
 800b7e4:	1c5a      	adds	r2, r3, #1
 800b7e6:	d13b      	bne.n	800b860 <_printf_float+0x164>
 800b7e8:	2306      	movs	r3, #6
 800b7ea:	6063      	str	r3, [r4, #4]
 800b7ec:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	6022      	str	r2, [r4, #0]
 800b7f4:	9303      	str	r3, [sp, #12]
 800b7f6:	ab0a      	add	r3, sp, #40	@ 0x28
 800b7f8:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b7fc:	ab09      	add	r3, sp, #36	@ 0x24
 800b7fe:	9300      	str	r3, [sp, #0]
 800b800:	6861      	ldr	r1, [r4, #4]
 800b802:	ec49 8b10 	vmov	d0, r8, r9
 800b806:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b80a:	4628      	mov	r0, r5
 800b80c:	f7ff fed6 	bl	800b5bc <__cvt>
 800b810:	9b06      	ldr	r3, [sp, #24]
 800b812:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b814:	2b47      	cmp	r3, #71	@ 0x47
 800b816:	4680      	mov	r8, r0
 800b818:	d129      	bne.n	800b86e <_printf_float+0x172>
 800b81a:	1cc8      	adds	r0, r1, #3
 800b81c:	db02      	blt.n	800b824 <_printf_float+0x128>
 800b81e:	6863      	ldr	r3, [r4, #4]
 800b820:	4299      	cmp	r1, r3
 800b822:	dd41      	ble.n	800b8a8 <_printf_float+0x1ac>
 800b824:	f1aa 0a02 	sub.w	sl, sl, #2
 800b828:	fa5f fa8a 	uxtb.w	sl, sl
 800b82c:	3901      	subs	r1, #1
 800b82e:	4652      	mov	r2, sl
 800b830:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b834:	9109      	str	r1, [sp, #36]	@ 0x24
 800b836:	f7ff ff26 	bl	800b686 <__exponent>
 800b83a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b83c:	1813      	adds	r3, r2, r0
 800b83e:	2a01      	cmp	r2, #1
 800b840:	4681      	mov	r9, r0
 800b842:	6123      	str	r3, [r4, #16]
 800b844:	dc02      	bgt.n	800b84c <_printf_float+0x150>
 800b846:	6822      	ldr	r2, [r4, #0]
 800b848:	07d2      	lsls	r2, r2, #31
 800b84a:	d501      	bpl.n	800b850 <_printf_float+0x154>
 800b84c:	3301      	adds	r3, #1
 800b84e:	6123      	str	r3, [r4, #16]
 800b850:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b854:	2b00      	cmp	r3, #0
 800b856:	d0a2      	beq.n	800b79e <_printf_float+0xa2>
 800b858:	232d      	movs	r3, #45	@ 0x2d
 800b85a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b85e:	e79e      	b.n	800b79e <_printf_float+0xa2>
 800b860:	9a06      	ldr	r2, [sp, #24]
 800b862:	2a47      	cmp	r2, #71	@ 0x47
 800b864:	d1c2      	bne.n	800b7ec <_printf_float+0xf0>
 800b866:	2b00      	cmp	r3, #0
 800b868:	d1c0      	bne.n	800b7ec <_printf_float+0xf0>
 800b86a:	2301      	movs	r3, #1
 800b86c:	e7bd      	b.n	800b7ea <_printf_float+0xee>
 800b86e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b872:	d9db      	bls.n	800b82c <_printf_float+0x130>
 800b874:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b878:	d118      	bne.n	800b8ac <_printf_float+0x1b0>
 800b87a:	2900      	cmp	r1, #0
 800b87c:	6863      	ldr	r3, [r4, #4]
 800b87e:	dd0b      	ble.n	800b898 <_printf_float+0x19c>
 800b880:	6121      	str	r1, [r4, #16]
 800b882:	b913      	cbnz	r3, 800b88a <_printf_float+0x18e>
 800b884:	6822      	ldr	r2, [r4, #0]
 800b886:	07d0      	lsls	r0, r2, #31
 800b888:	d502      	bpl.n	800b890 <_printf_float+0x194>
 800b88a:	3301      	adds	r3, #1
 800b88c:	440b      	add	r3, r1
 800b88e:	6123      	str	r3, [r4, #16]
 800b890:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b892:	f04f 0900 	mov.w	r9, #0
 800b896:	e7db      	b.n	800b850 <_printf_float+0x154>
 800b898:	b913      	cbnz	r3, 800b8a0 <_printf_float+0x1a4>
 800b89a:	6822      	ldr	r2, [r4, #0]
 800b89c:	07d2      	lsls	r2, r2, #31
 800b89e:	d501      	bpl.n	800b8a4 <_printf_float+0x1a8>
 800b8a0:	3302      	adds	r3, #2
 800b8a2:	e7f4      	b.n	800b88e <_printf_float+0x192>
 800b8a4:	2301      	movs	r3, #1
 800b8a6:	e7f2      	b.n	800b88e <_printf_float+0x192>
 800b8a8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b8ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8ae:	4299      	cmp	r1, r3
 800b8b0:	db05      	blt.n	800b8be <_printf_float+0x1c2>
 800b8b2:	6823      	ldr	r3, [r4, #0]
 800b8b4:	6121      	str	r1, [r4, #16]
 800b8b6:	07d8      	lsls	r0, r3, #31
 800b8b8:	d5ea      	bpl.n	800b890 <_printf_float+0x194>
 800b8ba:	1c4b      	adds	r3, r1, #1
 800b8bc:	e7e7      	b.n	800b88e <_printf_float+0x192>
 800b8be:	2900      	cmp	r1, #0
 800b8c0:	bfd4      	ite	le
 800b8c2:	f1c1 0202 	rsble	r2, r1, #2
 800b8c6:	2201      	movgt	r2, #1
 800b8c8:	4413      	add	r3, r2
 800b8ca:	e7e0      	b.n	800b88e <_printf_float+0x192>
 800b8cc:	6823      	ldr	r3, [r4, #0]
 800b8ce:	055a      	lsls	r2, r3, #21
 800b8d0:	d407      	bmi.n	800b8e2 <_printf_float+0x1e6>
 800b8d2:	6923      	ldr	r3, [r4, #16]
 800b8d4:	4642      	mov	r2, r8
 800b8d6:	4631      	mov	r1, r6
 800b8d8:	4628      	mov	r0, r5
 800b8da:	47b8      	blx	r7
 800b8dc:	3001      	adds	r0, #1
 800b8de:	d12b      	bne.n	800b938 <_printf_float+0x23c>
 800b8e0:	e767      	b.n	800b7b2 <_printf_float+0xb6>
 800b8e2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b8e6:	f240 80dd 	bls.w	800baa4 <_printf_float+0x3a8>
 800b8ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b8ee:	2200      	movs	r2, #0
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	f7f5 f8e9 	bl	8000ac8 <__aeabi_dcmpeq>
 800b8f6:	2800      	cmp	r0, #0
 800b8f8:	d033      	beq.n	800b962 <_printf_float+0x266>
 800b8fa:	4a37      	ldr	r2, [pc, #220]	@ (800b9d8 <_printf_float+0x2dc>)
 800b8fc:	2301      	movs	r3, #1
 800b8fe:	4631      	mov	r1, r6
 800b900:	4628      	mov	r0, r5
 800b902:	47b8      	blx	r7
 800b904:	3001      	adds	r0, #1
 800b906:	f43f af54 	beq.w	800b7b2 <_printf_float+0xb6>
 800b90a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b90e:	4543      	cmp	r3, r8
 800b910:	db02      	blt.n	800b918 <_printf_float+0x21c>
 800b912:	6823      	ldr	r3, [r4, #0]
 800b914:	07d8      	lsls	r0, r3, #31
 800b916:	d50f      	bpl.n	800b938 <_printf_float+0x23c>
 800b918:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b91c:	4631      	mov	r1, r6
 800b91e:	4628      	mov	r0, r5
 800b920:	47b8      	blx	r7
 800b922:	3001      	adds	r0, #1
 800b924:	f43f af45 	beq.w	800b7b2 <_printf_float+0xb6>
 800b928:	f04f 0900 	mov.w	r9, #0
 800b92c:	f108 38ff 	add.w	r8, r8, #4294967295
 800b930:	f104 0a1a 	add.w	sl, r4, #26
 800b934:	45c8      	cmp	r8, r9
 800b936:	dc09      	bgt.n	800b94c <_printf_float+0x250>
 800b938:	6823      	ldr	r3, [r4, #0]
 800b93a:	079b      	lsls	r3, r3, #30
 800b93c:	f100 8103 	bmi.w	800bb46 <_printf_float+0x44a>
 800b940:	68e0      	ldr	r0, [r4, #12]
 800b942:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b944:	4298      	cmp	r0, r3
 800b946:	bfb8      	it	lt
 800b948:	4618      	movlt	r0, r3
 800b94a:	e734      	b.n	800b7b6 <_printf_float+0xba>
 800b94c:	2301      	movs	r3, #1
 800b94e:	4652      	mov	r2, sl
 800b950:	4631      	mov	r1, r6
 800b952:	4628      	mov	r0, r5
 800b954:	47b8      	blx	r7
 800b956:	3001      	adds	r0, #1
 800b958:	f43f af2b 	beq.w	800b7b2 <_printf_float+0xb6>
 800b95c:	f109 0901 	add.w	r9, r9, #1
 800b960:	e7e8      	b.n	800b934 <_printf_float+0x238>
 800b962:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b964:	2b00      	cmp	r3, #0
 800b966:	dc39      	bgt.n	800b9dc <_printf_float+0x2e0>
 800b968:	4a1b      	ldr	r2, [pc, #108]	@ (800b9d8 <_printf_float+0x2dc>)
 800b96a:	2301      	movs	r3, #1
 800b96c:	4631      	mov	r1, r6
 800b96e:	4628      	mov	r0, r5
 800b970:	47b8      	blx	r7
 800b972:	3001      	adds	r0, #1
 800b974:	f43f af1d 	beq.w	800b7b2 <_printf_float+0xb6>
 800b978:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b97c:	ea59 0303 	orrs.w	r3, r9, r3
 800b980:	d102      	bne.n	800b988 <_printf_float+0x28c>
 800b982:	6823      	ldr	r3, [r4, #0]
 800b984:	07d9      	lsls	r1, r3, #31
 800b986:	d5d7      	bpl.n	800b938 <_printf_float+0x23c>
 800b988:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b98c:	4631      	mov	r1, r6
 800b98e:	4628      	mov	r0, r5
 800b990:	47b8      	blx	r7
 800b992:	3001      	adds	r0, #1
 800b994:	f43f af0d 	beq.w	800b7b2 <_printf_float+0xb6>
 800b998:	f04f 0a00 	mov.w	sl, #0
 800b99c:	f104 0b1a 	add.w	fp, r4, #26
 800b9a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9a2:	425b      	negs	r3, r3
 800b9a4:	4553      	cmp	r3, sl
 800b9a6:	dc01      	bgt.n	800b9ac <_printf_float+0x2b0>
 800b9a8:	464b      	mov	r3, r9
 800b9aa:	e793      	b.n	800b8d4 <_printf_float+0x1d8>
 800b9ac:	2301      	movs	r3, #1
 800b9ae:	465a      	mov	r2, fp
 800b9b0:	4631      	mov	r1, r6
 800b9b2:	4628      	mov	r0, r5
 800b9b4:	47b8      	blx	r7
 800b9b6:	3001      	adds	r0, #1
 800b9b8:	f43f aefb 	beq.w	800b7b2 <_printf_float+0xb6>
 800b9bc:	f10a 0a01 	add.w	sl, sl, #1
 800b9c0:	e7ee      	b.n	800b9a0 <_printf_float+0x2a4>
 800b9c2:	bf00      	nop
 800b9c4:	7fefffff 	.word	0x7fefffff
 800b9c8:	0800dde8 	.word	0x0800dde8
 800b9cc:	0800dde4 	.word	0x0800dde4
 800b9d0:	0800ddf0 	.word	0x0800ddf0
 800b9d4:	0800ddec 	.word	0x0800ddec
 800b9d8:	0800ddf4 	.word	0x0800ddf4
 800b9dc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b9de:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b9e2:	4553      	cmp	r3, sl
 800b9e4:	bfa8      	it	ge
 800b9e6:	4653      	movge	r3, sl
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	4699      	mov	r9, r3
 800b9ec:	dc36      	bgt.n	800ba5c <_printf_float+0x360>
 800b9ee:	f04f 0b00 	mov.w	fp, #0
 800b9f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b9f6:	f104 021a 	add.w	r2, r4, #26
 800b9fa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b9fc:	9306      	str	r3, [sp, #24]
 800b9fe:	eba3 0309 	sub.w	r3, r3, r9
 800ba02:	455b      	cmp	r3, fp
 800ba04:	dc31      	bgt.n	800ba6a <_printf_float+0x36e>
 800ba06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba08:	459a      	cmp	sl, r3
 800ba0a:	dc3a      	bgt.n	800ba82 <_printf_float+0x386>
 800ba0c:	6823      	ldr	r3, [r4, #0]
 800ba0e:	07da      	lsls	r2, r3, #31
 800ba10:	d437      	bmi.n	800ba82 <_printf_float+0x386>
 800ba12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba14:	ebaa 0903 	sub.w	r9, sl, r3
 800ba18:	9b06      	ldr	r3, [sp, #24]
 800ba1a:	ebaa 0303 	sub.w	r3, sl, r3
 800ba1e:	4599      	cmp	r9, r3
 800ba20:	bfa8      	it	ge
 800ba22:	4699      	movge	r9, r3
 800ba24:	f1b9 0f00 	cmp.w	r9, #0
 800ba28:	dc33      	bgt.n	800ba92 <_printf_float+0x396>
 800ba2a:	f04f 0800 	mov.w	r8, #0
 800ba2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ba32:	f104 0b1a 	add.w	fp, r4, #26
 800ba36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba38:	ebaa 0303 	sub.w	r3, sl, r3
 800ba3c:	eba3 0309 	sub.w	r3, r3, r9
 800ba40:	4543      	cmp	r3, r8
 800ba42:	f77f af79 	ble.w	800b938 <_printf_float+0x23c>
 800ba46:	2301      	movs	r3, #1
 800ba48:	465a      	mov	r2, fp
 800ba4a:	4631      	mov	r1, r6
 800ba4c:	4628      	mov	r0, r5
 800ba4e:	47b8      	blx	r7
 800ba50:	3001      	adds	r0, #1
 800ba52:	f43f aeae 	beq.w	800b7b2 <_printf_float+0xb6>
 800ba56:	f108 0801 	add.w	r8, r8, #1
 800ba5a:	e7ec      	b.n	800ba36 <_printf_float+0x33a>
 800ba5c:	4642      	mov	r2, r8
 800ba5e:	4631      	mov	r1, r6
 800ba60:	4628      	mov	r0, r5
 800ba62:	47b8      	blx	r7
 800ba64:	3001      	adds	r0, #1
 800ba66:	d1c2      	bne.n	800b9ee <_printf_float+0x2f2>
 800ba68:	e6a3      	b.n	800b7b2 <_printf_float+0xb6>
 800ba6a:	2301      	movs	r3, #1
 800ba6c:	4631      	mov	r1, r6
 800ba6e:	4628      	mov	r0, r5
 800ba70:	9206      	str	r2, [sp, #24]
 800ba72:	47b8      	blx	r7
 800ba74:	3001      	adds	r0, #1
 800ba76:	f43f ae9c 	beq.w	800b7b2 <_printf_float+0xb6>
 800ba7a:	9a06      	ldr	r2, [sp, #24]
 800ba7c:	f10b 0b01 	add.w	fp, fp, #1
 800ba80:	e7bb      	b.n	800b9fa <_printf_float+0x2fe>
 800ba82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba86:	4631      	mov	r1, r6
 800ba88:	4628      	mov	r0, r5
 800ba8a:	47b8      	blx	r7
 800ba8c:	3001      	adds	r0, #1
 800ba8e:	d1c0      	bne.n	800ba12 <_printf_float+0x316>
 800ba90:	e68f      	b.n	800b7b2 <_printf_float+0xb6>
 800ba92:	9a06      	ldr	r2, [sp, #24]
 800ba94:	464b      	mov	r3, r9
 800ba96:	4442      	add	r2, r8
 800ba98:	4631      	mov	r1, r6
 800ba9a:	4628      	mov	r0, r5
 800ba9c:	47b8      	blx	r7
 800ba9e:	3001      	adds	r0, #1
 800baa0:	d1c3      	bne.n	800ba2a <_printf_float+0x32e>
 800baa2:	e686      	b.n	800b7b2 <_printf_float+0xb6>
 800baa4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800baa8:	f1ba 0f01 	cmp.w	sl, #1
 800baac:	dc01      	bgt.n	800bab2 <_printf_float+0x3b6>
 800baae:	07db      	lsls	r3, r3, #31
 800bab0:	d536      	bpl.n	800bb20 <_printf_float+0x424>
 800bab2:	2301      	movs	r3, #1
 800bab4:	4642      	mov	r2, r8
 800bab6:	4631      	mov	r1, r6
 800bab8:	4628      	mov	r0, r5
 800baba:	47b8      	blx	r7
 800babc:	3001      	adds	r0, #1
 800babe:	f43f ae78 	beq.w	800b7b2 <_printf_float+0xb6>
 800bac2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bac6:	4631      	mov	r1, r6
 800bac8:	4628      	mov	r0, r5
 800baca:	47b8      	blx	r7
 800bacc:	3001      	adds	r0, #1
 800bace:	f43f ae70 	beq.w	800b7b2 <_printf_float+0xb6>
 800bad2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bad6:	2200      	movs	r2, #0
 800bad8:	2300      	movs	r3, #0
 800bada:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bade:	f7f4 fff3 	bl	8000ac8 <__aeabi_dcmpeq>
 800bae2:	b9c0      	cbnz	r0, 800bb16 <_printf_float+0x41a>
 800bae4:	4653      	mov	r3, sl
 800bae6:	f108 0201 	add.w	r2, r8, #1
 800baea:	4631      	mov	r1, r6
 800baec:	4628      	mov	r0, r5
 800baee:	47b8      	blx	r7
 800baf0:	3001      	adds	r0, #1
 800baf2:	d10c      	bne.n	800bb0e <_printf_float+0x412>
 800baf4:	e65d      	b.n	800b7b2 <_printf_float+0xb6>
 800baf6:	2301      	movs	r3, #1
 800baf8:	465a      	mov	r2, fp
 800bafa:	4631      	mov	r1, r6
 800bafc:	4628      	mov	r0, r5
 800bafe:	47b8      	blx	r7
 800bb00:	3001      	adds	r0, #1
 800bb02:	f43f ae56 	beq.w	800b7b2 <_printf_float+0xb6>
 800bb06:	f108 0801 	add.w	r8, r8, #1
 800bb0a:	45d0      	cmp	r8, sl
 800bb0c:	dbf3      	blt.n	800baf6 <_printf_float+0x3fa>
 800bb0e:	464b      	mov	r3, r9
 800bb10:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bb14:	e6df      	b.n	800b8d6 <_printf_float+0x1da>
 800bb16:	f04f 0800 	mov.w	r8, #0
 800bb1a:	f104 0b1a 	add.w	fp, r4, #26
 800bb1e:	e7f4      	b.n	800bb0a <_printf_float+0x40e>
 800bb20:	2301      	movs	r3, #1
 800bb22:	4642      	mov	r2, r8
 800bb24:	e7e1      	b.n	800baea <_printf_float+0x3ee>
 800bb26:	2301      	movs	r3, #1
 800bb28:	464a      	mov	r2, r9
 800bb2a:	4631      	mov	r1, r6
 800bb2c:	4628      	mov	r0, r5
 800bb2e:	47b8      	blx	r7
 800bb30:	3001      	adds	r0, #1
 800bb32:	f43f ae3e 	beq.w	800b7b2 <_printf_float+0xb6>
 800bb36:	f108 0801 	add.w	r8, r8, #1
 800bb3a:	68e3      	ldr	r3, [r4, #12]
 800bb3c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bb3e:	1a5b      	subs	r3, r3, r1
 800bb40:	4543      	cmp	r3, r8
 800bb42:	dcf0      	bgt.n	800bb26 <_printf_float+0x42a>
 800bb44:	e6fc      	b.n	800b940 <_printf_float+0x244>
 800bb46:	f04f 0800 	mov.w	r8, #0
 800bb4a:	f104 0919 	add.w	r9, r4, #25
 800bb4e:	e7f4      	b.n	800bb3a <_printf_float+0x43e>

0800bb50 <_printf_common>:
 800bb50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb54:	4616      	mov	r6, r2
 800bb56:	4698      	mov	r8, r3
 800bb58:	688a      	ldr	r2, [r1, #8]
 800bb5a:	690b      	ldr	r3, [r1, #16]
 800bb5c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bb60:	4293      	cmp	r3, r2
 800bb62:	bfb8      	it	lt
 800bb64:	4613      	movlt	r3, r2
 800bb66:	6033      	str	r3, [r6, #0]
 800bb68:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bb6c:	4607      	mov	r7, r0
 800bb6e:	460c      	mov	r4, r1
 800bb70:	b10a      	cbz	r2, 800bb76 <_printf_common+0x26>
 800bb72:	3301      	adds	r3, #1
 800bb74:	6033      	str	r3, [r6, #0]
 800bb76:	6823      	ldr	r3, [r4, #0]
 800bb78:	0699      	lsls	r1, r3, #26
 800bb7a:	bf42      	ittt	mi
 800bb7c:	6833      	ldrmi	r3, [r6, #0]
 800bb7e:	3302      	addmi	r3, #2
 800bb80:	6033      	strmi	r3, [r6, #0]
 800bb82:	6825      	ldr	r5, [r4, #0]
 800bb84:	f015 0506 	ands.w	r5, r5, #6
 800bb88:	d106      	bne.n	800bb98 <_printf_common+0x48>
 800bb8a:	f104 0a19 	add.w	sl, r4, #25
 800bb8e:	68e3      	ldr	r3, [r4, #12]
 800bb90:	6832      	ldr	r2, [r6, #0]
 800bb92:	1a9b      	subs	r3, r3, r2
 800bb94:	42ab      	cmp	r3, r5
 800bb96:	dc26      	bgt.n	800bbe6 <_printf_common+0x96>
 800bb98:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bb9c:	6822      	ldr	r2, [r4, #0]
 800bb9e:	3b00      	subs	r3, #0
 800bba0:	bf18      	it	ne
 800bba2:	2301      	movne	r3, #1
 800bba4:	0692      	lsls	r2, r2, #26
 800bba6:	d42b      	bmi.n	800bc00 <_printf_common+0xb0>
 800bba8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bbac:	4641      	mov	r1, r8
 800bbae:	4638      	mov	r0, r7
 800bbb0:	47c8      	blx	r9
 800bbb2:	3001      	adds	r0, #1
 800bbb4:	d01e      	beq.n	800bbf4 <_printf_common+0xa4>
 800bbb6:	6823      	ldr	r3, [r4, #0]
 800bbb8:	6922      	ldr	r2, [r4, #16]
 800bbba:	f003 0306 	and.w	r3, r3, #6
 800bbbe:	2b04      	cmp	r3, #4
 800bbc0:	bf02      	ittt	eq
 800bbc2:	68e5      	ldreq	r5, [r4, #12]
 800bbc4:	6833      	ldreq	r3, [r6, #0]
 800bbc6:	1aed      	subeq	r5, r5, r3
 800bbc8:	68a3      	ldr	r3, [r4, #8]
 800bbca:	bf0c      	ite	eq
 800bbcc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bbd0:	2500      	movne	r5, #0
 800bbd2:	4293      	cmp	r3, r2
 800bbd4:	bfc4      	itt	gt
 800bbd6:	1a9b      	subgt	r3, r3, r2
 800bbd8:	18ed      	addgt	r5, r5, r3
 800bbda:	2600      	movs	r6, #0
 800bbdc:	341a      	adds	r4, #26
 800bbde:	42b5      	cmp	r5, r6
 800bbe0:	d11a      	bne.n	800bc18 <_printf_common+0xc8>
 800bbe2:	2000      	movs	r0, #0
 800bbe4:	e008      	b.n	800bbf8 <_printf_common+0xa8>
 800bbe6:	2301      	movs	r3, #1
 800bbe8:	4652      	mov	r2, sl
 800bbea:	4641      	mov	r1, r8
 800bbec:	4638      	mov	r0, r7
 800bbee:	47c8      	blx	r9
 800bbf0:	3001      	adds	r0, #1
 800bbf2:	d103      	bne.n	800bbfc <_printf_common+0xac>
 800bbf4:	f04f 30ff 	mov.w	r0, #4294967295
 800bbf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbfc:	3501      	adds	r5, #1
 800bbfe:	e7c6      	b.n	800bb8e <_printf_common+0x3e>
 800bc00:	18e1      	adds	r1, r4, r3
 800bc02:	1c5a      	adds	r2, r3, #1
 800bc04:	2030      	movs	r0, #48	@ 0x30
 800bc06:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bc0a:	4422      	add	r2, r4
 800bc0c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bc10:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bc14:	3302      	adds	r3, #2
 800bc16:	e7c7      	b.n	800bba8 <_printf_common+0x58>
 800bc18:	2301      	movs	r3, #1
 800bc1a:	4622      	mov	r2, r4
 800bc1c:	4641      	mov	r1, r8
 800bc1e:	4638      	mov	r0, r7
 800bc20:	47c8      	blx	r9
 800bc22:	3001      	adds	r0, #1
 800bc24:	d0e6      	beq.n	800bbf4 <_printf_common+0xa4>
 800bc26:	3601      	adds	r6, #1
 800bc28:	e7d9      	b.n	800bbde <_printf_common+0x8e>
	...

0800bc2c <_printf_i>:
 800bc2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bc30:	7e0f      	ldrb	r7, [r1, #24]
 800bc32:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bc34:	2f78      	cmp	r7, #120	@ 0x78
 800bc36:	4691      	mov	r9, r2
 800bc38:	4680      	mov	r8, r0
 800bc3a:	460c      	mov	r4, r1
 800bc3c:	469a      	mov	sl, r3
 800bc3e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bc42:	d807      	bhi.n	800bc54 <_printf_i+0x28>
 800bc44:	2f62      	cmp	r7, #98	@ 0x62
 800bc46:	d80a      	bhi.n	800bc5e <_printf_i+0x32>
 800bc48:	2f00      	cmp	r7, #0
 800bc4a:	f000 80d1 	beq.w	800bdf0 <_printf_i+0x1c4>
 800bc4e:	2f58      	cmp	r7, #88	@ 0x58
 800bc50:	f000 80b8 	beq.w	800bdc4 <_printf_i+0x198>
 800bc54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bc58:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bc5c:	e03a      	b.n	800bcd4 <_printf_i+0xa8>
 800bc5e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bc62:	2b15      	cmp	r3, #21
 800bc64:	d8f6      	bhi.n	800bc54 <_printf_i+0x28>
 800bc66:	a101      	add	r1, pc, #4	@ (adr r1, 800bc6c <_printf_i+0x40>)
 800bc68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bc6c:	0800bcc5 	.word	0x0800bcc5
 800bc70:	0800bcd9 	.word	0x0800bcd9
 800bc74:	0800bc55 	.word	0x0800bc55
 800bc78:	0800bc55 	.word	0x0800bc55
 800bc7c:	0800bc55 	.word	0x0800bc55
 800bc80:	0800bc55 	.word	0x0800bc55
 800bc84:	0800bcd9 	.word	0x0800bcd9
 800bc88:	0800bc55 	.word	0x0800bc55
 800bc8c:	0800bc55 	.word	0x0800bc55
 800bc90:	0800bc55 	.word	0x0800bc55
 800bc94:	0800bc55 	.word	0x0800bc55
 800bc98:	0800bdd7 	.word	0x0800bdd7
 800bc9c:	0800bd03 	.word	0x0800bd03
 800bca0:	0800bd91 	.word	0x0800bd91
 800bca4:	0800bc55 	.word	0x0800bc55
 800bca8:	0800bc55 	.word	0x0800bc55
 800bcac:	0800bdf9 	.word	0x0800bdf9
 800bcb0:	0800bc55 	.word	0x0800bc55
 800bcb4:	0800bd03 	.word	0x0800bd03
 800bcb8:	0800bc55 	.word	0x0800bc55
 800bcbc:	0800bc55 	.word	0x0800bc55
 800bcc0:	0800bd99 	.word	0x0800bd99
 800bcc4:	6833      	ldr	r3, [r6, #0]
 800bcc6:	1d1a      	adds	r2, r3, #4
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	6032      	str	r2, [r6, #0]
 800bccc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bcd0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bcd4:	2301      	movs	r3, #1
 800bcd6:	e09c      	b.n	800be12 <_printf_i+0x1e6>
 800bcd8:	6833      	ldr	r3, [r6, #0]
 800bcda:	6820      	ldr	r0, [r4, #0]
 800bcdc:	1d19      	adds	r1, r3, #4
 800bcde:	6031      	str	r1, [r6, #0]
 800bce0:	0606      	lsls	r6, r0, #24
 800bce2:	d501      	bpl.n	800bce8 <_printf_i+0xbc>
 800bce4:	681d      	ldr	r5, [r3, #0]
 800bce6:	e003      	b.n	800bcf0 <_printf_i+0xc4>
 800bce8:	0645      	lsls	r5, r0, #25
 800bcea:	d5fb      	bpl.n	800bce4 <_printf_i+0xb8>
 800bcec:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bcf0:	2d00      	cmp	r5, #0
 800bcf2:	da03      	bge.n	800bcfc <_printf_i+0xd0>
 800bcf4:	232d      	movs	r3, #45	@ 0x2d
 800bcf6:	426d      	negs	r5, r5
 800bcf8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bcfc:	4858      	ldr	r0, [pc, #352]	@ (800be60 <_printf_i+0x234>)
 800bcfe:	230a      	movs	r3, #10
 800bd00:	e011      	b.n	800bd26 <_printf_i+0xfa>
 800bd02:	6821      	ldr	r1, [r4, #0]
 800bd04:	6833      	ldr	r3, [r6, #0]
 800bd06:	0608      	lsls	r0, r1, #24
 800bd08:	f853 5b04 	ldr.w	r5, [r3], #4
 800bd0c:	d402      	bmi.n	800bd14 <_printf_i+0xe8>
 800bd0e:	0649      	lsls	r1, r1, #25
 800bd10:	bf48      	it	mi
 800bd12:	b2ad      	uxthmi	r5, r5
 800bd14:	2f6f      	cmp	r7, #111	@ 0x6f
 800bd16:	4852      	ldr	r0, [pc, #328]	@ (800be60 <_printf_i+0x234>)
 800bd18:	6033      	str	r3, [r6, #0]
 800bd1a:	bf14      	ite	ne
 800bd1c:	230a      	movne	r3, #10
 800bd1e:	2308      	moveq	r3, #8
 800bd20:	2100      	movs	r1, #0
 800bd22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bd26:	6866      	ldr	r6, [r4, #4]
 800bd28:	60a6      	str	r6, [r4, #8]
 800bd2a:	2e00      	cmp	r6, #0
 800bd2c:	db05      	blt.n	800bd3a <_printf_i+0x10e>
 800bd2e:	6821      	ldr	r1, [r4, #0]
 800bd30:	432e      	orrs	r6, r5
 800bd32:	f021 0104 	bic.w	r1, r1, #4
 800bd36:	6021      	str	r1, [r4, #0]
 800bd38:	d04b      	beq.n	800bdd2 <_printf_i+0x1a6>
 800bd3a:	4616      	mov	r6, r2
 800bd3c:	fbb5 f1f3 	udiv	r1, r5, r3
 800bd40:	fb03 5711 	mls	r7, r3, r1, r5
 800bd44:	5dc7      	ldrb	r7, [r0, r7]
 800bd46:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bd4a:	462f      	mov	r7, r5
 800bd4c:	42bb      	cmp	r3, r7
 800bd4e:	460d      	mov	r5, r1
 800bd50:	d9f4      	bls.n	800bd3c <_printf_i+0x110>
 800bd52:	2b08      	cmp	r3, #8
 800bd54:	d10b      	bne.n	800bd6e <_printf_i+0x142>
 800bd56:	6823      	ldr	r3, [r4, #0]
 800bd58:	07df      	lsls	r7, r3, #31
 800bd5a:	d508      	bpl.n	800bd6e <_printf_i+0x142>
 800bd5c:	6923      	ldr	r3, [r4, #16]
 800bd5e:	6861      	ldr	r1, [r4, #4]
 800bd60:	4299      	cmp	r1, r3
 800bd62:	bfde      	ittt	le
 800bd64:	2330      	movle	r3, #48	@ 0x30
 800bd66:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bd6a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bd6e:	1b92      	subs	r2, r2, r6
 800bd70:	6122      	str	r2, [r4, #16]
 800bd72:	f8cd a000 	str.w	sl, [sp]
 800bd76:	464b      	mov	r3, r9
 800bd78:	aa03      	add	r2, sp, #12
 800bd7a:	4621      	mov	r1, r4
 800bd7c:	4640      	mov	r0, r8
 800bd7e:	f7ff fee7 	bl	800bb50 <_printf_common>
 800bd82:	3001      	adds	r0, #1
 800bd84:	d14a      	bne.n	800be1c <_printf_i+0x1f0>
 800bd86:	f04f 30ff 	mov.w	r0, #4294967295
 800bd8a:	b004      	add	sp, #16
 800bd8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd90:	6823      	ldr	r3, [r4, #0]
 800bd92:	f043 0320 	orr.w	r3, r3, #32
 800bd96:	6023      	str	r3, [r4, #0]
 800bd98:	4832      	ldr	r0, [pc, #200]	@ (800be64 <_printf_i+0x238>)
 800bd9a:	2778      	movs	r7, #120	@ 0x78
 800bd9c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bda0:	6823      	ldr	r3, [r4, #0]
 800bda2:	6831      	ldr	r1, [r6, #0]
 800bda4:	061f      	lsls	r7, r3, #24
 800bda6:	f851 5b04 	ldr.w	r5, [r1], #4
 800bdaa:	d402      	bmi.n	800bdb2 <_printf_i+0x186>
 800bdac:	065f      	lsls	r7, r3, #25
 800bdae:	bf48      	it	mi
 800bdb0:	b2ad      	uxthmi	r5, r5
 800bdb2:	6031      	str	r1, [r6, #0]
 800bdb4:	07d9      	lsls	r1, r3, #31
 800bdb6:	bf44      	itt	mi
 800bdb8:	f043 0320 	orrmi.w	r3, r3, #32
 800bdbc:	6023      	strmi	r3, [r4, #0]
 800bdbe:	b11d      	cbz	r5, 800bdc8 <_printf_i+0x19c>
 800bdc0:	2310      	movs	r3, #16
 800bdc2:	e7ad      	b.n	800bd20 <_printf_i+0xf4>
 800bdc4:	4826      	ldr	r0, [pc, #152]	@ (800be60 <_printf_i+0x234>)
 800bdc6:	e7e9      	b.n	800bd9c <_printf_i+0x170>
 800bdc8:	6823      	ldr	r3, [r4, #0]
 800bdca:	f023 0320 	bic.w	r3, r3, #32
 800bdce:	6023      	str	r3, [r4, #0]
 800bdd0:	e7f6      	b.n	800bdc0 <_printf_i+0x194>
 800bdd2:	4616      	mov	r6, r2
 800bdd4:	e7bd      	b.n	800bd52 <_printf_i+0x126>
 800bdd6:	6833      	ldr	r3, [r6, #0]
 800bdd8:	6825      	ldr	r5, [r4, #0]
 800bdda:	6961      	ldr	r1, [r4, #20]
 800bddc:	1d18      	adds	r0, r3, #4
 800bdde:	6030      	str	r0, [r6, #0]
 800bde0:	062e      	lsls	r6, r5, #24
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	d501      	bpl.n	800bdea <_printf_i+0x1be>
 800bde6:	6019      	str	r1, [r3, #0]
 800bde8:	e002      	b.n	800bdf0 <_printf_i+0x1c4>
 800bdea:	0668      	lsls	r0, r5, #25
 800bdec:	d5fb      	bpl.n	800bde6 <_printf_i+0x1ba>
 800bdee:	8019      	strh	r1, [r3, #0]
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	6123      	str	r3, [r4, #16]
 800bdf4:	4616      	mov	r6, r2
 800bdf6:	e7bc      	b.n	800bd72 <_printf_i+0x146>
 800bdf8:	6833      	ldr	r3, [r6, #0]
 800bdfa:	1d1a      	adds	r2, r3, #4
 800bdfc:	6032      	str	r2, [r6, #0]
 800bdfe:	681e      	ldr	r6, [r3, #0]
 800be00:	6862      	ldr	r2, [r4, #4]
 800be02:	2100      	movs	r1, #0
 800be04:	4630      	mov	r0, r6
 800be06:	f7f4 f9e3 	bl	80001d0 <memchr>
 800be0a:	b108      	cbz	r0, 800be10 <_printf_i+0x1e4>
 800be0c:	1b80      	subs	r0, r0, r6
 800be0e:	6060      	str	r0, [r4, #4]
 800be10:	6863      	ldr	r3, [r4, #4]
 800be12:	6123      	str	r3, [r4, #16]
 800be14:	2300      	movs	r3, #0
 800be16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800be1a:	e7aa      	b.n	800bd72 <_printf_i+0x146>
 800be1c:	6923      	ldr	r3, [r4, #16]
 800be1e:	4632      	mov	r2, r6
 800be20:	4649      	mov	r1, r9
 800be22:	4640      	mov	r0, r8
 800be24:	47d0      	blx	sl
 800be26:	3001      	adds	r0, #1
 800be28:	d0ad      	beq.n	800bd86 <_printf_i+0x15a>
 800be2a:	6823      	ldr	r3, [r4, #0]
 800be2c:	079b      	lsls	r3, r3, #30
 800be2e:	d413      	bmi.n	800be58 <_printf_i+0x22c>
 800be30:	68e0      	ldr	r0, [r4, #12]
 800be32:	9b03      	ldr	r3, [sp, #12]
 800be34:	4298      	cmp	r0, r3
 800be36:	bfb8      	it	lt
 800be38:	4618      	movlt	r0, r3
 800be3a:	e7a6      	b.n	800bd8a <_printf_i+0x15e>
 800be3c:	2301      	movs	r3, #1
 800be3e:	4632      	mov	r2, r6
 800be40:	4649      	mov	r1, r9
 800be42:	4640      	mov	r0, r8
 800be44:	47d0      	blx	sl
 800be46:	3001      	adds	r0, #1
 800be48:	d09d      	beq.n	800bd86 <_printf_i+0x15a>
 800be4a:	3501      	adds	r5, #1
 800be4c:	68e3      	ldr	r3, [r4, #12]
 800be4e:	9903      	ldr	r1, [sp, #12]
 800be50:	1a5b      	subs	r3, r3, r1
 800be52:	42ab      	cmp	r3, r5
 800be54:	dcf2      	bgt.n	800be3c <_printf_i+0x210>
 800be56:	e7eb      	b.n	800be30 <_printf_i+0x204>
 800be58:	2500      	movs	r5, #0
 800be5a:	f104 0619 	add.w	r6, r4, #25
 800be5e:	e7f5      	b.n	800be4c <_printf_i+0x220>
 800be60:	0800ddf6 	.word	0x0800ddf6
 800be64:	0800de07 	.word	0x0800de07

0800be68 <std>:
 800be68:	2300      	movs	r3, #0
 800be6a:	b510      	push	{r4, lr}
 800be6c:	4604      	mov	r4, r0
 800be6e:	e9c0 3300 	strd	r3, r3, [r0]
 800be72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800be76:	6083      	str	r3, [r0, #8]
 800be78:	8181      	strh	r1, [r0, #12]
 800be7a:	6643      	str	r3, [r0, #100]	@ 0x64
 800be7c:	81c2      	strh	r2, [r0, #14]
 800be7e:	6183      	str	r3, [r0, #24]
 800be80:	4619      	mov	r1, r3
 800be82:	2208      	movs	r2, #8
 800be84:	305c      	adds	r0, #92	@ 0x5c
 800be86:	f000 f906 	bl	800c096 <memset>
 800be8a:	4b0d      	ldr	r3, [pc, #52]	@ (800bec0 <std+0x58>)
 800be8c:	6263      	str	r3, [r4, #36]	@ 0x24
 800be8e:	4b0d      	ldr	r3, [pc, #52]	@ (800bec4 <std+0x5c>)
 800be90:	62a3      	str	r3, [r4, #40]	@ 0x28
 800be92:	4b0d      	ldr	r3, [pc, #52]	@ (800bec8 <std+0x60>)
 800be94:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800be96:	4b0d      	ldr	r3, [pc, #52]	@ (800becc <std+0x64>)
 800be98:	6323      	str	r3, [r4, #48]	@ 0x30
 800be9a:	4b0d      	ldr	r3, [pc, #52]	@ (800bed0 <std+0x68>)
 800be9c:	6224      	str	r4, [r4, #32]
 800be9e:	429c      	cmp	r4, r3
 800bea0:	d006      	beq.n	800beb0 <std+0x48>
 800bea2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bea6:	4294      	cmp	r4, r2
 800bea8:	d002      	beq.n	800beb0 <std+0x48>
 800beaa:	33d0      	adds	r3, #208	@ 0xd0
 800beac:	429c      	cmp	r4, r3
 800beae:	d105      	bne.n	800bebc <std+0x54>
 800beb0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800beb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800beb8:	f000 b97a 	b.w	800c1b0 <__retarget_lock_init_recursive>
 800bebc:	bd10      	pop	{r4, pc}
 800bebe:	bf00      	nop
 800bec0:	0800c011 	.word	0x0800c011
 800bec4:	0800c033 	.word	0x0800c033
 800bec8:	0800c06b 	.word	0x0800c06b
 800becc:	0800c08f 	.word	0x0800c08f
 800bed0:	20000c8c 	.word	0x20000c8c

0800bed4 <stdio_exit_handler>:
 800bed4:	4a02      	ldr	r2, [pc, #8]	@ (800bee0 <stdio_exit_handler+0xc>)
 800bed6:	4903      	ldr	r1, [pc, #12]	@ (800bee4 <stdio_exit_handler+0x10>)
 800bed8:	4803      	ldr	r0, [pc, #12]	@ (800bee8 <stdio_exit_handler+0x14>)
 800beda:	f000 b869 	b.w	800bfb0 <_fwalk_sglue>
 800bede:	bf00      	nop
 800bee0:	20000030 	.word	0x20000030
 800bee4:	0800d97d 	.word	0x0800d97d
 800bee8:	20000040 	.word	0x20000040

0800beec <cleanup_stdio>:
 800beec:	6841      	ldr	r1, [r0, #4]
 800beee:	4b0c      	ldr	r3, [pc, #48]	@ (800bf20 <cleanup_stdio+0x34>)
 800bef0:	4299      	cmp	r1, r3
 800bef2:	b510      	push	{r4, lr}
 800bef4:	4604      	mov	r4, r0
 800bef6:	d001      	beq.n	800befc <cleanup_stdio+0x10>
 800bef8:	f001 fd40 	bl	800d97c <_fflush_r>
 800befc:	68a1      	ldr	r1, [r4, #8]
 800befe:	4b09      	ldr	r3, [pc, #36]	@ (800bf24 <cleanup_stdio+0x38>)
 800bf00:	4299      	cmp	r1, r3
 800bf02:	d002      	beq.n	800bf0a <cleanup_stdio+0x1e>
 800bf04:	4620      	mov	r0, r4
 800bf06:	f001 fd39 	bl	800d97c <_fflush_r>
 800bf0a:	68e1      	ldr	r1, [r4, #12]
 800bf0c:	4b06      	ldr	r3, [pc, #24]	@ (800bf28 <cleanup_stdio+0x3c>)
 800bf0e:	4299      	cmp	r1, r3
 800bf10:	d004      	beq.n	800bf1c <cleanup_stdio+0x30>
 800bf12:	4620      	mov	r0, r4
 800bf14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf18:	f001 bd30 	b.w	800d97c <_fflush_r>
 800bf1c:	bd10      	pop	{r4, pc}
 800bf1e:	bf00      	nop
 800bf20:	20000c8c 	.word	0x20000c8c
 800bf24:	20000cf4 	.word	0x20000cf4
 800bf28:	20000d5c 	.word	0x20000d5c

0800bf2c <global_stdio_init.part.0>:
 800bf2c:	b510      	push	{r4, lr}
 800bf2e:	4b0b      	ldr	r3, [pc, #44]	@ (800bf5c <global_stdio_init.part.0+0x30>)
 800bf30:	4c0b      	ldr	r4, [pc, #44]	@ (800bf60 <global_stdio_init.part.0+0x34>)
 800bf32:	4a0c      	ldr	r2, [pc, #48]	@ (800bf64 <global_stdio_init.part.0+0x38>)
 800bf34:	601a      	str	r2, [r3, #0]
 800bf36:	4620      	mov	r0, r4
 800bf38:	2200      	movs	r2, #0
 800bf3a:	2104      	movs	r1, #4
 800bf3c:	f7ff ff94 	bl	800be68 <std>
 800bf40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bf44:	2201      	movs	r2, #1
 800bf46:	2109      	movs	r1, #9
 800bf48:	f7ff ff8e 	bl	800be68 <std>
 800bf4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bf50:	2202      	movs	r2, #2
 800bf52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf56:	2112      	movs	r1, #18
 800bf58:	f7ff bf86 	b.w	800be68 <std>
 800bf5c:	20000dc4 	.word	0x20000dc4
 800bf60:	20000c8c 	.word	0x20000c8c
 800bf64:	0800bed5 	.word	0x0800bed5

0800bf68 <__sfp_lock_acquire>:
 800bf68:	4801      	ldr	r0, [pc, #4]	@ (800bf70 <__sfp_lock_acquire+0x8>)
 800bf6a:	f000 b922 	b.w	800c1b2 <__retarget_lock_acquire_recursive>
 800bf6e:	bf00      	nop
 800bf70:	20000dcd 	.word	0x20000dcd

0800bf74 <__sfp_lock_release>:
 800bf74:	4801      	ldr	r0, [pc, #4]	@ (800bf7c <__sfp_lock_release+0x8>)
 800bf76:	f000 b91d 	b.w	800c1b4 <__retarget_lock_release_recursive>
 800bf7a:	bf00      	nop
 800bf7c:	20000dcd 	.word	0x20000dcd

0800bf80 <__sinit>:
 800bf80:	b510      	push	{r4, lr}
 800bf82:	4604      	mov	r4, r0
 800bf84:	f7ff fff0 	bl	800bf68 <__sfp_lock_acquire>
 800bf88:	6a23      	ldr	r3, [r4, #32]
 800bf8a:	b11b      	cbz	r3, 800bf94 <__sinit+0x14>
 800bf8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf90:	f7ff bff0 	b.w	800bf74 <__sfp_lock_release>
 800bf94:	4b04      	ldr	r3, [pc, #16]	@ (800bfa8 <__sinit+0x28>)
 800bf96:	6223      	str	r3, [r4, #32]
 800bf98:	4b04      	ldr	r3, [pc, #16]	@ (800bfac <__sinit+0x2c>)
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d1f5      	bne.n	800bf8c <__sinit+0xc>
 800bfa0:	f7ff ffc4 	bl	800bf2c <global_stdio_init.part.0>
 800bfa4:	e7f2      	b.n	800bf8c <__sinit+0xc>
 800bfa6:	bf00      	nop
 800bfa8:	0800beed 	.word	0x0800beed
 800bfac:	20000dc4 	.word	0x20000dc4

0800bfb0 <_fwalk_sglue>:
 800bfb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bfb4:	4607      	mov	r7, r0
 800bfb6:	4688      	mov	r8, r1
 800bfb8:	4614      	mov	r4, r2
 800bfba:	2600      	movs	r6, #0
 800bfbc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bfc0:	f1b9 0901 	subs.w	r9, r9, #1
 800bfc4:	d505      	bpl.n	800bfd2 <_fwalk_sglue+0x22>
 800bfc6:	6824      	ldr	r4, [r4, #0]
 800bfc8:	2c00      	cmp	r4, #0
 800bfca:	d1f7      	bne.n	800bfbc <_fwalk_sglue+0xc>
 800bfcc:	4630      	mov	r0, r6
 800bfce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bfd2:	89ab      	ldrh	r3, [r5, #12]
 800bfd4:	2b01      	cmp	r3, #1
 800bfd6:	d907      	bls.n	800bfe8 <_fwalk_sglue+0x38>
 800bfd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bfdc:	3301      	adds	r3, #1
 800bfde:	d003      	beq.n	800bfe8 <_fwalk_sglue+0x38>
 800bfe0:	4629      	mov	r1, r5
 800bfe2:	4638      	mov	r0, r7
 800bfe4:	47c0      	blx	r8
 800bfe6:	4306      	orrs	r6, r0
 800bfe8:	3568      	adds	r5, #104	@ 0x68
 800bfea:	e7e9      	b.n	800bfc0 <_fwalk_sglue+0x10>

0800bfec <iprintf>:
 800bfec:	b40f      	push	{r0, r1, r2, r3}
 800bfee:	b507      	push	{r0, r1, r2, lr}
 800bff0:	4906      	ldr	r1, [pc, #24]	@ (800c00c <iprintf+0x20>)
 800bff2:	ab04      	add	r3, sp, #16
 800bff4:	6808      	ldr	r0, [r1, #0]
 800bff6:	f853 2b04 	ldr.w	r2, [r3], #4
 800bffa:	6881      	ldr	r1, [r0, #8]
 800bffc:	9301      	str	r3, [sp, #4]
 800bffe:	f001 fb21 	bl	800d644 <_vfiprintf_r>
 800c002:	b003      	add	sp, #12
 800c004:	f85d eb04 	ldr.w	lr, [sp], #4
 800c008:	b004      	add	sp, #16
 800c00a:	4770      	bx	lr
 800c00c:	2000003c 	.word	0x2000003c

0800c010 <__sread>:
 800c010:	b510      	push	{r4, lr}
 800c012:	460c      	mov	r4, r1
 800c014:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c018:	f000 f86c 	bl	800c0f4 <_read_r>
 800c01c:	2800      	cmp	r0, #0
 800c01e:	bfab      	itete	ge
 800c020:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c022:	89a3      	ldrhlt	r3, [r4, #12]
 800c024:	181b      	addge	r3, r3, r0
 800c026:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c02a:	bfac      	ite	ge
 800c02c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c02e:	81a3      	strhlt	r3, [r4, #12]
 800c030:	bd10      	pop	{r4, pc}

0800c032 <__swrite>:
 800c032:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c036:	461f      	mov	r7, r3
 800c038:	898b      	ldrh	r3, [r1, #12]
 800c03a:	05db      	lsls	r3, r3, #23
 800c03c:	4605      	mov	r5, r0
 800c03e:	460c      	mov	r4, r1
 800c040:	4616      	mov	r6, r2
 800c042:	d505      	bpl.n	800c050 <__swrite+0x1e>
 800c044:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c048:	2302      	movs	r3, #2
 800c04a:	2200      	movs	r2, #0
 800c04c:	f000 f840 	bl	800c0d0 <_lseek_r>
 800c050:	89a3      	ldrh	r3, [r4, #12]
 800c052:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c056:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c05a:	81a3      	strh	r3, [r4, #12]
 800c05c:	4632      	mov	r2, r6
 800c05e:	463b      	mov	r3, r7
 800c060:	4628      	mov	r0, r5
 800c062:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c066:	f000 b867 	b.w	800c138 <_write_r>

0800c06a <__sseek>:
 800c06a:	b510      	push	{r4, lr}
 800c06c:	460c      	mov	r4, r1
 800c06e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c072:	f000 f82d 	bl	800c0d0 <_lseek_r>
 800c076:	1c43      	adds	r3, r0, #1
 800c078:	89a3      	ldrh	r3, [r4, #12]
 800c07a:	bf15      	itete	ne
 800c07c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c07e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c082:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c086:	81a3      	strheq	r3, [r4, #12]
 800c088:	bf18      	it	ne
 800c08a:	81a3      	strhne	r3, [r4, #12]
 800c08c:	bd10      	pop	{r4, pc}

0800c08e <__sclose>:
 800c08e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c092:	f000 b80d 	b.w	800c0b0 <_close_r>

0800c096 <memset>:
 800c096:	4402      	add	r2, r0
 800c098:	4603      	mov	r3, r0
 800c09a:	4293      	cmp	r3, r2
 800c09c:	d100      	bne.n	800c0a0 <memset+0xa>
 800c09e:	4770      	bx	lr
 800c0a0:	f803 1b01 	strb.w	r1, [r3], #1
 800c0a4:	e7f9      	b.n	800c09a <memset+0x4>
	...

0800c0a8 <_localeconv_r>:
 800c0a8:	4800      	ldr	r0, [pc, #0]	@ (800c0ac <_localeconv_r+0x4>)
 800c0aa:	4770      	bx	lr
 800c0ac:	2000017c 	.word	0x2000017c

0800c0b0 <_close_r>:
 800c0b0:	b538      	push	{r3, r4, r5, lr}
 800c0b2:	4d06      	ldr	r5, [pc, #24]	@ (800c0cc <_close_r+0x1c>)
 800c0b4:	2300      	movs	r3, #0
 800c0b6:	4604      	mov	r4, r0
 800c0b8:	4608      	mov	r0, r1
 800c0ba:	602b      	str	r3, [r5, #0]
 800c0bc:	f7f6 f812 	bl	80020e4 <_close>
 800c0c0:	1c43      	adds	r3, r0, #1
 800c0c2:	d102      	bne.n	800c0ca <_close_r+0x1a>
 800c0c4:	682b      	ldr	r3, [r5, #0]
 800c0c6:	b103      	cbz	r3, 800c0ca <_close_r+0x1a>
 800c0c8:	6023      	str	r3, [r4, #0]
 800c0ca:	bd38      	pop	{r3, r4, r5, pc}
 800c0cc:	20000dc8 	.word	0x20000dc8

0800c0d0 <_lseek_r>:
 800c0d0:	b538      	push	{r3, r4, r5, lr}
 800c0d2:	4d07      	ldr	r5, [pc, #28]	@ (800c0f0 <_lseek_r+0x20>)
 800c0d4:	4604      	mov	r4, r0
 800c0d6:	4608      	mov	r0, r1
 800c0d8:	4611      	mov	r1, r2
 800c0da:	2200      	movs	r2, #0
 800c0dc:	602a      	str	r2, [r5, #0]
 800c0de:	461a      	mov	r2, r3
 800c0e0:	f7f6 f827 	bl	8002132 <_lseek>
 800c0e4:	1c43      	adds	r3, r0, #1
 800c0e6:	d102      	bne.n	800c0ee <_lseek_r+0x1e>
 800c0e8:	682b      	ldr	r3, [r5, #0]
 800c0ea:	b103      	cbz	r3, 800c0ee <_lseek_r+0x1e>
 800c0ec:	6023      	str	r3, [r4, #0]
 800c0ee:	bd38      	pop	{r3, r4, r5, pc}
 800c0f0:	20000dc8 	.word	0x20000dc8

0800c0f4 <_read_r>:
 800c0f4:	b538      	push	{r3, r4, r5, lr}
 800c0f6:	4d07      	ldr	r5, [pc, #28]	@ (800c114 <_read_r+0x20>)
 800c0f8:	4604      	mov	r4, r0
 800c0fa:	4608      	mov	r0, r1
 800c0fc:	4611      	mov	r1, r2
 800c0fe:	2200      	movs	r2, #0
 800c100:	602a      	str	r2, [r5, #0]
 800c102:	461a      	mov	r2, r3
 800c104:	f7f5 ffd1 	bl	80020aa <_read>
 800c108:	1c43      	adds	r3, r0, #1
 800c10a:	d102      	bne.n	800c112 <_read_r+0x1e>
 800c10c:	682b      	ldr	r3, [r5, #0]
 800c10e:	b103      	cbz	r3, 800c112 <_read_r+0x1e>
 800c110:	6023      	str	r3, [r4, #0]
 800c112:	bd38      	pop	{r3, r4, r5, pc}
 800c114:	20000dc8 	.word	0x20000dc8

0800c118 <_sbrk_r>:
 800c118:	b538      	push	{r3, r4, r5, lr}
 800c11a:	4d06      	ldr	r5, [pc, #24]	@ (800c134 <_sbrk_r+0x1c>)
 800c11c:	2300      	movs	r3, #0
 800c11e:	4604      	mov	r4, r0
 800c120:	4608      	mov	r0, r1
 800c122:	602b      	str	r3, [r5, #0]
 800c124:	f7f6 f812 	bl	800214c <_sbrk>
 800c128:	1c43      	adds	r3, r0, #1
 800c12a:	d102      	bne.n	800c132 <_sbrk_r+0x1a>
 800c12c:	682b      	ldr	r3, [r5, #0]
 800c12e:	b103      	cbz	r3, 800c132 <_sbrk_r+0x1a>
 800c130:	6023      	str	r3, [r4, #0]
 800c132:	bd38      	pop	{r3, r4, r5, pc}
 800c134:	20000dc8 	.word	0x20000dc8

0800c138 <_write_r>:
 800c138:	b538      	push	{r3, r4, r5, lr}
 800c13a:	4d07      	ldr	r5, [pc, #28]	@ (800c158 <_write_r+0x20>)
 800c13c:	4604      	mov	r4, r0
 800c13e:	4608      	mov	r0, r1
 800c140:	4611      	mov	r1, r2
 800c142:	2200      	movs	r2, #0
 800c144:	602a      	str	r2, [r5, #0]
 800c146:	461a      	mov	r2, r3
 800c148:	f7f5 fc76 	bl	8001a38 <_write>
 800c14c:	1c43      	adds	r3, r0, #1
 800c14e:	d102      	bne.n	800c156 <_write_r+0x1e>
 800c150:	682b      	ldr	r3, [r5, #0]
 800c152:	b103      	cbz	r3, 800c156 <_write_r+0x1e>
 800c154:	6023      	str	r3, [r4, #0]
 800c156:	bd38      	pop	{r3, r4, r5, pc}
 800c158:	20000dc8 	.word	0x20000dc8

0800c15c <__errno>:
 800c15c:	4b01      	ldr	r3, [pc, #4]	@ (800c164 <__errno+0x8>)
 800c15e:	6818      	ldr	r0, [r3, #0]
 800c160:	4770      	bx	lr
 800c162:	bf00      	nop
 800c164:	2000003c 	.word	0x2000003c

0800c168 <__libc_init_array>:
 800c168:	b570      	push	{r4, r5, r6, lr}
 800c16a:	4d0d      	ldr	r5, [pc, #52]	@ (800c1a0 <__libc_init_array+0x38>)
 800c16c:	4c0d      	ldr	r4, [pc, #52]	@ (800c1a4 <__libc_init_array+0x3c>)
 800c16e:	1b64      	subs	r4, r4, r5
 800c170:	10a4      	asrs	r4, r4, #2
 800c172:	2600      	movs	r6, #0
 800c174:	42a6      	cmp	r6, r4
 800c176:	d109      	bne.n	800c18c <__libc_init_array+0x24>
 800c178:	4d0b      	ldr	r5, [pc, #44]	@ (800c1a8 <__libc_init_array+0x40>)
 800c17a:	4c0c      	ldr	r4, [pc, #48]	@ (800c1ac <__libc_init_array+0x44>)
 800c17c:	f001 fdfc 	bl	800dd78 <_init>
 800c180:	1b64      	subs	r4, r4, r5
 800c182:	10a4      	asrs	r4, r4, #2
 800c184:	2600      	movs	r6, #0
 800c186:	42a6      	cmp	r6, r4
 800c188:	d105      	bne.n	800c196 <__libc_init_array+0x2e>
 800c18a:	bd70      	pop	{r4, r5, r6, pc}
 800c18c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c190:	4798      	blx	r3
 800c192:	3601      	adds	r6, #1
 800c194:	e7ee      	b.n	800c174 <__libc_init_array+0xc>
 800c196:	f855 3b04 	ldr.w	r3, [r5], #4
 800c19a:	4798      	blx	r3
 800c19c:	3601      	adds	r6, #1
 800c19e:	e7f2      	b.n	800c186 <__libc_init_array+0x1e>
 800c1a0:	0800e164 	.word	0x0800e164
 800c1a4:	0800e164 	.word	0x0800e164
 800c1a8:	0800e164 	.word	0x0800e164
 800c1ac:	0800e168 	.word	0x0800e168

0800c1b0 <__retarget_lock_init_recursive>:
 800c1b0:	4770      	bx	lr

0800c1b2 <__retarget_lock_acquire_recursive>:
 800c1b2:	4770      	bx	lr

0800c1b4 <__retarget_lock_release_recursive>:
 800c1b4:	4770      	bx	lr

0800c1b6 <quorem>:
 800c1b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1ba:	6903      	ldr	r3, [r0, #16]
 800c1bc:	690c      	ldr	r4, [r1, #16]
 800c1be:	42a3      	cmp	r3, r4
 800c1c0:	4607      	mov	r7, r0
 800c1c2:	db7e      	blt.n	800c2c2 <quorem+0x10c>
 800c1c4:	3c01      	subs	r4, #1
 800c1c6:	f101 0814 	add.w	r8, r1, #20
 800c1ca:	00a3      	lsls	r3, r4, #2
 800c1cc:	f100 0514 	add.w	r5, r0, #20
 800c1d0:	9300      	str	r3, [sp, #0]
 800c1d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c1d6:	9301      	str	r3, [sp, #4]
 800c1d8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c1dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c1e0:	3301      	adds	r3, #1
 800c1e2:	429a      	cmp	r2, r3
 800c1e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c1e8:	fbb2 f6f3 	udiv	r6, r2, r3
 800c1ec:	d32e      	bcc.n	800c24c <quorem+0x96>
 800c1ee:	f04f 0a00 	mov.w	sl, #0
 800c1f2:	46c4      	mov	ip, r8
 800c1f4:	46ae      	mov	lr, r5
 800c1f6:	46d3      	mov	fp, sl
 800c1f8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c1fc:	b298      	uxth	r0, r3
 800c1fe:	fb06 a000 	mla	r0, r6, r0, sl
 800c202:	0c02      	lsrs	r2, r0, #16
 800c204:	0c1b      	lsrs	r3, r3, #16
 800c206:	fb06 2303 	mla	r3, r6, r3, r2
 800c20a:	f8de 2000 	ldr.w	r2, [lr]
 800c20e:	b280      	uxth	r0, r0
 800c210:	b292      	uxth	r2, r2
 800c212:	1a12      	subs	r2, r2, r0
 800c214:	445a      	add	r2, fp
 800c216:	f8de 0000 	ldr.w	r0, [lr]
 800c21a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c21e:	b29b      	uxth	r3, r3
 800c220:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c224:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c228:	b292      	uxth	r2, r2
 800c22a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c22e:	45e1      	cmp	r9, ip
 800c230:	f84e 2b04 	str.w	r2, [lr], #4
 800c234:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c238:	d2de      	bcs.n	800c1f8 <quorem+0x42>
 800c23a:	9b00      	ldr	r3, [sp, #0]
 800c23c:	58eb      	ldr	r3, [r5, r3]
 800c23e:	b92b      	cbnz	r3, 800c24c <quorem+0x96>
 800c240:	9b01      	ldr	r3, [sp, #4]
 800c242:	3b04      	subs	r3, #4
 800c244:	429d      	cmp	r5, r3
 800c246:	461a      	mov	r2, r3
 800c248:	d32f      	bcc.n	800c2aa <quorem+0xf4>
 800c24a:	613c      	str	r4, [r7, #16]
 800c24c:	4638      	mov	r0, r7
 800c24e:	f001 f8c7 	bl	800d3e0 <__mcmp>
 800c252:	2800      	cmp	r0, #0
 800c254:	db25      	blt.n	800c2a2 <quorem+0xec>
 800c256:	4629      	mov	r1, r5
 800c258:	2000      	movs	r0, #0
 800c25a:	f858 2b04 	ldr.w	r2, [r8], #4
 800c25e:	f8d1 c000 	ldr.w	ip, [r1]
 800c262:	fa1f fe82 	uxth.w	lr, r2
 800c266:	fa1f f38c 	uxth.w	r3, ip
 800c26a:	eba3 030e 	sub.w	r3, r3, lr
 800c26e:	4403      	add	r3, r0
 800c270:	0c12      	lsrs	r2, r2, #16
 800c272:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c276:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c27a:	b29b      	uxth	r3, r3
 800c27c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c280:	45c1      	cmp	r9, r8
 800c282:	f841 3b04 	str.w	r3, [r1], #4
 800c286:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c28a:	d2e6      	bcs.n	800c25a <quorem+0xa4>
 800c28c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c290:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c294:	b922      	cbnz	r2, 800c2a0 <quorem+0xea>
 800c296:	3b04      	subs	r3, #4
 800c298:	429d      	cmp	r5, r3
 800c29a:	461a      	mov	r2, r3
 800c29c:	d30b      	bcc.n	800c2b6 <quorem+0x100>
 800c29e:	613c      	str	r4, [r7, #16]
 800c2a0:	3601      	adds	r6, #1
 800c2a2:	4630      	mov	r0, r6
 800c2a4:	b003      	add	sp, #12
 800c2a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2aa:	6812      	ldr	r2, [r2, #0]
 800c2ac:	3b04      	subs	r3, #4
 800c2ae:	2a00      	cmp	r2, #0
 800c2b0:	d1cb      	bne.n	800c24a <quorem+0x94>
 800c2b2:	3c01      	subs	r4, #1
 800c2b4:	e7c6      	b.n	800c244 <quorem+0x8e>
 800c2b6:	6812      	ldr	r2, [r2, #0]
 800c2b8:	3b04      	subs	r3, #4
 800c2ba:	2a00      	cmp	r2, #0
 800c2bc:	d1ef      	bne.n	800c29e <quorem+0xe8>
 800c2be:	3c01      	subs	r4, #1
 800c2c0:	e7ea      	b.n	800c298 <quorem+0xe2>
 800c2c2:	2000      	movs	r0, #0
 800c2c4:	e7ee      	b.n	800c2a4 <quorem+0xee>
	...

0800c2c8 <_dtoa_r>:
 800c2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2cc:	69c7      	ldr	r7, [r0, #28]
 800c2ce:	b097      	sub	sp, #92	@ 0x5c
 800c2d0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c2d4:	ec55 4b10 	vmov	r4, r5, d0
 800c2d8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c2da:	9107      	str	r1, [sp, #28]
 800c2dc:	4681      	mov	r9, r0
 800c2de:	920c      	str	r2, [sp, #48]	@ 0x30
 800c2e0:	9311      	str	r3, [sp, #68]	@ 0x44
 800c2e2:	b97f      	cbnz	r7, 800c304 <_dtoa_r+0x3c>
 800c2e4:	2010      	movs	r0, #16
 800c2e6:	f7ff f8ab 	bl	800b440 <malloc>
 800c2ea:	4602      	mov	r2, r0
 800c2ec:	f8c9 001c 	str.w	r0, [r9, #28]
 800c2f0:	b920      	cbnz	r0, 800c2fc <_dtoa_r+0x34>
 800c2f2:	4ba9      	ldr	r3, [pc, #676]	@ (800c598 <_dtoa_r+0x2d0>)
 800c2f4:	21ef      	movs	r1, #239	@ 0xef
 800c2f6:	48a9      	ldr	r0, [pc, #676]	@ (800c59c <_dtoa_r+0x2d4>)
 800c2f8:	f001 fc0a 	bl	800db10 <__assert_func>
 800c2fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c300:	6007      	str	r7, [r0, #0]
 800c302:	60c7      	str	r7, [r0, #12]
 800c304:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c308:	6819      	ldr	r1, [r3, #0]
 800c30a:	b159      	cbz	r1, 800c324 <_dtoa_r+0x5c>
 800c30c:	685a      	ldr	r2, [r3, #4]
 800c30e:	604a      	str	r2, [r1, #4]
 800c310:	2301      	movs	r3, #1
 800c312:	4093      	lsls	r3, r2
 800c314:	608b      	str	r3, [r1, #8]
 800c316:	4648      	mov	r0, r9
 800c318:	f000 fe30 	bl	800cf7c <_Bfree>
 800c31c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c320:	2200      	movs	r2, #0
 800c322:	601a      	str	r2, [r3, #0]
 800c324:	1e2b      	subs	r3, r5, #0
 800c326:	bfb9      	ittee	lt
 800c328:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c32c:	9305      	strlt	r3, [sp, #20]
 800c32e:	2300      	movge	r3, #0
 800c330:	6033      	strge	r3, [r6, #0]
 800c332:	9f05      	ldr	r7, [sp, #20]
 800c334:	4b9a      	ldr	r3, [pc, #616]	@ (800c5a0 <_dtoa_r+0x2d8>)
 800c336:	bfbc      	itt	lt
 800c338:	2201      	movlt	r2, #1
 800c33a:	6032      	strlt	r2, [r6, #0]
 800c33c:	43bb      	bics	r3, r7
 800c33e:	d112      	bne.n	800c366 <_dtoa_r+0x9e>
 800c340:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c342:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c346:	6013      	str	r3, [r2, #0]
 800c348:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c34c:	4323      	orrs	r3, r4
 800c34e:	f000 855a 	beq.w	800ce06 <_dtoa_r+0xb3e>
 800c352:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c354:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c5b4 <_dtoa_r+0x2ec>
 800c358:	2b00      	cmp	r3, #0
 800c35a:	f000 855c 	beq.w	800ce16 <_dtoa_r+0xb4e>
 800c35e:	f10a 0303 	add.w	r3, sl, #3
 800c362:	f000 bd56 	b.w	800ce12 <_dtoa_r+0xb4a>
 800c366:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c36a:	2200      	movs	r2, #0
 800c36c:	ec51 0b17 	vmov	r0, r1, d7
 800c370:	2300      	movs	r3, #0
 800c372:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c376:	f7f4 fba7 	bl	8000ac8 <__aeabi_dcmpeq>
 800c37a:	4680      	mov	r8, r0
 800c37c:	b158      	cbz	r0, 800c396 <_dtoa_r+0xce>
 800c37e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c380:	2301      	movs	r3, #1
 800c382:	6013      	str	r3, [r2, #0]
 800c384:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c386:	b113      	cbz	r3, 800c38e <_dtoa_r+0xc6>
 800c388:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c38a:	4b86      	ldr	r3, [pc, #536]	@ (800c5a4 <_dtoa_r+0x2dc>)
 800c38c:	6013      	str	r3, [r2, #0]
 800c38e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c5b8 <_dtoa_r+0x2f0>
 800c392:	f000 bd40 	b.w	800ce16 <_dtoa_r+0xb4e>
 800c396:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c39a:	aa14      	add	r2, sp, #80	@ 0x50
 800c39c:	a915      	add	r1, sp, #84	@ 0x54
 800c39e:	4648      	mov	r0, r9
 800c3a0:	f001 f8ce 	bl	800d540 <__d2b>
 800c3a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c3a8:	9002      	str	r0, [sp, #8]
 800c3aa:	2e00      	cmp	r6, #0
 800c3ac:	d078      	beq.n	800c4a0 <_dtoa_r+0x1d8>
 800c3ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c3b0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c3b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c3b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c3bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c3c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c3c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c3c8:	4619      	mov	r1, r3
 800c3ca:	2200      	movs	r2, #0
 800c3cc:	4b76      	ldr	r3, [pc, #472]	@ (800c5a8 <_dtoa_r+0x2e0>)
 800c3ce:	f7f3 ff5b 	bl	8000288 <__aeabi_dsub>
 800c3d2:	a36b      	add	r3, pc, #428	@ (adr r3, 800c580 <_dtoa_r+0x2b8>)
 800c3d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3d8:	f7f4 f90e 	bl	80005f8 <__aeabi_dmul>
 800c3dc:	a36a      	add	r3, pc, #424	@ (adr r3, 800c588 <_dtoa_r+0x2c0>)
 800c3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3e2:	f7f3 ff53 	bl	800028c <__adddf3>
 800c3e6:	4604      	mov	r4, r0
 800c3e8:	4630      	mov	r0, r6
 800c3ea:	460d      	mov	r5, r1
 800c3ec:	f7f4 f89a 	bl	8000524 <__aeabi_i2d>
 800c3f0:	a367      	add	r3, pc, #412	@ (adr r3, 800c590 <_dtoa_r+0x2c8>)
 800c3f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3f6:	f7f4 f8ff 	bl	80005f8 <__aeabi_dmul>
 800c3fa:	4602      	mov	r2, r0
 800c3fc:	460b      	mov	r3, r1
 800c3fe:	4620      	mov	r0, r4
 800c400:	4629      	mov	r1, r5
 800c402:	f7f3 ff43 	bl	800028c <__adddf3>
 800c406:	4604      	mov	r4, r0
 800c408:	460d      	mov	r5, r1
 800c40a:	f7f4 fba5 	bl	8000b58 <__aeabi_d2iz>
 800c40e:	2200      	movs	r2, #0
 800c410:	4607      	mov	r7, r0
 800c412:	2300      	movs	r3, #0
 800c414:	4620      	mov	r0, r4
 800c416:	4629      	mov	r1, r5
 800c418:	f7f4 fb60 	bl	8000adc <__aeabi_dcmplt>
 800c41c:	b140      	cbz	r0, 800c430 <_dtoa_r+0x168>
 800c41e:	4638      	mov	r0, r7
 800c420:	f7f4 f880 	bl	8000524 <__aeabi_i2d>
 800c424:	4622      	mov	r2, r4
 800c426:	462b      	mov	r3, r5
 800c428:	f7f4 fb4e 	bl	8000ac8 <__aeabi_dcmpeq>
 800c42c:	b900      	cbnz	r0, 800c430 <_dtoa_r+0x168>
 800c42e:	3f01      	subs	r7, #1
 800c430:	2f16      	cmp	r7, #22
 800c432:	d852      	bhi.n	800c4da <_dtoa_r+0x212>
 800c434:	4b5d      	ldr	r3, [pc, #372]	@ (800c5ac <_dtoa_r+0x2e4>)
 800c436:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c43a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c43e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c442:	f7f4 fb4b 	bl	8000adc <__aeabi_dcmplt>
 800c446:	2800      	cmp	r0, #0
 800c448:	d049      	beq.n	800c4de <_dtoa_r+0x216>
 800c44a:	3f01      	subs	r7, #1
 800c44c:	2300      	movs	r3, #0
 800c44e:	9310      	str	r3, [sp, #64]	@ 0x40
 800c450:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c452:	1b9b      	subs	r3, r3, r6
 800c454:	1e5a      	subs	r2, r3, #1
 800c456:	bf45      	ittet	mi
 800c458:	f1c3 0301 	rsbmi	r3, r3, #1
 800c45c:	9300      	strmi	r3, [sp, #0]
 800c45e:	2300      	movpl	r3, #0
 800c460:	2300      	movmi	r3, #0
 800c462:	9206      	str	r2, [sp, #24]
 800c464:	bf54      	ite	pl
 800c466:	9300      	strpl	r3, [sp, #0]
 800c468:	9306      	strmi	r3, [sp, #24]
 800c46a:	2f00      	cmp	r7, #0
 800c46c:	db39      	blt.n	800c4e2 <_dtoa_r+0x21a>
 800c46e:	9b06      	ldr	r3, [sp, #24]
 800c470:	970d      	str	r7, [sp, #52]	@ 0x34
 800c472:	443b      	add	r3, r7
 800c474:	9306      	str	r3, [sp, #24]
 800c476:	2300      	movs	r3, #0
 800c478:	9308      	str	r3, [sp, #32]
 800c47a:	9b07      	ldr	r3, [sp, #28]
 800c47c:	2b09      	cmp	r3, #9
 800c47e:	d863      	bhi.n	800c548 <_dtoa_r+0x280>
 800c480:	2b05      	cmp	r3, #5
 800c482:	bfc4      	itt	gt
 800c484:	3b04      	subgt	r3, #4
 800c486:	9307      	strgt	r3, [sp, #28]
 800c488:	9b07      	ldr	r3, [sp, #28]
 800c48a:	f1a3 0302 	sub.w	r3, r3, #2
 800c48e:	bfcc      	ite	gt
 800c490:	2400      	movgt	r4, #0
 800c492:	2401      	movle	r4, #1
 800c494:	2b03      	cmp	r3, #3
 800c496:	d863      	bhi.n	800c560 <_dtoa_r+0x298>
 800c498:	e8df f003 	tbb	[pc, r3]
 800c49c:	2b375452 	.word	0x2b375452
 800c4a0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c4a4:	441e      	add	r6, r3
 800c4a6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c4aa:	2b20      	cmp	r3, #32
 800c4ac:	bfc1      	itttt	gt
 800c4ae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c4b2:	409f      	lslgt	r7, r3
 800c4b4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c4b8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c4bc:	bfd6      	itet	le
 800c4be:	f1c3 0320 	rsble	r3, r3, #32
 800c4c2:	ea47 0003 	orrgt.w	r0, r7, r3
 800c4c6:	fa04 f003 	lslle.w	r0, r4, r3
 800c4ca:	f7f4 f81b 	bl	8000504 <__aeabi_ui2d>
 800c4ce:	2201      	movs	r2, #1
 800c4d0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c4d4:	3e01      	subs	r6, #1
 800c4d6:	9212      	str	r2, [sp, #72]	@ 0x48
 800c4d8:	e776      	b.n	800c3c8 <_dtoa_r+0x100>
 800c4da:	2301      	movs	r3, #1
 800c4dc:	e7b7      	b.n	800c44e <_dtoa_r+0x186>
 800c4de:	9010      	str	r0, [sp, #64]	@ 0x40
 800c4e0:	e7b6      	b.n	800c450 <_dtoa_r+0x188>
 800c4e2:	9b00      	ldr	r3, [sp, #0]
 800c4e4:	1bdb      	subs	r3, r3, r7
 800c4e6:	9300      	str	r3, [sp, #0]
 800c4e8:	427b      	negs	r3, r7
 800c4ea:	9308      	str	r3, [sp, #32]
 800c4ec:	2300      	movs	r3, #0
 800c4ee:	930d      	str	r3, [sp, #52]	@ 0x34
 800c4f0:	e7c3      	b.n	800c47a <_dtoa_r+0x1b2>
 800c4f2:	2301      	movs	r3, #1
 800c4f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c4f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c4f8:	eb07 0b03 	add.w	fp, r7, r3
 800c4fc:	f10b 0301 	add.w	r3, fp, #1
 800c500:	2b01      	cmp	r3, #1
 800c502:	9303      	str	r3, [sp, #12]
 800c504:	bfb8      	it	lt
 800c506:	2301      	movlt	r3, #1
 800c508:	e006      	b.n	800c518 <_dtoa_r+0x250>
 800c50a:	2301      	movs	r3, #1
 800c50c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c50e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c510:	2b00      	cmp	r3, #0
 800c512:	dd28      	ble.n	800c566 <_dtoa_r+0x29e>
 800c514:	469b      	mov	fp, r3
 800c516:	9303      	str	r3, [sp, #12]
 800c518:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c51c:	2100      	movs	r1, #0
 800c51e:	2204      	movs	r2, #4
 800c520:	f102 0514 	add.w	r5, r2, #20
 800c524:	429d      	cmp	r5, r3
 800c526:	d926      	bls.n	800c576 <_dtoa_r+0x2ae>
 800c528:	6041      	str	r1, [r0, #4]
 800c52a:	4648      	mov	r0, r9
 800c52c:	f000 fce6 	bl	800cefc <_Balloc>
 800c530:	4682      	mov	sl, r0
 800c532:	2800      	cmp	r0, #0
 800c534:	d142      	bne.n	800c5bc <_dtoa_r+0x2f4>
 800c536:	4b1e      	ldr	r3, [pc, #120]	@ (800c5b0 <_dtoa_r+0x2e8>)
 800c538:	4602      	mov	r2, r0
 800c53a:	f240 11af 	movw	r1, #431	@ 0x1af
 800c53e:	e6da      	b.n	800c2f6 <_dtoa_r+0x2e>
 800c540:	2300      	movs	r3, #0
 800c542:	e7e3      	b.n	800c50c <_dtoa_r+0x244>
 800c544:	2300      	movs	r3, #0
 800c546:	e7d5      	b.n	800c4f4 <_dtoa_r+0x22c>
 800c548:	2401      	movs	r4, #1
 800c54a:	2300      	movs	r3, #0
 800c54c:	9307      	str	r3, [sp, #28]
 800c54e:	9409      	str	r4, [sp, #36]	@ 0x24
 800c550:	f04f 3bff 	mov.w	fp, #4294967295
 800c554:	2200      	movs	r2, #0
 800c556:	f8cd b00c 	str.w	fp, [sp, #12]
 800c55a:	2312      	movs	r3, #18
 800c55c:	920c      	str	r2, [sp, #48]	@ 0x30
 800c55e:	e7db      	b.n	800c518 <_dtoa_r+0x250>
 800c560:	2301      	movs	r3, #1
 800c562:	9309      	str	r3, [sp, #36]	@ 0x24
 800c564:	e7f4      	b.n	800c550 <_dtoa_r+0x288>
 800c566:	f04f 0b01 	mov.w	fp, #1
 800c56a:	f8cd b00c 	str.w	fp, [sp, #12]
 800c56e:	465b      	mov	r3, fp
 800c570:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c574:	e7d0      	b.n	800c518 <_dtoa_r+0x250>
 800c576:	3101      	adds	r1, #1
 800c578:	0052      	lsls	r2, r2, #1
 800c57a:	e7d1      	b.n	800c520 <_dtoa_r+0x258>
 800c57c:	f3af 8000 	nop.w
 800c580:	636f4361 	.word	0x636f4361
 800c584:	3fd287a7 	.word	0x3fd287a7
 800c588:	8b60c8b3 	.word	0x8b60c8b3
 800c58c:	3fc68a28 	.word	0x3fc68a28
 800c590:	509f79fb 	.word	0x509f79fb
 800c594:	3fd34413 	.word	0x3fd34413
 800c598:	0800de25 	.word	0x0800de25
 800c59c:	0800de3c 	.word	0x0800de3c
 800c5a0:	7ff00000 	.word	0x7ff00000
 800c5a4:	0800ddf5 	.word	0x0800ddf5
 800c5a8:	3ff80000 	.word	0x3ff80000
 800c5ac:	0800df90 	.word	0x0800df90
 800c5b0:	0800de94 	.word	0x0800de94
 800c5b4:	0800de21 	.word	0x0800de21
 800c5b8:	0800ddf4 	.word	0x0800ddf4
 800c5bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c5c0:	6018      	str	r0, [r3, #0]
 800c5c2:	9b03      	ldr	r3, [sp, #12]
 800c5c4:	2b0e      	cmp	r3, #14
 800c5c6:	f200 80a1 	bhi.w	800c70c <_dtoa_r+0x444>
 800c5ca:	2c00      	cmp	r4, #0
 800c5cc:	f000 809e 	beq.w	800c70c <_dtoa_r+0x444>
 800c5d0:	2f00      	cmp	r7, #0
 800c5d2:	dd33      	ble.n	800c63c <_dtoa_r+0x374>
 800c5d4:	4b9c      	ldr	r3, [pc, #624]	@ (800c848 <_dtoa_r+0x580>)
 800c5d6:	f007 020f 	and.w	r2, r7, #15
 800c5da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c5de:	ed93 7b00 	vldr	d7, [r3]
 800c5e2:	05f8      	lsls	r0, r7, #23
 800c5e4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c5e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c5ec:	d516      	bpl.n	800c61c <_dtoa_r+0x354>
 800c5ee:	4b97      	ldr	r3, [pc, #604]	@ (800c84c <_dtoa_r+0x584>)
 800c5f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c5f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c5f8:	f7f4 f928 	bl	800084c <__aeabi_ddiv>
 800c5fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c600:	f004 040f 	and.w	r4, r4, #15
 800c604:	2603      	movs	r6, #3
 800c606:	4d91      	ldr	r5, [pc, #580]	@ (800c84c <_dtoa_r+0x584>)
 800c608:	b954      	cbnz	r4, 800c620 <_dtoa_r+0x358>
 800c60a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c60e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c612:	f7f4 f91b 	bl	800084c <__aeabi_ddiv>
 800c616:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c61a:	e028      	b.n	800c66e <_dtoa_r+0x3a6>
 800c61c:	2602      	movs	r6, #2
 800c61e:	e7f2      	b.n	800c606 <_dtoa_r+0x33e>
 800c620:	07e1      	lsls	r1, r4, #31
 800c622:	d508      	bpl.n	800c636 <_dtoa_r+0x36e>
 800c624:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c628:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c62c:	f7f3 ffe4 	bl	80005f8 <__aeabi_dmul>
 800c630:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c634:	3601      	adds	r6, #1
 800c636:	1064      	asrs	r4, r4, #1
 800c638:	3508      	adds	r5, #8
 800c63a:	e7e5      	b.n	800c608 <_dtoa_r+0x340>
 800c63c:	f000 80af 	beq.w	800c79e <_dtoa_r+0x4d6>
 800c640:	427c      	negs	r4, r7
 800c642:	4b81      	ldr	r3, [pc, #516]	@ (800c848 <_dtoa_r+0x580>)
 800c644:	4d81      	ldr	r5, [pc, #516]	@ (800c84c <_dtoa_r+0x584>)
 800c646:	f004 020f 	and.w	r2, r4, #15
 800c64a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c64e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c652:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c656:	f7f3 ffcf 	bl	80005f8 <__aeabi_dmul>
 800c65a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c65e:	1124      	asrs	r4, r4, #4
 800c660:	2300      	movs	r3, #0
 800c662:	2602      	movs	r6, #2
 800c664:	2c00      	cmp	r4, #0
 800c666:	f040 808f 	bne.w	800c788 <_dtoa_r+0x4c0>
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d1d3      	bne.n	800c616 <_dtoa_r+0x34e>
 800c66e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c670:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c674:	2b00      	cmp	r3, #0
 800c676:	f000 8094 	beq.w	800c7a2 <_dtoa_r+0x4da>
 800c67a:	4b75      	ldr	r3, [pc, #468]	@ (800c850 <_dtoa_r+0x588>)
 800c67c:	2200      	movs	r2, #0
 800c67e:	4620      	mov	r0, r4
 800c680:	4629      	mov	r1, r5
 800c682:	f7f4 fa2b 	bl	8000adc <__aeabi_dcmplt>
 800c686:	2800      	cmp	r0, #0
 800c688:	f000 808b 	beq.w	800c7a2 <_dtoa_r+0x4da>
 800c68c:	9b03      	ldr	r3, [sp, #12]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	f000 8087 	beq.w	800c7a2 <_dtoa_r+0x4da>
 800c694:	f1bb 0f00 	cmp.w	fp, #0
 800c698:	dd34      	ble.n	800c704 <_dtoa_r+0x43c>
 800c69a:	4620      	mov	r0, r4
 800c69c:	4b6d      	ldr	r3, [pc, #436]	@ (800c854 <_dtoa_r+0x58c>)
 800c69e:	2200      	movs	r2, #0
 800c6a0:	4629      	mov	r1, r5
 800c6a2:	f7f3 ffa9 	bl	80005f8 <__aeabi_dmul>
 800c6a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c6aa:	f107 38ff 	add.w	r8, r7, #4294967295
 800c6ae:	3601      	adds	r6, #1
 800c6b0:	465c      	mov	r4, fp
 800c6b2:	4630      	mov	r0, r6
 800c6b4:	f7f3 ff36 	bl	8000524 <__aeabi_i2d>
 800c6b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c6bc:	f7f3 ff9c 	bl	80005f8 <__aeabi_dmul>
 800c6c0:	4b65      	ldr	r3, [pc, #404]	@ (800c858 <_dtoa_r+0x590>)
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	f7f3 fde2 	bl	800028c <__adddf3>
 800c6c8:	4605      	mov	r5, r0
 800c6ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c6ce:	2c00      	cmp	r4, #0
 800c6d0:	d16a      	bne.n	800c7a8 <_dtoa_r+0x4e0>
 800c6d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6d6:	4b61      	ldr	r3, [pc, #388]	@ (800c85c <_dtoa_r+0x594>)
 800c6d8:	2200      	movs	r2, #0
 800c6da:	f7f3 fdd5 	bl	8000288 <__aeabi_dsub>
 800c6de:	4602      	mov	r2, r0
 800c6e0:	460b      	mov	r3, r1
 800c6e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c6e6:	462a      	mov	r2, r5
 800c6e8:	4633      	mov	r3, r6
 800c6ea:	f7f4 fa15 	bl	8000b18 <__aeabi_dcmpgt>
 800c6ee:	2800      	cmp	r0, #0
 800c6f0:	f040 8298 	bne.w	800cc24 <_dtoa_r+0x95c>
 800c6f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6f8:	462a      	mov	r2, r5
 800c6fa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c6fe:	f7f4 f9ed 	bl	8000adc <__aeabi_dcmplt>
 800c702:	bb38      	cbnz	r0, 800c754 <_dtoa_r+0x48c>
 800c704:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c708:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c70c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c70e:	2b00      	cmp	r3, #0
 800c710:	f2c0 8157 	blt.w	800c9c2 <_dtoa_r+0x6fa>
 800c714:	2f0e      	cmp	r7, #14
 800c716:	f300 8154 	bgt.w	800c9c2 <_dtoa_r+0x6fa>
 800c71a:	4b4b      	ldr	r3, [pc, #300]	@ (800c848 <_dtoa_r+0x580>)
 800c71c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c720:	ed93 7b00 	vldr	d7, [r3]
 800c724:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c726:	2b00      	cmp	r3, #0
 800c728:	ed8d 7b00 	vstr	d7, [sp]
 800c72c:	f280 80e5 	bge.w	800c8fa <_dtoa_r+0x632>
 800c730:	9b03      	ldr	r3, [sp, #12]
 800c732:	2b00      	cmp	r3, #0
 800c734:	f300 80e1 	bgt.w	800c8fa <_dtoa_r+0x632>
 800c738:	d10c      	bne.n	800c754 <_dtoa_r+0x48c>
 800c73a:	4b48      	ldr	r3, [pc, #288]	@ (800c85c <_dtoa_r+0x594>)
 800c73c:	2200      	movs	r2, #0
 800c73e:	ec51 0b17 	vmov	r0, r1, d7
 800c742:	f7f3 ff59 	bl	80005f8 <__aeabi_dmul>
 800c746:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c74a:	f7f4 f9db 	bl	8000b04 <__aeabi_dcmpge>
 800c74e:	2800      	cmp	r0, #0
 800c750:	f000 8266 	beq.w	800cc20 <_dtoa_r+0x958>
 800c754:	2400      	movs	r4, #0
 800c756:	4625      	mov	r5, r4
 800c758:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c75a:	4656      	mov	r6, sl
 800c75c:	ea6f 0803 	mvn.w	r8, r3
 800c760:	2700      	movs	r7, #0
 800c762:	4621      	mov	r1, r4
 800c764:	4648      	mov	r0, r9
 800c766:	f000 fc09 	bl	800cf7c <_Bfree>
 800c76a:	2d00      	cmp	r5, #0
 800c76c:	f000 80bd 	beq.w	800c8ea <_dtoa_r+0x622>
 800c770:	b12f      	cbz	r7, 800c77e <_dtoa_r+0x4b6>
 800c772:	42af      	cmp	r7, r5
 800c774:	d003      	beq.n	800c77e <_dtoa_r+0x4b6>
 800c776:	4639      	mov	r1, r7
 800c778:	4648      	mov	r0, r9
 800c77a:	f000 fbff 	bl	800cf7c <_Bfree>
 800c77e:	4629      	mov	r1, r5
 800c780:	4648      	mov	r0, r9
 800c782:	f000 fbfb 	bl	800cf7c <_Bfree>
 800c786:	e0b0      	b.n	800c8ea <_dtoa_r+0x622>
 800c788:	07e2      	lsls	r2, r4, #31
 800c78a:	d505      	bpl.n	800c798 <_dtoa_r+0x4d0>
 800c78c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c790:	f7f3 ff32 	bl	80005f8 <__aeabi_dmul>
 800c794:	3601      	adds	r6, #1
 800c796:	2301      	movs	r3, #1
 800c798:	1064      	asrs	r4, r4, #1
 800c79a:	3508      	adds	r5, #8
 800c79c:	e762      	b.n	800c664 <_dtoa_r+0x39c>
 800c79e:	2602      	movs	r6, #2
 800c7a0:	e765      	b.n	800c66e <_dtoa_r+0x3a6>
 800c7a2:	9c03      	ldr	r4, [sp, #12]
 800c7a4:	46b8      	mov	r8, r7
 800c7a6:	e784      	b.n	800c6b2 <_dtoa_r+0x3ea>
 800c7a8:	4b27      	ldr	r3, [pc, #156]	@ (800c848 <_dtoa_r+0x580>)
 800c7aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c7ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c7b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c7b4:	4454      	add	r4, sl
 800c7b6:	2900      	cmp	r1, #0
 800c7b8:	d054      	beq.n	800c864 <_dtoa_r+0x59c>
 800c7ba:	4929      	ldr	r1, [pc, #164]	@ (800c860 <_dtoa_r+0x598>)
 800c7bc:	2000      	movs	r0, #0
 800c7be:	f7f4 f845 	bl	800084c <__aeabi_ddiv>
 800c7c2:	4633      	mov	r3, r6
 800c7c4:	462a      	mov	r2, r5
 800c7c6:	f7f3 fd5f 	bl	8000288 <__aeabi_dsub>
 800c7ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c7ce:	4656      	mov	r6, sl
 800c7d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c7d4:	f7f4 f9c0 	bl	8000b58 <__aeabi_d2iz>
 800c7d8:	4605      	mov	r5, r0
 800c7da:	f7f3 fea3 	bl	8000524 <__aeabi_i2d>
 800c7de:	4602      	mov	r2, r0
 800c7e0:	460b      	mov	r3, r1
 800c7e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c7e6:	f7f3 fd4f 	bl	8000288 <__aeabi_dsub>
 800c7ea:	3530      	adds	r5, #48	@ 0x30
 800c7ec:	4602      	mov	r2, r0
 800c7ee:	460b      	mov	r3, r1
 800c7f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c7f4:	f806 5b01 	strb.w	r5, [r6], #1
 800c7f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c7fc:	f7f4 f96e 	bl	8000adc <__aeabi_dcmplt>
 800c800:	2800      	cmp	r0, #0
 800c802:	d172      	bne.n	800c8ea <_dtoa_r+0x622>
 800c804:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c808:	4911      	ldr	r1, [pc, #68]	@ (800c850 <_dtoa_r+0x588>)
 800c80a:	2000      	movs	r0, #0
 800c80c:	f7f3 fd3c 	bl	8000288 <__aeabi_dsub>
 800c810:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c814:	f7f4 f962 	bl	8000adc <__aeabi_dcmplt>
 800c818:	2800      	cmp	r0, #0
 800c81a:	f040 80b4 	bne.w	800c986 <_dtoa_r+0x6be>
 800c81e:	42a6      	cmp	r6, r4
 800c820:	f43f af70 	beq.w	800c704 <_dtoa_r+0x43c>
 800c824:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c828:	4b0a      	ldr	r3, [pc, #40]	@ (800c854 <_dtoa_r+0x58c>)
 800c82a:	2200      	movs	r2, #0
 800c82c:	f7f3 fee4 	bl	80005f8 <__aeabi_dmul>
 800c830:	4b08      	ldr	r3, [pc, #32]	@ (800c854 <_dtoa_r+0x58c>)
 800c832:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c836:	2200      	movs	r2, #0
 800c838:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c83c:	f7f3 fedc 	bl	80005f8 <__aeabi_dmul>
 800c840:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c844:	e7c4      	b.n	800c7d0 <_dtoa_r+0x508>
 800c846:	bf00      	nop
 800c848:	0800df90 	.word	0x0800df90
 800c84c:	0800df68 	.word	0x0800df68
 800c850:	3ff00000 	.word	0x3ff00000
 800c854:	40240000 	.word	0x40240000
 800c858:	401c0000 	.word	0x401c0000
 800c85c:	40140000 	.word	0x40140000
 800c860:	3fe00000 	.word	0x3fe00000
 800c864:	4631      	mov	r1, r6
 800c866:	4628      	mov	r0, r5
 800c868:	f7f3 fec6 	bl	80005f8 <__aeabi_dmul>
 800c86c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c870:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c872:	4656      	mov	r6, sl
 800c874:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c878:	f7f4 f96e 	bl	8000b58 <__aeabi_d2iz>
 800c87c:	4605      	mov	r5, r0
 800c87e:	f7f3 fe51 	bl	8000524 <__aeabi_i2d>
 800c882:	4602      	mov	r2, r0
 800c884:	460b      	mov	r3, r1
 800c886:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c88a:	f7f3 fcfd 	bl	8000288 <__aeabi_dsub>
 800c88e:	3530      	adds	r5, #48	@ 0x30
 800c890:	f806 5b01 	strb.w	r5, [r6], #1
 800c894:	4602      	mov	r2, r0
 800c896:	460b      	mov	r3, r1
 800c898:	42a6      	cmp	r6, r4
 800c89a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c89e:	f04f 0200 	mov.w	r2, #0
 800c8a2:	d124      	bne.n	800c8ee <_dtoa_r+0x626>
 800c8a4:	4baf      	ldr	r3, [pc, #700]	@ (800cb64 <_dtoa_r+0x89c>)
 800c8a6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c8aa:	f7f3 fcef 	bl	800028c <__adddf3>
 800c8ae:	4602      	mov	r2, r0
 800c8b0:	460b      	mov	r3, r1
 800c8b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c8b6:	f7f4 f92f 	bl	8000b18 <__aeabi_dcmpgt>
 800c8ba:	2800      	cmp	r0, #0
 800c8bc:	d163      	bne.n	800c986 <_dtoa_r+0x6be>
 800c8be:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c8c2:	49a8      	ldr	r1, [pc, #672]	@ (800cb64 <_dtoa_r+0x89c>)
 800c8c4:	2000      	movs	r0, #0
 800c8c6:	f7f3 fcdf 	bl	8000288 <__aeabi_dsub>
 800c8ca:	4602      	mov	r2, r0
 800c8cc:	460b      	mov	r3, r1
 800c8ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c8d2:	f7f4 f903 	bl	8000adc <__aeabi_dcmplt>
 800c8d6:	2800      	cmp	r0, #0
 800c8d8:	f43f af14 	beq.w	800c704 <_dtoa_r+0x43c>
 800c8dc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c8de:	1e73      	subs	r3, r6, #1
 800c8e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c8e2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c8e6:	2b30      	cmp	r3, #48	@ 0x30
 800c8e8:	d0f8      	beq.n	800c8dc <_dtoa_r+0x614>
 800c8ea:	4647      	mov	r7, r8
 800c8ec:	e03b      	b.n	800c966 <_dtoa_r+0x69e>
 800c8ee:	4b9e      	ldr	r3, [pc, #632]	@ (800cb68 <_dtoa_r+0x8a0>)
 800c8f0:	f7f3 fe82 	bl	80005f8 <__aeabi_dmul>
 800c8f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c8f8:	e7bc      	b.n	800c874 <_dtoa_r+0x5ac>
 800c8fa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c8fe:	4656      	mov	r6, sl
 800c900:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c904:	4620      	mov	r0, r4
 800c906:	4629      	mov	r1, r5
 800c908:	f7f3 ffa0 	bl	800084c <__aeabi_ddiv>
 800c90c:	f7f4 f924 	bl	8000b58 <__aeabi_d2iz>
 800c910:	4680      	mov	r8, r0
 800c912:	f7f3 fe07 	bl	8000524 <__aeabi_i2d>
 800c916:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c91a:	f7f3 fe6d 	bl	80005f8 <__aeabi_dmul>
 800c91e:	4602      	mov	r2, r0
 800c920:	460b      	mov	r3, r1
 800c922:	4620      	mov	r0, r4
 800c924:	4629      	mov	r1, r5
 800c926:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c92a:	f7f3 fcad 	bl	8000288 <__aeabi_dsub>
 800c92e:	f806 4b01 	strb.w	r4, [r6], #1
 800c932:	9d03      	ldr	r5, [sp, #12]
 800c934:	eba6 040a 	sub.w	r4, r6, sl
 800c938:	42a5      	cmp	r5, r4
 800c93a:	4602      	mov	r2, r0
 800c93c:	460b      	mov	r3, r1
 800c93e:	d133      	bne.n	800c9a8 <_dtoa_r+0x6e0>
 800c940:	f7f3 fca4 	bl	800028c <__adddf3>
 800c944:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c948:	4604      	mov	r4, r0
 800c94a:	460d      	mov	r5, r1
 800c94c:	f7f4 f8e4 	bl	8000b18 <__aeabi_dcmpgt>
 800c950:	b9c0      	cbnz	r0, 800c984 <_dtoa_r+0x6bc>
 800c952:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c956:	4620      	mov	r0, r4
 800c958:	4629      	mov	r1, r5
 800c95a:	f7f4 f8b5 	bl	8000ac8 <__aeabi_dcmpeq>
 800c95e:	b110      	cbz	r0, 800c966 <_dtoa_r+0x69e>
 800c960:	f018 0f01 	tst.w	r8, #1
 800c964:	d10e      	bne.n	800c984 <_dtoa_r+0x6bc>
 800c966:	9902      	ldr	r1, [sp, #8]
 800c968:	4648      	mov	r0, r9
 800c96a:	f000 fb07 	bl	800cf7c <_Bfree>
 800c96e:	2300      	movs	r3, #0
 800c970:	7033      	strb	r3, [r6, #0]
 800c972:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c974:	3701      	adds	r7, #1
 800c976:	601f      	str	r7, [r3, #0]
 800c978:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	f000 824b 	beq.w	800ce16 <_dtoa_r+0xb4e>
 800c980:	601e      	str	r6, [r3, #0]
 800c982:	e248      	b.n	800ce16 <_dtoa_r+0xb4e>
 800c984:	46b8      	mov	r8, r7
 800c986:	4633      	mov	r3, r6
 800c988:	461e      	mov	r6, r3
 800c98a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c98e:	2a39      	cmp	r2, #57	@ 0x39
 800c990:	d106      	bne.n	800c9a0 <_dtoa_r+0x6d8>
 800c992:	459a      	cmp	sl, r3
 800c994:	d1f8      	bne.n	800c988 <_dtoa_r+0x6c0>
 800c996:	2230      	movs	r2, #48	@ 0x30
 800c998:	f108 0801 	add.w	r8, r8, #1
 800c99c:	f88a 2000 	strb.w	r2, [sl]
 800c9a0:	781a      	ldrb	r2, [r3, #0]
 800c9a2:	3201      	adds	r2, #1
 800c9a4:	701a      	strb	r2, [r3, #0]
 800c9a6:	e7a0      	b.n	800c8ea <_dtoa_r+0x622>
 800c9a8:	4b6f      	ldr	r3, [pc, #444]	@ (800cb68 <_dtoa_r+0x8a0>)
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	f7f3 fe24 	bl	80005f8 <__aeabi_dmul>
 800c9b0:	2200      	movs	r2, #0
 800c9b2:	2300      	movs	r3, #0
 800c9b4:	4604      	mov	r4, r0
 800c9b6:	460d      	mov	r5, r1
 800c9b8:	f7f4 f886 	bl	8000ac8 <__aeabi_dcmpeq>
 800c9bc:	2800      	cmp	r0, #0
 800c9be:	d09f      	beq.n	800c900 <_dtoa_r+0x638>
 800c9c0:	e7d1      	b.n	800c966 <_dtoa_r+0x69e>
 800c9c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c9c4:	2a00      	cmp	r2, #0
 800c9c6:	f000 80ea 	beq.w	800cb9e <_dtoa_r+0x8d6>
 800c9ca:	9a07      	ldr	r2, [sp, #28]
 800c9cc:	2a01      	cmp	r2, #1
 800c9ce:	f300 80cd 	bgt.w	800cb6c <_dtoa_r+0x8a4>
 800c9d2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c9d4:	2a00      	cmp	r2, #0
 800c9d6:	f000 80c1 	beq.w	800cb5c <_dtoa_r+0x894>
 800c9da:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c9de:	9c08      	ldr	r4, [sp, #32]
 800c9e0:	9e00      	ldr	r6, [sp, #0]
 800c9e2:	9a00      	ldr	r2, [sp, #0]
 800c9e4:	441a      	add	r2, r3
 800c9e6:	9200      	str	r2, [sp, #0]
 800c9e8:	9a06      	ldr	r2, [sp, #24]
 800c9ea:	2101      	movs	r1, #1
 800c9ec:	441a      	add	r2, r3
 800c9ee:	4648      	mov	r0, r9
 800c9f0:	9206      	str	r2, [sp, #24]
 800c9f2:	f000 fb77 	bl	800d0e4 <__i2b>
 800c9f6:	4605      	mov	r5, r0
 800c9f8:	b166      	cbz	r6, 800ca14 <_dtoa_r+0x74c>
 800c9fa:	9b06      	ldr	r3, [sp, #24]
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	dd09      	ble.n	800ca14 <_dtoa_r+0x74c>
 800ca00:	42b3      	cmp	r3, r6
 800ca02:	9a00      	ldr	r2, [sp, #0]
 800ca04:	bfa8      	it	ge
 800ca06:	4633      	movge	r3, r6
 800ca08:	1ad2      	subs	r2, r2, r3
 800ca0a:	9200      	str	r2, [sp, #0]
 800ca0c:	9a06      	ldr	r2, [sp, #24]
 800ca0e:	1af6      	subs	r6, r6, r3
 800ca10:	1ad3      	subs	r3, r2, r3
 800ca12:	9306      	str	r3, [sp, #24]
 800ca14:	9b08      	ldr	r3, [sp, #32]
 800ca16:	b30b      	cbz	r3, 800ca5c <_dtoa_r+0x794>
 800ca18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	f000 80c6 	beq.w	800cbac <_dtoa_r+0x8e4>
 800ca20:	2c00      	cmp	r4, #0
 800ca22:	f000 80c0 	beq.w	800cba6 <_dtoa_r+0x8de>
 800ca26:	4629      	mov	r1, r5
 800ca28:	4622      	mov	r2, r4
 800ca2a:	4648      	mov	r0, r9
 800ca2c:	f000 fc12 	bl	800d254 <__pow5mult>
 800ca30:	9a02      	ldr	r2, [sp, #8]
 800ca32:	4601      	mov	r1, r0
 800ca34:	4605      	mov	r5, r0
 800ca36:	4648      	mov	r0, r9
 800ca38:	f000 fb6a 	bl	800d110 <__multiply>
 800ca3c:	9902      	ldr	r1, [sp, #8]
 800ca3e:	4680      	mov	r8, r0
 800ca40:	4648      	mov	r0, r9
 800ca42:	f000 fa9b 	bl	800cf7c <_Bfree>
 800ca46:	9b08      	ldr	r3, [sp, #32]
 800ca48:	1b1b      	subs	r3, r3, r4
 800ca4a:	9308      	str	r3, [sp, #32]
 800ca4c:	f000 80b1 	beq.w	800cbb2 <_dtoa_r+0x8ea>
 800ca50:	9a08      	ldr	r2, [sp, #32]
 800ca52:	4641      	mov	r1, r8
 800ca54:	4648      	mov	r0, r9
 800ca56:	f000 fbfd 	bl	800d254 <__pow5mult>
 800ca5a:	9002      	str	r0, [sp, #8]
 800ca5c:	2101      	movs	r1, #1
 800ca5e:	4648      	mov	r0, r9
 800ca60:	f000 fb40 	bl	800d0e4 <__i2b>
 800ca64:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ca66:	4604      	mov	r4, r0
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	f000 81d8 	beq.w	800ce1e <_dtoa_r+0xb56>
 800ca6e:	461a      	mov	r2, r3
 800ca70:	4601      	mov	r1, r0
 800ca72:	4648      	mov	r0, r9
 800ca74:	f000 fbee 	bl	800d254 <__pow5mult>
 800ca78:	9b07      	ldr	r3, [sp, #28]
 800ca7a:	2b01      	cmp	r3, #1
 800ca7c:	4604      	mov	r4, r0
 800ca7e:	f300 809f 	bgt.w	800cbc0 <_dtoa_r+0x8f8>
 800ca82:	9b04      	ldr	r3, [sp, #16]
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	f040 8097 	bne.w	800cbb8 <_dtoa_r+0x8f0>
 800ca8a:	9b05      	ldr	r3, [sp, #20]
 800ca8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	f040 8093 	bne.w	800cbbc <_dtoa_r+0x8f4>
 800ca96:	9b05      	ldr	r3, [sp, #20]
 800ca98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ca9c:	0d1b      	lsrs	r3, r3, #20
 800ca9e:	051b      	lsls	r3, r3, #20
 800caa0:	b133      	cbz	r3, 800cab0 <_dtoa_r+0x7e8>
 800caa2:	9b00      	ldr	r3, [sp, #0]
 800caa4:	3301      	adds	r3, #1
 800caa6:	9300      	str	r3, [sp, #0]
 800caa8:	9b06      	ldr	r3, [sp, #24]
 800caaa:	3301      	adds	r3, #1
 800caac:	9306      	str	r3, [sp, #24]
 800caae:	2301      	movs	r3, #1
 800cab0:	9308      	str	r3, [sp, #32]
 800cab2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	f000 81b8 	beq.w	800ce2a <_dtoa_r+0xb62>
 800caba:	6923      	ldr	r3, [r4, #16]
 800cabc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cac0:	6918      	ldr	r0, [r3, #16]
 800cac2:	f000 fac3 	bl	800d04c <__hi0bits>
 800cac6:	f1c0 0020 	rsb	r0, r0, #32
 800caca:	9b06      	ldr	r3, [sp, #24]
 800cacc:	4418      	add	r0, r3
 800cace:	f010 001f 	ands.w	r0, r0, #31
 800cad2:	f000 8082 	beq.w	800cbda <_dtoa_r+0x912>
 800cad6:	f1c0 0320 	rsb	r3, r0, #32
 800cada:	2b04      	cmp	r3, #4
 800cadc:	dd73      	ble.n	800cbc6 <_dtoa_r+0x8fe>
 800cade:	9b00      	ldr	r3, [sp, #0]
 800cae0:	f1c0 001c 	rsb	r0, r0, #28
 800cae4:	4403      	add	r3, r0
 800cae6:	9300      	str	r3, [sp, #0]
 800cae8:	9b06      	ldr	r3, [sp, #24]
 800caea:	4403      	add	r3, r0
 800caec:	4406      	add	r6, r0
 800caee:	9306      	str	r3, [sp, #24]
 800caf0:	9b00      	ldr	r3, [sp, #0]
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	dd05      	ble.n	800cb02 <_dtoa_r+0x83a>
 800caf6:	9902      	ldr	r1, [sp, #8]
 800caf8:	461a      	mov	r2, r3
 800cafa:	4648      	mov	r0, r9
 800cafc:	f000 fc04 	bl	800d308 <__lshift>
 800cb00:	9002      	str	r0, [sp, #8]
 800cb02:	9b06      	ldr	r3, [sp, #24]
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	dd05      	ble.n	800cb14 <_dtoa_r+0x84c>
 800cb08:	4621      	mov	r1, r4
 800cb0a:	461a      	mov	r2, r3
 800cb0c:	4648      	mov	r0, r9
 800cb0e:	f000 fbfb 	bl	800d308 <__lshift>
 800cb12:	4604      	mov	r4, r0
 800cb14:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d061      	beq.n	800cbde <_dtoa_r+0x916>
 800cb1a:	9802      	ldr	r0, [sp, #8]
 800cb1c:	4621      	mov	r1, r4
 800cb1e:	f000 fc5f 	bl	800d3e0 <__mcmp>
 800cb22:	2800      	cmp	r0, #0
 800cb24:	da5b      	bge.n	800cbde <_dtoa_r+0x916>
 800cb26:	2300      	movs	r3, #0
 800cb28:	9902      	ldr	r1, [sp, #8]
 800cb2a:	220a      	movs	r2, #10
 800cb2c:	4648      	mov	r0, r9
 800cb2e:	f000 fa47 	bl	800cfc0 <__multadd>
 800cb32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb34:	9002      	str	r0, [sp, #8]
 800cb36:	f107 38ff 	add.w	r8, r7, #4294967295
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	f000 8177 	beq.w	800ce2e <_dtoa_r+0xb66>
 800cb40:	4629      	mov	r1, r5
 800cb42:	2300      	movs	r3, #0
 800cb44:	220a      	movs	r2, #10
 800cb46:	4648      	mov	r0, r9
 800cb48:	f000 fa3a 	bl	800cfc0 <__multadd>
 800cb4c:	f1bb 0f00 	cmp.w	fp, #0
 800cb50:	4605      	mov	r5, r0
 800cb52:	dc6f      	bgt.n	800cc34 <_dtoa_r+0x96c>
 800cb54:	9b07      	ldr	r3, [sp, #28]
 800cb56:	2b02      	cmp	r3, #2
 800cb58:	dc49      	bgt.n	800cbee <_dtoa_r+0x926>
 800cb5a:	e06b      	b.n	800cc34 <_dtoa_r+0x96c>
 800cb5c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cb5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800cb62:	e73c      	b.n	800c9de <_dtoa_r+0x716>
 800cb64:	3fe00000 	.word	0x3fe00000
 800cb68:	40240000 	.word	0x40240000
 800cb6c:	9b03      	ldr	r3, [sp, #12]
 800cb6e:	1e5c      	subs	r4, r3, #1
 800cb70:	9b08      	ldr	r3, [sp, #32]
 800cb72:	42a3      	cmp	r3, r4
 800cb74:	db09      	blt.n	800cb8a <_dtoa_r+0x8c2>
 800cb76:	1b1c      	subs	r4, r3, r4
 800cb78:	9b03      	ldr	r3, [sp, #12]
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	f6bf af30 	bge.w	800c9e0 <_dtoa_r+0x718>
 800cb80:	9b00      	ldr	r3, [sp, #0]
 800cb82:	9a03      	ldr	r2, [sp, #12]
 800cb84:	1a9e      	subs	r6, r3, r2
 800cb86:	2300      	movs	r3, #0
 800cb88:	e72b      	b.n	800c9e2 <_dtoa_r+0x71a>
 800cb8a:	9b08      	ldr	r3, [sp, #32]
 800cb8c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cb8e:	9408      	str	r4, [sp, #32]
 800cb90:	1ae3      	subs	r3, r4, r3
 800cb92:	441a      	add	r2, r3
 800cb94:	9e00      	ldr	r6, [sp, #0]
 800cb96:	9b03      	ldr	r3, [sp, #12]
 800cb98:	920d      	str	r2, [sp, #52]	@ 0x34
 800cb9a:	2400      	movs	r4, #0
 800cb9c:	e721      	b.n	800c9e2 <_dtoa_r+0x71a>
 800cb9e:	9c08      	ldr	r4, [sp, #32]
 800cba0:	9e00      	ldr	r6, [sp, #0]
 800cba2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800cba4:	e728      	b.n	800c9f8 <_dtoa_r+0x730>
 800cba6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800cbaa:	e751      	b.n	800ca50 <_dtoa_r+0x788>
 800cbac:	9a08      	ldr	r2, [sp, #32]
 800cbae:	9902      	ldr	r1, [sp, #8]
 800cbb0:	e750      	b.n	800ca54 <_dtoa_r+0x78c>
 800cbb2:	f8cd 8008 	str.w	r8, [sp, #8]
 800cbb6:	e751      	b.n	800ca5c <_dtoa_r+0x794>
 800cbb8:	2300      	movs	r3, #0
 800cbba:	e779      	b.n	800cab0 <_dtoa_r+0x7e8>
 800cbbc:	9b04      	ldr	r3, [sp, #16]
 800cbbe:	e777      	b.n	800cab0 <_dtoa_r+0x7e8>
 800cbc0:	2300      	movs	r3, #0
 800cbc2:	9308      	str	r3, [sp, #32]
 800cbc4:	e779      	b.n	800caba <_dtoa_r+0x7f2>
 800cbc6:	d093      	beq.n	800caf0 <_dtoa_r+0x828>
 800cbc8:	9a00      	ldr	r2, [sp, #0]
 800cbca:	331c      	adds	r3, #28
 800cbcc:	441a      	add	r2, r3
 800cbce:	9200      	str	r2, [sp, #0]
 800cbd0:	9a06      	ldr	r2, [sp, #24]
 800cbd2:	441a      	add	r2, r3
 800cbd4:	441e      	add	r6, r3
 800cbd6:	9206      	str	r2, [sp, #24]
 800cbd8:	e78a      	b.n	800caf0 <_dtoa_r+0x828>
 800cbda:	4603      	mov	r3, r0
 800cbdc:	e7f4      	b.n	800cbc8 <_dtoa_r+0x900>
 800cbde:	9b03      	ldr	r3, [sp, #12]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	46b8      	mov	r8, r7
 800cbe4:	dc20      	bgt.n	800cc28 <_dtoa_r+0x960>
 800cbe6:	469b      	mov	fp, r3
 800cbe8:	9b07      	ldr	r3, [sp, #28]
 800cbea:	2b02      	cmp	r3, #2
 800cbec:	dd1e      	ble.n	800cc2c <_dtoa_r+0x964>
 800cbee:	f1bb 0f00 	cmp.w	fp, #0
 800cbf2:	f47f adb1 	bne.w	800c758 <_dtoa_r+0x490>
 800cbf6:	4621      	mov	r1, r4
 800cbf8:	465b      	mov	r3, fp
 800cbfa:	2205      	movs	r2, #5
 800cbfc:	4648      	mov	r0, r9
 800cbfe:	f000 f9df 	bl	800cfc0 <__multadd>
 800cc02:	4601      	mov	r1, r0
 800cc04:	4604      	mov	r4, r0
 800cc06:	9802      	ldr	r0, [sp, #8]
 800cc08:	f000 fbea 	bl	800d3e0 <__mcmp>
 800cc0c:	2800      	cmp	r0, #0
 800cc0e:	f77f ada3 	ble.w	800c758 <_dtoa_r+0x490>
 800cc12:	4656      	mov	r6, sl
 800cc14:	2331      	movs	r3, #49	@ 0x31
 800cc16:	f806 3b01 	strb.w	r3, [r6], #1
 800cc1a:	f108 0801 	add.w	r8, r8, #1
 800cc1e:	e59f      	b.n	800c760 <_dtoa_r+0x498>
 800cc20:	9c03      	ldr	r4, [sp, #12]
 800cc22:	46b8      	mov	r8, r7
 800cc24:	4625      	mov	r5, r4
 800cc26:	e7f4      	b.n	800cc12 <_dtoa_r+0x94a>
 800cc28:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800cc2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	f000 8101 	beq.w	800ce36 <_dtoa_r+0xb6e>
 800cc34:	2e00      	cmp	r6, #0
 800cc36:	dd05      	ble.n	800cc44 <_dtoa_r+0x97c>
 800cc38:	4629      	mov	r1, r5
 800cc3a:	4632      	mov	r2, r6
 800cc3c:	4648      	mov	r0, r9
 800cc3e:	f000 fb63 	bl	800d308 <__lshift>
 800cc42:	4605      	mov	r5, r0
 800cc44:	9b08      	ldr	r3, [sp, #32]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d05c      	beq.n	800cd04 <_dtoa_r+0xa3c>
 800cc4a:	6869      	ldr	r1, [r5, #4]
 800cc4c:	4648      	mov	r0, r9
 800cc4e:	f000 f955 	bl	800cefc <_Balloc>
 800cc52:	4606      	mov	r6, r0
 800cc54:	b928      	cbnz	r0, 800cc62 <_dtoa_r+0x99a>
 800cc56:	4b82      	ldr	r3, [pc, #520]	@ (800ce60 <_dtoa_r+0xb98>)
 800cc58:	4602      	mov	r2, r0
 800cc5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cc5e:	f7ff bb4a 	b.w	800c2f6 <_dtoa_r+0x2e>
 800cc62:	692a      	ldr	r2, [r5, #16]
 800cc64:	3202      	adds	r2, #2
 800cc66:	0092      	lsls	r2, r2, #2
 800cc68:	f105 010c 	add.w	r1, r5, #12
 800cc6c:	300c      	adds	r0, #12
 800cc6e:	f000 ff41 	bl	800daf4 <memcpy>
 800cc72:	2201      	movs	r2, #1
 800cc74:	4631      	mov	r1, r6
 800cc76:	4648      	mov	r0, r9
 800cc78:	f000 fb46 	bl	800d308 <__lshift>
 800cc7c:	f10a 0301 	add.w	r3, sl, #1
 800cc80:	9300      	str	r3, [sp, #0]
 800cc82:	eb0a 030b 	add.w	r3, sl, fp
 800cc86:	9308      	str	r3, [sp, #32]
 800cc88:	9b04      	ldr	r3, [sp, #16]
 800cc8a:	f003 0301 	and.w	r3, r3, #1
 800cc8e:	462f      	mov	r7, r5
 800cc90:	9306      	str	r3, [sp, #24]
 800cc92:	4605      	mov	r5, r0
 800cc94:	9b00      	ldr	r3, [sp, #0]
 800cc96:	9802      	ldr	r0, [sp, #8]
 800cc98:	4621      	mov	r1, r4
 800cc9a:	f103 3bff 	add.w	fp, r3, #4294967295
 800cc9e:	f7ff fa8a 	bl	800c1b6 <quorem>
 800cca2:	4603      	mov	r3, r0
 800cca4:	3330      	adds	r3, #48	@ 0x30
 800cca6:	9003      	str	r0, [sp, #12]
 800cca8:	4639      	mov	r1, r7
 800ccaa:	9802      	ldr	r0, [sp, #8]
 800ccac:	9309      	str	r3, [sp, #36]	@ 0x24
 800ccae:	f000 fb97 	bl	800d3e0 <__mcmp>
 800ccb2:	462a      	mov	r2, r5
 800ccb4:	9004      	str	r0, [sp, #16]
 800ccb6:	4621      	mov	r1, r4
 800ccb8:	4648      	mov	r0, r9
 800ccba:	f000 fbad 	bl	800d418 <__mdiff>
 800ccbe:	68c2      	ldr	r2, [r0, #12]
 800ccc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccc2:	4606      	mov	r6, r0
 800ccc4:	bb02      	cbnz	r2, 800cd08 <_dtoa_r+0xa40>
 800ccc6:	4601      	mov	r1, r0
 800ccc8:	9802      	ldr	r0, [sp, #8]
 800ccca:	f000 fb89 	bl	800d3e0 <__mcmp>
 800ccce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccd0:	4602      	mov	r2, r0
 800ccd2:	4631      	mov	r1, r6
 800ccd4:	4648      	mov	r0, r9
 800ccd6:	920c      	str	r2, [sp, #48]	@ 0x30
 800ccd8:	9309      	str	r3, [sp, #36]	@ 0x24
 800ccda:	f000 f94f 	bl	800cf7c <_Bfree>
 800ccde:	9b07      	ldr	r3, [sp, #28]
 800cce0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800cce2:	9e00      	ldr	r6, [sp, #0]
 800cce4:	ea42 0103 	orr.w	r1, r2, r3
 800cce8:	9b06      	ldr	r3, [sp, #24]
 800ccea:	4319      	orrs	r1, r3
 800ccec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccee:	d10d      	bne.n	800cd0c <_dtoa_r+0xa44>
 800ccf0:	2b39      	cmp	r3, #57	@ 0x39
 800ccf2:	d027      	beq.n	800cd44 <_dtoa_r+0xa7c>
 800ccf4:	9a04      	ldr	r2, [sp, #16]
 800ccf6:	2a00      	cmp	r2, #0
 800ccf8:	dd01      	ble.n	800ccfe <_dtoa_r+0xa36>
 800ccfa:	9b03      	ldr	r3, [sp, #12]
 800ccfc:	3331      	adds	r3, #49	@ 0x31
 800ccfe:	f88b 3000 	strb.w	r3, [fp]
 800cd02:	e52e      	b.n	800c762 <_dtoa_r+0x49a>
 800cd04:	4628      	mov	r0, r5
 800cd06:	e7b9      	b.n	800cc7c <_dtoa_r+0x9b4>
 800cd08:	2201      	movs	r2, #1
 800cd0a:	e7e2      	b.n	800ccd2 <_dtoa_r+0xa0a>
 800cd0c:	9904      	ldr	r1, [sp, #16]
 800cd0e:	2900      	cmp	r1, #0
 800cd10:	db04      	blt.n	800cd1c <_dtoa_r+0xa54>
 800cd12:	9807      	ldr	r0, [sp, #28]
 800cd14:	4301      	orrs	r1, r0
 800cd16:	9806      	ldr	r0, [sp, #24]
 800cd18:	4301      	orrs	r1, r0
 800cd1a:	d120      	bne.n	800cd5e <_dtoa_r+0xa96>
 800cd1c:	2a00      	cmp	r2, #0
 800cd1e:	ddee      	ble.n	800ccfe <_dtoa_r+0xa36>
 800cd20:	9902      	ldr	r1, [sp, #8]
 800cd22:	9300      	str	r3, [sp, #0]
 800cd24:	2201      	movs	r2, #1
 800cd26:	4648      	mov	r0, r9
 800cd28:	f000 faee 	bl	800d308 <__lshift>
 800cd2c:	4621      	mov	r1, r4
 800cd2e:	9002      	str	r0, [sp, #8]
 800cd30:	f000 fb56 	bl	800d3e0 <__mcmp>
 800cd34:	2800      	cmp	r0, #0
 800cd36:	9b00      	ldr	r3, [sp, #0]
 800cd38:	dc02      	bgt.n	800cd40 <_dtoa_r+0xa78>
 800cd3a:	d1e0      	bne.n	800ccfe <_dtoa_r+0xa36>
 800cd3c:	07da      	lsls	r2, r3, #31
 800cd3e:	d5de      	bpl.n	800ccfe <_dtoa_r+0xa36>
 800cd40:	2b39      	cmp	r3, #57	@ 0x39
 800cd42:	d1da      	bne.n	800ccfa <_dtoa_r+0xa32>
 800cd44:	2339      	movs	r3, #57	@ 0x39
 800cd46:	f88b 3000 	strb.w	r3, [fp]
 800cd4a:	4633      	mov	r3, r6
 800cd4c:	461e      	mov	r6, r3
 800cd4e:	3b01      	subs	r3, #1
 800cd50:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cd54:	2a39      	cmp	r2, #57	@ 0x39
 800cd56:	d04e      	beq.n	800cdf6 <_dtoa_r+0xb2e>
 800cd58:	3201      	adds	r2, #1
 800cd5a:	701a      	strb	r2, [r3, #0]
 800cd5c:	e501      	b.n	800c762 <_dtoa_r+0x49a>
 800cd5e:	2a00      	cmp	r2, #0
 800cd60:	dd03      	ble.n	800cd6a <_dtoa_r+0xaa2>
 800cd62:	2b39      	cmp	r3, #57	@ 0x39
 800cd64:	d0ee      	beq.n	800cd44 <_dtoa_r+0xa7c>
 800cd66:	3301      	adds	r3, #1
 800cd68:	e7c9      	b.n	800ccfe <_dtoa_r+0xa36>
 800cd6a:	9a00      	ldr	r2, [sp, #0]
 800cd6c:	9908      	ldr	r1, [sp, #32]
 800cd6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cd72:	428a      	cmp	r2, r1
 800cd74:	d028      	beq.n	800cdc8 <_dtoa_r+0xb00>
 800cd76:	9902      	ldr	r1, [sp, #8]
 800cd78:	2300      	movs	r3, #0
 800cd7a:	220a      	movs	r2, #10
 800cd7c:	4648      	mov	r0, r9
 800cd7e:	f000 f91f 	bl	800cfc0 <__multadd>
 800cd82:	42af      	cmp	r7, r5
 800cd84:	9002      	str	r0, [sp, #8]
 800cd86:	f04f 0300 	mov.w	r3, #0
 800cd8a:	f04f 020a 	mov.w	r2, #10
 800cd8e:	4639      	mov	r1, r7
 800cd90:	4648      	mov	r0, r9
 800cd92:	d107      	bne.n	800cda4 <_dtoa_r+0xadc>
 800cd94:	f000 f914 	bl	800cfc0 <__multadd>
 800cd98:	4607      	mov	r7, r0
 800cd9a:	4605      	mov	r5, r0
 800cd9c:	9b00      	ldr	r3, [sp, #0]
 800cd9e:	3301      	adds	r3, #1
 800cda0:	9300      	str	r3, [sp, #0]
 800cda2:	e777      	b.n	800cc94 <_dtoa_r+0x9cc>
 800cda4:	f000 f90c 	bl	800cfc0 <__multadd>
 800cda8:	4629      	mov	r1, r5
 800cdaa:	4607      	mov	r7, r0
 800cdac:	2300      	movs	r3, #0
 800cdae:	220a      	movs	r2, #10
 800cdb0:	4648      	mov	r0, r9
 800cdb2:	f000 f905 	bl	800cfc0 <__multadd>
 800cdb6:	4605      	mov	r5, r0
 800cdb8:	e7f0      	b.n	800cd9c <_dtoa_r+0xad4>
 800cdba:	f1bb 0f00 	cmp.w	fp, #0
 800cdbe:	bfcc      	ite	gt
 800cdc0:	465e      	movgt	r6, fp
 800cdc2:	2601      	movle	r6, #1
 800cdc4:	4456      	add	r6, sl
 800cdc6:	2700      	movs	r7, #0
 800cdc8:	9902      	ldr	r1, [sp, #8]
 800cdca:	9300      	str	r3, [sp, #0]
 800cdcc:	2201      	movs	r2, #1
 800cdce:	4648      	mov	r0, r9
 800cdd0:	f000 fa9a 	bl	800d308 <__lshift>
 800cdd4:	4621      	mov	r1, r4
 800cdd6:	9002      	str	r0, [sp, #8]
 800cdd8:	f000 fb02 	bl	800d3e0 <__mcmp>
 800cddc:	2800      	cmp	r0, #0
 800cdde:	dcb4      	bgt.n	800cd4a <_dtoa_r+0xa82>
 800cde0:	d102      	bne.n	800cde8 <_dtoa_r+0xb20>
 800cde2:	9b00      	ldr	r3, [sp, #0]
 800cde4:	07db      	lsls	r3, r3, #31
 800cde6:	d4b0      	bmi.n	800cd4a <_dtoa_r+0xa82>
 800cde8:	4633      	mov	r3, r6
 800cdea:	461e      	mov	r6, r3
 800cdec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cdf0:	2a30      	cmp	r2, #48	@ 0x30
 800cdf2:	d0fa      	beq.n	800cdea <_dtoa_r+0xb22>
 800cdf4:	e4b5      	b.n	800c762 <_dtoa_r+0x49a>
 800cdf6:	459a      	cmp	sl, r3
 800cdf8:	d1a8      	bne.n	800cd4c <_dtoa_r+0xa84>
 800cdfa:	2331      	movs	r3, #49	@ 0x31
 800cdfc:	f108 0801 	add.w	r8, r8, #1
 800ce00:	f88a 3000 	strb.w	r3, [sl]
 800ce04:	e4ad      	b.n	800c762 <_dtoa_r+0x49a>
 800ce06:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ce08:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ce64 <_dtoa_r+0xb9c>
 800ce0c:	b11b      	cbz	r3, 800ce16 <_dtoa_r+0xb4e>
 800ce0e:	f10a 0308 	add.w	r3, sl, #8
 800ce12:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ce14:	6013      	str	r3, [r2, #0]
 800ce16:	4650      	mov	r0, sl
 800ce18:	b017      	add	sp, #92	@ 0x5c
 800ce1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce1e:	9b07      	ldr	r3, [sp, #28]
 800ce20:	2b01      	cmp	r3, #1
 800ce22:	f77f ae2e 	ble.w	800ca82 <_dtoa_r+0x7ba>
 800ce26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce28:	9308      	str	r3, [sp, #32]
 800ce2a:	2001      	movs	r0, #1
 800ce2c:	e64d      	b.n	800caca <_dtoa_r+0x802>
 800ce2e:	f1bb 0f00 	cmp.w	fp, #0
 800ce32:	f77f aed9 	ble.w	800cbe8 <_dtoa_r+0x920>
 800ce36:	4656      	mov	r6, sl
 800ce38:	9802      	ldr	r0, [sp, #8]
 800ce3a:	4621      	mov	r1, r4
 800ce3c:	f7ff f9bb 	bl	800c1b6 <quorem>
 800ce40:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ce44:	f806 3b01 	strb.w	r3, [r6], #1
 800ce48:	eba6 020a 	sub.w	r2, r6, sl
 800ce4c:	4593      	cmp	fp, r2
 800ce4e:	ddb4      	ble.n	800cdba <_dtoa_r+0xaf2>
 800ce50:	9902      	ldr	r1, [sp, #8]
 800ce52:	2300      	movs	r3, #0
 800ce54:	220a      	movs	r2, #10
 800ce56:	4648      	mov	r0, r9
 800ce58:	f000 f8b2 	bl	800cfc0 <__multadd>
 800ce5c:	9002      	str	r0, [sp, #8]
 800ce5e:	e7eb      	b.n	800ce38 <_dtoa_r+0xb70>
 800ce60:	0800de94 	.word	0x0800de94
 800ce64:	0800de18 	.word	0x0800de18

0800ce68 <_free_r>:
 800ce68:	b538      	push	{r3, r4, r5, lr}
 800ce6a:	4605      	mov	r5, r0
 800ce6c:	2900      	cmp	r1, #0
 800ce6e:	d041      	beq.n	800cef4 <_free_r+0x8c>
 800ce70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ce74:	1f0c      	subs	r4, r1, #4
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	bfb8      	it	lt
 800ce7a:	18e4      	addlt	r4, r4, r3
 800ce7c:	f7fe fb92 	bl	800b5a4 <__malloc_lock>
 800ce80:	4a1d      	ldr	r2, [pc, #116]	@ (800cef8 <_free_r+0x90>)
 800ce82:	6813      	ldr	r3, [r2, #0]
 800ce84:	b933      	cbnz	r3, 800ce94 <_free_r+0x2c>
 800ce86:	6063      	str	r3, [r4, #4]
 800ce88:	6014      	str	r4, [r2, #0]
 800ce8a:	4628      	mov	r0, r5
 800ce8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ce90:	f7fe bb8e 	b.w	800b5b0 <__malloc_unlock>
 800ce94:	42a3      	cmp	r3, r4
 800ce96:	d908      	bls.n	800ceaa <_free_r+0x42>
 800ce98:	6820      	ldr	r0, [r4, #0]
 800ce9a:	1821      	adds	r1, r4, r0
 800ce9c:	428b      	cmp	r3, r1
 800ce9e:	bf01      	itttt	eq
 800cea0:	6819      	ldreq	r1, [r3, #0]
 800cea2:	685b      	ldreq	r3, [r3, #4]
 800cea4:	1809      	addeq	r1, r1, r0
 800cea6:	6021      	streq	r1, [r4, #0]
 800cea8:	e7ed      	b.n	800ce86 <_free_r+0x1e>
 800ceaa:	461a      	mov	r2, r3
 800ceac:	685b      	ldr	r3, [r3, #4]
 800ceae:	b10b      	cbz	r3, 800ceb4 <_free_r+0x4c>
 800ceb0:	42a3      	cmp	r3, r4
 800ceb2:	d9fa      	bls.n	800ceaa <_free_r+0x42>
 800ceb4:	6811      	ldr	r1, [r2, #0]
 800ceb6:	1850      	adds	r0, r2, r1
 800ceb8:	42a0      	cmp	r0, r4
 800ceba:	d10b      	bne.n	800ced4 <_free_r+0x6c>
 800cebc:	6820      	ldr	r0, [r4, #0]
 800cebe:	4401      	add	r1, r0
 800cec0:	1850      	adds	r0, r2, r1
 800cec2:	4283      	cmp	r3, r0
 800cec4:	6011      	str	r1, [r2, #0]
 800cec6:	d1e0      	bne.n	800ce8a <_free_r+0x22>
 800cec8:	6818      	ldr	r0, [r3, #0]
 800ceca:	685b      	ldr	r3, [r3, #4]
 800cecc:	6053      	str	r3, [r2, #4]
 800cece:	4408      	add	r0, r1
 800ced0:	6010      	str	r0, [r2, #0]
 800ced2:	e7da      	b.n	800ce8a <_free_r+0x22>
 800ced4:	d902      	bls.n	800cedc <_free_r+0x74>
 800ced6:	230c      	movs	r3, #12
 800ced8:	602b      	str	r3, [r5, #0]
 800ceda:	e7d6      	b.n	800ce8a <_free_r+0x22>
 800cedc:	6820      	ldr	r0, [r4, #0]
 800cede:	1821      	adds	r1, r4, r0
 800cee0:	428b      	cmp	r3, r1
 800cee2:	bf04      	itt	eq
 800cee4:	6819      	ldreq	r1, [r3, #0]
 800cee6:	685b      	ldreq	r3, [r3, #4]
 800cee8:	6063      	str	r3, [r4, #4]
 800ceea:	bf04      	itt	eq
 800ceec:	1809      	addeq	r1, r1, r0
 800ceee:	6021      	streq	r1, [r4, #0]
 800cef0:	6054      	str	r4, [r2, #4]
 800cef2:	e7ca      	b.n	800ce8a <_free_r+0x22>
 800cef4:	bd38      	pop	{r3, r4, r5, pc}
 800cef6:	bf00      	nop
 800cef8:	20000c88 	.word	0x20000c88

0800cefc <_Balloc>:
 800cefc:	b570      	push	{r4, r5, r6, lr}
 800cefe:	69c6      	ldr	r6, [r0, #28]
 800cf00:	4604      	mov	r4, r0
 800cf02:	460d      	mov	r5, r1
 800cf04:	b976      	cbnz	r6, 800cf24 <_Balloc+0x28>
 800cf06:	2010      	movs	r0, #16
 800cf08:	f7fe fa9a 	bl	800b440 <malloc>
 800cf0c:	4602      	mov	r2, r0
 800cf0e:	61e0      	str	r0, [r4, #28]
 800cf10:	b920      	cbnz	r0, 800cf1c <_Balloc+0x20>
 800cf12:	4b18      	ldr	r3, [pc, #96]	@ (800cf74 <_Balloc+0x78>)
 800cf14:	4818      	ldr	r0, [pc, #96]	@ (800cf78 <_Balloc+0x7c>)
 800cf16:	216b      	movs	r1, #107	@ 0x6b
 800cf18:	f000 fdfa 	bl	800db10 <__assert_func>
 800cf1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cf20:	6006      	str	r6, [r0, #0]
 800cf22:	60c6      	str	r6, [r0, #12]
 800cf24:	69e6      	ldr	r6, [r4, #28]
 800cf26:	68f3      	ldr	r3, [r6, #12]
 800cf28:	b183      	cbz	r3, 800cf4c <_Balloc+0x50>
 800cf2a:	69e3      	ldr	r3, [r4, #28]
 800cf2c:	68db      	ldr	r3, [r3, #12]
 800cf2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cf32:	b9b8      	cbnz	r0, 800cf64 <_Balloc+0x68>
 800cf34:	2101      	movs	r1, #1
 800cf36:	fa01 f605 	lsl.w	r6, r1, r5
 800cf3a:	1d72      	adds	r2, r6, #5
 800cf3c:	0092      	lsls	r2, r2, #2
 800cf3e:	4620      	mov	r0, r4
 800cf40:	f000 fe04 	bl	800db4c <_calloc_r>
 800cf44:	b160      	cbz	r0, 800cf60 <_Balloc+0x64>
 800cf46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cf4a:	e00e      	b.n	800cf6a <_Balloc+0x6e>
 800cf4c:	2221      	movs	r2, #33	@ 0x21
 800cf4e:	2104      	movs	r1, #4
 800cf50:	4620      	mov	r0, r4
 800cf52:	f000 fdfb 	bl	800db4c <_calloc_r>
 800cf56:	69e3      	ldr	r3, [r4, #28]
 800cf58:	60f0      	str	r0, [r6, #12]
 800cf5a:	68db      	ldr	r3, [r3, #12]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d1e4      	bne.n	800cf2a <_Balloc+0x2e>
 800cf60:	2000      	movs	r0, #0
 800cf62:	bd70      	pop	{r4, r5, r6, pc}
 800cf64:	6802      	ldr	r2, [r0, #0]
 800cf66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cf70:	e7f7      	b.n	800cf62 <_Balloc+0x66>
 800cf72:	bf00      	nop
 800cf74:	0800de25 	.word	0x0800de25
 800cf78:	0800dea5 	.word	0x0800dea5

0800cf7c <_Bfree>:
 800cf7c:	b570      	push	{r4, r5, r6, lr}
 800cf7e:	69c6      	ldr	r6, [r0, #28]
 800cf80:	4605      	mov	r5, r0
 800cf82:	460c      	mov	r4, r1
 800cf84:	b976      	cbnz	r6, 800cfa4 <_Bfree+0x28>
 800cf86:	2010      	movs	r0, #16
 800cf88:	f7fe fa5a 	bl	800b440 <malloc>
 800cf8c:	4602      	mov	r2, r0
 800cf8e:	61e8      	str	r0, [r5, #28]
 800cf90:	b920      	cbnz	r0, 800cf9c <_Bfree+0x20>
 800cf92:	4b09      	ldr	r3, [pc, #36]	@ (800cfb8 <_Bfree+0x3c>)
 800cf94:	4809      	ldr	r0, [pc, #36]	@ (800cfbc <_Bfree+0x40>)
 800cf96:	218f      	movs	r1, #143	@ 0x8f
 800cf98:	f000 fdba 	bl	800db10 <__assert_func>
 800cf9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cfa0:	6006      	str	r6, [r0, #0]
 800cfa2:	60c6      	str	r6, [r0, #12]
 800cfa4:	b13c      	cbz	r4, 800cfb6 <_Bfree+0x3a>
 800cfa6:	69eb      	ldr	r3, [r5, #28]
 800cfa8:	6862      	ldr	r2, [r4, #4]
 800cfaa:	68db      	ldr	r3, [r3, #12]
 800cfac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cfb0:	6021      	str	r1, [r4, #0]
 800cfb2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cfb6:	bd70      	pop	{r4, r5, r6, pc}
 800cfb8:	0800de25 	.word	0x0800de25
 800cfbc:	0800dea5 	.word	0x0800dea5

0800cfc0 <__multadd>:
 800cfc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfc4:	690d      	ldr	r5, [r1, #16]
 800cfc6:	4607      	mov	r7, r0
 800cfc8:	460c      	mov	r4, r1
 800cfca:	461e      	mov	r6, r3
 800cfcc:	f101 0c14 	add.w	ip, r1, #20
 800cfd0:	2000      	movs	r0, #0
 800cfd2:	f8dc 3000 	ldr.w	r3, [ip]
 800cfd6:	b299      	uxth	r1, r3
 800cfd8:	fb02 6101 	mla	r1, r2, r1, r6
 800cfdc:	0c1e      	lsrs	r6, r3, #16
 800cfde:	0c0b      	lsrs	r3, r1, #16
 800cfe0:	fb02 3306 	mla	r3, r2, r6, r3
 800cfe4:	b289      	uxth	r1, r1
 800cfe6:	3001      	adds	r0, #1
 800cfe8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cfec:	4285      	cmp	r5, r0
 800cfee:	f84c 1b04 	str.w	r1, [ip], #4
 800cff2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cff6:	dcec      	bgt.n	800cfd2 <__multadd+0x12>
 800cff8:	b30e      	cbz	r6, 800d03e <__multadd+0x7e>
 800cffa:	68a3      	ldr	r3, [r4, #8]
 800cffc:	42ab      	cmp	r3, r5
 800cffe:	dc19      	bgt.n	800d034 <__multadd+0x74>
 800d000:	6861      	ldr	r1, [r4, #4]
 800d002:	4638      	mov	r0, r7
 800d004:	3101      	adds	r1, #1
 800d006:	f7ff ff79 	bl	800cefc <_Balloc>
 800d00a:	4680      	mov	r8, r0
 800d00c:	b928      	cbnz	r0, 800d01a <__multadd+0x5a>
 800d00e:	4602      	mov	r2, r0
 800d010:	4b0c      	ldr	r3, [pc, #48]	@ (800d044 <__multadd+0x84>)
 800d012:	480d      	ldr	r0, [pc, #52]	@ (800d048 <__multadd+0x88>)
 800d014:	21ba      	movs	r1, #186	@ 0xba
 800d016:	f000 fd7b 	bl	800db10 <__assert_func>
 800d01a:	6922      	ldr	r2, [r4, #16]
 800d01c:	3202      	adds	r2, #2
 800d01e:	f104 010c 	add.w	r1, r4, #12
 800d022:	0092      	lsls	r2, r2, #2
 800d024:	300c      	adds	r0, #12
 800d026:	f000 fd65 	bl	800daf4 <memcpy>
 800d02a:	4621      	mov	r1, r4
 800d02c:	4638      	mov	r0, r7
 800d02e:	f7ff ffa5 	bl	800cf7c <_Bfree>
 800d032:	4644      	mov	r4, r8
 800d034:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d038:	3501      	adds	r5, #1
 800d03a:	615e      	str	r6, [r3, #20]
 800d03c:	6125      	str	r5, [r4, #16]
 800d03e:	4620      	mov	r0, r4
 800d040:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d044:	0800de94 	.word	0x0800de94
 800d048:	0800dea5 	.word	0x0800dea5

0800d04c <__hi0bits>:
 800d04c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d050:	4603      	mov	r3, r0
 800d052:	bf36      	itet	cc
 800d054:	0403      	lslcc	r3, r0, #16
 800d056:	2000      	movcs	r0, #0
 800d058:	2010      	movcc	r0, #16
 800d05a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d05e:	bf3c      	itt	cc
 800d060:	021b      	lslcc	r3, r3, #8
 800d062:	3008      	addcc	r0, #8
 800d064:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d068:	bf3c      	itt	cc
 800d06a:	011b      	lslcc	r3, r3, #4
 800d06c:	3004      	addcc	r0, #4
 800d06e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d072:	bf3c      	itt	cc
 800d074:	009b      	lslcc	r3, r3, #2
 800d076:	3002      	addcc	r0, #2
 800d078:	2b00      	cmp	r3, #0
 800d07a:	db05      	blt.n	800d088 <__hi0bits+0x3c>
 800d07c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d080:	f100 0001 	add.w	r0, r0, #1
 800d084:	bf08      	it	eq
 800d086:	2020      	moveq	r0, #32
 800d088:	4770      	bx	lr

0800d08a <__lo0bits>:
 800d08a:	6803      	ldr	r3, [r0, #0]
 800d08c:	4602      	mov	r2, r0
 800d08e:	f013 0007 	ands.w	r0, r3, #7
 800d092:	d00b      	beq.n	800d0ac <__lo0bits+0x22>
 800d094:	07d9      	lsls	r1, r3, #31
 800d096:	d421      	bmi.n	800d0dc <__lo0bits+0x52>
 800d098:	0798      	lsls	r0, r3, #30
 800d09a:	bf49      	itett	mi
 800d09c:	085b      	lsrmi	r3, r3, #1
 800d09e:	089b      	lsrpl	r3, r3, #2
 800d0a0:	2001      	movmi	r0, #1
 800d0a2:	6013      	strmi	r3, [r2, #0]
 800d0a4:	bf5c      	itt	pl
 800d0a6:	6013      	strpl	r3, [r2, #0]
 800d0a8:	2002      	movpl	r0, #2
 800d0aa:	4770      	bx	lr
 800d0ac:	b299      	uxth	r1, r3
 800d0ae:	b909      	cbnz	r1, 800d0b4 <__lo0bits+0x2a>
 800d0b0:	0c1b      	lsrs	r3, r3, #16
 800d0b2:	2010      	movs	r0, #16
 800d0b4:	b2d9      	uxtb	r1, r3
 800d0b6:	b909      	cbnz	r1, 800d0bc <__lo0bits+0x32>
 800d0b8:	3008      	adds	r0, #8
 800d0ba:	0a1b      	lsrs	r3, r3, #8
 800d0bc:	0719      	lsls	r1, r3, #28
 800d0be:	bf04      	itt	eq
 800d0c0:	091b      	lsreq	r3, r3, #4
 800d0c2:	3004      	addeq	r0, #4
 800d0c4:	0799      	lsls	r1, r3, #30
 800d0c6:	bf04      	itt	eq
 800d0c8:	089b      	lsreq	r3, r3, #2
 800d0ca:	3002      	addeq	r0, #2
 800d0cc:	07d9      	lsls	r1, r3, #31
 800d0ce:	d403      	bmi.n	800d0d8 <__lo0bits+0x4e>
 800d0d0:	085b      	lsrs	r3, r3, #1
 800d0d2:	f100 0001 	add.w	r0, r0, #1
 800d0d6:	d003      	beq.n	800d0e0 <__lo0bits+0x56>
 800d0d8:	6013      	str	r3, [r2, #0]
 800d0da:	4770      	bx	lr
 800d0dc:	2000      	movs	r0, #0
 800d0de:	4770      	bx	lr
 800d0e0:	2020      	movs	r0, #32
 800d0e2:	4770      	bx	lr

0800d0e4 <__i2b>:
 800d0e4:	b510      	push	{r4, lr}
 800d0e6:	460c      	mov	r4, r1
 800d0e8:	2101      	movs	r1, #1
 800d0ea:	f7ff ff07 	bl	800cefc <_Balloc>
 800d0ee:	4602      	mov	r2, r0
 800d0f0:	b928      	cbnz	r0, 800d0fe <__i2b+0x1a>
 800d0f2:	4b05      	ldr	r3, [pc, #20]	@ (800d108 <__i2b+0x24>)
 800d0f4:	4805      	ldr	r0, [pc, #20]	@ (800d10c <__i2b+0x28>)
 800d0f6:	f240 1145 	movw	r1, #325	@ 0x145
 800d0fa:	f000 fd09 	bl	800db10 <__assert_func>
 800d0fe:	2301      	movs	r3, #1
 800d100:	6144      	str	r4, [r0, #20]
 800d102:	6103      	str	r3, [r0, #16]
 800d104:	bd10      	pop	{r4, pc}
 800d106:	bf00      	nop
 800d108:	0800de94 	.word	0x0800de94
 800d10c:	0800dea5 	.word	0x0800dea5

0800d110 <__multiply>:
 800d110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d114:	4617      	mov	r7, r2
 800d116:	690a      	ldr	r2, [r1, #16]
 800d118:	693b      	ldr	r3, [r7, #16]
 800d11a:	429a      	cmp	r2, r3
 800d11c:	bfa8      	it	ge
 800d11e:	463b      	movge	r3, r7
 800d120:	4689      	mov	r9, r1
 800d122:	bfa4      	itt	ge
 800d124:	460f      	movge	r7, r1
 800d126:	4699      	movge	r9, r3
 800d128:	693d      	ldr	r5, [r7, #16]
 800d12a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d12e:	68bb      	ldr	r3, [r7, #8]
 800d130:	6879      	ldr	r1, [r7, #4]
 800d132:	eb05 060a 	add.w	r6, r5, sl
 800d136:	42b3      	cmp	r3, r6
 800d138:	b085      	sub	sp, #20
 800d13a:	bfb8      	it	lt
 800d13c:	3101      	addlt	r1, #1
 800d13e:	f7ff fedd 	bl	800cefc <_Balloc>
 800d142:	b930      	cbnz	r0, 800d152 <__multiply+0x42>
 800d144:	4602      	mov	r2, r0
 800d146:	4b41      	ldr	r3, [pc, #260]	@ (800d24c <__multiply+0x13c>)
 800d148:	4841      	ldr	r0, [pc, #260]	@ (800d250 <__multiply+0x140>)
 800d14a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d14e:	f000 fcdf 	bl	800db10 <__assert_func>
 800d152:	f100 0414 	add.w	r4, r0, #20
 800d156:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d15a:	4623      	mov	r3, r4
 800d15c:	2200      	movs	r2, #0
 800d15e:	4573      	cmp	r3, lr
 800d160:	d320      	bcc.n	800d1a4 <__multiply+0x94>
 800d162:	f107 0814 	add.w	r8, r7, #20
 800d166:	f109 0114 	add.w	r1, r9, #20
 800d16a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d16e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d172:	9302      	str	r3, [sp, #8]
 800d174:	1beb      	subs	r3, r5, r7
 800d176:	3b15      	subs	r3, #21
 800d178:	f023 0303 	bic.w	r3, r3, #3
 800d17c:	3304      	adds	r3, #4
 800d17e:	3715      	adds	r7, #21
 800d180:	42bd      	cmp	r5, r7
 800d182:	bf38      	it	cc
 800d184:	2304      	movcc	r3, #4
 800d186:	9301      	str	r3, [sp, #4]
 800d188:	9b02      	ldr	r3, [sp, #8]
 800d18a:	9103      	str	r1, [sp, #12]
 800d18c:	428b      	cmp	r3, r1
 800d18e:	d80c      	bhi.n	800d1aa <__multiply+0x9a>
 800d190:	2e00      	cmp	r6, #0
 800d192:	dd03      	ble.n	800d19c <__multiply+0x8c>
 800d194:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d055      	beq.n	800d248 <__multiply+0x138>
 800d19c:	6106      	str	r6, [r0, #16]
 800d19e:	b005      	add	sp, #20
 800d1a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1a4:	f843 2b04 	str.w	r2, [r3], #4
 800d1a8:	e7d9      	b.n	800d15e <__multiply+0x4e>
 800d1aa:	f8b1 a000 	ldrh.w	sl, [r1]
 800d1ae:	f1ba 0f00 	cmp.w	sl, #0
 800d1b2:	d01f      	beq.n	800d1f4 <__multiply+0xe4>
 800d1b4:	46c4      	mov	ip, r8
 800d1b6:	46a1      	mov	r9, r4
 800d1b8:	2700      	movs	r7, #0
 800d1ba:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d1be:	f8d9 3000 	ldr.w	r3, [r9]
 800d1c2:	fa1f fb82 	uxth.w	fp, r2
 800d1c6:	b29b      	uxth	r3, r3
 800d1c8:	fb0a 330b 	mla	r3, sl, fp, r3
 800d1cc:	443b      	add	r3, r7
 800d1ce:	f8d9 7000 	ldr.w	r7, [r9]
 800d1d2:	0c12      	lsrs	r2, r2, #16
 800d1d4:	0c3f      	lsrs	r7, r7, #16
 800d1d6:	fb0a 7202 	mla	r2, sl, r2, r7
 800d1da:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d1de:	b29b      	uxth	r3, r3
 800d1e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d1e4:	4565      	cmp	r5, ip
 800d1e6:	f849 3b04 	str.w	r3, [r9], #4
 800d1ea:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d1ee:	d8e4      	bhi.n	800d1ba <__multiply+0xaa>
 800d1f0:	9b01      	ldr	r3, [sp, #4]
 800d1f2:	50e7      	str	r7, [r4, r3]
 800d1f4:	9b03      	ldr	r3, [sp, #12]
 800d1f6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d1fa:	3104      	adds	r1, #4
 800d1fc:	f1b9 0f00 	cmp.w	r9, #0
 800d200:	d020      	beq.n	800d244 <__multiply+0x134>
 800d202:	6823      	ldr	r3, [r4, #0]
 800d204:	4647      	mov	r7, r8
 800d206:	46a4      	mov	ip, r4
 800d208:	f04f 0a00 	mov.w	sl, #0
 800d20c:	f8b7 b000 	ldrh.w	fp, [r7]
 800d210:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d214:	fb09 220b 	mla	r2, r9, fp, r2
 800d218:	4452      	add	r2, sl
 800d21a:	b29b      	uxth	r3, r3
 800d21c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d220:	f84c 3b04 	str.w	r3, [ip], #4
 800d224:	f857 3b04 	ldr.w	r3, [r7], #4
 800d228:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d22c:	f8bc 3000 	ldrh.w	r3, [ip]
 800d230:	fb09 330a 	mla	r3, r9, sl, r3
 800d234:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d238:	42bd      	cmp	r5, r7
 800d23a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d23e:	d8e5      	bhi.n	800d20c <__multiply+0xfc>
 800d240:	9a01      	ldr	r2, [sp, #4]
 800d242:	50a3      	str	r3, [r4, r2]
 800d244:	3404      	adds	r4, #4
 800d246:	e79f      	b.n	800d188 <__multiply+0x78>
 800d248:	3e01      	subs	r6, #1
 800d24a:	e7a1      	b.n	800d190 <__multiply+0x80>
 800d24c:	0800de94 	.word	0x0800de94
 800d250:	0800dea5 	.word	0x0800dea5

0800d254 <__pow5mult>:
 800d254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d258:	4615      	mov	r5, r2
 800d25a:	f012 0203 	ands.w	r2, r2, #3
 800d25e:	4607      	mov	r7, r0
 800d260:	460e      	mov	r6, r1
 800d262:	d007      	beq.n	800d274 <__pow5mult+0x20>
 800d264:	4c25      	ldr	r4, [pc, #148]	@ (800d2fc <__pow5mult+0xa8>)
 800d266:	3a01      	subs	r2, #1
 800d268:	2300      	movs	r3, #0
 800d26a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d26e:	f7ff fea7 	bl	800cfc0 <__multadd>
 800d272:	4606      	mov	r6, r0
 800d274:	10ad      	asrs	r5, r5, #2
 800d276:	d03d      	beq.n	800d2f4 <__pow5mult+0xa0>
 800d278:	69fc      	ldr	r4, [r7, #28]
 800d27a:	b97c      	cbnz	r4, 800d29c <__pow5mult+0x48>
 800d27c:	2010      	movs	r0, #16
 800d27e:	f7fe f8df 	bl	800b440 <malloc>
 800d282:	4602      	mov	r2, r0
 800d284:	61f8      	str	r0, [r7, #28]
 800d286:	b928      	cbnz	r0, 800d294 <__pow5mult+0x40>
 800d288:	4b1d      	ldr	r3, [pc, #116]	@ (800d300 <__pow5mult+0xac>)
 800d28a:	481e      	ldr	r0, [pc, #120]	@ (800d304 <__pow5mult+0xb0>)
 800d28c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d290:	f000 fc3e 	bl	800db10 <__assert_func>
 800d294:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d298:	6004      	str	r4, [r0, #0]
 800d29a:	60c4      	str	r4, [r0, #12]
 800d29c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d2a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d2a4:	b94c      	cbnz	r4, 800d2ba <__pow5mult+0x66>
 800d2a6:	f240 2171 	movw	r1, #625	@ 0x271
 800d2aa:	4638      	mov	r0, r7
 800d2ac:	f7ff ff1a 	bl	800d0e4 <__i2b>
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	f8c8 0008 	str.w	r0, [r8, #8]
 800d2b6:	4604      	mov	r4, r0
 800d2b8:	6003      	str	r3, [r0, #0]
 800d2ba:	f04f 0900 	mov.w	r9, #0
 800d2be:	07eb      	lsls	r3, r5, #31
 800d2c0:	d50a      	bpl.n	800d2d8 <__pow5mult+0x84>
 800d2c2:	4631      	mov	r1, r6
 800d2c4:	4622      	mov	r2, r4
 800d2c6:	4638      	mov	r0, r7
 800d2c8:	f7ff ff22 	bl	800d110 <__multiply>
 800d2cc:	4631      	mov	r1, r6
 800d2ce:	4680      	mov	r8, r0
 800d2d0:	4638      	mov	r0, r7
 800d2d2:	f7ff fe53 	bl	800cf7c <_Bfree>
 800d2d6:	4646      	mov	r6, r8
 800d2d8:	106d      	asrs	r5, r5, #1
 800d2da:	d00b      	beq.n	800d2f4 <__pow5mult+0xa0>
 800d2dc:	6820      	ldr	r0, [r4, #0]
 800d2de:	b938      	cbnz	r0, 800d2f0 <__pow5mult+0x9c>
 800d2e0:	4622      	mov	r2, r4
 800d2e2:	4621      	mov	r1, r4
 800d2e4:	4638      	mov	r0, r7
 800d2e6:	f7ff ff13 	bl	800d110 <__multiply>
 800d2ea:	6020      	str	r0, [r4, #0]
 800d2ec:	f8c0 9000 	str.w	r9, [r0]
 800d2f0:	4604      	mov	r4, r0
 800d2f2:	e7e4      	b.n	800d2be <__pow5mult+0x6a>
 800d2f4:	4630      	mov	r0, r6
 800d2f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d2fa:	bf00      	nop
 800d2fc:	0800df58 	.word	0x0800df58
 800d300:	0800de25 	.word	0x0800de25
 800d304:	0800dea5 	.word	0x0800dea5

0800d308 <__lshift>:
 800d308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d30c:	460c      	mov	r4, r1
 800d30e:	6849      	ldr	r1, [r1, #4]
 800d310:	6923      	ldr	r3, [r4, #16]
 800d312:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d316:	68a3      	ldr	r3, [r4, #8]
 800d318:	4607      	mov	r7, r0
 800d31a:	4691      	mov	r9, r2
 800d31c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d320:	f108 0601 	add.w	r6, r8, #1
 800d324:	42b3      	cmp	r3, r6
 800d326:	db0b      	blt.n	800d340 <__lshift+0x38>
 800d328:	4638      	mov	r0, r7
 800d32a:	f7ff fde7 	bl	800cefc <_Balloc>
 800d32e:	4605      	mov	r5, r0
 800d330:	b948      	cbnz	r0, 800d346 <__lshift+0x3e>
 800d332:	4602      	mov	r2, r0
 800d334:	4b28      	ldr	r3, [pc, #160]	@ (800d3d8 <__lshift+0xd0>)
 800d336:	4829      	ldr	r0, [pc, #164]	@ (800d3dc <__lshift+0xd4>)
 800d338:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d33c:	f000 fbe8 	bl	800db10 <__assert_func>
 800d340:	3101      	adds	r1, #1
 800d342:	005b      	lsls	r3, r3, #1
 800d344:	e7ee      	b.n	800d324 <__lshift+0x1c>
 800d346:	2300      	movs	r3, #0
 800d348:	f100 0114 	add.w	r1, r0, #20
 800d34c:	f100 0210 	add.w	r2, r0, #16
 800d350:	4618      	mov	r0, r3
 800d352:	4553      	cmp	r3, sl
 800d354:	db33      	blt.n	800d3be <__lshift+0xb6>
 800d356:	6920      	ldr	r0, [r4, #16]
 800d358:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d35c:	f104 0314 	add.w	r3, r4, #20
 800d360:	f019 091f 	ands.w	r9, r9, #31
 800d364:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d368:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d36c:	d02b      	beq.n	800d3c6 <__lshift+0xbe>
 800d36e:	f1c9 0e20 	rsb	lr, r9, #32
 800d372:	468a      	mov	sl, r1
 800d374:	2200      	movs	r2, #0
 800d376:	6818      	ldr	r0, [r3, #0]
 800d378:	fa00 f009 	lsl.w	r0, r0, r9
 800d37c:	4310      	orrs	r0, r2
 800d37e:	f84a 0b04 	str.w	r0, [sl], #4
 800d382:	f853 2b04 	ldr.w	r2, [r3], #4
 800d386:	459c      	cmp	ip, r3
 800d388:	fa22 f20e 	lsr.w	r2, r2, lr
 800d38c:	d8f3      	bhi.n	800d376 <__lshift+0x6e>
 800d38e:	ebac 0304 	sub.w	r3, ip, r4
 800d392:	3b15      	subs	r3, #21
 800d394:	f023 0303 	bic.w	r3, r3, #3
 800d398:	3304      	adds	r3, #4
 800d39a:	f104 0015 	add.w	r0, r4, #21
 800d39e:	4560      	cmp	r0, ip
 800d3a0:	bf88      	it	hi
 800d3a2:	2304      	movhi	r3, #4
 800d3a4:	50ca      	str	r2, [r1, r3]
 800d3a6:	b10a      	cbz	r2, 800d3ac <__lshift+0xa4>
 800d3a8:	f108 0602 	add.w	r6, r8, #2
 800d3ac:	3e01      	subs	r6, #1
 800d3ae:	4638      	mov	r0, r7
 800d3b0:	612e      	str	r6, [r5, #16]
 800d3b2:	4621      	mov	r1, r4
 800d3b4:	f7ff fde2 	bl	800cf7c <_Bfree>
 800d3b8:	4628      	mov	r0, r5
 800d3ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3be:	f842 0f04 	str.w	r0, [r2, #4]!
 800d3c2:	3301      	adds	r3, #1
 800d3c4:	e7c5      	b.n	800d352 <__lshift+0x4a>
 800d3c6:	3904      	subs	r1, #4
 800d3c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3cc:	f841 2f04 	str.w	r2, [r1, #4]!
 800d3d0:	459c      	cmp	ip, r3
 800d3d2:	d8f9      	bhi.n	800d3c8 <__lshift+0xc0>
 800d3d4:	e7ea      	b.n	800d3ac <__lshift+0xa4>
 800d3d6:	bf00      	nop
 800d3d8:	0800de94 	.word	0x0800de94
 800d3dc:	0800dea5 	.word	0x0800dea5

0800d3e0 <__mcmp>:
 800d3e0:	690a      	ldr	r2, [r1, #16]
 800d3e2:	4603      	mov	r3, r0
 800d3e4:	6900      	ldr	r0, [r0, #16]
 800d3e6:	1a80      	subs	r0, r0, r2
 800d3e8:	b530      	push	{r4, r5, lr}
 800d3ea:	d10e      	bne.n	800d40a <__mcmp+0x2a>
 800d3ec:	3314      	adds	r3, #20
 800d3ee:	3114      	adds	r1, #20
 800d3f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d3f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d3f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d3fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d400:	4295      	cmp	r5, r2
 800d402:	d003      	beq.n	800d40c <__mcmp+0x2c>
 800d404:	d205      	bcs.n	800d412 <__mcmp+0x32>
 800d406:	f04f 30ff 	mov.w	r0, #4294967295
 800d40a:	bd30      	pop	{r4, r5, pc}
 800d40c:	42a3      	cmp	r3, r4
 800d40e:	d3f3      	bcc.n	800d3f8 <__mcmp+0x18>
 800d410:	e7fb      	b.n	800d40a <__mcmp+0x2a>
 800d412:	2001      	movs	r0, #1
 800d414:	e7f9      	b.n	800d40a <__mcmp+0x2a>
	...

0800d418 <__mdiff>:
 800d418:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d41c:	4689      	mov	r9, r1
 800d41e:	4606      	mov	r6, r0
 800d420:	4611      	mov	r1, r2
 800d422:	4648      	mov	r0, r9
 800d424:	4614      	mov	r4, r2
 800d426:	f7ff ffdb 	bl	800d3e0 <__mcmp>
 800d42a:	1e05      	subs	r5, r0, #0
 800d42c:	d112      	bne.n	800d454 <__mdiff+0x3c>
 800d42e:	4629      	mov	r1, r5
 800d430:	4630      	mov	r0, r6
 800d432:	f7ff fd63 	bl	800cefc <_Balloc>
 800d436:	4602      	mov	r2, r0
 800d438:	b928      	cbnz	r0, 800d446 <__mdiff+0x2e>
 800d43a:	4b3f      	ldr	r3, [pc, #252]	@ (800d538 <__mdiff+0x120>)
 800d43c:	f240 2137 	movw	r1, #567	@ 0x237
 800d440:	483e      	ldr	r0, [pc, #248]	@ (800d53c <__mdiff+0x124>)
 800d442:	f000 fb65 	bl	800db10 <__assert_func>
 800d446:	2301      	movs	r3, #1
 800d448:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d44c:	4610      	mov	r0, r2
 800d44e:	b003      	add	sp, #12
 800d450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d454:	bfbc      	itt	lt
 800d456:	464b      	movlt	r3, r9
 800d458:	46a1      	movlt	r9, r4
 800d45a:	4630      	mov	r0, r6
 800d45c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d460:	bfba      	itte	lt
 800d462:	461c      	movlt	r4, r3
 800d464:	2501      	movlt	r5, #1
 800d466:	2500      	movge	r5, #0
 800d468:	f7ff fd48 	bl	800cefc <_Balloc>
 800d46c:	4602      	mov	r2, r0
 800d46e:	b918      	cbnz	r0, 800d478 <__mdiff+0x60>
 800d470:	4b31      	ldr	r3, [pc, #196]	@ (800d538 <__mdiff+0x120>)
 800d472:	f240 2145 	movw	r1, #581	@ 0x245
 800d476:	e7e3      	b.n	800d440 <__mdiff+0x28>
 800d478:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d47c:	6926      	ldr	r6, [r4, #16]
 800d47e:	60c5      	str	r5, [r0, #12]
 800d480:	f109 0310 	add.w	r3, r9, #16
 800d484:	f109 0514 	add.w	r5, r9, #20
 800d488:	f104 0e14 	add.w	lr, r4, #20
 800d48c:	f100 0b14 	add.w	fp, r0, #20
 800d490:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d494:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d498:	9301      	str	r3, [sp, #4]
 800d49a:	46d9      	mov	r9, fp
 800d49c:	f04f 0c00 	mov.w	ip, #0
 800d4a0:	9b01      	ldr	r3, [sp, #4]
 800d4a2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d4a6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d4aa:	9301      	str	r3, [sp, #4]
 800d4ac:	fa1f f38a 	uxth.w	r3, sl
 800d4b0:	4619      	mov	r1, r3
 800d4b2:	b283      	uxth	r3, r0
 800d4b4:	1acb      	subs	r3, r1, r3
 800d4b6:	0c00      	lsrs	r0, r0, #16
 800d4b8:	4463      	add	r3, ip
 800d4ba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d4be:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d4c2:	b29b      	uxth	r3, r3
 800d4c4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d4c8:	4576      	cmp	r6, lr
 800d4ca:	f849 3b04 	str.w	r3, [r9], #4
 800d4ce:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d4d2:	d8e5      	bhi.n	800d4a0 <__mdiff+0x88>
 800d4d4:	1b33      	subs	r3, r6, r4
 800d4d6:	3b15      	subs	r3, #21
 800d4d8:	f023 0303 	bic.w	r3, r3, #3
 800d4dc:	3415      	adds	r4, #21
 800d4de:	3304      	adds	r3, #4
 800d4e0:	42a6      	cmp	r6, r4
 800d4e2:	bf38      	it	cc
 800d4e4:	2304      	movcc	r3, #4
 800d4e6:	441d      	add	r5, r3
 800d4e8:	445b      	add	r3, fp
 800d4ea:	461e      	mov	r6, r3
 800d4ec:	462c      	mov	r4, r5
 800d4ee:	4544      	cmp	r4, r8
 800d4f0:	d30e      	bcc.n	800d510 <__mdiff+0xf8>
 800d4f2:	f108 0103 	add.w	r1, r8, #3
 800d4f6:	1b49      	subs	r1, r1, r5
 800d4f8:	f021 0103 	bic.w	r1, r1, #3
 800d4fc:	3d03      	subs	r5, #3
 800d4fe:	45a8      	cmp	r8, r5
 800d500:	bf38      	it	cc
 800d502:	2100      	movcc	r1, #0
 800d504:	440b      	add	r3, r1
 800d506:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d50a:	b191      	cbz	r1, 800d532 <__mdiff+0x11a>
 800d50c:	6117      	str	r7, [r2, #16]
 800d50e:	e79d      	b.n	800d44c <__mdiff+0x34>
 800d510:	f854 1b04 	ldr.w	r1, [r4], #4
 800d514:	46e6      	mov	lr, ip
 800d516:	0c08      	lsrs	r0, r1, #16
 800d518:	fa1c fc81 	uxtah	ip, ip, r1
 800d51c:	4471      	add	r1, lr
 800d51e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d522:	b289      	uxth	r1, r1
 800d524:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d528:	f846 1b04 	str.w	r1, [r6], #4
 800d52c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d530:	e7dd      	b.n	800d4ee <__mdiff+0xd6>
 800d532:	3f01      	subs	r7, #1
 800d534:	e7e7      	b.n	800d506 <__mdiff+0xee>
 800d536:	bf00      	nop
 800d538:	0800de94 	.word	0x0800de94
 800d53c:	0800dea5 	.word	0x0800dea5

0800d540 <__d2b>:
 800d540:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d544:	460f      	mov	r7, r1
 800d546:	2101      	movs	r1, #1
 800d548:	ec59 8b10 	vmov	r8, r9, d0
 800d54c:	4616      	mov	r6, r2
 800d54e:	f7ff fcd5 	bl	800cefc <_Balloc>
 800d552:	4604      	mov	r4, r0
 800d554:	b930      	cbnz	r0, 800d564 <__d2b+0x24>
 800d556:	4602      	mov	r2, r0
 800d558:	4b23      	ldr	r3, [pc, #140]	@ (800d5e8 <__d2b+0xa8>)
 800d55a:	4824      	ldr	r0, [pc, #144]	@ (800d5ec <__d2b+0xac>)
 800d55c:	f240 310f 	movw	r1, #783	@ 0x30f
 800d560:	f000 fad6 	bl	800db10 <__assert_func>
 800d564:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d568:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d56c:	b10d      	cbz	r5, 800d572 <__d2b+0x32>
 800d56e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d572:	9301      	str	r3, [sp, #4]
 800d574:	f1b8 0300 	subs.w	r3, r8, #0
 800d578:	d023      	beq.n	800d5c2 <__d2b+0x82>
 800d57a:	4668      	mov	r0, sp
 800d57c:	9300      	str	r3, [sp, #0]
 800d57e:	f7ff fd84 	bl	800d08a <__lo0bits>
 800d582:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d586:	b1d0      	cbz	r0, 800d5be <__d2b+0x7e>
 800d588:	f1c0 0320 	rsb	r3, r0, #32
 800d58c:	fa02 f303 	lsl.w	r3, r2, r3
 800d590:	430b      	orrs	r3, r1
 800d592:	40c2      	lsrs	r2, r0
 800d594:	6163      	str	r3, [r4, #20]
 800d596:	9201      	str	r2, [sp, #4]
 800d598:	9b01      	ldr	r3, [sp, #4]
 800d59a:	61a3      	str	r3, [r4, #24]
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	bf0c      	ite	eq
 800d5a0:	2201      	moveq	r2, #1
 800d5a2:	2202      	movne	r2, #2
 800d5a4:	6122      	str	r2, [r4, #16]
 800d5a6:	b1a5      	cbz	r5, 800d5d2 <__d2b+0x92>
 800d5a8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d5ac:	4405      	add	r5, r0
 800d5ae:	603d      	str	r5, [r7, #0]
 800d5b0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d5b4:	6030      	str	r0, [r6, #0]
 800d5b6:	4620      	mov	r0, r4
 800d5b8:	b003      	add	sp, #12
 800d5ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d5be:	6161      	str	r1, [r4, #20]
 800d5c0:	e7ea      	b.n	800d598 <__d2b+0x58>
 800d5c2:	a801      	add	r0, sp, #4
 800d5c4:	f7ff fd61 	bl	800d08a <__lo0bits>
 800d5c8:	9b01      	ldr	r3, [sp, #4]
 800d5ca:	6163      	str	r3, [r4, #20]
 800d5cc:	3020      	adds	r0, #32
 800d5ce:	2201      	movs	r2, #1
 800d5d0:	e7e8      	b.n	800d5a4 <__d2b+0x64>
 800d5d2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d5d6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d5da:	6038      	str	r0, [r7, #0]
 800d5dc:	6918      	ldr	r0, [r3, #16]
 800d5de:	f7ff fd35 	bl	800d04c <__hi0bits>
 800d5e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d5e6:	e7e5      	b.n	800d5b4 <__d2b+0x74>
 800d5e8:	0800de94 	.word	0x0800de94
 800d5ec:	0800dea5 	.word	0x0800dea5

0800d5f0 <__sfputc_r>:
 800d5f0:	6893      	ldr	r3, [r2, #8]
 800d5f2:	3b01      	subs	r3, #1
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	b410      	push	{r4}
 800d5f8:	6093      	str	r3, [r2, #8]
 800d5fa:	da08      	bge.n	800d60e <__sfputc_r+0x1e>
 800d5fc:	6994      	ldr	r4, [r2, #24]
 800d5fe:	42a3      	cmp	r3, r4
 800d600:	db01      	blt.n	800d606 <__sfputc_r+0x16>
 800d602:	290a      	cmp	r1, #10
 800d604:	d103      	bne.n	800d60e <__sfputc_r+0x1e>
 800d606:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d60a:	f000 b9df 	b.w	800d9cc <__swbuf_r>
 800d60e:	6813      	ldr	r3, [r2, #0]
 800d610:	1c58      	adds	r0, r3, #1
 800d612:	6010      	str	r0, [r2, #0]
 800d614:	7019      	strb	r1, [r3, #0]
 800d616:	4608      	mov	r0, r1
 800d618:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d61c:	4770      	bx	lr

0800d61e <__sfputs_r>:
 800d61e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d620:	4606      	mov	r6, r0
 800d622:	460f      	mov	r7, r1
 800d624:	4614      	mov	r4, r2
 800d626:	18d5      	adds	r5, r2, r3
 800d628:	42ac      	cmp	r4, r5
 800d62a:	d101      	bne.n	800d630 <__sfputs_r+0x12>
 800d62c:	2000      	movs	r0, #0
 800d62e:	e007      	b.n	800d640 <__sfputs_r+0x22>
 800d630:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d634:	463a      	mov	r2, r7
 800d636:	4630      	mov	r0, r6
 800d638:	f7ff ffda 	bl	800d5f0 <__sfputc_r>
 800d63c:	1c43      	adds	r3, r0, #1
 800d63e:	d1f3      	bne.n	800d628 <__sfputs_r+0xa>
 800d640:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d644 <_vfiprintf_r>:
 800d644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d648:	460d      	mov	r5, r1
 800d64a:	b09d      	sub	sp, #116	@ 0x74
 800d64c:	4614      	mov	r4, r2
 800d64e:	4698      	mov	r8, r3
 800d650:	4606      	mov	r6, r0
 800d652:	b118      	cbz	r0, 800d65c <_vfiprintf_r+0x18>
 800d654:	6a03      	ldr	r3, [r0, #32]
 800d656:	b90b      	cbnz	r3, 800d65c <_vfiprintf_r+0x18>
 800d658:	f7fe fc92 	bl	800bf80 <__sinit>
 800d65c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d65e:	07d9      	lsls	r1, r3, #31
 800d660:	d405      	bmi.n	800d66e <_vfiprintf_r+0x2a>
 800d662:	89ab      	ldrh	r3, [r5, #12]
 800d664:	059a      	lsls	r2, r3, #22
 800d666:	d402      	bmi.n	800d66e <_vfiprintf_r+0x2a>
 800d668:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d66a:	f7fe fda2 	bl	800c1b2 <__retarget_lock_acquire_recursive>
 800d66e:	89ab      	ldrh	r3, [r5, #12]
 800d670:	071b      	lsls	r3, r3, #28
 800d672:	d501      	bpl.n	800d678 <_vfiprintf_r+0x34>
 800d674:	692b      	ldr	r3, [r5, #16]
 800d676:	b99b      	cbnz	r3, 800d6a0 <_vfiprintf_r+0x5c>
 800d678:	4629      	mov	r1, r5
 800d67a:	4630      	mov	r0, r6
 800d67c:	f000 f9e4 	bl	800da48 <__swsetup_r>
 800d680:	b170      	cbz	r0, 800d6a0 <_vfiprintf_r+0x5c>
 800d682:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d684:	07dc      	lsls	r4, r3, #31
 800d686:	d504      	bpl.n	800d692 <_vfiprintf_r+0x4e>
 800d688:	f04f 30ff 	mov.w	r0, #4294967295
 800d68c:	b01d      	add	sp, #116	@ 0x74
 800d68e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d692:	89ab      	ldrh	r3, [r5, #12]
 800d694:	0598      	lsls	r0, r3, #22
 800d696:	d4f7      	bmi.n	800d688 <_vfiprintf_r+0x44>
 800d698:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d69a:	f7fe fd8b 	bl	800c1b4 <__retarget_lock_release_recursive>
 800d69e:	e7f3      	b.n	800d688 <_vfiprintf_r+0x44>
 800d6a0:	2300      	movs	r3, #0
 800d6a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800d6a4:	2320      	movs	r3, #32
 800d6a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d6aa:	f8cd 800c 	str.w	r8, [sp, #12]
 800d6ae:	2330      	movs	r3, #48	@ 0x30
 800d6b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d860 <_vfiprintf_r+0x21c>
 800d6b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d6b8:	f04f 0901 	mov.w	r9, #1
 800d6bc:	4623      	mov	r3, r4
 800d6be:	469a      	mov	sl, r3
 800d6c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d6c4:	b10a      	cbz	r2, 800d6ca <_vfiprintf_r+0x86>
 800d6c6:	2a25      	cmp	r2, #37	@ 0x25
 800d6c8:	d1f9      	bne.n	800d6be <_vfiprintf_r+0x7a>
 800d6ca:	ebba 0b04 	subs.w	fp, sl, r4
 800d6ce:	d00b      	beq.n	800d6e8 <_vfiprintf_r+0xa4>
 800d6d0:	465b      	mov	r3, fp
 800d6d2:	4622      	mov	r2, r4
 800d6d4:	4629      	mov	r1, r5
 800d6d6:	4630      	mov	r0, r6
 800d6d8:	f7ff ffa1 	bl	800d61e <__sfputs_r>
 800d6dc:	3001      	adds	r0, #1
 800d6de:	f000 80a7 	beq.w	800d830 <_vfiprintf_r+0x1ec>
 800d6e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d6e4:	445a      	add	r2, fp
 800d6e6:	9209      	str	r2, [sp, #36]	@ 0x24
 800d6e8:	f89a 3000 	ldrb.w	r3, [sl]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	f000 809f 	beq.w	800d830 <_vfiprintf_r+0x1ec>
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	f04f 32ff 	mov.w	r2, #4294967295
 800d6f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d6fc:	f10a 0a01 	add.w	sl, sl, #1
 800d700:	9304      	str	r3, [sp, #16]
 800d702:	9307      	str	r3, [sp, #28]
 800d704:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d708:	931a      	str	r3, [sp, #104]	@ 0x68
 800d70a:	4654      	mov	r4, sl
 800d70c:	2205      	movs	r2, #5
 800d70e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d712:	4853      	ldr	r0, [pc, #332]	@ (800d860 <_vfiprintf_r+0x21c>)
 800d714:	f7f2 fd5c 	bl	80001d0 <memchr>
 800d718:	9a04      	ldr	r2, [sp, #16]
 800d71a:	b9d8      	cbnz	r0, 800d754 <_vfiprintf_r+0x110>
 800d71c:	06d1      	lsls	r1, r2, #27
 800d71e:	bf44      	itt	mi
 800d720:	2320      	movmi	r3, #32
 800d722:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d726:	0713      	lsls	r3, r2, #28
 800d728:	bf44      	itt	mi
 800d72a:	232b      	movmi	r3, #43	@ 0x2b
 800d72c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d730:	f89a 3000 	ldrb.w	r3, [sl]
 800d734:	2b2a      	cmp	r3, #42	@ 0x2a
 800d736:	d015      	beq.n	800d764 <_vfiprintf_r+0x120>
 800d738:	9a07      	ldr	r2, [sp, #28]
 800d73a:	4654      	mov	r4, sl
 800d73c:	2000      	movs	r0, #0
 800d73e:	f04f 0c0a 	mov.w	ip, #10
 800d742:	4621      	mov	r1, r4
 800d744:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d748:	3b30      	subs	r3, #48	@ 0x30
 800d74a:	2b09      	cmp	r3, #9
 800d74c:	d94b      	bls.n	800d7e6 <_vfiprintf_r+0x1a2>
 800d74e:	b1b0      	cbz	r0, 800d77e <_vfiprintf_r+0x13a>
 800d750:	9207      	str	r2, [sp, #28]
 800d752:	e014      	b.n	800d77e <_vfiprintf_r+0x13a>
 800d754:	eba0 0308 	sub.w	r3, r0, r8
 800d758:	fa09 f303 	lsl.w	r3, r9, r3
 800d75c:	4313      	orrs	r3, r2
 800d75e:	9304      	str	r3, [sp, #16]
 800d760:	46a2      	mov	sl, r4
 800d762:	e7d2      	b.n	800d70a <_vfiprintf_r+0xc6>
 800d764:	9b03      	ldr	r3, [sp, #12]
 800d766:	1d19      	adds	r1, r3, #4
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	9103      	str	r1, [sp, #12]
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	bfbb      	ittet	lt
 800d770:	425b      	neglt	r3, r3
 800d772:	f042 0202 	orrlt.w	r2, r2, #2
 800d776:	9307      	strge	r3, [sp, #28]
 800d778:	9307      	strlt	r3, [sp, #28]
 800d77a:	bfb8      	it	lt
 800d77c:	9204      	strlt	r2, [sp, #16]
 800d77e:	7823      	ldrb	r3, [r4, #0]
 800d780:	2b2e      	cmp	r3, #46	@ 0x2e
 800d782:	d10a      	bne.n	800d79a <_vfiprintf_r+0x156>
 800d784:	7863      	ldrb	r3, [r4, #1]
 800d786:	2b2a      	cmp	r3, #42	@ 0x2a
 800d788:	d132      	bne.n	800d7f0 <_vfiprintf_r+0x1ac>
 800d78a:	9b03      	ldr	r3, [sp, #12]
 800d78c:	1d1a      	adds	r2, r3, #4
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	9203      	str	r2, [sp, #12]
 800d792:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d796:	3402      	adds	r4, #2
 800d798:	9305      	str	r3, [sp, #20]
 800d79a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d870 <_vfiprintf_r+0x22c>
 800d79e:	7821      	ldrb	r1, [r4, #0]
 800d7a0:	2203      	movs	r2, #3
 800d7a2:	4650      	mov	r0, sl
 800d7a4:	f7f2 fd14 	bl	80001d0 <memchr>
 800d7a8:	b138      	cbz	r0, 800d7ba <_vfiprintf_r+0x176>
 800d7aa:	9b04      	ldr	r3, [sp, #16]
 800d7ac:	eba0 000a 	sub.w	r0, r0, sl
 800d7b0:	2240      	movs	r2, #64	@ 0x40
 800d7b2:	4082      	lsls	r2, r0
 800d7b4:	4313      	orrs	r3, r2
 800d7b6:	3401      	adds	r4, #1
 800d7b8:	9304      	str	r3, [sp, #16]
 800d7ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7be:	4829      	ldr	r0, [pc, #164]	@ (800d864 <_vfiprintf_r+0x220>)
 800d7c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d7c4:	2206      	movs	r2, #6
 800d7c6:	f7f2 fd03 	bl	80001d0 <memchr>
 800d7ca:	2800      	cmp	r0, #0
 800d7cc:	d03f      	beq.n	800d84e <_vfiprintf_r+0x20a>
 800d7ce:	4b26      	ldr	r3, [pc, #152]	@ (800d868 <_vfiprintf_r+0x224>)
 800d7d0:	bb1b      	cbnz	r3, 800d81a <_vfiprintf_r+0x1d6>
 800d7d2:	9b03      	ldr	r3, [sp, #12]
 800d7d4:	3307      	adds	r3, #7
 800d7d6:	f023 0307 	bic.w	r3, r3, #7
 800d7da:	3308      	adds	r3, #8
 800d7dc:	9303      	str	r3, [sp, #12]
 800d7de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7e0:	443b      	add	r3, r7
 800d7e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7e4:	e76a      	b.n	800d6bc <_vfiprintf_r+0x78>
 800d7e6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d7ea:	460c      	mov	r4, r1
 800d7ec:	2001      	movs	r0, #1
 800d7ee:	e7a8      	b.n	800d742 <_vfiprintf_r+0xfe>
 800d7f0:	2300      	movs	r3, #0
 800d7f2:	3401      	adds	r4, #1
 800d7f4:	9305      	str	r3, [sp, #20]
 800d7f6:	4619      	mov	r1, r3
 800d7f8:	f04f 0c0a 	mov.w	ip, #10
 800d7fc:	4620      	mov	r0, r4
 800d7fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d802:	3a30      	subs	r2, #48	@ 0x30
 800d804:	2a09      	cmp	r2, #9
 800d806:	d903      	bls.n	800d810 <_vfiprintf_r+0x1cc>
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d0c6      	beq.n	800d79a <_vfiprintf_r+0x156>
 800d80c:	9105      	str	r1, [sp, #20]
 800d80e:	e7c4      	b.n	800d79a <_vfiprintf_r+0x156>
 800d810:	fb0c 2101 	mla	r1, ip, r1, r2
 800d814:	4604      	mov	r4, r0
 800d816:	2301      	movs	r3, #1
 800d818:	e7f0      	b.n	800d7fc <_vfiprintf_r+0x1b8>
 800d81a:	ab03      	add	r3, sp, #12
 800d81c:	9300      	str	r3, [sp, #0]
 800d81e:	462a      	mov	r2, r5
 800d820:	4b12      	ldr	r3, [pc, #72]	@ (800d86c <_vfiprintf_r+0x228>)
 800d822:	a904      	add	r1, sp, #16
 800d824:	4630      	mov	r0, r6
 800d826:	f7fd ff69 	bl	800b6fc <_printf_float>
 800d82a:	4607      	mov	r7, r0
 800d82c:	1c78      	adds	r0, r7, #1
 800d82e:	d1d6      	bne.n	800d7de <_vfiprintf_r+0x19a>
 800d830:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d832:	07d9      	lsls	r1, r3, #31
 800d834:	d405      	bmi.n	800d842 <_vfiprintf_r+0x1fe>
 800d836:	89ab      	ldrh	r3, [r5, #12]
 800d838:	059a      	lsls	r2, r3, #22
 800d83a:	d402      	bmi.n	800d842 <_vfiprintf_r+0x1fe>
 800d83c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d83e:	f7fe fcb9 	bl	800c1b4 <__retarget_lock_release_recursive>
 800d842:	89ab      	ldrh	r3, [r5, #12]
 800d844:	065b      	lsls	r3, r3, #25
 800d846:	f53f af1f 	bmi.w	800d688 <_vfiprintf_r+0x44>
 800d84a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d84c:	e71e      	b.n	800d68c <_vfiprintf_r+0x48>
 800d84e:	ab03      	add	r3, sp, #12
 800d850:	9300      	str	r3, [sp, #0]
 800d852:	462a      	mov	r2, r5
 800d854:	4b05      	ldr	r3, [pc, #20]	@ (800d86c <_vfiprintf_r+0x228>)
 800d856:	a904      	add	r1, sp, #16
 800d858:	4630      	mov	r0, r6
 800d85a:	f7fe f9e7 	bl	800bc2c <_printf_i>
 800d85e:	e7e4      	b.n	800d82a <_vfiprintf_r+0x1e6>
 800d860:	0800defe 	.word	0x0800defe
 800d864:	0800df08 	.word	0x0800df08
 800d868:	0800b6fd 	.word	0x0800b6fd
 800d86c:	0800d61f 	.word	0x0800d61f
 800d870:	0800df04 	.word	0x0800df04

0800d874 <__sflush_r>:
 800d874:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d87c:	0716      	lsls	r6, r2, #28
 800d87e:	4605      	mov	r5, r0
 800d880:	460c      	mov	r4, r1
 800d882:	d454      	bmi.n	800d92e <__sflush_r+0xba>
 800d884:	684b      	ldr	r3, [r1, #4]
 800d886:	2b00      	cmp	r3, #0
 800d888:	dc02      	bgt.n	800d890 <__sflush_r+0x1c>
 800d88a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	dd48      	ble.n	800d922 <__sflush_r+0xae>
 800d890:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d892:	2e00      	cmp	r6, #0
 800d894:	d045      	beq.n	800d922 <__sflush_r+0xae>
 800d896:	2300      	movs	r3, #0
 800d898:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d89c:	682f      	ldr	r7, [r5, #0]
 800d89e:	6a21      	ldr	r1, [r4, #32]
 800d8a0:	602b      	str	r3, [r5, #0]
 800d8a2:	d030      	beq.n	800d906 <__sflush_r+0x92>
 800d8a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d8a6:	89a3      	ldrh	r3, [r4, #12]
 800d8a8:	0759      	lsls	r1, r3, #29
 800d8aa:	d505      	bpl.n	800d8b8 <__sflush_r+0x44>
 800d8ac:	6863      	ldr	r3, [r4, #4]
 800d8ae:	1ad2      	subs	r2, r2, r3
 800d8b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d8b2:	b10b      	cbz	r3, 800d8b8 <__sflush_r+0x44>
 800d8b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d8b6:	1ad2      	subs	r2, r2, r3
 800d8b8:	2300      	movs	r3, #0
 800d8ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d8bc:	6a21      	ldr	r1, [r4, #32]
 800d8be:	4628      	mov	r0, r5
 800d8c0:	47b0      	blx	r6
 800d8c2:	1c43      	adds	r3, r0, #1
 800d8c4:	89a3      	ldrh	r3, [r4, #12]
 800d8c6:	d106      	bne.n	800d8d6 <__sflush_r+0x62>
 800d8c8:	6829      	ldr	r1, [r5, #0]
 800d8ca:	291d      	cmp	r1, #29
 800d8cc:	d82b      	bhi.n	800d926 <__sflush_r+0xb2>
 800d8ce:	4a2a      	ldr	r2, [pc, #168]	@ (800d978 <__sflush_r+0x104>)
 800d8d0:	40ca      	lsrs	r2, r1
 800d8d2:	07d6      	lsls	r6, r2, #31
 800d8d4:	d527      	bpl.n	800d926 <__sflush_r+0xb2>
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	6062      	str	r2, [r4, #4]
 800d8da:	04d9      	lsls	r1, r3, #19
 800d8dc:	6922      	ldr	r2, [r4, #16]
 800d8de:	6022      	str	r2, [r4, #0]
 800d8e0:	d504      	bpl.n	800d8ec <__sflush_r+0x78>
 800d8e2:	1c42      	adds	r2, r0, #1
 800d8e4:	d101      	bne.n	800d8ea <__sflush_r+0x76>
 800d8e6:	682b      	ldr	r3, [r5, #0]
 800d8e8:	b903      	cbnz	r3, 800d8ec <__sflush_r+0x78>
 800d8ea:	6560      	str	r0, [r4, #84]	@ 0x54
 800d8ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d8ee:	602f      	str	r7, [r5, #0]
 800d8f0:	b1b9      	cbz	r1, 800d922 <__sflush_r+0xae>
 800d8f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d8f6:	4299      	cmp	r1, r3
 800d8f8:	d002      	beq.n	800d900 <__sflush_r+0x8c>
 800d8fa:	4628      	mov	r0, r5
 800d8fc:	f7ff fab4 	bl	800ce68 <_free_r>
 800d900:	2300      	movs	r3, #0
 800d902:	6363      	str	r3, [r4, #52]	@ 0x34
 800d904:	e00d      	b.n	800d922 <__sflush_r+0xae>
 800d906:	2301      	movs	r3, #1
 800d908:	4628      	mov	r0, r5
 800d90a:	47b0      	blx	r6
 800d90c:	4602      	mov	r2, r0
 800d90e:	1c50      	adds	r0, r2, #1
 800d910:	d1c9      	bne.n	800d8a6 <__sflush_r+0x32>
 800d912:	682b      	ldr	r3, [r5, #0]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d0c6      	beq.n	800d8a6 <__sflush_r+0x32>
 800d918:	2b1d      	cmp	r3, #29
 800d91a:	d001      	beq.n	800d920 <__sflush_r+0xac>
 800d91c:	2b16      	cmp	r3, #22
 800d91e:	d11e      	bne.n	800d95e <__sflush_r+0xea>
 800d920:	602f      	str	r7, [r5, #0]
 800d922:	2000      	movs	r0, #0
 800d924:	e022      	b.n	800d96c <__sflush_r+0xf8>
 800d926:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d92a:	b21b      	sxth	r3, r3
 800d92c:	e01b      	b.n	800d966 <__sflush_r+0xf2>
 800d92e:	690f      	ldr	r7, [r1, #16]
 800d930:	2f00      	cmp	r7, #0
 800d932:	d0f6      	beq.n	800d922 <__sflush_r+0xae>
 800d934:	0793      	lsls	r3, r2, #30
 800d936:	680e      	ldr	r6, [r1, #0]
 800d938:	bf08      	it	eq
 800d93a:	694b      	ldreq	r3, [r1, #20]
 800d93c:	600f      	str	r7, [r1, #0]
 800d93e:	bf18      	it	ne
 800d940:	2300      	movne	r3, #0
 800d942:	eba6 0807 	sub.w	r8, r6, r7
 800d946:	608b      	str	r3, [r1, #8]
 800d948:	f1b8 0f00 	cmp.w	r8, #0
 800d94c:	dde9      	ble.n	800d922 <__sflush_r+0xae>
 800d94e:	6a21      	ldr	r1, [r4, #32]
 800d950:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d952:	4643      	mov	r3, r8
 800d954:	463a      	mov	r2, r7
 800d956:	4628      	mov	r0, r5
 800d958:	47b0      	blx	r6
 800d95a:	2800      	cmp	r0, #0
 800d95c:	dc08      	bgt.n	800d970 <__sflush_r+0xfc>
 800d95e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d962:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d966:	81a3      	strh	r3, [r4, #12]
 800d968:	f04f 30ff 	mov.w	r0, #4294967295
 800d96c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d970:	4407      	add	r7, r0
 800d972:	eba8 0800 	sub.w	r8, r8, r0
 800d976:	e7e7      	b.n	800d948 <__sflush_r+0xd4>
 800d978:	20400001 	.word	0x20400001

0800d97c <_fflush_r>:
 800d97c:	b538      	push	{r3, r4, r5, lr}
 800d97e:	690b      	ldr	r3, [r1, #16]
 800d980:	4605      	mov	r5, r0
 800d982:	460c      	mov	r4, r1
 800d984:	b913      	cbnz	r3, 800d98c <_fflush_r+0x10>
 800d986:	2500      	movs	r5, #0
 800d988:	4628      	mov	r0, r5
 800d98a:	bd38      	pop	{r3, r4, r5, pc}
 800d98c:	b118      	cbz	r0, 800d996 <_fflush_r+0x1a>
 800d98e:	6a03      	ldr	r3, [r0, #32]
 800d990:	b90b      	cbnz	r3, 800d996 <_fflush_r+0x1a>
 800d992:	f7fe faf5 	bl	800bf80 <__sinit>
 800d996:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d0f3      	beq.n	800d986 <_fflush_r+0xa>
 800d99e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d9a0:	07d0      	lsls	r0, r2, #31
 800d9a2:	d404      	bmi.n	800d9ae <_fflush_r+0x32>
 800d9a4:	0599      	lsls	r1, r3, #22
 800d9a6:	d402      	bmi.n	800d9ae <_fflush_r+0x32>
 800d9a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d9aa:	f7fe fc02 	bl	800c1b2 <__retarget_lock_acquire_recursive>
 800d9ae:	4628      	mov	r0, r5
 800d9b0:	4621      	mov	r1, r4
 800d9b2:	f7ff ff5f 	bl	800d874 <__sflush_r>
 800d9b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d9b8:	07da      	lsls	r2, r3, #31
 800d9ba:	4605      	mov	r5, r0
 800d9bc:	d4e4      	bmi.n	800d988 <_fflush_r+0xc>
 800d9be:	89a3      	ldrh	r3, [r4, #12]
 800d9c0:	059b      	lsls	r3, r3, #22
 800d9c2:	d4e1      	bmi.n	800d988 <_fflush_r+0xc>
 800d9c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d9c6:	f7fe fbf5 	bl	800c1b4 <__retarget_lock_release_recursive>
 800d9ca:	e7dd      	b.n	800d988 <_fflush_r+0xc>

0800d9cc <__swbuf_r>:
 800d9cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9ce:	460e      	mov	r6, r1
 800d9d0:	4614      	mov	r4, r2
 800d9d2:	4605      	mov	r5, r0
 800d9d4:	b118      	cbz	r0, 800d9de <__swbuf_r+0x12>
 800d9d6:	6a03      	ldr	r3, [r0, #32]
 800d9d8:	b90b      	cbnz	r3, 800d9de <__swbuf_r+0x12>
 800d9da:	f7fe fad1 	bl	800bf80 <__sinit>
 800d9de:	69a3      	ldr	r3, [r4, #24]
 800d9e0:	60a3      	str	r3, [r4, #8]
 800d9e2:	89a3      	ldrh	r3, [r4, #12]
 800d9e4:	071a      	lsls	r2, r3, #28
 800d9e6:	d501      	bpl.n	800d9ec <__swbuf_r+0x20>
 800d9e8:	6923      	ldr	r3, [r4, #16]
 800d9ea:	b943      	cbnz	r3, 800d9fe <__swbuf_r+0x32>
 800d9ec:	4621      	mov	r1, r4
 800d9ee:	4628      	mov	r0, r5
 800d9f0:	f000 f82a 	bl	800da48 <__swsetup_r>
 800d9f4:	b118      	cbz	r0, 800d9fe <__swbuf_r+0x32>
 800d9f6:	f04f 37ff 	mov.w	r7, #4294967295
 800d9fa:	4638      	mov	r0, r7
 800d9fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d9fe:	6823      	ldr	r3, [r4, #0]
 800da00:	6922      	ldr	r2, [r4, #16]
 800da02:	1a98      	subs	r0, r3, r2
 800da04:	6963      	ldr	r3, [r4, #20]
 800da06:	b2f6      	uxtb	r6, r6
 800da08:	4283      	cmp	r3, r0
 800da0a:	4637      	mov	r7, r6
 800da0c:	dc05      	bgt.n	800da1a <__swbuf_r+0x4e>
 800da0e:	4621      	mov	r1, r4
 800da10:	4628      	mov	r0, r5
 800da12:	f7ff ffb3 	bl	800d97c <_fflush_r>
 800da16:	2800      	cmp	r0, #0
 800da18:	d1ed      	bne.n	800d9f6 <__swbuf_r+0x2a>
 800da1a:	68a3      	ldr	r3, [r4, #8]
 800da1c:	3b01      	subs	r3, #1
 800da1e:	60a3      	str	r3, [r4, #8]
 800da20:	6823      	ldr	r3, [r4, #0]
 800da22:	1c5a      	adds	r2, r3, #1
 800da24:	6022      	str	r2, [r4, #0]
 800da26:	701e      	strb	r6, [r3, #0]
 800da28:	6962      	ldr	r2, [r4, #20]
 800da2a:	1c43      	adds	r3, r0, #1
 800da2c:	429a      	cmp	r2, r3
 800da2e:	d004      	beq.n	800da3a <__swbuf_r+0x6e>
 800da30:	89a3      	ldrh	r3, [r4, #12]
 800da32:	07db      	lsls	r3, r3, #31
 800da34:	d5e1      	bpl.n	800d9fa <__swbuf_r+0x2e>
 800da36:	2e0a      	cmp	r6, #10
 800da38:	d1df      	bne.n	800d9fa <__swbuf_r+0x2e>
 800da3a:	4621      	mov	r1, r4
 800da3c:	4628      	mov	r0, r5
 800da3e:	f7ff ff9d 	bl	800d97c <_fflush_r>
 800da42:	2800      	cmp	r0, #0
 800da44:	d0d9      	beq.n	800d9fa <__swbuf_r+0x2e>
 800da46:	e7d6      	b.n	800d9f6 <__swbuf_r+0x2a>

0800da48 <__swsetup_r>:
 800da48:	b538      	push	{r3, r4, r5, lr}
 800da4a:	4b29      	ldr	r3, [pc, #164]	@ (800daf0 <__swsetup_r+0xa8>)
 800da4c:	4605      	mov	r5, r0
 800da4e:	6818      	ldr	r0, [r3, #0]
 800da50:	460c      	mov	r4, r1
 800da52:	b118      	cbz	r0, 800da5c <__swsetup_r+0x14>
 800da54:	6a03      	ldr	r3, [r0, #32]
 800da56:	b90b      	cbnz	r3, 800da5c <__swsetup_r+0x14>
 800da58:	f7fe fa92 	bl	800bf80 <__sinit>
 800da5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da60:	0719      	lsls	r1, r3, #28
 800da62:	d422      	bmi.n	800daaa <__swsetup_r+0x62>
 800da64:	06da      	lsls	r2, r3, #27
 800da66:	d407      	bmi.n	800da78 <__swsetup_r+0x30>
 800da68:	2209      	movs	r2, #9
 800da6a:	602a      	str	r2, [r5, #0]
 800da6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800da70:	81a3      	strh	r3, [r4, #12]
 800da72:	f04f 30ff 	mov.w	r0, #4294967295
 800da76:	e033      	b.n	800dae0 <__swsetup_r+0x98>
 800da78:	0758      	lsls	r0, r3, #29
 800da7a:	d512      	bpl.n	800daa2 <__swsetup_r+0x5a>
 800da7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800da7e:	b141      	cbz	r1, 800da92 <__swsetup_r+0x4a>
 800da80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800da84:	4299      	cmp	r1, r3
 800da86:	d002      	beq.n	800da8e <__swsetup_r+0x46>
 800da88:	4628      	mov	r0, r5
 800da8a:	f7ff f9ed 	bl	800ce68 <_free_r>
 800da8e:	2300      	movs	r3, #0
 800da90:	6363      	str	r3, [r4, #52]	@ 0x34
 800da92:	89a3      	ldrh	r3, [r4, #12]
 800da94:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800da98:	81a3      	strh	r3, [r4, #12]
 800da9a:	2300      	movs	r3, #0
 800da9c:	6063      	str	r3, [r4, #4]
 800da9e:	6923      	ldr	r3, [r4, #16]
 800daa0:	6023      	str	r3, [r4, #0]
 800daa2:	89a3      	ldrh	r3, [r4, #12]
 800daa4:	f043 0308 	orr.w	r3, r3, #8
 800daa8:	81a3      	strh	r3, [r4, #12]
 800daaa:	6923      	ldr	r3, [r4, #16]
 800daac:	b94b      	cbnz	r3, 800dac2 <__swsetup_r+0x7a>
 800daae:	89a3      	ldrh	r3, [r4, #12]
 800dab0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800dab4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dab8:	d003      	beq.n	800dac2 <__swsetup_r+0x7a>
 800daba:	4621      	mov	r1, r4
 800dabc:	4628      	mov	r0, r5
 800dabe:	f000 f8b1 	bl	800dc24 <__smakebuf_r>
 800dac2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dac6:	f013 0201 	ands.w	r2, r3, #1
 800daca:	d00a      	beq.n	800dae2 <__swsetup_r+0x9a>
 800dacc:	2200      	movs	r2, #0
 800dace:	60a2      	str	r2, [r4, #8]
 800dad0:	6962      	ldr	r2, [r4, #20]
 800dad2:	4252      	negs	r2, r2
 800dad4:	61a2      	str	r2, [r4, #24]
 800dad6:	6922      	ldr	r2, [r4, #16]
 800dad8:	b942      	cbnz	r2, 800daec <__swsetup_r+0xa4>
 800dada:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dade:	d1c5      	bne.n	800da6c <__swsetup_r+0x24>
 800dae0:	bd38      	pop	{r3, r4, r5, pc}
 800dae2:	0799      	lsls	r1, r3, #30
 800dae4:	bf58      	it	pl
 800dae6:	6962      	ldrpl	r2, [r4, #20]
 800dae8:	60a2      	str	r2, [r4, #8]
 800daea:	e7f4      	b.n	800dad6 <__swsetup_r+0x8e>
 800daec:	2000      	movs	r0, #0
 800daee:	e7f7      	b.n	800dae0 <__swsetup_r+0x98>
 800daf0:	2000003c 	.word	0x2000003c

0800daf4 <memcpy>:
 800daf4:	440a      	add	r2, r1
 800daf6:	4291      	cmp	r1, r2
 800daf8:	f100 33ff 	add.w	r3, r0, #4294967295
 800dafc:	d100      	bne.n	800db00 <memcpy+0xc>
 800dafe:	4770      	bx	lr
 800db00:	b510      	push	{r4, lr}
 800db02:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db06:	f803 4f01 	strb.w	r4, [r3, #1]!
 800db0a:	4291      	cmp	r1, r2
 800db0c:	d1f9      	bne.n	800db02 <memcpy+0xe>
 800db0e:	bd10      	pop	{r4, pc}

0800db10 <__assert_func>:
 800db10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800db12:	4614      	mov	r4, r2
 800db14:	461a      	mov	r2, r3
 800db16:	4b09      	ldr	r3, [pc, #36]	@ (800db3c <__assert_func+0x2c>)
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	4605      	mov	r5, r0
 800db1c:	68d8      	ldr	r0, [r3, #12]
 800db1e:	b14c      	cbz	r4, 800db34 <__assert_func+0x24>
 800db20:	4b07      	ldr	r3, [pc, #28]	@ (800db40 <__assert_func+0x30>)
 800db22:	9100      	str	r1, [sp, #0]
 800db24:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800db28:	4906      	ldr	r1, [pc, #24]	@ (800db44 <__assert_func+0x34>)
 800db2a:	462b      	mov	r3, r5
 800db2c:	f000 f842 	bl	800dbb4 <fiprintf>
 800db30:	f000 f8d6 	bl	800dce0 <abort>
 800db34:	4b04      	ldr	r3, [pc, #16]	@ (800db48 <__assert_func+0x38>)
 800db36:	461c      	mov	r4, r3
 800db38:	e7f3      	b.n	800db22 <__assert_func+0x12>
 800db3a:	bf00      	nop
 800db3c:	2000003c 	.word	0x2000003c
 800db40:	0800df19 	.word	0x0800df19
 800db44:	0800df26 	.word	0x0800df26
 800db48:	0800df54 	.word	0x0800df54

0800db4c <_calloc_r>:
 800db4c:	b570      	push	{r4, r5, r6, lr}
 800db4e:	fba1 5402 	umull	r5, r4, r1, r2
 800db52:	b934      	cbnz	r4, 800db62 <_calloc_r+0x16>
 800db54:	4629      	mov	r1, r5
 800db56:	f7fd fca5 	bl	800b4a4 <_malloc_r>
 800db5a:	4606      	mov	r6, r0
 800db5c:	b928      	cbnz	r0, 800db6a <_calloc_r+0x1e>
 800db5e:	4630      	mov	r0, r6
 800db60:	bd70      	pop	{r4, r5, r6, pc}
 800db62:	220c      	movs	r2, #12
 800db64:	6002      	str	r2, [r0, #0]
 800db66:	2600      	movs	r6, #0
 800db68:	e7f9      	b.n	800db5e <_calloc_r+0x12>
 800db6a:	462a      	mov	r2, r5
 800db6c:	4621      	mov	r1, r4
 800db6e:	f7fe fa92 	bl	800c096 <memset>
 800db72:	e7f4      	b.n	800db5e <_calloc_r+0x12>

0800db74 <__ascii_mbtowc>:
 800db74:	b082      	sub	sp, #8
 800db76:	b901      	cbnz	r1, 800db7a <__ascii_mbtowc+0x6>
 800db78:	a901      	add	r1, sp, #4
 800db7a:	b142      	cbz	r2, 800db8e <__ascii_mbtowc+0x1a>
 800db7c:	b14b      	cbz	r3, 800db92 <__ascii_mbtowc+0x1e>
 800db7e:	7813      	ldrb	r3, [r2, #0]
 800db80:	600b      	str	r3, [r1, #0]
 800db82:	7812      	ldrb	r2, [r2, #0]
 800db84:	1e10      	subs	r0, r2, #0
 800db86:	bf18      	it	ne
 800db88:	2001      	movne	r0, #1
 800db8a:	b002      	add	sp, #8
 800db8c:	4770      	bx	lr
 800db8e:	4610      	mov	r0, r2
 800db90:	e7fb      	b.n	800db8a <__ascii_mbtowc+0x16>
 800db92:	f06f 0001 	mvn.w	r0, #1
 800db96:	e7f8      	b.n	800db8a <__ascii_mbtowc+0x16>

0800db98 <__ascii_wctomb>:
 800db98:	4603      	mov	r3, r0
 800db9a:	4608      	mov	r0, r1
 800db9c:	b141      	cbz	r1, 800dbb0 <__ascii_wctomb+0x18>
 800db9e:	2aff      	cmp	r2, #255	@ 0xff
 800dba0:	d904      	bls.n	800dbac <__ascii_wctomb+0x14>
 800dba2:	228a      	movs	r2, #138	@ 0x8a
 800dba4:	601a      	str	r2, [r3, #0]
 800dba6:	f04f 30ff 	mov.w	r0, #4294967295
 800dbaa:	4770      	bx	lr
 800dbac:	700a      	strb	r2, [r1, #0]
 800dbae:	2001      	movs	r0, #1
 800dbb0:	4770      	bx	lr
	...

0800dbb4 <fiprintf>:
 800dbb4:	b40e      	push	{r1, r2, r3}
 800dbb6:	b503      	push	{r0, r1, lr}
 800dbb8:	4601      	mov	r1, r0
 800dbba:	ab03      	add	r3, sp, #12
 800dbbc:	4805      	ldr	r0, [pc, #20]	@ (800dbd4 <fiprintf+0x20>)
 800dbbe:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbc2:	6800      	ldr	r0, [r0, #0]
 800dbc4:	9301      	str	r3, [sp, #4]
 800dbc6:	f7ff fd3d 	bl	800d644 <_vfiprintf_r>
 800dbca:	b002      	add	sp, #8
 800dbcc:	f85d eb04 	ldr.w	lr, [sp], #4
 800dbd0:	b003      	add	sp, #12
 800dbd2:	4770      	bx	lr
 800dbd4:	2000003c 	.word	0x2000003c

0800dbd8 <__swhatbuf_r>:
 800dbd8:	b570      	push	{r4, r5, r6, lr}
 800dbda:	460c      	mov	r4, r1
 800dbdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dbe0:	2900      	cmp	r1, #0
 800dbe2:	b096      	sub	sp, #88	@ 0x58
 800dbe4:	4615      	mov	r5, r2
 800dbe6:	461e      	mov	r6, r3
 800dbe8:	da0d      	bge.n	800dc06 <__swhatbuf_r+0x2e>
 800dbea:	89a3      	ldrh	r3, [r4, #12]
 800dbec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dbf0:	f04f 0100 	mov.w	r1, #0
 800dbf4:	bf14      	ite	ne
 800dbf6:	2340      	movne	r3, #64	@ 0x40
 800dbf8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dbfc:	2000      	movs	r0, #0
 800dbfe:	6031      	str	r1, [r6, #0]
 800dc00:	602b      	str	r3, [r5, #0]
 800dc02:	b016      	add	sp, #88	@ 0x58
 800dc04:	bd70      	pop	{r4, r5, r6, pc}
 800dc06:	466a      	mov	r2, sp
 800dc08:	f000 f848 	bl	800dc9c <_fstat_r>
 800dc0c:	2800      	cmp	r0, #0
 800dc0e:	dbec      	blt.n	800dbea <__swhatbuf_r+0x12>
 800dc10:	9901      	ldr	r1, [sp, #4]
 800dc12:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dc16:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dc1a:	4259      	negs	r1, r3
 800dc1c:	4159      	adcs	r1, r3
 800dc1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dc22:	e7eb      	b.n	800dbfc <__swhatbuf_r+0x24>

0800dc24 <__smakebuf_r>:
 800dc24:	898b      	ldrh	r3, [r1, #12]
 800dc26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dc28:	079d      	lsls	r5, r3, #30
 800dc2a:	4606      	mov	r6, r0
 800dc2c:	460c      	mov	r4, r1
 800dc2e:	d507      	bpl.n	800dc40 <__smakebuf_r+0x1c>
 800dc30:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dc34:	6023      	str	r3, [r4, #0]
 800dc36:	6123      	str	r3, [r4, #16]
 800dc38:	2301      	movs	r3, #1
 800dc3a:	6163      	str	r3, [r4, #20]
 800dc3c:	b003      	add	sp, #12
 800dc3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc40:	ab01      	add	r3, sp, #4
 800dc42:	466a      	mov	r2, sp
 800dc44:	f7ff ffc8 	bl	800dbd8 <__swhatbuf_r>
 800dc48:	9f00      	ldr	r7, [sp, #0]
 800dc4a:	4605      	mov	r5, r0
 800dc4c:	4639      	mov	r1, r7
 800dc4e:	4630      	mov	r0, r6
 800dc50:	f7fd fc28 	bl	800b4a4 <_malloc_r>
 800dc54:	b948      	cbnz	r0, 800dc6a <__smakebuf_r+0x46>
 800dc56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc5a:	059a      	lsls	r2, r3, #22
 800dc5c:	d4ee      	bmi.n	800dc3c <__smakebuf_r+0x18>
 800dc5e:	f023 0303 	bic.w	r3, r3, #3
 800dc62:	f043 0302 	orr.w	r3, r3, #2
 800dc66:	81a3      	strh	r3, [r4, #12]
 800dc68:	e7e2      	b.n	800dc30 <__smakebuf_r+0xc>
 800dc6a:	89a3      	ldrh	r3, [r4, #12]
 800dc6c:	6020      	str	r0, [r4, #0]
 800dc6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc72:	81a3      	strh	r3, [r4, #12]
 800dc74:	9b01      	ldr	r3, [sp, #4]
 800dc76:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dc7a:	b15b      	cbz	r3, 800dc94 <__smakebuf_r+0x70>
 800dc7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dc80:	4630      	mov	r0, r6
 800dc82:	f000 f81d 	bl	800dcc0 <_isatty_r>
 800dc86:	b128      	cbz	r0, 800dc94 <__smakebuf_r+0x70>
 800dc88:	89a3      	ldrh	r3, [r4, #12]
 800dc8a:	f023 0303 	bic.w	r3, r3, #3
 800dc8e:	f043 0301 	orr.w	r3, r3, #1
 800dc92:	81a3      	strh	r3, [r4, #12]
 800dc94:	89a3      	ldrh	r3, [r4, #12]
 800dc96:	431d      	orrs	r5, r3
 800dc98:	81a5      	strh	r5, [r4, #12]
 800dc9a:	e7cf      	b.n	800dc3c <__smakebuf_r+0x18>

0800dc9c <_fstat_r>:
 800dc9c:	b538      	push	{r3, r4, r5, lr}
 800dc9e:	4d07      	ldr	r5, [pc, #28]	@ (800dcbc <_fstat_r+0x20>)
 800dca0:	2300      	movs	r3, #0
 800dca2:	4604      	mov	r4, r0
 800dca4:	4608      	mov	r0, r1
 800dca6:	4611      	mov	r1, r2
 800dca8:	602b      	str	r3, [r5, #0]
 800dcaa:	f7f4 fa27 	bl	80020fc <_fstat>
 800dcae:	1c43      	adds	r3, r0, #1
 800dcb0:	d102      	bne.n	800dcb8 <_fstat_r+0x1c>
 800dcb2:	682b      	ldr	r3, [r5, #0]
 800dcb4:	b103      	cbz	r3, 800dcb8 <_fstat_r+0x1c>
 800dcb6:	6023      	str	r3, [r4, #0]
 800dcb8:	bd38      	pop	{r3, r4, r5, pc}
 800dcba:	bf00      	nop
 800dcbc:	20000dc8 	.word	0x20000dc8

0800dcc0 <_isatty_r>:
 800dcc0:	b538      	push	{r3, r4, r5, lr}
 800dcc2:	4d06      	ldr	r5, [pc, #24]	@ (800dcdc <_isatty_r+0x1c>)
 800dcc4:	2300      	movs	r3, #0
 800dcc6:	4604      	mov	r4, r0
 800dcc8:	4608      	mov	r0, r1
 800dcca:	602b      	str	r3, [r5, #0]
 800dccc:	f7f4 fa26 	bl	800211c <_isatty>
 800dcd0:	1c43      	adds	r3, r0, #1
 800dcd2:	d102      	bne.n	800dcda <_isatty_r+0x1a>
 800dcd4:	682b      	ldr	r3, [r5, #0]
 800dcd6:	b103      	cbz	r3, 800dcda <_isatty_r+0x1a>
 800dcd8:	6023      	str	r3, [r4, #0]
 800dcda:	bd38      	pop	{r3, r4, r5, pc}
 800dcdc:	20000dc8 	.word	0x20000dc8

0800dce0 <abort>:
 800dce0:	b508      	push	{r3, lr}
 800dce2:	2006      	movs	r0, #6
 800dce4:	f000 f82c 	bl	800dd40 <raise>
 800dce8:	2001      	movs	r0, #1
 800dcea:	f7f4 f9d3 	bl	8002094 <_exit>

0800dcee <_raise_r>:
 800dcee:	291f      	cmp	r1, #31
 800dcf0:	b538      	push	{r3, r4, r5, lr}
 800dcf2:	4605      	mov	r5, r0
 800dcf4:	460c      	mov	r4, r1
 800dcf6:	d904      	bls.n	800dd02 <_raise_r+0x14>
 800dcf8:	2316      	movs	r3, #22
 800dcfa:	6003      	str	r3, [r0, #0]
 800dcfc:	f04f 30ff 	mov.w	r0, #4294967295
 800dd00:	bd38      	pop	{r3, r4, r5, pc}
 800dd02:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dd04:	b112      	cbz	r2, 800dd0c <_raise_r+0x1e>
 800dd06:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dd0a:	b94b      	cbnz	r3, 800dd20 <_raise_r+0x32>
 800dd0c:	4628      	mov	r0, r5
 800dd0e:	f000 f831 	bl	800dd74 <_getpid_r>
 800dd12:	4622      	mov	r2, r4
 800dd14:	4601      	mov	r1, r0
 800dd16:	4628      	mov	r0, r5
 800dd18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dd1c:	f000 b818 	b.w	800dd50 <_kill_r>
 800dd20:	2b01      	cmp	r3, #1
 800dd22:	d00a      	beq.n	800dd3a <_raise_r+0x4c>
 800dd24:	1c59      	adds	r1, r3, #1
 800dd26:	d103      	bne.n	800dd30 <_raise_r+0x42>
 800dd28:	2316      	movs	r3, #22
 800dd2a:	6003      	str	r3, [r0, #0]
 800dd2c:	2001      	movs	r0, #1
 800dd2e:	e7e7      	b.n	800dd00 <_raise_r+0x12>
 800dd30:	2100      	movs	r1, #0
 800dd32:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dd36:	4620      	mov	r0, r4
 800dd38:	4798      	blx	r3
 800dd3a:	2000      	movs	r0, #0
 800dd3c:	e7e0      	b.n	800dd00 <_raise_r+0x12>
	...

0800dd40 <raise>:
 800dd40:	4b02      	ldr	r3, [pc, #8]	@ (800dd4c <raise+0xc>)
 800dd42:	4601      	mov	r1, r0
 800dd44:	6818      	ldr	r0, [r3, #0]
 800dd46:	f7ff bfd2 	b.w	800dcee <_raise_r>
 800dd4a:	bf00      	nop
 800dd4c:	2000003c 	.word	0x2000003c

0800dd50 <_kill_r>:
 800dd50:	b538      	push	{r3, r4, r5, lr}
 800dd52:	4d07      	ldr	r5, [pc, #28]	@ (800dd70 <_kill_r+0x20>)
 800dd54:	2300      	movs	r3, #0
 800dd56:	4604      	mov	r4, r0
 800dd58:	4608      	mov	r0, r1
 800dd5a:	4611      	mov	r1, r2
 800dd5c:	602b      	str	r3, [r5, #0]
 800dd5e:	f7f4 f989 	bl	8002074 <_kill>
 800dd62:	1c43      	adds	r3, r0, #1
 800dd64:	d102      	bne.n	800dd6c <_kill_r+0x1c>
 800dd66:	682b      	ldr	r3, [r5, #0]
 800dd68:	b103      	cbz	r3, 800dd6c <_kill_r+0x1c>
 800dd6a:	6023      	str	r3, [r4, #0]
 800dd6c:	bd38      	pop	{r3, r4, r5, pc}
 800dd6e:	bf00      	nop
 800dd70:	20000dc8 	.word	0x20000dc8

0800dd74 <_getpid_r>:
 800dd74:	f7f4 b976 	b.w	8002064 <_getpid>

0800dd78 <_init>:
 800dd78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd7a:	bf00      	nop
 800dd7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd7e:	bc08      	pop	{r3}
 800dd80:	469e      	mov	lr, r3
 800dd82:	4770      	bx	lr

0800dd84 <_fini>:
 800dd84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd86:	bf00      	nop
 800dd88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd8a:	bc08      	pop	{r3}
 800dd8c:	469e      	mov	lr, r3
 800dd8e:	4770      	bx	lr
