# ğŸ”¢ Digital Logic Design Project: Modulus-8 Counter

This project implements a **Mod-8 Counter** using J-K Flip-Flops. It cycles through 8 states (0â€“7) in binary and decimal, demonstrating core principles of sequential logic design.

---

## ğŸ“š Overview

- **Technology**: J-K Flip-Flops
- **States**: 000 to 111 (binary), 0 to 7 (decimal)
- **Concepts Covered**:
  - State Transition Diagram
  - Timing Diagram (Positive Edge Triggered)
  - Clock Pulse Table
  - JK Flip-Flop Truth Table & Excitation Table
  - Karnaugh Maps (K-Maps)
  - State Table

---

## ğŸ› ï¸ Implementation Summary

- **Flip-Flops Used**: 3 (since 2Â³ = 8)
- **Reset Behavior**: After state 7, counter resets to 0
- **Freeze Logic**: Applying logic â€œ0â€ to the first flip-flop freezes the counter

---

## ğŸ“ Files Included

- `Mod-8 Counter Document.docx` â€“ Full project report
- `Excel Tables.xlsx` â€“ Supporting tables and calculations
- `Modulus 8 Counter.cv` â€“ Circuit or simulation file 

---

## ğŸ‘¨â€ğŸ’» Contributors

- Ammar Mohamed Ali  
- Mohamed NegmEldin  
- Seif Ahmed Hussien  
- Mahmoud Ashraf Mahmoud

---

## ğŸ“Œ How to Use

If you have simulation software:
1. Open the `.cv` file in your circuit simulator
2. Run clock pulses and observe binary/decimal transitions

Otherwise, explore the report and tables to understand the logic flow.
