
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -6.22

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.29

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.29

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.30    0.30 v uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         uart_tx_inst.prescale_reg[0] (net)
                  0.05    0.00    0.30 v _736_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.07    0.09    0.40 ^ _736_/Y (sky130_fd_sc_hd__nor2_1)
                                         _060_ (net)
                  0.07    0.00    0.40 ^ uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: uart_tx_inst.prescale_reg[17]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_tx_inst.data_reg[8]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ uart_tx_inst.prescale_reg[17]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.06    0.31    0.31 v uart_tx_inst.prescale_reg[17]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         uart_tx_inst.prescale_reg[17] (net)
                  0.06    0.00    0.31 v _460_/A (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.45    0.44    0.75 ^ _460_/Y (sky130_fd_sc_hd__nor4_1)
                                         _108_ (net)
                  0.45    0.00    0.75 ^ _463_/B (sky130_fd_sc_hd__nand4b_1)
     4    0.01    0.19    0.24    0.99 v _463_/Y (sky130_fd_sc_hd__nand4b_1)
                                         _111_ (net)
                  0.19    0.00    0.99 v _464_/B (sky130_fd_sc_hd__nor2_1)
     4    0.01    0.25    0.26    1.25 ^ _464_/Y (sky130_fd_sc_hd__nor2_1)
                                         _112_ (net)
                  0.25    0.00    1.25 ^ _465_/A (sky130_fd_sc_hd__clkbuf_1)
    10    0.04    0.44    0.39    1.64 ^ _465_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _113_ (net)
                  0.44    0.00    1.64 ^ _466_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.11    0.15    1.78 v _466_/Y (sky130_fd_sc_hd__nand2_1)
                                         _114_ (net)
                  0.11    0.00    1.79 v _469_/B (sky130_fd_sc_hd__nor3_2)
     9    0.04    0.73    0.62    2.41 ^ _469_/Y (sky130_fd_sc_hd__nor3_2)
                                         _000_ (net)
                  0.73    0.00    2.41 ^ uart_tx_inst.data_reg[8]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.41   data arrival time

                  0.00    2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock network delay (ideal)
                          0.00    2.50   clock reconvergence pessimism
                                  2.50 ^ uart_tx_inst.data_reg[8]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.38    2.12   library setup time
                                  2.12   data required time
-----------------------------------------------------------------------------
                                  2.12   data required time
                                 -2.41   data arrival time
-----------------------------------------------------------------------------
                                 -0.29   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: uart_tx_inst.prescale_reg[17]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_tx_inst.data_reg[8]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ uart_tx_inst.prescale_reg[17]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.06    0.31    0.31 v uart_tx_inst.prescale_reg[17]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         uart_tx_inst.prescale_reg[17] (net)
                  0.06    0.00    0.31 v _460_/A (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.45    0.44    0.75 ^ _460_/Y (sky130_fd_sc_hd__nor4_1)
                                         _108_ (net)
                  0.45    0.00    0.75 ^ _463_/B (sky130_fd_sc_hd__nand4b_1)
     4    0.01    0.19    0.24    0.99 v _463_/Y (sky130_fd_sc_hd__nand4b_1)
                                         _111_ (net)
                  0.19    0.00    0.99 v _464_/B (sky130_fd_sc_hd__nor2_1)
     4    0.01    0.25    0.26    1.25 ^ _464_/Y (sky130_fd_sc_hd__nor2_1)
                                         _112_ (net)
                  0.25    0.00    1.25 ^ _465_/A (sky130_fd_sc_hd__clkbuf_1)
    10    0.04    0.44    0.39    1.64 ^ _465_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _113_ (net)
                  0.44    0.00    1.64 ^ _466_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.11    0.15    1.78 v _466_/Y (sky130_fd_sc_hd__nand2_1)
                                         _114_ (net)
                  0.11    0.00    1.79 v _469_/B (sky130_fd_sc_hd__nor3_2)
     9    0.04    0.73    0.62    2.41 ^ _469_/Y (sky130_fd_sc_hd__nor3_2)
                                         _000_ (net)
                  0.73    0.00    2.41 ^ uart_tx_inst.data_reg[8]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.41   data arrival time

                  0.00    2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock network delay (ideal)
                          0.00    2.50   clock reconvergence pessimism
                                  2.50 ^ uart_tx_inst.data_reg[8]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.38    2.12   library setup time
                                  2.12   data required time
-----------------------------------------------------------------------------
                                  2.12   data required time
                                 -2.41   data arrival time
-----------------------------------------------------------------------------
                                 -0.29   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.78e-03   3.16e-04   6.61e-10   2.10e-03  40.5%
Combinational          1.35e-03   1.72e-03   8.72e-10   3.07e-03  59.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.13e-03   2.04e-03   1.53e-09   5.17e-03 100.0%
                          60.6%      39.4%       0.0%
