Drill report for panel_2_1.kicad_pcb
Created on Sat May 27 08:42:39 2023

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'panel_2_1.drl' contains
    plated through holes:
    =============================================================
    T1  0.200mm  0.0079"  (52 holes)
    T2  0.500mm  0.0197"  (18 holes)
    T3  0.650mm  0.0256"  (12 holes)

    Total plated holes count 82


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T4  1.152mm  0.0454"  (3 holes)

    Total unplated holes count 3
