

================================================================
== Vivado HLS Report for 'd_conv'
================================================================
* Date:           Mon Dec 21 15:44:29 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        d_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.446|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%ref_q_V_read = call i8 @_ssdm_op_Read.ap_vld.i8(i8 %ref_q_V)" [../sources/d_conv.cpp:10]   --->   Operation 8 'read' 'ref_q_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%ref_i_V_read = call i8 @_ssdm_op_Read.ap_vld.i8(i8 %ref_i_V)" [../sources/d_conv.cpp:10]   --->   Operation 9 'read' 'ref_i_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%x_V_read = call i8 @_ssdm_op_Read.ap_vld.i8(i8 %x_V)" [../sources/d_conv.cpp:10]   --->   Operation 10 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 11 [1/2] (0.00ns)   --->   "%ref_q_V_read = call i8 @_ssdm_op_Read.ap_vld.i8(i8 %ref_q_V)" [../sources/d_conv.cpp:10]   --->   Operation 11 'read' 'ref_q_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%ref_i_V_read = call i8 @_ssdm_op_Read.ap_vld.i8(i8 %ref_i_V)" [../sources/d_conv.cpp:10]   --->   Operation 12 'read' 'ref_i_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%x_V_read = call i8 @_ssdm_op_Read.ap_vld.i8(i8 %x_V)" [../sources/d_conv.cpp:10]   --->   Operation 13 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (3.61ns)   --->   "%call_ret = call fastcc { i16, i16 } @iq_mult(i8 %x_V_read, i8 %ref_i_V_read, i8 %ref_q_V_read)" [../sources/d_conv.cpp:22]   --->   Operation 14 'call' 'call_ret' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%x_i_V = extractvalue { i16, i16 } %call_ret, 0" [../sources/d_conv.cpp:22]   --->   Operation 15 'extractvalue' 'x_i_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%x_q_V = extractvalue { i16, i16 } %call_ret, 1" [../sources/d_conv.cpp:22]   --->   Operation 16 'extractvalue' 'x_q_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 5.55>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%extLd_loc_channel = call fastcc i16 @Block__proc(i16 %x_i_V)" [../sources/d_conv.cpp:22]   --->   Operation 17 'call' 'extLd_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 18 [4/4] (5.55ns)   --->   "call void @fir_filter_a(i16 %extLd_loc_channel, i32* %y_i_V)" [../sources/d_conv.cpp:23]   --->   Operation 18 'call' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%extLd4_loc_channel = call fastcc i16 @Block__proc33(i16 %x_q_V)" [../sources/d_conv.cpp:22]   --->   Operation 19 'call' 'extLd4_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 20 [4/4] (5.55ns)   --->   "call void @fir_filter_b(i16 %extLd4_loc_channel, i32* %y_q_V)" [../sources/d_conv.cpp:24]   --->   Operation 20 'call' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.44>
ST_4 : Operation 21 [3/4] (7.44ns)   --->   "call void @fir_filter_a(i16 %extLd_loc_channel, i32* %y_i_V)" [../sources/d_conv.cpp:23]   --->   Operation 21 'call' <Predicate = true> <Delay = 7.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 22 [3/4] (7.44ns)   --->   "call void @fir_filter_b(i16 %extLd4_loc_channel, i32* %y_q_V)" [../sources/d_conv.cpp:24]   --->   Operation 22 'call' <Predicate = true> <Delay = 7.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.44>
ST_5 : Operation 23 [2/4] (7.44ns)   --->   "call void @fir_filter_a(i16 %extLd_loc_channel, i32* %y_i_V)" [../sources/d_conv.cpp:23]   --->   Operation 23 'call' <Predicate = true> <Delay = 7.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 24 [2/4] (7.44ns)   --->   "call void @fir_filter_b(i16 %extLd4_loc_channel, i32* %y_q_V)" [../sources/d_conv.cpp:24]   --->   Operation 24 'call' <Predicate = true> <Delay = 7.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.58>
ST_6 : Operation 25 [1/4] (3.58ns)   --->   "call void @fir_filter_a(i16 %extLd_loc_channel, i32* %y_i_V)" [../sources/d_conv.cpp:23]   --->   Operation 25 'call' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 26 [1/4] (3.58ns)   --->   "call void @fir_filter_b(i16 %extLd4_loc_channel, i32* %y_q_V)" [../sources/d_conv.cpp:24]   --->   Operation 26 'call' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [../sources/d_conv.cpp:18]   --->   Operation 27 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %x_V), !map !56"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %ref_i_V), !map !62"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %ref_q_V), !map !66"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y_i_V), !map !70"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y_q_V), !map !74"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @d_conv_str) nounwind"   --->   Operation 33 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %y_q_V, [7 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../sources/d_conv.cpp:12]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %y_i_V, [7 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../sources/d_conv.cpp:13]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %ref_q_V, [7 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../sources/d_conv.cpp:14]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %ref_i_V, [7 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../sources/d_conv.cpp:15]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %x_V, [7 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../sources/d_conv.cpp:16]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../sources/d_conv.cpp:17]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [../sources/d_conv.cpp:27]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 3.61ns
The critical path consists of the following:
	register read on port 'ref_q_V' (../sources/d_conv.cpp:10) [81]  (0 ns)
	'call' operation ('call_ret', ../sources/d_conv.cpp:22) to 'iq_mult' [84]  (3.61 ns)

 <State 3>: 5.55ns
The critical path consists of the following:
	'call' operation ('extLd_loc_channel', ../sources/d_conv.cpp:22) to 'Block__proc' [87]  (0 ns)
	'call' operation ('call_ln23', ../sources/d_conv.cpp:23) to 'fir_filter_a' [88]  (5.55 ns)

 <State 4>: 7.45ns
The critical path consists of the following:
	'call' operation ('call_ln23', ../sources/d_conv.cpp:23) to 'fir_filter_a' [88]  (7.45 ns)

 <State 5>: 7.45ns
The critical path consists of the following:
	'call' operation ('call_ln23', ../sources/d_conv.cpp:23) to 'fir_filter_a' [88]  (7.45 ns)

 <State 6>: 3.59ns
The critical path consists of the following:
	'call' operation ('call_ln23', ../sources/d_conv.cpp:23) to 'fir_filter_a' [88]  (3.59 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
