<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Bitgen">
        <Message>
            <ID>1083781</ID>
            <Severity>Warning</Severity>
            <Dynamic>MachXO3L</Dynamic>
        </Message>
    </Task>
    <Task name="MapVerilogSimFile">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIN_RESETN_c</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>61061042</ID>
            <Severity>Warning</Severity>
            <Dynamic>MachXO3L</Dynamic>
        </Message>
        <Message>
            <ID>61061045</ID>
            <Severity>Warning</Severity>
        </Message>
        <Message>
            <ID>61061008</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIN_RESETN_c</Dynamic>
            <Dynamic>Secondary</Dynamic>
            <Dynamic>PIN_RESETN</Dynamic>
            <Dynamic>B3</Dynamic>
            <Dynamic>Secondary</Dynamic>
        </Message>
    </Task>
    <Task name="Jedecgen">
        <Message>
            <ID>1083781</ID>
            <Severity>Warning</Severity>
            <Dynamic>MachXO3L</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLEANUP</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RX_STOP_BIT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RX_DATA_BITS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RX_START_BIT</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\Duncan\git\ForthCPU\devBoard\source\devBoard.v&quot;:84:1:84:2|Latch generated from always block for signal DIN[15:0]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\devBoard\source\devBoard.v</Navigation>
            <Navigation>84</Navigation>
            <Navigation>1</Navigation>
            <Navigation>84</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Latch generated from always block for signal DIN[15:0]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\Duncan\git\ForthCPU\devBoard\source\devBoard.v&quot;:84:1:84:2|Latch generated from always block for signal DIN_GPIO[7:0]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\devBoard\source\devBoard.v</Navigation>
            <Navigation>84</Navigation>
            <Navigation>1</Navigation>
            <Navigation>84</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Latch generated from always block for signal DIN_GPIO[7:0]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v&quot;:27:9:27:17|Removing wire scuba_vhi, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v</Navigation>
            <Navigation>27</Navigation>
            <Navigation>9</Navigation>
            <Navigation>27</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing wire scuba_vhi, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:43:13:43:21|Removing wire CC_APPLYX, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>43</Navigation>
            <Navigation>13</Navigation>
            <Navigation>43</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing wire CC_APPLYX, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:44:13:44:22|Removing wire CC_INVERTX, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>13</Navigation>
            <Navigation>44</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Removing wire CC_INVERTX, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:45:12:45:21|Removing wire CC_SELECTX, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>45</Navigation>
            <Navigation>12</Navigation>
            <Navigation>45</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing wire CC_SELECTX, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:51:12:51:18|Removing wire LDSINCF, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>51</Navigation>
            <Navigation>12</Navigation>
            <Navigation>51</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Removing wire LDSINCF, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:93:12:93:23|Removing wire LDS_PC_BASEX, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>93</Navigation>
            <Navigation>12</Navigation>
            <Navigation>93</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Removing wire LDS_PC_BASEX, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS101 :&quot;C:\Users\Duncan\git\ForthCPU\UART\source\UART.v&quot;:94:48:94:53|Index 16 is out of range for variable STATUS</Dynamic>
            <Navigation>CS101</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\UART\source\UART.v</Navigation>
            <Navigation>94</Navigation>
            <Navigation>48</Navigation>
            <Navigation>94</Navigation>
            <Navigation>53</Navigation>
            <Navigation>Index 16 is out of range for variable STATUS</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v&quot;:60:0:60:5|All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v</Navigation>
            <Navigation>60</Navigation>
            <Navigation>0</Navigation>
            <Navigation>60</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v&quot;:298:0:298:5|Sharing sequential element REGB_EN and merging REGA_EN. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v</Navigation>
            <Navigation>298</Navigation>
            <Navigation>0</Navigation>
            <Navigation>298</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sharing sequential element REGB_EN and merging REGA_EN. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\duncan\git\forthcpu\uart\source\uart.v&quot;:97:0:97:5|Removing sequential instance mcuResourcesInst.UARTInst.DATA_AVAILABLE_R because it is equivalent to instance mcuResourcesInst.UARTInst.RXI_R. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\uart\source\uart.v</Navigation>
            <Navigation>97</Navigation>
            <Navigation>0</Navigation>
            <Navigation>97</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing sequential instance mcuResourcesInst.UARTInst.DATA_AVAILABLE_R because it is equivalent to instance mcuResourcesInst.UARTInst.RXI_R. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\duncan\git\forthcpu\devboard\source\devboard.v&quot;:111:0:111:5|Found inferred clock mcu|PIN_CLK_X1 which controls 304 sequential elements including boardInst.BPIN_LED[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\devboard\source\devboard.v</Navigation>
            <Navigation>111</Navigation>
            <Navigation>0</Navigation>
            <Navigation>111</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock mcu|PIN_CLK_X1 which controls 304 sequential elements including boardInst.BPIN_LED[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\duncan\git\forthcpu\devboard\source\devboard.v&quot;:84:1:84:2|Found inferred clock mcu|PIN_RESETN which controls 24 sequential elements including boardInst.DIN_GPIO[7]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\devboard\source\devboard.v</Navigation>
            <Navigation>84</Navigation>
            <Navigation>1</Navigation>
            <Navigation>84</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Found inferred clock mcu|PIN_RESETN which controls 24 sequential elements including boardInst.DIN_GPIO[7]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v&quot;:174:0:174:5|Removing sequential instance coreInst.interruptStateMachineInst.PC_LD_INT1 because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v</Navigation>
            <Navigation>174</Navigation>
            <Navigation>0</Navigation>
            <Navigation>174</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing sequential instance coreInst.interruptStateMachineInst.PC_LD_INT1 because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\duncan\git\forthcpu\alub\source\alu.v&quot;:34:3:34:6|ROM arithmetic (in view: work.alu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\alub\source\alu.v</Navigation>
            <Navigation>34</Navigation>
            <Navigation>3</Navigation>
            <Navigation>34</Navigation>
            <Navigation>6</Navigation>
            <Navigation>ROM arithmetic (in view: work.alu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v&quot;:174:0:174:5|Removing instance coreInst.interruptStateMachineInst.PC_NEXTX[2] because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v</Navigation>
            <Navigation>174</Navigation>
            <Navigation>0</Navigation>
            <Navigation>174</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance coreInst.interruptStateMachineInst.PC_NEXTX[2] because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock mcu|PIN_CLK_X1 with period 10.00ns. Please declare a user-defined clock on port PIN_CLK_X1.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock mcu|PIN_CLK_X1 with period 10.00ns. Please declare a user-defined clock on port PIN_CLK_X1.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock mcu|PIN_RESETN with period 10.00ns. Please declare a user-defined clock on port PIN_RESETN.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock mcu|PIN_RESETN with period 10.00ns. Please declare a user-defined clock on port PIN_RESETN.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>