{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1412839267625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412839267626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 09 02:21:07 2014 " "Processing started: Thu Oct 09 02:21:07 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412839267626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1412839267626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ExternalRam -c DE2_115_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off ExternalRam -c DE2_115_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1412839267626 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1412839268363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_7segment-behavioral " "Found design unit 1: Display_7segment-behavioral" {  } { { "Display_7segment.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/Display_7segment.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412839269549 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_7segment " "Found entity 1: Display_7segment" {  } { { "Display_7segment.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/Display_7segment.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412839269549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412839269549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce-Behavioral " "Found design unit 1: Debounce-Behavioral" {  } { { "Debounce.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/Debounce.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412839269553 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/Debounce.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412839269553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412839269553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_8-behavioral " "Found design unit 1: Reg_8-behavioral" {  } { { "Reg_8.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/Reg_8.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412839269558 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_8 " "Found entity 1: Reg_8" {  } { { "Reg_8.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/Reg_8.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412839269558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412839269558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_115_TOP-structural " "Found design unit 1: DE2_115_TOP-structural" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412839269564 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_TOP " "Found entity 1: DE2_115_TOP" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412839269564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412839269564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_5-behavioral " "Found design unit 1: Reg_5-behavioral" {  } { { "Reg_5.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/Reg_5.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412839269568 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_5 " "Found entity 1: Reg_5" {  } { { "Reg_5.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/Reg_5.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412839269568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412839269568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_1-behavioral " "Found design unit 1: Reg_1-behavioral" {  } { { "Reg_1.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/Reg_1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412839269573 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_1 " "Found entity 1: Reg_1" {  } { { "Reg_1.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/Reg_1.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412839269573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412839269573 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_TOP " "Elaborating entity \"DE2_115_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1412839269651 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG DE2_115_TOP.vhd(36) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(36): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1412839269655 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR DE2_115_TOP.vhd(37) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(37): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1412839269656 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "address_register DE2_115_TOP.vhd(97) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(97): used implicit default value for signal \"address_register\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1412839269657 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wen_register DE2_115_TOP.vhd(100) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(100): used implicit default value for signal \"wen_register\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1412839269657 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bcd_in4 DE2_115_TOP.vhd(101) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(101): used implicit default value for signal \"bcd_in4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1412839269658 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bcd_in5 DE2_115_TOP.vhd(101) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(101): used implicit default value for signal \"bcd_in5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1412839269658 "|DE2_115_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:B0 " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:B0\"" {  } { { "DE2_115_TOP.vhd" "B0" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412839269691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_7segment Display_7segment:SSD0 " "Elaborating entity \"Display_7segment\" for hierarchy \"Display_7segment:SSD0\"" {  } { { "DE2_115_TOP.vhd" "SSD0" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412839269698 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[0\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[0\]\" and its non-tri-state driver." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1412839270818 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[1\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[1\]\" and its non-tri-state driver." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1412839270818 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[2\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[2\]\" and its non-tri-state driver." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1412839270818 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[3\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[3\]\" and its non-tri-state driver." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1412839270818 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[4\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[4\]\" and its non-tri-state driver." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1412839270818 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[5\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[5\]\" and its non-tri-state driver." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1412839270818 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[6\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[6\]\" and its non-tri-state driver." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1412839270818 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[7\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[7\]\" and its non-tri-state driver." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1412839270818 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1412839270818 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[8\] GND pin " "The pin \"SRAM_DQ\[8\]\" is fed by GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1412839270819 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[9\] GND pin " "The pin \"SRAM_DQ\[9\]\" is fed by GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1412839270819 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[10\] GND pin " "The pin \"SRAM_DQ\[10\]\" is fed by GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1412839270819 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[11\] GND pin " "The pin \"SRAM_DQ\[11\]\" is fed by GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1412839270819 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[12\] GND pin " "The pin \"SRAM_DQ\[12\]\" is fed by GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1412839270819 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[13\] GND pin " "The pin \"SRAM_DQ\[13\]\" is fed by GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1412839270819 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[14\] GND pin " "The pin \"SRAM_DQ\[14\]\" is fed by GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1412839270819 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[15\] GND pin " "The pin \"SRAM_DQ\[15\]\" is fed by GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1412839270819 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1412839270819 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[0\]\" is moved to its source" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1412839270827 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[1\]\" is moved to its source" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1412839270827 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[2\]\" is moved to its source" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1412839270827 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[3\]\" is moved to its source" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1412839270827 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[4\]\" is moved to its source" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1412839270827 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[5\]\" is moved to its source" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1412839270827 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[6\]\" is moved to its source" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1412839270827 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[7\]\" is moved to its source" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1412839270827 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1412839270827 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[0\]~synth " "Node \"SRAM_DQ\[0\]~synth\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412839270888 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[1\]~synth " "Node \"SRAM_DQ\[1\]~synth\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412839270888 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[2\]~synth " "Node \"SRAM_DQ\[2\]~synth\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412839270888 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[3\]~synth " "Node \"SRAM_DQ\[3\]~synth\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412839270888 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[4\]~synth " "Node \"SRAM_DQ\[4\]~synth\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412839270888 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[5\]~synth " "Node \"SRAM_DQ\[5\]~synth\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412839270888 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[6\]~synth " "Node \"SRAM_DQ\[6\]~synth\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412839270888 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[7\]~synth " "Node \"SRAM_DQ\[7\]~synth\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 139 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412839270888 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1412839270888 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412839270891 "|DE2_115_TOP|SRAM_UB_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1412839270891 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1412839271159 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1412839271995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412839271995 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412839272094 "|DE2_115_TOP|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412839272094 "|DE2_115_TOP|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412839272094 "|DE2_115_TOP|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412839272094 "|DE2_115_TOP|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412839272094 "|DE2_115_TOP|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412839272094 "|DE2_115_TOP|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412839272094 "|DE2_115_TOP|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1412839272094 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "272 " "Implemented 272 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1412839272096 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1412839272096 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1412839272096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Implemented 125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1412839272096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1412839272096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412839272144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 09 02:21:12 2014 " "Processing ended: Thu Oct 09 02:21:12 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412839272144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412839272144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412839272144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1412839272144 ""}
