
*** Running vivado
    with args -log clk_demical_counter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_demical_counter.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source clk_demical_counter.tcl -notrace
Command: synth_design -top clk_demical_counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20304
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1015.641 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clk_demical_counter' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise4/three_digit decimal counter/three_digi decimal counter.srcs/sources_1/new/clk_demical_counter.vhd:48]
INFO: [Synth 8-3491] module 'frequency_divider' declared at 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise4/three_digit decimal counter/three_digi decimal counter.srcs/sources_1/new/frequency_divider.vhd:35' bound to instance 'HA1' of component 'frequency_divider' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise4/three_digit decimal counter/three_digi decimal counter.srcs/sources_1/new/clk_demical_counter.vhd:70]
INFO: [Synth 8-638] synthesizing module 'frequency_divider' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise4/three_digit decimal counter/three_digi decimal counter.srcs/sources_1/new/frequency_divider.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'frequency_divider' (1#1) [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise4/three_digit decimal counter/three_digi decimal counter.srcs/sources_1/new/frequency_divider.vhd:42]
INFO: [Synth 8-3491] module 'counter_new' declared at 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise4/three_digit decimal counter/three_digi decimal counter.srcs/sources_1/new/counter_new.vhd:36' bound to instance 'HA2' of component 'counter_new' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise4/three_digit decimal counter/three_digi decimal counter.srcs/sources_1/new/clk_demical_counter.vhd:71]
INFO: [Synth 8-638] synthesizing module 'counter_new' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise4/three_digit decimal counter/three_digi decimal counter.srcs/sources_1/new/counter_new.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'counter_new' (2#1) [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise4/three_digit decimal counter/three_digi decimal counter.srcs/sources_1/new/counter_new.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'clk_demical_counter' (3#1) [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise4/three_digit decimal counter/three_digi decimal counter.srcs/sources_1/new/clk_demical_counter.vhd:48]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.641 ; gain = 0.000
---------------------------------------------------------------------------------
TclStackFree: incorrect freePtr. Call out of sequence?
