// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_Context_layer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        v54_0_address0,
        v54_0_ce0,
        v54_0_q0,
        v54_1_address0,
        v54_1_ce0,
        v54_1_q0,
        v54_2_address0,
        v54_2_ce0,
        v54_2_q0,
        v54_3_address0,
        v54_3_ce0,
        v54_3_q0,
        v55_0_address0,
        v55_0_ce0,
        v55_0_q0,
        v55_1_address0,
        v55_1_ce0,
        v55_1_q0,
        v55_2_address0,
        v55_2_ce0,
        v55_2_q0,
        v55_3_address0,
        v55_3_ce0,
        v55_3_q0,
        v56_0_0_address0,
        v56_0_0_ce0,
        v56_0_0_we0,
        v56_0_0_d0,
        v56_0_0_q0,
        v56_0_1_address0,
        v56_0_1_ce0,
        v56_0_1_we0,
        v56_0_1_d0,
        v56_0_1_q0,
        v56_0_2_address0,
        v56_0_2_ce0,
        v56_0_2_we0,
        v56_0_2_d0,
        v56_0_2_q0,
        v56_0_3_address0,
        v56_0_3_ce0,
        v56_0_3_we0,
        v56_0_3_d0,
        v56_0_3_q0,
        v56_1_0_address0,
        v56_1_0_ce0,
        v56_1_0_we0,
        v56_1_0_d0,
        v56_1_0_q0,
        v56_1_1_address0,
        v56_1_1_ce0,
        v56_1_1_we0,
        v56_1_1_d0,
        v56_1_1_q0,
        v56_1_2_address0,
        v56_1_2_ce0,
        v56_1_2_we0,
        v56_1_2_d0,
        v56_1_2_q0,
        v56_1_3_address0,
        v56_1_3_ce0,
        v56_1_3_we0,
        v56_1_3_d0,
        v56_1_3_q0,
        v56_2_0_address0,
        v56_2_0_ce0,
        v56_2_0_we0,
        v56_2_0_d0,
        v56_2_0_q0,
        v56_2_1_address0,
        v56_2_1_ce0,
        v56_2_1_we0,
        v56_2_1_d0,
        v56_2_1_q0,
        v56_2_2_address0,
        v56_2_2_ce0,
        v56_2_2_we0,
        v56_2_2_d0,
        v56_2_2_q0,
        v56_2_3_address0,
        v56_2_3_ce0,
        v56_2_3_we0,
        v56_2_3_d0,
        v56_2_3_q0,
        v56_3_0_address0,
        v56_3_0_ce0,
        v56_3_0_we0,
        v56_3_0_d0,
        v56_3_0_q0,
        v56_3_1_address0,
        v56_3_1_ce0,
        v56_3_1_we0,
        v56_3_1_d0,
        v56_3_1_q0,
        v56_3_2_address0,
        v56_3_2_ce0,
        v56_3_2_we0,
        v56_3_2_d0,
        v56_3_2_q0,
        v56_3_3_address0,
        v56_3_3_ce0,
        v56_3_3_we0,
        v56_3_3_d0,
        v56_3_3_q0,
        grp_fu_2333_p_din0,
        grp_fu_2333_p_din1,
        grp_fu_2333_p_opcode,
        grp_fu_2333_p_dout0,
        grp_fu_2333_p_ce,
        grp_fu_2337_p_din0,
        grp_fu_2337_p_din1,
        grp_fu_2337_p_opcode,
        grp_fu_2337_p_dout0,
        grp_fu_2337_p_ce,
        grp_fu_2341_p_din0,
        grp_fu_2341_p_din1,
        grp_fu_2341_p_opcode,
        grp_fu_2341_p_dout0,
        grp_fu_2341_p_ce,
        grp_fu_2345_p_din0,
        grp_fu_2345_p_din1,
        grp_fu_2345_p_opcode,
        grp_fu_2345_p_dout0,
        grp_fu_2345_p_ce,
        grp_fu_2349_p_din0,
        grp_fu_2349_p_din1,
        grp_fu_2349_p_dout0,
        grp_fu_2349_p_ce,
        grp_fu_2353_p_din0,
        grp_fu_2353_p_din1,
        grp_fu_2353_p_dout0,
        grp_fu_2353_p_ce,
        grp_fu_2357_p_din0,
        grp_fu_2357_p_din1,
        grp_fu_2357_p_dout0,
        grp_fu_2357_p_ce,
        grp_fu_2361_p_din0,
        grp_fu_2361_p_din1,
        grp_fu_2361_p_dout0,
        grp_fu_2361_p_ce
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] v54_0_address0;
output   v54_0_ce0;
input  [31:0] v54_0_q0;
output  [5:0] v54_1_address0;
output   v54_1_ce0;
input  [31:0] v54_1_q0;
output  [5:0] v54_2_address0;
output   v54_2_ce0;
input  [31:0] v54_2_q0;
output  [5:0] v54_3_address0;
output   v54_3_ce0;
input  [31:0] v54_3_q0;
output  [7:0] v55_0_address0;
output   v55_0_ce0;
input  [31:0] v55_0_q0;
output  [7:0] v55_1_address0;
output   v55_1_ce0;
input  [31:0] v55_1_q0;
output  [7:0] v55_2_address0;
output   v55_2_ce0;
input  [31:0] v55_2_q0;
output  [7:0] v55_3_address0;
output   v55_3_ce0;
input  [31:0] v55_3_q0;
output  [5:0] v56_0_0_address0;
output   v56_0_0_ce0;
output   v56_0_0_we0;
output  [31:0] v56_0_0_d0;
input  [31:0] v56_0_0_q0;
output  [5:0] v56_0_1_address0;
output   v56_0_1_ce0;
output   v56_0_1_we0;
output  [31:0] v56_0_1_d0;
input  [31:0] v56_0_1_q0;
output  [5:0] v56_0_2_address0;
output   v56_0_2_ce0;
output   v56_0_2_we0;
output  [31:0] v56_0_2_d0;
input  [31:0] v56_0_2_q0;
output  [5:0] v56_0_3_address0;
output   v56_0_3_ce0;
output   v56_0_3_we0;
output  [31:0] v56_0_3_d0;
input  [31:0] v56_0_3_q0;
output  [5:0] v56_1_0_address0;
output   v56_1_0_ce0;
output   v56_1_0_we0;
output  [31:0] v56_1_0_d0;
input  [31:0] v56_1_0_q0;
output  [5:0] v56_1_1_address0;
output   v56_1_1_ce0;
output   v56_1_1_we0;
output  [31:0] v56_1_1_d0;
input  [31:0] v56_1_1_q0;
output  [5:0] v56_1_2_address0;
output   v56_1_2_ce0;
output   v56_1_2_we0;
output  [31:0] v56_1_2_d0;
input  [31:0] v56_1_2_q0;
output  [5:0] v56_1_3_address0;
output   v56_1_3_ce0;
output   v56_1_3_we0;
output  [31:0] v56_1_3_d0;
input  [31:0] v56_1_3_q0;
output  [5:0] v56_2_0_address0;
output   v56_2_0_ce0;
output   v56_2_0_we0;
output  [31:0] v56_2_0_d0;
input  [31:0] v56_2_0_q0;
output  [5:0] v56_2_1_address0;
output   v56_2_1_ce0;
output   v56_2_1_we0;
output  [31:0] v56_2_1_d0;
input  [31:0] v56_2_1_q0;
output  [5:0] v56_2_2_address0;
output   v56_2_2_ce0;
output   v56_2_2_we0;
output  [31:0] v56_2_2_d0;
input  [31:0] v56_2_2_q0;
output  [5:0] v56_2_3_address0;
output   v56_2_3_ce0;
output   v56_2_3_we0;
output  [31:0] v56_2_3_d0;
input  [31:0] v56_2_3_q0;
output  [5:0] v56_3_0_address0;
output   v56_3_0_ce0;
output   v56_3_0_we0;
output  [31:0] v56_3_0_d0;
input  [31:0] v56_3_0_q0;
output  [5:0] v56_3_1_address0;
output   v56_3_1_ce0;
output   v56_3_1_we0;
output  [31:0] v56_3_1_d0;
input  [31:0] v56_3_1_q0;
output  [5:0] v56_3_2_address0;
output   v56_3_2_ce0;
output   v56_3_2_we0;
output  [31:0] v56_3_2_d0;
input  [31:0] v56_3_2_q0;
output  [5:0] v56_3_3_address0;
output   v56_3_3_ce0;
output   v56_3_3_we0;
output  [31:0] v56_3_3_d0;
input  [31:0] v56_3_3_q0;
output  [31:0] grp_fu_2333_p_din0;
output  [31:0] grp_fu_2333_p_din1;
output  [0:0] grp_fu_2333_p_opcode;
input  [31:0] grp_fu_2333_p_dout0;
output   grp_fu_2333_p_ce;
output  [31:0] grp_fu_2337_p_din0;
output  [31:0] grp_fu_2337_p_din1;
output  [1:0] grp_fu_2337_p_opcode;
input  [31:0] grp_fu_2337_p_dout0;
output   grp_fu_2337_p_ce;
output  [31:0] grp_fu_2341_p_din0;
output  [31:0] grp_fu_2341_p_din1;
output  [1:0] grp_fu_2341_p_opcode;
input  [31:0] grp_fu_2341_p_dout0;
output   grp_fu_2341_p_ce;
output  [31:0] grp_fu_2345_p_din0;
output  [31:0] grp_fu_2345_p_din1;
output  [1:0] grp_fu_2345_p_opcode;
input  [31:0] grp_fu_2345_p_dout0;
output   grp_fu_2345_p_ce;
output  [31:0] grp_fu_2349_p_din0;
output  [31:0] grp_fu_2349_p_din1;
input  [31:0] grp_fu_2349_p_dout0;
output   grp_fu_2349_p_ce;
output  [31:0] grp_fu_2353_p_din0;
output  [31:0] grp_fu_2353_p_din1;
input  [31:0] grp_fu_2353_p_dout0;
output   grp_fu_2353_p_ce;
output  [31:0] grp_fu_2357_p_din0;
output  [31:0] grp_fu_2357_p_din1;
input  [31:0] grp_fu_2357_p_dout0;
output   grp_fu_2357_p_ce;
output  [31:0] grp_fu_2361_p_din0;
output  [31:0] grp_fu_2361_p_din1;
input  [31:0] grp_fu_2361_p_dout0;
output   grp_fu_2361_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] v56_0_0_address0;
reg v56_0_0_ce0;
reg v56_0_0_we0;
reg[31:0] v56_0_0_d0;
reg[5:0] v56_0_1_address0;
reg v56_0_1_ce0;
reg v56_0_1_we0;
reg[31:0] v56_0_1_d0;
reg[5:0] v56_0_2_address0;
reg v56_0_2_ce0;
reg v56_0_2_we0;
reg[31:0] v56_0_2_d0;
reg[5:0] v56_0_3_address0;
reg v56_0_3_ce0;
reg v56_0_3_we0;
reg[31:0] v56_0_3_d0;
reg[5:0] v56_1_0_address0;
reg v56_1_0_ce0;
reg v56_1_0_we0;
reg[31:0] v56_1_0_d0;
reg[5:0] v56_1_1_address0;
reg v56_1_1_ce0;
reg v56_1_1_we0;
reg[31:0] v56_1_1_d0;
reg[5:0] v56_1_2_address0;
reg v56_1_2_ce0;
reg v56_1_2_we0;
reg[31:0] v56_1_2_d0;
reg[5:0] v56_1_3_address0;
reg v56_1_3_ce0;
reg v56_1_3_we0;
reg[31:0] v56_1_3_d0;
reg[5:0] v56_2_0_address0;
reg v56_2_0_ce0;
reg v56_2_0_we0;
reg[31:0] v56_2_0_d0;
reg[5:0] v56_2_1_address0;
reg v56_2_1_ce0;
reg v56_2_1_we0;
reg[31:0] v56_2_1_d0;
reg[5:0] v56_2_2_address0;
reg v56_2_2_ce0;
reg v56_2_2_we0;
reg[31:0] v56_2_2_d0;
reg[5:0] v56_2_3_address0;
reg v56_2_3_ce0;
reg v56_2_3_we0;
reg[31:0] v56_2_3_d0;
reg[5:0] v56_3_0_address0;
reg v56_3_0_ce0;
reg v56_3_0_we0;
reg[31:0] v56_3_0_d0;
reg[5:0] v56_3_1_address0;
reg v56_3_1_ce0;
reg v56_3_1_we0;
reg[31:0] v56_3_1_d0;
reg[5:0] v56_3_2_address0;
reg v56_3_2_ce0;
reg v56_3_2_we0;
reg[31:0] v56_3_2_d0;
reg[5:0] v56_3_3_address0;
reg v56_3_3_ce0;
reg v56_3_3_we0;
reg[31:0] v56_3_3_d0;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] select_ln153_fu_463_p3;
reg   [4:0] select_ln153_reg_577;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln153_fu_433_p2;
wire   [1:0] select_ln153_1_fu_471_p3;
reg   [1:0] select_ln153_1_reg_583;
wire   [5:0] empty_379_fu_518_p2;
reg   [5:0] empty_379_reg_589;
wire    ap_CS_fsm_state4;
wire   [5:0] empty_380_fu_527_p2;
reg   [5:0] empty_380_reg_594;
reg   [31:0] v56_0_0_load_reg_679;
wire    ap_CS_fsm_state5;
reg   [31:0] v56_0_1_load_reg_684;
reg   [31:0] v56_0_2_load_reg_689;
reg   [31:0] v56_0_3_load_reg_694;
reg   [31:0] v56_1_0_load_reg_699;
reg   [31:0] v56_1_1_load_reg_704;
reg   [31:0] v56_1_2_load_reg_709;
reg   [31:0] v56_1_3_load_reg_714;
reg   [31:0] v56_2_0_load_reg_719;
reg   [31:0] v56_2_1_load_reg_724;
reg   [31:0] v56_2_2_load_reg_729;
reg   [31:0] v56_2_3_load_reg_734;
reg   [31:0] v56_3_0_load_reg_739;
reg   [31:0] v56_3_1_load_reg_744;
reg   [31:0] v56_3_2_load_reg_749;
reg   [31:0] v56_3_3_load_reg_754;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_ap_start;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_ap_done;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_ap_idle;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_ap_ready;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_0_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_0_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_0_we0;
wire   [31:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_0_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_1_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_1_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_1_we0;
wire   [31:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_1_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_2_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_2_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_2_we0;
wire   [31:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_2_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_3_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_3_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_3_we0;
wire   [31:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_3_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_0_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_0_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_0_we0;
wire   [31:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_0_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_1_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_1_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_1_we0;
wire   [31:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_1_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_2_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_2_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_2_we0;
wire   [31:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_2_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_3_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_3_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_3_we0;
wire   [31:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_3_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_0_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_0_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_0_we0;
wire   [31:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_0_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_1_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_1_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_1_we0;
wire   [31:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_1_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_2_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_2_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_2_we0;
wire   [31:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_2_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_3_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_3_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_3_we0;
wire   [31:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_3_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_0_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_0_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_0_we0;
wire   [31:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_0_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_1_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_1_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_1_we0;
wire   [31:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_1_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_2_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_2_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_2_we0;
wire   [31:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_2_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_3_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_3_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_3_we0;
wire   [31:0] grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_3_d0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_ap_start;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_ap_done;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_ap_idle;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_ap_ready;
wire   [5:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_3_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_3_ce0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_3_we0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_3_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_2_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_2_ce0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_2_we0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_2_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_1_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_1_ce0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_1_we0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_1_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_0_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_0_ce0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_0_we0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_0_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_3_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_3_ce0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_3_we0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_3_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_2_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_2_ce0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_2_we0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_2_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_1_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_1_ce0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_1_we0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_1_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_0_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_0_ce0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_0_we0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_0_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_3_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_3_ce0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_3_we0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_3_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_2_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_2_ce0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_2_we0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_2_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_1_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_1_ce0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_1_we0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_1_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_0_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_0_ce0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_0_we0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_0_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_3_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_3_ce0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_3_we0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_3_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_2_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_2_ce0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_2_we0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_2_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_1_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_1_ce0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_1_we0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_1_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_0_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_0_ce0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_0_we0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_0_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_k2_fu_344_v54_0_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v54_0_ce0;
wire   [5:0] grp_Context_layer_Pipeline_l_k2_fu_344_v54_1_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v54_1_ce0;
wire   [5:0] grp_Context_layer_Pipeline_l_k2_fu_344_v54_2_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v54_2_ce0;
wire   [5:0] grp_Context_layer_Pipeline_l_k2_fu_344_v54_3_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v54_3_ce0;
wire   [7:0] grp_Context_layer_Pipeline_l_k2_fu_344_v55_0_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v55_0_ce0;
wire   [7:0] grp_Context_layer_Pipeline_l_k2_fu_344_v55_1_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v55_1_ce0;
wire   [7:0] grp_Context_layer_Pipeline_l_k2_fu_344_v55_2_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v55_2_ce0;
wire   [7:0] grp_Context_layer_Pipeline_l_k2_fu_344_v55_3_address0;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_v55_3_ce0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_759_p_din0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_759_p_din1;
wire   [0:0] grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_759_p_opcode;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_759_p_ce;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_763_p_din0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_763_p_din1;
wire   [1:0] grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_763_p_opcode;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_763_p_ce;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_767_p_din0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_767_p_din1;
wire   [1:0] grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_767_p_opcode;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_767_p_ce;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_771_p_din0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_771_p_din1;
wire   [1:0] grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_771_p_opcode;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_771_p_ce;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_775_p_din0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_775_p_din1;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_775_p_ce;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_779_p_din0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_779_p_din1;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_779_p_ce;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_783_p_din0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_783_p_din1;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_783_p_ce;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_787_p_din0;
wire   [31:0] grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_787_p_din1;
wire    grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_787_p_ce;
reg    grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_Context_layer_Pipeline_l_k2_fu_344_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire   [63:0] p_cast_fu_533_p1;
reg   [4:0] j_outer2_fu_88;
wire   [4:0] add_ln154_fu_479_p2;
reg   [1:0] i_outer1_fu_92;
reg   [5:0] indvar_flatten6_fu_96;
wire   [5:0] add_ln153_1_fu_439_p2;
wire   [0:0] icmp_ln154_fu_457_p2;
wire   [1:0] add_ln153_fu_451_p2;
wire   [3:0] tmp_49_fu_507_p3;
wire   [5:0] tmp_s_fu_500_p3;
wire   [5:0] tmp_70_cast_fu_514_p1;
wire   [5:0] select_ln153_cast_fu_524_p1;
reg    grp_fu_759_ce;
reg    grp_fu_763_ce;
reg    grp_fu_767_ce;
reg    grp_fu_771_ce;
reg    grp_fu_775_ce;
reg    grp_fu_779_ce;
reg    grp_fu_783_ce;
reg    grp_fu_787_ce;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_ap_start_reg = 1'b0;
#0 grp_Context_layer_Pipeline_l_k2_fu_344_ap_start_reg = 1'b0;
end

Bert_layer_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_ap_start),
    .ap_done(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_ap_done),
    .ap_idle(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_ap_idle),
    .ap_ready(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_ap_ready),
    .v56_0_0_address0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_0_address0),
    .v56_0_0_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_0_ce0),
    .v56_0_0_we0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_0_we0),
    .v56_0_0_d0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_0_d0),
    .v56_0_1_address0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_1_address0),
    .v56_0_1_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_1_ce0),
    .v56_0_1_we0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_1_we0),
    .v56_0_1_d0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_1_d0),
    .v56_0_2_address0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_2_address0),
    .v56_0_2_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_2_ce0),
    .v56_0_2_we0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_2_we0),
    .v56_0_2_d0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_2_d0),
    .v56_0_3_address0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_3_address0),
    .v56_0_3_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_3_ce0),
    .v56_0_3_we0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_3_we0),
    .v56_0_3_d0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_3_d0),
    .v56_1_0_address0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_0_address0),
    .v56_1_0_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_0_ce0),
    .v56_1_0_we0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_0_we0),
    .v56_1_0_d0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_0_d0),
    .v56_1_1_address0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_1_address0),
    .v56_1_1_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_1_ce0),
    .v56_1_1_we0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_1_we0),
    .v56_1_1_d0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_1_d0),
    .v56_1_2_address0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_2_address0),
    .v56_1_2_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_2_ce0),
    .v56_1_2_we0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_2_we0),
    .v56_1_2_d0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_2_d0),
    .v56_1_3_address0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_3_address0),
    .v56_1_3_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_3_ce0),
    .v56_1_3_we0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_3_we0),
    .v56_1_3_d0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_3_d0),
    .v56_2_0_address0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_0_address0),
    .v56_2_0_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_0_ce0),
    .v56_2_0_we0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_0_we0),
    .v56_2_0_d0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_0_d0),
    .v56_2_1_address0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_1_address0),
    .v56_2_1_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_1_ce0),
    .v56_2_1_we0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_1_we0),
    .v56_2_1_d0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_1_d0),
    .v56_2_2_address0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_2_address0),
    .v56_2_2_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_2_ce0),
    .v56_2_2_we0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_2_we0),
    .v56_2_2_d0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_2_d0),
    .v56_2_3_address0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_3_address0),
    .v56_2_3_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_3_ce0),
    .v56_2_3_we0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_3_we0),
    .v56_2_3_d0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_3_d0),
    .v56_3_0_address0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_0_address0),
    .v56_3_0_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_0_ce0),
    .v56_3_0_we0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_0_we0),
    .v56_3_0_d0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_0_d0),
    .v56_3_1_address0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_1_address0),
    .v56_3_1_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_1_ce0),
    .v56_3_1_we0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_1_we0),
    .v56_3_1_d0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_1_d0),
    .v56_3_2_address0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_2_address0),
    .v56_3_2_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_2_ce0),
    .v56_3_2_we0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_2_we0),
    .v56_3_2_d0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_2_d0),
    .v56_3_3_address0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_3_address0),
    .v56_3_3_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_3_ce0),
    .v56_3_3_we0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_3_we0),
    .v56_3_3_d0(grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_3_d0)
);

Bert_layer_Context_layer_Pipeline_l_k2 grp_Context_layer_Pipeline_l_k2_fu_344(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Context_layer_Pipeline_l_k2_fu_344_ap_start),
    .ap_done(grp_Context_layer_Pipeline_l_k2_fu_344_ap_done),
    .ap_idle(grp_Context_layer_Pipeline_l_k2_fu_344_ap_idle),
    .ap_ready(grp_Context_layer_Pipeline_l_k2_fu_344_ap_ready),
    .v56_3_3_load(v56_3_3_load_reg_754),
    .v56_3_2_load(v56_3_2_load_reg_749),
    .v56_3_1_load(v56_3_1_load_reg_744),
    .v56_3_0_load(v56_3_0_load_reg_739),
    .v56_2_3_load(v56_2_3_load_reg_734),
    .v56_2_2_load(v56_2_2_load_reg_729),
    .v56_2_1_load(v56_2_1_load_reg_724),
    .v56_2_0_load(v56_2_0_load_reg_719),
    .v56_1_3_load(v56_1_3_load_reg_714),
    .v56_1_2_load(v56_1_2_load_reg_709),
    .v56_1_1_load(v56_1_1_load_reg_704),
    .v56_1_0_load(v56_1_0_load_reg_699),
    .v56_0_3_load(v56_0_3_load_reg_694),
    .v56_0_2_load(v56_0_2_load_reg_689),
    .v56_0_1_load(v56_0_1_load_reg_684),
    .v56_0_0_load(v56_0_0_load_reg_679),
    .v56_3_3_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_3_address0),
    .v56_3_3_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_3_ce0),
    .v56_3_3_we0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_3_we0),
    .v56_3_3_d0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_3_d0),
    .empty_100(empty_380_reg_594),
    .v56_3_2_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_2_address0),
    .v56_3_2_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_2_ce0),
    .v56_3_2_we0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_2_we0),
    .v56_3_2_d0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_2_d0),
    .v56_3_1_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_1_address0),
    .v56_3_1_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_1_ce0),
    .v56_3_1_we0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_1_we0),
    .v56_3_1_d0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_1_d0),
    .v56_3_0_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_0_address0),
    .v56_3_0_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_0_ce0),
    .v56_3_0_we0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_0_we0),
    .v56_3_0_d0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_0_d0),
    .v56_2_3_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_3_address0),
    .v56_2_3_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_3_ce0),
    .v56_2_3_we0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_3_we0),
    .v56_2_3_d0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_3_d0),
    .v56_2_2_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_2_address0),
    .v56_2_2_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_2_ce0),
    .v56_2_2_we0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_2_we0),
    .v56_2_2_d0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_2_d0),
    .v56_2_1_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_1_address0),
    .v56_2_1_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_1_ce0),
    .v56_2_1_we0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_1_we0),
    .v56_2_1_d0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_1_d0),
    .v56_2_0_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_0_address0),
    .v56_2_0_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_0_ce0),
    .v56_2_0_we0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_0_we0),
    .v56_2_0_d0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_0_d0),
    .v56_1_3_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_3_address0),
    .v56_1_3_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_3_ce0),
    .v56_1_3_we0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_3_we0),
    .v56_1_3_d0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_3_d0),
    .v56_1_2_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_2_address0),
    .v56_1_2_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_2_ce0),
    .v56_1_2_we0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_2_we0),
    .v56_1_2_d0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_2_d0),
    .v56_1_1_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_1_address0),
    .v56_1_1_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_1_ce0),
    .v56_1_1_we0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_1_we0),
    .v56_1_1_d0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_1_d0),
    .v56_1_0_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_0_address0),
    .v56_1_0_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_0_ce0),
    .v56_1_0_we0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_0_we0),
    .v56_1_0_d0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_0_d0),
    .v56_0_3_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_3_address0),
    .v56_0_3_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_3_ce0),
    .v56_0_3_we0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_3_we0),
    .v56_0_3_d0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_3_d0),
    .v56_0_2_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_2_address0),
    .v56_0_2_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_2_ce0),
    .v56_0_2_we0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_2_we0),
    .v56_0_2_d0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_2_d0),
    .v56_0_1_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_1_address0),
    .v56_0_1_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_1_ce0),
    .v56_0_1_we0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_1_we0),
    .v56_0_1_d0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_1_d0),
    .v56_0_0_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_0_address0),
    .v56_0_0_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_0_ce0),
    .v56_0_0_we0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_0_we0),
    .v56_0_0_d0(grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_0_d0),
    .empty(empty_379_reg_589),
    .v54_0_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v54_0_address0),
    .v54_0_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v54_0_ce0),
    .v54_0_q0(v54_0_q0),
    .v54_1_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v54_1_address0),
    .v54_1_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v54_1_ce0),
    .v54_1_q0(v54_1_q0),
    .v54_2_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v54_2_address0),
    .v54_2_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v54_2_ce0),
    .v54_2_q0(v54_2_q0),
    .v54_3_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v54_3_address0),
    .v54_3_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v54_3_ce0),
    .v54_3_q0(v54_3_q0),
    .zext_ln154(select_ln153_reg_577),
    .v55_0_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v55_0_address0),
    .v55_0_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v55_0_ce0),
    .v55_0_q0(v55_0_q0),
    .v55_1_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v55_1_address0),
    .v55_1_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v55_1_ce0),
    .v55_1_q0(v55_1_q0),
    .v55_2_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v55_2_address0),
    .v55_2_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v55_2_ce0),
    .v55_2_q0(v55_2_q0),
    .v55_3_address0(grp_Context_layer_Pipeline_l_k2_fu_344_v55_3_address0),
    .v55_3_ce0(grp_Context_layer_Pipeline_l_k2_fu_344_v55_3_ce0),
    .v55_3_q0(v55_3_q0),
    .grp_fu_759_p_din0(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_759_p_din0),
    .grp_fu_759_p_din1(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_759_p_din1),
    .grp_fu_759_p_opcode(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_759_p_opcode),
    .grp_fu_759_p_dout0(grp_fu_2333_p_dout0),
    .grp_fu_759_p_ce(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_759_p_ce),
    .grp_fu_763_p_din0(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_763_p_din0),
    .grp_fu_763_p_din1(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_763_p_din1),
    .grp_fu_763_p_opcode(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_763_p_opcode),
    .grp_fu_763_p_dout0(grp_fu_2337_p_dout0),
    .grp_fu_763_p_ce(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_763_p_ce),
    .grp_fu_767_p_din0(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_767_p_din0),
    .grp_fu_767_p_din1(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_767_p_din1),
    .grp_fu_767_p_opcode(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_767_p_opcode),
    .grp_fu_767_p_dout0(grp_fu_2341_p_dout0),
    .grp_fu_767_p_ce(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_767_p_ce),
    .grp_fu_771_p_din0(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_771_p_din0),
    .grp_fu_771_p_din1(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_771_p_din1),
    .grp_fu_771_p_opcode(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_771_p_opcode),
    .grp_fu_771_p_dout0(grp_fu_2345_p_dout0),
    .grp_fu_771_p_ce(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_771_p_ce),
    .grp_fu_775_p_din0(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_775_p_din0),
    .grp_fu_775_p_din1(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_775_p_din1),
    .grp_fu_775_p_dout0(grp_fu_2349_p_dout0),
    .grp_fu_775_p_ce(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_775_p_ce),
    .grp_fu_779_p_din0(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_779_p_din0),
    .grp_fu_779_p_din1(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_779_p_din1),
    .grp_fu_779_p_dout0(grp_fu_2353_p_dout0),
    .grp_fu_779_p_ce(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_779_p_ce),
    .grp_fu_783_p_din0(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_783_p_din0),
    .grp_fu_783_p_din1(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_783_p_din1),
    .grp_fu_783_p_dout0(grp_fu_2357_p_dout0),
    .grp_fu_783_p_ce(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_783_p_ce),
    .grp_fu_787_p_din0(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_787_p_din0),
    .grp_fu_787_p_din1(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_787_p_din1),
    .grp_fu_787_p_dout0(grp_fu_2361_p_dout0),
    .grp_fu_787_p_ce(grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_787_p_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_ap_start_reg <= 1'b1;
        end else if ((grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_ap_ready == 1'b1)) begin
            grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Context_layer_Pipeline_l_k2_fu_344_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_Context_layer_Pipeline_l_k2_fu_344_ap_start_reg <= 1'b1;
        end else if ((grp_Context_layer_Pipeline_l_k2_fu_344_ap_ready == 1'b1)) begin
            grp_Context_layer_Pipeline_l_k2_fu_344_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_outer1_fu_92 <= 2'd0;
    end else if (((icmp_ln153_fu_433_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_outer1_fu_92 <= select_ln153_1_fu_471_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten6_fu_96 <= 6'd0;
    end else if (((icmp_ln153_fu_433_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        indvar_flatten6_fu_96 <= add_ln153_1_fu_439_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_outer2_fu_88 <= 5'd0;
    end else if (((icmp_ln153_fu_433_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        j_outer2_fu_88 <= add_ln154_fu_479_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_379_reg_589[5 : 2] <= empty_379_fu_518_p2[5 : 2];
        empty_380_reg_594 <= empty_380_fu_527_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln153_fu_433_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        select_ln153_1_reg_583 <= select_ln153_1_fu_471_p3;
        select_ln153_reg_577 <= select_ln153_fu_463_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        v56_0_0_load_reg_679 <= v56_0_0_q0;
        v56_0_1_load_reg_684 <= v56_0_1_q0;
        v56_0_2_load_reg_689 <= v56_0_2_q0;
        v56_0_3_load_reg_694 <= v56_0_3_q0;
        v56_1_0_load_reg_699 <= v56_1_0_q0;
        v56_1_1_load_reg_704 <= v56_1_1_q0;
        v56_1_2_load_reg_709 <= v56_1_2_q0;
        v56_1_3_load_reg_714 <= v56_1_3_q0;
        v56_2_0_load_reg_719 <= v56_2_0_q0;
        v56_2_1_load_reg_724 <= v56_2_1_q0;
        v56_2_2_load_reg_729 <= v56_2_2_q0;
        v56_2_3_load_reg_734 <= v56_2_3_q0;
        v56_3_0_load_reg_739 <= v56_3_0_q0;
        v56_3_1_load_reg_744 <= v56_3_1_q0;
        v56_3_2_load_reg_749 <= v56_3_2_q0;
        v56_3_3_load_reg_754 <= v56_3_3_q0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_Context_layer_Pipeline_l_k2_fu_344_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln153_fu_433_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln153_fu_433_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_759_ce = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_759_p_ce;
    end else begin
        grp_fu_759_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_763_ce = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_763_p_ce;
    end else begin
        grp_fu_763_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_767_ce = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_767_p_ce;
    end else begin
        grp_fu_767_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_771_ce = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_771_p_ce;
    end else begin
        grp_fu_771_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_775_ce = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_775_p_ce;
    end else begin
        grp_fu_775_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_779_ce = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_779_p_ce;
    end else begin
        grp_fu_779_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_783_ce = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_783_p_ce;
    end else begin
        grp_fu_783_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_787_ce = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_787_p_ce;
    end else begin
        grp_fu_787_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_0_0_address0 = p_cast_fu_533_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_0_0_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_0_0_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_0_address0;
    end else begin
        v56_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_0_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_0_0_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_0_0_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_0_ce0;
    end else begin
        v56_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_0_0_d0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_0_0_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_0_d0;
    end else begin
        v56_0_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_0_0_we0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_0_0_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_0_we0;
    end else begin
        v56_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_0_1_address0 = p_cast_fu_533_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_0_1_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_0_1_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_1_address0;
    end else begin
        v56_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_0_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_0_1_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_0_1_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_1_ce0;
    end else begin
        v56_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_0_1_d0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_0_1_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_1_d0;
    end else begin
        v56_0_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_0_1_we0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_0_1_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_1_we0;
    end else begin
        v56_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_0_2_address0 = p_cast_fu_533_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_0_2_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_0_2_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_2_address0;
    end else begin
        v56_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_0_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_0_2_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_0_2_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_2_ce0;
    end else begin
        v56_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_0_2_d0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_0_2_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_2_d0;
    end else begin
        v56_0_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_0_2_we0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_0_2_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_2_we0;
    end else begin
        v56_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_0_3_address0 = p_cast_fu_533_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_0_3_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_0_3_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_3_address0;
    end else begin
        v56_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_0_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_0_3_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_0_3_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_3_ce0;
    end else begin
        v56_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_0_3_d0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_0_3_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_3_d0;
    end else begin
        v56_0_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_0_3_we0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_0_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_0_3_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_0_3_we0;
    end else begin
        v56_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_1_0_address0 = p_cast_fu_533_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_1_0_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_1_0_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_0_address0;
    end else begin
        v56_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_1_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_1_0_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_1_0_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_0_ce0;
    end else begin
        v56_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_1_0_d0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_1_0_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_0_d0;
    end else begin
        v56_1_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_1_0_we0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_1_0_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_0_we0;
    end else begin
        v56_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_1_1_address0 = p_cast_fu_533_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_1_1_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_1_1_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_1_address0;
    end else begin
        v56_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_1_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_1_1_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_1_1_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_1_ce0;
    end else begin
        v56_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_1_1_d0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_1_1_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_1_d0;
    end else begin
        v56_1_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_1_1_we0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_1_1_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_1_we0;
    end else begin
        v56_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_1_2_address0 = p_cast_fu_533_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_1_2_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_1_2_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_2_address0;
    end else begin
        v56_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_1_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_1_2_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_1_2_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_2_ce0;
    end else begin
        v56_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_1_2_d0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_1_2_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_2_d0;
    end else begin
        v56_1_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_1_2_we0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_1_2_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_2_we0;
    end else begin
        v56_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_1_3_address0 = p_cast_fu_533_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_1_3_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_1_3_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_3_address0;
    end else begin
        v56_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_1_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_1_3_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_1_3_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_3_ce0;
    end else begin
        v56_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_1_3_d0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_1_3_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_3_d0;
    end else begin
        v56_1_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_1_3_we0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_1_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_1_3_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_1_3_we0;
    end else begin
        v56_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_2_0_address0 = p_cast_fu_533_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_2_0_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_2_0_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_0_address0;
    end else begin
        v56_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_2_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_2_0_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_2_0_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_0_ce0;
    end else begin
        v56_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_2_0_d0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_2_0_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_0_d0;
    end else begin
        v56_2_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_2_0_we0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_2_0_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_0_we0;
    end else begin
        v56_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_2_1_address0 = p_cast_fu_533_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_2_1_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_2_1_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_1_address0;
    end else begin
        v56_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_2_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_2_1_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_2_1_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_1_ce0;
    end else begin
        v56_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_2_1_d0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_2_1_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_1_d0;
    end else begin
        v56_2_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_2_1_we0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_2_1_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_1_we0;
    end else begin
        v56_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_2_2_address0 = p_cast_fu_533_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_2_2_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_2_2_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_2_address0;
    end else begin
        v56_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_2_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_2_2_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_2_2_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_2_ce0;
    end else begin
        v56_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_2_2_d0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_2_2_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_2_d0;
    end else begin
        v56_2_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_2_2_we0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_2_2_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_2_we0;
    end else begin
        v56_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_2_3_address0 = p_cast_fu_533_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_2_3_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_2_3_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_3_address0;
    end else begin
        v56_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_2_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_2_3_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_2_3_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_3_ce0;
    end else begin
        v56_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_2_3_d0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_2_3_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_3_d0;
    end else begin
        v56_2_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_2_3_we0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_2_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_2_3_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_2_3_we0;
    end else begin
        v56_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_3_0_address0 = p_cast_fu_533_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_3_0_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_3_0_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_0_address0;
    end else begin
        v56_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_3_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_3_0_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_3_0_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_0_ce0;
    end else begin
        v56_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_3_0_d0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_3_0_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_0_d0;
    end else begin
        v56_3_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_3_0_we0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_3_0_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_0_we0;
    end else begin
        v56_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_3_1_address0 = p_cast_fu_533_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_3_1_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_3_1_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_1_address0;
    end else begin
        v56_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_3_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_3_1_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_3_1_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_1_ce0;
    end else begin
        v56_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_3_1_d0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_3_1_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_1_d0;
    end else begin
        v56_3_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_3_1_we0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_3_1_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_1_we0;
    end else begin
        v56_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_3_2_address0 = p_cast_fu_533_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_3_2_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_3_2_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_2_address0;
    end else begin
        v56_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_3_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_3_2_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_3_2_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_2_ce0;
    end else begin
        v56_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_3_2_d0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_3_2_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_2_d0;
    end else begin
        v56_3_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_3_2_we0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_3_2_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_2_we0;
    end else begin
        v56_3_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_3_3_address0 = p_cast_fu_533_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_3_3_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_3_3_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_3_address0;
    end else begin
        v56_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v56_3_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_3_3_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_3_3_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_3_ce0;
    end else begin
        v56_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_3_3_d0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_3_3_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_3_d0;
    end else begin
        v56_3_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v56_3_3_we0 = grp_Context_layer_Pipeline_l_k2_fu_344_v56_3_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v56_3_3_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_v56_3_3_we0;
    end else begin
        v56_3_3_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln153_fu_433_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_Context_layer_Pipeline_l_k2_fu_344_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln153_1_fu_439_p2 = (indvar_flatten6_fu_96 + 6'd1);

assign add_ln153_fu_451_p2 = (i_outer1_fu_92 + 2'd1);

assign add_ln154_fu_479_p2 = (select_ln153_fu_463_p3 + 5'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign empty_379_fu_518_p2 = (tmp_s_fu_500_p3 - tmp_70_cast_fu_514_p1);

assign empty_380_fu_527_p2 = (tmp_s_fu_500_p3 + select_ln153_cast_fu_524_p1);

assign grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_ap_start = grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_ap_start_reg;

assign grp_Context_layer_Pipeline_l_k2_fu_344_ap_start = grp_Context_layer_Pipeline_l_k2_fu_344_ap_start_reg;

assign grp_fu_2333_p_ce = grp_fu_759_ce;

assign grp_fu_2333_p_din0 = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_759_p_din0;

assign grp_fu_2333_p_din1 = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_759_p_din1;

assign grp_fu_2333_p_opcode = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_759_p_opcode;

assign grp_fu_2337_p_ce = grp_fu_763_ce;

assign grp_fu_2337_p_din0 = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_763_p_din0;

assign grp_fu_2337_p_din1 = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_763_p_din1;

assign grp_fu_2337_p_opcode = 2'd0;

assign grp_fu_2341_p_ce = grp_fu_767_ce;

assign grp_fu_2341_p_din0 = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_767_p_din0;

assign grp_fu_2341_p_din1 = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_767_p_din1;

assign grp_fu_2341_p_opcode = 2'd0;

assign grp_fu_2345_p_ce = grp_fu_771_ce;

assign grp_fu_2345_p_din0 = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_771_p_din0;

assign grp_fu_2345_p_din1 = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_771_p_din1;

assign grp_fu_2345_p_opcode = 2'd0;

assign grp_fu_2349_p_ce = grp_fu_775_ce;

assign grp_fu_2349_p_din0 = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_775_p_din0;

assign grp_fu_2349_p_din1 = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_775_p_din1;

assign grp_fu_2353_p_ce = grp_fu_779_ce;

assign grp_fu_2353_p_din0 = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_779_p_din0;

assign grp_fu_2353_p_din1 = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_779_p_din1;

assign grp_fu_2357_p_ce = grp_fu_783_ce;

assign grp_fu_2357_p_din0 = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_783_p_din0;

assign grp_fu_2357_p_din1 = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_783_p_din1;

assign grp_fu_2361_p_ce = grp_fu_787_ce;

assign grp_fu_2361_p_din0 = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_787_p_din0;

assign grp_fu_2361_p_din1 = grp_Context_layer_Pipeline_l_k2_fu_344_grp_fu_787_p_din1;

assign icmp_ln153_fu_433_p2 = ((indvar_flatten6_fu_96 == 6'd48) ? 1'b1 : 1'b0);

assign icmp_ln154_fu_457_p2 = ((j_outer2_fu_88 == 5'd16) ? 1'b1 : 1'b0);

assign p_cast_fu_533_p1 = empty_380_fu_527_p2;

assign select_ln153_1_fu_471_p3 = ((icmp_ln154_fu_457_p2[0:0] == 1'b1) ? add_ln153_fu_451_p2 : i_outer1_fu_92);

assign select_ln153_cast_fu_524_p1 = select_ln153_reg_577;

assign select_ln153_fu_463_p3 = ((icmp_ln154_fu_457_p2[0:0] == 1'b1) ? 5'd0 : j_outer2_fu_88);

assign tmp_49_fu_507_p3 = {{select_ln153_1_reg_583}, {2'd0}};

assign tmp_70_cast_fu_514_p1 = tmp_49_fu_507_p3;

assign tmp_s_fu_500_p3 = {{select_ln153_1_reg_583}, {4'd0}};

assign v54_0_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v54_0_address0;

assign v54_0_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v54_0_ce0;

assign v54_1_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v54_1_address0;

assign v54_1_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v54_1_ce0;

assign v54_2_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v54_2_address0;

assign v54_2_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v54_2_ce0;

assign v54_3_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v54_3_address0;

assign v54_3_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v54_3_ce0;

assign v55_0_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v55_0_address0;

assign v55_0_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v55_0_ce0;

assign v55_1_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v55_1_address0;

assign v55_1_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v55_1_ce0;

assign v55_2_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v55_2_address0;

assign v55_2_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v55_2_ce0;

assign v55_3_address0 = grp_Context_layer_Pipeline_l_k2_fu_344_v55_3_address0;

assign v55_3_ce0 = grp_Context_layer_Pipeline_l_k2_fu_344_v55_3_ce0;

always @ (posedge ap_clk) begin
    empty_379_reg_589[1:0] <= 2'b00;
end

endmodule //Bert_layer_Context_layer
