// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/03/2022 15:56:53"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Question1 (
	Q1,
	Start,
	CLK,
	reset,
	XIN,
	YIN,
	Q0,
	Z,
	HEX4,
	Y,
	HEX5,
	HEX6,
	X,
	HEX7,
	Sum);
output 	Q1;
input 	Start;
input 	CLK;
input 	reset;
input 	[7:0] XIN;
input 	[7:0] YIN;
output 	Q0;
output 	Z;
output 	[6:0] HEX4;
output 	[7:0] Y;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[7:0] X;
output 	[6:0] HEX7;
output 	[7:0] Sum;

// Design Ports Information
// Q1	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q0	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Z	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[7]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[6]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[5]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[4]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[3]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[2]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[1]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[0]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// X[7]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// X[6]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// X[5]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// X[4]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// X[3]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// X[2]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// X[1]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// X[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sum[7]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sum[6]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sum[5]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sum[4]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sum[3]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sum[2]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sum[1]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sum[0]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLK	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Start	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// YIN[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// YIN[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// YIN[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// YIN[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// YIN[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// YIN[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// YIN[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// YIN[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XIN[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XIN[2]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XIN[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XIN[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XIN[7]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XIN[6]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XIN[5]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XIN[4]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Question1_v_fast.sdo");
// synopsys translate_on

wire \inst1|zflag|inst3~3_combout ;
wire \inst1|zflag|inst3~5_combout ;
wire \CLK~combout ;
wire \CLK~clk_delay_ctrl_clkout ;
wire \CLK~clkctrl_outclk ;
wire \Start~combout ;
wire \inst|Q1NQ0NStart~0_combout ;
wire \reset~combout ;
wire \inst|DQ0~regout ;
wire \inst|DQ1~regout ;
wire \inst|inst16~combout ;
wire \inst|Q1Q0NZN~combout ;
wire \inst1|RegX|mux8|$00000|auto_generated|result_node[4]~8_combout ;
wire \inst|enbor~combout ;
wire \inst1|RegY|lsmux|mux0|7~combout ;
wire \inst|enaor~combout ;
wire \inst|Q1Q0NZ~combout ;
wire \inst1|RegY|lsmux|mux1|5~0_combout ;
wire \inst1|RegY|lsmux|mux2|5~0_combout ;
wire \inst1|RegY|lsmux|mux3|5~0_combout ;
wire \inst1|XYSum|inst|inst6~0_combout ;
wire \inst1|XYSum|inst2|inst6~0_combout ;
wire \inst1|XYSum|inst3|inst6~0_combout ;
wire \inst1|XYSum|inst4|inst6~0_combout ;
wire \inst1|XYSum|inst5|inst1~combout ;
wire \inst1|RegY|lsmux|mux4|5~0_combout ;
wire \inst1|RegY|lsmux|mux5|5~0_combout ;
wire \inst1|XYSum|inst5|inst6~0_combout ;
wire \inst1|XYSum|inst6|inst1~combout ;
wire \inst1|RegY|lsmux|mux6|5~0_combout ;
wire \inst1|XYSum|inst6|inst6~0_combout ;
wire \inst1|XYSum|inst7|inst6~0_combout ;
wire \inst1|RegX|mux8|$00000|auto_generated|result_node[7]~5_combout ;
wire \inst1|XYSum|inst8|inst1~0_combout ;
wire \inst1|zflag|inst3~2_combout ;
wire \inst1|zflag|inst3~4_combout ;
wire \inst1|zflag|inst~regout ;
wire \inst4|WideOr0~0_combout ;
wire \inst4|WideOr1~0_combout ;
wire \inst4|WideOr2~0_combout ;
wire \inst4|WideOr3~0_combout ;
wire \inst4|WideOr4~0_combout ;
wire \inst4|WideOr5~0_combout ;
wire \inst4|WideOr6~0_combout ;
wire \inst1|RegY|lsmux|mux7|5~0_combout ;
wire \inst5|WideOr0~0_combout ;
wire \inst5|WideOr1~0_combout ;
wire \inst5|WideOr2~0_combout ;
wire \inst5|WideOr3~0_combout ;
wire \inst5|WideOr4~0_combout ;
wire \inst5|WideOr5~0_combout ;
wire \inst5|WideOr6~0_combout ;
wire \inst1|XYSum|inst3|inst1~combout ;
wire \inst1|RegX|mux8|$00000|auto_generated|result_node[2]~3_combout ;
wire \inst1|XYSum|inst4|inst1~combout ;
wire \inst1|RegX|mux8|$00000|auto_generated|result_node[3]~2_combout ;
wire \inst1|XYSum|inst2|inst1~combout ;
wire \inst1|RegX|mux8|$00000|auto_generated|result_node[1]~4_combout ;
wire \inst1|RegX|mux8|$00000|auto_generated|result_node[0]~9_combout ;
wire \inst3|WideOr0~0_combout ;
wire \inst3|WideOr1~0_combout ;
wire \inst3|WideOr2~0_combout ;
wire \inst3|WideOr3~0_combout ;
wire \inst3|WideOr4~0_combout ;
wire \inst3|WideOr5~0_combout ;
wire \inst3|WideOr6~0_combout ;
wire \inst1|XYSum|inst7|inst1~combout ;
wire \inst1|RegX|mux8|$00000|auto_generated|result_node[6]~6_combout ;
wire \inst1|RegX|mux8|$00000|auto_generated|result_node[5]~7_combout ;
wire \inst2|WideOr0~0_combout ;
wire \inst2|WideOr1~0_combout ;
wire \inst2|WideOr2~0_combout ;
wire \inst2|WideOr3~0_combout ;
wire \inst2|WideOr4~0_combout ;
wire \inst2|WideOr5~0_combout ;
wire \inst2|WideOr6~0_combout ;
wire \inst1|XYSum|inst8|inst1~combout ;
wire \inst1|XYSum|inst|inst1~0_combout ;
wire [7:0] \inst1|RegX|ff8|dffs ;
wire [7:0] \YIN~combout ;
wire [7:0] \XIN~combout ;
wire [7:0] \inst1|RegY|ff8|dffs ;


// Location: LCCOMB_X2_Y13_N6
cycloneii_lcell_comb \inst1|zflag|inst3~3 (
// Equation(s):
// \inst1|zflag|inst3~3_combout  = (\inst1|XYSum|inst|inst1~0_combout ) # ((\inst1|XYSum|inst3|inst1~combout ) # ((\inst1|XYSum|inst2|inst1~combout ) # (\inst1|XYSum|inst4|inst1~combout )))

	.dataa(\inst1|XYSum|inst|inst1~0_combout ),
	.datab(\inst1|XYSum|inst3|inst1~combout ),
	.datac(\inst1|XYSum|inst2|inst1~combout ),
	.datad(\inst1|XYSum|inst4|inst1~combout ),
	.cin(gnd),
	.combout(\inst1|zflag|inst3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|zflag|inst3~3 .lut_mask = 16'hFFFE;
defparam \inst1|zflag|inst3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N6
cycloneii_lcell_comb \inst1|zflag|inst3~5 (
// Equation(s):
// \inst1|zflag|inst3~5_combout  = \inst1|RegX|ff8|dffs [6] $ (((\inst|DQ1~regout ) # (!\inst|DQ0~regout )))

	.dataa(vcc),
	.datab(\inst|DQ1~regout ),
	.datac(\inst|DQ0~regout ),
	.datad(\inst1|RegX|ff8|dffs [6]),
	.cin(gnd),
	.combout(\inst1|zflag|inst3~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|zflag|inst3~5 .lut_mask = 16'h30CF;
defparam \inst1|zflag|inst3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \YIN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\YIN~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(YIN[3]));
// synopsys translate_off
defparam \YIN[3]~I .input_async_reset = "none";
defparam \YIN[3]~I .input_power_up = "low";
defparam \YIN[3]~I .input_register_mode = "none";
defparam \YIN[3]~I .input_sync_reset = "none";
defparam \YIN[3]~I .oe_async_reset = "none";
defparam \YIN[3]~I .oe_power_up = "low";
defparam \YIN[3]~I .oe_register_mode = "none";
defparam \YIN[3]~I .oe_sync_reset = "none";
defparam \YIN[3]~I .operation_mode = "input";
defparam \YIN[3]~I .output_async_reset = "none";
defparam \YIN[3]~I .output_power_up = "low";
defparam \YIN[3]~I .output_register_mode = "none";
defparam \YIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \YIN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\YIN~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(YIN[2]));
// synopsys translate_off
defparam \YIN[2]~I .input_async_reset = "none";
defparam \YIN[2]~I .input_power_up = "low";
defparam \YIN[2]~I .input_register_mode = "none";
defparam \YIN[2]~I .input_sync_reset = "none";
defparam \YIN[2]~I .oe_async_reset = "none";
defparam \YIN[2]~I .oe_power_up = "low";
defparam \YIN[2]~I .oe_register_mode = "none";
defparam \YIN[2]~I .oe_sync_reset = "none";
defparam \YIN[2]~I .operation_mode = "input";
defparam \YIN[2]~I .output_async_reset = "none";
defparam \YIN[2]~I .output_power_up = "low";
defparam \YIN[2]~I .output_register_mode = "none";
defparam \YIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \YIN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\YIN~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(YIN[0]));
// synopsys translate_off
defparam \YIN[0]~I .input_async_reset = "none";
defparam \YIN[0]~I .input_power_up = "low";
defparam \YIN[0]~I .input_register_mode = "none";
defparam \YIN[0]~I .input_sync_reset = "none";
defparam \YIN[0]~I .oe_async_reset = "none";
defparam \YIN[0]~I .oe_power_up = "low";
defparam \YIN[0]~I .oe_register_mode = "none";
defparam \YIN[0]~I .oe_sync_reset = "none";
defparam \YIN[0]~I .operation_mode = "input";
defparam \YIN[0]~I .output_async_reset = "none";
defparam \YIN[0]~I .output_power_up = "low";
defparam \YIN[0]~I .output_register_mode = "none";
defparam \YIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \XIN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\XIN~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(XIN[7]));
// synopsys translate_off
defparam \XIN[7]~I .input_async_reset = "none";
defparam \XIN[7]~I .input_power_up = "low";
defparam \XIN[7]~I .input_register_mode = "none";
defparam \XIN[7]~I .input_sync_reset = "none";
defparam \XIN[7]~I .oe_async_reset = "none";
defparam \XIN[7]~I .oe_power_up = "low";
defparam \XIN[7]~I .oe_register_mode = "none";
defparam \XIN[7]~I .oe_sync_reset = "none";
defparam \XIN[7]~I .operation_mode = "input";
defparam \XIN[7]~I .output_async_reset = "none";
defparam \XIN[7]~I .output_power_up = "low";
defparam \XIN[7]~I .output_register_mode = "none";
defparam \XIN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \XIN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\XIN~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(XIN[6]));
// synopsys translate_off
defparam \XIN[6]~I .input_async_reset = "none";
defparam \XIN[6]~I .input_power_up = "low";
defparam \XIN[6]~I .input_register_mode = "none";
defparam \XIN[6]~I .input_sync_reset = "none";
defparam \XIN[6]~I .oe_async_reset = "none";
defparam \XIN[6]~I .oe_power_up = "low";
defparam \XIN[6]~I .oe_register_mode = "none";
defparam \XIN[6]~I .oe_sync_reset = "none";
defparam \XIN[6]~I .operation_mode = "input";
defparam \XIN[6]~I .output_async_reset = "none";
defparam \XIN[6]~I .output_power_up = "low";
defparam \XIN[6]~I .output_register_mode = "none";
defparam \XIN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKDELAYCTRL_G4
cycloneii_clk_delay_ctrl \CLK~clk_delay_ctrl (
	.clk(\CLK~combout ),
	.pllcalibrateclkdelayedin(gnd),
	.disablecalibration(vcc),
	.delayctrlin(6'b000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.clkout(\CLK~clk_delay_ctrl_clkout ));
// synopsys translate_off
defparam \CLK~clk_delay_ctrl .delay_chain_mode = "none";
defparam \CLK~clk_delay_ctrl .use_new_style_dq_detection = "false";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK~clk_delay_ctrl_clkout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK~clkctrl .clock_type = "global clock";
defparam \CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Start~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Start~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Start));
// synopsys translate_off
defparam \Start~I .input_async_reset = "none";
defparam \Start~I .input_power_up = "low";
defparam \Start~I .input_register_mode = "none";
defparam \Start~I .input_sync_reset = "none";
defparam \Start~I .oe_async_reset = "none";
defparam \Start~I .oe_power_up = "low";
defparam \Start~I .oe_register_mode = "none";
defparam \Start~I .oe_sync_reset = "none";
defparam \Start~I .operation_mode = "input";
defparam \Start~I .output_async_reset = "none";
defparam \Start~I .output_power_up = "low";
defparam \Start~I .output_register_mode = "none";
defparam \Start~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N8
cycloneii_lcell_comb \inst|Q1NQ0NStart~0 (
// Equation(s):
// \inst|Q1NQ0NStart~0_combout  = (!\inst|DQ1~regout  & (\Start~combout  & !\inst|DQ0~regout ))

	.dataa(\inst|DQ1~regout ),
	.datab(\Start~combout ),
	.datac(\inst|DQ0~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Q1NQ0NStart~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Q1NQ0NStart~0 .lut_mask = 16'h0404;
defparam \inst|Q1NQ0NStart~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X2_Y13_N1
cycloneii_lcell_ff \inst|DQ0 (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|Q1NQ0NStart~0_combout ),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|DQ0~regout ));

// Location: LCFF_X2_Y13_N21
cycloneii_lcell_ff \inst|DQ1 (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|DQ0~regout ),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|DQ1~regout ));

// Location: LCCOMB_X2_Y13_N14
cycloneii_lcell_comb \inst|inst16 (
// Equation(s):
// \inst|inst16~combout  = (!\inst|DQ1~regout  & \inst|DQ0~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|DQ1~regout ),
	.datad(\inst|DQ0~regout ),
	.cin(gnd),
	.combout(\inst|inst16~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst16 .lut_mask = 16'h0F00;
defparam \inst|inst16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N0
cycloneii_lcell_comb \inst|Q1Q0NZN (
// Equation(s):
// \inst|Q1Q0NZN~combout  = (\inst|DQ1~regout  & (!\inst|DQ0~regout  & !\inst1|zflag|inst~regout ))

	.dataa(vcc),
	.datab(\inst|DQ1~regout ),
	.datac(\inst|DQ0~regout ),
	.datad(\inst1|zflag|inst~regout ),
	.cin(gnd),
	.combout(\inst|Q1Q0NZN~combout ),
	.cout());
// synopsys translate_off
defparam \inst|Q1Q0NZN .lut_mask = 16'h000C;
defparam \inst|Q1Q0NZN .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \XIN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\XIN~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(XIN[4]));
// synopsys translate_off
defparam \XIN[4]~I .input_async_reset = "none";
defparam \XIN[4]~I .input_power_up = "low";
defparam \XIN[4]~I .input_register_mode = "none";
defparam \XIN[4]~I .input_sync_reset = "none";
defparam \XIN[4]~I .oe_async_reset = "none";
defparam \XIN[4]~I .oe_power_up = "low";
defparam \XIN[4]~I .oe_register_mode = "none";
defparam \XIN[4]~I .oe_sync_reset = "none";
defparam \XIN[4]~I .operation_mode = "input";
defparam \XIN[4]~I .output_async_reset = "none";
defparam \XIN[4]~I .output_power_up = "low";
defparam \XIN[4]~I .output_register_mode = "none";
defparam \XIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N14
cycloneii_lcell_comb \inst1|RegX|mux8|$00000|auto_generated|result_node[4]~8 (
// Equation(s):
// \inst1|RegX|mux8|$00000|auto_generated|result_node[4]~8_combout  = (\inst|Q1Q0NZN~combout  & ((\inst1|XYSum|inst5|inst1~combout ))) # (!\inst|Q1Q0NZN~combout  & (\XIN~combout [4]))

	.dataa(vcc),
	.datab(\inst|Q1Q0NZN~combout ),
	.datac(\XIN~combout [4]),
	.datad(\inst1|XYSum|inst5|inst1~combout ),
	.cin(gnd),
	.combout(\inst1|RegX|mux8|$00000|auto_generated|result_node[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|RegX|mux8|$00000|auto_generated|result_node[4]~8 .lut_mask = 16'hFC30;
defparam \inst1|RegX|mux8|$00000|auto_generated|result_node[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N22
cycloneii_lcell_comb \inst|enbor (
// Equation(s):
// \inst|enbor~combout  = (!\inst|DQ0~regout  & ((\inst|DQ1~regout  & ((!\inst1|zflag|inst~regout ))) # (!\inst|DQ1~regout  & (\Start~combout ))))

	.dataa(\Start~combout ),
	.datab(\inst|DQ0~regout ),
	.datac(\inst|DQ1~regout ),
	.datad(\inst1|zflag|inst~regout ),
	.cin(gnd),
	.combout(\inst|enbor~combout ),
	.cout());
// synopsys translate_off
defparam \inst|enbor .lut_mask = 16'h0232;
defparam \inst|enbor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N15
cycloneii_lcell_ff \inst1|RegX|ff8|dffs[4] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst1|RegX|mux8|$00000|auto_generated|result_node[4]~8_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|enbor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|RegX|ff8|dffs [4]));

// Location: LCCOMB_X3_Y13_N30
cycloneii_lcell_comb \inst1|RegY|lsmux|mux0|7 (
// Equation(s):
// \inst1|RegY|lsmux|mux0|7~combout  = (\YIN~combout [0] & (((\inst|DQ0~regout ) # (!\inst1|zflag|inst~regout )) # (!\inst|DQ1~regout )))

	.dataa(\YIN~combout [0]),
	.datab(\inst|DQ1~regout ),
	.datac(\inst|DQ0~regout ),
	.datad(\inst1|zflag|inst~regout ),
	.cin(gnd),
	.combout(\inst1|RegY|lsmux|mux0|7~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|RegY|lsmux|mux0|7 .lut_mask = 16'hA2AA;
defparam \inst1|RegY|lsmux|mux0|7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N12
cycloneii_lcell_comb \inst|enaor (
// Equation(s):
// \inst|enaor~combout  = (!\inst|DQ0~regout  & ((\inst|DQ1~regout  & ((\inst1|zflag|inst~regout ))) # (!\inst|DQ1~regout  & (\Start~combout ))))

	.dataa(\inst|DQ1~regout ),
	.datab(\inst|DQ0~regout ),
	.datac(\Start~combout ),
	.datad(\inst1|zflag|inst~regout ),
	.cin(gnd),
	.combout(\inst|enaor~combout ),
	.cout());
// synopsys translate_off
defparam \inst|enaor .lut_mask = 16'h3210;
defparam \inst|enaor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N31
cycloneii_lcell_ff \inst1|RegY|ff8|dffs[0] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst1|RegY|lsmux|mux0|7~combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|enaor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|RegY|ff8|dffs [0]));

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \YIN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\YIN~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(YIN[1]));
// synopsys translate_off
defparam \YIN[1]~I .input_async_reset = "none";
defparam \YIN[1]~I .input_power_up = "low";
defparam \YIN[1]~I .input_register_mode = "none";
defparam \YIN[1]~I .input_sync_reset = "none";
defparam \YIN[1]~I .oe_async_reset = "none";
defparam \YIN[1]~I .oe_power_up = "low";
defparam \YIN[1]~I .oe_register_mode = "none";
defparam \YIN[1]~I .oe_sync_reset = "none";
defparam \YIN[1]~I .operation_mode = "input";
defparam \YIN[1]~I .output_async_reset = "none";
defparam \YIN[1]~I .output_power_up = "low";
defparam \YIN[1]~I .output_register_mode = "none";
defparam \YIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N10
cycloneii_lcell_comb \inst|Q1Q0NZ (
// Equation(s):
// \inst|Q1Q0NZ~combout  = (\inst|DQ1~regout  & (!\inst|DQ0~regout  & \inst1|zflag|inst~regout ))

	.dataa(\inst|DQ1~regout ),
	.datab(vcc),
	.datac(\inst|DQ0~regout ),
	.datad(\inst1|zflag|inst~regout ),
	.cin(gnd),
	.combout(\inst|Q1Q0NZ~combout ),
	.cout());
// synopsys translate_off
defparam \inst|Q1Q0NZ .lut_mask = 16'h0A00;
defparam \inst|Q1Q0NZ .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N0
cycloneii_lcell_comb \inst1|RegY|lsmux|mux1|5~0 (
// Equation(s):
// \inst1|RegY|lsmux|mux1|5~0_combout  = (\inst|Q1Q0NZ~combout  & (\inst1|RegY|ff8|dffs [0])) # (!\inst|Q1Q0NZ~combout  & ((\YIN~combout [1])))

	.dataa(vcc),
	.datab(\inst1|RegY|ff8|dffs [0]),
	.datac(\YIN~combout [1]),
	.datad(\inst|Q1Q0NZ~combout ),
	.cin(gnd),
	.combout(\inst1|RegY|lsmux|mux1|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|RegY|lsmux|mux1|5~0 .lut_mask = 16'hCCF0;
defparam \inst1|RegY|lsmux|mux1|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N1
cycloneii_lcell_ff \inst1|RegY|ff8|dffs[1] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst1|RegY|lsmux|mux1|5~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|enaor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|RegY|ff8|dffs [1]));

// Location: LCCOMB_X3_Y13_N18
cycloneii_lcell_comb \inst1|RegY|lsmux|mux2|5~0 (
// Equation(s):
// \inst1|RegY|lsmux|mux2|5~0_combout  = (\inst|Q1Q0NZ~combout  & ((\inst1|RegY|ff8|dffs [1]))) # (!\inst|Q1Q0NZ~combout  & (\YIN~combout [2]))

	.dataa(\YIN~combout [2]),
	.datab(\inst1|RegY|ff8|dffs [1]),
	.datac(vcc),
	.datad(\inst|Q1Q0NZ~combout ),
	.cin(gnd),
	.combout(\inst1|RegY|lsmux|mux2|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|RegY|lsmux|mux2|5~0 .lut_mask = 16'hCCAA;
defparam \inst1|RegY|lsmux|mux2|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N19
cycloneii_lcell_ff \inst1|RegY|ff8|dffs[2] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst1|RegY|lsmux|mux2|5~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|enaor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|RegY|ff8|dffs [2]));

// Location: LCCOMB_X3_Y13_N16
cycloneii_lcell_comb \inst1|RegY|lsmux|mux3|5~0 (
// Equation(s):
// \inst1|RegY|lsmux|mux3|5~0_combout  = (\inst|Q1Q0NZ~combout  & ((\inst1|RegY|ff8|dffs [2]))) # (!\inst|Q1Q0NZ~combout  & (\YIN~combout [3]))

	.dataa(\YIN~combout [3]),
	.datab(vcc),
	.datac(\inst1|RegY|ff8|dffs [2]),
	.datad(\inst|Q1Q0NZ~combout ),
	.cin(gnd),
	.combout(\inst1|RegY|lsmux|mux3|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|RegY|lsmux|mux3|5~0 .lut_mask = 16'hF0AA;
defparam \inst1|RegY|lsmux|mux3|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N17
cycloneii_lcell_ff \inst1|RegY|ff8|dffs[3] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst1|RegY|lsmux|mux3|5~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|enaor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|RegY|ff8|dffs [3]));

// Location: LCCOMB_X2_Y13_N18
cycloneii_lcell_comb \inst1|XYSum|inst|inst6~0 (
// Equation(s):
// \inst1|XYSum|inst|inst6~0_combout  = (\inst1|RegX|ff8|dffs [0] & (((\inst1|RegY|ff8|dffs [0])))) # (!\inst1|RegX|ff8|dffs [0] & (\inst|DQ0~regout  & (!\inst|DQ1~regout )))

	.dataa(\inst1|RegX|ff8|dffs [0]),
	.datab(\inst|DQ0~regout ),
	.datac(\inst|DQ1~regout ),
	.datad(\inst1|RegY|ff8|dffs [0]),
	.cin(gnd),
	.combout(\inst1|XYSum|inst|inst6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|XYSum|inst|inst6~0 .lut_mask = 16'hAE04;
defparam \inst1|XYSum|inst|inst6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N10
cycloneii_lcell_comb \inst1|XYSum|inst2|inst6~0 (
// Equation(s):
// \inst1|XYSum|inst2|inst6~0_combout  = (\inst1|RegY|ff8|dffs [1] & ((\inst1|XYSum|inst|inst6~0_combout ) # (\inst1|RegX|ff8|dffs [1] $ (\inst|inst16~combout )))) # (!\inst1|RegY|ff8|dffs [1] & (\inst1|XYSum|inst|inst6~0_combout  & (\inst1|RegX|ff8|dffs [1] 
// $ (\inst|inst16~combout ))))

	.dataa(\inst1|RegX|ff8|dffs [1]),
	.datab(\inst1|RegY|ff8|dffs [1]),
	.datac(\inst|inst16~combout ),
	.datad(\inst1|XYSum|inst|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst1|XYSum|inst2|inst6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|XYSum|inst2|inst6~0 .lut_mask = 16'hDE48;
defparam \inst1|XYSum|inst2|inst6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N28
cycloneii_lcell_comb \inst1|XYSum|inst3|inst6~0 (
// Equation(s):
// \inst1|XYSum|inst3|inst6~0_combout  = (\inst1|RegY|ff8|dffs [2] & ((\inst1|XYSum|inst2|inst6~0_combout ) # (\inst1|RegX|ff8|dffs [2] $ (\inst|inst16~combout )))) # (!\inst1|RegY|ff8|dffs [2] & (\inst1|XYSum|inst2|inst6~0_combout  & (\inst1|RegX|ff8|dffs 
// [2] $ (\inst|inst16~combout ))))

	.dataa(\inst1|RegX|ff8|dffs [2]),
	.datab(\inst1|RegY|ff8|dffs [2]),
	.datac(\inst|inst16~combout ),
	.datad(\inst1|XYSum|inst2|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst1|XYSum|inst3|inst6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|XYSum|inst3|inst6~0 .lut_mask = 16'hDE48;
defparam \inst1|XYSum|inst3|inst6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N30
cycloneii_lcell_comb \inst1|XYSum|inst4|inst6~0 (
// Equation(s):
// \inst1|XYSum|inst4|inst6~0_combout  = (\inst1|RegY|ff8|dffs [3] & ((\inst1|XYSum|inst3|inst6~0_combout ) # (\inst1|RegX|ff8|dffs [3] $ (\inst|inst16~combout )))) # (!\inst1|RegY|ff8|dffs [3] & (\inst1|XYSum|inst3|inst6~0_combout  & (\inst1|RegX|ff8|dffs 
// [3] $ (\inst|inst16~combout ))))

	.dataa(\inst1|RegX|ff8|dffs [3]),
	.datab(\inst|inst16~combout ),
	.datac(\inst1|RegY|ff8|dffs [3]),
	.datad(\inst1|XYSum|inst3|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst1|XYSum|inst4|inst6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|XYSum|inst4|inst6~0 .lut_mask = 16'hF660;
defparam \inst1|XYSum|inst4|inst6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N22
cycloneii_lcell_comb \inst1|XYSum|inst5|inst1 (
// Equation(s):
// \inst1|XYSum|inst5|inst1~combout  = \inst1|RegY|ff8|dffs [4] $ (\inst|inst16~combout  $ (\inst1|RegX|ff8|dffs [4] $ (\inst1|XYSum|inst4|inst6~0_combout )))

	.dataa(\inst1|RegY|ff8|dffs [4]),
	.datab(\inst|inst16~combout ),
	.datac(\inst1|RegX|ff8|dffs [4]),
	.datad(\inst1|XYSum|inst4|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst1|XYSum|inst5|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|XYSum|inst5|inst1 .lut_mask = 16'h6996;
defparam \inst1|XYSum|inst5|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \YIN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\YIN~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(YIN[4]));
// synopsys translate_off
defparam \YIN[4]~I .input_async_reset = "none";
defparam \YIN[4]~I .input_power_up = "low";
defparam \YIN[4]~I .input_register_mode = "none";
defparam \YIN[4]~I .input_sync_reset = "none";
defparam \YIN[4]~I .oe_async_reset = "none";
defparam \YIN[4]~I .oe_power_up = "low";
defparam \YIN[4]~I .oe_register_mode = "none";
defparam \YIN[4]~I .oe_sync_reset = "none";
defparam \YIN[4]~I .operation_mode = "input";
defparam \YIN[4]~I .output_async_reset = "none";
defparam \YIN[4]~I .output_power_up = "low";
defparam \YIN[4]~I .output_register_mode = "none";
defparam \YIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N14
cycloneii_lcell_comb \inst1|RegY|lsmux|mux4|5~0 (
// Equation(s):
// \inst1|RegY|lsmux|mux4|5~0_combout  = (\inst|Q1Q0NZ~combout  & (\inst1|RegY|ff8|dffs [3])) # (!\inst|Q1Q0NZ~combout  & ((\YIN~combout [4])))

	.dataa(\inst|Q1Q0NZ~combout ),
	.datab(\inst1|RegY|ff8|dffs [3]),
	.datac(vcc),
	.datad(\YIN~combout [4]),
	.cin(gnd),
	.combout(\inst1|RegY|lsmux|mux4|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|RegY|lsmux|mux4|5~0 .lut_mask = 16'hDD88;
defparam \inst1|RegY|lsmux|mux4|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N15
cycloneii_lcell_ff \inst1|RegY|ff8|dffs[4] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst1|RegY|lsmux|mux4|5~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|enaor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|RegY|ff8|dffs [4]));

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \YIN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\YIN~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(YIN[5]));
// synopsys translate_off
defparam \YIN[5]~I .input_async_reset = "none";
defparam \YIN[5]~I .input_power_up = "low";
defparam \YIN[5]~I .input_register_mode = "none";
defparam \YIN[5]~I .input_sync_reset = "none";
defparam \YIN[5]~I .oe_async_reset = "none";
defparam \YIN[5]~I .oe_power_up = "low";
defparam \YIN[5]~I .oe_register_mode = "none";
defparam \YIN[5]~I .oe_sync_reset = "none";
defparam \YIN[5]~I .operation_mode = "input";
defparam \YIN[5]~I .output_async_reset = "none";
defparam \YIN[5]~I .output_power_up = "low";
defparam \YIN[5]~I .output_register_mode = "none";
defparam \YIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N4
cycloneii_lcell_comb \inst1|RegY|lsmux|mux5|5~0 (
// Equation(s):
// \inst1|RegY|lsmux|mux5|5~0_combout  = (\inst|Q1Q0NZ~combout  & (\inst1|RegY|ff8|dffs [4])) # (!\inst|Q1Q0NZ~combout  & ((\YIN~combout [5])))

	.dataa(\inst|Q1Q0NZ~combout ),
	.datab(vcc),
	.datac(\inst1|RegY|ff8|dffs [4]),
	.datad(\YIN~combout [5]),
	.cin(gnd),
	.combout(\inst1|RegY|lsmux|mux5|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|RegY|lsmux|mux5|5~0 .lut_mask = 16'hF5A0;
defparam \inst1|RegY|lsmux|mux5|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N5
cycloneii_lcell_ff \inst1|RegY|ff8|dffs[5] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst1|RegY|lsmux|mux5|5~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|enaor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|RegY|ff8|dffs [5]));

// Location: LCCOMB_X1_Y13_N28
cycloneii_lcell_comb \inst1|XYSum|inst5|inst6~0 (
// Equation(s):
// \inst1|XYSum|inst5|inst6~0_combout  = (\inst1|RegY|ff8|dffs [4] & ((\inst1|XYSum|inst4|inst6~0_combout ) # (\inst|inst16~combout  $ (\inst1|RegX|ff8|dffs [4])))) # (!\inst1|RegY|ff8|dffs [4] & (\inst1|XYSum|inst4|inst6~0_combout  & (\inst|inst16~combout  
// $ (\inst1|RegX|ff8|dffs [4]))))

	.dataa(\inst1|RegY|ff8|dffs [4]),
	.datab(\inst|inst16~combout ),
	.datac(\inst1|RegX|ff8|dffs [4]),
	.datad(\inst1|XYSum|inst4|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst1|XYSum|inst5|inst6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|XYSum|inst5|inst6~0 .lut_mask = 16'hBE28;
defparam \inst1|XYSum|inst5|inst6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N24
cycloneii_lcell_comb \inst1|XYSum|inst6|inst1 (
// Equation(s):
// \inst1|XYSum|inst6|inst1~combout  = \inst1|RegX|ff8|dffs [5] $ (\inst|inst16~combout  $ (\inst1|RegY|ff8|dffs [5] $ (\inst1|XYSum|inst5|inst6~0_combout )))

	.dataa(\inst1|RegX|ff8|dffs [5]),
	.datab(\inst|inst16~combout ),
	.datac(\inst1|RegY|ff8|dffs [5]),
	.datad(\inst1|XYSum|inst5|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst1|XYSum|inst6|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|XYSum|inst6|inst1 .lut_mask = 16'h6996;
defparam \inst1|XYSum|inst6|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \YIN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\YIN~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(YIN[6]));
// synopsys translate_off
defparam \YIN[6]~I .input_async_reset = "none";
defparam \YIN[6]~I .input_power_up = "low";
defparam \YIN[6]~I .input_register_mode = "none";
defparam \YIN[6]~I .input_sync_reset = "none";
defparam \YIN[6]~I .oe_async_reset = "none";
defparam \YIN[6]~I .oe_power_up = "low";
defparam \YIN[6]~I .oe_register_mode = "none";
defparam \YIN[6]~I .oe_sync_reset = "none";
defparam \YIN[6]~I .operation_mode = "input";
defparam \YIN[6]~I .output_async_reset = "none";
defparam \YIN[6]~I .output_power_up = "low";
defparam \YIN[6]~I .output_register_mode = "none";
defparam \YIN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N22
cycloneii_lcell_comb \inst1|RegY|lsmux|mux6|5~0 (
// Equation(s):
// \inst1|RegY|lsmux|mux6|5~0_combout  = (\inst|Q1Q0NZ~combout  & (\inst1|RegY|ff8|dffs [5])) # (!\inst|Q1Q0NZ~combout  & ((\YIN~combout [6])))

	.dataa(\inst|Q1Q0NZ~combout ),
	.datab(vcc),
	.datac(\inst1|RegY|ff8|dffs [5]),
	.datad(\YIN~combout [6]),
	.cin(gnd),
	.combout(\inst1|RegY|lsmux|mux6|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|RegY|lsmux|mux6|5~0 .lut_mask = 16'hF5A0;
defparam \inst1|RegY|lsmux|mux6|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N23
cycloneii_lcell_ff \inst1|RegY|ff8|dffs[6] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst1|RegY|lsmux|mux6|5~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|enaor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|RegY|ff8|dffs [6]));

// Location: LCCOMB_X1_Y13_N2
cycloneii_lcell_comb \inst1|XYSum|inst6|inst6~0 (
// Equation(s):
// \inst1|XYSum|inst6|inst6~0_combout  = (\inst1|RegY|ff8|dffs [5] & ((\inst1|XYSum|inst5|inst6~0_combout ) # (\inst1|RegX|ff8|dffs [5] $ (\inst|inst16~combout )))) # (!\inst1|RegY|ff8|dffs [5] & (\inst1|XYSum|inst5|inst6~0_combout  & (\inst1|RegX|ff8|dffs 
// [5] $ (\inst|inst16~combout ))))

	.dataa(\inst1|RegX|ff8|dffs [5]),
	.datab(\inst|inst16~combout ),
	.datac(\inst1|RegY|ff8|dffs [5]),
	.datad(\inst1|XYSum|inst5|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst1|XYSum|inst6|inst6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|XYSum|inst6|inst6~0 .lut_mask = 16'hF660;
defparam \inst1|XYSum|inst6|inst6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N0
cycloneii_lcell_comb \inst1|XYSum|inst7|inst6~0 (
// Equation(s):
// \inst1|XYSum|inst7|inst6~0_combout  = (\inst1|RegY|ff8|dffs [6] & ((\inst1|XYSum|inst6|inst6~0_combout ) # (\inst1|RegX|ff8|dffs [6] $ (\inst|inst16~combout )))) # (!\inst1|RegY|ff8|dffs [6] & (\inst1|XYSum|inst6|inst6~0_combout  & (\inst1|RegX|ff8|dffs 
// [6] $ (\inst|inst16~combout ))))

	.dataa(\inst1|RegX|ff8|dffs [6]),
	.datab(\inst|inst16~combout ),
	.datac(\inst1|RegY|ff8|dffs [6]),
	.datad(\inst1|XYSum|inst6|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst1|XYSum|inst7|inst6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|XYSum|inst7|inst6~0 .lut_mask = 16'hF660;
defparam \inst1|XYSum|inst7|inst6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N4
cycloneii_lcell_comb \inst1|RegX|mux8|$00000|auto_generated|result_node[7]~5 (
// Equation(s):
// \inst1|RegX|mux8|$00000|auto_generated|result_node[7]~5_combout  = (\inst|Q1Q0NZN~combout  & ((\inst1|XYSum|inst8|inst1~0_combout  $ (\inst1|XYSum|inst7|inst6~0_combout )))) # (!\inst|Q1Q0NZN~combout  & (\XIN~combout [7]))

	.dataa(\XIN~combout [7]),
	.datab(\inst1|XYSum|inst8|inst1~0_combout ),
	.datac(\inst|Q1Q0NZN~combout ),
	.datad(\inst1|XYSum|inst7|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst1|RegX|mux8|$00000|auto_generated|result_node[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|RegX|mux8|$00000|auto_generated|result_node[7]~5 .lut_mask = 16'h3ACA;
defparam \inst1|RegX|mux8|$00000|auto_generated|result_node[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N5
cycloneii_lcell_ff \inst1|RegX|ff8|dffs[7] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst1|RegX|mux8|$00000|auto_generated|result_node[7]~5_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|enbor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|RegX|ff8|dffs [7]));

// Location: LCCOMB_X1_Y13_N18
cycloneii_lcell_comb \inst1|XYSum|inst8|inst1~0 (
// Equation(s):
// \inst1|XYSum|inst8|inst1~0_combout  = \inst1|RegY|ff8|dffs [7] $ (\inst1|RegX|ff8|dffs [7] $ (((\inst|DQ0~regout  & !\inst|DQ1~regout ))))

	.dataa(\inst1|RegY|ff8|dffs [7]),
	.datab(\inst|DQ0~regout ),
	.datac(\inst1|RegX|ff8|dffs [7]),
	.datad(\inst|DQ1~regout ),
	.cin(gnd),
	.combout(\inst1|XYSum|inst8|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|XYSum|inst8|inst1~0 .lut_mask = 16'h5A96;
defparam \inst1|XYSum|inst8|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N12
cycloneii_lcell_comb \inst1|zflag|inst3~2 (
// Equation(s):
// \inst1|zflag|inst3~2_combout  = (\inst1|zflag|inst3~5_combout  & ((\inst1|XYSum|inst8|inst1~0_combout  & ((!\inst1|XYSum|inst6|inst6~0_combout ) # (!\inst1|RegY|ff8|dffs [6]))) # (!\inst1|XYSum|inst8|inst1~0_combout  & ((\inst1|RegY|ff8|dffs [6]) # 
// (\inst1|XYSum|inst6|inst6~0_combout ))))) # (!\inst1|zflag|inst3~5_combout  & ((\inst1|RegY|ff8|dffs [6] $ (!\inst1|XYSum|inst6|inst6~0_combout )) # (!\inst1|XYSum|inst8|inst1~0_combout )))

	.dataa(\inst1|zflag|inst3~5_combout ),
	.datab(\inst1|XYSum|inst8|inst1~0_combout ),
	.datac(\inst1|RegY|ff8|dffs [6]),
	.datad(\inst1|XYSum|inst6|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst1|zflag|inst3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|zflag|inst3~2 .lut_mask = 16'h7BBD;
defparam \inst1|zflag|inst3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N16
cycloneii_lcell_comb \inst1|zflag|inst3~4 (
// Equation(s):
// \inst1|zflag|inst3~4_combout  = (!\inst1|zflag|inst3~3_combout  & (!\inst1|XYSum|inst5|inst1~combout  & (!\inst1|XYSum|inst6|inst1~combout  & !\inst1|zflag|inst3~2_combout )))

	.dataa(\inst1|zflag|inst3~3_combout ),
	.datab(\inst1|XYSum|inst5|inst1~combout ),
	.datac(\inst1|XYSum|inst6|inst1~combout ),
	.datad(\inst1|zflag|inst3~2_combout ),
	.cin(gnd),
	.combout(\inst1|zflag|inst3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|zflag|inst3~4 .lut_mask = 16'h0001;
defparam \inst1|zflag|inst3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N17
cycloneii_lcell_ff \inst1|zflag|inst (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst1|zflag|inst3~4_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|zflag|inst~regout ));

// Location: LCCOMB_X1_Y14_N0
cycloneii_lcell_comb \inst4|WideOr0~0 (
// Equation(s):
// \inst4|WideOr0~0_combout  = (\inst1|RegY|ff8|dffs [3] & ((\inst1|RegY|ff8|dffs [0]) # (\inst1|RegY|ff8|dffs [2] $ (\inst1|RegY|ff8|dffs [1])))) # (!\inst1|RegY|ff8|dffs [3] & ((\inst1|RegY|ff8|dffs [2]) # (\inst1|RegY|ff8|dffs [0] $ (\inst1|RegY|ff8|dffs 
// [1]))))

	.dataa(\inst1|RegY|ff8|dffs [0]),
	.datab(\inst1|RegY|ff8|dffs [2]),
	.datac(\inst1|RegY|ff8|dffs [3]),
	.datad(\inst1|RegY|ff8|dffs [1]),
	.cin(gnd),
	.combout(\inst4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr0~0 .lut_mask = 16'hBDEE;
defparam \inst4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N30
cycloneii_lcell_comb \inst4|WideOr1~0 (
// Equation(s):
// \inst4|WideOr1~0_combout  = (\inst1|RegY|ff8|dffs [2] & (!\inst1|RegY|ff8|dffs [0] & ((\inst1|RegY|ff8|dffs [3]) # (!\inst1|RegY|ff8|dffs [1])))) # (!\inst1|RegY|ff8|dffs [2] & (\inst1|RegY|ff8|dffs [3] & (\inst1|RegY|ff8|dffs [0] $ (!\inst1|RegY|ff8|dffs 
// [1]))))

	.dataa(\inst1|RegY|ff8|dffs [0]),
	.datab(\inst1|RegY|ff8|dffs [2]),
	.datac(\inst1|RegY|ff8|dffs [3]),
	.datad(\inst1|RegY|ff8|dffs [1]),
	.cin(gnd),
	.combout(\inst4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr1~0 .lut_mask = 16'h6054;
defparam \inst4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N28
cycloneii_lcell_comb \inst4|WideOr2~0 (
// Equation(s):
// \inst4|WideOr2~0_combout  = (\inst1|RegY|ff8|dffs [2] & (!\inst1|RegY|ff8|dffs [0] & (\inst1|RegY|ff8|dffs [3]))) # (!\inst1|RegY|ff8|dffs [2] & ((\inst1|RegY|ff8|dffs [1] & (!\inst1|RegY|ff8|dffs [0])) # (!\inst1|RegY|ff8|dffs [1] & 
// ((\inst1|RegY|ff8|dffs [3])))))

	.dataa(\inst1|RegY|ff8|dffs [0]),
	.datab(\inst1|RegY|ff8|dffs [2]),
	.datac(\inst1|RegY|ff8|dffs [3]),
	.datad(\inst1|RegY|ff8|dffs [1]),
	.cin(gnd),
	.combout(\inst4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr2~0 .lut_mask = 16'h5170;
defparam \inst4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N14
cycloneii_lcell_comb \inst4|WideOr3~0 (
// Equation(s):
// \inst4|WideOr3~0_combout  = (\inst1|RegY|ff8|dffs [3] & ((\inst1|RegY|ff8|dffs [2] $ (!\inst1|RegY|ff8|dffs [1])))) # (!\inst1|RegY|ff8|dffs [3] & ((\inst1|RegY|ff8|dffs [0] & (\inst1|RegY|ff8|dffs [2] & !\inst1|RegY|ff8|dffs [1])) # 
// (!\inst1|RegY|ff8|dffs [0] & (!\inst1|RegY|ff8|dffs [2] & \inst1|RegY|ff8|dffs [1]))))

	.dataa(\inst1|RegY|ff8|dffs [0]),
	.datab(\inst1|RegY|ff8|dffs [2]),
	.datac(\inst1|RegY|ff8|dffs [3]),
	.datad(\inst1|RegY|ff8|dffs [1]),
	.cin(gnd),
	.combout(\inst4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr3~0 .lut_mask = 16'hC138;
defparam \inst4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N26
cycloneii_lcell_comb \inst4|WideOr4~0 (
// Equation(s):
// \inst4|WideOr4~0_combout  = (\inst1|RegY|ff8|dffs [0] & (\inst1|RegY|ff8|dffs [1] & ((\inst1|RegY|ff8|dffs [2]) # (!\inst1|RegY|ff8|dffs [3])))) # (!\inst1|RegY|ff8|dffs [0] & (!\inst1|RegY|ff8|dffs [3] & (\inst1|RegY|ff8|dffs [2] & !\inst1|RegY|ff8|dffs 
// [1])))

	.dataa(\inst1|RegY|ff8|dffs [3]),
	.datab(\inst1|RegY|ff8|dffs [2]),
	.datac(\inst1|RegY|ff8|dffs [0]),
	.datad(\inst1|RegY|ff8|dffs [1]),
	.cin(gnd),
	.combout(\inst4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr4~0 .lut_mask = 16'hD004;
defparam \inst4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N20
cycloneii_lcell_comb \inst4|WideOr5~0 (
// Equation(s):
// \inst4|WideOr5~0_combout  = (\inst1|RegY|ff8|dffs [0] & ((\inst1|RegY|ff8|dffs [3] & ((\inst1|RegY|ff8|dffs [2]))) # (!\inst1|RegY|ff8|dffs [3] & (\inst1|RegY|ff8|dffs [1])))) # (!\inst1|RegY|ff8|dffs [0] & (\inst1|RegY|ff8|dffs [1] & 
// (\inst1|RegY|ff8|dffs [2] $ (\inst1|RegY|ff8|dffs [3]))))

	.dataa(\inst1|RegY|ff8|dffs [0]),
	.datab(\inst1|RegY|ff8|dffs [1]),
	.datac(\inst1|RegY|ff8|dffs [2]),
	.datad(\inst1|RegY|ff8|dffs [3]),
	.cin(gnd),
	.combout(\inst4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \inst4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N26
cycloneii_lcell_comb \inst4|WideOr6~0 (
// Equation(s):
// \inst4|WideOr6~0_combout  = (\inst1|RegY|ff8|dffs [0] & (\inst1|RegY|ff8|dffs [3] & (\inst1|RegY|ff8|dffs [1] $ (\inst1|RegY|ff8|dffs [2])))) # (!\inst1|RegY|ff8|dffs [0] & (!\inst1|RegY|ff8|dffs [2] & (\inst1|RegY|ff8|dffs [1] $ (\inst1|RegY|ff8|dffs 
// [3]))))

	.dataa(\inst1|RegY|ff8|dffs [0]),
	.datab(\inst1|RegY|ff8|dffs [1]),
	.datac(\inst1|RegY|ff8|dffs [2]),
	.datad(\inst1|RegY|ff8|dffs [3]),
	.cin(gnd),
	.combout(\inst4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr6~0 .lut_mask = 16'h2904;
defparam \inst4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \YIN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\YIN~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(YIN[7]));
// synopsys translate_off
defparam \YIN[7]~I .input_async_reset = "none";
defparam \YIN[7]~I .input_power_up = "low";
defparam \YIN[7]~I .input_register_mode = "none";
defparam \YIN[7]~I .input_sync_reset = "none";
defparam \YIN[7]~I .oe_async_reset = "none";
defparam \YIN[7]~I .oe_power_up = "low";
defparam \YIN[7]~I .oe_register_mode = "none";
defparam \YIN[7]~I .oe_sync_reset = "none";
defparam \YIN[7]~I .operation_mode = "input";
defparam \YIN[7]~I .output_async_reset = "none";
defparam \YIN[7]~I .output_power_up = "low";
defparam \YIN[7]~I .output_register_mode = "none";
defparam \YIN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N28
cycloneii_lcell_comb \inst1|RegY|lsmux|mux7|5~0 (
// Equation(s):
// \inst1|RegY|lsmux|mux7|5~0_combout  = (\inst|Q1Q0NZ~combout  & (\inst1|RegY|ff8|dffs [6])) # (!\inst|Q1Q0NZ~combout  & ((\YIN~combout [7])))

	.dataa(\inst|Q1Q0NZ~combout ),
	.datab(\inst1|RegY|ff8|dffs [6]),
	.datac(vcc),
	.datad(\YIN~combout [7]),
	.cin(gnd),
	.combout(\inst1|RegY|lsmux|mux7|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|RegY|lsmux|mux7|5~0 .lut_mask = 16'hDD88;
defparam \inst1|RegY|lsmux|mux7|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N29
cycloneii_lcell_ff \inst1|RegY|ff8|dffs[7] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst1|RegY|lsmux|mux7|5~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|enaor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|RegY|ff8|dffs [7]));

// Location: LCCOMB_X1_Y15_N12
cycloneii_lcell_comb \inst5|WideOr0~0 (
// Equation(s):
// \inst5|WideOr0~0_combout  = (\inst1|RegY|ff8|dffs [7] & ((\inst1|RegY|ff8|dffs [4]) # (\inst1|RegY|ff8|dffs [5] $ (\inst1|RegY|ff8|dffs [6])))) # (!\inst1|RegY|ff8|dffs [7] & ((\inst1|RegY|ff8|dffs [6]) # (\inst1|RegY|ff8|dffs [4] $ (\inst1|RegY|ff8|dffs 
// [5]))))

	.dataa(\inst1|RegY|ff8|dffs [4]),
	.datab(\inst1|RegY|ff8|dffs [7]),
	.datac(\inst1|RegY|ff8|dffs [5]),
	.datad(\inst1|RegY|ff8|dffs [6]),
	.cin(gnd),
	.combout(\inst5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|WideOr0~0 .lut_mask = 16'hBFDA;
defparam \inst5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N2
cycloneii_lcell_comb \inst5|WideOr1~0 (
// Equation(s):
// \inst5|WideOr1~0_combout  = (\inst1|RegY|ff8|dffs [7] & (\inst1|RegY|ff8|dffs [4] $ (((\inst1|RegY|ff8|dffs [6]) # (!\inst1|RegY|ff8|dffs [5]))))) # (!\inst1|RegY|ff8|dffs [7] & (!\inst1|RegY|ff8|dffs [4] & (!\inst1|RegY|ff8|dffs [5] & 
// \inst1|RegY|ff8|dffs [6])))

	.dataa(\inst1|RegY|ff8|dffs [4]),
	.datab(\inst1|RegY|ff8|dffs [7]),
	.datac(\inst1|RegY|ff8|dffs [5]),
	.datad(\inst1|RegY|ff8|dffs [6]),
	.cin(gnd),
	.combout(\inst5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|WideOr1~0 .lut_mask = 16'h4584;
defparam \inst5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N0
cycloneii_lcell_comb \inst5|WideOr2~0 (
// Equation(s):
// \inst5|WideOr2~0_combout  = (\inst1|RegY|ff8|dffs [6] & (!\inst1|RegY|ff8|dffs [4] & (\inst1|RegY|ff8|dffs [7]))) # (!\inst1|RegY|ff8|dffs [6] & ((\inst1|RegY|ff8|dffs [5] & (!\inst1|RegY|ff8|dffs [4])) # (!\inst1|RegY|ff8|dffs [5] & 
// ((\inst1|RegY|ff8|dffs [7])))))

	.dataa(\inst1|RegY|ff8|dffs [4]),
	.datab(\inst1|RegY|ff8|dffs [7]),
	.datac(\inst1|RegY|ff8|dffs [5]),
	.datad(\inst1|RegY|ff8|dffs [6]),
	.cin(gnd),
	.combout(\inst5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|WideOr2~0 .lut_mask = 16'h445C;
defparam \inst5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N22
cycloneii_lcell_comb \inst5|WideOr3~0 (
// Equation(s):
// \inst5|WideOr3~0_combout  = (\inst1|RegY|ff8|dffs [7] & ((\inst1|RegY|ff8|dffs [5] $ (!\inst1|RegY|ff8|dffs [6])))) # (!\inst1|RegY|ff8|dffs [7] & ((\inst1|RegY|ff8|dffs [4] & (!\inst1|RegY|ff8|dffs [5] & \inst1|RegY|ff8|dffs [6])) # 
// (!\inst1|RegY|ff8|dffs [4] & (\inst1|RegY|ff8|dffs [5] & !\inst1|RegY|ff8|dffs [6]))))

	.dataa(\inst1|RegY|ff8|dffs [4]),
	.datab(\inst1|RegY|ff8|dffs [7]),
	.datac(\inst1|RegY|ff8|dffs [5]),
	.datad(\inst1|RegY|ff8|dffs [6]),
	.cin(gnd),
	.combout(\inst5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|WideOr3~0 .lut_mask = 16'hC21C;
defparam \inst5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N28
cycloneii_lcell_comb \inst5|WideOr4~0 (
// Equation(s):
// \inst5|WideOr4~0_combout  = (\inst1|RegY|ff8|dffs [4] & (\inst1|RegY|ff8|dffs [5] & ((\inst1|RegY|ff8|dffs [6]) # (!\inst1|RegY|ff8|dffs [7])))) # (!\inst1|RegY|ff8|dffs [4] & (!\inst1|RegY|ff8|dffs [7] & (!\inst1|RegY|ff8|dffs [5] & \inst1|RegY|ff8|dffs 
// [6])))

	.dataa(\inst1|RegY|ff8|dffs [4]),
	.datab(\inst1|RegY|ff8|dffs [7]),
	.datac(\inst1|RegY|ff8|dffs [5]),
	.datad(\inst1|RegY|ff8|dffs [6]),
	.cin(gnd),
	.combout(\inst5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|WideOr4~0 .lut_mask = 16'hA120;
defparam \inst5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N14
cycloneii_lcell_comb \inst5|WideOr5~0 (
// Equation(s):
// \inst5|WideOr5~0_combout  = (\inst1|RegY|ff8|dffs [4] & ((\inst1|RegY|ff8|dffs [7] & ((\inst1|RegY|ff8|dffs [6]))) # (!\inst1|RegY|ff8|dffs [7] & (\inst1|RegY|ff8|dffs [5])))) # (!\inst1|RegY|ff8|dffs [4] & (\inst1|RegY|ff8|dffs [5] & 
// (\inst1|RegY|ff8|dffs [7] $ (\inst1|RegY|ff8|dffs [6]))))

	.dataa(\inst1|RegY|ff8|dffs [4]),
	.datab(\inst1|RegY|ff8|dffs [7]),
	.datac(\inst1|RegY|ff8|dffs [5]),
	.datad(\inst1|RegY|ff8|dffs [6]),
	.cin(gnd),
	.combout(\inst5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|WideOr5~0 .lut_mask = 16'hB860;
defparam \inst5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N16
cycloneii_lcell_comb \inst5|WideOr6~0 (
// Equation(s):
// \inst5|WideOr6~0_combout  = (\inst1|RegY|ff8|dffs [4] & (\inst1|RegY|ff8|dffs [7] & (\inst1|RegY|ff8|dffs [5] $ (\inst1|RegY|ff8|dffs [6])))) # (!\inst1|RegY|ff8|dffs [4] & (!\inst1|RegY|ff8|dffs [6] & (\inst1|RegY|ff8|dffs [7] $ (\inst1|RegY|ff8|dffs 
// [5]))))

	.dataa(\inst1|RegY|ff8|dffs [4]),
	.datab(\inst1|RegY|ff8|dffs [7]),
	.datac(\inst1|RegY|ff8|dffs [5]),
	.datad(\inst1|RegY|ff8|dffs [6]),
	.cin(gnd),
	.combout(\inst5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|WideOr6~0 .lut_mask = 16'h0894;
defparam \inst5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \XIN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\XIN~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(XIN[2]));
// synopsys translate_off
defparam \XIN[2]~I .input_async_reset = "none";
defparam \XIN[2]~I .input_power_up = "low";
defparam \XIN[2]~I .input_register_mode = "none";
defparam \XIN[2]~I .input_sync_reset = "none";
defparam \XIN[2]~I .oe_async_reset = "none";
defparam \XIN[2]~I .oe_power_up = "low";
defparam \XIN[2]~I .oe_register_mode = "none";
defparam \XIN[2]~I .oe_sync_reset = "none";
defparam \XIN[2]~I .operation_mode = "input";
defparam \XIN[2]~I .output_async_reset = "none";
defparam \XIN[2]~I .output_power_up = "low";
defparam \XIN[2]~I .output_register_mode = "none";
defparam \XIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N2
cycloneii_lcell_comb \inst1|XYSum|inst3|inst1 (
// Equation(s):
// \inst1|XYSum|inst3|inst1~combout  = \inst|inst16~combout  $ (\inst1|RegY|ff8|dffs [2] $ (\inst1|RegX|ff8|dffs [2] $ (\inst1|XYSum|inst2|inst6~0_combout )))

	.dataa(\inst|inst16~combout ),
	.datab(\inst1|RegY|ff8|dffs [2]),
	.datac(\inst1|RegX|ff8|dffs [2]),
	.datad(\inst1|XYSum|inst2|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst1|XYSum|inst3|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|XYSum|inst3|inst1 .lut_mask = 16'h6996;
defparam \inst1|XYSum|inst3|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N8
cycloneii_lcell_comb \inst1|RegX|mux8|$00000|auto_generated|result_node[2]~3 (
// Equation(s):
// \inst1|RegX|mux8|$00000|auto_generated|result_node[2]~3_combout  = (\inst|Q1Q0NZN~combout  & ((\inst1|XYSum|inst3|inst1~combout ))) # (!\inst|Q1Q0NZN~combout  & (\XIN~combout [2]))

	.dataa(vcc),
	.datab(\XIN~combout [2]),
	.datac(\inst|Q1Q0NZN~combout ),
	.datad(\inst1|XYSum|inst3|inst1~combout ),
	.cin(gnd),
	.combout(\inst1|RegX|mux8|$00000|auto_generated|result_node[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|RegX|mux8|$00000|auto_generated|result_node[2]~3 .lut_mask = 16'hFC0C;
defparam \inst1|RegX|mux8|$00000|auto_generated|result_node[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y13_N9
cycloneii_lcell_ff \inst1|RegX|ff8|dffs[2] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst1|RegX|mux8|$00000|auto_generated|result_node[2]~3_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|enbor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|RegX|ff8|dffs [2]));

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \XIN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\XIN~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(XIN[3]));
// synopsys translate_off
defparam \XIN[3]~I .input_async_reset = "none";
defparam \XIN[3]~I .input_power_up = "low";
defparam \XIN[3]~I .input_register_mode = "none";
defparam \XIN[3]~I .input_sync_reset = "none";
defparam \XIN[3]~I .oe_async_reset = "none";
defparam \XIN[3]~I .oe_power_up = "low";
defparam \XIN[3]~I .oe_register_mode = "none";
defparam \XIN[3]~I .oe_sync_reset = "none";
defparam \XIN[3]~I .operation_mode = "input";
defparam \XIN[3]~I .output_async_reset = "none";
defparam \XIN[3]~I .output_power_up = "low";
defparam \XIN[3]~I .output_register_mode = "none";
defparam \XIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N26
cycloneii_lcell_comb \inst1|XYSum|inst4|inst1 (
// Equation(s):
// \inst1|XYSum|inst4|inst1~combout  = \inst1|RegX|ff8|dffs [3] $ (\inst|inst16~combout  $ (\inst1|RegY|ff8|dffs [3] $ (\inst1|XYSum|inst3|inst6~0_combout )))

	.dataa(\inst1|RegX|ff8|dffs [3]),
	.datab(\inst|inst16~combout ),
	.datac(\inst1|RegY|ff8|dffs [3]),
	.datad(\inst1|XYSum|inst3|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst1|XYSum|inst4|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|XYSum|inst4|inst1 .lut_mask = 16'h6996;
defparam \inst1|XYSum|inst4|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N12
cycloneii_lcell_comb \inst1|RegX|mux8|$00000|auto_generated|result_node[3]~2 (
// Equation(s):
// \inst1|RegX|mux8|$00000|auto_generated|result_node[3]~2_combout  = (\inst|Q1Q0NZN~combout  & ((\inst1|XYSum|inst4|inst1~combout ))) # (!\inst|Q1Q0NZN~combout  & (\XIN~combout [3]))

	.dataa(\inst|Q1Q0NZN~combout ),
	.datab(vcc),
	.datac(\XIN~combout [3]),
	.datad(\inst1|XYSum|inst4|inst1~combout ),
	.cin(gnd),
	.combout(\inst1|RegX|mux8|$00000|auto_generated|result_node[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|RegX|mux8|$00000|auto_generated|result_node[3]~2 .lut_mask = 16'hFA50;
defparam \inst1|RegX|mux8|$00000|auto_generated|result_node[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y13_N13
cycloneii_lcell_ff \inst1|RegX|ff8|dffs[3] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst1|RegX|mux8|$00000|auto_generated|result_node[3]~2_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|enbor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|RegX|ff8|dffs [3]));

// Location: LCCOMB_X2_Y13_N4
cycloneii_lcell_comb \inst1|XYSum|inst2|inst1 (
// Equation(s):
// \inst1|XYSum|inst2|inst1~combout  = \inst|inst16~combout  $ (\inst1|RegY|ff8|dffs [1] $ (\inst1|RegX|ff8|dffs [1] $ (\inst1|XYSum|inst|inst6~0_combout )))

	.dataa(\inst|inst16~combout ),
	.datab(\inst1|RegY|ff8|dffs [1]),
	.datac(\inst1|RegX|ff8|dffs [1]),
	.datad(\inst1|XYSum|inst|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst1|XYSum|inst2|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|XYSum|inst2|inst1 .lut_mask = 16'h6996;
defparam \inst1|XYSum|inst2|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \XIN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\XIN~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(XIN[1]));
// synopsys translate_off
defparam \XIN[1]~I .input_async_reset = "none";
defparam \XIN[1]~I .input_power_up = "low";
defparam \XIN[1]~I .input_register_mode = "none";
defparam \XIN[1]~I .input_sync_reset = "none";
defparam \XIN[1]~I .oe_async_reset = "none";
defparam \XIN[1]~I .oe_power_up = "low";
defparam \XIN[1]~I .oe_register_mode = "none";
defparam \XIN[1]~I .oe_sync_reset = "none";
defparam \XIN[1]~I .operation_mode = "input";
defparam \XIN[1]~I .output_async_reset = "none";
defparam \XIN[1]~I .output_power_up = "low";
defparam \XIN[1]~I .output_register_mode = "none";
defparam \XIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N24
cycloneii_lcell_comb \inst1|RegX|mux8|$00000|auto_generated|result_node[1]~4 (
// Equation(s):
// \inst1|RegX|mux8|$00000|auto_generated|result_node[1]~4_combout  = (\inst|Q1Q0NZN~combout  & (\inst1|XYSum|inst2|inst1~combout )) # (!\inst|Q1Q0NZN~combout  & ((\XIN~combout [1])))

	.dataa(vcc),
	.datab(\inst1|XYSum|inst2|inst1~combout ),
	.datac(\inst|Q1Q0NZN~combout ),
	.datad(\XIN~combout [1]),
	.cin(gnd),
	.combout(\inst1|RegX|mux8|$00000|auto_generated|result_node[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|RegX|mux8|$00000|auto_generated|result_node[1]~4 .lut_mask = 16'hCFC0;
defparam \inst1|RegX|mux8|$00000|auto_generated|result_node[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y13_N25
cycloneii_lcell_ff \inst1|RegX|ff8|dffs[1] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst1|RegX|mux8|$00000|auto_generated|result_node[1]~4_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|enbor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|RegX|ff8|dffs [1]));

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \XIN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\XIN~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(XIN[0]));
// synopsys translate_off
defparam \XIN[0]~I .input_async_reset = "none";
defparam \XIN[0]~I .input_power_up = "low";
defparam \XIN[0]~I .input_register_mode = "none";
defparam \XIN[0]~I .input_sync_reset = "none";
defparam \XIN[0]~I .oe_async_reset = "none";
defparam \XIN[0]~I .oe_power_up = "low";
defparam \XIN[0]~I .oe_register_mode = "none";
defparam \XIN[0]~I .oe_sync_reset = "none";
defparam \XIN[0]~I .operation_mode = "input";
defparam \XIN[0]~I .output_async_reset = "none";
defparam \XIN[0]~I .output_power_up = "low";
defparam \XIN[0]~I .output_register_mode = "none";
defparam \XIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N16
cycloneii_lcell_comb \inst1|RegX|mux8|$00000|auto_generated|result_node[0]~9 (
// Equation(s):
// \inst1|RegX|mux8|$00000|auto_generated|result_node[0]~9_combout  = (\inst|Q1Q0NZN~combout  & (\inst1|RegY|ff8|dffs [0] $ ((\inst1|RegX|ff8|dffs [0])))) # (!\inst|Q1Q0NZN~combout  & (((\XIN~combout [0]))))

	.dataa(\inst|Q1Q0NZN~combout ),
	.datab(\inst1|RegY|ff8|dffs [0]),
	.datac(\inst1|RegX|ff8|dffs [0]),
	.datad(\XIN~combout [0]),
	.cin(gnd),
	.combout(\inst1|RegX|mux8|$00000|auto_generated|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|RegX|mux8|$00000|auto_generated|result_node[0]~9 .lut_mask = 16'h7D28;
defparam \inst1|RegX|mux8|$00000|auto_generated|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y13_N17
cycloneii_lcell_ff \inst1|RegX|ff8|dffs[0] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst1|RegX|mux8|$00000|auto_generated|result_node[0]~9_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|enbor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|RegX|ff8|dffs [0]));

// Location: LCCOMB_X1_Y23_N28
cycloneii_lcell_comb \inst3|WideOr0~0 (
// Equation(s):
// \inst3|WideOr0~0_combout  = (\inst1|RegX|ff8|dffs [3] & ((\inst1|RegX|ff8|dffs [0]) # (\inst1|RegX|ff8|dffs [2] $ (\inst1|RegX|ff8|dffs [1])))) # (!\inst1|RegX|ff8|dffs [3] & ((\inst1|RegX|ff8|dffs [2]) # (\inst1|RegX|ff8|dffs [1] $ (\inst1|RegX|ff8|dffs 
// [0]))))

	.dataa(\inst1|RegX|ff8|dffs [2]),
	.datab(\inst1|RegX|ff8|dffs [3]),
	.datac(\inst1|RegX|ff8|dffs [1]),
	.datad(\inst1|RegX|ff8|dffs [0]),
	.cin(gnd),
	.combout(\inst3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr0~0 .lut_mask = 16'hEF7A;
defparam \inst3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N30
cycloneii_lcell_comb \inst3|WideOr1~0 (
// Equation(s):
// \inst3|WideOr1~0_combout  = (\inst1|RegX|ff8|dffs [2] & (!\inst1|RegX|ff8|dffs [0] & ((\inst1|RegX|ff8|dffs [3]) # (!\inst1|RegX|ff8|dffs [1])))) # (!\inst1|RegX|ff8|dffs [2] & (\inst1|RegX|ff8|dffs [3] & (\inst1|RegX|ff8|dffs [1] $ (!\inst1|RegX|ff8|dffs 
// [0]))))

	.dataa(\inst1|RegX|ff8|dffs [2]),
	.datab(\inst1|RegX|ff8|dffs [3]),
	.datac(\inst1|RegX|ff8|dffs [1]),
	.datad(\inst1|RegX|ff8|dffs [0]),
	.cin(gnd),
	.combout(\inst3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr1~0 .lut_mask = 16'h408E;
defparam \inst3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N16
cycloneii_lcell_comb \inst3|WideOr2~0 (
// Equation(s):
// \inst3|WideOr2~0_combout  = (\inst1|RegX|ff8|dffs [2] & (\inst1|RegX|ff8|dffs [3] & ((!\inst1|RegX|ff8|dffs [0])))) # (!\inst1|RegX|ff8|dffs [2] & ((\inst1|RegX|ff8|dffs [1] & ((!\inst1|RegX|ff8|dffs [0]))) # (!\inst1|RegX|ff8|dffs [1] & 
// (\inst1|RegX|ff8|dffs [3]))))

	.dataa(\inst1|RegX|ff8|dffs [2]),
	.datab(\inst1|RegX|ff8|dffs [3]),
	.datac(\inst1|RegX|ff8|dffs [1]),
	.datad(\inst1|RegX|ff8|dffs [0]),
	.cin(gnd),
	.combout(\inst3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr2~0 .lut_mask = 16'h04DC;
defparam \inst3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N14
cycloneii_lcell_comb \inst3|WideOr3~0 (
// Equation(s):
// \inst3|WideOr3~0_combout  = (\inst1|RegX|ff8|dffs [3] & (\inst1|RegX|ff8|dffs [2] $ ((!\inst1|RegX|ff8|dffs [1])))) # (!\inst1|RegX|ff8|dffs [3] & ((\inst1|RegX|ff8|dffs [2] & (!\inst1|RegX|ff8|dffs [1] & \inst1|RegX|ff8|dffs [0])) # 
// (!\inst1|RegX|ff8|dffs [2] & (\inst1|RegX|ff8|dffs [1] & !\inst1|RegX|ff8|dffs [0]))))

	.dataa(\inst1|RegX|ff8|dffs [2]),
	.datab(\inst1|RegX|ff8|dffs [3]),
	.datac(\inst1|RegX|ff8|dffs [1]),
	.datad(\inst1|RegX|ff8|dffs [0]),
	.cin(gnd),
	.combout(\inst3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr3~0 .lut_mask = 16'h8694;
defparam \inst3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N20
cycloneii_lcell_comb \inst3|WideOr4~0 (
// Equation(s):
// \inst3|WideOr4~0_combout  = (\inst1|RegX|ff8|dffs [1] & (\inst1|RegX|ff8|dffs [0] & ((\inst1|RegX|ff8|dffs [2]) # (!\inst1|RegX|ff8|dffs [3])))) # (!\inst1|RegX|ff8|dffs [1] & (\inst1|RegX|ff8|dffs [2] & (!\inst1|RegX|ff8|dffs [3] & !\inst1|RegX|ff8|dffs 
// [0])))

	.dataa(\inst1|RegX|ff8|dffs [2]),
	.datab(\inst1|RegX|ff8|dffs [3]),
	.datac(\inst1|RegX|ff8|dffs [1]),
	.datad(\inst1|RegX|ff8|dffs [0]),
	.cin(gnd),
	.combout(\inst3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr4~0 .lut_mask = 16'hB002;
defparam \inst3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N26
cycloneii_lcell_comb \inst3|WideOr5~0 (
// Equation(s):
// \inst3|WideOr5~0_combout  = (\inst1|RegX|ff8|dffs [2] & ((\inst1|RegX|ff8|dffs [3] & ((\inst1|RegX|ff8|dffs [0]))) # (!\inst1|RegX|ff8|dffs [3] & (\inst1|RegX|ff8|dffs [1])))) # (!\inst1|RegX|ff8|dffs [2] & (\inst1|RegX|ff8|dffs [1] & 
// (\inst1|RegX|ff8|dffs [3] $ (\inst1|RegX|ff8|dffs [0]))))

	.dataa(\inst1|RegX|ff8|dffs [2]),
	.datab(\inst1|RegX|ff8|dffs [3]),
	.datac(\inst1|RegX|ff8|dffs [1]),
	.datad(\inst1|RegX|ff8|dffs [0]),
	.cin(gnd),
	.combout(\inst3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr5~0 .lut_mask = 16'hB860;
defparam \inst3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N12
cycloneii_lcell_comb \inst3|WideOr6~0 (
// Equation(s):
// \inst3|WideOr6~0_combout  = (\inst1|RegX|ff8|dffs [1] & (!\inst1|RegX|ff8|dffs [2] & (\inst1|RegX|ff8|dffs [3] $ (!\inst1|RegX|ff8|dffs [0])))) # (!\inst1|RegX|ff8|dffs [1] & (\inst1|RegX|ff8|dffs [3] & (\inst1|RegX|ff8|dffs [2] $ (!\inst1|RegX|ff8|dffs 
// [0]))))

	.dataa(\inst1|RegX|ff8|dffs [2]),
	.datab(\inst1|RegX|ff8|dffs [3]),
	.datac(\inst1|RegX|ff8|dffs [1]),
	.datad(\inst1|RegX|ff8|dffs [0]),
	.cin(gnd),
	.combout(\inst3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr6~0 .lut_mask = 16'h4814;
defparam \inst3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N30
cycloneii_lcell_comb \inst1|XYSum|inst7|inst1 (
// Equation(s):
// \inst1|XYSum|inst7|inst1~combout  = \inst1|RegX|ff8|dffs [6] $ (\inst|inst16~combout  $ (\inst1|RegY|ff8|dffs [6] $ (\inst1|XYSum|inst6|inst6~0_combout )))

	.dataa(\inst1|RegX|ff8|dffs [6]),
	.datab(\inst|inst16~combout ),
	.datac(\inst1|RegY|ff8|dffs [6]),
	.datad(\inst1|XYSum|inst6|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst1|XYSum|inst7|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|XYSum|inst7|inst1 .lut_mask = 16'h6996;
defparam \inst1|XYSum|inst7|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N10
cycloneii_lcell_comb \inst1|RegX|mux8|$00000|auto_generated|result_node[6]~6 (
// Equation(s):
// \inst1|RegX|mux8|$00000|auto_generated|result_node[6]~6_combout  = (\inst|Q1Q0NZN~combout  & ((\inst1|XYSum|inst7|inst1~combout ))) # (!\inst|Q1Q0NZN~combout  & (\XIN~combout [6]))

	.dataa(\XIN~combout [6]),
	.datab(vcc),
	.datac(\inst|Q1Q0NZN~combout ),
	.datad(\inst1|XYSum|inst7|inst1~combout ),
	.cin(gnd),
	.combout(\inst1|RegX|mux8|$00000|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|RegX|mux8|$00000|auto_generated|result_node[6]~6 .lut_mask = 16'hFA0A;
defparam \inst1|RegX|mux8|$00000|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N11
cycloneii_lcell_ff \inst1|RegX|ff8|dffs[6] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst1|RegX|mux8|$00000|auto_generated|result_node[6]~6_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|enbor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|RegX|ff8|dffs [6]));

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \XIN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\XIN~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(XIN[5]));
// synopsys translate_off
defparam \XIN[5]~I .input_async_reset = "none";
defparam \XIN[5]~I .input_power_up = "low";
defparam \XIN[5]~I .input_register_mode = "none";
defparam \XIN[5]~I .input_sync_reset = "none";
defparam \XIN[5]~I .oe_async_reset = "none";
defparam \XIN[5]~I .oe_power_up = "low";
defparam \XIN[5]~I .oe_register_mode = "none";
defparam \XIN[5]~I .oe_sync_reset = "none";
defparam \XIN[5]~I .operation_mode = "input";
defparam \XIN[5]~I .output_async_reset = "none";
defparam \XIN[5]~I .output_power_up = "low";
defparam \XIN[5]~I .output_register_mode = "none";
defparam \XIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N20
cycloneii_lcell_comb \inst1|RegX|mux8|$00000|auto_generated|result_node[5]~7 (
// Equation(s):
// \inst1|RegX|mux8|$00000|auto_generated|result_node[5]~7_combout  = (\inst|Q1Q0NZN~combout  & (\inst1|XYSum|inst6|inst1~combout )) # (!\inst|Q1Q0NZN~combout  & ((\XIN~combout [5])))

	.dataa(vcc),
	.datab(\inst|Q1Q0NZN~combout ),
	.datac(\inst1|XYSum|inst6|inst1~combout ),
	.datad(\XIN~combout [5]),
	.cin(gnd),
	.combout(\inst1|RegX|mux8|$00000|auto_generated|result_node[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|RegX|mux8|$00000|auto_generated|result_node[5]~7 .lut_mask = 16'hF3C0;
defparam \inst1|RegX|mux8|$00000|auto_generated|result_node[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N21
cycloneii_lcell_ff \inst1|RegX|ff8|dffs[5] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst1|RegX|mux8|$00000|auto_generated|result_node[5]~7_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|enbor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|RegX|ff8|dffs [5]));

// Location: LCCOMB_X1_Y24_N0
cycloneii_lcell_comb \inst2|WideOr0~0 (
// Equation(s):
// \inst2|WideOr0~0_combout  = (\inst1|RegX|ff8|dffs [7] & ((\inst1|RegX|ff8|dffs [4]) # (\inst1|RegX|ff8|dffs [5] $ (\inst1|RegX|ff8|dffs [6])))) # (!\inst1|RegX|ff8|dffs [7] & ((\inst1|RegX|ff8|dffs [6]) # (\inst1|RegX|ff8|dffs [5] $ (\inst1|RegX|ff8|dffs 
// [4]))))

	.dataa(\inst1|RegX|ff8|dffs [5]),
	.datab(\inst1|RegX|ff8|dffs [6]),
	.datac(\inst1|RegX|ff8|dffs [7]),
	.datad(\inst1|RegX|ff8|dffs [4]),
	.cin(gnd),
	.combout(\inst2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr0~0 .lut_mask = 16'hFD6E;
defparam \inst2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N10
cycloneii_lcell_comb \inst2|WideOr1~0 (
// Equation(s):
// \inst2|WideOr1~0_combout  = (\inst1|RegX|ff8|dffs [5] & (\inst1|RegX|ff8|dffs [7] & (\inst1|RegX|ff8|dffs [6] $ (\inst1|RegX|ff8|dffs [4])))) # (!\inst1|RegX|ff8|dffs [5] & (!\inst1|RegX|ff8|dffs [4] & ((\inst1|RegX|ff8|dffs [6]) # (\inst1|RegX|ff8|dffs 
// [7]))))

	.dataa(\inst1|RegX|ff8|dffs [5]),
	.datab(\inst1|RegX|ff8|dffs [6]),
	.datac(\inst1|RegX|ff8|dffs [7]),
	.datad(\inst1|RegX|ff8|dffs [4]),
	.cin(gnd),
	.combout(\inst2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr1~0 .lut_mask = 16'h20D4;
defparam \inst2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N20
cycloneii_lcell_comb \inst2|WideOr2~0 (
// Equation(s):
// \inst2|WideOr2~0_combout  = (\inst1|RegX|ff8|dffs [6] & (((\inst1|RegX|ff8|dffs [7] & !\inst1|RegX|ff8|dffs [4])))) # (!\inst1|RegX|ff8|dffs [6] & ((\inst1|RegX|ff8|dffs [5] & ((!\inst1|RegX|ff8|dffs [4]))) # (!\inst1|RegX|ff8|dffs [5] & 
// (\inst1|RegX|ff8|dffs [7]))))

	.dataa(\inst1|RegX|ff8|dffs [5]),
	.datab(\inst1|RegX|ff8|dffs [6]),
	.datac(\inst1|RegX|ff8|dffs [7]),
	.datad(\inst1|RegX|ff8|dffs [4]),
	.cin(gnd),
	.combout(\inst2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr2~0 .lut_mask = 16'h10F2;
defparam \inst2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N30
cycloneii_lcell_comb \inst2|WideOr3~0 (
// Equation(s):
// \inst2|WideOr3~0_combout  = (\inst1|RegX|ff8|dffs [7] & (\inst1|RegX|ff8|dffs [5] $ ((!\inst1|RegX|ff8|dffs [6])))) # (!\inst1|RegX|ff8|dffs [7] & ((\inst1|RegX|ff8|dffs [5] & (!\inst1|RegX|ff8|dffs [6] & !\inst1|RegX|ff8|dffs [4])) # 
// (!\inst1|RegX|ff8|dffs [5] & (\inst1|RegX|ff8|dffs [6] & \inst1|RegX|ff8|dffs [4]))))

	.dataa(\inst1|RegX|ff8|dffs [5]),
	.datab(\inst1|RegX|ff8|dffs [6]),
	.datac(\inst1|RegX|ff8|dffs [7]),
	.datad(\inst1|RegX|ff8|dffs [4]),
	.cin(gnd),
	.combout(\inst2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr3~0 .lut_mask = 16'h9492;
defparam \inst2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N12
cycloneii_lcell_comb \inst2|WideOr4~0 (
// Equation(s):
// \inst2|WideOr4~0_combout  = (\inst1|RegX|ff8|dffs [5] & (\inst1|RegX|ff8|dffs [4] & ((\inst1|RegX|ff8|dffs [6]) # (!\inst1|RegX|ff8|dffs [7])))) # (!\inst1|RegX|ff8|dffs [5] & (\inst1|RegX|ff8|dffs [6] & (!\inst1|RegX|ff8|dffs [7] & !\inst1|RegX|ff8|dffs 
// [4])))

	.dataa(\inst1|RegX|ff8|dffs [5]),
	.datab(\inst1|RegX|ff8|dffs [6]),
	.datac(\inst1|RegX|ff8|dffs [7]),
	.datad(\inst1|RegX|ff8|dffs [4]),
	.cin(gnd),
	.combout(\inst2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr4~0 .lut_mask = 16'h8A04;
defparam \inst2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N14
cycloneii_lcell_comb \inst2|WideOr5~0 (
// Equation(s):
// \inst2|WideOr5~0_combout  = (\inst1|RegX|ff8|dffs [6] & ((\inst1|RegX|ff8|dffs [7] & ((\inst1|RegX|ff8|dffs [4]))) # (!\inst1|RegX|ff8|dffs [7] & (\inst1|RegX|ff8|dffs [5])))) # (!\inst1|RegX|ff8|dffs [6] & (\inst1|RegX|ff8|dffs [5] & 
// (\inst1|RegX|ff8|dffs [7] $ (\inst1|RegX|ff8|dffs [4]))))

	.dataa(\inst1|RegX|ff8|dffs [5]),
	.datab(\inst1|RegX|ff8|dffs [6]),
	.datac(\inst1|RegX|ff8|dffs [7]),
	.datad(\inst1|RegX|ff8|dffs [4]),
	.cin(gnd),
	.combout(\inst2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr5~0 .lut_mask = 16'hCA28;
defparam \inst2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N28
cycloneii_lcell_comb \inst2|WideOr6~0 (
// Equation(s):
// \inst2|WideOr6~0_combout  = (\inst1|RegX|ff8|dffs [5] & (!\inst1|RegX|ff8|dffs [6] & (\inst1|RegX|ff8|dffs [7] $ (!\inst1|RegX|ff8|dffs [4])))) # (!\inst1|RegX|ff8|dffs [5] & (\inst1|RegX|ff8|dffs [7] & (\inst1|RegX|ff8|dffs [6] $ (!\inst1|RegX|ff8|dffs 
// [4]))))

	.dataa(\inst1|RegX|ff8|dffs [5]),
	.datab(\inst1|RegX|ff8|dffs [6]),
	.datac(\inst1|RegX|ff8|dffs [7]),
	.datad(\inst1|RegX|ff8|dffs [4]),
	.cin(gnd),
	.combout(\inst2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr6~0 .lut_mask = 16'h6012;
defparam \inst2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N8
cycloneii_lcell_comb \inst1|XYSum|inst8|inst1 (
// Equation(s):
// \inst1|XYSum|inst8|inst1~combout  = \inst1|XYSum|inst7|inst6~0_combout  $ (\inst1|XYSum|inst8|inst1~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|XYSum|inst7|inst6~0_combout ),
	.datad(\inst1|XYSum|inst8|inst1~0_combout ),
	.cin(gnd),
	.combout(\inst1|XYSum|inst8|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|XYSum|inst8|inst1 .lut_mask = 16'h0FF0;
defparam \inst1|XYSum|inst8|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N20
cycloneii_lcell_comb \inst1|XYSum|inst|inst1~0 (
// Equation(s):
// \inst1|XYSum|inst|inst1~0_combout  = \inst1|RegX|ff8|dffs [0] $ (\inst1|RegY|ff8|dffs [0])

	.dataa(\inst1|RegX|ff8|dffs [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|RegY|ff8|dffs [0]),
	.cin(gnd),
	.combout(\inst1|XYSum|inst|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|XYSum|inst|inst1~0 .lut_mask = 16'h55AA;
defparam \inst1|XYSum|inst|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q1~I (
	.datain(\inst|DQ1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q1));
// synopsys translate_off
defparam \Q1~I .input_async_reset = "none";
defparam \Q1~I .input_power_up = "low";
defparam \Q1~I .input_register_mode = "none";
defparam \Q1~I .input_sync_reset = "none";
defparam \Q1~I .oe_async_reset = "none";
defparam \Q1~I .oe_power_up = "low";
defparam \Q1~I .oe_register_mode = "none";
defparam \Q1~I .oe_sync_reset = "none";
defparam \Q1~I .operation_mode = "output";
defparam \Q1~I .output_async_reset = "none";
defparam \Q1~I .output_power_up = "low";
defparam \Q1~I .output_register_mode = "none";
defparam \Q1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q0~I (
	.datain(\inst|DQ0~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q0));
// synopsys translate_off
defparam \Q0~I .input_async_reset = "none";
defparam \Q0~I .input_power_up = "low";
defparam \Q0~I .input_register_mode = "none";
defparam \Q0~I .input_sync_reset = "none";
defparam \Q0~I .oe_async_reset = "none";
defparam \Q0~I .oe_power_up = "low";
defparam \Q0~I .oe_register_mode = "none";
defparam \Q0~I .oe_sync_reset = "none";
defparam \Q0~I .operation_mode = "output";
defparam \Q0~I .output_async_reset = "none";
defparam \Q0~I .output_power_up = "low";
defparam \Q0~I .output_register_mode = "none";
defparam \Q0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Z~I (
	.datain(\inst1|zflag|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Z));
// synopsys translate_off
defparam \Z~I .input_async_reset = "none";
defparam \Z~I .input_power_up = "low";
defparam \Z~I .input_register_mode = "none";
defparam \Z~I .input_sync_reset = "none";
defparam \Z~I .oe_async_reset = "none";
defparam \Z~I .oe_power_up = "low";
defparam \Z~I .oe_register_mode = "none";
defparam \Z~I .oe_sync_reset = "none";
defparam \Z~I .operation_mode = "output";
defparam \Z~I .output_async_reset = "none";
defparam \Z~I .output_power_up = "low";
defparam \Z~I .output_register_mode = "none";
defparam \Z~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(!\inst4|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(\inst4|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(\inst4|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(\inst4|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(\inst4|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(\inst4|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(\inst4|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[7]~I (
	.datain(\inst1|RegY|ff8|dffs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[7]));
// synopsys translate_off
defparam \Y[7]~I .input_async_reset = "none";
defparam \Y[7]~I .input_power_up = "low";
defparam \Y[7]~I .input_register_mode = "none";
defparam \Y[7]~I .input_sync_reset = "none";
defparam \Y[7]~I .oe_async_reset = "none";
defparam \Y[7]~I .oe_power_up = "low";
defparam \Y[7]~I .oe_register_mode = "none";
defparam \Y[7]~I .oe_sync_reset = "none";
defparam \Y[7]~I .operation_mode = "output";
defparam \Y[7]~I .output_async_reset = "none";
defparam \Y[7]~I .output_power_up = "low";
defparam \Y[7]~I .output_register_mode = "none";
defparam \Y[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[6]~I (
	.datain(\inst1|RegY|ff8|dffs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[6]));
// synopsys translate_off
defparam \Y[6]~I .input_async_reset = "none";
defparam \Y[6]~I .input_power_up = "low";
defparam \Y[6]~I .input_register_mode = "none";
defparam \Y[6]~I .input_sync_reset = "none";
defparam \Y[6]~I .oe_async_reset = "none";
defparam \Y[6]~I .oe_power_up = "low";
defparam \Y[6]~I .oe_register_mode = "none";
defparam \Y[6]~I .oe_sync_reset = "none";
defparam \Y[6]~I .operation_mode = "output";
defparam \Y[6]~I .output_async_reset = "none";
defparam \Y[6]~I .output_power_up = "low";
defparam \Y[6]~I .output_register_mode = "none";
defparam \Y[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[5]~I (
	.datain(\inst1|RegY|ff8|dffs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[5]));
// synopsys translate_off
defparam \Y[5]~I .input_async_reset = "none";
defparam \Y[5]~I .input_power_up = "low";
defparam \Y[5]~I .input_register_mode = "none";
defparam \Y[5]~I .input_sync_reset = "none";
defparam \Y[5]~I .oe_async_reset = "none";
defparam \Y[5]~I .oe_power_up = "low";
defparam \Y[5]~I .oe_register_mode = "none";
defparam \Y[5]~I .oe_sync_reset = "none";
defparam \Y[5]~I .operation_mode = "output";
defparam \Y[5]~I .output_async_reset = "none";
defparam \Y[5]~I .output_power_up = "low";
defparam \Y[5]~I .output_register_mode = "none";
defparam \Y[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[4]~I (
	.datain(\inst1|RegY|ff8|dffs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[4]));
// synopsys translate_off
defparam \Y[4]~I .input_async_reset = "none";
defparam \Y[4]~I .input_power_up = "low";
defparam \Y[4]~I .input_register_mode = "none";
defparam \Y[4]~I .input_sync_reset = "none";
defparam \Y[4]~I .oe_async_reset = "none";
defparam \Y[4]~I .oe_power_up = "low";
defparam \Y[4]~I .oe_register_mode = "none";
defparam \Y[4]~I .oe_sync_reset = "none";
defparam \Y[4]~I .operation_mode = "output";
defparam \Y[4]~I .output_async_reset = "none";
defparam \Y[4]~I .output_power_up = "low";
defparam \Y[4]~I .output_register_mode = "none";
defparam \Y[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[3]~I (
	.datain(\inst1|RegY|ff8|dffs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[3]));
// synopsys translate_off
defparam \Y[3]~I .input_async_reset = "none";
defparam \Y[3]~I .input_power_up = "low";
defparam \Y[3]~I .input_register_mode = "none";
defparam \Y[3]~I .input_sync_reset = "none";
defparam \Y[3]~I .oe_async_reset = "none";
defparam \Y[3]~I .oe_power_up = "low";
defparam \Y[3]~I .oe_register_mode = "none";
defparam \Y[3]~I .oe_sync_reset = "none";
defparam \Y[3]~I .operation_mode = "output";
defparam \Y[3]~I .output_async_reset = "none";
defparam \Y[3]~I .output_power_up = "low";
defparam \Y[3]~I .output_register_mode = "none";
defparam \Y[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[2]~I (
	.datain(\inst1|RegY|ff8|dffs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[2]));
// synopsys translate_off
defparam \Y[2]~I .input_async_reset = "none";
defparam \Y[2]~I .input_power_up = "low";
defparam \Y[2]~I .input_register_mode = "none";
defparam \Y[2]~I .input_sync_reset = "none";
defparam \Y[2]~I .oe_async_reset = "none";
defparam \Y[2]~I .oe_power_up = "low";
defparam \Y[2]~I .oe_register_mode = "none";
defparam \Y[2]~I .oe_sync_reset = "none";
defparam \Y[2]~I .operation_mode = "output";
defparam \Y[2]~I .output_async_reset = "none";
defparam \Y[2]~I .output_power_up = "low";
defparam \Y[2]~I .output_register_mode = "none";
defparam \Y[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[1]~I (
	.datain(\inst1|RegY|ff8|dffs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[1]));
// synopsys translate_off
defparam \Y[1]~I .input_async_reset = "none";
defparam \Y[1]~I .input_power_up = "low";
defparam \Y[1]~I .input_register_mode = "none";
defparam \Y[1]~I .input_sync_reset = "none";
defparam \Y[1]~I .oe_async_reset = "none";
defparam \Y[1]~I .oe_power_up = "low";
defparam \Y[1]~I .oe_register_mode = "none";
defparam \Y[1]~I .oe_sync_reset = "none";
defparam \Y[1]~I .operation_mode = "output";
defparam \Y[1]~I .output_async_reset = "none";
defparam \Y[1]~I .output_power_up = "low";
defparam \Y[1]~I .output_register_mode = "none";
defparam \Y[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[0]~I (
	.datain(\inst1|RegY|ff8|dffs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[0]));
// synopsys translate_off
defparam \Y[0]~I .input_async_reset = "none";
defparam \Y[0]~I .input_power_up = "low";
defparam \Y[0]~I .input_register_mode = "none";
defparam \Y[0]~I .input_sync_reset = "none";
defparam \Y[0]~I .oe_async_reset = "none";
defparam \Y[0]~I .oe_power_up = "low";
defparam \Y[0]~I .oe_register_mode = "none";
defparam \Y[0]~I .oe_sync_reset = "none";
defparam \Y[0]~I .operation_mode = "output";
defparam \Y[0]~I .output_async_reset = "none";
defparam \Y[0]~I .output_power_up = "low";
defparam \Y[0]~I .output_register_mode = "none";
defparam \Y[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(!\inst5|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(\inst5|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(\inst5|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(\inst5|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(\inst5|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(\inst5|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(\inst5|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(!\inst3|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(\inst3|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(\inst3|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(\inst3|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(\inst3|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(\inst3|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(\inst3|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \X[7]~I (
	.datain(\inst1|RegX|ff8|dffs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(X[7]));
// synopsys translate_off
defparam \X[7]~I .input_async_reset = "none";
defparam \X[7]~I .input_power_up = "low";
defparam \X[7]~I .input_register_mode = "none";
defparam \X[7]~I .input_sync_reset = "none";
defparam \X[7]~I .oe_async_reset = "none";
defparam \X[7]~I .oe_power_up = "low";
defparam \X[7]~I .oe_register_mode = "none";
defparam \X[7]~I .oe_sync_reset = "none";
defparam \X[7]~I .operation_mode = "output";
defparam \X[7]~I .output_async_reset = "none";
defparam \X[7]~I .output_power_up = "low";
defparam \X[7]~I .output_register_mode = "none";
defparam \X[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \X[6]~I (
	.datain(\inst1|RegX|ff8|dffs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(X[6]));
// synopsys translate_off
defparam \X[6]~I .input_async_reset = "none";
defparam \X[6]~I .input_power_up = "low";
defparam \X[6]~I .input_register_mode = "none";
defparam \X[6]~I .input_sync_reset = "none";
defparam \X[6]~I .oe_async_reset = "none";
defparam \X[6]~I .oe_power_up = "low";
defparam \X[6]~I .oe_register_mode = "none";
defparam \X[6]~I .oe_sync_reset = "none";
defparam \X[6]~I .operation_mode = "output";
defparam \X[6]~I .output_async_reset = "none";
defparam \X[6]~I .output_power_up = "low";
defparam \X[6]~I .output_register_mode = "none";
defparam \X[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \X[5]~I (
	.datain(\inst1|RegX|ff8|dffs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(X[5]));
// synopsys translate_off
defparam \X[5]~I .input_async_reset = "none";
defparam \X[5]~I .input_power_up = "low";
defparam \X[5]~I .input_register_mode = "none";
defparam \X[5]~I .input_sync_reset = "none";
defparam \X[5]~I .oe_async_reset = "none";
defparam \X[5]~I .oe_power_up = "low";
defparam \X[5]~I .oe_register_mode = "none";
defparam \X[5]~I .oe_sync_reset = "none";
defparam \X[5]~I .operation_mode = "output";
defparam \X[5]~I .output_async_reset = "none";
defparam \X[5]~I .output_power_up = "low";
defparam \X[5]~I .output_register_mode = "none";
defparam \X[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \X[4]~I (
	.datain(\inst1|RegX|ff8|dffs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(X[4]));
// synopsys translate_off
defparam \X[4]~I .input_async_reset = "none";
defparam \X[4]~I .input_power_up = "low";
defparam \X[4]~I .input_register_mode = "none";
defparam \X[4]~I .input_sync_reset = "none";
defparam \X[4]~I .oe_async_reset = "none";
defparam \X[4]~I .oe_power_up = "low";
defparam \X[4]~I .oe_register_mode = "none";
defparam \X[4]~I .oe_sync_reset = "none";
defparam \X[4]~I .operation_mode = "output";
defparam \X[4]~I .output_async_reset = "none";
defparam \X[4]~I .output_power_up = "low";
defparam \X[4]~I .output_register_mode = "none";
defparam \X[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \X[3]~I (
	.datain(\inst1|RegX|ff8|dffs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(X[3]));
// synopsys translate_off
defparam \X[3]~I .input_async_reset = "none";
defparam \X[3]~I .input_power_up = "low";
defparam \X[3]~I .input_register_mode = "none";
defparam \X[3]~I .input_sync_reset = "none";
defparam \X[3]~I .oe_async_reset = "none";
defparam \X[3]~I .oe_power_up = "low";
defparam \X[3]~I .oe_register_mode = "none";
defparam \X[3]~I .oe_sync_reset = "none";
defparam \X[3]~I .operation_mode = "output";
defparam \X[3]~I .output_async_reset = "none";
defparam \X[3]~I .output_power_up = "low";
defparam \X[3]~I .output_register_mode = "none";
defparam \X[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \X[2]~I (
	.datain(\inst1|RegX|ff8|dffs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(X[2]));
// synopsys translate_off
defparam \X[2]~I .input_async_reset = "none";
defparam \X[2]~I .input_power_up = "low";
defparam \X[2]~I .input_register_mode = "none";
defparam \X[2]~I .input_sync_reset = "none";
defparam \X[2]~I .oe_async_reset = "none";
defparam \X[2]~I .oe_power_up = "low";
defparam \X[2]~I .oe_register_mode = "none";
defparam \X[2]~I .oe_sync_reset = "none";
defparam \X[2]~I .operation_mode = "output";
defparam \X[2]~I .output_async_reset = "none";
defparam \X[2]~I .output_power_up = "low";
defparam \X[2]~I .output_register_mode = "none";
defparam \X[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \X[1]~I (
	.datain(\inst1|RegX|ff8|dffs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(X[1]));
// synopsys translate_off
defparam \X[1]~I .input_async_reset = "none";
defparam \X[1]~I .input_power_up = "low";
defparam \X[1]~I .input_register_mode = "none";
defparam \X[1]~I .input_sync_reset = "none";
defparam \X[1]~I .oe_async_reset = "none";
defparam \X[1]~I .oe_power_up = "low";
defparam \X[1]~I .oe_register_mode = "none";
defparam \X[1]~I .oe_sync_reset = "none";
defparam \X[1]~I .operation_mode = "output";
defparam \X[1]~I .output_async_reset = "none";
defparam \X[1]~I .output_power_up = "low";
defparam \X[1]~I .output_register_mode = "none";
defparam \X[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \X[0]~I (
	.datain(\inst1|RegX|ff8|dffs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(X[0]));
// synopsys translate_off
defparam \X[0]~I .input_async_reset = "none";
defparam \X[0]~I .input_power_up = "low";
defparam \X[0]~I .input_register_mode = "none";
defparam \X[0]~I .input_sync_reset = "none";
defparam \X[0]~I .oe_async_reset = "none";
defparam \X[0]~I .oe_power_up = "low";
defparam \X[0]~I .oe_register_mode = "none";
defparam \X[0]~I .oe_sync_reset = "none";
defparam \X[0]~I .operation_mode = "output";
defparam \X[0]~I .output_async_reset = "none";
defparam \X[0]~I .output_power_up = "low";
defparam \X[0]~I .output_register_mode = "none";
defparam \X[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(!\inst2|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(\inst2|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(\inst2|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(\inst2|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(\inst2|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(\inst2|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(\inst2|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sum[7]~I (
	.datain(\inst1|XYSum|inst8|inst1~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sum[7]));
// synopsys translate_off
defparam \Sum[7]~I .input_async_reset = "none";
defparam \Sum[7]~I .input_power_up = "low";
defparam \Sum[7]~I .input_register_mode = "none";
defparam \Sum[7]~I .input_sync_reset = "none";
defparam \Sum[7]~I .oe_async_reset = "none";
defparam \Sum[7]~I .oe_power_up = "low";
defparam \Sum[7]~I .oe_register_mode = "none";
defparam \Sum[7]~I .oe_sync_reset = "none";
defparam \Sum[7]~I .operation_mode = "output";
defparam \Sum[7]~I .output_async_reset = "none";
defparam \Sum[7]~I .output_power_up = "low";
defparam \Sum[7]~I .output_register_mode = "none";
defparam \Sum[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sum[6]~I (
	.datain(\inst1|XYSum|inst7|inst1~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sum[6]));
// synopsys translate_off
defparam \Sum[6]~I .input_async_reset = "none";
defparam \Sum[6]~I .input_power_up = "low";
defparam \Sum[6]~I .input_register_mode = "none";
defparam \Sum[6]~I .input_sync_reset = "none";
defparam \Sum[6]~I .oe_async_reset = "none";
defparam \Sum[6]~I .oe_power_up = "low";
defparam \Sum[6]~I .oe_register_mode = "none";
defparam \Sum[6]~I .oe_sync_reset = "none";
defparam \Sum[6]~I .operation_mode = "output";
defparam \Sum[6]~I .output_async_reset = "none";
defparam \Sum[6]~I .output_power_up = "low";
defparam \Sum[6]~I .output_register_mode = "none";
defparam \Sum[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sum[5]~I (
	.datain(\inst1|XYSum|inst6|inst1~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sum[5]));
// synopsys translate_off
defparam \Sum[5]~I .input_async_reset = "none";
defparam \Sum[5]~I .input_power_up = "low";
defparam \Sum[5]~I .input_register_mode = "none";
defparam \Sum[5]~I .input_sync_reset = "none";
defparam \Sum[5]~I .oe_async_reset = "none";
defparam \Sum[5]~I .oe_power_up = "low";
defparam \Sum[5]~I .oe_register_mode = "none";
defparam \Sum[5]~I .oe_sync_reset = "none";
defparam \Sum[5]~I .operation_mode = "output";
defparam \Sum[5]~I .output_async_reset = "none";
defparam \Sum[5]~I .output_power_up = "low";
defparam \Sum[5]~I .output_register_mode = "none";
defparam \Sum[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sum[4]~I (
	.datain(\inst1|XYSum|inst5|inst1~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sum[4]));
// synopsys translate_off
defparam \Sum[4]~I .input_async_reset = "none";
defparam \Sum[4]~I .input_power_up = "low";
defparam \Sum[4]~I .input_register_mode = "none";
defparam \Sum[4]~I .input_sync_reset = "none";
defparam \Sum[4]~I .oe_async_reset = "none";
defparam \Sum[4]~I .oe_power_up = "low";
defparam \Sum[4]~I .oe_register_mode = "none";
defparam \Sum[4]~I .oe_sync_reset = "none";
defparam \Sum[4]~I .operation_mode = "output";
defparam \Sum[4]~I .output_async_reset = "none";
defparam \Sum[4]~I .output_power_up = "low";
defparam \Sum[4]~I .output_register_mode = "none";
defparam \Sum[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sum[3]~I (
	.datain(\inst1|XYSum|inst4|inst1~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sum[3]));
// synopsys translate_off
defparam \Sum[3]~I .input_async_reset = "none";
defparam \Sum[3]~I .input_power_up = "low";
defparam \Sum[3]~I .input_register_mode = "none";
defparam \Sum[3]~I .input_sync_reset = "none";
defparam \Sum[3]~I .oe_async_reset = "none";
defparam \Sum[3]~I .oe_power_up = "low";
defparam \Sum[3]~I .oe_register_mode = "none";
defparam \Sum[3]~I .oe_sync_reset = "none";
defparam \Sum[3]~I .operation_mode = "output";
defparam \Sum[3]~I .output_async_reset = "none";
defparam \Sum[3]~I .output_power_up = "low";
defparam \Sum[3]~I .output_register_mode = "none";
defparam \Sum[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sum[2]~I (
	.datain(\inst1|XYSum|inst3|inst1~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sum[2]));
// synopsys translate_off
defparam \Sum[2]~I .input_async_reset = "none";
defparam \Sum[2]~I .input_power_up = "low";
defparam \Sum[2]~I .input_register_mode = "none";
defparam \Sum[2]~I .input_sync_reset = "none";
defparam \Sum[2]~I .oe_async_reset = "none";
defparam \Sum[2]~I .oe_power_up = "low";
defparam \Sum[2]~I .oe_register_mode = "none";
defparam \Sum[2]~I .oe_sync_reset = "none";
defparam \Sum[2]~I .operation_mode = "output";
defparam \Sum[2]~I .output_async_reset = "none";
defparam \Sum[2]~I .output_power_up = "low";
defparam \Sum[2]~I .output_register_mode = "none";
defparam \Sum[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sum[1]~I (
	.datain(\inst1|XYSum|inst2|inst1~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sum[1]));
// synopsys translate_off
defparam \Sum[1]~I .input_async_reset = "none";
defparam \Sum[1]~I .input_power_up = "low";
defparam \Sum[1]~I .input_register_mode = "none";
defparam \Sum[1]~I .input_sync_reset = "none";
defparam \Sum[1]~I .oe_async_reset = "none";
defparam \Sum[1]~I .oe_power_up = "low";
defparam \Sum[1]~I .oe_register_mode = "none";
defparam \Sum[1]~I .oe_sync_reset = "none";
defparam \Sum[1]~I .operation_mode = "output";
defparam \Sum[1]~I .output_async_reset = "none";
defparam \Sum[1]~I .output_power_up = "low";
defparam \Sum[1]~I .output_register_mode = "none";
defparam \Sum[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sum[0]~I (
	.datain(\inst1|XYSum|inst|inst1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sum[0]));
// synopsys translate_off
defparam \Sum[0]~I .input_async_reset = "none";
defparam \Sum[0]~I .input_power_up = "low";
defparam \Sum[0]~I .input_register_mode = "none";
defparam \Sum[0]~I .input_sync_reset = "none";
defparam \Sum[0]~I .oe_async_reset = "none";
defparam \Sum[0]~I .oe_power_up = "low";
defparam \Sum[0]~I .oe_register_mode = "none";
defparam \Sum[0]~I .oe_sync_reset = "none";
defparam \Sum[0]~I .operation_mode = "output";
defparam \Sum[0]~I .output_async_reset = "none";
defparam \Sum[0]~I .output_power_up = "low";
defparam \Sum[0]~I .output_register_mode = "none";
defparam \Sum[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
