-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Gsm_LPC_Analysis is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    indata_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    indata_ce0 : OUT STD_LOGIC;
    indata_we0 : OUT STD_LOGIC;
    indata_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    indata_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    indata_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    indata_ce1 : OUT STD_LOGIC;
    indata_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    LARc_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    LARc_ce0 : OUT STD_LOGIC;
    LARc_we0 : OUT STD_LOGIC;
    LARc_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    LARc_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    LARc_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    LARc_ce1 : OUT STD_LOGIC;
    LARc_we1 : OUT STD_LOGIC;
    LARc_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    LARc_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of Gsm_LPC_Analysis is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Gsm_LPC_Analysis_Gsm_LPC_Analysis,hls_ip_2023_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.672063,HLS_SYN_LAT=1460,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3240,HLS_SYN_LUT=7863,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_7FFF : STD_LOGIC_VECTOR (15 downto 0) := "0111111111111111";
    constant ap_const_lv16_5666 : STD_LOGIC_VECTOR (15 downto 0) := "0101011001100110";
    constant ap_const_lv16_799A : STD_LOGIC_VECTOR (15 downto 0) := "0111100110011010";
    constant ap_const_lv16_D4CD : STD_LOGIC_VECTOR (15 downto 0) := "1101010011001101";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv16_6800 : STD_LOGIC_VECTOR (15 downto 0) := "0110100000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal LARc_addr_reg_317 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_Reflection_coefficients_fu_113_ap_done : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln248_fu_144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_pp0_exit_iter0_state5 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal L_ACF_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal L_ACF_ce0 : STD_LOGIC;
    signal L_ACF_we0 : STD_LOGIC;
    signal L_ACF_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal L_ACF_ce1 : STD_LOGIC;
    signal L_ACF_we1 : STD_LOGIC;
    signal L_ACF_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Autocorrelation_fu_103_ap_start : STD_LOGIC;
    signal grp_Autocorrelation_fu_103_ap_done : STD_LOGIC;
    signal grp_Autocorrelation_fu_103_ap_idle : STD_LOGIC;
    signal grp_Autocorrelation_fu_103_ap_ready : STD_LOGIC;
    signal grp_Autocorrelation_fu_103_indata_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Autocorrelation_fu_103_indata_ce0 : STD_LOGIC;
    signal grp_Autocorrelation_fu_103_indata_we0 : STD_LOGIC;
    signal grp_Autocorrelation_fu_103_indata_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Autocorrelation_fu_103_indata_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Autocorrelation_fu_103_indata_ce1 : STD_LOGIC;
    signal grp_Autocorrelation_fu_103_L_ACF_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Autocorrelation_fu_103_L_ACF_ce0 : STD_LOGIC;
    signal grp_Autocorrelation_fu_103_L_ACF_we0 : STD_LOGIC;
    signal grp_Autocorrelation_fu_103_L_ACF_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Autocorrelation_fu_103_L_ACF_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Autocorrelation_fu_103_L_ACF_ce1 : STD_LOGIC;
    signal grp_Autocorrelation_fu_103_L_ACF_we1 : STD_LOGIC;
    signal grp_Autocorrelation_fu_103_L_ACF_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Autocorrelation_fu_103_grp_gsm_norm_fu_323_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Autocorrelation_fu_103_grp_gsm_norm_fu_323_p_start : STD_LOGIC;
    signal grp_Reflection_coefficients_fu_113_ap_start : STD_LOGIC;
    signal grp_Reflection_coefficients_fu_113_ap_idle : STD_LOGIC;
    signal grp_Reflection_coefficients_fu_113_ap_ready : STD_LOGIC;
    signal grp_Reflection_coefficients_fu_113_L_ACF_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Reflection_coefficients_fu_113_L_ACF_ce0 : STD_LOGIC;
    signal grp_Reflection_coefficients_fu_113_LARc_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Reflection_coefficients_fu_113_LARc_ce0 : STD_LOGIC;
    signal grp_Reflection_coefficients_fu_113_LARc_we0 : STD_LOGIC;
    signal grp_Reflection_coefficients_fu_113_LARc_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Reflection_coefficients_fu_113_grp_gsm_norm_fu_323_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Reflection_coefficients_fu_113_grp_gsm_norm_fu_323_p_start : STD_LOGIC;
    signal grp_Quantization_and_coding_fu_122_ap_start : STD_LOGIC;
    signal grp_Quantization_and_coding_fu_122_ap_done : STD_LOGIC;
    signal grp_Quantization_and_coding_fu_122_ap_idle : STD_LOGIC;
    signal grp_Quantization_and_coding_fu_122_ap_ready : STD_LOGIC;
    signal grp_Quantization_and_coding_fu_122_LARc_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Quantization_and_coding_fu_122_LARc_ce0 : STD_LOGIC;
    signal grp_Quantization_and_coding_fu_122_LARc_we0 : STD_LOGIC;
    signal grp_Quantization_and_coding_fu_122_LARc_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Quantization_and_coding_fu_122_LARc_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Quantization_and_coding_fu_122_LARc_ce1 : STD_LOGIC;
    signal grp_Quantization_and_coding_fu_122_LARc_we1 : STD_LOGIC;
    signal grp_Quantization_and_coding_fu_122_LARc_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_gsm_norm_fu_323_ap_start : STD_LOGIC;
    signal grp_gsm_norm_fu_323_ap_done : STD_LOGIC;
    signal grp_gsm_norm_fu_323_ap_idle : STD_LOGIC;
    signal grp_gsm_norm_fu_323_ap_ready : STD_LOGIC;
    signal grp_gsm_norm_fu_323_a : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_gsm_norm_fu_323_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Autocorrelation_fu_103_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_Reflection_coefficients_fu_113_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_Quantization_and_coding_fu_122_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal zext_ln248_fu_156_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal idx_fu_74 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln248_fu_150_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_fu_78 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal i_9_fu_161_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln262_fu_291_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln67_fu_185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln67_fu_191_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_177_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_fu_197_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_fu_205_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_28_fu_219_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln259_fu_245_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln253_fu_213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln254_fu_229_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_30_fu_251_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln255_fu_233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln253_fu_265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln255_fu_271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_29_fu_239_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_31_fu_257_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_32_fu_277_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln262_fu_285_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Gsm_LPC_Analysis_Autocorrelation IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        indata_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        indata_ce0 : OUT STD_LOGIC;
        indata_we0 : OUT STD_LOGIC;
        indata_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        indata_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        indata_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        indata_ce1 : OUT STD_LOGIC;
        indata_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        L_ACF_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        L_ACF_ce0 : OUT STD_LOGIC;
        L_ACF_we0 : OUT STD_LOGIC;
        L_ACF_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        L_ACF_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        L_ACF_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        L_ACF_ce1 : OUT STD_LOGIC;
        L_ACF_we1 : OUT STD_LOGIC;
        L_ACF_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        L_ACF_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_gsm_norm_fu_323_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_gsm_norm_fu_323_p_dout0 : IN STD_LOGIC_VECTOR (5 downto 0);
        grp_gsm_norm_fu_323_p_start : OUT STD_LOGIC;
        grp_gsm_norm_fu_323_p_ready : IN STD_LOGIC;
        grp_gsm_norm_fu_323_p_done : IN STD_LOGIC;
        grp_gsm_norm_fu_323_p_idle : IN STD_LOGIC );
    end component;


    component Gsm_LPC_Analysis_Reflection_coefficients IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        L_ACF_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        L_ACF_ce0 : OUT STD_LOGIC;
        L_ACF_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        LARc_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        LARc_ce0 : OUT STD_LOGIC;
        LARc_we0 : OUT STD_LOGIC;
        LARc_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        grp_gsm_norm_fu_323_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_gsm_norm_fu_323_p_dout0 : IN STD_LOGIC_VECTOR (5 downto 0);
        grp_gsm_norm_fu_323_p_start : OUT STD_LOGIC;
        grp_gsm_norm_fu_323_p_ready : IN STD_LOGIC;
        grp_gsm_norm_fu_323_p_done : IN STD_LOGIC;
        grp_gsm_norm_fu_323_p_idle : IN STD_LOGIC );
    end component;


    component Gsm_LPC_Analysis_Quantization_and_coding IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        LARc_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        LARc_ce0 : OUT STD_LOGIC;
        LARc_we0 : OUT STD_LOGIC;
        LARc_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        LARc_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        LARc_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        LARc_ce1 : OUT STD_LOGIC;
        LARc_we1 : OUT STD_LOGIC;
        LARc_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        LARc_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Gsm_LPC_Analysis_gsm_norm IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    L_ACF_U : component Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => L_ACF_address0,
        ce0 => L_ACF_ce0,
        we0 => L_ACF_we0,
        d0 => grp_Autocorrelation_fu_103_L_ACF_d0,
        q0 => L_ACF_q0,
        address1 => grp_Autocorrelation_fu_103_L_ACF_address1,
        ce1 => L_ACF_ce1,
        we1 => L_ACF_we1,
        d1 => grp_Autocorrelation_fu_103_L_ACF_d1,
        q1 => L_ACF_q1);

    grp_Autocorrelation_fu_103 : component Gsm_LPC_Analysis_Autocorrelation
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Autocorrelation_fu_103_ap_start,
        ap_done => grp_Autocorrelation_fu_103_ap_done,
        ap_idle => grp_Autocorrelation_fu_103_ap_idle,
        ap_ready => grp_Autocorrelation_fu_103_ap_ready,
        indata_address0 => grp_Autocorrelation_fu_103_indata_address0,
        indata_ce0 => grp_Autocorrelation_fu_103_indata_ce0,
        indata_we0 => grp_Autocorrelation_fu_103_indata_we0,
        indata_d0 => grp_Autocorrelation_fu_103_indata_d0,
        indata_q0 => indata_q0,
        indata_address1 => grp_Autocorrelation_fu_103_indata_address1,
        indata_ce1 => grp_Autocorrelation_fu_103_indata_ce1,
        indata_q1 => indata_q1,
        L_ACF_address0 => grp_Autocorrelation_fu_103_L_ACF_address0,
        L_ACF_ce0 => grp_Autocorrelation_fu_103_L_ACF_ce0,
        L_ACF_we0 => grp_Autocorrelation_fu_103_L_ACF_we0,
        L_ACF_d0 => grp_Autocorrelation_fu_103_L_ACF_d0,
        L_ACF_q0 => L_ACF_q0,
        L_ACF_address1 => grp_Autocorrelation_fu_103_L_ACF_address1,
        L_ACF_ce1 => grp_Autocorrelation_fu_103_L_ACF_ce1,
        L_ACF_we1 => grp_Autocorrelation_fu_103_L_ACF_we1,
        L_ACF_d1 => grp_Autocorrelation_fu_103_L_ACF_d1,
        L_ACF_q1 => L_ACF_q1,
        grp_gsm_norm_fu_323_p_din1 => grp_Autocorrelation_fu_103_grp_gsm_norm_fu_323_p_din1,
        grp_gsm_norm_fu_323_p_dout0 => grp_gsm_norm_fu_323_ap_return,
        grp_gsm_norm_fu_323_p_start => grp_Autocorrelation_fu_103_grp_gsm_norm_fu_323_p_start,
        grp_gsm_norm_fu_323_p_ready => grp_gsm_norm_fu_323_ap_ready,
        grp_gsm_norm_fu_323_p_done => grp_gsm_norm_fu_323_ap_done,
        grp_gsm_norm_fu_323_p_idle => grp_gsm_norm_fu_323_ap_idle);

    grp_Reflection_coefficients_fu_113 : component Gsm_LPC_Analysis_Reflection_coefficients
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Reflection_coefficients_fu_113_ap_start,
        ap_done => grp_Reflection_coefficients_fu_113_ap_done,
        ap_idle => grp_Reflection_coefficients_fu_113_ap_idle,
        ap_ready => grp_Reflection_coefficients_fu_113_ap_ready,
        L_ACF_address0 => grp_Reflection_coefficients_fu_113_L_ACF_address0,
        L_ACF_ce0 => grp_Reflection_coefficients_fu_113_L_ACF_ce0,
        L_ACF_q0 => L_ACF_q0,
        LARc_address0 => grp_Reflection_coefficients_fu_113_LARc_address0,
        LARc_ce0 => grp_Reflection_coefficients_fu_113_LARc_ce0,
        LARc_we0 => grp_Reflection_coefficients_fu_113_LARc_we0,
        LARc_d0 => grp_Reflection_coefficients_fu_113_LARc_d0,
        grp_gsm_norm_fu_323_p_din1 => grp_Reflection_coefficients_fu_113_grp_gsm_norm_fu_323_p_din1,
        grp_gsm_norm_fu_323_p_dout0 => grp_gsm_norm_fu_323_ap_return,
        grp_gsm_norm_fu_323_p_start => grp_Reflection_coefficients_fu_113_grp_gsm_norm_fu_323_p_start,
        grp_gsm_norm_fu_323_p_ready => grp_gsm_norm_fu_323_ap_ready,
        grp_gsm_norm_fu_323_p_done => grp_gsm_norm_fu_323_ap_done,
        grp_gsm_norm_fu_323_p_idle => grp_gsm_norm_fu_323_ap_idle);

    grp_Quantization_and_coding_fu_122 : component Gsm_LPC_Analysis_Quantization_and_coding
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Quantization_and_coding_fu_122_ap_start,
        ap_done => grp_Quantization_and_coding_fu_122_ap_done,
        ap_idle => grp_Quantization_and_coding_fu_122_ap_idle,
        ap_ready => grp_Quantization_and_coding_fu_122_ap_ready,
        LARc_address0 => grp_Quantization_and_coding_fu_122_LARc_address0,
        LARc_ce0 => grp_Quantization_and_coding_fu_122_LARc_ce0,
        LARc_we0 => grp_Quantization_and_coding_fu_122_LARc_we0,
        LARc_d0 => grp_Quantization_and_coding_fu_122_LARc_d0,
        LARc_q0 => LARc_q0,
        LARc_address1 => grp_Quantization_and_coding_fu_122_LARc_address1,
        LARc_ce1 => grp_Quantization_and_coding_fu_122_LARc_ce1,
        LARc_we1 => grp_Quantization_and_coding_fu_122_LARc_we1,
        LARc_d1 => grp_Quantization_and_coding_fu_122_LARc_d1,
        LARc_q1 => LARc_q1);

    grp_gsm_norm_fu_323 : component Gsm_LPC_Analysis_gsm_norm
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_gsm_norm_fu_323_ap_start,
        ap_done => grp_gsm_norm_fu_323_ap_done,
        ap_idle => grp_gsm_norm_fu_323_ap_idle,
        ap_ready => grp_gsm_norm_fu_323_ap_ready,
        a => grp_gsm_norm_fu_323_a,
        ap_return => grp_gsm_norm_fu_323_ap_return);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((grp_Reflection_coefficients_fu_113_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state5))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state5);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((grp_Reflection_coefficients_fu_113_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Autocorrelation_fu_103_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Autocorrelation_fu_103_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Autocorrelation_fu_103_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Autocorrelation_fu_103_ap_ready = ap_const_logic_1)) then 
                    grp_Autocorrelation_fu_103_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Quantization_and_coding_fu_122_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Quantization_and_coding_fu_122_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_Quantization_and_coding_fu_122_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Quantization_and_coding_fu_122_ap_ready = ap_const_logic_1)) then 
                    grp_Quantization_and_coding_fu_122_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Reflection_coefficients_fu_113_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Reflection_coefficients_fu_113_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_Reflection_coefficients_fu_113_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Reflection_coefficients_fu_113_ap_ready = ap_const_logic_1)) then 
                    grp_Reflection_coefficients_fu_113_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_78 <= ap_const_lv4_1;
            elsif (((icmp_ln248_fu_144_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_fu_78 <= i_9_fu_161_p2;
            end if; 
        end if;
    end process;

    idx_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                idx_fu_74 <= ap_const_lv4_0;
            elsif (((icmp_ln248_fu_144_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                idx_fu_74 <= add_ln248_fu_150_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                LARc_addr_reg_317 <= zext_ln248_fu_156_p1(3 - 1 downto 0);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state4, grp_Reflection_coefficients_fu_113_ap_done, ap_block_pp0_stage0_subdone, icmp_ln248_fu_144_p2, ap_enable_reg_pp0_iter1, grp_Autocorrelation_fu_103_ap_done, grp_Quantization_and_coding_fu_122_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_Autocorrelation_fu_103_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_Reflection_coefficients_fu_113_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((icmp_ln248_fu_144_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and not(((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((icmp_ln248_fu_144_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_Quantization_and_coding_fu_122_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;

    LARc_address0_assign_proc : process(LARc_addr_reg_317, ap_CS_fsm_pp0_stage0, ap_CS_fsm_state4, ap_enable_reg_pp0_iter1, grp_Reflection_coefficients_fu_113_LARc_address0, grp_Quantization_and_coding_fu_122_LARc_address0, ap_CS_fsm_state8, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            LARc_address0 <= LARc_addr_reg_317;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            LARc_address0 <= grp_Quantization_and_coding_fu_122_LARc_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            LARc_address0 <= grp_Reflection_coefficients_fu_113_LARc_address0;
        else 
            LARc_address0 <= "XXX";
        end if; 
    end process;


    LARc_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, grp_Quantization_and_coding_fu_122_LARc_address1, ap_CS_fsm_state8, zext_ln248_fu_156_p1, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            LARc_address1 <= zext_ln248_fu_156_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            LARc_address1 <= grp_Quantization_and_coding_fu_122_LARc_address1;
        else 
            LARc_address1 <= "XXX";
        end if; 
    end process;


    LARc_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_state4, ap_enable_reg_pp0_iter1, grp_Reflection_coefficients_fu_113_LARc_ce0, grp_Quantization_and_coding_fu_122_LARc_ce0, ap_CS_fsm_state8)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            LARc_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            LARc_ce0 <= grp_Quantization_and_coding_fu_122_LARc_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            LARc_ce0 <= grp_Reflection_coefficients_fu_113_LARc_ce0;
        else 
            LARc_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    LARc_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, grp_Quantization_and_coding_fu_122_LARc_ce1, ap_CS_fsm_state8)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            LARc_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            LARc_ce1 <= grp_Quantization_and_coding_fu_122_LARc_ce1;
        else 
            LARc_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    LARc_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_state4, ap_enable_reg_pp0_iter1, grp_Reflection_coefficients_fu_113_LARc_d0, grp_Quantization_and_coding_fu_122_LARc_d0, ap_CS_fsm_state8, ap_block_pp0_stage0, select_ln262_fu_291_p3)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            LARc_d0 <= select_ln262_fu_291_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            LARc_d0 <= grp_Quantization_and_coding_fu_122_LARc_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            LARc_d0 <= grp_Reflection_coefficients_fu_113_LARc_d0;
        else 
            LARc_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    LARc_d1 <= grp_Quantization_and_coding_fu_122_LARc_d1;

    LARc_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_state4, ap_enable_reg_pp0_iter1, grp_Reflection_coefficients_fu_113_LARc_we0, grp_Quantization_and_coding_fu_122_LARc_we0, ap_CS_fsm_state8)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            LARc_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            LARc_we0 <= grp_Quantization_and_coding_fu_122_LARc_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            LARc_we0 <= grp_Reflection_coefficients_fu_113_LARc_we0;
        else 
            LARc_we0 <= ap_const_logic_0;
        end if; 
    end process;


    LARc_we1_assign_proc : process(grp_Quantization_and_coding_fu_122_LARc_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            LARc_we1 <= grp_Quantization_and_coding_fu_122_LARc_we1;
        else 
            LARc_we1 <= ap_const_logic_0;
        end if; 
    end process;


    L_ACF_address0_assign_proc : process(ap_CS_fsm_state4, grp_Autocorrelation_fu_103_L_ACF_address0, grp_Reflection_coefficients_fu_113_L_ACF_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            L_ACF_address0 <= grp_Reflection_coefficients_fu_113_L_ACF_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            L_ACF_address0 <= grp_Autocorrelation_fu_103_L_ACF_address0;
        else 
            L_ACF_address0 <= "XXXX";
        end if; 
    end process;


    L_ACF_ce0_assign_proc : process(ap_CS_fsm_state4, grp_Autocorrelation_fu_103_L_ACF_ce0, grp_Reflection_coefficients_fu_113_L_ACF_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            L_ACF_ce0 <= grp_Reflection_coefficients_fu_113_L_ACF_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            L_ACF_ce0 <= grp_Autocorrelation_fu_103_L_ACF_ce0;
        else 
            L_ACF_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    L_ACF_ce1_assign_proc : process(grp_Autocorrelation_fu_103_L_ACF_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            L_ACF_ce1 <= grp_Autocorrelation_fu_103_L_ACF_ce1;
        else 
            L_ACF_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    L_ACF_we0_assign_proc : process(grp_Autocorrelation_fu_103_L_ACF_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            L_ACF_we0 <= grp_Autocorrelation_fu_103_L_ACF_we0;
        else 
            L_ACF_we0 <= ap_const_logic_0;
        end if; 
    end process;


    L_ACF_we1_assign_proc : process(grp_Autocorrelation_fu_103_L_ACF_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            L_ACF_we1 <= grp_Autocorrelation_fu_103_L_ACF_we1;
        else 
            L_ACF_we1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln248_fu_150_p2 <= std_logic_vector(unsigned(idx_fu_74) + unsigned(ap_const_lv4_1));
    and_ln255_fu_271_p2 <= (xor_ln253_fu_265_p2 and icmp_ln255_fu_233_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state7 <= ap_CS_fsm(5);
    ap_CS_fsm_state8 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_Autocorrelation_fu_103_ap_done)
    begin
        if ((grp_Autocorrelation_fu_103_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_Reflection_coefficients_fu_113_ap_done)
    begin
        if ((grp_Reflection_coefficients_fu_113_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_Quantization_and_coding_fu_122_ap_done)
    begin
        if ((grp_Quantization_and_coding_fu_122_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state5_assign_proc : process(icmp_ln248_fu_144_p2)
    begin
        if ((icmp_ln248_fu_144_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_Quantization_and_coding_fu_122_ap_done, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_Quantization_and_coding_fu_122_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_Quantization_and_coding_fu_122_ap_done, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_Quantization_and_coding_fu_122_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_Autocorrelation_fu_103_ap_start <= grp_Autocorrelation_fu_103_ap_start_reg;
    grp_Quantization_and_coding_fu_122_ap_start <= grp_Quantization_and_coding_fu_122_ap_start_reg;
    grp_Reflection_coefficients_fu_113_ap_start <= grp_Reflection_coefficients_fu_113_ap_start_reg;

    grp_gsm_norm_fu_323_a_assign_proc : process(ap_CS_fsm_state4, grp_Autocorrelation_fu_103_grp_gsm_norm_fu_323_p_din1, grp_Reflection_coefficients_fu_113_grp_gsm_norm_fu_323_p_din1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_gsm_norm_fu_323_a <= grp_Reflection_coefficients_fu_113_grp_gsm_norm_fu_323_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_gsm_norm_fu_323_a <= grp_Autocorrelation_fu_103_grp_gsm_norm_fu_323_p_din1;
        else 
            grp_gsm_norm_fu_323_a <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_gsm_norm_fu_323_ap_start_assign_proc : process(ap_CS_fsm_state4, grp_Autocorrelation_fu_103_grp_gsm_norm_fu_323_p_start, grp_Reflection_coefficients_fu_113_grp_gsm_norm_fu_323_p_start, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_gsm_norm_fu_323_ap_start <= grp_Reflection_coefficients_fu_113_grp_gsm_norm_fu_323_p_start;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_gsm_norm_fu_323_ap_start <= grp_Autocorrelation_fu_103_grp_gsm_norm_fu_323_p_start;
        else 
            grp_gsm_norm_fu_323_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    i_9_fu_161_p2 <= std_logic_vector(unsigned(i_fu_78) + unsigned(ap_const_lv4_1));
    icmp_ln248_fu_144_p2 <= "1" when (i_fu_78 = ap_const_lv4_9) else "0";
    icmp_ln253_fu_213_p2 <= "1" when (signed(temp_fu_205_p3) < signed(ap_const_lv16_5666)) else "0";
    icmp_ln255_fu_233_p2 <= "1" when (signed(temp_fu_205_p3) < signed(ap_const_lv16_799A)) else "0";
    icmp_ln67_fu_185_p2 <= "1" when (LARc_q1 = ap_const_lv16_8000) else "0";
    indata_address0 <= grp_Autocorrelation_fu_103_indata_address0;
    indata_address1 <= grp_Autocorrelation_fu_103_indata_address1;
    indata_ce0 <= grp_Autocorrelation_fu_103_indata_ce0;
    indata_ce1 <= grp_Autocorrelation_fu_103_indata_ce1;
    indata_d0 <= grp_Autocorrelation_fu_103_indata_d0;
    indata_we0 <= grp_Autocorrelation_fu_103_indata_we0;
    select_ln262_fu_291_p3 <= 
        sub_ln262_fu_285_p2 when (tmp_fu_177_p3(0) = '1') else 
        temp_32_fu_277_p3;
    select_ln67_fu_197_p3 <= 
        ap_const_lv16_7FFF when (icmp_ln67_fu_185_p2(0) = '1') else 
        sub_ln67_fu_191_p2;
        sext_ln254_fu_229_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(temp_28_fu_219_p4),16));

    shl_ln259_fu_245_p2 <= std_logic_vector(shift_left(unsigned(temp_fu_205_p3),to_integer(unsigned('0' & ap_const_lv16_2(16-1 downto 0)))));
    sub_ln262_fu_285_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(temp_32_fu_277_p3));
    sub_ln67_fu_191_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(LARc_q1));
    temp_28_fu_219_p4 <= temp_fu_205_p3(15 downto 1);
    temp_29_fu_239_p2 <= std_logic_vector(unsigned(temp_fu_205_p3) + unsigned(ap_const_lv16_D4CD));
    temp_30_fu_251_p2 <= std_logic_vector(unsigned(shl_ln259_fu_245_p2) + unsigned(ap_const_lv16_6800));
    temp_31_fu_257_p3 <= 
        sext_ln254_fu_229_p1 when (icmp_ln253_fu_213_p2(0) = '1') else 
        temp_30_fu_251_p2;
    temp_32_fu_277_p3 <= 
        temp_29_fu_239_p2 when (and_ln255_fu_271_p2(0) = '1') else 
        temp_31_fu_257_p3;
    temp_fu_205_p3 <= 
        select_ln67_fu_197_p3 when (tmp_fu_177_p3(0) = '1') else 
        LARc_q1;
    tmp_fu_177_p3 <= LARc_q1(15 downto 15);
    xor_ln253_fu_265_p2 <= (icmp_ln253_fu_213_p2 xor ap_const_lv1_1);
    zext_ln248_fu_156_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idx_fu_74),64));
end behav;
