<module name="NSS_0_CFG_ALE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ALE_IDVER" acronym="ALE_IDVER" offset="0x0" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x291104" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="ALE_STATUS" acronym="ALE_STATUS" offset="0x4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POLICERS_DIV_8" width="8" begin="15" end="8" resetval="0x1" description="This is the number of policers the ALE implements divided by 8 (a value of 4 indicates 32 policers total)." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="_32_ENTRIES" width="1" begin="6" end="6" resetval="0x1" description="When set indicates that there are 32 entries in the ALE table." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENTRIES_DIV_1024" width="5" begin="4" end="0" resetval="0x0" description="This is the number of table entries total divided by 1024. A value of 1 indicates 1024 table entries. A value of 8 indicates 8192 table entries. A value of 0 indicates less than 1024." range="" rwaccess="R"/>
  </register>
  <register id="ALE_CONTROL" acronym="ALE_CONTROL" offset="0x8" width="32" description="">
    <bitfield id="ENABLE" width="1" begin="31" end="31" resetval="0x0" description="Enable ALE" range="" rwaccess="RW"/>
    <bitfield id="CLEAR_TABLE" width="1" begin="30" end="30" resetval="0x0" description="Clear ALE address table &#8211; Setting this bit causes the ALE hardware to write all table bit values to zero. Software must perform a clear table operation as part of the ALE setup/configuration process. Setting this bit causes all ALE accesses to be held up for 64 clocks while the clear is performed. Access to all ALE registers will be blocked (wait states) until the 64 clocks have completed. This bit cannot be read as one because the read is blocked until the clear table is completed at which time this bit is cleared to zero." range="" rwaccess="RW"/>
    <bitfield id="AGE_OUT_NOW" width="1" begin="29" end="29" resetval="0x0" description="Age Out Address Table Now &#8211; Setting this bit causes the ALE hardware to remove (free up) any ageable table entry that does not have a set touch bit. This bit is cleared when the age out process has completed. This bit may be read. The age out process takes 4096 clocks best case (no ale packet processing during ageout) and 66550 clocks absolute worst case." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="28" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="UPD_BW_CTL" width="3" begin="23" end="21" resetval="0x0" description="The upd_bw_ctrl field allows for up to 8 times the rate in which adds, updates, touches, writes, and aging updates can occur" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="20" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="UVLAN_NO_LEARN" width="1" begin="13" end="13" resetval="0x0" description="Unknown VLAN No Learn &#8211; when set this will prevent source addresses of unknown VLANIDs from being automatically added into the look up table if learning is enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="12" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Read as zero" range="" rwaccess="R"/>
    <bitfield id="UNI_FLOOD_TO_HOST" width="1" begin="8" end="8" resetval="0x0" description="Enable Port 0 Unicast Flood" range="" rwaccess="RW"/>
    <bitfield id="LEARN_NO_VID" width="1" begin="7" end="7" resetval="0x0" description="Learn No VID" range="" rwaccess="RW"/>
    <bitfield id="EN_VID0_MODE" width="1" begin="6" end="6" resetval="0x0" description="Enable VLAN ID = 0 Mode" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_OUI_DENY" width="1" begin="5" end="5" resetval="0x0" description="Enable OUI Deny Mode" range="" rwaccess="RW"/>
    <bitfield id="BYPASS" width="1" begin="4" end="4" resetval="0x0" description="ALE Bypass" range="" rwaccess="RW"/>
    <bitfield id="RATE_LIMIT_TX" width="1" begin="3" end="3" resetval="0x0" description="Rate Limit Transmit Mode" range="" rwaccess="RW"/>
    <bitfield id="VLAN_AWARE" width="1" begin="2" end="2" resetval="0x0" description="ALE VLAN Aware" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_AUTH_MODE" width="1" begin="1" end="1" resetval="0x0" description="Enable MAC Authorization Mode &#8211; Mac authorization mode requires that all table entries be made by the host software. There are no learned address in authorization mode and the packet will be dropped if the source address is not found and the destination address is not an address with the super table entry bit set." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_RATE_LIMIT" width="1" begin="0" end="0" resetval="0x0" description="Enable Broadcast and Multicast Rate Limit" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_PRESCALE" acronym="ALE_PRESCALE" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRESCALE" width="20" begin="19" end="0" resetval="0x0" description="ALE Prescale &#8211; The input clock is divided by this value for use in the multicast/broadcast rate limiters. The minimum operating value is 0x10. The prescaler is off when the value is zero." range="" rwaccess="RW"/>
  </register>
  <register id="ALE_AGING_TIMER" acronym="ALE_AGING_TIMER" offset="0x14" width="32" description="">
    <bitfield id="PRESCALE_1_DISABLE" width="1" begin="31" end="31" resetval="0x0" description="ALE Prescaler 1 Disable: When set, removes 1,000 from the auto aging multiplier." range="" rwaccess="RW"/>
    <bitfield id="PRESCALE_2_DISABLE" width="1" begin="30" end="30" resetval="0x0" description="ALE Prescaler 2 Disable: When set, removes 1,000 from the auto aging multiplier." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AGING_TIMER" width="24" begin="23" end="0" resetval="0x0" description="ALE Aging Timer: When non-zero, auto-aging is enabled. The ale_aging_timer value (minus 1) times 1,000,000 is the number of clock cycles after which auto-aging will automatically be initiated. If either prescale_1_disable or prescale_2_disable is set then the multiplier is 1,000 instead of 1,000,000. If both prescale_1_disable and prescale_2_disable are set then the multiplier is 1 instead of 1,000,000. Auto aging is initiated each time the count reaches zero. When the ale_aging_timer is zero, auto-aging is disabled (but software can still initiate aging by setting age_out_now). There is no auto-aging if ale_enable is zero or if clear_table is set or if age_out_now is set (while the events are occurring)." range="" rwaccess="RW"/>
  </register>
  <register id="ALE_TABLE_CONTROL" acronym="ALE_TABLE_CONTROL" offset="0x20" width="32" description="">
    <bitfield id="WRITE_RDZ" width="1" begin="31" end="31" resetval="0x0" description="Write Bit &#8211; This bit is always . Writing a 1 to this bit causes the three table word register values to be written to the entry_pointer location in the address table. Writing a 0 to this bit causes the three table word register values to be loaded from the entry_pointer location in the address table so that they may be subsequently read. A read of any ALE address location will be stalled until the read or write has completed." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENTRY_POINTER" width="14" begin="13" end="0" resetval="0x0" description="Table Entry Pointer - The ENTRY_POINTER contains the table entry value that will be read/written with accesses to the table word registers. The number of entries in the table determine the width of the entry pointer field (y). y = 9 for 1024 entries." range="" rwaccess="RW"/>
  </register>
  <register id="ALE_TABLE_WORD2" acronym="ALE_TABLE_WORD2" offset="0x34" width="32" description="">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENTRY_70_64" width="7" begin="6" end="0" resetval="0x-" description="Table entry bits 70 down to 64" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_TABLE_WORD1" acronym="ALE_TABLE_WORD1" offset="0x38" width="32" description="">
    <bitfield id="ENTRY_63_32" width="32" begin="31" end="0" resetval="0x-" description="Table Entry Bits 63:32" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_TABLE_WORD0" acronym="ALE_TABLE_WORD0" offset="0x3C" width="32" description="">
    <bitfield id="ENTRY_31_0" width="32" begin="31" end="0" resetval="0x-" description="Table Entry Bits 31:0" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_PORT_CONTROL_0" acronym="ALE_PORT_CONTROL_0" offset="0x40" width="32" description="">
    <bitfield id="BCAST_LIMIT" width="8" begin="31" end="24" resetval="0x0" description="Broadcast Packet Rate Limit Each prescale pulse loads this field into the port broadcast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Broadcast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW"/>
    <bitfield id="MCAST_LIMIT" width="8" begin="23" end="16" resetval="0x0" description="Multicast Packet Rate Limit Each prescale pulse loads this field into the port multicast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Multicast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DISABLE_AUTH_MODE" width="1" begin="12" end="12" resetval="0x0" description="Disable MAC Authorization Mode When set, this bit disables MAC authorization mode for this port (when enable_auth_mode in ALE_Control is set)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x0" description="Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NO_SA_UPDATE" width="1" begin="5" end="5" resetval="0x0" description="No Source Address Update When set an ingress packet on this port will not cause a matching source address entry port number to be changed (to this port). When cleared, an ingress packet on this port will cause a matching source address entry port number to be changed to this port number (if it was previously a different port)." range="" rwaccess="RW"/>
    <bitfield id="NO_LEARN" width="1" begin="4" end="4" resetval="0x0" description="No Learn Mode When set the port is disabled from learning source addresses." range="" rwaccess="RW"/>
    <bitfield id="VID_INGRESS_CHECK" width="1" begin="3" end="3" resetval="0x0" description="VLAN ID Ingress Check If VLAN found and the receive port is not a VLAN member then drop the packet." range="" rwaccess="RW"/>
    <bitfield id="DROP_UNTAGGED" width="1" begin="2" end="2" resetval="0x0" description="Drop Untagged Packets - Drop non-VLAN tagged ingress packets" range="" rwaccess="RW"/>
    <bitfield id="PORT_STATE" width="2" begin="1" end="0" resetval="0x0" description="Port State" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_PORT_CONTROL_1" acronym="ALE_PORT_CONTROL_1" offset="0x44" width="32" description="">
    <bitfield id="BCAST_LIMIT" width="8" begin="31" end="24" resetval="0x0" description="Broadcast Packet Rate Limit Each prescale pulse loads this field into the port broadcast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Broadcast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW"/>
    <bitfield id="MCAST_LIMIT" width="8" begin="23" end="16" resetval="0x0" description="Multicast Packet Rate Limit Each prescale pulse loads this field into the port multicast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Multicast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DISABLE_AUTH_MODE" width="1" begin="12" end="12" resetval="0x0" description="Disable MAC Authorization Mode When set, this bit disables MAC authorization mode for this port (when enable_auth_mode in ALE_Control is set)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x0" description="Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NO_SA_UPDATE" width="1" begin="5" end="5" resetval="0x0" description="No Source Address Update When set an ingress packet on this port will not cause a matching source address entry port number to be changed (to this port). When cleared, an ingress packet on this port will cause a matching source address entry port number to be changed to this port number (if it was previously a different port)." range="" rwaccess="RW"/>
    <bitfield id="NO_LEARN" width="1" begin="4" end="4" resetval="0x0" description="No Learn Mode When set the port is disabled from learning source addresses." range="" rwaccess="RW"/>
    <bitfield id="VID_INGRESS_CHECK" width="1" begin="3" end="3" resetval="0x0" description="VLAN ID Ingress Check If VLAN found and the receive port is not a VLAN member then drop the packet." range="" rwaccess="RW"/>
    <bitfield id="DROP_UNTAGGED" width="1" begin="2" end="2" resetval="0x0" description="Drop Untagged Packets - Drop non-VLAN tagged ingress packets" range="" rwaccess="RW"/>
    <bitfield id="PORT_STATE" width="2" begin="1" end="0" resetval="0x0" description="Port State" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_PORT_CONTROL_2" acronym="ALE_PORT_CONTROL_2" offset="0x48" width="32" description="">
    <bitfield id="BCAST_LIMIT" width="8" begin="31" end="24" resetval="0x0" description="Broadcast Packet Rate Limit Each prescale pulse loads this field into the port broadcast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Broadcast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW"/>
    <bitfield id="MCAST_LIMIT" width="8" begin="23" end="16" resetval="0x0" description="Multicast Packet Rate Limit Each prescale pulse loads this field into the port multicast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Multicast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DISABLE_AUTH_MODE" width="1" begin="12" end="12" resetval="0x0" description="Disable MAC Authorization Mode When set, this bit disables MAC authorization mode for this port (when enable_auth_mode in ALE_Control is set)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x0" description="Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NO_SA_UPDATE" width="1" begin="5" end="5" resetval="0x0" description="No Source Address Update When set an ingress packet on this port will not cause a matching source address entry port number to be changed (to this port). When cleared, an ingress packet on this port will cause a matching source address entry port number to be changed to this port number (if it was previously a different port)." range="" rwaccess="RW"/>
    <bitfield id="NO_LEARN" width="1" begin="4" end="4" resetval="0x0" description="No Learn Mode When set the port is disabled from learning source addresses." range="" rwaccess="RW"/>
    <bitfield id="VID_INGRESS_CHECK" width="1" begin="3" end="3" resetval="0x0" description="VLAN ID Ingress Check If VLAN found and the receive port is not a VLAN member then drop the packet." range="" rwaccess="RW"/>
    <bitfield id="DROP_UNTAGGED" width="1" begin="2" end="2" resetval="0x0" description="Drop Untagged Packets - Drop non-VLAN tagged ingress packets" range="" rwaccess="RW"/>
    <bitfield id="PORT_STATE" width="2" begin="1" end="0" resetval="0x0" description="Port State" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_PORT_CONTROL_3" acronym="ALE_PORT_CONTROL_3" offset="0x4C" width="32" description="">
    <bitfield id="BCAST_LIMIT" width="8" begin="31" end="24" resetval="0x0" description="Broadcast Packet Rate Limit Each prescale pulse loads this field into the port broadcast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Broadcast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW"/>
    <bitfield id="MCAST_LIMIT" width="8" begin="23" end="16" resetval="0x0" description="Multicast Packet Rate Limit Each prescale pulse loads this field into the port multicast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Multicast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DISABLE_AUTH_MODE" width="1" begin="12" end="12" resetval="0x0" description="Disable MAC Authorization Mode When set, this bit disables MAC authorization mode for this port (when enable_auth_mode in ALE_Control is set)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x0" description="Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NO_SA_UPDATE" width="1" begin="5" end="5" resetval="0x0" description="No Source Address Update When set an ingress packet on this port will not cause a matching source address entry port number to be changed (to this port). When cleared, an ingress packet on this port will cause a matching source address entry port number to be changed to this port number (if it was previously a different port)." range="" rwaccess="RW"/>
    <bitfield id="NO_LEARN" width="1" begin="4" end="4" resetval="0x0" description="No Learn Mode When set the port is disabled from learning source addresses." range="" rwaccess="RW"/>
    <bitfield id="VID_INGRESS_CHECK" width="1" begin="3" end="3" resetval="0x0" description="VLAN ID Ingress Check If VLAN found and the receive port is not a VLAN member then drop the packet." range="" rwaccess="RW"/>
    <bitfield id="DROP_UNTAGGED" width="1" begin="2" end="2" resetval="0x0" description="Drop Untagged Packets - Drop non-VLAN tagged ingress packets" range="" rwaccess="RW"/>
    <bitfield id="PORT_STATE" width="2" begin="1" end="0" resetval="0x0" description="Port State" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_PORT_CONTROL_4" acronym="ALE_PORT_CONTROL_4" offset="0x50" width="32" description="">
    <bitfield id="BCAST_LIMIT" width="8" begin="31" end="24" resetval="0x0" description="Broadcast Packet Rate Limit Each prescale pulse loads this field into the port broadcast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Broadcast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW"/>
    <bitfield id="MCAST_LIMIT" width="8" begin="23" end="16" resetval="0x0" description="Multicast Packet Rate Limit Each prescale pulse loads this field into the port multicast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Multicast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DISABLE_AUTH_MODE" width="1" begin="12" end="12" resetval="0x0" description="Disable MAC Authorization Mode When set, this bit disables MAC authorization mode for this port (when enable_auth_mode in ALE_Control is set)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x0" description="Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NO_SA_UPDATE" width="1" begin="5" end="5" resetval="0x0" description="No Source Address Update When set an ingress packet on this port will not cause a matching source address entry port number to be changed (to this port). When cleared, an ingress packet on this port will cause a matching source address entry port number to be changed to this port number (if it was previously a different port)." range="" rwaccess="RW"/>
    <bitfield id="NO_LEARN" width="1" begin="4" end="4" resetval="0x0" description="No Learn Mode When set the port is disabled from learning source addresses." range="" rwaccess="RW"/>
    <bitfield id="VID_INGRESS_CHECK" width="1" begin="3" end="3" resetval="0x0" description="VLAN ID Ingress Check If VLAN found and the receive port is not a VLAN member then drop the packet." range="" rwaccess="RW"/>
    <bitfield id="DROP_UNTAGGED" width="1" begin="2" end="2" resetval="0x0" description="Drop Untagged Packets - Drop non-VLAN tagged ingress packets" range="" rwaccess="RW"/>
    <bitfield id="PORT_STATE" width="2" begin="1" end="0" resetval="0x0" description="Port State" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_PORT_CONTROL_5" acronym="ALE_PORT_CONTROL_5" offset="0x54" width="32" description="">
    <bitfield id="BCAST_LIMIT" width="8" begin="31" end="24" resetval="0x0" description="Broadcast Packet Rate Limit Each prescale pulse loads this field into the port broadcast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Broadcast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW"/>
    <bitfield id="MCAST_LIMIT" width="8" begin="23" end="16" resetval="0x0" description="Multicast Packet Rate Limit Each prescale pulse loads this field into the port multicast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Multicast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DISABLE_AUTH_MODE" width="1" begin="12" end="12" resetval="0x0" description="Disable MAC Authorization Mode When set, this bit disables MAC authorization mode for this port (when enable_auth_mode in ALE_Control is set)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x0" description="Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NO_SA_UPDATE" width="1" begin="5" end="5" resetval="0x0" description="No Source Address Update When set an ingress packet on this port will not cause a matching source address entry port number to be changed (to this port). When cleared, an ingress packet on this port will cause a matching source address entry port number to be changed to this port number (if it was previously a different port)." range="" rwaccess="RW"/>
    <bitfield id="NO_LEARN" width="1" begin="4" end="4" resetval="0x0" description="No Learn Mode When set the port is disabled from learning source addresses." range="" rwaccess="RW"/>
    <bitfield id="VID_INGRESS_CHECK" width="1" begin="3" end="3" resetval="0x0" description="VLAN ID Ingress Check If VLAN found and the receive port is not a VLAN member then drop the packet." range="" rwaccess="RW"/>
    <bitfield id="DROP_UNTAGGED" width="1" begin="2" end="2" resetval="0x0" description="Drop Untagged Packets - Drop non-VLAN tagged ingress packets" range="" rwaccess="RW"/>
    <bitfield id="PORT_STATE" width="2" begin="1" end="0" resetval="0x0" description="Port State" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_PORT_CONTROL_6" acronym="ALE_PORT_CONTROL_6" offset="0x58" width="32" description="">
    <bitfield id="BCAST_LIMIT" width="8" begin="31" end="24" resetval="0x0" description="Broadcast Packet Rate Limit Each prescale pulse loads this field into the port broadcast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Broadcast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW"/>
    <bitfield id="MCAST_LIMIT" width="8" begin="23" end="16" resetval="0x0" description="Multicast Packet Rate Limit Each prescale pulse loads this field into the port multicast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Multicast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DISABLE_AUTH_MODE" width="1" begin="12" end="12" resetval="0x0" description="Disable MAC Authorization Mode When set, this bit disables MAC authorization mode for this port (when enable_auth_mode in ALE_Control is set)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x0" description="Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NO_SA_UPDATE" width="1" begin="5" end="5" resetval="0x0" description="No Source Address Update When set an ingress packet on this port will not cause a matching source address entry port number to be changed (to this port). When cleared, an ingress packet on this port will cause a matching source address entry port number to be changed to this port number (if it was previously a different port)." range="" rwaccess="RW"/>
    <bitfield id="NO_LEARN" width="1" begin="4" end="4" resetval="0x0" description="No Learn Mode When set the port is disabled from learning source addresses." range="" rwaccess="RW"/>
    <bitfield id="VID_INGRESS_CHECK" width="1" begin="3" end="3" resetval="0x0" description="VLAN ID Ingress Check If VLAN found and the receive port is not a VLAN member then drop the packet." range="" rwaccess="RW"/>
    <bitfield id="DROP_UNTAGGED" width="1" begin="2" end="2" resetval="0x0" description="Drop Untagged Packets - Drop non-VLAN tagged ingress packets" range="" rwaccess="RW"/>
    <bitfield id="PORT_STATE" width="2" begin="1" end="0" resetval="0x0" description="Port State" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_UNKNOWN_VLAN" acronym="ALE_UNKNOWN_VLAN" offset="0x90" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="LIST" width="2" begin="1" end="0" resetval="0x0" description="Unknown VLAN Member List" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_UNKNOWN_UREG_MCAST_FLOOD" acronym="ALE_UNKNOWN_UREG_MCAST_FLOOD" offset="0x94" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="Unknown VLAN Multicast Flood Mask" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_UNKNOWN_REG_MCAST_FLOOD" acronym="ALE_UNKNOWN_REG_MCAST_FLOOD" offset="0x98" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="Unknown VLAN Registered Multicast Flood Mask" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_FORCE_UNTAGGED_EGRESS" acronym="ALE_FORCE_UNTAGGED_EGRESS" offset="0x9C" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="Force Untagged Egress Mask" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_VLAN_MASK_MUX_0" acronym="ALE_VLAN_MASK_MUX_0" offset="0xC0" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="Force Untagged Egress Mask" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_VLAN_MASK_MUX_1" acronym="ALE_VLAN_MASK_MUX_1" offset="0xC4" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="Force Untagged Egress Mask" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_VLAN_MASK_MUX_2" acronym="ALE_VLAN_MASK_MUX_2" offset="0xC8" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="Force Untagged Egress Mask" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_POLICER_PORT_OUI" acronym="ALE_POLICER_PORT_OUI" offset="0x100" width="32" description="">
    <bitfield id="PORT_MEN" width="1" begin="31" end="31" resetval="0x0" description="Enabled port match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUM" width="4" begin="28" end="25" resetval="0x0" description="If enabled, specifies the port address to match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="24" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI_MEN" width="1" begin="19" end="19" resetval="0x0" description="Enabled frame priority match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="PRI_VAL" width="3" begin="18" end="16" resetval="0x0" description="If enabled, specifies the frame priority to match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="OUI_MEN" width="1" begin="15" end="15" resetval="0x0" description="Enabled frame OUI address match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUI_INDEX" width="13" begin="12" end="0" resetval="0x0" description="If enabled, specifies the ALE OUI address lookup table index to match for the selected policing/classifier entry" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_POLICER_DA_SA" acronym="ALE_POLICER_DA_SA" offset="0x104" width="32" description="">
    <bitfield id="DST_MEN" width="1" begin="31" end="31" resetval="0x0" description="Enabled frame L2 destination address match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DST_INDEX" width="13" begin="28" end="16" resetval="0x0" description="If enabled, specifies the ALE L2 destination address lookup table index to match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="SRC_MEN" width="1" begin="15" end="15" resetval="0x0" description="Enabled frame L2 source address match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="SRC_INDEX" width="13" begin="12" end="0" resetval="0x0" description="If enabled, specifies the ALE L2 source address lookup table index to match for the selected policing/classifier entry" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_POLICER_VLAN" acronym="ALE_POLICER_VLAN" offset="0x108" width="32" description="">
    <bitfield id="OVLAN_MEN" width="1" begin="31" end="31" resetval="0x0" description="Enabled frame Outer VLAN address match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVLAN_INDEX" width="13" begin="28" end="16" resetval="0x0" description="If enabled, specifies the ALE Outer VLAN address lookup table index to match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="IVLAN_MEN" width="1" begin="15" end="15" resetval="0x0" description="Enabled frame Inner VLAN address match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IVLAN_INDEX" width="13" begin="12" end="0" resetval="0x0" description="If enabled, specifies the ALE Inner VLAN address lookup table index to match for the selected policing/classifier entry" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_POLICER_ETHERTYPE_IPSA" acronym="ALE_POLICER_ETHERTYPE_IPSA" offset="0x10C" width="32" description="">
    <bitfield id="ETHERTYPE_MEN" width="1" begin="31" end="31" resetval="0x0" description="Enabled frame Ether Type match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ETHERTYPE_INDEX" width="13" begin="28" end="16" resetval="0x0" description="If enabled, specifies the ALE Ether Type lookup table index to match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="IPSRC_MEN" width="1" begin="15" end="15" resetval="0x0" description="Enabled frame IP Source address match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPSRC_INDEX" width="13" begin="12" end="0" resetval="0x0" description="If enabled, specifies the ALE IP Source address lookup table index to match for the selected policing/classifier entry" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_POLICER_IPDA" acronym="ALE_POLICER_IPDA" offset="0x110" width="32" description="">
    <bitfield id="IPDST_MEN" width="1" begin="31" end="31" resetval="0x0" description="Enabled frame IP Destination address match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPDST_INDEX" width="13" begin="28" end="16" resetval="0x0" description="If enabled, specifies the ALE IP Destination address lookup table index to match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="ALE_POLICER_TBL_CTL" acronym="ALE_POLICER_TBL_CTL" offset="0x120" width="32" description="">
    <bitfield id="WRITE_ENABLE" width="1" begin="31" end="31" resetval="0x0" description="Setting this bit will write the POLICER_CFG0-7 to the pol_tbl_index selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="26" begin="30" end="5" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="POL_TBL_INDEX" width="5" begin="4" end="0" resetval="0x0" description="This field specifies the policing/classifier entry to be read or written" range="" rwaccess="RW"/>
  </register>
  <register id="ALE_THREAD_DEF" acronym="ALE_THREAD_DEF" offset="0x134" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="15" end="15" resetval="0x0" description="This field is the read or written enable for the Default Thread ID. When set, the switch will use the def_thread_val for the default thread ID if no classifier is matched. If clear, the switch will generate its own thread ID based on port and priority if there is no classifier match." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VALUE" width="6" begin="5" end="0" resetval="0x0" description="This field is the read or written default thread ID value that is used for host traffic." range="" rwaccess="RW"/>
  </register>
  <register id="ALE_THREAD_CTL" acronym="ALE_THREAD_CTL" offset="0x138" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="ENTRY_PTR" width="5" begin="4" end="0" resetval="0x0" description="Policer Thread Entry Pointer. This field specificies the policer/classifier thread map entry to be read or written. This field is written with the policer/classifier number that will be read or written with a read or write to the ALE_Thread_Map register." range="" rwaccess="RW"/>
  </register>
  <register id="ALE_THREAD_VAL" acronym="ALE_THREAD_VAL" offset="0x13C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="15" end="15" resetval="0x0" description="This field is the read or written enable for the Thread ID. When set, the switch will use the thread_val for the particular classifier match. If clear, the switch will generate its own thread ID based on port and priority." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VALUE" width="6" begin="5" end="0" resetval="0x0" description="This field is the read or written thread ID value that is used to map a classifier hit to thread ID for host traffic." range="" rwaccess="RW"/>
  </register>
</module>
