{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670730106984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670730106991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 10 22:41:46 2022 " "Processing started: Sat Dec 10 22:41:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670730106991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730106991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tempeture_control -c tempeture_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off tempeture_control -c tempeture_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730106991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670730107534 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670730107534 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "adc_control.qsys " "Elaborating Platform Designer system entity \"adc_control.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670730116799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.10.22:42:00 Progress: Loading tempeture_control/adc_control.qsys " "2022.12.10.22:42:00 Progress: Loading tempeture_control/adc_control.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730120780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.10.22:42:01 Progress: Reading input file " "2022.12.10.22:42:01 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730121323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.10.22:42:01 Progress: Adding adc_mega_0 \[altera_up_avalon_adc_mega 18.0\] " "2022.12.10.22:42:01 Progress: Adding adc_mega_0 \[altera_up_avalon_adc_mega 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730121375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.10.22:42:02 Progress: Parameterizing module adc_mega_0 " "2022.12.10.22:42:02 Progress: Parameterizing module adc_mega_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730122088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.10.22:42:02 Progress: Building connections " "2022.12.10.22:42:02 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730122091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.10.22:42:02 Progress: Parameterizing connections " "2022.12.10.22:42:02 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730122091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.10.22:42:02 Progress: Validating " "2022.12.10.22:42:02 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730122105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.10.22:42:02 Progress: Done reading input file " "2022.12.10.22:42:02 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730122160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_control: Generating adc_control \"adc_control\" for QUARTUS_SYNTH " "Adc_control: Generating adc_control \"adc_control\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730123199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: Starting Generation of ADC Controller for DE-series Board " "Adc_mega_0: Starting Generation of ADC Controller for DE-series Board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730123868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: C:/intelfpga_lite/19.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/JUANHU~1/AppData/Local/Temp/alt9337_4005231009277663700.dir/0002_sopcgen/adc_control_adc_mega_0.v " "Adc_mega_0: C:/intelfpga_lite/19.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/JUANHU~1/AppData/Local/Temp/alt9337_4005231009277663700.dir/0002_sopcgen/adc_control_adc_mega_0.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730123869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: \"adc_control\" instantiated altera_up_avalon_adc_mega \"adc_mega_0\" " "Adc_mega_0: \"adc_control\" instantiated altera_up_avalon_adc_mega \"adc_mega_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730126396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_control: Done \"adc_control\" with 2 modules, 3 files " "Adc_control: Done \"adc_control\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730126397 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "adc_control.qsys " "Finished elaborating Platform Designer system entity \"adc_control.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670730127093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_bidireccional.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_bidireccional.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_bidireccional " "Found entity 1: contador_bidireccional" {  } { { "contador_bidireccional.bdf" "" { Schematic "C:/Users/Juan Hurtado/Documents/Harold/New2/tempeture_control/contador_bidireccional.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670730127107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730127107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tocelsius.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tocelsius.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tocelsius-rtl " "Found design unit 1: tocelsius-rtl" {  } { { "tocelsius.vhd" "" { Text "C:/Users/Juan Hurtado/Documents/Harold/New2/tempeture_control/tocelsius.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670730127715 ""} { "Info" "ISGN_ENTITY_NAME" "1 tocelsius " "Found entity 1: tocelsius" {  } { { "tocelsius.vhd" "" { Text "C:/Users/Juan Hurtado/Documents/Harold/New2/tempeture_control/tocelsius.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670730127715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730127715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_control/synthesis/tempeture_control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adc_control/synthesis/tempeture_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tempeture_control " "Found entity 1: tempeture_control" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "C:/Users/Juan Hurtado/Documents/Harold/New2/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670730127718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730127718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_control/adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_control/adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_control " "Found entity 1: adc_control" {  } { { "db/ip/adc_control/adc_control.v" "" { Text "C:/Users/Juan Hurtado/Documents/Harold/New2/tempeture_control/db/ip/adc_control/adc_control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670730127722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730127722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_control/submodules/adc_control_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_control/submodules/adc_control_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_control_adc_mega_0 " "Found entity 1: adc_control_adc_mega_0" {  } { { "db/ip/adc_control/submodules/adc_control_adc_mega_0.v" "" { Text "C:/Users/Juan Hurtado/Documents/Harold/New2/tempeture_control/db/ip/adc_control/submodules/adc_control_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670730127725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730127725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Juan Hurtado/Documents/Harold/New2/tempeture_control/db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670730127730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730127730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tempeture_control " "Elaborating entity \"tempeture_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670730127771 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "contador_bidireccional inst1 " "Block or symbol \"contador_bidireccional\" of instance \"inst1\" overlaps another block or symbol" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "C:/Users/Juan Hurtado/Documents/Harold/New2/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 152 1152 1392 280 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670730127774 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "celsiusData\[7..0\] \"celsiusData\[23..0\]\" (ID tocelsius:inst3) " "Width mismatch in celsiusData\[7..0\] -- source is \"\"celsiusData\[23..0\]\" (ID tocelsius:inst3)\"" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "C:/Users/Juan Hurtado/Documents/Harold/New2/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 200 1056 1152 217 "celsiusData\[7..0\]" "" } { 312 704 944 392 "inst3" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670730127775 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "celsiusData\[7..0\] \"celsiusData\[23..0\]\" (ID tocelsius:inst3) " "Width mismatch in celsiusData\[7..0\] -- source is \"\"celsiusData\[23..0\]\" (ID tocelsius:inst3)\"" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "C:/Users/Juan Hurtado/Documents/Harold/New2/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 200 1056 1152 217 "celsiusData\[7..0\]" "" } { 328 944 1050 345 "celsiusData\[7..0\]" "" } { 312 704 944 392 "inst3" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670730127775 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670730127775 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670730127901 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 10 22:42:07 2022 " "Processing ended: Sat Dec 10 22:42:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670730127901 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670730127901 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670730127901 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730127901 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670730128507 ""}
