{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481677516509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481677516510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 22:05:16 2016 " "Processing started: Tue Dec 13 22:05:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481677516510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481677516510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory -c memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481677516511 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1481677516655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control.v 1 1 " "Found 1 design units, including 1 entities, in source file Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "/home/michiles/Desktop/Projeto2SD/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481677516717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481677516717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "/home/michiles/Desktop/Projeto2SD/registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481677516718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481677516718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "/home/michiles/Desktop/Projeto2SD/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481677516718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481677516718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.v 1 1 " "Found 1 design units, including 1 entities, in source file ULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "/home/michiles/Desktop/Projeto2SD/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481677516719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481677516719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Main.v 1 1 " "Found 1 design units, including 1 entities, in source file Main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.v" "" { Text "/home/michiles/Desktop/Projeto2SD/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481677516719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481677516719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "/home/michiles/Desktop/Projeto2SD/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481677516720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481677516720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481677516766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:contador " "Elaborating entity \"PC\" for hierarchy \"PC:contador\"" {  } { { "Main.v" "contador" { Text "/home/michiles/Desktop/Projeto2SD/Main.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481677516770 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PC.v(7) " "Verilog HDL assignment warning at PC.v(7): truncated value with size 32 to match size of target (4)" {  } { { "PC.v" "" { Text "/home/michiles/Desktop/Projeto2SD/PC.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481677516771 "|Main|PC:contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem " "Elaborating entity \"memory\" for hierarchy \"memory:mem\"" {  } { { "Main.v" "mem" { Text "/home/michiles/Desktop/Projeto2SD/Main.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481677516771 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memory.v(17) " "Verilog HDL Case Statement warning at memory.v(17): incomplete case statement has no default case item" {  } { { "memory.v" "" { Text "/home/michiles/Desktop/Projeto2SD/memory.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1481677516772 "|Main|memory:mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "funcao memory.v(16) " "Verilog HDL Always Construct warning at memory.v(16): inferring latch(es) for variable \"funcao\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.v" "" { Text "/home/michiles/Desktop/Projeto2SD/memory.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481677516772 "|Main|memory:mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valor memory.v(16) " "Verilog HDL Always Construct warning at memory.v(16): inferring latch(es) for variable \"valor\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.v" "" { Text "/home/michiles/Desktop/Projeto2SD/memory.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481677516772 "|Main|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[0\] memory.v(16) " "Inferred latch for \"valor\[0\]\" at memory.v(16)" {  } { { "memory.v" "" { Text "/home/michiles/Desktop/Projeto2SD/memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481677516772 "|Main|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[1\] memory.v(16) " "Inferred latch for \"valor\[1\]\" at memory.v(16)" {  } { { "memory.v" "" { Text "/home/michiles/Desktop/Projeto2SD/memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481677516772 "|Main|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[2\] memory.v(16) " "Inferred latch for \"valor\[2\]\" at memory.v(16)" {  } { { "memory.v" "" { Text "/home/michiles/Desktop/Projeto2SD/memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481677516772 "|Main|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[3\] memory.v(16) " "Inferred latch for \"valor\[3\]\" at memory.v(16)" {  } { { "memory.v" "" { Text "/home/michiles/Desktop/Projeto2SD/memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481677516772 "|Main|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funcao\[0\] memory.v(16) " "Inferred latch for \"funcao\[0\]\" at memory.v(16)" {  } { { "memory.v" "" { Text "/home/michiles/Desktop/Projeto2SD/memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481677516772 "|Main|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funcao\[1\] memory.v(16) " "Inferred latch for \"funcao\[1\]\" at memory.v(16)" {  } { { "memory.v" "" { Text "/home/michiles/Desktop/Projeto2SD/memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481677516772 "|Main|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funcao\[2\] memory.v(16) " "Inferred latch for \"funcao\[2\]\" at memory.v(16)" {  } { { "memory.v" "" { Text "/home/michiles/Desktop/Projeto2SD/memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481677516772 "|Main|memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:UC " "Elaborating entity \"Control\" for hierarchy \"Control:UC\"" {  } { { "Main.v" "UC" { Text "/home/michiles/Desktop/Projeto2SD/Main.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481677516773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:REGX " "Elaborating entity \"registrador\" for hierarchy \"registrador:REGX\"" {  } { { "Main.v" "REGX" { Text "/home/michiles/Desktop/Projeto2SD/Main.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481677516773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:unidLA " "Elaborating entity \"ULA\" for hierarchy \"ULA:unidLA\"" {  } { { "Main.v" "unidLA" { Text "/home/michiles/Desktop/Projeto2SD/Main.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481677516775 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FUNCAO\[3\] " "Net \"FUNCAO\[3\]\" is missing source, defaulting to GND" {  } { { "Main.v" "FUNCAO\[3\]" { Text "/home/michiles/Desktop/Projeto2SD/Main.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481677516787 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481677516787 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FUNCAO\[3\] " "Net \"FUNCAO\[3\]\" is missing source, defaulting to GND" {  } { { "Main.v" "FUNCAO\[3\]" { Text "/home/michiles/Desktop/Projeto2SD/Main.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481677516787 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481677516787 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1481677516920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:mem\|funcao\[2\] " "Latch memory:mem\|funcao\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:contador\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:contador\|out\[2\]" {  } { { "PC.v" "" { Text "/home/michiles/Desktop/Projeto2SD/PC.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481677516926 ""}  } { { "memory.v" "" { Text "/home/michiles/Desktop/Projeto2SD/memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481677516926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:mem\|funcao\[0\] " "Latch memory:mem\|funcao\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:contador\|out\[0\]" {  } { { "PC.v" "" { Text "/home/michiles/Desktop/Projeto2SD/PC.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481677516927 ""}  } { { "memory.v" "" { Text "/home/michiles/Desktop/Projeto2SD/memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481677516927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:mem\|funcao\[1\] " "Latch memory:mem\|funcao\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:contador\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal PC:contador\|out\[1\]" {  } { { "PC.v" "" { Text "/home/michiles/Desktop/Projeto2SD/PC.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481677516927 ""}  } { { "memory.v" "" { Text "/home/michiles/Desktop/Projeto2SD/memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481677516927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:mem\|valor\[1\] " "Latch memory:mem\|valor\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:contador\|out\[0\]" {  } { { "PC.v" "" { Text "/home/michiles/Desktop/Projeto2SD/PC.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481677516927 ""}  } { { "memory.v" "" { Text "/home/michiles/Desktop/Projeto2SD/memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481677516927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:mem\|valor\[2\] " "Latch memory:mem\|valor\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:contador\|out\[0\]" {  } { { "PC.v" "" { Text "/home/michiles/Desktop/Projeto2SD/PC.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481677516927 ""}  } { { "memory.v" "" { Text "/home/michiles/Desktop/Projeto2SD/memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481677516927 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1481677516970 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1481677516970 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1481677516970 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1481677516970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481677517040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 22:05:17 2016 " "Processing ended: Tue Dec 13 22:05:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481677517040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481677517040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481677517040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481677517040 ""}
