 
****************************************
Report : qor
Design : khu_sensor_pad
Version: F-2011.09-SP5-3
Date   : Tue Oct  6 17:58:31 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.31
  Critical Path Slack:           5.93
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          3.45
  Critical Path Slack:           5.85
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          7.35
  Critical Path Slack:           2.44
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          2.09
  Critical Path Slack:           5.50
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.00
  Critical Path Slack:           0.00
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        232
  Hierarchical Port Count:       5177
  Leaf Cell Count:              26621
  Buf/Inv Cell Count:            2964
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     21286
  Sequential Cell Count:         5335
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    51352.693255
  Noncombinational Area: 36021.998293
  Buf/Inv Area:           2055.676241
  Net Area:                  0.243590
  -----------------------------------
  Cell Area:             87374.691548
  Design Area:           87374.935138


  Design Rules
  -----------------------------------
  Total Number of Nets:         32125
  Nets With Violations:            80
  Max Trans Violations:            80
  Max Cap Violations:              10
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.71
  Logic Optimization:                  1.21
  Mapping Optimization:               12.08
  -----------------------------------------
  Overall Compile Time:               63.01
  Overall Compile Wall Clock Time:   298.09

1
