
--- a/include/ddr/chips/MDDR_W94AD6KB-HX51.h	1969-12-31 19:00:00.000000000 -0500
+++ b/include/ddr/chips/MDDR_W94AD6KB-HX51.h	2023-07-26 11:31:38.000000000 -0400
@@ -0,0 +1,62 @@
+#ifndef __MDDR_CONFIG_H
+#define __MDDR_CONFIG_H
+
+/*
+ * This file contains the memory configuration parameters for the cygnus board.
+ */
+/*--------------------------------------------------------------------------------
+ * MDDR info
+ */
+/* MDDR paramters */
+#define DDR_ROW  13	/* ROW : 12 to 14 row address */
+#define DDR_COL  10	/* COL :  8 to 10 column address */
+#define DDR_BANK8 0	/* Banks each chip: 0-4bank, 1-8bank 0 for falcon fpga, 1 for develop board */
+#define DDR_CL	  3	/* CAS latency: 2 or 3 */
+
+/*
+ * MDDR controller timing1 register
+ */
+#define DDR_tRAS 42	/* tRAS:42 to 70000 ACTIVE to PRECHARGE command period to the same bank. */
+#define DDR_tRTP MAX(2,0) /* 7.5ns READ to PRECHARGE command period. */
+#define DDR_tRP 15 //3 /* tRP: 3 to x PRECHARGE command period to the same bank */
+#define DDR_tRCD 18	 /* 18 to x ACTIVE to READ or WRITE command period to the same bank. */
+#define DDR_tRC (DDR_tRAS + DDR_tRP) /*45 to x ACTIVE to ACTIVE command period to the same bank.*/
+#define DDR_tRRD 12  /*12 to x ACTIVE bank A to ACTIVE bank B command period. */
+#define DDR_tWR 15 /* 15 to x WRITE Recovery Time defined by register MR of DDR2 memory */
+#define DDR_tWTR 1	/* 1 to x WRITE to READ command delay. */
+
+/*
+ * MDDR controller timing2 register
+ */
+#define DDR_tRFC   72	//72 to max/* ns,  AUTO-REFRESH command period. */
+#define DDR_tMINSR DDR_GET_VALUE(DDR_tRFC,tck_g.ps) /* Minimum Self-Refresh / Deep-Power-Down */
+#define DDR_tXP	   2	/* 2 to max EXIT-POWER-DOWN to next valid command period: 1 to 8 tCK. */
+#define DDR_tMRD   2    /* 2 to max  unit: tCK Load-Mode-Register to next valid command period: 1 to 4 tCK */
+
+/* new add */
+#define DDR_BL	4 /* MDDR Burst length: 3 - 8 burst, 2 - 4 burst , 1 - 2 burst*/
+#define DDR_tAL 0	/* Additive Latency, tCK*/
+#define DDR_tRL (DDR_tAL + DDR_CL) /* MDDR: Read Latency = tAL + tCL */
+#define DDR_tWL 1	/* MDDR: must 1 */
+#define DDR_tRDLAT	(DDR_tRL - 2)
+#define DDR_tWDLAT	(DDR_tWL - 1)
+#define DDR_tCCD 	4	/* CAS# to CAS# command delay , tCK, MDDR no*/
+#define DDR_tRTW (DDR_tRL + DDR_tCCD + 2 - DDR_tWL) /* add by xyfu */
+#define DDR_tFAW 50	/* Four bank activate period, ns, MDDR no */
+#define DDR_tCKE   1	/* 1 to max * CKE minimum pulse width, tCK */
+#define DDR_tXS 120	/* 120 to max Exit self-refresh to next valid command delay, ns */
+#define DDR_tXSRD DDR_GET_VALUE(DDR_tXS,tck_g.ps)
+#define DDR_tCKSRE MAX(1,0) /* Valid Clock Requirement after Self Refresh Entry or Power-Down Entry */
+
+/*
+ * MDDR controller refcnt register
+ */
+#define DDR_tREFI   7800 /* Refresh period: 4096 refresh cycles/64ms , line / 64ms , 8192 lines*/
+
+#define DDR_CLK_DIV 1    /* Clock Divider. auto refresh
+						  *	cnt_clk = memclk/(16*(2^DDR_CLK_DIV))
+						  */
+
+#endif /* __MDDR_CONFIG_H */
+
+
