#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Feb  8 15:10:34 2020
# Process ID: 8000
# Current directory: F:/alu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10904 F:\alu\alu.xpr
# Log file: F:/alu/vivado.log
# Journal file: F:/alu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/alu/alu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_alu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/alu/alu.srcs/sim_1/new/sim_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_alu'
ERROR: [VRFC 10-3214] character ' ' is not in element type 'std_logic' [F:/alu/alu.srcs/sim_1/new/sim_alu.vhd:185]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [F:/alu/alu.srcs/sim_1/new/sim_alu.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'F:/alu/alu.srcs/sim_1/new/sim_alu.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/alu/alu.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/alu/alu.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_alu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/alu/alu.srcs/sim_1/new/sim_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_alu'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xelab -wto 330f6288d7b54ca396d3db2fd91b5ddd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_alu_behav xil_defaultlib.sim_alu -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 330f6288d7b54ca396d3db2fd91b5ddd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_alu_behav xil_defaultlib.sim_alu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture alu of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_alu
Built simulation snapshot sim_alu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_alu_behav -key {Behavioral:sim_1:Functional:sim_alu} -tclbatch {sim_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Failed for - carry Flag 
Time: 50 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 50 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 110 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 110 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 170 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 170 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 230 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 230 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 290 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 290 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 350 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 350 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 410 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 410 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 470 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 470 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 530 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 530 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 590 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 590 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 650 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 650 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 710 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 710 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 770 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 770 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 830 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 830 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 890 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 890 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 950 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 950 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 806.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_alu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/alu/alu.srcs/sim_1/new/sim_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_alu'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xelab -wto 330f6288d7b54ca396d3db2fd91b5ddd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_alu_behav xil_defaultlib.sim_alu -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 330f6288d7b54ca396d3db2fd91b5ddd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_alu_behav xil_defaultlib.sim_alu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture alu of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_alu
Built simulation snapshot sim_alu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_alu_behav -key {Behavioral:sim_1:Functional:sim_alu} -tclbatch {sim_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Failed for - carry Flag 
Time: 50 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 50 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 100 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 100 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 150 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 150 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 200 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 200 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 250 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 250 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 300 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 300 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 350 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 350 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 400 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 400 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 450 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 450 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 500 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 500 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 550 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 550 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 600 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 600 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 650 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 650 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 700 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 700 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 750 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 750 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 800 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 800 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 850 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 850 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 900 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 900 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 950 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 950 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 1 us  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 1 us  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 806.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_alu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/alu/alu.srcs/sim_1/new/sim_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_alu'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xelab -wto 330f6288d7b54ca396d3db2fd91b5ddd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_alu_behav xil_defaultlib.sim_alu -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 330f6288d7b54ca396d3db2fd91b5ddd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_alu_behav xil_defaultlib.sim_alu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture alu of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_alu
Built simulation snapshot sim_alu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_alu_behav -key {Behavioral:sim_1:Functional:sim_alu} -tclbatch {sim_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 806.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_alu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/alu/alu.srcs/sim_1/new/sim_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_alu'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xelab -wto 330f6288d7b54ca396d3db2fd91b5ddd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_alu_behav xil_defaultlib.sim_alu -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 330f6288d7b54ca396d3db2fd91b5ddd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_alu_behav xil_defaultlib.sim_alu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture alu of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_alu
Built simulation snapshot sim_alu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_alu_behav -key {Behavioral:sim_1:Functional:sim_alu} -tclbatch {sim_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Failed for - carry Flag 
Time: 52 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 52 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 104 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 104 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 156 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 156 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 208 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 208 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 260 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 260 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 312 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 312 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 364 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 364 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 416 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 416 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 468 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 468 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 520 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 520 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 572 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 572 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 624 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 624 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 676 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 676 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 728 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 728 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 780 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 780 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 832 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 832 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 884 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 884 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 936 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 936 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag 
Time: 988 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow 
Time: 988 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 806.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_alu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/alu/alu.srcs/sim_1/new/sim_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_alu'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xelab -wto 330f6288d7b54ca396d3db2fd91b5ddd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_alu_behav xil_defaultlib.sim_alu -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 330f6288d7b54ca396d3db2fd91b5ddd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_alu_behav xil_defaultlib.sim_alu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture alu of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_alu
Built simulation snapshot sim_alu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_alu_behav -key {Behavioral:sim_1:Functional:sim_alu} -tclbatch {sim_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 806.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_alu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/alu/alu.srcs/sim_1/new/sim_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_alu'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xelab -wto 330f6288d7b54ca396d3db2fd91b5ddd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_alu_behav xil_defaultlib.sim_alu -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 330f6288d7b54ca396d3db2fd91b5ddd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_alu_behav xil_defaultlib.sim_alu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture alu of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_alu
Built simulation snapshot sim_alu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_alu_behav -key {Behavioral:sim_1:Functional:sim_alu} -tclbatch {sim_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 806.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_alu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/alu/alu.srcs/sim_1/new/sim_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_alu'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xelab -wto 330f6288d7b54ca396d3db2fd91b5ddd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_alu_behav xil_defaultlib.sim_alu -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 330f6288d7b54ca396d3db2fd91b5ddd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_alu_behav xil_defaultlib.sim_alu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture alu of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_alu
Built simulation snapshot sim_alu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_alu_behav -key {Behavioral:sim_1:Functional:sim_alu} -tclbatch {sim_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 806.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_alu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/alu/alu.srcs/sim_1/new/sim_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_alu'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xelab -wto 330f6288d7b54ca396d3db2fd91b5ddd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_alu_behav xil_defaultlib.sim_alu -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 330f6288d7b54ca396d3db2fd91b5ddd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_alu_behav xil_defaultlib.sim_alu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture alu of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_alu
Built simulation snapshot sim_alu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_alu_behav -key {Behavioral:sim_1:Functional:sim_alu} -tclbatch {sim_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Failed for - carry Flag
Time: 62 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow
Time: 62 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag
Time: 124 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow
Time: 124 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag
Time: 186 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow
Time: 186 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag
Time: 248 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow
Time: 248 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag
Time: 310 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow
Time: 310 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag
Time: 372 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow
Time: 372 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag
Time: 434 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow
Time: 434 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag
Time: 496 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow
Time: 496 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag
Time: 558 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow
Time: 558 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag
Time: 620 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow
Time: 620 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag
Time: 682 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow
Time: 682 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag
Time: 744 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow
Time: 744 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag
Time: 806 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow
Time: 806 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag
Time: 868 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow
Time: 868 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag
Time: 930 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow
Time: 930 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - carry Flag
Time: 992 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
Error: Failed for - overflow
Time: 992 ns  Iteration: 0  Process: /sim_alu/stim_proc  File: F:/alu/alu.srcs/sim_1/new/sim_alu.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 806.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_alu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/alu/alu.srcs/sim_1/new/sim_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_alu'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xelab -wto 330f6288d7b54ca396d3db2fd91b5ddd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_alu_behav xil_defaultlib.sim_alu -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 330f6288d7b54ca396d3db2fd91b5ddd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_alu_behav xil_defaultlib.sim_alu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture alu of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_alu
Built simulation snapshot sim_alu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_alu_behav -key {Behavioral:sim_1:Functional:sim_alu} -tclbatch {sim_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 806.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_alu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/alu/alu.srcs/sim_1/new/sim_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_alu'
ERROR: [VRFC 10-3214] character ' ' is not in element type 'std_logic' [F:/alu/alu.srcs/sim_1/new/sim_alu.vhd:227]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [F:/alu/alu.srcs/sim_1/new/sim_alu.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'F:/alu/alu.srcs/sim_1/new/sim_alu.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/alu/alu.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/alu/alu.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_alu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/alu/alu.srcs/sim_1/new/sim_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_alu'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
"xelab -wto 330f6288d7b54ca396d3db2fd91b5ddd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_alu_behav xil_defaultlib.sim_alu -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 330f6288d7b54ca396d3db2fd91b5ddd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_alu_behav xil_defaultlib.sim_alu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture alu of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_alu
Built simulation snapshot sim_alu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_alu_behav -key {Behavioral:sim_1:Functional:sim_alu} -tclbatch {sim_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 806.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 15:32:54 2020...
