;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* HA */
HA__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
HA__0__MASK EQU 0x02
HA__0__PC EQU CYREG_PRT0_PC1
HA__0__PORT EQU 0
HA__0__SHIFT EQU 1
HA__AG EQU CYREG_PRT0_AG
HA__AMUX EQU CYREG_PRT0_AMUX
HA__BIE EQU CYREG_PRT0_BIE
HA__BIT_MASK EQU CYREG_PRT0_BIT_MASK
HA__BYP EQU CYREG_PRT0_BYP
HA__CTL EQU CYREG_PRT0_CTL
HA__DM0 EQU CYREG_PRT0_DM0
HA__DM1 EQU CYREG_PRT0_DM1
HA__DM2 EQU CYREG_PRT0_DM2
HA__DR EQU CYREG_PRT0_DR
HA__INP_DIS EQU CYREG_PRT0_INP_DIS
HA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
HA__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
HA__LCD_EN EQU CYREG_PRT0_LCD_EN
HA__MASK EQU 0x02
HA__PORT EQU 0
HA__PRT EQU CYREG_PRT0_PRT
HA__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
HA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
HA__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
HA__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
HA__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
HA__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
HA__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
HA__PS EQU CYREG_PRT0_PS
HA__SHIFT EQU 1
HA__SLW EQU CYREG_PRT0_SLW

/* HB */
HB__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
HB__0__MASK EQU 0x08
HB__0__PC EQU CYREG_PRT0_PC3
HB__0__PORT EQU 0
HB__0__SHIFT EQU 3
HB__AG EQU CYREG_PRT0_AG
HB__AMUX EQU CYREG_PRT0_AMUX
HB__BIE EQU CYREG_PRT0_BIE
HB__BIT_MASK EQU CYREG_PRT0_BIT_MASK
HB__BYP EQU CYREG_PRT0_BYP
HB__CTL EQU CYREG_PRT0_CTL
HB__DM0 EQU CYREG_PRT0_DM0
HB__DM1 EQU CYREG_PRT0_DM1
HB__DM2 EQU CYREG_PRT0_DM2
HB__DR EQU CYREG_PRT0_DR
HB__INP_DIS EQU CYREG_PRT0_INP_DIS
HB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
HB__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
HB__LCD_EN EQU CYREG_PRT0_LCD_EN
HB__MASK EQU 0x08
HB__PORT EQU 0
HB__PRT EQU CYREG_PRT0_PRT
HB__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
HB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
HB__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
HB__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
HB__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
HB__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
HB__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
HB__PS EQU CYREG_PRT0_PS
HB__SHIFT EQU 3
HB__SLW EQU CYREG_PRT0_SLW

/* HC */
HC__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
HC__0__MASK EQU 0x20
HC__0__PC EQU CYREG_PRT0_PC5
HC__0__PORT EQU 0
HC__0__SHIFT EQU 5
HC__AG EQU CYREG_PRT0_AG
HC__AMUX EQU CYREG_PRT0_AMUX
HC__BIE EQU CYREG_PRT0_BIE
HC__BIT_MASK EQU CYREG_PRT0_BIT_MASK
HC__BYP EQU CYREG_PRT0_BYP
HC__CTL EQU CYREG_PRT0_CTL
HC__DM0 EQU CYREG_PRT0_DM0
HC__DM1 EQU CYREG_PRT0_DM1
HC__DM2 EQU CYREG_PRT0_DM2
HC__DR EQU CYREG_PRT0_DR
HC__INP_DIS EQU CYREG_PRT0_INP_DIS
HC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
HC__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
HC__LCD_EN EQU CYREG_PRT0_LCD_EN
HC__MASK EQU 0x20
HC__PORT EQU 0
HC__PRT EQU CYREG_PRT0_PRT
HC__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
HC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
HC__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
HC__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
HC__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
HC__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
HC__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
HC__PS EQU CYREG_PRT0_PS
HC__SHIFT EQU 5
HC__SLW EQU CYREG_PRT0_SLW

/* LA */
LA__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
LA__0__MASK EQU 0x04
LA__0__PC EQU CYREG_PRT0_PC2
LA__0__PORT EQU 0
LA__0__SHIFT EQU 2
LA__AG EQU CYREG_PRT0_AG
LA__AMUX EQU CYREG_PRT0_AMUX
LA__BIE EQU CYREG_PRT0_BIE
LA__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LA__BYP EQU CYREG_PRT0_BYP
LA__CTL EQU CYREG_PRT0_CTL
LA__DM0 EQU CYREG_PRT0_DM0
LA__DM1 EQU CYREG_PRT0_DM1
LA__DM2 EQU CYREG_PRT0_DM2
LA__DR EQU CYREG_PRT0_DR
LA__INP_DIS EQU CYREG_PRT0_INP_DIS
LA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LA__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LA__LCD_EN EQU CYREG_PRT0_LCD_EN
LA__MASK EQU 0x04
LA__PORT EQU 0
LA__PRT EQU CYREG_PRT0_PRT
LA__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LA__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LA__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LA__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LA__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LA__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LA__PS EQU CYREG_PRT0_PS
LA__SHIFT EQU 2
LA__SLW EQU CYREG_PRT0_SLW

/* LB */
LB__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
LB__0__MASK EQU 0x10
LB__0__PC EQU CYREG_PRT0_PC4
LB__0__PORT EQU 0
LB__0__SHIFT EQU 4
LB__AG EQU CYREG_PRT0_AG
LB__AMUX EQU CYREG_PRT0_AMUX
LB__BIE EQU CYREG_PRT0_BIE
LB__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LB__BYP EQU CYREG_PRT0_BYP
LB__CTL EQU CYREG_PRT0_CTL
LB__DM0 EQU CYREG_PRT0_DM0
LB__DM1 EQU CYREG_PRT0_DM1
LB__DM2 EQU CYREG_PRT0_DM2
LB__DR EQU CYREG_PRT0_DR
LB__INP_DIS EQU CYREG_PRT0_INP_DIS
LB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LB__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LB__LCD_EN EQU CYREG_PRT0_LCD_EN
LB__MASK EQU 0x10
LB__PORT EQU 0
LB__PRT EQU CYREG_PRT0_PRT
LB__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LB__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LB__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LB__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LB__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LB__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LB__PS EQU CYREG_PRT0_PS
LB__SHIFT EQU 4
LB__SLW EQU CYREG_PRT0_SLW

/* LC */
LC__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
LC__0__MASK EQU 0x40
LC__0__PC EQU CYREG_PRT0_PC6
LC__0__PORT EQU 0
LC__0__SHIFT EQU 6
LC__AG EQU CYREG_PRT0_AG
LC__AMUX EQU CYREG_PRT0_AMUX
LC__BIE EQU CYREG_PRT0_BIE
LC__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LC__BYP EQU CYREG_PRT0_BYP
LC__CTL EQU CYREG_PRT0_CTL
LC__DM0 EQU CYREG_PRT0_DM0
LC__DM1 EQU CYREG_PRT0_DM1
LC__DM2 EQU CYREG_PRT0_DM2
LC__DR EQU CYREG_PRT0_DR
LC__INP_DIS EQU CYREG_PRT0_INP_DIS
LC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LC__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LC__LCD_EN EQU CYREG_PRT0_LCD_EN
LC__MASK EQU 0x40
LC__PORT EQU 0
LC__PRT EQU CYREG_PRT0_PRT
LC__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LC__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LC__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LC__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LC__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LC__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LC__PS EQU CYREG_PRT0_PS
LC__SHIFT EQU 6
LC__SLW EQU CYREG_PRT0_SLW

/* Pin_1 */
Pin_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_1__0__MASK EQU 0x02
Pin_1__0__PC EQU CYREG_PRT2_PC1
Pin_1__0__PORT EQU 2
Pin_1__0__SHIFT EQU 1
Pin_1__AG EQU CYREG_PRT2_AG
Pin_1__AMUX EQU CYREG_PRT2_AMUX
Pin_1__BIE EQU CYREG_PRT2_BIE
Pin_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_1__BYP EQU CYREG_PRT2_BYP
Pin_1__CTL EQU CYREG_PRT2_CTL
Pin_1__DM0 EQU CYREG_PRT2_DM0
Pin_1__DM1 EQU CYREG_PRT2_DM1
Pin_1__DM2 EQU CYREG_PRT2_DM2
Pin_1__DR EQU CYREG_PRT2_DR
Pin_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_1__MASK EQU 0x02
Pin_1__PORT EQU 2
Pin_1__PRT EQU CYREG_PRT2_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_1__PS EQU CYREG_PRT2_PS
Pin_1__SHIFT EQU 1
Pin_1__SLW EQU CYREG_PRT2_SLW

/* HALL_A */
HALL_A__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
HALL_A__0__MASK EQU 0x20
HALL_A__0__PC EQU CYREG_PRT1_PC5
HALL_A__0__PORT EQU 1
HALL_A__0__SHIFT EQU 5
HALL_A__AG EQU CYREG_PRT1_AG
HALL_A__AMUX EQU CYREG_PRT1_AMUX
HALL_A__BIE EQU CYREG_PRT1_BIE
HALL_A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
HALL_A__BYP EQU CYREG_PRT1_BYP
HALL_A__CTL EQU CYREG_PRT1_CTL
HALL_A__DM0 EQU CYREG_PRT1_DM0
HALL_A__DM1 EQU CYREG_PRT1_DM1
HALL_A__DM2 EQU CYREG_PRT1_DM2
HALL_A__DR EQU CYREG_PRT1_DR
HALL_A__INP_DIS EQU CYREG_PRT1_INP_DIS
HALL_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
HALL_A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
HALL_A__LCD_EN EQU CYREG_PRT1_LCD_EN
HALL_A__MASK EQU 0x20
HALL_A__PORT EQU 1
HALL_A__PRT EQU CYREG_PRT1_PRT
HALL_A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
HALL_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
HALL_A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
HALL_A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
HALL_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
HALL_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
HALL_A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
HALL_A__PS EQU CYREG_PRT1_PS
HALL_A__SHIFT EQU 5
HALL_A__SLW EQU CYREG_PRT1_SLW

/* HALL_B */
HALL_B__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
HALL_B__0__MASK EQU 0x40
HALL_B__0__PC EQU CYREG_PRT1_PC6
HALL_B__0__PORT EQU 1
HALL_B__0__SHIFT EQU 6
HALL_B__AG EQU CYREG_PRT1_AG
HALL_B__AMUX EQU CYREG_PRT1_AMUX
HALL_B__BIE EQU CYREG_PRT1_BIE
HALL_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
HALL_B__BYP EQU CYREG_PRT1_BYP
HALL_B__CTL EQU CYREG_PRT1_CTL
HALL_B__DM0 EQU CYREG_PRT1_DM0
HALL_B__DM1 EQU CYREG_PRT1_DM1
HALL_B__DM2 EQU CYREG_PRT1_DM2
HALL_B__DR EQU CYREG_PRT1_DR
HALL_B__INP_DIS EQU CYREG_PRT1_INP_DIS
HALL_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
HALL_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
HALL_B__LCD_EN EQU CYREG_PRT1_LCD_EN
HALL_B__MASK EQU 0x40
HALL_B__PORT EQU 1
HALL_B__PRT EQU CYREG_PRT1_PRT
HALL_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
HALL_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
HALL_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
HALL_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
HALL_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
HALL_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
HALL_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
HALL_B__PS EQU CYREG_PRT1_PS
HALL_B__SHIFT EQU 6
HALL_B__SLW EQU CYREG_PRT1_SLW

/* HALL_C */
HALL_C__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
HALL_C__0__MASK EQU 0x80
HALL_C__0__PC EQU CYREG_PRT1_PC7
HALL_C__0__PORT EQU 1
HALL_C__0__SHIFT EQU 7
HALL_C__AG EQU CYREG_PRT1_AG
HALL_C__AMUX EQU CYREG_PRT1_AMUX
HALL_C__BIE EQU CYREG_PRT1_BIE
HALL_C__BIT_MASK EQU CYREG_PRT1_BIT_MASK
HALL_C__BYP EQU CYREG_PRT1_BYP
HALL_C__CTL EQU CYREG_PRT1_CTL
HALL_C__DM0 EQU CYREG_PRT1_DM0
HALL_C__DM1 EQU CYREG_PRT1_DM1
HALL_C__DM2 EQU CYREG_PRT1_DM2
HALL_C__DR EQU CYREG_PRT1_DR
HALL_C__INP_DIS EQU CYREG_PRT1_INP_DIS
HALL_C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
HALL_C__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
HALL_C__LCD_EN EQU CYREG_PRT1_LCD_EN
HALL_C__MASK EQU 0x80
HALL_C__PORT EQU 1
HALL_C__PRT EQU CYREG_PRT1_PRT
HALL_C__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
HALL_C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
HALL_C__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
HALL_C__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
HALL_C__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
HALL_C__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
HALL_C__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
HALL_C__PS EQU CYREG_PRT1_PS
HALL_C__SHIFT EQU 7
HALL_C__SLW EQU CYREG_PRT1_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
