// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_1_HH_
#define _conv_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_1_fadd_32ns_kbM.h"
#include "conv_1_fmul_32ns_lbW.h"
#include "conv_1_fcmp_32ns_mb6.h"
#include "conv_1_mux_432_32ncg.h"
#include "conv_1_urem_5ns_4ocq.h"
#include "conv_1_mac_muladdpcA.h"
#include "conv_1_conv_1_weibkb.h"
#include "conv_1_conv_1_weicud.h"
#include "conv_1_conv_1_weidEe.h"
#include "conv_1_conv_1_weieOg.h"
#include "conv_1_conv_1_weifYi.h"
#include "conv_1_conv_1_weig8j.h"
#include "conv_1_conv_1_weihbi.h"
#include "conv_1_conv_1_weiibs.h"
#include "conv_1_conv_1_weijbC.h"
#include "conv_1_conv_1_bias.h"

namespace ap_rtl {

struct conv_1 : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > conv_input_0_address0;
    sc_out< sc_logic > conv_input_0_ce0;
    sc_in< sc_lv<32> > conv_input_0_q0;
    sc_out< sc_lv<8> > conv_input_0_address1;
    sc_out< sc_logic > conv_input_0_ce1;
    sc_in< sc_lv<32> > conv_input_0_q1;
    sc_out< sc_lv<8> > conv_input_1_address0;
    sc_out< sc_logic > conv_input_1_ce0;
    sc_in< sc_lv<32> > conv_input_1_q0;
    sc_out< sc_lv<8> > conv_input_1_address1;
    sc_out< sc_logic > conv_input_1_ce1;
    sc_in< sc_lv<32> > conv_input_1_q1;
    sc_out< sc_lv<8> > conv_input_2_address0;
    sc_out< sc_logic > conv_input_2_ce0;
    sc_in< sc_lv<32> > conv_input_2_q0;
    sc_out< sc_lv<8> > conv_input_2_address1;
    sc_out< sc_logic > conv_input_2_ce1;
    sc_in< sc_lv<32> > conv_input_2_q1;
    sc_out< sc_lv<8> > conv_input_3_address0;
    sc_out< sc_logic > conv_input_3_ce0;
    sc_in< sc_lv<32> > conv_input_3_q0;
    sc_out< sc_lv<8> > conv_input_3_address1;
    sc_out< sc_logic > conv_input_3_ce1;
    sc_in< sc_lv<32> > conv_input_3_q1;
    sc_out< sc_lv<15> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_out< sc_logic > conv_out_we0;
    sc_out< sc_lv<32> > conv_out_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv_1(sc_module_name name);
    SC_HAS_PROCESS(conv_1);

    ~conv_1();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    conv_1_conv_1_weibkb* conv_1_weights_0_0_0_U;
    conv_1_conv_1_weicud* conv_1_weights_0_1_0_U;
    conv_1_conv_1_weidEe* conv_1_weights_0_2_0_U;
    conv_1_conv_1_weieOg* conv_1_weights_1_0_0_U;
    conv_1_conv_1_weifYi* conv_1_weights_1_1_0_U;
    conv_1_conv_1_weig8j* conv_1_weights_1_2_0_U;
    conv_1_conv_1_weihbi* conv_1_weights_2_0_0_U;
    conv_1_conv_1_weiibs* conv_1_weights_2_1_0_U;
    conv_1_conv_1_weijbC* conv_1_weights_2_2_0_U;
    conv_1_conv_1_bias* conv_1_bias_U;
    conv_1_fadd_32ns_kbM<1,2,32,32,32>* conv_1_fadd_32ns_kbM_U1;
    conv_1_fadd_32ns_kbM<1,2,32,32,32>* conv_1_fadd_32ns_kbM_U2;
    conv_1_fmul_32ns_lbW<1,2,32,32,32>* conv_1_fmul_32ns_lbW_U3;
    conv_1_fmul_32ns_lbW<1,2,32,32,32>* conv_1_fmul_32ns_lbW_U4;
    conv_1_fcmp_32ns_mb6<1,1,32,32,1>* conv_1_fcmp_32ns_mb6_U5;
    conv_1_mux_432_32ncg<1,1,32,32,32,32,32,32>* conv_1_mux_432_32ncg_U6;
    conv_1_mux_432_32ncg<1,1,32,32,32,32,32,32>* conv_1_mux_432_32ncg_U7;
    conv_1_mux_432_32ncg<1,1,32,32,32,32,32,32>* conv_1_mux_432_32ncg_U8;
    conv_1_urem_5ns_4ocq<1,9,5,4,3>* conv_1_urem_5ns_4ocq_U9;
    conv_1_urem_5ns_4ocq<1,9,5,4,3>* conv_1_urem_5ns_4ocq_U10;
    conv_1_urem_5ns_4ocq<1,9,5,4,3>* conv_1_urem_5ns_4ocq_U11;
    conv_1_urem_5ns_4ocq<1,9,5,4,3>* conv_1_urem_5ns_4ocq_U12;
    conv_1_urem_5ns_4ocq<1,9,5,4,3>* conv_1_urem_5ns_4ocq_U13;
    conv_1_urem_5ns_4ocq<1,9,5,4,3>* conv_1_urem_5ns_4ocq_U14;
    conv_1_mux_432_32ncg<1,1,32,32,32,32,32,32>* conv_1_mux_432_32ncg_U15;
    conv_1_mux_432_32ncg<1,1,32,32,32,32,32,32>* conv_1_mux_432_32ncg_U16;
    conv_1_mux_432_32ncg<1,1,32,32,32,32,32,32>* conv_1_mux_432_32ncg_U17;
    conv_1_mac_muladdpcA<1,1,6,5,5,10>* conv_1_mac_muladdpcA_U18;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > conv_1_weights_0_0_0_address0;
    sc_signal< sc_logic > conv_1_weights_0_0_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_0_0_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_0_1_0_address0;
    sc_signal< sc_logic > conv_1_weights_0_1_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_0_1_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_0_2_0_address0;
    sc_signal< sc_logic > conv_1_weights_0_2_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_0_2_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_1_0_0_address0;
    sc_signal< sc_logic > conv_1_weights_1_0_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_1_0_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_1_1_0_address0;
    sc_signal< sc_logic > conv_1_weights_1_1_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_1_1_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_1_2_0_address0;
    sc_signal< sc_logic > conv_1_weights_1_2_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_1_2_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_2_0_0_address0;
    sc_signal< sc_logic > conv_1_weights_2_0_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_2_0_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_2_1_0_address0;
    sc_signal< sc_logic > conv_1_weights_2_1_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_2_1_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_2_2_0_address0;
    sc_signal< sc_logic > conv_1_weights_2_2_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_2_2_0_q0;
    sc_signal< sc_lv<5> > conv_1_bias_address0;
    sc_signal< sc_logic > conv_1_bias_ce0;
    sc_signal< sc_lv<32> > conv_1_bias_q0;
    sc_signal< sc_lv<15> > indvar_flatten77_reg_595;
    sc_signal< sc_lv<11> > indvar_flatten_reg_607;
    sc_signal< sc_lv<5> > c_0_reg_618;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter5;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<6> > f_0_reg_630;
    sc_signal< sc_lv<5> > r_0_reg_641;
    sc_signal< sc_lv<32> > grp_fu_678_p6;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage4_iter2;
    sc_signal< bool > ap_block_state21_pp0_stage4_iter3;
    sc_signal< bool > ap_block_state26_pp0_stage4_iter4;
    sc_signal< bool > ap_block_state31_pp0_stage4_iter5;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1542;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1542_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state19_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state24_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state29_pp0_stage2_iter5;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1542_pp0_iter2_reg;
    sc_signal< sc_lv<32> > grp_fu_661_p2;
    sc_signal< sc_lv<32> > reg_728;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state28_pp0_stage1_iter5;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > grp_fu_693_p6;
    sc_signal< sc_lv<32> > grp_fu_652_p2;
    sc_signal< sc_lv<32> > reg_740;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state20_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state25_pp0_stage3_iter4;
    sc_signal< bool > ap_block_state30_pp0_stage3_iter5;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<32> > grp_fu_708_p6;
    sc_signal< sc_lv<32> > reg_750;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1542_pp0_iter3_reg;
    sc_signal< sc_lv<32> > grp_fu_657_p2;
    sc_signal< sc_lv<32> > reg_755;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1542_pp0_iter4_reg;
    sc_signal< sc_lv<32> > reg_760;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1542_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln8_fu_771_p2;
    sc_signal< sc_lv<1> > icmp_ln11_fu_777_p2;
    sc_signal< sc_lv<1> > icmp_ln11_reg_1546;
    sc_signal< sc_lv<1> > icmp_ln11_reg_1546_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln35_fu_783_p3;
    sc_signal< sc_lv<5> > select_ln35_reg_1562;
    sc_signal< sc_lv<5> > add_ln26_3_fu_791_p2;
    sc_signal< sc_lv<5> > add_ln26_3_reg_1569;
    sc_signal< sc_lv<11> > add_ln11_fu_803_p2;
    sc_signal< sc_lv<11> > add_ln11_reg_1576;
    sc_signal< sc_lv<5> > c_fu_809_p2;
    sc_signal< sc_lv<5> > c_reg_1581;
    sc_signal< sc_lv<5> > add_ln26_7_fu_821_p2;
    sc_signal< sc_lv<5> > add_ln26_7_reg_1587;
    sc_signal< sc_lv<5> > add_ln26_1_fu_832_p2;
    sc_signal< sc_lv<5> > add_ln26_1_reg_1593;
    sc_signal< sc_lv<5> > add_ln26_11_fu_844_p2;
    sc_signal< sc_lv<5> > add_ln26_11_reg_1599;
    sc_signal< sc_lv<15> > add_ln8_fu_855_p2;
    sc_signal< sc_lv<15> > add_ln8_reg_1605;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > and_ln35_fu_872_p2;
    sc_signal< sc_lv<1> > and_ln35_reg_1610;
    sc_signal< sc_lv<1> > and_ln35_reg_1610_pp0_iter1_reg;
    sc_signal< sc_lv<6> > select_ln35_10_fu_883_p3;
    sc_signal< sc_lv<6> > select_ln35_10_reg_1620;
    sc_signal< sc_lv<6> > select_ln35_10_reg_1620_pp0_iter1_reg;
    sc_signal< sc_lv<6> > select_ln35_10_reg_1620_pp0_iter2_reg;
    sc_signal< sc_lv<6> > select_ln35_10_reg_1620_pp0_iter3_reg;
    sc_signal< sc_lv<6> > select_ln35_10_reg_1620_pp0_iter4_reg;
    sc_signal< sc_lv<5> > select_ln35_11_fu_891_p3;
    sc_signal< sc_lv<5> > select_ln35_11_reg_1627;
    sc_signal< sc_lv<5> > select_ln35_11_reg_1627_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln35_11_reg_1627_pp0_iter2_reg;
    sc_signal< sc_lv<5> > select_ln35_11_reg_1627_pp0_iter3_reg;
    sc_signal< sc_lv<5> > select_ln35_11_reg_1627_pp0_iter4_reg;
    sc_signal< sc_lv<11> > select_ln11_fu_897_p3;
    sc_signal< sc_lv<11> > select_ln11_reg_1633;
    sc_signal< sc_lv<5> > select_ln35_12_fu_957_p3;
    sc_signal< sc_lv<5> > select_ln35_12_reg_1638;
    sc_signal< sc_lv<64> > zext_ln26_fu_964_p1;
    sc_signal< sc_lv<64> > zext_ln26_reg_1643;
    sc_signal< sc_lv<64> > zext_ln26_reg_1643_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln26_reg_1643_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln26_reg_1643_pp0_iter4_reg;
    sc_signal< sc_lv<5> > select_ln35_14_fu_1024_p3;
    sc_signal< sc_lv<5> > select_ln35_14_reg_1673;
    sc_signal< sc_lv<32> > conv_1_weights_0_0_0_2_reg_1678;
    sc_signal< sc_lv<32> > conv_1_weights_0_1_0_2_reg_1683;
    sc_signal< sc_lv<32> > conv_1_weights_1_0_0_2_reg_1688;
    sc_signal< sc_lv<32> > conv_1_weights_1_1_0_2_reg_1693;
    sc_signal< sc_lv<5> > select_ln35_16_fu_1084_p3;
    sc_signal< sc_lv<5> > select_ln35_16_reg_1698;
    sc_signal< sc_lv<5> > select_ln35_1_fu_1101_p3;
    sc_signal< sc_lv<5> > select_ln35_1_reg_1703;
    sc_signal< sc_lv<5> > select_ln35_1_reg_1703_pp0_iter2_reg;
    sc_signal< sc_lv<5> > select_ln35_1_reg_1703_pp0_iter3_reg;
    sc_signal< sc_lv<5> > select_ln35_1_reg_1703_pp0_iter4_reg;
    sc_signal< sc_lv<5> > select_ln35_1_reg_1703_pp0_iter5_reg;
    sc_signal< sc_lv<9> > sub_ln26_fu_1124_p2;
    sc_signal< sc_lv<9> > sub_ln26_reg_1709;
    sc_signal< sc_lv<9> > sub_ln26_1_fu_1159_p2;
    sc_signal< sc_lv<9> > sub_ln26_1_reg_1715;
    sc_signal< sc_lv<5> > add_ln35_fu_1172_p2;
    sc_signal< sc_lv<5> > add_ln35_reg_1721;
    sc_signal< sc_lv<9> > zext_ln35_5_fu_1196_p1;
    sc_signal< sc_lv<9> > zext_ln35_5_reg_1727;
    sc_signal< sc_lv<6> > f_fu_1228_p2;
    sc_signal< sc_lv<6> > f_reg_1772;
    sc_signal< sc_lv<32> > zext_ln35_4_fu_1244_p1;
    sc_signal< sc_lv<32> > zext_ln35_4_reg_1777;
    sc_signal< sc_lv<9> > zext_ln35_7_fu_1259_p1;
    sc_signal< sc_lv<9> > zext_ln35_7_reg_1782;
    sc_signal< sc_lv<32> > tmp_fu_1289_p6;
    sc_signal< sc_lv<9> > add_ln26_6_fu_1335_p2;
    sc_signal< sc_lv<9> > add_ln26_6_reg_1832;
    sc_signal< sc_lv<32> > zext_ln35_6_fu_1340_p1;
    sc_signal< sc_lv<32> > zext_ln35_6_reg_1837;
    sc_signal< sc_lv<9> > add_ln26_10_fu_1344_p2;
    sc_signal< sc_lv<9> > add_ln26_10_reg_1842;
    sc_signal< sc_lv<9> > add_ln26_14_fu_1390_p2;
    sc_signal< sc_lv<9> > add_ln26_14_reg_1857;
    sc_signal< sc_lv<32> > grp_fu_666_p2;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1897;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1897_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_7_fu_1396_p6;
    sc_signal< sc_lv<32> > zext_ln35_8_fu_1425_p1;
    sc_signal< sc_lv<32> > zext_ln35_8_reg_1967;
    sc_signal< sc_lv<32> > tmp_1_1_1_reg_1977;
    sc_signal< sc_lv<32> > tmp_1_1_1_reg_1977_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_8_fu_1429_p6;
    sc_signal< sc_lv<32> > conv_1_weights_2_0_0_2_reg_1992;
    sc_signal< sc_lv<32> > conv_1_weights_2_1_0_2_reg_1997;
    sc_signal< sc_lv<32> > conv_1_weights_2_2_0_2_reg_2002;
    sc_signal< sc_lv<32> > tmp_1_0_2_reg_2027;
    sc_signal< sc_lv<32> > tmp_1_1_2_reg_2032;
    sc_signal< sc_lv<32> > tmp_1_1_2_reg_2032_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_2037;
    sc_signal< sc_lv<32> > tmp_1_2_reg_2037_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_2042;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_2042_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_2042_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_2047;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_2047_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_2047_pp0_iter4_reg;
    sc_signal< sc_lv<32> > w_sum_3_1_1_reg_2052;
    sc_signal< sc_lv<32> > conv_1_bias_load_reg_2062;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter2_state12;
    sc_signal< sc_lv<15> > ap_phi_mux_indvar_flatten77_phi_fu_599_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<11> > ap_phi_mux_indvar_flatten_phi_fu_611_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_c_0_phi_fu_622_p4;
    sc_signal< sc_lv<6> > ap_phi_mux_f_0_phi_fu_634_p4;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<5> > ap_phi_mux_r_0_phi_fu_645_p4;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln26_10_fu_1206_p1;
    sc_signal< sc_lv<64> > zext_ln26_11_fu_1220_p1;
    sc_signal< sc_lv<64> > zext_ln26_13_fu_1268_p1;
    sc_signal< sc_lv<64> > zext_ln26_14_fu_1281_p1;
    sc_signal< sc_lv<64> > zext_ln26_16_fu_1369_p1;
    sc_signal< sc_lv<64> > zext_ln26_17_fu_1382_p1;
    sc_signal< sc_lv<64> > sext_ln26_4_fu_1411_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > sext_ln26_6_fu_1418_p1;
    sc_signal< sc_lv<64> > zext_ln26_18_fu_1444_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln35_11_fu_1477_p1;
    sc_signal< sc_lv<32> > grp_fu_652_p0;
    sc_signal< sc_lv<32> > grp_fu_652_p1;
    sc_signal< sc_lv<32> > grp_fu_657_p0;
    sc_signal< sc_lv<32> > grp_fu_657_p1;
    sc_signal< sc_lv<32> > grp_fu_661_p0;
    sc_signal< sc_lv<32> > grp_fu_661_p1;
    sc_signal< sc_lv<32> > grp_fu_666_p0;
    sc_signal< sc_lv<32> > grp_fu_666_p1;
    sc_signal< sc_lv<32> > grp_fu_678_p5;
    sc_signal< sc_lv<32> > grp_fu_693_p5;
    sc_signal< sc_lv<32> > grp_fu_708_p5;
    sc_signal< sc_lv<4> > grp_fu_765_p1;
    sc_signal< sc_lv<5> > grp_fu_797_p0;
    sc_signal< sc_lv<4> > grp_fu_797_p1;
    sc_signal< sc_lv<5> > grp_fu_815_p0;
    sc_signal< sc_lv<4> > grp_fu_815_p1;
    sc_signal< sc_lv<5> > grp_fu_826_p0;
    sc_signal< sc_lv<4> > grp_fu_826_p1;
    sc_signal< sc_lv<5> > grp_fu_838_p0;
    sc_signal< sc_lv<4> > grp_fu_838_p1;
    sc_signal< sc_lv<5> > grp_fu_849_p0;
    sc_signal< sc_lv<4> > grp_fu_849_p1;
    sc_signal< sc_lv<1> > icmp_ln14_fu_866_p2;
    sc_signal< sc_lv<1> > xor_ln35_fu_861_p2;
    sc_signal< sc_lv<1> > or_ln35_fu_878_p2;
    sc_signal< sc_lv<5> > mul_ln26_fu_907_p1;
    sc_signal< sc_lv<12> > mul_ln26_fu_907_p2;
    sc_signal< sc_lv<4> > tmp_1_fu_913_p4;
    sc_signal< sc_lv<5> > sext_ln26_fu_923_p1;
    sc_signal< sc_lv<5> > mul_ln26_3_fu_937_p1;
    sc_signal< sc_lv<12> > mul_ln26_3_fu_937_p2;
    sc_signal< sc_lv<4> > tmp_19_fu_943_p4;
    sc_signal< sc_lv<5> > sext_ln26_3_fu_953_p1;
    sc_signal< sc_lv<5> > select_ln35_4_fu_927_p3;
    sc_signal< sc_lv<5> > mul_ln26_1_fu_974_p1;
    sc_signal< sc_lv<12> > mul_ln26_1_fu_974_p2;
    sc_signal< sc_lv<4> > tmp_2_fu_980_p4;
    sc_signal< sc_lv<5> > sext_ln26_1_fu_990_p1;
    sc_signal< sc_lv<5> > mul_ln26_4_fu_1004_p1;
    sc_signal< sc_lv<12> > mul_ln26_4_fu_1004_p2;
    sc_signal< sc_lv<4> > tmp_20_fu_1010_p4;
    sc_signal< sc_lv<5> > sext_ln26_5_fu_1020_p1;
    sc_signal< sc_lv<5> > select_ln35_6_fu_994_p3;
    sc_signal< sc_lv<5> > mul_ln26_2_fu_1034_p1;
    sc_signal< sc_lv<12> > mul_ln26_2_fu_1034_p2;
    sc_signal< sc_lv<4> > tmp_14_fu_1040_p4;
    sc_signal< sc_lv<5> > sext_ln26_2_fu_1050_p1;
    sc_signal< sc_lv<5> > mul_ln26_5_fu_1064_p1;
    sc_signal< sc_lv<12> > mul_ln26_5_fu_1064_p2;
    sc_signal< sc_lv<4> > tmp_21_fu_1070_p4;
    sc_signal< sc_lv<5> > sext_ln26_7_fu_1080_p1;
    sc_signal< sc_lv<5> > select_ln35_8_fu_1054_p3;
    sc_signal< sc_lv<3> > grp_fu_765_p2;
    sc_signal< sc_lv<5> > r_fu_1091_p2;
    sc_signal< sc_lv<8> > tmp_16_fu_1112_p3;
    sc_signal< sc_lv<9> > zext_ln26_4_fu_1120_p1;
    sc_signal< sc_lv<9> > zext_ln35_1_fu_1108_p1;
    sc_signal< sc_lv<5> > add_ln26_fu_1130_p2;
    sc_signal< sc_lv<5> > select_ln35_2_fu_1136_p3;
    sc_signal< sc_lv<8> > tmp_17_fu_1147_p3;
    sc_signal< sc_lv<9> > zext_ln26_5_fu_1155_p1;
    sc_signal< sc_lv<9> > zext_ln35_2_fu_1143_p1;
    sc_signal< sc_lv<5> > select_ln35_3_fu_1165_p3;
    sc_signal< sc_lv<3> > trunc_ln26_fu_1097_p1;
    sc_signal< sc_lv<3> > grp_fu_797_p2;
    sc_signal< sc_lv<3> > trunc_ln35_fu_1185_p1;
    sc_signal< sc_lv<3> > select_ln35_5_fu_1178_p3;
    sc_signal< sc_lv<3> > select_ln35_13_fu_1189_p3;
    sc_signal< sc_lv<9> > add_ln26_4_fu_1200_p2;
    sc_signal< sc_lv<9> > add_ln26_5_fu_1214_p2;
    sc_signal< sc_lv<3> > grp_fu_815_p2;
    sc_signal< sc_lv<3> > trunc_ln26_1_fu_1233_p1;
    sc_signal< sc_lv<3> > grp_fu_826_p2;
    sc_signal< sc_lv<3> > trunc_ln35_1_fu_1248_p1;
    sc_signal< sc_lv<3> > select_ln35_7_fu_1237_p3;
    sc_signal< sc_lv<3> > select_ln35_15_fu_1252_p3;
    sc_signal< sc_lv<9> > add_ln26_8_fu_1263_p2;
    sc_signal< sc_lv<9> > add_ln26_9_fu_1276_p2;
    sc_signal< sc_lv<32> > tmp_fu_1289_p5;
    sc_signal< sc_lv<3> > grp_fu_838_p2;
    sc_signal< sc_lv<8> > tmp_15_fu_1311_p3;
    sc_signal< sc_lv<9> > zext_ln26_7_fu_1318_p1;
    sc_signal< sc_lv<9> > zext_ln26_6_fu_1308_p1;
    sc_signal< sc_lv<3> > trunc_ln8_fu_1304_p1;
    sc_signal< sc_lv<9> > sub_ln26_2_fu_1322_p2;
    sc_signal< sc_lv<3> > grp_fu_849_p2;
    sc_signal< sc_lv<3> > trunc_ln35_2_fu_1349_p1;
    sc_signal< sc_lv<3> > select_ln35_9_fu_1328_p3;
    sc_signal< sc_lv<3> > select_ln35_17_fu_1353_p3;
    sc_signal< sc_lv<9> > zext_ln35_9_fu_1360_p1;
    sc_signal< sc_lv<9> > add_ln26_12_fu_1364_p2;
    sc_signal< sc_lv<9> > add_ln26_13_fu_1377_p2;
    sc_signal< sc_lv<32> > tmp_7_fu_1396_p5;
    sc_signal< sc_lv<32> > tmp_8_fu_1429_p5;
    sc_signal< sc_lv<10> > grp_fu_1533_p3;
    sc_signal< sc_lv<15> > tmp_18_fu_1457_p3;
    sc_signal< sc_lv<16> > zext_ln26_8_fu_1464_p1;
    sc_signal< sc_lv<16> > zext_ln35_10_fu_1468_p1;
    sc_signal< sc_lv<16> > add_ln35_2_fu_1471_p2;
    sc_signal< sc_lv<32> > bitcast_ln34_fu_1482_p1;
    sc_signal< sc_lv<8> > tmp_12_fu_1486_p4;
    sc_signal< sc_lv<23> > trunc_ln34_fu_1496_p1;
    sc_signal< sc_lv<1> > icmp_ln34_1_fu_1506_p2;
    sc_signal< sc_lv<1> > icmp_ln34_fu_1500_p2;
    sc_signal< sc_lv<1> > or_ln34_fu_1512_p2;
    sc_signal< sc_lv<1> > tmp_13_fu_672_p2;
    sc_signal< sc_lv<1> > and_ln34_fu_1518_p2;
    sc_signal< sc_lv<6> > grp_fu_1533_p0;
    sc_signal< sc_lv<5> > grp_fu_1533_p1;
    sc_signal< sc_lv<5> > grp_fu_1533_p2;
    sc_signal< bool > ap_block_pp0_stage4_00001;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<10> > grp_fu_1533_p10;
    sc_signal< sc_lv<10> > grp_fu_1533_p20;
    sc_signal< sc_lv<12> > mul_ln26_1_fu_974_p10;
    sc_signal< sc_lv<12> > mul_ln26_2_fu_1034_p10;
    sc_signal< sc_lv<12> > mul_ln26_3_fu_937_p10;
    sc_signal< sc_lv<12> > mul_ln26_4_fu_1004_p10;
    sc_signal< sc_lv<12> > mul_ln26_5_fu_1064_p10;
    sc_signal< sc_lv<12> > mul_ln26_fu_907_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state32;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<15> ap_const_lv15_5480;
    static const sc_lv<11> ap_const_lv11_340;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<12> ap_const_lv12_25;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<10> ap_const_lv10_1A;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln11_fu_803_p2();
    void thread_add_ln26_10_fu_1344_p2();
    void thread_add_ln26_11_fu_844_p2();
    void thread_add_ln26_12_fu_1364_p2();
    void thread_add_ln26_13_fu_1377_p2();
    void thread_add_ln26_14_fu_1390_p2();
    void thread_add_ln26_1_fu_832_p2();
    void thread_add_ln26_3_fu_791_p2();
    void thread_add_ln26_4_fu_1200_p2();
    void thread_add_ln26_5_fu_1214_p2();
    void thread_add_ln26_6_fu_1335_p2();
    void thread_add_ln26_7_fu_821_p2();
    void thread_add_ln26_8_fu_1263_p2();
    void thread_add_ln26_9_fu_1276_p2();
    void thread_add_ln26_fu_1130_p2();
    void thread_add_ln35_2_fu_1471_p2();
    void thread_add_ln35_fu_1172_p2();
    void thread_add_ln8_fu_855_p2();
    void thread_and_ln34_fu_1518_p2();
    void thread_and_ln35_fu_872_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state32();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_00001();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state13_pp0_stage1_iter2();
    void thread_ap_block_state14_pp0_stage2_iter2();
    void thread_ap_block_state15_pp0_stage3_iter2();
    void thread_ap_block_state16_pp0_stage4_iter2();
    void thread_ap_block_state17_pp0_stage0_iter3();
    void thread_ap_block_state18_pp0_stage1_iter3();
    void thread_ap_block_state19_pp0_stage2_iter3();
    void thread_ap_block_state20_pp0_stage3_iter3();
    void thread_ap_block_state21_pp0_stage4_iter3();
    void thread_ap_block_state22_pp0_stage0_iter4();
    void thread_ap_block_state23_pp0_stage1_iter4();
    void thread_ap_block_state24_pp0_stage2_iter4();
    void thread_ap_block_state25_pp0_stage3_iter4();
    void thread_ap_block_state26_pp0_stage4_iter4();
    void thread_ap_block_state27_pp0_stage0_iter5();
    void thread_ap_block_state28_pp0_stage1_iter5();
    void thread_ap_block_state29_pp0_stage2_iter5();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage3_iter5();
    void thread_ap_block_state31_pp0_stage4_iter5();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter2_state12();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_0_phi_fu_622_p4();
    void thread_ap_phi_mux_f_0_phi_fu_634_p4();
    void thread_ap_phi_mux_indvar_flatten77_phi_fu_599_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_611_p4();
    void thread_ap_phi_mux_r_0_phi_fu_645_p4();
    void thread_ap_ready();
    void thread_bitcast_ln34_fu_1482_p1();
    void thread_c_fu_809_p2();
    void thread_conv_1_bias_address0();
    void thread_conv_1_bias_ce0();
    void thread_conv_1_weights_0_0_0_address0();
    void thread_conv_1_weights_0_0_0_ce0();
    void thread_conv_1_weights_0_1_0_address0();
    void thread_conv_1_weights_0_1_0_ce0();
    void thread_conv_1_weights_0_2_0_address0();
    void thread_conv_1_weights_0_2_0_ce0();
    void thread_conv_1_weights_1_0_0_address0();
    void thread_conv_1_weights_1_0_0_ce0();
    void thread_conv_1_weights_1_1_0_address0();
    void thread_conv_1_weights_1_1_0_ce0();
    void thread_conv_1_weights_1_2_0_address0();
    void thread_conv_1_weights_1_2_0_ce0();
    void thread_conv_1_weights_2_0_0_address0();
    void thread_conv_1_weights_2_0_0_ce0();
    void thread_conv_1_weights_2_1_0_address0();
    void thread_conv_1_weights_2_1_0_ce0();
    void thread_conv_1_weights_2_2_0_address0();
    void thread_conv_1_weights_2_2_0_ce0();
    void thread_conv_input_0_address0();
    void thread_conv_input_0_address1();
    void thread_conv_input_0_ce0();
    void thread_conv_input_0_ce1();
    void thread_conv_input_1_address0();
    void thread_conv_input_1_address1();
    void thread_conv_input_1_ce0();
    void thread_conv_input_1_ce1();
    void thread_conv_input_2_address0();
    void thread_conv_input_2_address1();
    void thread_conv_input_2_ce0();
    void thread_conv_input_2_ce1();
    void thread_conv_input_3_address0();
    void thread_conv_input_3_address1();
    void thread_conv_input_3_ce0();
    void thread_conv_input_3_ce1();
    void thread_conv_out_address0();
    void thread_conv_out_ce0();
    void thread_conv_out_d0();
    void thread_conv_out_we0();
    void thread_f_fu_1228_p2();
    void thread_grp_fu_1533_p0();
    void thread_grp_fu_1533_p1();
    void thread_grp_fu_1533_p10();
    void thread_grp_fu_1533_p2();
    void thread_grp_fu_1533_p20();
    void thread_grp_fu_652_p0();
    void thread_grp_fu_652_p1();
    void thread_grp_fu_657_p0();
    void thread_grp_fu_657_p1();
    void thread_grp_fu_661_p0();
    void thread_grp_fu_661_p1();
    void thread_grp_fu_666_p0();
    void thread_grp_fu_666_p1();
    void thread_grp_fu_678_p5();
    void thread_grp_fu_693_p5();
    void thread_grp_fu_708_p5();
    void thread_grp_fu_765_p1();
    void thread_grp_fu_797_p0();
    void thread_grp_fu_797_p1();
    void thread_grp_fu_815_p0();
    void thread_grp_fu_815_p1();
    void thread_grp_fu_826_p0();
    void thread_grp_fu_826_p1();
    void thread_grp_fu_838_p0();
    void thread_grp_fu_838_p1();
    void thread_grp_fu_849_p0();
    void thread_grp_fu_849_p1();
    void thread_icmp_ln11_fu_777_p2();
    void thread_icmp_ln14_fu_866_p2();
    void thread_icmp_ln34_1_fu_1506_p2();
    void thread_icmp_ln34_fu_1500_p2();
    void thread_icmp_ln8_fu_771_p2();
    void thread_mul_ln26_1_fu_974_p1();
    void thread_mul_ln26_1_fu_974_p10();
    void thread_mul_ln26_1_fu_974_p2();
    void thread_mul_ln26_2_fu_1034_p1();
    void thread_mul_ln26_2_fu_1034_p10();
    void thread_mul_ln26_2_fu_1034_p2();
    void thread_mul_ln26_3_fu_937_p1();
    void thread_mul_ln26_3_fu_937_p10();
    void thread_mul_ln26_3_fu_937_p2();
    void thread_mul_ln26_4_fu_1004_p1();
    void thread_mul_ln26_4_fu_1004_p10();
    void thread_mul_ln26_4_fu_1004_p2();
    void thread_mul_ln26_5_fu_1064_p1();
    void thread_mul_ln26_5_fu_1064_p10();
    void thread_mul_ln26_5_fu_1064_p2();
    void thread_mul_ln26_fu_907_p1();
    void thread_mul_ln26_fu_907_p10();
    void thread_mul_ln26_fu_907_p2();
    void thread_or_ln34_fu_1512_p2();
    void thread_or_ln35_fu_878_p2();
    void thread_r_fu_1091_p2();
    void thread_select_ln11_fu_897_p3();
    void thread_select_ln35_10_fu_883_p3();
    void thread_select_ln35_11_fu_891_p3();
    void thread_select_ln35_12_fu_957_p3();
    void thread_select_ln35_13_fu_1189_p3();
    void thread_select_ln35_14_fu_1024_p3();
    void thread_select_ln35_15_fu_1252_p3();
    void thread_select_ln35_16_fu_1084_p3();
    void thread_select_ln35_17_fu_1353_p3();
    void thread_select_ln35_1_fu_1101_p3();
    void thread_select_ln35_2_fu_1136_p3();
    void thread_select_ln35_3_fu_1165_p3();
    void thread_select_ln35_4_fu_927_p3();
    void thread_select_ln35_5_fu_1178_p3();
    void thread_select_ln35_6_fu_994_p3();
    void thread_select_ln35_7_fu_1237_p3();
    void thread_select_ln35_8_fu_1054_p3();
    void thread_select_ln35_9_fu_1328_p3();
    void thread_select_ln35_fu_783_p3();
    void thread_sext_ln26_1_fu_990_p1();
    void thread_sext_ln26_2_fu_1050_p1();
    void thread_sext_ln26_3_fu_953_p1();
    void thread_sext_ln26_4_fu_1411_p1();
    void thread_sext_ln26_5_fu_1020_p1();
    void thread_sext_ln26_6_fu_1418_p1();
    void thread_sext_ln26_7_fu_1080_p1();
    void thread_sext_ln26_fu_923_p1();
    void thread_sub_ln26_1_fu_1159_p2();
    void thread_sub_ln26_2_fu_1322_p2();
    void thread_sub_ln26_fu_1124_p2();
    void thread_tmp_12_fu_1486_p4();
    void thread_tmp_14_fu_1040_p4();
    void thread_tmp_15_fu_1311_p3();
    void thread_tmp_16_fu_1112_p3();
    void thread_tmp_17_fu_1147_p3();
    void thread_tmp_18_fu_1457_p3();
    void thread_tmp_19_fu_943_p4();
    void thread_tmp_1_fu_913_p4();
    void thread_tmp_20_fu_1010_p4();
    void thread_tmp_21_fu_1070_p4();
    void thread_tmp_2_fu_980_p4();
    void thread_tmp_7_fu_1396_p5();
    void thread_tmp_8_fu_1429_p5();
    void thread_tmp_fu_1289_p5();
    void thread_trunc_ln26_1_fu_1233_p1();
    void thread_trunc_ln26_fu_1097_p1();
    void thread_trunc_ln34_fu_1496_p1();
    void thread_trunc_ln35_1_fu_1248_p1();
    void thread_trunc_ln35_2_fu_1349_p1();
    void thread_trunc_ln35_fu_1185_p1();
    void thread_trunc_ln8_fu_1304_p1();
    void thread_xor_ln35_fu_861_p2();
    void thread_zext_ln26_10_fu_1206_p1();
    void thread_zext_ln26_11_fu_1220_p1();
    void thread_zext_ln26_13_fu_1268_p1();
    void thread_zext_ln26_14_fu_1281_p1();
    void thread_zext_ln26_16_fu_1369_p1();
    void thread_zext_ln26_17_fu_1382_p1();
    void thread_zext_ln26_18_fu_1444_p1();
    void thread_zext_ln26_4_fu_1120_p1();
    void thread_zext_ln26_5_fu_1155_p1();
    void thread_zext_ln26_6_fu_1308_p1();
    void thread_zext_ln26_7_fu_1318_p1();
    void thread_zext_ln26_8_fu_1464_p1();
    void thread_zext_ln26_fu_964_p1();
    void thread_zext_ln35_10_fu_1468_p1();
    void thread_zext_ln35_11_fu_1477_p1();
    void thread_zext_ln35_1_fu_1108_p1();
    void thread_zext_ln35_2_fu_1143_p1();
    void thread_zext_ln35_4_fu_1244_p1();
    void thread_zext_ln35_5_fu_1196_p1();
    void thread_zext_ln35_6_fu_1340_p1();
    void thread_zext_ln35_7_fu_1259_p1();
    void thread_zext_ln35_8_fu_1425_p1();
    void thread_zext_ln35_9_fu_1360_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
