Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/altera/13.0sp1/SoC_ktra_buoi2/ --output-directory=C:/altera/13.0sp1/SoC_ktra_buoi2/system/ --report-file=bsf:C:/altera/13.0sp1/SoC_ktra_buoi2/system.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/altera/13.0sp1/SoC_ktra_buoi2/system.qsys
Progress: Loading SoC_ktra_buoi2/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding Memory_0 [Memory 1.0]
Progress: Parameterizing module Memory_0
Progress: Adding Switch [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module Switch
Progress: Adding LCD_ON [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LCD_ON
Progress: Adding LCD_BLON [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LCD_BLON
Progress: Adding LCD_EN [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LCD_EN
Progress: Adding LCD_RW [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LCD_RW
Progress: Adding LCD_RS [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LCD_RS
Progress: Adding LCD_D [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LCD_D
Progress: Adding Sort5_0 [Sort5 1.0]
Progress: Parameterizing module Sort5_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.Switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/altera/13.0sp1/SoC_ktra_buoi2/ --output-directory=C:/altera/13.0sp1/SoC_ktra_buoi2/system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/altera/13.0sp1/SoC_ktra_buoi2/system.sopcinfo --report-file=html:C:/altera/13.0sp1/SoC_ktra_buoi2/system.html --report-file=qip:C:/altera/13.0sp1/SoC_ktra_buoi2/system/synthesis/system.qip --report-file=cmp:C:/altera/13.0sp1/SoC_ktra_buoi2/system.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/altera/13.0sp1/SoC_ktra_buoi2/system.qsys --language=VERILOG
Progress: Loading SoC_ktra_buoi2/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding Memory_0 [Memory 1.0]
Progress: Parameterizing module Memory_0
Progress: Adding Switch [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module Switch
Progress: Adding LCD_ON [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LCD_ON
Progress: Adding LCD_BLON [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LCD_BLON
Progress: Adding LCD_EN [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LCD_EN
Progress: Adding LCD_RW [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LCD_RW
Progress: Adding LCD_RS [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LCD_RS
Progress: Adding LCD_D [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LCD_D
Progress: Adding Sort5_0 [Sort5 1.0]
Progress: Parameterizing module Sort5_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.Switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 13 modules, 43 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 27 modules, 90 connections
Info: merlin_domain_transform: After transform: 54 modules, 246 connections
Info: merlin_router_transform: After transform: 68 modules, 293 connections
Info: reset_adaptation_transform: After transform: 70 modules, 272 connections
Info: merlin_network_to_switch_transform: After transform: 97 modules, 330 connections
Info: merlin_mm_transform: After transform: 97 modules, 330 connections
Info: merlin_interrupt_mapper_transform: After transform: 98 modules, 333 connections
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_qsys_0: Starting RTL generation for module 'system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=system_nios2_qsys_0 --dir=C:/Users/pc/AppData/Local/Temp/alt0237_8563226836403172676.dir/0003_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/pc/AppData/Local/Temp/alt0237_8563226836403172676.dir/0003_nios2_qsys_0_gen//system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2025.05.29 14:32:09 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2025.05.29 14:32:09 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2025.05.29 14:32:09 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2025.05.29 14:32:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2025.05.29 14:32:09 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2025.05.29 14:32:09 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2025.05.29 14:32:09 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2025.05.29 14:32:09 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2025.05.29 14:32:09 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2025.05.29 14:32:10 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2025.05.29 14:32:10 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2025.05.29 14:32:11 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'system_nios2_qsys_0'
Info: nios2_qsys_0: "system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_memory2_0 --dir=C:/Users/pc/AppData/Local/Temp/alt0237_8563226836403172676.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/pc/AppData/Local/Temp/alt0237_8563226836403172676.dir/0004_onchip_memory2_0_gen//system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'system_onchip_memory2_0'
Info: onchip_memory2_0: "system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/pc/AppData/Local/Temp/alt0237_8563226836403172676.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/pc/AppData/Local/Temp/alt0237_8563226836403172676.dir/0005_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0: "system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: Memory_0: "system" instantiated Memory "Memory_0"
Info: Switch: Starting RTL generation for module 'system_Switch'
Info: Switch:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_Switch --dir=C:/Users/pc/AppData/Local/Temp/alt0237_8563226836403172676.dir/0007_Switch_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/pc/AppData/Local/Temp/alt0237_8563226836403172676.dir/0007_Switch_gen//system_Switch_component_configuration.pl  --do_build_sim=0  ]
Info: Switch: Done RTL generation for module 'system_Switch'
Info: Switch: "system" instantiated altera_avalon_pio "Switch"
Info: LCD_ON: Starting RTL generation for module 'system_LCD_ON'
Info: LCD_ON:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_LCD_ON --dir=C:/Users/pc/AppData/Local/Temp/alt0237_8563226836403172676.dir/0008_LCD_ON_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/pc/AppData/Local/Temp/alt0237_8563226836403172676.dir/0008_LCD_ON_gen//system_LCD_ON_component_configuration.pl  --do_build_sim=0  ]
Info: LCD_ON: Done RTL generation for module 'system_LCD_ON'
Info: LCD_ON: "system" instantiated altera_avalon_pio "LCD_ON"
Info: LCD_D: Starting RTL generation for module 'system_LCD_D'
Info: LCD_D:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_LCD_D --dir=C:/Users/pc/AppData/Local/Temp/alt0237_8563226836403172676.dir/0009_LCD_D_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/pc/AppData/Local/Temp/alt0237_8563226836403172676.dir/0009_LCD_D_gen//system_LCD_D_component_configuration.pl  --do_build_sim=0  ]
Info: LCD_D: Done RTL generation for module 'system_LCD_D'
Info: LCD_D: "system" instantiated altera_avalon_pio "LCD_D"
Info: Sort5_0: "system" instantiated Sort5 "Sort5_0"
Info: nios2_qsys_0_instruction_master_translator: "system" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "system" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "system" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "system" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "system" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "system" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "system" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "system" instantiated altera_merlin_router "id_router"
Info: id_router_003: "system" instantiated altera_merlin_router "id_router_003"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/altera/13.0sp1/SoC_ktra_buoi2/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/altera/13.0sp1/SoC_ktra_buoi2/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: system: Done system" with 27 modules, 118 files, 2388209 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
