Yosys 0.61+0 (git sha1 77005b69a, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Using ABC speed script.
Extracting clock period from SDC file: ./results/ihp-sg13g2/ibex/base/clock_period.txt
Setting clock period to 8000
1. Executing Liberty frontend: /home/nanocoh/dev/ORFS-K/try/OpenROAD-flow-scripts-KF/flow/platforms/ihp-sg13g2/lib/sg13g2_stdcell_typ_1p20V_25C.lib
2. Executing Liberty frontend: /home/nanocoh/dev/ORFS-K/try/OpenROAD-flow-scripts-KF/flow/platforms/ihp-sg13g2/lib/sg13g2_stdcell_typ_1p20V_25C.lib
3. Executing SLANG frontend.
3.1. Executing UNDRIVEN pass. (resolve undriven signals)
3.2. Executing PROC_CLEAN pass (remove empty switches from decision trees).
3.3. Executing TRIBUF pass.
3.4. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
3.5. Executing PROC_PRUNE pass (remove redundant assignments in processes).
3.6. Executing PROC_INIT pass (extract init attributes).
3.7. Executing PROC_ROM pass (convert switches to ROMs).
3.8. Executing PROC_MUX pass (convert decision trees to multiplexers).
3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
3.10. Executing OPT_EXPR pass (perform const folding).
4. Executing HIERARCHY pass (managing design hierarchy).
4.1. Analyzing design hierarchy..
4.2. Analyzing design hierarchy..
5. Executing OPT_CLEAN pass (remove unused cells and wires).
6. Executing RTLIL backend.
End of script. Logfile hash: 34de18e003, CPU: user 0.70s system 0.03s, MEM: 52.27 MB peak
Yosys 0.61+0 (git sha1 77005b69a, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 88% 2x read_slang (0 sec), 3% 1x opt_clean (0 sec), ...
Top level design units:
    ibex_core

Build succeeded: 0 errors, 0 warnings
Elapsed time: 0:00.74[h:]min:sec. CPU time: user 0.75 sys 0.03 (105%). Peak memory: 54684KB.
