
*** Running vivado
    with args -log rp_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rp_bd_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source rp_bd_wrapper.tcl -notrace
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'usr_clk' as interface 'usr_clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'usr_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/usr_files/usr_ip_resposity'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1256.410 ; gain = 84.695 ; free physical = 52613 ; free virtual = 86797
Command: synth_design -top rp_bd_wrapper -part xcku115-flvf1924-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14583 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1393.793 ; gain = 376.605 ; free physical = 52508 ; free virtual = 86693
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rp_bd_wrapper' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/hdl/rp_bd_wrapper.v:13]
INFO: [Synth 8-638] synthesizing module 'rp_bd' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:527]
INFO: [Synth 8-638] synthesizing module 'rp_bd_axi_bram_ctrl_0_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_bram_ctrl_0_0/synth/rp_bd_axi_bram_ctrl_0_0.vhd:115]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23727' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_bram_ctrl_0_0/synth/rp_bd_axi_bram_ctrl_0_0.vhd:270]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23897]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22901]
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21844]
INFO: [Synth 8-3919] null assignment ignored [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21912]
INFO: [Synth 8-3919] null assignment ignored [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21913]
INFO: [Synth 8-3919] null assignment ignored [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22089]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17009]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16976]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10215]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (1#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10215]
INFO: [Synth 8-226] default block is never used [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18677]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3951' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:230]
INFO: [Synth 8-638] synthesizing module 'FDR' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-256] done synthesizing module 'FDR' (2#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (3#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_I' of component 'XORCY' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (4#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (5#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_I' of component 'XORCY' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_I' of component 'XORCY' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_I' of component 'XORCY' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (6#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (7#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (8#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17009]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11495]
INFO: [Synth 8-3919] null assignment ignored [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11876]
INFO: [Synth 8-3919] null assignment ignored [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11881]
INFO: [Synth 8-3919] null assignment ignored [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11882]
INFO: [Synth 8-3919] null assignment ignored [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11889]
INFO: [Synth 8-226] default block is never used [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:13186]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (9#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11495]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (10#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21844]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (11#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22901]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (12#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23897]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_axi_bram_ctrl_0_0' (13#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_bram_ctrl_0_0/synth/rp_bd_axi_bram_ctrl_0_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'rp_bd_axi_bram_ctrl_0_bram_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_bram_ctrl_0_bram_0/synth/rp_bd_axi_bram_ctrl_0_bram_0.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_5' declared at '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_5' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_bram_ctrl_0_bram_0/synth/rp_bd_axi_bram_ctrl_0_bram_0.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_axi_bram_ctrl_0_bram_0' (22#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_bram_ctrl_0_bram_0/synth/rp_bd_axi_bram_ctrl_0_bram_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'rp_bd_axi_interconnect_1_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:1177]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_PB20UL' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:12]
INFO: [Synth 8-638] synthesizing module 'rp_bd_m00_data_fifo_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_m00_data_fifo_0/synth/rp_bd_m00_data_fifo_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axi_data_fifo' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1282]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axi_data_fifo' (43#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1282]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_m00_data_fifo_0' (44#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_m00_data_fifo_0/synth/rp_bd_m00_data_fifo_0.v:58]
INFO: [Synth 8-638] synthesizing module 'rp_bd_m00_regslice_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_m00_regslice_0/synth/rp_bd_m00_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (45#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' (46#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' (46#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' (46#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' (46#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (47#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' (48#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_m00_regslice_0' (49#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_m00_regslice_0/synth/rp_bd_m00_regslice_0.v:58]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'rp_bd_m00_regslice_0' requires 80 connections, but only 76 given [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:447]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_PB20UL' (50#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:12]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_3OCYLI' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:2059]
INFO: [Synth 8-638] synthesizing module 'rp_bd_s00_regslice_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_s00_regslice_0/synth/rp_bd_s00_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (50#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' (50#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' (50#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' (50#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' (50#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' (50#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (50#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' (50#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_s00_regslice_0' (51#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_s00_regslice_0/synth/rp_bd_s00_regslice_0.v:58]
WARNING: [Synth 8-350] instance 's00_regslice' of module 'rp_bd_s00_regslice_0' requires 80 connections, but only 78 given [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:2378]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_3OCYLI' (52#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:2059]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1E5AUHA' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:2459]
INFO: [Synth 8-638] synthesizing module 'rp_bd_s01_regslice_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_s01_regslice_0/synth/rp_bd_s01_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (52#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized8' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized8' (52#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized9' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized9' (52#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized10' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized10' (52#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized11' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized11' (52#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized12' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized12' (52#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (52#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized1' (52#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_s01_regslice_0' (53#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_s01_regslice_0/synth/rp_bd_s01_regslice_0.v:58]
WARNING: [Synth 8-350] instance 's01_regslice' of module 'rp_bd_s01_regslice_0' requires 72 connections, but only 70 given [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:2746]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1E5AUHA' (54#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:2459]
INFO: [Synth 8-638] synthesizing module 'rp_bd_xbar_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_xbar_0/synth/rp_bd_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_crossbar' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (55#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (56#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' (57#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl' (58#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo' (59#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_arbiter_resp' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_arbiter_resp' (60#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (61#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor' (62#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (62#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized0' (62#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter' (63#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_router' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized0' (63#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo' (64#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_router' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized1' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized2' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized2' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized0' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized1' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized1' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized2' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized2' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized3' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized3' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized4' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized4' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized5' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized5' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized6' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized6' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized7' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized7' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized8' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized8' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized0' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_mux' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized9' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized9' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_mux' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized2' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized13' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized13' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized14' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized14' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized15' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized15' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized16' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized16' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized17' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized17' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized2' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized2' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized2' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized3' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized3' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized10' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized10' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized11' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized11' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized12' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized12' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized13' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized13' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized14' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized14' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized15' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized15' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized16' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized16' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized17' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized17' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized1' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized18' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized18' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized0' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized3' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized18' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized18' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized19' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized19' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized20' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized20' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized21' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized21' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized22' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized22' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized3' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' (67#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (67#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (67#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:634]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter' (68#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_crossbar' (69#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' (70#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_xbar_0' (71#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_xbar_0/synth/rp_bd_xbar_0.v:59]
WARNING: [Synth 8-689] width (5) of port connection 's_axi_bid' does not match port width (10) of module 'rp_bd_xbar_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:2042]
WARNING: [Synth 8-689] width (5) of port connection 's_axi_rid' does not match port width (10) of module 'rp_bd_xbar_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:2047]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_axi_interconnect_1_0' (72#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:1177]
INFO: [Synth 8-638] synthesizing module 'rp_bd_axislave_cu_apctrl_v1_0_0_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axislave_cu_apctrl_v1_0_0_0/synth/rp_bd_axislave_cu_apctrl_v1_0_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axislave_cu_apctrl_v1_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/266b/axislave_cu_apctrl_v1_0.v:4]
INFO: [Synth 8-638] synthesizing module 'axislave_cu_apctrl_v1_0_S00_AXI' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/266b/axislave_cu_apctrl_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'axislave_cu_apctrl_v1_0_S00_AXI' (73#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/266b/axislave_cu_apctrl_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'axislave_cu_apctrl_v1_0' (74#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/266b/axislave_cu_apctrl_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_axislave_cu_apctrl_v1_0_0_0' (75#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axislave_cu_apctrl_v1_0_0_0/synth/rp_bd_axislave_cu_apctrl_v1_0_0_0.v:56]
WARNING: [Synth 8-350] instance 'axislave_cu_apctrl_v1_0_0' of module 'rp_bd_axislave_cu_apctrl_v1_0_0_0' requires 36 connections, but only 35 given [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:1068]
INFO: [Synth 8-638] synthesizing module 'rp_bd_example_0_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_example_0_0/synth/rp_bd_example_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'example' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:12]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_throttl' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:687]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_throttl' (76#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_write' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:1491]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_fifo' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_fifo' (77#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_fifo__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_fifo__parameterized0' (77#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_buffer' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_buffer' (78#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_fifo__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_fifo__parameterized1' (78#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_fifo__parameterized2' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_fifo__parameterized2' (78#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
WARNING: [Synth 8-3848] Net AWREGION in module/entity example_a_V_m_axi_write does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:1523]
WARNING: [Synth 8-3848] Net WID in module/entity example_a_V_m_axi_write does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:1528]
WARNING: [Synth 8-3848] Net WUSER in module/entity example_a_V_m_axi_write does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:1532]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_write' (79#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:1491]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_read' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:739]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_fifo__parameterized3' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_fifo__parameterized3' (79#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_buffer__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_buffer__parameterized0' (79#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_reg_slice' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:293]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_reg_slice' (80#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_fifo__parameterized4' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_fifo__parameterized4' (80#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
WARNING: [Synth 8-3848] Net ARREGION in module/entity example_a_V_m_axi_read does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_read' (81#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi' (82#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'example_buff_a' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_buff_a.v:46]
INFO: [Synth 8-638] synthesizing module 'example_buff_a_ram' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_buff_a.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_buff_a.v:22]
INFO: [Synth 8-256] done synthesizing module 'example_buff_a_ram' (83#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_buff_a.v:9]
INFO: [Synth 8-256] done synthesizing module 'example_buff_a' (84#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_buff_a.v:46]
INFO: [Synth 8-638] synthesizing module 'example_fadd_32nsbkb' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_fadd_32nsbkb.v:11]
INFO: [Synth 8-638] synthesizing module 'example_ap_fadd_6_full_dsp_32' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/ip/example_ap_fadd_6_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/ip/example_ap_fadd_6_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'example_ap_fadd_6_full_dsp_32' (102#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/ip/example_ap_fadd_6_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'example_fadd_32nsbkb' (103#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_fadd_32nsbkb.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1907]
INFO: [Synth 8-256] done synthesizing module 'example' (104#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:12]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_example_0_0' (105#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_example_0_0/synth/rp_bd_example_0_0.v:58]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:1154]
INFO: [Synth 8-638] synthesizing module 'rp_bd_system_ila2_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/synth/rp_bd_system_ila2_0.v:203]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/synth/rp_bd_system_ila2_0.v:236]
INFO: [Synth 8-638] synthesizing module 'bd_9d42' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/hdl/bd_9d42.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/hdl/bd_9d42.v:72]
INFO: [Synth 8-638] synthesizing module 'bd_9d42_ila_lib_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (113#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (114#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (124#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (127#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_1_ila' requires 1033 connections, but only 1027 given [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity bd_9d42_ila_lib_0 does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:122]
INFO: [Synth 8-256] done synthesizing module 'bd_9d42_ila_lib_0' (141#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:84]
INFO: [Synth 8-256] done synthesizing module 'bd_9d42' (142#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/hdl/bd_9d42.v:13]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_system_ila2_0' (143#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/synth/rp_bd_system_ila2_0.v:203]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:1169]
INFO: [Synth 8-638] synthesizing module 'rp_bd_usr_counter_0_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_usr_counter_0_0/synth/rp_bd_usr_counter_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'usr_counter' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/usr_files/usr_rtl/usr_counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'usr_counter' (144#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/usr_files/usr_rtl/usr_counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_usr_counter_0_0' (145#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_usr_counter_0_0/synth/rp_bd_usr_counter_0_0.v:56]
WARNING: [Synth 8-350] instance 'usr_counter_0' of module 'rp_bd_usr_counter_0_0' requires 2 connections, but only 1 given [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:1169]
INFO: [Synth 8-638] synthesizing module 'rp_bd_util_vector_logic_0_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_util_vector_logic_0_0/synth/rp_bd_util_vector_logic_0_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_util_vector_logic_0_0/synth/rp_bd_util_vector_logic_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic' (146#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_util_vector_logic_0_0' (147#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_util_vector_logic_0_0/synth/rp_bd_util_vector_logic_0_0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'rp_bd' (148#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:527]
INFO: [Synth 8-638] synthesizing module 'pr_region_dbg_bridge' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/synth/pr_region_dbg_bridge.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f33b' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/hdl/bd_f33b.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_f33b_lut_buffer_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_1/synth/bd_f33b_lut_buffer_0.v:57]
INFO: [Synth 8-638] synthesizing module 'LUT1' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20134]
INFO: [Synth 8-256] done synthesizing module 'LUT1' (149#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20134]
INFO: [Synth 8-256] done synthesizing module 'bd_f33b_lut_buffer_0' (151#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_1/synth/bd_f33b_lut_buffer_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_f33b_xsdbm_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/synth/bd_f33b_xsdbm_0.v:58]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (151#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-3848] Net update_0 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:1]
WARNING: [Synth 8-3848] Net capture_0 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:2]
WARNING: [Synth 8-3848] Net reset_0 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:3]
WARNING: [Synth 8-3848] Net runtest_0 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:4]
WARNING: [Synth 8-3848] Net tms_0 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:5]
WARNING: [Synth 8-3848] Net tck_0 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:6]
WARNING: [Synth 8-3848] Net tdi_0 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:7]
WARNING: [Synth 8-3848] Net sel_0 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:8]
WARNING: [Synth 8-3848] Net shift_0 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:9]
WARNING: [Synth 8-3848] Net drck_0 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:10]
WARNING: [Synth 8-3848] Net update_1 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:13]
WARNING: [Synth 8-3848] Net capture_1 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:14]
WARNING: [Synth 8-3848] Net reset_1 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:15]
WARNING: [Synth 8-3848] Net runtest_1 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:16]
WARNING: [Synth 8-3848] Net tms_1 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:17]
WARNING: [Synth 8-3848] Net tck_1 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:18]
WARNING: [Synth 8-3848] Net tdi_1 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:19]
WARNING: [Synth 8-3848] Net sel_1 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:20]
WARNING: [Synth 8-3848] Net shift_1 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:21]
WARNING: [Synth 8-3848] Net drck_1 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:22]
WARNING: [Synth 8-3848] Net update_2 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:25]
WARNING: [Synth 8-3848] Net capture_2 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:26]
WARNING: [Synth 8-3848] Net reset_2 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:27]
WARNING: [Synth 8-3848] Net runtest_2 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:28]
WARNING: [Synth 8-3848] Net tms_2 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:29]
WARNING: [Synth 8-3848] Net tck_2 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:30]
WARNING: [Synth 8-3848] Net tdi_2 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:31]
WARNING: [Synth 8-3848] Net sel_2 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:32]
WARNING: [Synth 8-3848] Net shift_2 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:33]
WARNING: [Synth 8-3848] Net drck_2 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:34]
WARNING: [Synth 8-3848] Net update_3 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:37]
WARNING: [Synth 8-3848] Net capture_3 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:38]
WARNING: [Synth 8-3848] Net reset_3 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:39]
WARNING: [Synth 8-3848] Net runtest_3 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:40]
WARNING: [Synth 8-3848] Net tms_3 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:41]
WARNING: [Synth 8-3848] Net tck_3 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:42]
WARNING: [Synth 8-3848] Net tdi_3 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:43]
WARNING: [Synth 8-3848] Net sel_3 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:44]
WARNING: [Synth 8-3848] Net shift_3 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:45]
WARNING: [Synth 8-3848] Net drck_3 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:46]
WARNING: [Synth 8-3848] Net update_4 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:49]
WARNING: [Synth 8-3848] Net capture_4 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:50]
WARNING: [Synth 8-3848] Net reset_4 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:51]
WARNING: [Synth 8-3848] Net runtest_4 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:52]
WARNING: [Synth 8-3848] Net tms_4 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:53]
WARNING: [Synth 8-3848] Net tck_4 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:54]
WARNING: [Synth 8-3848] Net tdi_4 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:55]
WARNING: [Synth 8-3848] Net sel_4 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:56]
WARNING: [Synth 8-3848] Net shift_4 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:57]
WARNING: [Synth 8-3848] Net drck_4 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:58]
WARNING: [Synth 8-3848] Net update_5 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:61]
WARNING: [Synth 8-3848] Net capture_5 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:62]
WARNING: [Synth 8-3848] Net reset_5 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:63]
WARNING: [Synth 8-3848] Net runtest_5 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:64]
WARNING: [Synth 8-3848] Net tms_5 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:65]
WARNING: [Synth 8-3848] Net tck_5 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:66]
WARNING: [Synth 8-3848] Net tdi_5 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:67]
WARNING: [Synth 8-3848] Net sel_5 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:68]
WARNING: [Synth 8-3848] Net shift_5 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:69]
WARNING: [Synth 8-3848] Net drck_5 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:70]
WARNING: [Synth 8-3848] Net update_6 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:73]
WARNING: [Synth 8-3848] Net capture_6 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:74]
WARNING: [Synth 8-3848] Net reset_6 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:75]
WARNING: [Synth 8-3848] Net runtest_6 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:76]
WARNING: [Synth 8-3848] Net tms_6 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:77]
WARNING: [Synth 8-3848] Net tck_6 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:78]
WARNING: [Synth 8-3848] Net tdi_6 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:79]
WARNING: [Synth 8-3848] Net sel_6 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:80]
WARNING: [Synth 8-3848] Net shift_6 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:81]
WARNING: [Synth 8-3848] Net drck_6 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:82]
WARNING: [Synth 8-3848] Net update_7 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:85]
WARNING: [Synth 8-3848] Net capture_7 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:86]
WARNING: [Synth 8-3848] Net reset_7 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:87]
WARNING: [Synth 8-3848] Net runtest_7 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:88]
WARNING: [Synth 8-3848] Net tms_7 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:89]
WARNING: [Synth 8-3848] Net tck_7 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:90]
WARNING: [Synth 8-3848] Net tdi_7 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:91]
WARNING: [Synth 8-3848] Net sel_7 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:92]
WARNING: [Synth 8-3848] Net shift_7 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:93]
WARNING: [Synth 8-3848] Net drck_7 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:94]
WARNING: [Synth 8-3848] Net update_8 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:97]
WARNING: [Synth 8-3848] Net capture_8 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:98]
WARNING: [Synth 8-3848] Net reset_8 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:99]
WARNING: [Synth 8-3848] Net runtest_8 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:100]
WARNING: [Synth 8-3848] Net tms_8 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:101]
WARNING: [Synth 8-3848] Net tck_8 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:102]
WARNING: [Synth 8-3848] Net tdi_8 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:103]
WARNING: [Synth 8-3848] Net sel_8 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:104]
WARNING: [Synth 8-3848] Net shift_8 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:105]
WARNING: [Synth 8-3848] Net drck_8 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:106]
WARNING: [Synth 8-3848] Net update_9 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:109]
WARNING: [Synth 8-3848] Net capture_9 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:110]
WARNING: [Synth 8-3848] Net reset_9 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:111]
WARNING: [Synth 8-3848] Net runtest_9 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:112]
WARNING: [Synth 8-3848] Net tms_9 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:113]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'bd_f33b_xsdbm_0' (153#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/synth/bd_f33b_xsdbm_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f33b' (154#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/hdl/bd_f33b.v:13]
INFO: [Synth 8-256] done synthesizing module 'pr_region_dbg_bridge' (155#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/synth/pr_region_dbg_bridge.v:58]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_wrapper' (156#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/hdl/rp_bd_wrapper.v:13]
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port update_0
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port capture_0
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port reset_0
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port runtest_0
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tms_0
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tck_0
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tdi_0
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port sel_0
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port shift_0
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port drck_0
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port update_1
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port capture_1
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port reset_1
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port runtest_1
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tms_1
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tck_1
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tdi_1
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port sel_1
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port shift_1
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port drck_1
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port update_2
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port capture_2
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port reset_2
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port runtest_2
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tms_2
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tck_2
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tdi_2
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port sel_2
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port shift_2
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port drck_2
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port update_3
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port capture_3
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port reset_3
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port runtest_3
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tms_3
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tck_3
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tdi_3
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port sel_3
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port shift_3
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port drck_3
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port update_4
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port capture_4
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port reset_4
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port runtest_4
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tms_4
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tck_4
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tdi_4
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port sel_4
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port shift_4
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port drck_4
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port update_5
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port capture_5
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port reset_5
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port runtest_5
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tms_5
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tck_5
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tdi_5
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port sel_5
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port shift_5
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port drck_5
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port update_6
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port capture_6
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port reset_6
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port runtest_6
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tms_6
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tck_6
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tdi_6
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port sel_6
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port shift_6
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port drck_6
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port update_7
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port capture_7
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port reset_7
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port runtest_7
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tms_7
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tck_7
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tdi_7
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port sel_7
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port shift_7
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port drck_7
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port update_8
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port capture_8
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port reset_8
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port runtest_8
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tms_8
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tck_8
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tdi_8
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port sel_8
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port shift_8
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port drck_8
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port update_9
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port capture_9
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port reset_9
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port runtest_9
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tms_9
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tck_9
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tdi_9
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port sel_9
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port shift_9
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port drck_9
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:27 ; elapsed = 00:03:28 . Memory (MB): peak = 1889.816 ; gain = 872.629 ; free physical = 52004 ; free virtual = 86193
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:29 ; elapsed = 00:03:31 . Memory (MB): peak = 1889.816 ; gain = 872.629 ; free physical = 52004 ; free virtual = 86193
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 867 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku115-flvf1924-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axislave_cu_apctrl_v1_0_0_0/axislave_cu_apctrl.xdc] for cell 'rp_bd_i/axislave_cu_apctrl_v1_0_0/inst'
INFO: [Vivado 12-3520] Assignment of 'soft_rst_r1_reg, ap_working_r_reg, usr_interrpt_clr_reg[2], soft_rst_r2_reg, polling_r_reg, usr_interrpt_clr_reg[15], usr_interrpt_clr_reg[14], usr_interrpt_clr_reg[13], usr_interrpt_clr_reg[12], usr_interrpt_clr_reg[11], usr_interrpt_clr_reg[10], usr_interrpt_clr_reg[9], usr_interrpt_clr_reg[8], usr_interrpt_clr_reg[7], usr_interrpt_clr_reg[6], usr_interrpt_clr_reg[5], finish_cnt_reg[15], finish_cnt_reg[14], finish_cnt_reg[13], finish_cnt_reg[12], finish_cnt_reg[11], finish_cnt_reg[10], finish_cnt_reg[9], finish_cnt_reg[8], finish_cnt_reg[7], finish_cnt_reg[6], finish_cnt_reg[5], finish_cnt_reg[4], finish_cnt_reg[2], finish_cnt_reg[1], finish_cnt_reg[3], finish_cnt_reg[0], vector_add_interrpt_reg, usr_interrpt_clr_reg[0], usr_interrpt_clr_reg[3], soft_rst_r_reg, usr_interrpt_clr_reg[4], usr_interrpt_clr_reg[1], ap_start_r_reg, axislave_cu_apctrl_v1_0_S00_AXI_inst, VCC, GND, polling_r_i, soft_rst_n0_i, soft_rst_n_i, soft_rst_n1_i, soft_rst_r0_i, soft_rst_r1_i__0, vector_add_interrpt_i__1, vector_add_interrpt_i__0, usr_interrpt_clr_i, usr_interrpt_clr1_i, usr_interrpt_clr2_i, soft_rst_r1_i, vector_add_interrpt_i, finish_cnt_i__3, finish_cnt_i__2, finish_cnt_i__1, finish_cnt_i__0, finish_cnt_i, ap_working_r0_i__0, ap_working_r_i__0, ap_working_r_i, ap_working_r0_i, ap_start_r1_i__0, ap_start_r0_i, ap_start_r2_i, ap_start_r1_i, ap_working_r1_i, finish_cnt0_i__0, and finish_cnt0_i' to a pblock 'rp_bd_i_axislave_cu_apctrl_v1_0_0_inst_axislave_cu' means that all children of 'axislave_cu_apctrl_v1_0_0' are in the pblock. Changing the pblock assignment to 'axislave_cu_apctrl_v1_0_0'. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axislave_cu_apctrl_v1_0_0_0/axislave_cu_apctrl.xdc:2]
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axislave_cu_apctrl_v1_0_0_0/axislave_cu_apctrl.xdc] for cell 'rp_bd_i/axislave_cu_apctrl_v1_0_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axislave_cu_apctrl_v1_0_0_0/axislave_cu_apctrl.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rp_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rp_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'rp_bd_i/system_ila2/inst/ila_lib/inst'
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'rp_bd_i/system_ila2/inst/ila_lib/inst'
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/constraints/rp_bd_wrapper_ooc.xdc]
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/constraints/rp_bd_wrapper_ooc.xdc]
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.runs/rp_bd_wrapper_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.runs/rp_bd_wrapper_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.runs/rp_bd_wrapper_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rp_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rp_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 190 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 128 instances
  CFGLUT5 => SRLC32E: 17 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_M_DATA, DSP_MULTIPLIER, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  FDE => FDRE: 24 instances
  FDR => FDRE: 1 instances
  MUXCY_L => MUXCY: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2437.930 ; gain = 0.004 ; free physical = 51609 ; free virtual = 85798
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:24 ; elapsed = 00:04:22 . Memory (MB): peak = 2437.930 ; gain = 1420.742 ; free physical = 51597 ; free virtual = 85787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flvf1924-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:24 ; elapsed = 00:04:22 . Memory (MB): peak = 2437.930 ; gain = 1420.742 ; free physical = 51597 ; free virtual = 85787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for pr_region_dbg_bridge_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_dbg_bridge_i/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_dbg_bridge_i/inst/lut_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_dbg_bridge_i/inst/xsdbm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_dbg_bridge_i/inst/xsdbm/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_bram_ctrl_0/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_bram_ctrl_0_bram/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1/m00_couplers/m00_regslice/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1/s01_couplers/s01_regslice/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1/xbar/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axislave_cu_apctrl_v1_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axislave_cu_apctrl_v1_0_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/example_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/example_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/system_ila2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/system_ila2/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/system_ila2/inst/ila_lib. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/system_ila2/inst/ila_lib/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/usr_counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:27 ; elapsed = 00:04:24 . Memory (MB): peak = 2437.930 ; gain = 1420.742 ; free physical = 51597 ; free virtual = 85787
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-5544] ROM "bvalid_cnt_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bvalid_cnt_amax" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_awburst_pipe_fixed" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5544] ROM "axi_arsize_pipe_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_arburst_pipe_fixed" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1023]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4153]
INFO: [Synth 8-5546] ROM "decode_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_address0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_address1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1023]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "decode_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_address2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_address3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5546] ROM "vector_add_interrpt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:485]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:485]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp2_iter1_tmp_6_reg_910_reg[63:9]' into 'tmp_6_reg_910_reg[63:9]' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1939]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp2_iter2_tmp_6_reg_910_reg[63:9]' into 'tmp_6_reg_910_reg[63:9]' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1940]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp2_iter3_tmp_6_reg_910_reg[63:9]' into 'tmp_6_reg_910_reg[63:9]' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1941]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp2_iter4_tmp_6_reg_910_reg[63:9]' into 'tmp_6_reg_910_reg[63:9]' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1942]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp2_iter5_tmp_6_reg_910_reg[63:9]' into 'tmp_6_reg_910_reg[63:9]' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1943]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp2_iter6_tmp_6_reg_910_reg[63:9]' into 'tmp_6_reg_910_reg[63:9]' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1944]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp2_iter7_tmp_6_reg_910_reg[63:9]' into 'tmp_6_reg_910_reg[63:9]' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1945]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp2_iter8_tmp_6_reg_910_reg[63:9]' into 'tmp_6_reg_910_reg[63:9]' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1946]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp2_iter9_tmp_6_reg_910_reg[63:9]' into 'tmp_6_reg_910_reg[63:9]' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1947]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp2_iter9_tmp_6_reg_910_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1204]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp2_iter8_tmp_6_reg_910_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1202]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp2_iter7_tmp_6_reg_910_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1200]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp2_iter6_tmp_6_reg_910_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1198]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp2_iter5_tmp_6_reg_910_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1196]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp2_iter4_tmp_6_reg_910_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1194]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp2_iter3_tmp_6_reg_910_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1192]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp2_iter2_tmp_6_reg_910_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1190]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp2_iter1_tmp_6_reg_910_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1182]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_6_reg_910_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1317]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp1_iter1_indvar1_reg_291_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1174]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter1_indvar_reg_279_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1166]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'example'
INFO: [Synth 8-5546] ROM "ap_enable_reg_pp0_iter0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ap_enable_reg_pp1_iter0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ap_enable_reg_pp2_iter0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_addr_a_reg_249" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ap_pipeline_reg_pp2_iter1_exitcond2_reg_901" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_addr_a_1_reg_1149" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_1_reg_852" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            brst_wr_data |                              001 |                              011
          b2b_w8_wr_data |                              010 |                              100
             sng_wr_data |                              011 |                              010
               w8_awaddr |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' using encoding 'sequential' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        ap_ST_fsm_state1 |                            00000 |                            00000
        ap_ST_fsm_state2 |                            00001 |                            00001
        ap_ST_fsm_state3 |                            00010 |                            00010
        ap_ST_fsm_state4 |                            00011 |                            00011
        ap_ST_fsm_state5 |                            00100 |                            00100
        ap_ST_fsm_state6 |                            00101 |                            00101
        ap_ST_fsm_state7 |                            00110 |                            00110
        ap_ST_fsm_state8 |                            00111 |                            00111
        ap_ST_fsm_state9 |                            01000 |                            01000
       ap_ST_fsm_state10 |                            01001 |                            01001
    ap_ST_fsm_pp0_stage0 |                            01010 |                            01010
       ap_ST_fsm_state14 |                            01011 |                            01011
       ap_ST_fsm_state15 |                            01100 |                            01100
       ap_ST_fsm_state16 |                            01101 |                            01101
       ap_ST_fsm_state17 |                            01110 |                            01110
       ap_ST_fsm_state18 |                            01111 |                            01111
       ap_ST_fsm_state19 |                            10000 |                            10000
       ap_ST_fsm_state20 |                            10001 |                            10001
    ap_ST_fsm_pp1_stage0 |                            10010 |                            10010
       ap_ST_fsm_state24 |                            10011 |                            10011
    ap_ST_fsm_pp2_stage0 |                            10100 |                            10100
       ap_ST_fsm_state36 |                            10101 |                            10101
    ap_ST_fsm_pp3_stage0 |                            10110 |                            10110
       ap_ST_fsm_state40 |                            10111 |                            10111
       ap_ST_fsm_state41 |                            11000 |                            11000
       ap_ST_fsm_state42 |                            11001 |                            11001
       ap_ST_fsm_state43 |                            11010 |                            11010
       ap_ST_fsm_state44 |                            11011 |                            11011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'sequential' in module 'example'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:39 ; elapsed = 00:04:37 . Memory (MB): peak = 2437.930 ; gain = 1420.742 ; free physical = 51599 ; free virtual = 85789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |rp_bd__GB0            |           1|     28904|
|2     |rp_bd_example_0_0     |           1|     19359|
|3     |rp_bd_system_ila2_0   |           1|     12117|
|4     |rp_bd_usr_counter_0_0 |           1|        10|
|5     |pr_region_dbg_bridge  |           1|        75|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_ARREADY.axi_aresetn_d1_reg' into 'gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d1_reg' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12287]
INFO: [Synth 8-4471] merging register 'gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_ARREADY.axi_aresetn_d2_reg' into 'gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d2_reg' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12288]
INFO: [Synth 8-5546] ROM "gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:950]
WARNING: [Synth 8-3936] Found unconnected internal register 'usr_interrpt_clr_reg' and it is trimmed from '16' to '1' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/266b/axislave_cu_apctrl_v1_0.v:198]
INFO: [Synth 8-5546] ROM "vector_add_interrpt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.temp_en_reg) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[16]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[15]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[14]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[13]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[12]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[11]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[10]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[9]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[8]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[7]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[6]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[5]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[4]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[3]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[2]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[1]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[0]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_WE_O_reg) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_EN_RB_O_reg) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\r_V_cast_reg_834_reg[8] )
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/align_len_reg[0]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/start_addr_reg[1]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/align_len_reg[1]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/align_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/start_addr_reg[2]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/start_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/align_len_reg[2]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/align_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/start_addr_reg[3]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/start_addr_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/example_a_V_m_axi_U/\bus_read/start_addr_reg[4] )
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/start_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/align_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/start_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/align_len_reg[1]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/align_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/start_addr_reg[2]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/start_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/align_len_reg[2]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/align_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/start_addr_reg[3]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/start_addr_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/example_a_V_m_axi_U/\bus_write/start_addr_reg[4] )
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[256]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[257]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[257]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[258]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[258]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[259]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[259]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[260]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[260]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[261]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[261]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[262]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[262]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[263]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[263]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[264]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[264]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[265]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[265]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[266]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[266]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[267]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[267]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[268]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[268]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[269]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[269]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[270]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[270]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[271]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[271]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[272]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[272]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[273]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[273]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[274]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[274]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[275]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[275]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[276]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[276]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[277]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[277]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[278]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[278]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[279]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[279]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[280]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[280]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[281]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[281]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[282]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[282]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[283]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[283]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[284]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[284]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[285]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[285]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[286]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[286]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[287]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/example_a_V_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[3]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/example_a_V_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/example_a_V_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/example_a_V_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[3]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/example_a_V_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[4] )
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[29]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[28]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[27]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[3]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[2]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[1]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[3]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[3]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[2]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[1]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[3]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[2]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awaddr_buf_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[31]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[30]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[29]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[28]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[27]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[257]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[256]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[257]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[256]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[1]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[0]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[257]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[256]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[257]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[256]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[3]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[3]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[2]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[1]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[0]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[3]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[2]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[1]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[0]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[7]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[3]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[2]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[1]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[0]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.araddr_buf_reg[4]) is unused and will be removed from module example_a_V_m_axi.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_3_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_3_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_3_viv__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_3_viv__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[5].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:43 ; elapsed = 00:05:41 . Memory (MB): peak = 2437.930 ; gain = 1420.742 ; free physical = 51589 ; free virtual = 85780
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |rp_bd__GB0            |           1|     22938|
|2     |rp_bd_example_0_0     |           1|     17472|
|3     |rp_bd_system_ila2_0   |           1|      6386|
|4     |rp_bd_usr_counter_0_0 |           1|        10|
|5     |pr_region_dbg_bridge  |           1|        75|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 35 of /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc:35]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 56 of /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc:56]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 62 of /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc:62]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 63 of /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc:63]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:07 ; elapsed = 00:06:06 . Memory (MB): peak = 2437.930 ; gain = 1420.742 ; free physical = 51512 ; free virtual = 85703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:14 ; elapsed = 00:06:12 . Memory (MB): peak = 2437.930 ; gain = 1420.742 ; free physical = 51486 ; free virtual = 85676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |rp_bd__GB0            |           1|     22938|
|2     |rp_bd_example_0_0     |           1|     17472|
|3     |rp_bd_system_ila2_0   |           1|      6386|
|4     |rp_bd_usr_counter_0_0 |           1|        10|
|5     |pr_region_dbg_bridge  |           1|        75|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/buff_rdata/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/buff_rdata/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:30 ; elapsed = 00:06:29 . Memory (MB): peak = 2457.703 ; gain = 1440.516 ; free physical = 51456 ; free virtual = 85646
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CAPTURE_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin UPDATE_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin UPDATE_temp_i_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin UPDATE_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin SHIFT_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin RESET_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin TDI_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin SEL_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin DRCK_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin TDO_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin RUNTEST_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin TCK_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin TMS_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:32 ; elapsed = 00:06:31 . Memory (MB): peak = 2457.707 ; gain = 1440.520 ; free physical = 51456 ; free virtual = 85646
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:32 ; elapsed = 00:06:31 . Memory (MB): peak = 2457.707 ; gain = 1440.520 ; free physical = 51456 ; free virtual = 85646
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:37 ; elapsed = 00:06:36 . Memory (MB): peak = 2457.707 ; gain = 1440.520 ; free physical = 51456 ; free virtual = 85646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:37 ; elapsed = 00:06:36 . Memory (MB): peak = 2457.707 ; gain = 1440.520 ; free physical = 51456 ; free virtual = 85646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:39 ; elapsed = 00:06:38 . Memory (MB): peak = 2457.707 ; gain = 1440.520 ; free physical = 51456 ; free virtual = 85646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:39 ; elapsed = 00:06:38 . Memory (MB): peak = 2457.707 ; gain = 1440.520 ; free physical = 51456 ; free virtual = 85646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    49|
|2     |CARRY8     |    43|
|3     |CFGLUT5    |   145|
|4     |DSP48E1    |    16|
|5     |LUT1       |   326|
|6     |LUT2       |  1084|
|7     |LUT3       |  4165|
|8     |LUT4       |  1142|
|9     |LUT5       |  1105|
|10    |LUT6       |  1751|
|11    |MUXCY      |   464|
|12    |MUXCY_L    |     3|
|13    |MUXF7      |    27|
|14    |RAM32M16   |    40|
|15    |RAMB18E2   |    24|
|16    |RAMB36E2   |     8|
|17    |RAMB36E2_1 |     4|
|18    |RAMB36E2_2 |    16|
|19    |SRL16E     |   258|
|20    |SRLC16E    |     2|
|21    |SRLC32E    |    21|
|22    |XORCY      |   140|
|23    |FDCE       |    42|
|24    |FDE        |    24|
|25    |FDPE       |    52|
|26    |FDR        |     1|
|27    |FDRE       | 15302|
|28    |FDSE       |    33|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:39 ; elapsed = 00:06:38 . Memory (MB): peak = 2457.707 ; gain = 1440.520 ; free physical = 51456 ; free virtual = 85646
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 726 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:35 ; elapsed = 00:05:38 . Memory (MB): peak = 2457.707 ; gain = 612.797 ; free physical = 51456 ; free virtual = 85646
Synthesis Optimization Complete : Time (s): cpu = 00:06:39 ; elapsed = 00:06:39 . Memory (MB): peak = 2457.711 ; gain = 1440.523 ; free physical = 51457 ; free virtual = 85648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 882 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axislave_cu_apctrl_v1_0_0_0/axislave_cu_apctrl.xdc] for cell 'rp_bd_i/axislave_cu_apctrl_v1_0_0/inst'
INFO: [Vivado 12-3520] Assignment of 'soft_rst_n_INST_0, VCC, ap_working_r_reg, soft_rst_r_reg, vector_add_interrpt_reg, GND, usr_interrpt_clr_reg[0], soft_rst_r1_reg, soft_rst_r2_reg, ap_start_r_reg, finish_cnt_reg[11], finish_cnt[15]_i_10, usr_interrpt_clr[0]_i_4, finish_cnt[8]_i_9, finish_cnt_reg[2], finish_cnt[8]_i_6, finish_cnt_reg[7], finish_cnt[15]_i_14, finish_cnt[8]_i_4, finish_cnt_reg[4], ap_working_r_i_1, finish_cnt[15]_i_6, finish_cnt_reg[8]_i_1, finish_cnt[8]_i_5, usr_interrpt_clr[0]_i_3, finish_cnt_reg[1], finish_cnt[15]_i_4, finish_cnt[15]_i_7, finish_cnt[15]_i_2, finish_cnt_reg[13], finish_cnt_reg[6], vector_add_interrpt_i_2, finish_cnt[15]_i_11, ap_start_r_i_2, finish_cnt_reg[10], vector_add_interrpt_i_6, finish_cnt[8]_i_3, finish_cnt[15]_i_15, soft_rst_r_i_2, vector_add_interrpt_i_3, finish_cnt_reg[9], ap_start_r_i_3, vector_add_interrpt_i_4, finish_cnt[8]_i_7, finish_cnt[15]_i_9, finish_cnt_reg[15]_i_3, finish_cnt[8]_i_8, finish_cnt[15]_i_12, finish_cnt[0]_i_1, finish_cnt[15]_i_8, finish_cnt_reg[12], finish_cnt_reg[14], finish_cnt[15]_i_5, finish_cnt[15]_i_1, finish_cnt_reg[15], vector_add_interrpt_i_5, finish_cnt[8]_i_2, finish_cnt_reg[3], finish_cnt_reg[0], finish_cnt_reg[8], finish_cnt[15]_i_13, axislave_cu_apctrl_v1_0_S00_AXI_inst, finish_cnt_reg[5], and GND_1' to a pblock 'rp_bd_i_axislave_cu_apctrl_v1_0_0_inst_axislave_cu' means that all children of 'axislave_cu_apctrl_v1_0_0' are in the pblock. Changing the pblock assignment to 'axislave_cu_apctrl_v1_0_0'. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axislave_cu_apctrl_v1_0_0_0/axislave_cu_apctrl.xdc:2]
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axislave_cu_apctrl_v1_0_0_0/axislave_cu_apctrl.xdc] for cell 'rp_bd_i/axislave_cu_apctrl_v1_0_0/inst'
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'rp_bd_i/system_ila2/inst/ila_lib/inst'
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'rp_bd_i/system_ila2/inst/ila_lib/inst'
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/constraints/rp_bd_wrapper_ooc.xdc]
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/constraints/rp_bd_wrapper_ooc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 340 instances were transformed.
  (CARRY4) => CARRY8: 110 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 128 instances
  CFGLUT5 => SRLC32E: 17 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 16 instances
  FDE => FDRE: 24 instances
  FDR => FDRE: 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 40 instances
  SRLC32E => SRL16E: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
906 Infos, 350 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:49 ; elapsed = 00:06:47 . Memory (MB): peak = 2558.176 ; gain = 1301.766 ; free physical = 51408 ; free virtual = 85599
INFO: [Coretcl 2-1174] Renamed 999 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.runs/rp_bd_wrapper_synth_1/rp_bd_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2588.191 ; gain = 30.012 ; free physical = 51400 ; free virtual = 85597
report_utilization: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2588.191 ; gain = 0.000 ; free physical = 51398 ; free virtual = 85594
INFO: [Common 17-206] Exiting Vivado at Thu May 11 16:34:30 2017...
