# ğŸ’¡ Vending Machine FSM (Verilog)

## ğŸ§© Project Overview  
This project implements a **Vending Machine** using a **Finite State Machine (FSM)** in **Verilog HDL**.  
The vending machine dispenses a product worth **â‚¹15**, accepting coins of **â‚¹5** and **â‚¹10**, and returns change when extra money is inserted.

---

## âš™ï¸ Inputs and Outputs  

### ğŸ”¹ Inputs  
| Signal | Width | Description |
|--------|--------|-------------|
| `clk` | 1 bit | System clock |
| `rst` | 1 bit | Active-high reset |
| `in` | 2 bits | Coin input: `01` = â‚¹5, `10` = â‚¹10 |

### ğŸ”¹ Outputs  
| Signal | Width | Description |
|--------|--------|-------------|
| `out` | 1 bit | Product output (1 = product dispensed) |
| `change` | 2 bits | Change returned: `01` = â‚¹5, `10` = â‚¹10 |

---

## ğŸ§  State Description  

| State | Code | Meaning |
|--------|------|----------|
| `s0` | 00 | â‚¹0 inserted |
| `s1` | 01 | â‚¹5 inserted |
| `s2` | 10 | â‚¹10 inserted |

---

## ğŸ”„ FSM Working Logic  

1. **State s0 (â‚¹0)**  
   - â‚¹5 inserted â†’ move to `s1`  
   - â‚¹10 inserted â†’ move to `s2`  

2. **State s1 (â‚¹5)**  
   - â‚¹5 inserted â†’ move to `s2` (total â‚¹10)  
   - â‚¹10 inserted â†’ total â‚¹15 â†’ dispense item (`out=1`), no change  

3. **State s2 (â‚¹10)**  
   - â‚¹5 inserted â†’ total â‚¹15 â†’ dispense item (`out=1`), no change  
   - â‚¹10 inserted â†’ total â‚¹20 â†’ dispense item (`out=1`) and return â‚¹5 as change (`change=01`)  
   - No input â†’ return â‚¹10 as change (`change=10`)  

---

## ğŸ§ª Testbench Details  

The **testbench** (`vending_machine_tb.v`) provides clock and stimulus inputs to verify FSM transitions and output behavior.  
Simulation can be run in **Vivado**, **ModelSim**, or any Verilog-compatible simulator.

**Testbench Highlights:**
- Clock toggles every 5 ns  
- Reset pulse applied at simulation start  
- Sequences of â‚¹5 and â‚¹10 inputs applied to test all state transitions  

---

## ğŸ§° Tools Used  
- **Vivado 2025.1**  
- **Verilog HDL**

---


