# Top level design name
TARGET ?= devg_test_marble
FPGA_APPLICATION ?= devg_test

include ../devg_marble/Makefile
