INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/gates2/gates2.srcs/sources_1/new/gates2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gates2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/gates2/gates2.srcs/sim_1/new/tb_gates2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gates2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/gates2/gates2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
