*VERIFICATION OF 2 INPUT NAND GATE CMOS
VDD 2 0 1.8V
.include "D:\LT spice praticls for vlsi\mosmodel.txt"
*INPUT VOLTAGES
VA 1 0 PULSE(0 1.8 0 0.1n 0.1N 20n 40n)
VB 5 0 PULSE(0 1.8 10N 0.1n 0.1N 20n 40n)
*CMOS Nor PMOS AND NMOS
M1 3 1 0 0 CMOSN L=0.18U W=0.72U
M2 4 1 2 2 CMOSP L=0.18U W=1.44U
M3 3 5 0 0 CMOSN L=0.18U W=0.72U
M4 3 5 4 2 CMOSP L=0.18U W=1.44U
C1 3 0 0.001P
*ANALYSIS
.OP
.TRAN 0N 160N
*OUTPUT
.PLOT DC V(3)
.PROBE
.END
