<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VESONT: VGA_Driver/Drivers/CMSIS/Include/core_cm85.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VESONT<span id="projectnumber">&#160;1.0</span>
   </div>
   <div id="projectbrief">desining and building an API</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_9b768d0e950171b13bc0719abe82d43d.html">VGA_Driver</a></li><li class="navelem"><a class="el" href="dir_fe45b668cd14c40102b28325e3244a12.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_1f946478cc5f2cff846ad20703da6991.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_3b5039f7b1eff71793c116a915ea665d.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">core_cm85.h</div></div>
</div><!--header-->
<div class="contents">
<a href="_include_2core__cm85_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/**************************************************************************/</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">/*</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * Copyright (c) 2022 Arm Limited. All rights reserved.</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> *</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * Licensed under the Apache License, Version 2.0 (the License); you may</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * not use this file except in compliance with the License.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> *</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * distributed under the License is distributed on an AS IS BASIS, WITHOUT</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * See the License for the specific language governing permissions and</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * limitations under the License.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#if   defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">  #pragma system_include                        </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#elif defined (__clang__)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">  #pragma clang system_header                   </span><span class="comment">/* treat file as system include file */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">  #pragma GCC diagnostic ignored &quot;-Wpedantic&quot;   </span><span class="comment">/* disable pedantic warning due to unnamed structs/unions */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#ifndef __CORE_CM85_H_GENERIC</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#define __CORE_CM85_H_GENERIC</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> *                 CMSIS definitions</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">#include &quot;<a class="code" href="_include_2cmsis__version_8h.html">cmsis_version.h</a>&quot;</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/*  CMSIS CM85 definitions */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="_include_2core__cm85_8h.html#a63ea62503c88acab19fcf3d5743009e3">   69</a></span><span class="preprocessor">#define __CORTEX_M                      (85U)                                 </span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#if defined ( __CC_ARM )</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">  #error Legacy Arm Compiler does not support Armv8.1-M target architecture.</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#elif defined (__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">  #if defined __ARM_FP</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">  #if defined(__ARM_FEATURE_DSP)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">    #if defined(__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">      #define __DSP_USED       0U</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">  #if defined(__ARM_FEATURE_DSP)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">    #if defined(__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">      #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">  #if defined __ARMVFP__</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">  #if defined(__ARM_FEATURE_DSP)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">    #if defined(__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">      #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#elif defined ( __TI_ARM__ )</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">  #if defined __TI_VFP_SUPPORT__</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#elif defined ( __TASKING__ )</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">  #if defined __FPU_VFP__</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#elif defined ( __CSMC__ )</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">  #if ( __CSMC__ &amp; 0x400U)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#include &quot;<a class="code" href="_include_2cmsis__compiler_8h.html">cmsis_compiler.h</a>&quot;</span>               <span class="comment">/* CMSIS compiler specific defines */</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>}</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM85_H_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#ifndef __CORE_CM85_H_DEPENDANT</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define __CORE_CM85_H_DEPENDANT</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">/* check device defines and use defaults */</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">  #ifndef __CM85_REV</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">    #define __CM85_REV               0x0001U</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">    #warning &quot;__CM85_REV not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">  #ifndef __FPU_PRESENT</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">    #define __FPU_PRESENT             0U</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">    #warning &quot;__FPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">  #if __FPU_PRESENT != 0U</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">    #ifndef __FPU_DP</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">      #define __FPU_DP             0U</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">      #warning &quot;__FPU_DP not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">  #ifndef __MPU_PRESENT</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">    #define __MPU_PRESENT             0U</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">  #ifndef __ICACHE_PRESENT</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">    #define __ICACHE_PRESENT          0U</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">    #warning &quot;__ICACHE_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">  #ifndef __DCACHE_PRESENT</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">    #define __DCACHE_PRESENT          0U</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">    #warning &quot;__DCACHE_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">  #ifndef __VTOR_PRESENT</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">    #define __VTOR_PRESENT             1U</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">    #warning &quot;__VTOR_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">  #ifndef __PMU_PRESENT</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">    #define __PMU_PRESENT             0U</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">    #warning &quot;__PMU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">  #if __PMU_PRESENT != 0U</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">    #ifndef __PMU_NUM_EVENTCNT</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">      #define __PMU_NUM_EVENTCNT      8U</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">      #warning &quot;__PMU_NUM_EVENTCNT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">    #elif (__PMU_NUM_EVENTCNT &gt; 8 || __PMU_NUM_EVENTCNT &lt; 2)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">    #error &quot;__PMU_NUM_EVENTCNT is out of range in device header file!&quot; */</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">  #ifndef __SAUREGION_PRESENT</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">    #define __SAUREGION_PRESENT       0U</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">    #warning &quot;__SAUREGION_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">  #ifndef __DSP_PRESENT</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">    #define __DSP_PRESENT             0U</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">    #warning &quot;__DSP_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">    #define __NVIC_PRIO_BITS          3U</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">    #define __Vendor_SysTickConfig    0U</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">  #define   __I     volatile             </span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="_include_2core__cm85_8h.html#af63697ed9952cc71e1225efe205f6cd3">  283</a></span><span class="preprocessor">  #define   __I     volatile const       </span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="_include_2core__cm85_8h.html#a7e25d9380f9ef903923964322e71f2f6">  285</a></span><span class="preprocessor">#define     __O     volatile             </span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="_include_2core__cm85_8h.html#aec43007d9998a0a0e01faede4133d6be">  286</a></span><span class="preprocessor">#define     __IO    volatile             </span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">/* following defines should be used for structure members */</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="preprocessor">#define     __IM     volatile const      </span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="preprocessor">#define     __OM     volatile            </span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#define     __IOM    volatile            </span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> *                 Register Abstraction</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">  Core Register contain:</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">  - Core Register</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">  - Core NVIC Register</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">  - Core EWIC Register</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">  - Core SCB Register</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">  - Core SysTick Register</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">  - Core Debug Register</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">  - Core PMU Register</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">  - Core MPU Register</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">  - Core SAU Register</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">  - Core FPU Register</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>{</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  {</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">  330</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:16;              </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">  331</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">GE</a>:4;                       </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">  332</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:7;               </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">  333</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1;                        </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gacd4a2b64faee91e4a9eef300667fa222">  334</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1;                        </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">  335</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1;                        </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">  336</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1;                        </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">  337</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1;                        </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf044357720c2aa5f8fed4e5622468032">  338</a></span>  } b;                                   </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>  uint32_t w;                            </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>} <a class="code hl_union" href="union_a_p_s_r___type.html">APSR_Type</a>;</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span> </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">/* APSR Register Definitions */</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766">  343</a></span><span class="preprocessor">#define APSR_N_Pos                         31U                                            </span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1">  344</a></span><span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a">  346</a></span><span class="preprocessor">#define APSR_Z_Pos                         30U                                            </span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711">  347</a></span><span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">  349</a></span><span class="preprocessor">#define APSR_C_Pos                         29U                                            </span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d">  350</a></span><span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7">  352</a></span><span class="preprocessor">#define APSR_V_Pos                         28U                                            </span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489">  353</a></span><span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411">  355</a></span><span class="preprocessor">#define APSR_Q_Pos                         27U                                            </span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002">  356</a></span><span class="preprocessor">#define APSR_Q_Msk                         (1UL &lt;&lt; APSR_Q_Pos)                            </span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc">  358</a></span><span class="preprocessor">#define APSR_GE_Pos                        16U                                            </span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1">  359</a></span><span class="preprocessor">#define APSR_GE_Msk                        (0xFUL &lt;&lt; APSR_GE_Pos)                         </span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>{</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  {</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">  369</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9;                      </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">  370</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:23;              </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae9382d76365f7b01deefc57d54ccfba8">  371</a></span>  } b;                                   </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  uint32_t w;                            </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>} <a class="code hl_union" href="union_i_p_s_r___type.html">IPSR_Type</a>;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">/* IPSR Register Definitions */</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0e34027584d02c43811ae908a5ca9adf">  376</a></span><span class="preprocessor">#define IPSR_ISR_Pos                        0U                                            </span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf013a4579a64d1f21f56ea9f1b33ab56">  377</a></span><span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>{</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  {</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">  387</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9;                      </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">  388</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:7;               </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">  389</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">GE</a>:4;                       </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">  390</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:1;               </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga6254fd9c7aeecc526904d21b26168fdb">  391</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga6254fd9c7aeecc526904d21b26168fdb">B</a>:1;                        </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga74c76ececf7d1666f0a8cc77aac64f7d">  392</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga74c76ececf7d1666f0a8cc77aac64f7d">_reserved2</a>:2;               </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga6e1cf12e53a20224f6f62c001d9be972">  393</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga6e1cf12e53a20224f6f62c001d9be972">T</a>:1;                        </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga76485660fe8ad98cdc71ddd7cb0ed777">  394</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga76485660fe8ad98cdc71ddd7cb0ed777">IT</a>:2;                       </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">  395</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1;                        </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gacd4a2b64faee91e4a9eef300667fa222">  396</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1;                        </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">  397</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1;                        </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">  398</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1;                        </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">  399</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1;                        </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad78bb98be76715551685e6b2e7e7891f">  400</a></span>  } b;                                   </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>  uint32_t w;                            </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>} <a class="code hl_union" href="unionx_p_s_r___type.html">xPSR_Type</a>;</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span> </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">/* xPSR Register Definitions */</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">  405</a></span><span class="preprocessor">#define xPSR_N_Pos                         31U                                            </span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">  406</a></span><span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">  408</a></span><span class="preprocessor">#define xPSR_Z_Pos                         30U                                            </span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">  409</a></span><span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">  411</a></span><span class="preprocessor">#define xPSR_C_Pos                         29U                                            </span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">  412</a></span><span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">  414</a></span><span class="preprocessor">#define xPSR_V_Pos                         28U                                            </span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">  415</a></span><span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaabb4178d50676a8f19cf8f727f38ace8">  417</a></span><span class="preprocessor">#define xPSR_Q_Pos                         27U                                            </span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga133ac393c38559ae43ac36383e731dd4">  418</a></span><span class="preprocessor">#define xPSR_Q_Msk                         (1UL &lt;&lt; xPSR_Q_Pos)                            </span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac5be1db1343f776ecd00f0a4ebe70a46">  420</a></span><span class="preprocessor">#define xPSR_IT_Pos                        25U                                            </span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6dc177aab488851bb3b98cf4b420141a">  421</a></span><span class="preprocessor">#define xPSR_IT_Msk                        (3UL &lt;&lt; xPSR_IT_Pos)                           </span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">  423</a></span><span class="preprocessor">#define xPSR_T_Pos                         24U                                            </span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">  424</a></span><span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad2648860e59d28e394d2d9e0bc80679d">  426</a></span><span class="preprocessor">#define xPSR_B_Pos                         21U                                            </span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4d08285a9f764884ba4444752a7678ab">  427</a></span><span class="preprocessor">#define xPSR_B_Msk                         (1UL &lt;&lt; xPSR_B_Pos)                            </span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae2b0f3def0f378e9f1d10a4c727a064b">  429</a></span><span class="preprocessor">#define xPSR_GE_Pos                        16U                                            </span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga967634e605d013e9b07002eca31f7903">  430</a></span><span class="preprocessor">#define xPSR_GE_Msk                        (0xFUL &lt;&lt; xPSR_GE_Pos)                         </span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">  432</a></span><span class="preprocessor">#define xPSR_ISR_Pos                        0U                                            </span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">  433</a></span><span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>{</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  {</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2a6e513e8a6bf4e58db169e312172332">  443</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga2a6e513e8a6bf4e58db169e312172332">nPRIV</a>:1;                    </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae185aac93686ffc78e998a9daf41415b">  444</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gae185aac93686ffc78e998a9daf41415b">SPSEL</a>:1;                    </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2518558c090f60161ba4e718a54ee468">  445</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga2518558c090f60161ba4e718a54ee468">FPCA</a>:1;                     </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga40e45b21a6a619be3b6d5ce9c5bc5ffb">  446</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga40e45b21a6a619be3b6d5ce9c5bc5ffb">SFPA</a>:1;                     </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga07126f87de41d176bd43911c718c1e1c">  447</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga07126f87de41d176bd43911c718c1e1c">BTI_EN</a>:1;                   </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab18f38e65df84fe9c32200d4bbf0c46f">  448</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gab18f38e65df84fe9c32200d4bbf0c46f">UBTI_EN</a>:1;                  </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga8aa9ff295564aaf56a772f2820b8170f">  449</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga8aa9ff295564aaf56a772f2820b8170f">PAC_EN</a>:1;                   </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga78322acfd44d68f63a3d81f0de6a7619">  450</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga78322acfd44d68f63a3d81f0de6a7619">UPAC_EN</a>:1;                  </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">  451</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:24;              </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa30ccf9eaa345318b3f20605f94ed9e9">  452</a></span>  } b;                                   </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>  uint32_t w;                            </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>} <a class="code hl_union" href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a>;</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">/* CONTROL Register Definitions */</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7cdad10f99136b5641eaf2e4217f1bf1">  457</a></span><span class="preprocessor">#define CONTROL_UPAC_EN_Pos                 7U                                            </span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7c1581651a51d9a303376c66e26c9b0a">  458</a></span><span class="preprocessor">#define CONTROL_UPAC_EN_Msk                (1UL &lt;&lt; CONTROL_UPAC_EN_Pos)                   </span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga803672ad5e5f3a509c67501cf81551ca">  460</a></span><span class="preprocessor">#define CONTROL_PAC_EN_Pos                  6U                                            </span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga739ad01b8e4ee866810b7e83b704a3f4">  461</a></span><span class="preprocessor">#define CONTROL_PAC_EN_Msk                 (1UL &lt;&lt; CONTROL_PAC_EN_Pos)                    </span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaab11873c3af0ede63e307073a901934f">  463</a></span><span class="preprocessor">#define CONTROL_UBTI_EN_Pos                 5U                                            </span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga630d662a5aa210c2a83db32bc8e7278c">  464</a></span><span class="preprocessor">#define CONTROL_UBTI_EN_Msk                (1UL &lt;&lt; CONTROL_UBTI_EN_Pos)                   </span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab8be0795e0be77fc30e1a94ba4ee279a">  466</a></span><span class="preprocessor">#define CONTROL_BTI_EN_Pos                  4U                                            </span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga68b01aa927a6be1c2833a46ae5614857">  467</a></span><span class="preprocessor">#define CONTROL_BTI_EN_Msk                 (1UL &lt;&lt; CONTROL_BTI_EN_Pos)                    </span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac4eb493f7e00c0b286f6663b2554d5f1">  469</a></span><span class="preprocessor">#define CONTROL_SFPA_Pos                    3U                                            </span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae1af7c6a3a6482a32ae290b66db3a3f8">  470</a></span><span class="preprocessor">#define CONTROL_SFPA_Msk                   (1UL &lt;&lt; CONTROL_SFPA_Pos)                      </span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac7018b59b07134c5363b33eb94918a58">  472</a></span><span class="preprocessor">#define CONTROL_FPCA_Pos                    2U                                            </span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad20bb0212b2e1864f24af38d93587c79">  473</a></span><span class="preprocessor">#define CONTROL_FPCA_Msk                   (1UL &lt;&lt; CONTROL_FPCA_Pos)                      </span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga07eafc53e609895342c6a530e9d01310">  475</a></span><span class="preprocessor">#define CONTROL_SPSEL_Pos                   1U                                            </span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga70b29840969b06909da21369b0b05b53">  476</a></span><span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga51b95bc03ec0d815b459bde0b14a5908">  478</a></span><span class="preprocessor">#define CONTROL_nPRIV_Pos                   0U                                            </span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaef3b20d77acb213338f89ce5e7bc36b0">  479</a></span><span class="preprocessor">#define CONTROL_nPRIV_Msk                  (1UL </span><span class="comment">/*&lt;&lt; CONTROL_nPRIV_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>{</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>  __IOM uint32_t ISER[16U];              </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>        uint32_t RESERVED0[16U];</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  __IOM uint32_t ICER[16U];              </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>        uint32_t RSERVED1[16U];</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  __IOM uint32_t ISPR[16U];              </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>        uint32_t RESERVED2[16U];</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>  __IOM uint32_t ICPR[16U];              </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>        uint32_t RESERVED3[16U];</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>  __IOM uint32_t IABR[16U];              </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>        uint32_t RESERVED4[16U];</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>  __IOM uint32_t ITNS[16U];              </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>        uint32_t RESERVED5[16U];</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>  __IOM uint8_t  IPR[496U];              </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>        uint32_t RESERVED6[580U];</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  __OM  uint32_t STIR;                   </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>}  <a class="code hl_struct" href="struct_n_v_i_c___type.html">NVIC_Type</a>;</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span> </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment">/* Software Triggered Interrupt Register Definitions */</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9eebe495e2e48d302211108837a2b3e8">  514</a></span><span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0U                                         </span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae4060c4dfcebb08871ca4244176ce752">  515</a></span><span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL </span><span class="comment">/*&lt;&lt; NVIC_STIR_INTID_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>{</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  __IM  uint32_t CPUID;                  </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  __IOM uint32_t ICSR;                   </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  __IOM uint32_t VTOR;                   </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>  __IOM uint32_t AIRCR;                  </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  __IOM uint32_t SCR;                    </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  __IOM uint32_t CCR;                    </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  __IOM uint8_t  SHPR[12U];              </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  __IOM uint32_t SHCSR;                  </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  __IOM uint32_t CFSR;                   </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  __IOM uint32_t HFSR;                   </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  __IOM uint32_t DFSR;                   </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>  __IOM uint32_t MMFAR;                  </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>  __IOM uint32_t BFAR;                   </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>  __IOM uint32_t AFSR;                   </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  __IM  uint32_t ID_PFR[2U];             </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>  __IM  uint32_t ID_DFR;                 </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>  __IM  uint32_t ID_AFR;                 </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>  __IM  uint32_t ID_MMFR[4U];            </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>  __IM  uint32_t ID_ISAR[6U];            </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>  __IM  uint32_t CLIDR;                  </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>  __IM  uint32_t CTR;                    </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>  __IM  uint32_t CCSIDR;                 </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  __IOM uint32_t CSSELR;                 </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>  __IOM uint32_t CPACR;                  </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  __IOM uint32_t NSACR;                  </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>        uint32_t RESERVED7[21U];</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>  __IOM uint32_t SFSR;                   </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>  __IOM uint32_t SFAR;                   </div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>        uint32_t RESERVED3[69U];</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>  __OM  uint32_t STIR;                   </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>  __IOM uint32_t RFSR;                   </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>        uint32_t RESERVED4[14U];</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>  __IM  uint32_t MVFR0;                  </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>  __IM  uint32_t MVFR1;                  </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>  __IM  uint32_t MVFR2;                  </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>        uint32_t RESERVED5[1U];</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>  __OM  uint32_t ICIALLU;                </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>        uint32_t RESERVED6[1U];</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>  __OM  uint32_t ICIMVAU;                </div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>  __OM  uint32_t DCIMVAC;                </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>  __OM  uint32_t DCISW;                  </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>  __OM  uint32_t DCCMVAU;                </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  __OM  uint32_t DCCMVAC;                </div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>  __OM  uint32_t DCCSW;                  </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>  __OM  uint32_t DCCIMVAC;               </div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>  __OM  uint32_t DCCISW;                 </div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>  __OM  uint32_t BPIALL;                 </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>} <a class="code hl_struct" href="struct_s_c_b___type.html">SCB_Type</a>;</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span> </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">/* SCB CPUID Register Definitions */</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga58686b88f94f789d4e6f429fe1ff58cf">  582</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            </span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0932b31faafd47656a03ced75a31d99b">  583</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga104462bd0815391b4044a70bd15d3a71">  585</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20U                                            </span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad358dfbd04300afc1824329d128b99e8">  586</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf8b3236b08fb8e840efb682645fb0e98">  588</a></span><span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            </span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafae4a1f27a927338ae9dc51a0e146213">  589</a></span><span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga705f68eaa9afb042ca2407dc4e4629ac">  591</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4U                                            </span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga98e581423ca016680c238c469aba546d">  592</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3c3d9071e574de11fb27ba57034838b1">  594</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0U                                            </span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  595</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac180386fac3a5701e6060084dacd003a">  598</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMISET_Pos            31U                                            </span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadb4dbf66078026dedc24e8cb9a21b2b1">  599</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMISET_Msk            (1UL &lt;&lt; SCB_ICSR_PENDNMISET_Pos)               </span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga750d4b52624a46d71356db4ea769573b">  601</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        </span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga340e3f79e9c3607dee9f2c048b6b22e8">  602</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        </span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad4c1ddde49ff0d3ed1b843d14d38ebf1">  604</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMICLR_Pos            30U                                            </span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gace870429ae27601613da7c6f6e53a18f">  605</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMICLR_Msk            (1UL &lt;&lt; SCB_ICSR_PENDNMICLR_Pos)               </span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  607</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28U                                            </span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1e40d93efb402763c8c00ddcc56724ff">  608</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae218d9022288f89faf57187c4d542ecd">  610</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27U                                            </span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  611</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9dbb3358c6167c9c3f85661b90fb2794">  613</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26U                                            </span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7325b61ea0ec323ef2d5c893b112e546">  614</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadbe25e4b333ece1341beb1a740168fdc">  616</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25U                                            </span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab241827d2a793269d8cd99b9b28c2157">  617</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga021591700b2d6a6e332d932efaece42b">  619</a></span><span class="preprocessor">#define SCB_ICSR_STTNS_Pos                 24U                                            </span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga70404175bcf7f329758829a9888e48c4">  620</a></span><span class="preprocessor">#define SCB_ICSR_STTNS_Msk                 (1UL &lt;&lt; SCB_ICSR_STTNS_Pos)                    </span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga11cb5b1f9ce167b81f31787a77e575df">  622</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            </span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa966600396290808d596fe96e92ca2b5">  623</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga10749d92b9b744094b845c2eb46d4319">  625</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22U                                            </span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga056d74fd538e5d36d3be1f28d399c877">  626</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gada60c92bf88d6fd21a8f49efa4a127b8">  628</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12U                                            </span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacb6992e7c7ddc27a370f62878a21ef72">  629</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga403d154200242629e6d2764bfc12a7ec">  631</a></span><span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11U                                            </span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">  632</a></span><span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae4f602c7c5c895d5fb687b71b0979fc3">  634</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0U                                            </span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5533791a4ecf1b9301c883047b3e8396">  635</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">/* SCB Vector Table Offset Register Definitions */</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac6a55451ddd38bffcff5a211d29cea78">  638</a></span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7U                                            </span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga75e395ed74042923e8c93edf50f0996c">  639</a></span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaaa27c0ba600bf82c3da08c748845b640">  642</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16U                                            </span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  643</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaec404750ff5ca07f499a3c06b62051ef">  645</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            </span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabacedaefeefc73d666bbe59ece904493">  646</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad31dec98fbc0d33ace63cb1f1a927923">  648</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15U                                            </span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2f571f93d3d4a6eac9a3040756d3d951">  649</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2590e227eedb35a41044d8fb7feb9037">  651</a></span><span class="preprocessor">#define SCB_AIRCR_PRIS_Pos                 14U                                            </span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0032bb51f38e103fc34c2a57e59ada6f">  652</a></span><span class="preprocessor">#define SCB_AIRCR_PRIS_Msk                 (1UL &lt;&lt; SCB_AIRCR_PRIS_Pos)                    </span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga94e2fc10be4f6065dcb5a7276b40d933">  654</a></span><span class="preprocessor">#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            </span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabc24019f3b54b8d2acd23016b2e0c7b9">  655</a></span><span class="preprocessor">#define SCB_AIRCR_BFHFNMINS_Msk            (1UL &lt;&lt; SCB_AIRCR_BFHFNMINS_Pos)               </span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaca155deccdeca0f2c76b8100d24196c8">  657</a></span><span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8U                                            </span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8be60fff03f48d0d345868060dc6dae7">  658</a></span><span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga84754da90a4a7e5c8604ace6271b09de">  660</a></span><span class="preprocessor">#define SCB_AIRCR_IESB_Pos                  5U                                            </span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga92fef652e1d5da0679ccadad217dd85e">  661</a></span><span class="preprocessor">#define SCB_AIRCR_IESB_Msk                 (1UL &lt;&lt; SCB_AIRCR_IESB_Pos)                    </span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gadd9be8b12c0b264859e8713fd12bafe6">  663</a></span><span class="preprocessor">#define SCB_AIRCR_DIT_Pos                   4U                                            </span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga74e0741f99371f4554feda7b8a4381ef">  664</a></span><span class="preprocessor">#define SCB_AIRCR_DIT_Msk                  (1UL &lt;&lt; SCB_AIRCR_DIT_Pos)                     </span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7e6b3da07caee0726c5aab97ecebc2a5">  666</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            </span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf4b7fe06aaa2e87cdaf25a720dd282a1">  667</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQS_Pos)            </span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaffb2737eca1eac0fc1c282a76a40953c">  669</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            </span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaae1181119559a5bd36e62afa373fa720">  670</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa30a12e892bb696e61626d71359a9029">  672</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            </span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga212c5ab1c1c82c807d30d2307aa8d218">  673</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">/* SCB System Control Register Definitions */</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3bddcec40aeaf3d3a998446100fa0e44">  676</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4U                                            </span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafb98656644a14342e467505f69a997c9">  677</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga28a2c6524329e68f073b64d4fbfaba39">  679</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            </span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7bcfa50d03c2b059ea8661f31d46fa06">  680</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEPS_Msk             (1UL &lt;&lt; SCB_SCR_SLEEPDEEPS_Pos)                </span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab304f6258ec03bd9a6e7a360515c3cfe">  682</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2U                                            </span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  683</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3680a15114d7fdc1e25043b881308fe9">  685</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            </span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga50a243e317b9a70781b02758d45b05ee">  686</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">/* SCB Configuration Control Register Definitions */</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad845c675fcf09a120c14bbc356cfe1ad">  689</a></span><span class="preprocessor">#define SCB_CCR_TRD_Pos                    20U                                            </span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga564d3bebb6e58ef96d1591fbc44dc647">  690</a></span><span class="preprocessor">#define SCB_CCR_TRD_Msk                    (1UL &lt;&lt; SCB_CCR_TRD_Pos)                       </span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0103506032572948b378975636d9199e">  692</a></span><span class="preprocessor">#define SCB_CCR_LOB_Pos                    19U                                            </span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabfe28c25e5fb5df72084e58314d4fbfe">  693</a></span><span class="preprocessor">#define SCB_CCR_LOB_Msk                    (1UL &lt;&lt; SCB_CCR_LOB_Pos)                       </span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2a729c850e865d602bbf25852c7d44fe">  695</a></span><span class="preprocessor">#define SCB_CCR_BP_Pos                     18U                                            </span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7fac248cabee94546aa9530d27217772">  696</a></span><span class="preprocessor">#define SCB_CCR_BP_Msk                     (1UL &lt;&lt; SCB_CCR_BP_Pos)                        </span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga33f0f2a0818b2570f3e00b7e79501448">  698</a></span><span class="preprocessor">#define SCB_CCR_IC_Pos                     17U                                            </span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf2ff8f5957edac919e28b536aa6c0a59">  699</a></span><span class="preprocessor">#define SCB_CCR_IC_Msk                     (1UL &lt;&lt; SCB_CCR_IC_Pos)                        </span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa1896a99252649cfb96139b56ba87d9b">  701</a></span><span class="preprocessor">#define SCB_CCR_DC_Pos                     16U                                            </span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga57b3909dff40a9c28ec50991e4202678">  702</a></span><span class="preprocessor">#define SCB_CCR_DC_Msk                     (1UL &lt;&lt; SCB_CCR_DC_Pos)                        </span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga98372e0d55ce8573350ce36c500e0555">  704</a></span><span class="preprocessor">#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            </span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf7004d71376738038e912def01c31fe8">  705</a></span><span class="preprocessor">#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL &lt;&lt; SCB_CCR_STKOFHFNMIGN_Pos)              </span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  707</a></span><span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8U                                            </span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">  708</a></span><span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac8d512998bb8cd9333fb7627ddf59bba">  710</a></span><span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4U                                            </span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabb9aeac71b3abd8586d0297070f61dcb">  711</a></span><span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac4e4928b864ea10fc24dbbc57d976229">  713</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            </span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga68c96ad594af70c007923979085c99e0">  714</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga789e41f45f59a8cd455fd59fa7652e5e">  716</a></span><span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1U                                            </span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4cf59b6343ca962c80e1885710da90aa">  717</a></span><span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2e86fa5b7279235de3a62839e3f147cb">  720</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            </span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad72747c81f58f73f0610760529697297">  721</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL &lt;&lt; SCB_SHCSR_HARDFAULTPENDED_Pos)         </span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga39d60110521af453e9ae55f1a29d2ab4">  723</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            </span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga504f2af763a6f491acaba1912d5fe702">  724</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL &lt;&lt; SCB_SHCSR_SECUREFAULTPENDED_Pos)       </span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafccb0c2b386b439ce03fb25ce3392ffc">  726</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            </span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2bb1374f777b18501bb0c7b7b1a775aa">  727</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL &lt;&lt; SCB_SHCSR_SECUREFAULTENA_Pos)          </span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae71949507636fda388ec11d5c2d30b52">  729</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            </span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga056fb6be590857bbc029bed48b21dd79">  730</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3d32edbe4a5c0335f808cfc19ec7e844">  732</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            </span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">  733</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga685b4564a8760b4506f14ec4307b7251">  735</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            </span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf084424fa1f69bea36a1c44899d83d17">  736</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  738</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            </span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6095a7acfbad66f52822b1392be88652">  739</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa22551e24a72b65f1e817f7ab462203b">  741</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            </span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga677c23749c4d348f30fb471d1223e783">  742</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">  744</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            </span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">  745</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">  747</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            </span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga122b4f732732010895e438803a29d3cc">  748</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaec9ca3b1213c49e2442373445e1697de">  750</a></span><span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            </span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafef530088dc6d6bfc9f1893d52853684">  751</a></span><span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  753</a></span><span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10U                                            </span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae0e837241a515d4cbadaaae1faa8e039">  754</a></span><span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8b71cf4c61803752a41c96deb00d26af">  756</a></span><span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8U                                            </span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaad09b4bc36e9bccccc2e110d20b16e1a">  757</a></span><span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga977f5176be2bc8b123873861b38bc02f">  759</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7U                                            </span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga634c0f69a233475289023ae5cb158fdf">  760</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabab1177d5e9a6ef204b9fd88551b7e53">  762</a></span><span class="preprocessor">#define SCB_SHCSR_NMIACT_Pos                5U                                            </span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae5bb28ebc1feed160c9fff1e163d0ee0">  763</a></span><span class="preprocessor">#define SCB_SHCSR_NMIACT_Msk               (1UL &lt;&lt; SCB_SHCSR_NMIACT_Pos)                  </span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9c27422acd12822bd6854bcdf0890179">  765</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            </span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga15864bcf00ceff971f7b8c173673dbbf">  766</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL &lt;&lt; SCB_SHCSR_SECUREFAULTACT_Pos)          </span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae06f54f5081f01ed3f6824e451ad3656">  768</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            </span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab3166103b5a5f7931d0df90949c47dfe">  769</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga499ec47414b2f668c32ebb28b5889e2c">  771</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            </span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5ae1ba2f88b11967bc8ca980fe411b44">  772</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL &lt;&lt; SCB_SHCSR_HARDFAULTACT_Pos)            </span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">  774</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            </span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9d7a8b1054b655ad08d85c3c535d4f73">  775</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7c856f79a75dcc1d1517b19a67691803">  777</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            </span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9147fd4e1b12394ae26eadf900a023a3">  778</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL </span><span class="comment">/*&lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos*/</span><span class="preprocessor">)         </span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment">/* SCB Configurable Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac8e4197b295c8560e68e2d71285c7879">  781</a></span><span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16U                                            </span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga565807b1a3f31891f1f967d0fa30d03f">  782</a></span><span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">  784</a></span><span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            </span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">  785</a></span><span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga91f41491cec5b5acca3fbc94efbd799e">  787</a></span><span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            </span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad46716159a3808c9e7da22067d6bec98">  788</a></span><span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; SCB_CFSR_MEMFAULTSR_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf9a595a3a8e0171473d486b490669165">  791</a></span><span class="preprocessor">#define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 </span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga33f17b24b05b0405de908ce185bef5c3">  792</a></span><span class="preprocessor">#define SCB_CFSR_MMARVALID_Msk             (1UL &lt;&lt; SCB_CFSR_MMARVALID_Pos)                </span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1390a486a538d1bb8e9661b678e88e39">  794</a></span><span class="preprocessor">#define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 </span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac0602ef4ef443ef6ccb1f24d6886661a">  795</a></span><span class="preprocessor">#define SCB_CFSR_MLSPERR_Msk               (1UL &lt;&lt; SCB_CFSR_MLSPERR_Pos)                  </span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga76517c60f54396e7cf075876e8af7a62">  797</a></span><span class="preprocessor">#define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 </span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga30331822fa13db8ee288173cfbcbbf72">  798</a></span><span class="preprocessor">#define SCB_CFSR_MSTKERR_Msk               (1UL &lt;&lt; SCB_CFSR_MSTKERR_Pos)                  </span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9e5bd9bcd654e271a3e78c5c0a39444d">  800</a></span><span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 </span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2d77850270c5ca96e63e456315609876">  801</a></span><span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_MUNSTKERR_Pos)                </span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa9c22daf6e72e64259673b55ae095725">  803</a></span><span class="preprocessor">#define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 </span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacd585d5b620c175f80dd99aecbe42bcf">  804</a></span><span class="preprocessor">#define SCB_CFSR_DACCVIOL_Msk              (1UL &lt;&lt; SCB_CFSR_DACCVIOL_Pos)                 </span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga964f0465dfaca775e31db26e50f395d5">  806</a></span><span class="preprocessor">#define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 </span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac0a8e6525cd6c610f05d99640b40e6b7">  807</a></span><span class="preprocessor">#define SCB_CFSR_IACCVIOL_Msk              (1UL </span><span class="comment">/*&lt;&lt; SCB_CFSR_IACCVIOL_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment">/* BusFault Status Register (part of SCB Configurable Fault Status Register) */</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1cdff62f1f5730c14c809fef9009bfbb">  810</a></span><span class="preprocessor">#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  </span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga56dd2218996bebbf2a38180ae6f9fcf7">  811</a></span><span class="preprocessor">#define SCB_CFSR_BFARVALID_Msk            (1UL &lt;&lt; SCB_CFSR_BFARVALID_Pos)                 </span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf9b4a695a4f8d14a17be613423ef30e1">  813</a></span><span class="preprocessor">#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  </span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8af8c68915f63358325fb4ebc5d7acc1">  814</a></span><span class="preprocessor">#define SCB_CFSR_LSPERR_Msk               (1UL &lt;&lt; SCB_CFSR_LSPERR_Pos)                    </span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga62a8fe875fb6cc28e0e36ddf27d81a8f">  816</a></span><span class="preprocessor">#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  </span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga77076fdfa5941327d4d8f0cb99653872">  817</a></span><span class="preprocessor">#define SCB_CFSR_STKERR_Msk               (1UL &lt;&lt; SCB_CFSR_STKERR_Pos)                    </span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7f70b590d3d8f11145e4ff20f7c9f3e8">  819</a></span><span class="preprocessor">#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  </span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2dfce5c289681884651f92377d09380e">  820</a></span><span class="preprocessor">#define SCB_CFSR_UNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_UNSTKERR_Pos)                  </span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaec426f59eb8d75acd48b32953ac154f5">  822</a></span><span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  </span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6e6b3b643e1c2e14c96f10b42d59fc64">  823</a></span><span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Msk          (1UL &lt;&lt; SCB_CFSR_IMPRECISERR_Pos)               </span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf4744e87d7f6eddbff803977901d6ad0">  825</a></span><span class="preprocessor">#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  </span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad8fc0d1f80364470e52d3dcf941f38cc">  826</a></span><span class="preprocessor">#define SCB_CFSR_PRECISERR_Msk            (1UL &lt;&lt; SCB_CFSR_PRECISERR_Pos)                 </span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad01f4e7c1daa67e2ca8eb4411fd80df4">  828</a></span><span class="preprocessor">#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  </span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2a0907c95aabc4b9d77c3e28d14a717f">  829</a></span><span class="preprocessor">#define SCB_CFSR_IBUSERR_Msk              (1UL &lt;&lt; SCB_CFSR_IBUSERR_Pos)                   </span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment">/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa8fc61d57be3e94db000367f521aa1fc">  832</a></span><span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  </span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9d91a0850b4962ad1335b2eadac6777e">  833</a></span><span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Msk            (1UL &lt;&lt; SCB_CFSR_DIVBYZERO_Pos)                 </span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8836da99a7e569d7a5a79ab4eaa85690">  835</a></span><span class="preprocessor">#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  </span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac7d2aa508a08a2cab97aa8683c87d125">  836</a></span><span class="preprocessor">#define SCB_CFSR_UNALIGNED_Msk            (1UL &lt;&lt; SCB_CFSR_UNALIGNED_Pos)                 </span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga35d4221dbc3b9ec07aa5eb66d3497d7f">  838</a></span><span class="preprocessor">#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  </span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae0b3bb3653d904169486e2d4efe4c566">  839</a></span><span class="preprocessor">#define SCB_CFSR_STKOF_Msk                (1UL &lt;&lt; SCB_CFSR_STKOF_Pos)                     </span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga769b841a38d4e7b8c5e7e74cf0455754">  841</a></span><span class="preprocessor">#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  </span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6cbafe22a9550ca20427cd7e2f2bed7f">  842</a></span><span class="preprocessor">#define SCB_CFSR_NOCP_Msk                 (1UL &lt;&lt; SCB_CFSR_NOCP_Pos)                      </span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga526d3cebe0e96962941e5e3a729307c2">  844</a></span><span class="preprocessor">#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  </span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafd7f0192bfedbde5d313fe7e637f55f1">  845</a></span><span class="preprocessor">#define SCB_CFSR_INVPC_Msk                (1UL &lt;&lt; SCB_CFSR_INVPC_Pos)                     </span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga85ecc14a387d790129e9a3fb1312407a">  847</a></span><span class="preprocessor">#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  </span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8088a459ac3900a43a54f5cd4252484d">  848</a></span><span class="preprocessor">#define SCB_CFSR_INVSTATE_Msk             (1UL &lt;&lt; SCB_CFSR_INVSTATE_Pos)                  </span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga28219a6a1ae6b6118ffd1682c362c63d">  850</a></span><span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  </span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga96e201c8da2bd76df35e184f31b89f1e">  851</a></span><span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Msk           (1UL &lt;&lt; SCB_CFSR_UNDEFINSTR_Pos)                </span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment">/* SCB Hard Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga300c90cfb7b35c82b4d44ad16c757ffb">  854</a></span><span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31U                                            </span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gababd60e94756bb33929d5e6f25d8dba3">  855</a></span><span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab361e54183a378474cb419ae2a55d6f4">  857</a></span><span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30U                                            </span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6560d97ed043bc01152a7247bafa3157">  858</a></span><span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga77993da8de35adea7bda6a4475f036ab">  860</a></span><span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1U                                            </span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaac5e289211d0a63fe879a9691cb9e1a9">  861</a></span><span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa18a47a394fe03df2c2e008a005dadc7">  864</a></span><span class="preprocessor">#define SCB_DFSR_PMU_Pos                    5U                                            </span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0e5bbc166689728f2170719518aafb1c">  865</a></span><span class="preprocessor">#define SCB_DFSR_PMU_Msk                   (1UL &lt;&lt; SCB_DFSR_PMU_Pos)                      </span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga13f502fb5ac673df9c287488c40b0c1d">  867</a></span><span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4U                                            </span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3cba2ec1f588ce0b10b191d6b0d23399">  868</a></span><span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad02d3eaf062ac184c18a7889c9b6de57">  870</a></span><span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3U                                            </span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacbb931575c07b324ec793775b7c44d05">  871</a></span><span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaccf82364c6d0ed7206f1084277b7cc61">  873</a></span><span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2U                                            </span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3f7384b8a761704655fd45396a305663">  874</a></span><span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf28fdce48655f0dcefb383aebf26b050">  876</a></span><span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1U                                            </span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga609edf8f50bc49adb51ae28bcecefe1f">  877</a></span><span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaef4ec28427f9f88ac70a13ae4e541378">  879</a></span><span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0U                                            </span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga200bcf918d57443b5e29e8ce552e4bdf">  880</a></span><span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL </span><span class="comment">/*&lt;&lt; SCB_DFSR_HALTED_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment">/* SCB Non-Secure Access Control Register Definitions */</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa759ff8b4b16e6a7becf00b1a6005f65">  883</a></span><span class="preprocessor">#define SCB_NSACR_CP11_Pos                 11U                                            </span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac025b32fd79c75b8d0ca578af1818241">  884</a></span><span class="preprocessor">#define SCB_NSACR_CP11_Msk                 (1UL &lt;&lt; SCB_NSACR_CP11_Pos)                    </span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafb8add9ee956ce7e68254dd17631770c">  886</a></span><span class="preprocessor">#define SCB_NSACR_CP10_Pos                 10U                                            </span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3dc791e9d4bc647f3267dbb20bd531f7">  887</a></span><span class="preprocessor">#define SCB_NSACR_CP10_Msk                 (1UL &lt;&lt; SCB_NSACR_CP10_Pos)                    </span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5c0b563a085ab1d295cac38884eeed6f">  889</a></span><span class="preprocessor">#define SCB_NSACR_CP7_Pos                   7U                                            </span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae2ecabbbdf6338a3af837419390b3cd5">  890</a></span><span class="preprocessor">#define SCB_NSACR_CP7_Msk                  (1UL &lt;&lt; SCB_NSACR_CP7_Pos)                     </span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga25163dca27793676eee94504801b91a8">  892</a></span><span class="preprocessor">#define SCB_NSACR_CP6_Pos                   6U                                            </span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaeb808bc812b346cc8c9ea8ac30946105">  893</a></span><span class="preprocessor">#define SCB_NSACR_CP6_Msk                  (1UL &lt;&lt; SCB_NSACR_CP6_Pos)                     </span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf7c60b97e84b1c4ac4dd7712e20d84ac">  895</a></span><span class="preprocessor">#define SCB_NSACR_CP5_Pos                   5U                                            </span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad693137c22017590cbe295645487ed18">  896</a></span><span class="preprocessor">#define SCB_NSACR_CP5_Msk                  (1UL &lt;&lt; SCB_NSACR_CP5_Pos)                     </span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga42b87694bd9b7e085e96104cffb51494">  898</a></span><span class="preprocessor">#define SCB_NSACR_CP4_Pos                   4U                                            </span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5c0b3b4edef34aad9b840290857a3c73">  899</a></span><span class="preprocessor">#define SCB_NSACR_CP4_Msk                  (1UL &lt;&lt; SCB_NSACR_CP4_Pos)                     </span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga21173d87bd104147b6d26b5531a61ec1">  901</a></span><span class="preprocessor">#define SCB_NSACR_CP3_Pos                   3U                                            </span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa24b36ff94238f0d3a20d100582bdaf6">  902</a></span><span class="preprocessor">#define SCB_NSACR_CP3_Msk                  (1UL &lt;&lt; SCB_NSACR_CP3_Pos)                     </span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga92d17c15b4af8d4550bd0c63a57cbdc8">  904</a></span><span class="preprocessor">#define SCB_NSACR_CP2_Pos                   2U                                            </span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1dd55e95dd6097c934e03a7dcd947ebe">  905</a></span><span class="preprocessor">#define SCB_NSACR_CP2_Msk                  (1UL &lt;&lt; SCB_NSACR_CP2_Pos)                     </span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabc3f267085dae513490f333befcc30c7">  907</a></span><span class="preprocessor">#define SCB_NSACR_CP1_Pos                   1U                                            </span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab2f94cd5be23e93448a66dcd5c52caaf">  908</a></span><span class="preprocessor">#define SCB_NSACR_CP1_Msk                  (1UL &lt;&lt; SCB_NSACR_CP1_Pos)                     </span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga59ce58caa13b1906b06dfa971dd6adff">  910</a></span><span class="preprocessor">#define SCB_NSACR_CP0_Pos                   0U                                            </span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa5553734039d7866cddb67c5e4228804">  911</a></span><span class="preprocessor">#define SCB_NSACR_CP0_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_NSACR_CP0_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment">/* SCB Debug Feature Register 0 Definitions */</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga841f31c5477984dd1fc7b84920165ffd">  914</a></span><span class="preprocessor">#define SCB_ID_DFR_UDE_Pos                 28U                                            </span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2581b51b005987b61b7344373391de34">  915</a></span><span class="preprocessor">#define SCB_ID_DFR_UDE_Msk                 (0xFUL &lt;&lt; SCB_ID_DFR_UDE_Pos)                  </span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac4d29c1a37b049fb16e9a2f77cb00130">  917</a></span><span class="preprocessor">#define SCB_ID_DFR_MProfDbg_Pos            20U                                            </span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga98aeab44617a5f2a44f9844463ef2d82">  918</a></span><span class="preprocessor">#define SCB_ID_DFR_MProfDbg_Msk            (0xFUL &lt;&lt; SCB_ID_DFR_MProfDbg_Pos)             </span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment">/* SCB Cache Level ID Register Definitions */</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga384f04641b96d74495e023cca27ed72f">  921</a></span><span class="preprocessor">#define SCB_CLIDR_LOUU_Pos                 27U                                            </span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4a2124def29e03f85d8ab6b455f5a174">  922</a></span><span class="preprocessor">#define SCB_CLIDR_LOUU_Msk                 (7UL &lt;&lt; SCB_CLIDR_LOUU_Pos)                    </span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad723f01984bb639c77acc9529fa35ea8">  924</a></span><span class="preprocessor">#define SCB_CLIDR_LOC_Pos                  24U                                            </span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3accaa1c94b1d7b920a48ffa1b47443b">  925</a></span><span class="preprocessor">#define SCB_CLIDR_LOC_Msk                  (7UL &lt;&lt; SCB_CLIDR_LOC_Pos)                     </span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">/* SCB Cache Type Register Definitions */</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab3c7f12bf78e1049eeb477a1d48b144f">  928</a></span><span class="preprocessor">#define SCB_CTR_FORMAT_Pos                 29U                                            </span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf0303349e35d3777aa3aceae268f1651">  929</a></span><span class="preprocessor">#define SCB_CTR_FORMAT_Msk                 (7UL &lt;&lt; SCB_CTR_FORMAT_Pos)                    </span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga96ba2dac3d22d7892eabb851c052a286">  931</a></span><span class="preprocessor">#define SCB_CTR_CWG_Pos                    24U                                            </span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga341c1fe0efc63e26a2affebda136da6c">  932</a></span><span class="preprocessor">#define SCB_CTR_CWG_Msk                    (0xFUL &lt;&lt; SCB_CTR_CWG_Pos)                     </span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7692042fbaab5852ca60f6c2d659f724">  934</a></span><span class="preprocessor">#define SCB_CTR_ERG_Pos                    20U                                            </span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga02bb1ed5199a32e0ebad001e1b64ac35">  935</a></span><span class="preprocessor">#define SCB_CTR_ERG_Msk                    (0xFUL &lt;&lt; SCB_CTR_ERG_Pos)                     </span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae25b69e6ea66c125f703870adabb0d65">  937</a></span><span class="preprocessor">#define SCB_CTR_DMINLINE_Pos               16U                                            </span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga634bb0b270954a68757c86c517de948b">  938</a></span><span class="preprocessor">#define SCB_CTR_DMINLINE_Msk               (0xFUL &lt;&lt; SCB_CTR_DMINLINE_Pos)                </span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5be00464e6789da9619947d67d2a1529">  940</a></span><span class="preprocessor">#define SCB_CTR_IMINLINE_Pos                0U                                            </span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac62440e20c39b8022279a4a706ef9aa3">  941</a></span><span class="preprocessor">#define SCB_CTR_IMINLINE_Msk               (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CTR_IMINLINE_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment">/* SCB Cache Size ID Register Definitions */</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4eaf5ef29d920023de2cf53b25d0d56c">  944</a></span><span class="preprocessor">#define SCB_CCSIDR_WT_Pos                  31U                                            </span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9089551a75985fa7cf051062ed2d62b9">  945</a></span><span class="preprocessor">#define SCB_CCSIDR_WT_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WT_Pos)                     </span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4a32c31034cf30f6fe4dfaa9d0d6a6af">  947</a></span><span class="preprocessor">#define SCB_CCSIDR_WB_Pos                  30U                                            </span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa9c0516faf8b9c7ab4151823c48f39b6">  948</a></span><span class="preprocessor">#define SCB_CCSIDR_WB_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WB_Pos)                     </span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga379743eea011cede0032ecb7812b51e1">  950</a></span><span class="preprocessor">#define SCB_CCSIDR_RA_Pos                  29U                                            </span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa77f28cbf94b44c1114a66e05cc43255">  951</a></span><span class="preprocessor">#define SCB_CCSIDR_RA_Msk                  (1UL &lt;&lt; SCB_CCSIDR_RA_Pos)                     </span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gade432ae0a64858e92fa35c2983fb47a4">  953</a></span><span class="preprocessor">#define SCB_CCSIDR_WA_Pos                  28U                                            </span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga519ebde5ad64be2098f586bddbc8e898">  954</a></span><span class="preprocessor">#define SCB_CCSIDR_WA_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WA_Pos)                     </span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1028d2c238f74d2aa021f53ffbe8d7ab">  956</a></span><span class="preprocessor">#define SCB_CCSIDR_NUMSETS_Pos             13U                                            </span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga47d1f01185d7a039334031008386c5a8">  957</a></span><span class="preprocessor">#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL &lt;&lt; SCB_CCSIDR_NUMSETS_Pos)           </span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae67f2f83976b819fb3039fc35cfef0fb">  959</a></span><span class="preprocessor">#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            </span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae093c4c635dad43845967512fa87173a">  960</a></span><span class="preprocessor">#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL &lt;&lt; SCB_CCSIDR_ASSOCIATIVITY_Pos)      </span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga750388e1509b36d35568a68a7a1e1ff7">  962</a></span><span class="preprocessor">#define SCB_CCSIDR_LINESIZE_Pos             0U                                            </span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga07b3bdffe4c289b9c19c70cf698499da">  963</a></span><span class="preprocessor">#define SCB_CCSIDR_LINESIZE_Msk            (7UL </span><span class="comment">/*&lt;&lt; SCB_CCSIDR_LINESIZE_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment">/* SCB Cache Size Selection Register Definitions */</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8c014c9678bc9072f10459a1e14b973c">  966</a></span><span class="preprocessor">#define SCB_CSSELR_LEVEL_Pos                1U                                            </span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa24e3a6d6960acff3d6949e416046cf0">  967</a></span><span class="preprocessor">#define SCB_CSSELR_LEVEL_Msk               (7UL &lt;&lt; SCB_CSSELR_LEVEL_Pos)                  </span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga70e80783c3bd7b11504c63b052b0c0b9">  969</a></span><span class="preprocessor">#define SCB_CSSELR_IND_Pos                  0U                                            </span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4e5d98f4d43366cadcc5c3d7ac37228c">  970</a></span><span class="preprocessor">#define SCB_CSSELR_IND_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SCB_CSSELR_IND_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">/* SCB Software Triggered Interrupt Register Definitions */</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaeb4a916d84d967c1bab8e88800a28984">  973</a></span><span class="preprocessor">#define SCB_STIR_INTID_Pos                  0U                                            </span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7b67f900eb9c63b04e67f8fa6ddcd8ed">  974</a></span><span class="preprocessor">#define SCB_STIR_INTID_Msk                 (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_STIR_INTID_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment">/* SCB RAS Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7673639731b4e56e77da04db9ca96bf5">  977</a></span><span class="preprocessor">#define SCB_RFSR_V_Pos                     31U                                            </span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0052f4fd8068aedab99e8040ee58c74a">  978</a></span><span class="preprocessor">#define SCB_RFSR_V_Msk                     (1UL &lt;&lt; SCB_RFSR_V_Pos)                        </span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2f344702b195c27ca4578d02473e92ba">  980</a></span><span class="preprocessor">#define SCB_RFSR_IS_Pos                    16U                                            </span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6e1c5196169ebdf920cf590cfea71b44">  981</a></span><span class="preprocessor">#define SCB_RFSR_IS_Msk                    (0x7FFFUL &lt;&lt; SCB_RFSR_IS_Pos)                  </span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga01c148cec4af480f972e5bcb017b9323">  983</a></span><span class="preprocessor">#define SCB_RFSR_UET_Pos                    0U                                            </span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5daac320f9b19e80865b787e9d9645b0">  984</a></span><span class="preprocessor">#define SCB_RFSR_UET_Msk                   (3UL </span><span class="comment">/*&lt;&lt; SCB_RFSR_UET_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment">/* SCB D-Cache Invalidate by Set-way Register Definitions */</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">  987</a></span><span class="preprocessor">#define SCB_DCISW_WAY_Pos                  30U                                            </span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabfe6096a36807e0b7e1d09a06ef1d750">  988</a></span><span class="preprocessor">#define SCB_DCISW_WAY_Msk                  (3UL &lt;&lt; SCB_DCISW_WAY_Pos)                     </span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaea6bd5b7d1c47c7db06afdecc6e49281">  990</a></span><span class="preprocessor">#define SCB_DCISW_SET_Pos                   5U                                            </span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab08fbef94f7d068a7c0217e074c697f9">  991</a></span><span class="preprocessor">#define SCB_DCISW_SET_Msk                  (0x1FFUL &lt;&lt; SCB_DCISW_SET_Pos)                 </span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment">/* SCB D-Cache Clean by Set-way Register Definitions */</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6cac2d69791e13af276d8306c796925f">  994</a></span><span class="preprocessor">#define SCB_DCCSW_WAY_Pos                  30U                                            </span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8374e67655ac524284c9bb59eb2efa23">  995</a></span><span class="preprocessor">#define SCB_DCCSW_WAY_Msk                  (3UL &lt;&lt; SCB_DCCSW_WAY_Pos)                     </span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae93985adc38a127bc8dc909ac58e8fea">  997</a></span><span class="preprocessor">#define SCB_DCCSW_SET_Pos                   5U                                            </span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga669e16d98c8ea0e66afb04641971d98c">  998</a></span><span class="preprocessor">#define SCB_DCCSW_SET_Msk                  (0x1FFUL &lt;&lt; SCB_DCCSW_SET_Pos)                 </span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment">/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa90bd0b36679219d6a2144eba6eb96cd"> 1001</a></span><span class="preprocessor">#define SCB_DCCISW_WAY_Pos                 30U                                            </span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf2269bbe0bc7705e1da8f5ee0f581054"> 1002</a></span><span class="preprocessor">#define SCB_DCCISW_WAY_Msk                 (3UL &lt;&lt; SCB_DCCISW_WAY_Pos)                    </span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga525f1bb9849e89b3eafbd53dcd51e296"> 1004</a></span><span class="preprocessor">#define SCB_DCCISW_SET_Pos                  5U                                            </span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad"> 1005</a></span><span class="preprocessor">#define SCB_DCCISW_SET_Msk                 (0x1FFUL &lt;&lt; SCB_DCCISW_SET_Pos)                </span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>{</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>        uint32_t RESERVED0[1U];</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>  __IM  uint32_t ICTR;                   </div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>  __IOM uint32_t ACTLR;                  </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>  __IOM uint32_t CPPWR;                  </div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>} <a class="code hl_struct" href="struct_i_c_b___type.html">ICB_Type</a>;</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span> </div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="comment">/* Auxiliary Control Register Definitions */</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6018e92335752c794b43993337f7a18c"> 1029</a></span><span class="preprocessor">#define ICB_ACTLR_DISCRITAXIRUW_Pos     27U                                               </span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3227eda6df605aad32d74c1cc920828a"> 1030</a></span><span class="preprocessor">#define ICB_ACTLR_DISCRITAXIRUW_Msk     (1UL &lt;&lt; ICB_ACTLR_DISCRITAXIRUW_Pos)              </span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac78f53956c13d346e6a5df556f0ef371"> 1032</a></span><span class="preprocessor">#define ICB_ACTLR_DISCRITAXIRUR_Pos     15U                                               </span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8dfe79a5c12f38eca6502aa8461ba6d6"> 1033</a></span><span class="preprocessor">#define ICB_ACTLR_DISCRITAXIRUR_Msk     (1UL &lt;&lt; ICB_ACTLR_DISCRITAXIRUR_Pos)              </span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga29e778a33d4cc6ec4c54221100c4deff"> 1035</a></span><span class="preprocessor">#define ICB_ACTLR_EVENTBUSEN_Pos        14U                                               </span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab4cce85b7131dd3d7a55cb10123a54f8"> 1036</a></span><span class="preprocessor">#define ICB_ACTLR_EVENTBUSEN_Msk        (1UL &lt;&lt; ICB_ACTLR_EVENTBUSEN_Pos)                 </span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga317e529dc33f7901df615f92b6b31f46"> 1038</a></span><span class="preprocessor">#define ICB_ACTLR_EVENTBUSEN_S_Pos      13U                                               </span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1a01a7afad93eb88605942ba24732ed8"> 1039</a></span><span class="preprocessor">#define ICB_ACTLR_EVENTBUSEN_S_Msk      (1UL &lt;&lt; ICB_ACTLR_EVENTBUSEN_S_Pos)               </span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga84a2a7ee11e0f8ec58448b52d6a077c6"> 1041</a></span><span class="preprocessor">#define ICB_ACTLR_DISITMATBFLUSH_Pos    12U                                               </span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga984cd7a7fff92e5b0e9ffacb87db301e"> 1042</a></span><span class="preprocessor">#define ICB_ACTLR_DISITMATBFLUSH_Msk    (1UL &lt;&lt; ICB_ACTLR_DISITMATBFLUSH_Pos)             </span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa64ced54829edf1e44af73bbeb58f4a2"> 1044</a></span><span class="preprocessor">#define ICB_ACTLR_DISNWAMODE_Pos        11U                                               </span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad617eb9ae86498fbf9d62cd8e97bc093"> 1045</a></span><span class="preprocessor">#define ICB_ACTLR_DISNWAMODE_Msk        (1UL &lt;&lt; ICB_ACTLR_DISNWAMODE_Pos)                 </span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gade7140dadc2543f791585d31beeeea11"> 1047</a></span><span class="preprocessor">#define ICB_ACTLR_FPEXCODIS_Pos         10U                                               </span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac57fe270720b9f0da7cf7ee305ed1e63"> 1048</a></span><span class="preprocessor">#define ICB_ACTLR_FPEXCODIS_Msk         (1UL &lt;&lt; ICB_ACTLR_FPEXCODIS_Pos)                  </span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment">/* Interrupt Controller Type Register Definitions */</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafcb3edd868b2d820d5ba596fb3f43ca3"> 1051</a></span><span class="preprocessor">#define ICB_ICTR_INTLINESNUM_Pos         0U                                               </span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gadcf0f0b51e01fcbd727dceb738908ff2"> 1052</a></span><span class="preprocessor">#define ICB_ICTR_INTLINESNUM_Msk        (0xFUL </span><span class="comment">/*&lt;&lt; ICB_ICTR_INTLINESNUM_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>{</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>  __IOM uint32_t LOAD;                   </div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>  __IOM uint32_t VAL;                    </div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>  __IM  uint32_t CALIB;                  </div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>} <a class="code hl_struct" href="struct_sys_tick___type.html">SysTick_Type</a>;</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span> </div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment">/* SysTick Control / Status Register Definitions */</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadbb65d4a815759649db41df216ed4d60"> 1076</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            </span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1bf3033ecccf200f59baefe15dbb367c"> 1077</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga24fbc69a5f0b78d67fda2300257baff1"> 1079</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            </span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa41d06039797423a46596bd313d57373"> 1080</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga88f45bbb89ce8df3cd2b2613c7b48214"> 1082</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1U                                            </span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga95bb984266ca764024836a870238a027"> 1083</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0b48cc1e36d92a92e4bf632890314810"> 1085</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0U                                            </span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga16c9fee0ed0235524bdeb38af328fd1f"> 1086</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment">/* SysTick Reload Register Definitions */</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf44d10df359dc5bf5752b0894ae3bad2"> 1089</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0U                                            </span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga265912a7962f0e1abd170336e579b1b1"> 1090</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment">/* SysTick Current Register Definitions */</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3208104c3b019b5de35ae8c21d5c34dd"> 1093</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0U                                            </span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafc77b56d568930b49a2474debc75ab45"> 1094</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment">/* SysTick Calibration Register Definitions */</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga534dbe414e7a46a6ce4c1eca1fbff409"> 1097</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31U                                            </span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3af0d891fdd99bcc8d8912d37830edb6"> 1098</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadd0c9cd6641b9f6a0c618e7982954860"> 1100</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30U                                            </span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8a6a85a87334776f33d77fd147587431"> 1101</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacae558f6e75a0bed5d826f606d8e695e"> 1103</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0U                                            </span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf1e68865c5aece2ad58971225bd3e95e"> 1104</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>{</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>  __OM  <span class="keyword">union</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>  {</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga4c0550e859d614c607bd4b575f05425c"> 1123</a></span>    __OM  uint8_t    <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga4c0550e859d614c607bd4b575f05425c">u8</a>;                 </div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae93660eefe2482a8564fae9a1ca39739"> 1124</a></span>    __OM  uint16_t   <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gae93660eefe2482a8564fae9a1ca39739">u16</a>;                </div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae89dd50f788f12863c681fba1a5b60d1"> 1125</a></span>    __OM  uint32_t   <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gae89dd50f788f12863c681fba1a5b60d1">u32</a>;                </div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gacc982a0d2c40d30fc8da1090225b2be8"> 1126</a></span>  }  PORT [32U];                         </div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>        uint32_t RESERVED0[864U];</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>  __IOM uint32_t TER;                    </div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>        uint32_t RESERVED1[15U];</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>  __IOM uint32_t TPR;                    </div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>        uint32_t RESERVED2[15U];</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>  __IOM uint32_t TCR;                    </div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>        uint32_t RESERVED3[32U];</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>        uint32_t RESERVED4[43U];</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>  __OM  uint32_t LAR;                    </div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>  __IM  uint32_t LSR;                    </div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>        uint32_t RESERVED5[1U];</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>  __IM  uint32_t DEVARCH;                </div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>        uint32_t RESERVED6[3U];</div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>  __IM  uint32_t DEVTYPE;                </div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>  __IM  uint32_t PID4;                   </div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>  __IM  uint32_t PID5;                   </div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>  __IM  uint32_t PID6;                   </div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>  __IM  uint32_t PID7;                   </div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>  __IM  uint32_t PID0;                   </div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>  __IM  uint32_t PID1;                   </div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>  __IM  uint32_t PID2;                   </div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>  __IM  uint32_t PID3;                   </div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>  __IM  uint32_t CID0;                   </div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>  __IM  uint32_t CID1;                   </div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>  __IM  uint32_t CID2;                   </div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>  __IM  uint32_t CID3;                   </div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>} <a class="code hl_struct" href="struct_i_t_m___type.html">ITM_Type</a>;</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span> </div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="comment">/* ITM Stimulus Port Register Definitions */</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafd9ed85f36233685f182cc249621e025"> 1156</a></span><span class="preprocessor">#define ITM_STIM_DISABLED_Pos               1U                                            </span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9d8f821bdad48c7b4a02f11ebf2c8852"> 1157</a></span><span class="preprocessor">#define ITM_STIM_DISABLED_Msk              (0x1UL &lt;&lt; ITM_STIM_DISABLED_Pos)               </span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa79f3a59d15d810d48d924c0ca4ae0b9"> 1159</a></span><span class="preprocessor">#define ITM_STIM_FIFOREADY_Pos              0U                                            </span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga73dc88e3338b4ef9a81e53a1d2c5ae83"> 1160</a></span><span class="preprocessor">#define ITM_STIM_FIFOREADY_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; ITM_STIM_FIFOREADY_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="comment">/* ITM Trace Privilege Register Definitions */</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7abe5e590d1611599df87a1884a352e8"> 1163</a></span><span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0U                                            </span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga168e089d882df325a387aab3a802a46b"> 1164</a></span><span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL </span><span class="comment">/*&lt;&lt; ITM_TPR_PRIVMASK_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment">/* ITM Trace Control Register Definitions */</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9174ad4a36052c377cef4e6aba2ed484"> 1167</a></span><span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23U                                            </span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga43ad7cf33de12f2ef3a412d4f354c60f"> 1168</a></span><span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga113bf41ed31584360ad7d865e5e0ace7"> 1170</a></span><span class="preprocessor">#define ITM_TCR_TRACEBUSID_Pos             16U                                            </span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac014c7345304ed245b642eb9d6e9a302"> 1171</a></span><span class="preprocessor">#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TRACEBUSID_Pos)             </span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga96c7c7cbc0d98426c408090b41f583f1"> 1173</a></span><span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10U                                            </span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gade862cf009827f7f6748fc44c541b067"> 1174</a></span><span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                   </span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa39e93e22d56e5e9edaf866b1171ac4f"> 1176</a></span><span class="preprocessor">#define ITM_TCR_TSPRESCALE_Pos              8U                                            </span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3e8651ecde89295bcc6e248a1b7393d6"> 1177</a></span><span class="preprocessor">#define ITM_TCR_TSPRESCALE_Msk             (3UL &lt;&lt; ITM_TCR_TSPRESCALE_Pos)                </span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad74ca6140644b572eadbf21e870d24b9"> 1179</a></span><span class="preprocessor">#define ITM_TCR_STALLENA_Pos                5U                                            </span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga724f0560593042670b49e2f9a6483b6f"> 1180</a></span><span class="preprocessor">#define ITM_TCR_STALLENA_Msk               (1UL &lt;&lt; ITM_TCR_STALLENA_Pos)                  </span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7a380f0c8078f6560051406583ecd6a5"> 1182</a></span><span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4U                                            </span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga97476cb65bab16a328b35f81fd02010a"> 1183</a></span><span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga30e83ebb33aa766070fe3d1f27ae820e"> 1185</a></span><span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3U                                            </span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga98ea1c596d43d3633a202f9ee746cf70"> 1186</a></span><span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa93a1147a39fc63980d299231252a30e"> 1188</a></span><span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2U                                            </span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac89b74a78701c25b442105d7fe2bbefb"> 1189</a></span><span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5aa381845f810114ab519b90753922a1"> 1191</a></span><span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1U                                            </span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga436b2e8fa24328f48f2da31c00fc9e65"> 1192</a></span><span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3286b86004bce7ffe17ee269f87f8d9d"> 1194</a></span><span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0U                                            </span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7dd53e3bff24ac09d94e61cb595cb2d9"> 1195</a></span><span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL </span><span class="comment">/*&lt;&lt; ITM_TCR_ITMENA_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment">/* ITM Lock Status Register Definitions */</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabfae3e570edc8759597311ed6dfb478e"> 1198</a></span><span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2U                                            </span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga91f492b2891bb8b7eac5b58de7b220f4"> 1199</a></span><span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga144a49e12b83ad9809fdd2769094fdc0"> 1201</a></span><span class="preprocessor">#define ITM_LSR_Access_Pos                  1U                                            </span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac8ae69f11c0311da226c0c8ec40b3d37"> 1202</a></span><span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf5740689cf14564d3f3fd91299b6c88d"> 1204</a></span><span class="preprocessor">#define ITM_LSR_Present_Pos                 0U                                            </span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa5bc2a7f5f1d69ff819531f5508bb017"> 1205</a></span><span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL </span><span class="comment">/*&lt;&lt; ITM_LSR_Present_Pos*/</span><span class="preprocessor">)                </span><span class="comment">/* end of group CMSIS_ITM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span> </div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span> </div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>{</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>  __IOM uint32_t CYCCNT;                 </div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>  __IOM uint32_t CPICNT;                 </div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>  __IOM uint32_t EXCCNT;                 </div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>  __IOM uint32_t SLEEPCNT;               </div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>  __IOM uint32_t LSUCNT;                 </div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>  __IOM uint32_t FOLDCNT;                </div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>  __IM  uint32_t PCSR;                   </div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>  __IOM uint32_t COMP0;                  </div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>        uint32_t RESERVED1[1U];</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>  __IOM uint32_t FUNCTION0;              </div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>        uint32_t RESERVED2[1U];</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>  __IOM uint32_t COMP1;                  </div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>        uint32_t RESERVED3[1U];</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>  __IOM uint32_t FUNCTION1;              </div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>        uint32_t RESERVED4[1U];</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>  __IOM uint32_t COMP2;                  </div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>        uint32_t RESERVED5[1U];</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>  __IOM uint32_t FUNCTION2;              </div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>        uint32_t RESERVED6[1U];</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>  __IOM uint32_t COMP3;                  </div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>        uint32_t RESERVED7[1U];</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>  __IOM uint32_t FUNCTION3;              </div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>        uint32_t RESERVED8[1U];</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>  __IOM uint32_t COMP4;                  </div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>        uint32_t RESERVED9[1U];</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>  __IOM uint32_t FUNCTION4;              </div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>        uint32_t RESERVED10[1U];</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>  __IOM uint32_t COMP5;                  </div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>        uint32_t RESERVED11[1U];</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>  __IOM uint32_t FUNCTION5;              </div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>        uint32_t RESERVED12[1U];</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>  __IOM uint32_t COMP6;                  </div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>        uint32_t RESERVED13[1U];</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>  __IOM uint32_t FUNCTION6;              </div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>        uint32_t RESERVED14[1U];</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>  __IOM uint32_t COMP7;                  </div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>        uint32_t RESERVED15[1U];</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>  __IOM uint32_t FUNCTION7;              </div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>        uint32_t RESERVED16[1U];</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>  __IOM uint32_t COMP8;                  </div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>        uint32_t RESERVED17[1U];</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>  __IOM uint32_t FUNCTION8;              </div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>        uint32_t RESERVED18[1U];</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>  __IOM uint32_t COMP9;                  </div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>        uint32_t RESERVED19[1U];</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>  __IOM uint32_t FUNCTION9;              </div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>        uint32_t RESERVED20[1U];</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>  __IOM uint32_t COMP10;                 </div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>        uint32_t RESERVED21[1U];</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>  __IOM uint32_t FUNCTION10;             </div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>        uint32_t RESERVED22[1U];</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>  __IOM uint32_t COMP11;                 </div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>        uint32_t RESERVED23[1U];</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>  __IOM uint32_t FUNCTION11;             </div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>        uint32_t RESERVED24[1U];</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>  __IOM uint32_t COMP12;                 </div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>        uint32_t RESERVED25[1U];</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>  __IOM uint32_t FUNCTION12;             </div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>        uint32_t RESERVED26[1U];</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>  __IOM uint32_t COMP13;                 </div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>        uint32_t RESERVED27[1U];</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>  __IOM uint32_t FUNCTION13;             </div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>        uint32_t RESERVED28[1U];</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>  __IOM uint32_t COMP14;                 </div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span>        uint32_t RESERVED29[1U];</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>  __IOM uint32_t FUNCTION14;             </div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>        uint32_t RESERVED30[1U];</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>  __IOM uint32_t COMP15;                 </div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>        uint32_t RESERVED31[1U];</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>  __IOM uint32_t FUNCTION15;             </div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>        uint32_t RESERVED32[934U];</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>  __IM  uint32_t LSR;                    </div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>        uint32_t RESERVED33[1U];</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>  __IM  uint32_t DEVARCH;                </div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>} <a class="code hl_struct" href="struct_d_w_t___type.html">DWT_Type</a>;</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span> </div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="comment">/* DWT Control Register Definitions */</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaac44b9b7d5391a7ffef129b7f6c84cd7"> 1300</a></span><span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28U                                         </span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa3d37d68c2ba73f2026265584c2815e7"> 1301</a></span><span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa82840323a2628e7f4a2b09b74fa73fd"> 1303</a></span><span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27U                                         </span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga04d8bb0a065ca38e2e5f13a97e1f7073"> 1304</a></span><span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad997b9026715d5609b5a3b144eca42d0"> 1306</a></span><span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         </span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacc7d15edf7a27147c422099ab475953e"> 1307</a></span><span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga337f6167d960f57f12aa382ffecce522"> 1309</a></span><span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25U                                         </span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf40c8d7a4fd978034c137e90f714c143"> 1310</a></span><span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad52a0e5be84363ab166cc17beca0d048"> 1312</a></span><span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24U                                         </span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafd8448d7db4bc51f27f202e6e1f27823"> 1313</a></span><span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga555f3a6b0510368a2bba4f0e06e559c3"> 1315</a></span><span class="preprocessor">#define DWT_CTRL_CYCDISS_Pos               23U                                         </span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga688a3b9ecd2a044f2da3280367476271"> 1316</a></span><span class="preprocessor">#define DWT_CTRL_CYCDISS_Msk               (0x1UL &lt;&lt; DWT_CTRL_CYCDISS_Pos)             </span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0cb0640aaeb18a626d7823570d5c3cb6"> 1318</a></span><span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Pos             22U                                         </span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga40554bd81460e39abf08810f45fac1a2"> 1319</a></span><span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)           </span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5602b0707f446ce78d88ff2a3a82bfff"> 1321</a></span><span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         </span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga717e679d775562ae09185a3776b1582f"> 1322</a></span><span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)          </span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaea5d1ee72188dc1d57b54c60a9f5233e"> 1324</a></span><span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Pos             20U                                         </span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac47427f455fbc29d4b6f8a479169f2b2"> 1325</a></span><span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)           </span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9c6d62d121164013a8e3ee372f17f3e5"> 1327</a></span><span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         </span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2f431b3734fb840daf5b361034856da9"> 1328</a></span><span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)         </span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf4e73f548ae3e945ef8b1d9ff1281544"> 1330</a></span><span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Pos             18U                                         </span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab7ee0def33423b5859ca4030dff63b58"> 1331</a></span><span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)           </span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9fff0b71fb0be1499f5180c6bce1fc8f"> 1333</a></span><span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Pos             17U                                         </span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga189089c30aade60b983df17ad2412f6f"> 1334</a></span><span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)           </span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga05f13b547a9a1e63e003ee0bc6446d0d"> 1336</a></span><span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Pos             16U                                         </span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf4fbb509ab3cbb768f16484c660a24c3"> 1337</a></span><span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)           </span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1e14afc7790fcb424fcf619e192554c9"> 1339</a></span><span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         </span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafdcf1c86f43fbeaf2780ce797c9ef3d6"> 1340</a></span><span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)          </span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga678ef08786edcbef964479217efb9284"> 1342</a></span><span class="preprocessor">#define DWT_CTRL_SYNCTAP_Pos               10U                                         </span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf1e6c3729d56ecadeb6eeff4d225968c"> 1343</a></span><span class="preprocessor">#define DWT_CTRL_SYNCTAP_Msk               (0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)             </span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf70b80936c7db60bf84fb6dadb8a3559"> 1345</a></span><span class="preprocessor">#define DWT_CTRL_CYCTAP_Pos                 9U                                         </span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6c12e2868b8989a69445646698b8c331"> 1346</a></span><span class="preprocessor">#define DWT_CTRL_CYCTAP_Msk                (0x1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)              </span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2868c0b28eb13be930afb819f55f6f25"> 1348</a></span><span class="preprocessor">#define DWT_CTRL_POSTINIT_Pos               5U                                         </span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab8cbbee1e1d94d09f9a1f86379a08ee8"> 1349</a></span><span class="preprocessor">#define DWT_CTRL_POSTINIT_Msk              (0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)            </span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga129bc152febfddd67a0c20c6814cba69"> 1351</a></span><span class="preprocessor">#define DWT_CTRL_POSTPRESET_Pos             1U                                         </span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga11d9e1e2a758fdd2657aa68ce61b9c9d"> 1352</a></span><span class="preprocessor">#define DWT_CTRL_POSTPRESET_Msk            (0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)          </span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa4509f5f8514a7200be61691f0e01f10"> 1354</a></span><span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Pos              0U                                         </span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4a9d209dc2a81ea6bfa0ea21331769d3"> 1355</a></span><span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; DWT_CTRL_CYCCNTENA_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="comment">/* DWT CPI Count Register Definitions */</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga80e9ad8f6a9e2344af8a3cf989bebe3d"> 1358</a></span><span class="preprocessor">#define DWT_CPICNT_CPICNT_Pos               0U                                         </span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga76f39e7bca3fa86a4dbf7b8f6adb7217"> 1359</a></span><span class="preprocessor">#define DWT_CPICNT_CPICNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_CPICNT_CPICNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="comment">/* DWT Exception Overhead Count Register Definitions */</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga031c693654030d4cba398b45d2925b1d"> 1362</a></span><span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Pos               0U                                         </span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga057fa604a107b58a198bbbadb47e69c9"> 1363</a></span><span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_EXCCNT_EXCCNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="comment">/* DWT Sleep Count Register Definitions */</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0371a84a7996dc5852c56afb2676ba1c"> 1366</a></span><span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         </span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1e340751d71413fef400a0a1d76cc828"> 1367</a></span><span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment">/* DWT LSU Count Register Definitions */</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab9394c7911b0b4312a096dad91d53a3d"> 1370</a></span><span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Pos               0U                                         </span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2186d7fc9317e20bad61336ee2925615"> 1371</a></span><span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_LSUCNT_LSUCNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="comment">/* DWT Folded-instruction Count Register Definitions */</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7f8af5ac12d178ba31a516f6ed141455"> 1374</a></span><span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         </span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9cb73d0342d38b14e41027d3c5c02647"> 1375</a></span><span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="comment">/* DWT Comparator Function Register Definitions */</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae5dfe4049c2291e413f8713d7bd2bb1b"> 1378</a></span><span class="preprocessor">#define DWT_FUNCTION_ID_Pos                27U                                         </span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6bc2e15fcc300f511f64dad561c97582"> 1379</a></span><span class="preprocessor">#define DWT_FUNCTION_ID_Msk                (0x1FUL &lt;&lt; DWT_FUNCTION_ID_Pos)             </span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga22c5787493f74a6bacf6ffb103a190ba"> 1381</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24U                                         </span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac8b1a655947490280709037808eec8ac"> 1382</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0517a186d4d448aa6416440f40fe7a4d"> 1384</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         </span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaab42cbc1e6084c44d5de70971613ea76"> 1385</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga00893dd43b824ca5be80e0235a237485"> 1387</a></span><span class="preprocessor">#define DWT_FUNCTION_ACTION_Pos             4U                                         </span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4d104412bbadbbfbde1c6da0f9b0fc3e"> 1388</a></span><span class="preprocessor">#define DWT_FUNCTION_ACTION_Msk            (0x1UL &lt;&lt; DWT_FUNCTION_ACTION_Pos)          </span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4108994a9eb6b2cd8d8289b1b7824fe5"> 1390</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCH_Pos              0U                                         </span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac2fb3e387e405a4b33fc5ba0bea5b21c"> 1391</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCH_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; DWT_FUNCTION_MATCH_Pos*/</span><span class="preprocessor">)        </span><span class="comment">/* end of group CMSIS_DWT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span> </div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span> </div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>{</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>  __IOM uint32_t MSCR;                   </div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>  __IOM uint32_t PFCR;                   </div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>        uint32_t RESERVED1[2U];</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>  __IOM uint32_t ITCMCR;                 </div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>  __IOM uint32_t DTCMCR;                 </div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>  __IOM uint32_t PAHBCR;                 </div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>        uint32_t RESERVED2[313U];</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>  __IOM uint32_t ITGU_CTRL;              </div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>  __IOM uint32_t ITGU_CFG;               </div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>        uint32_t RESERVED3[2U];</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>  __IOM uint32_t ITGU_LUT[16U];          </div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>        uint32_t RESERVED4[44U];</div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>  __IOM uint32_t DTGU_CTRL;              </div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>  __IOM uint32_t DTGU_CFG;               </div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>        uint32_t RESERVED5[2U];</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>  __IOM uint32_t DTGU_LUT[16U];          </div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>} <a class="code hl_struct" href="struct_mem_sys_ctl___type.html">MemSysCtl_Type</a>;</div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span> </div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="comment">/* MEMSYSCTL Memory System Control Register (MSCR) Register Definitions */</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad5be819ea314d07a1a8a22dc6561f2e4"> 1427</a></span><span class="preprocessor">#define MEMSYSCTL_MSCR_CPWRDN_Pos          17U                                         </span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga79edb7c4b9f707205cb186d67a75ae23"> 1428</a></span><span class="preprocessor">#define MEMSYSCTL_MSCR_CPWRDN_Msk          (0x1UL &lt;&lt; MEMSYSCTL_MSCR_CPWRDN_Pos)        </span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2dfd5544ea8358ca40cd0a55135b471e"> 1430</a></span><span class="preprocessor">#define MEMSYSCTL_MSCR_DCCLEAN_Pos         16U                                         </span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga86f193a5f600606a6c8a64f7860069bc"> 1431</a></span><span class="preprocessor">#define MEMSYSCTL_MSCR_DCCLEAN_Msk         (0x1UL &lt;&lt; MEMSYSCTL_MSCR_DCCLEAN_Pos)       </span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga139979e66cefc212dd436d82f720c0f4"> 1433</a></span><span class="preprocessor">#define MEMSYSCTL_MSCR_ICACTIVE_Pos        13U                                         </span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga69b2fd0e1f9de304d9db5932e84ce8c1"> 1434</a></span><span class="preprocessor">#define MEMSYSCTL_MSCR_ICACTIVE_Msk        (0x1UL &lt;&lt; MEMSYSCTL_MSCR_ICACTIVE_Pos)      </span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6cce2dcd61083c89d343db9935bd1598"> 1436</a></span><span class="preprocessor">#define MEMSYSCTL_MSCR_DCACTIVE_Pos        12U                                         </span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4b6b82aa33b00ba0cbc7ab55f720f04b"> 1437</a></span><span class="preprocessor">#define MEMSYSCTL_MSCR_DCACTIVE_Msk        (0x1UL &lt;&lt; MEMSYSCTL_MSCR_DCACTIVE_Pos)      </span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4c74be9e35d5efd5ecb27efa63a02923"> 1439</a></span><span class="preprocessor">#define MEMSYSCTL_MSCR_EVECCFAULT_Pos       3U                                         </span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga719803c1c104cb7b0d37148e3c3d7175"> 1440</a></span><span class="preprocessor">#define MEMSYSCTL_MSCR_EVECCFAULT_Msk      (0x1UL &lt;&lt; MEMSYSCTL_MSCR_EVECCFAULT_Pos)    </span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga258a3bf8f2d06cea3705b07db03f976b"> 1442</a></span><span class="preprocessor">#define MEMSYSCTL_MSCR_FORCEWT_Pos          2U                                         </span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaacfc5665a212cc43c70bc0c6b9322e81"> 1443</a></span><span class="preprocessor">#define MEMSYSCTL_MSCR_FORCEWT_Msk         (0x1UL &lt;&lt; MEMSYSCTL_MSCR_FORCEWT_Pos)       </span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabbdf1f89409c5d9b8c2ff4c2c5ce874e"> 1445</a></span><span class="preprocessor">#define MEMSYSCTL_MSCR_ECCEN_Pos            1U                                         </span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga86e13b9cc0e3f4fc3971643d118c0373"> 1446</a></span><span class="preprocessor">#define MEMSYSCTL_MSCR_ECCEN_Msk           (0x1UL &lt;&lt; MEMSYSCTL_MSCR_ECCEN_Pos)         </span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="comment">/* MEMSYSCTL Prefetcher Control Register (PFCR) Register Definitions */</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad9770e0012357e9584cb3d7703ef4689"> 1449</a></span><span class="preprocessor">#define MEMSYSCTL_PFCR_DIS_NLP_Pos          7U                                         </span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2c3438255efb22a45f5d4dede50f52e8"> 1450</a></span><span class="preprocessor">#define MEMSYSCTL_PFCR_DIS_NLP_Msk         (0x1UL &lt;&lt; MEMSYSCTL_PFCR_DIS_NLP_Pos)       </span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4e2faf9b3871f7ff24c67743c92d3572"> 1452</a></span><span class="preprocessor">#define MEMSYSCTL_PFCR_ENABLE_Pos           0U                                         </span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6ea490292987b35e18f2a8033d7e70c7"> 1453</a></span><span class="preprocessor">#define MEMSYSCTL_PFCR_ENABLE_Msk          (0x1UL </span><span class="comment">/*&lt;&lt; MEMSYSCTL_PFCR_ENABLE_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="comment">/* MEMSYSCTL ITCM Control Register (ITCMCR) Register Definitions */</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafc5a249edf213e88fb4d752f665fe25f"> 1456</a></span><span class="preprocessor">#define MEMSYSCTL_ITCMCR_SZ_Pos             3U                                         </span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga04318bc807edf3cb9556e92fa482c84b"> 1457</a></span><span class="preprocessor">#define MEMSYSCTL_ITCMCR_SZ_Msk            (0xFUL &lt;&lt; MEMSYSCTL_ITCMCR_SZ_Pos)          </span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad32aae0739960aa88dca6fd9456854ab"> 1459</a></span><span class="preprocessor">#define MEMSYSCTL_ITCMCR_EN_Pos             0U                                         </span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafec8aafda75a967a2d3c5d58c4d46288"> 1460</a></span><span class="preprocessor">#define MEMSYSCTL_ITCMCR_EN_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; MEMSYSCTL_ITCMCR_EN_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="comment">/* MEMSYSCTL DTCM Control Register (DTCMCR) Register Definitions */</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga65f1aaaeafff82a0a788c81ed17b3771"> 1463</a></span><span class="preprocessor">#define MEMSYSCTL_DTCMCR_SZ_Pos             3U                                         </span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga05579276f0dcea7921b5ef11ac4929df"> 1464</a></span><span class="preprocessor">#define MEMSYSCTL_DTCMCR_SZ_Msk            (0xFUL &lt;&lt; MEMSYSCTL_DTCMCR_SZ_Pos)          </span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac2488bb0c08165d6cdce03589647c4f6"> 1466</a></span><span class="preprocessor">#define MEMSYSCTL_DTCMCR_EN_Pos             0U                                         </span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga305e7e3a543923ed7282d9128c829394"> 1467</a></span><span class="preprocessor">#define MEMSYSCTL_DTCMCR_EN_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; MEMSYSCTL_DTCMCR_EN_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="comment">/* MEMSYSCTL P-AHB Control Register (PAHBCR) Register Definitions */</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga867352187f2aaa0992cc3d60c86b8e51"> 1470</a></span><span class="preprocessor">#define MEMSYSCTL_PAHBCR_SZ_Pos             1U                                         </span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacbbc1e6e548e918a638ec1971e6b71dc"> 1471</a></span><span class="preprocessor">#define MEMSYSCTL_PAHBCR_SZ_Msk            (0x7UL &lt;&lt; MEMSYSCTL_PAHBCR_SZ_Pos)          </span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1ecaa54f33f736bb4e93030db1c83e02"> 1473</a></span><span class="preprocessor">#define MEMSYSCTL_PAHBCR_EN_Pos             0U                                         </span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf8605c8523ca1b463cea7d488e147797"> 1474</a></span><span class="preprocessor">#define MEMSYSCTL_PAHBCR_EN_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; MEMSYSCTL_PAHBCR_EN_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="comment">/* MEMSYSCTL ITGU Control Register (ITGU_CTRL) Register Definitions */</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2a09789d77ee7c31bd138dc235c8550e"> 1477</a></span><span class="preprocessor">#define MEMSYSCTL_ITGU_CTRL_DEREN_Pos       1U                                         </span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga182bb04e0960e78c056d51bef76f6cb7"> 1478</a></span><span class="preprocessor">#define MEMSYSCTL_ITGU_CTRL_DEREN_Msk      (0x1UL &lt;&lt; MEMSYSCTL_ITGU_CTRL_DEREN_Pos)    </span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab08d772bd6d2bdca22530cfc9201a7e6"> 1480</a></span><span class="preprocessor">#define MEMSYSCTL_ITGU_CTRL_DBFEN_Pos       0U                                         </span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga46eb340e945a408918a6e96775334256"> 1481</a></span><span class="preprocessor">#define MEMSYSCTL_ITGU_CTRL_DBFEN_Msk      (0x1UL </span><span class="comment">/*&lt;&lt; MEMSYSCTL_ITGU_CTRL_DBFEN_Pos*/</span><span class="preprocessor">) </span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="comment">/* MEMSYSCTL ITGU Configuration Register (ITGU_CFG) Register Definitions */</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0f491892f1eeda8c65a47d80081c3969"> 1484</a></span><span class="preprocessor">#define MEMSYSCTL_ITGU_CFG_PRESENT_Pos     31U                                         </span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga54780fc16ebdd1d722b2377addcdb15c"> 1485</a></span><span class="preprocessor">#define MEMSYSCTL_ITGU_CFG_PRESENT_Msk     (0x1UL &lt;&lt; MEMSYSCTL_ITGU_CFG_PRESENT_Pos)   </span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga38fd7451023ebe46e401e9070cd87dfd"> 1487</a></span><span class="preprocessor">#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos      8U                                         </span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga05ced34cca684f6feb1b39a76e5c97f1"> 1488</a></span><span class="preprocessor">#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk     (0xFUL &lt;&lt; MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos)   </span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4dd12ffd6ca5bb2b506566d62f8be5ed"> 1490</a></span><span class="preprocessor">#define MEMSYSCTL_ITGU_CFG_BLKSZ_Pos        0U                                         </span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac37532e62cc50cce67baba7471a5348a"> 1491</a></span><span class="preprocessor">#define MEMSYSCTL_ITGU_CFG_BLKSZ_Msk       (0xFUL </span><span class="comment">/*&lt;&lt; MEMSYSCTL_ITGU_CFG_BLKSZ_Pos*/</span><span class="preprocessor">) </span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="comment">/* MEMSYSCTL DTGU Control Registers (DTGU_CTRL) Register Definitions */</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad889ab1ebe2e602d2e54a11e9731f7af"> 1494</a></span><span class="preprocessor">#define MEMSYSCTL_DTGU_CTRL_DEREN_Pos       1U                                         </span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga33d0a0692dbb47783add11f26ab63169"> 1495</a></span><span class="preprocessor">#define MEMSYSCTL_DTGU_CTRL_DEREN_Msk      (0x1UL &lt;&lt; MEMSYSCTL_DTGU_CTRL_DEREN_Pos)    </span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacf955e3b7a53648e58ae62cbb3b64fde"> 1497</a></span><span class="preprocessor">#define MEMSYSCTL_DTGU_CTRL_DBFEN_Pos       0U                                         </span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4a2b3156aae3b0ef67f7fd80bfe381df"> 1498</a></span><span class="preprocessor">#define MEMSYSCTL_DTGU_CTRL_DBFEN_Msk      (0x1UL </span><span class="comment">/*&lt;&lt; MEMSYSCTL_DTGU_CTRL_DBFEN_Pos*/</span><span class="preprocessor">) </span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="comment">/* MEMSYSCTL DTGU Configuration Register (DTGU_CFG) Register Definitions */</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga20e3971de3c6166e4546533f73415c2a"> 1501</a></span><span class="preprocessor">#define MEMSYSCTL_DTGU_CFG_PRESENT_Pos     31U                                         </span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacadafe2f1de8514bbde517804c651359"> 1502</a></span><span class="preprocessor">#define MEMSYSCTL_DTGU_CFG_PRESENT_Msk     (0x1UL &lt;&lt; MEMSYSCTL_DTGU_CFG_PRESENT_Pos)   </span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae8ce419d8110d1970536ee8629f81379"> 1504</a></span><span class="preprocessor">#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos      8U                                         </span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5087414871190bb4533eccfed1d85b74"> 1505</a></span><span class="preprocessor">#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk     (0xFUL &lt;&lt; MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos)   </span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaeb41506d5e7363d5bfaebcbf777ba09b"> 1507</a></span><span class="preprocessor">#define MEMSYSCTL_DTGU_CFG_BLKSZ_Pos        0U                                         </span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf6b6427f5010217fd0c506693a8d62b5"> 1508</a></span><span class="preprocessor">#define MEMSYSCTL_DTGU_CFG_BLKSZ_Msk       (0xFUL </span><span class="comment">/*&lt;&lt; MEMSYSCTL_DTGU_CFG_BLKSZ_Pos*/</span><span class="preprocessor">)  </span><span class="comment">/* end of group MemSysCtl_Type */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span> </div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span> </div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>{</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span>  __IOM uint32_t CPDLPSTATE;             </div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>  __IOM uint32_t DPDLPSTATE;             </div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>} <a class="code hl_struct" href="struct_pwr_mod_ctl___type.html">PwrModCtl_Type</a>;</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span> </div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="comment">/* PWRMODCTL Core Power Domain Low Power State (CPDLPSTATE) Register Definitions */</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaaa2a6127f13eccaf67e2fbd93c87a539"> 1531</a></span><span class="preprocessor">#define PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos   8U                                              </span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac9351bfce6ac5a3aa5714c8f8fb52ac8"> 1532</a></span><span class="preprocessor">#define PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk  (0x3UL &lt;&lt; PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos)     </span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab34a4844667438defcca4204314da917"> 1534</a></span><span class="preprocessor">#define PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos   4U                                              </span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga313251d3745f99ddb6e6d0e322462c38"> 1535</a></span><span class="preprocessor">#define PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk  (0x3UL &lt;&lt; PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos)     </span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9f5a40e807a5e97c59b708303ed4ad3b"> 1537</a></span><span class="preprocessor">#define PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos   0U                                              </span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga03132d38641251a0c1ec3a31353bd77d"> 1538</a></span><span class="preprocessor">#define PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk  (0x3UL </span><span class="comment">/*&lt;&lt; PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos*/</span><span class="preprocessor">) </span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span><span class="comment">/* PWRMODCTL Debug Power Domain Low Power State (DPDLPSTATE) Register Definitions */</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga106aec0d201afa658ba9b333230a2f62"> 1541</a></span><span class="preprocessor">#define PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos   0U                                              </span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab46e82a703aa4929517c80932a8204b7"> 1542</a></span><span class="preprocessor">#define PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk  (0x3UL </span><span class="comment">/*&lt;&lt; PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos*/</span><span class="preprocessor">)  </span><span class="comment">/* end of group PwrModCtl_Type */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span> </div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span> </div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span>{</div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>  __OM  uint32_t EVENTSPR;               </div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span>        uint32_t RESERVED0[31U];</div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>  __IM  uint32_t EVENTMASKA;             </div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>  __IM  uint32_t EVENTMASK[15];          </div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>} <a class="code hl_struct" href="struct_e_w_i_c___type.html">EWIC_Type</a>;</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span> </div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="comment">/* EWIC External Wakeup Interrupt Controller (EVENTSPR) Register Definitions */</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf098fbb35ea49879d2163eefb1927fdd"> 1566</a></span><span class="preprocessor">#define EWIC_EVENTSPR_EDBGREQ_Pos   2U                                                 </span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab7f2d44cd160d0aa34d2094999e443ff"> 1567</a></span><span class="preprocessor">#define EWIC_EVENTSPR_EDBGREQ_Msk  (0x1UL &lt;&lt; EWIC_EVENTSPR_EDBGREQ_Pos)                </span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3d7f778b9a4a202facb12e25da1de5be"> 1569</a></span><span class="preprocessor">#define EWIC_EVENTSPR_NMI_Pos   1U                                                     </span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3c174d740f4decb88fc4843782c72604"> 1570</a></span><span class="preprocessor">#define EWIC_EVENTSPR_NMI_Msk  (0x1UL &lt;&lt; EWIC_EVENTSPR_NMI_Pos)                        </span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7c00f61ccc52e2cce1bd3aaa94ca9bca"> 1572</a></span><span class="preprocessor">#define EWIC_EVENTSPR_EVENT_Pos   0U                                                   </span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac5b6d21e8054c9ce54c8356e58cf9a52"> 1573</a></span><span class="preprocessor">#define EWIC_EVENTSPR_EVENT_Msk  (0x1UL </span><span class="comment">/*&lt;&lt; EWIC_EVENTSPR_EVENT_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="comment">/* EWIC External Wakeup Interrupt Controller (EVENTMASKA) Register Definitions */</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7c574ff89abed6c4e12250ff606a8c22"> 1576</a></span><span class="preprocessor">#define EWIC_EVENTMASKA_EDBGREQ_Pos   2U                                               </span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9d2d846cf9735b1ce04fe05a86395a2b"> 1577</a></span><span class="preprocessor">#define EWIC_EVENTMASKA_EDBGREQ_Msk  (0x1UL &lt;&lt; EWIC_EVENTMASKA_EDBGREQ_Pos)            </span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad971878615fecb4829f205ac5e4bd61d"> 1579</a></span><span class="preprocessor">#define EWIC_EVENTMASKA_NMI_Pos   1U                                                   </span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6b629506418eaba1265efbea8fb8c896"> 1580</a></span><span class="preprocessor">#define EWIC_EVENTMASKA_NMI_Msk  (0x1UL &lt;&lt; EWIC_EVENTMASKA_NMI_Pos)                    </span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae83675b31a946f55f5eef636471213f3"> 1582</a></span><span class="preprocessor">#define EWIC_EVENTMASKA_EVENT_Pos   0U                                                 </span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga30d86de6fafda25566d8acac7e4e34be"> 1583</a></span><span class="preprocessor">#define EWIC_EVENTMASKA_EVENT_Msk  (0x1UL </span><span class="comment">/*&lt;&lt; EWIC_EVENTMASKA_EVENT_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="comment">/* EWIC External Wakeup Interrupt Controller (EVENTMASK) Register Definitions */</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacc49d8f8dbcb8c40e8e925d0849d0fca"> 1586</a></span><span class="preprocessor">#define EWIC_EVENTMASK_IRQ_Pos   0U                                                    </span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0bb83e57c0da0167648b84edc30f71e1"> 1587</a></span><span class="preprocessor">#define EWIC_EVENTMASK_IRQ_Msk  (0xFFFFFFFFUL </span><span class="comment">/*&lt;&lt; EWIC_EVENTMASKA_IRQ_Pos*/</span><span class="preprocessor">)           </span><span class="comment">/* end of group EWIC_Type */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span> </div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span> </div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>{</div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>  __IOM uint32_t IEBR0;                  </div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>  __IOM uint32_t IEBR1;                  </div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span>        uint32_t RESERVED0[2U];</div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>  __IOM uint32_t DEBR0;                  </div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>  __IOM uint32_t DEBR1;                  </div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>        uint32_t RESERVED1[2U];</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span>  __IOM uint32_t TEBR0;                  </div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span>        uint32_t RESERVED2[1U];</div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span>  __IOM uint32_t TEBR1;                  </div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span>} <a class="code hl_struct" href="struct_err_bnk___type.html">ErrBnk_Type</a>;</div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span> </div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="comment">/* ERRBNK Instruction Cache Error Bank Register 0 (IEBR0) Register Definitions */</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2a02d42c85dcd7157e36ffd1793af9b5"> 1616</a></span><span class="preprocessor">#define ERRBNK_IEBR0_SWDEF_Pos             30U                                         </span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0f33619d11962794de941a1945a64171"> 1617</a></span><span class="preprocessor">#define ERRBNK_IEBR0_SWDEF_Msk             (0x3UL &lt;&lt; ERRBNK_IEBR0_SWDEF_Pos)           </span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaeaa49f865d866b34d7e7a484d36f3073"> 1619</a></span><span class="preprocessor">#define ERRBNK_IEBR0_BANK_Pos              16U                                         </span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaeec701a537ef5da1d078a80694c3de42"> 1620</a></span><span class="preprocessor">#define ERRBNK_IEBR0_BANK_Msk              (0x1UL &lt;&lt; ERRBNK_IEBR0_BANK_Pos)            </span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0a5d578c8fcb453fa9de3919f5d385f6"> 1622</a></span><span class="preprocessor">#define ERRBNK_IEBR0_LOCATION_Pos           2U                                         </span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacece89f5d2ce4c4e05680b994866c554"> 1623</a></span><span class="preprocessor">#define ERRBNK_IEBR0_LOCATION_Msk          (0x3FFFUL &lt;&lt; ERRBNK_IEBR0_LOCATION_Pos)     </span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga073d0a845eb34db4afa25a6dd50256a2"> 1625</a></span><span class="preprocessor">#define ERRBNK_IEBR0_LOCKED_Pos             1U                                         </span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga16998136613470731279d999ca1f5e49"> 1626</a></span><span class="preprocessor">#define ERRBNK_IEBR0_LOCKED_Msk            (0x1UL &lt;&lt; ERRBNK_IEBR0_LOCKED_Pos)          </span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gadb563b42eac50dde50acacf10095e7cf"> 1628</a></span><span class="preprocessor">#define ERRBNK_IEBR0_VALID_Pos              0U                                         </span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae6ad7309872abc9314ed984bc0089acb"> 1629</a></span><span class="preprocessor">#define ERRBNK_IEBR0_VALID_Msk             (0x1UL &lt;&lt; </span><span class="comment">/*ERRBNK_IEBR0_VALID_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="comment">/* ERRBNK Instruction Cache Error Bank Register 1 (IEBR1) Register Definitions */</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga14e57259fc0f58b3a4d7157f3c609b5f"> 1632</a></span><span class="preprocessor">#define ERRBNK_IEBR1_SWDEF_Pos             30U                                         </span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga90332bfd1688a36fc00ec2d6dfe1a8ba"> 1633</a></span><span class="preprocessor">#define ERRBNK_IEBR1_SWDEF_Msk             (0x3UL &lt;&lt; ERRBNK_IEBR1_SWDEF_Pos)           </span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8782ae848ab4a9639ce9afb01ed26c8e"> 1635</a></span><span class="preprocessor">#define ERRBNK_IEBR1_BANK_Pos              16U                                         </span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5ab89fbe9e50ed36108b16c5f462e24e"> 1636</a></span><span class="preprocessor">#define ERRBNK_IEBR1_BANK_Msk              (0x1UL &lt;&lt; ERRBNK_IEBR1_BANK_Pos)            </span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga44d1e7d673d4a6725162030ec0f1ad05"> 1638</a></span><span class="preprocessor">#define ERRBNK_IEBR1_LOCATION_Pos           2U                                         </span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga34f378993e3917dd1ce55c185a35c222"> 1639</a></span><span class="preprocessor">#define ERRBNK_IEBR1_LOCATION_Msk          (0x3FFFUL &lt;&lt; ERRBNK_IEBR1_LOCATION_Pos)     </span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5016a8de22df469192e1a10ef1aea59c"> 1641</a></span><span class="preprocessor">#define ERRBNK_IEBR1_LOCKED_Pos             1U                                         </span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5d193b34210b47e66d1cccf8bb89d34f"> 1642</a></span><span class="preprocessor">#define ERRBNK_IEBR1_LOCKED_Msk            (0x1UL &lt;&lt; ERRBNK_IEBR1_LOCKED_Pos)          </span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab9103686fbc687ebb0e80d06035428cf"> 1644</a></span><span class="preprocessor">#define ERRBNK_IEBR1_VALID_Pos              0U                                         </span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gadc021a89dfee1a9b3065c97507d807e8"> 1645</a></span><span class="preprocessor">#define ERRBNK_IEBR1_VALID_Msk             (0x1UL &lt;&lt; </span><span class="comment">/*ERRBNK_IEBR1_VALID_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="comment">/* ERRBNK Data Cache Error Bank Register 0 (DEBR0) Register Definitions */</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad08c7048a704ccdddb890841b7ff5bd7"> 1648</a></span><span class="preprocessor">#define ERRBNK_DEBR0_SWDEF_Pos             30U                                         </span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4dd4c27bce51c772cdc9e4765998cd12"> 1649</a></span><span class="preprocessor">#define ERRBNK_DEBR0_SWDEF_Msk             (0x3UL &lt;&lt; ERRBNK_DEBR0_SWDEF_Pos)           </span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafe176d0d424e4e9622e1d404733a48c1"> 1651</a></span><span class="preprocessor">#define ERRBNK_DEBR0_TYPE_Pos              17U                                         </span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga83f585715baa90f9fee835188f0dc155"> 1652</a></span><span class="preprocessor">#define ERRBNK_DEBR0_TYPE_Msk              (0x1UL &lt;&lt; ERRBNK_DEBR0_TYPE_Pos)            </span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9b9589c80b747a4237c77324606ec118"> 1654</a></span><span class="preprocessor">#define ERRBNK_DEBR0_BANK_Pos              16U                                         </span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaee1954deb3ce8a754308bf5d73f21b6e"> 1655</a></span><span class="preprocessor">#define ERRBNK_DEBR0_BANK_Msk              (0x1UL &lt;&lt; ERRBNK_DEBR0_BANK_Pos)            </span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga907eaac2cb5b2a84c738dc87840504e4"> 1657</a></span><span class="preprocessor">#define ERRBNK_DEBR0_LOCATION_Pos           2U                                         </span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa0d71541f25431c924c99b61bc9e148b"> 1658</a></span><span class="preprocessor">#define ERRBNK_DEBR0_LOCATION_Msk          (0x3FFFUL &lt;&lt; ERRBNK_DEBR0_LOCATION_Pos)     </span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga399ae5039e61ed8f563e47bcb32cd984"> 1660</a></span><span class="preprocessor">#define ERRBNK_DEBR0_LOCKED_Pos             1U                                         </span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga98de57d1ea7d347b6495694e9270b8da"> 1661</a></span><span class="preprocessor">#define ERRBNK_DEBR0_LOCKED_Msk            (0x1UL &lt;&lt; ERRBNK_DEBR0_LOCKED_Pos)          </span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga36a791dac4b66cc8606e88d27f73d9c3"> 1663</a></span><span class="preprocessor">#define ERRBNK_DEBR0_VALID_Pos              0U                                         </span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab5f46f6dfc75fc3d610972ecd80b848a"> 1664</a></span><span class="preprocessor">#define ERRBNK_DEBR0_VALID_Msk             (0x1UL &lt;&lt; </span><span class="comment">/*ERRBNK_DEBR0_VALID_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="comment">/* ERRBNK Data Cache Error Bank Register 1 (DEBR1) Register Definitions */</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac3956b7ff890d8c75f3f02c2750eab51"> 1667</a></span><span class="preprocessor">#define ERRBNK_DEBR1_SWDEF_Pos             30U                                         </span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabec87b423b25f358c60b1f018a51b228"> 1668</a></span><span class="preprocessor">#define ERRBNK_DEBR1_SWDEF_Msk             (0x3UL &lt;&lt; ERRBNK_DEBR1_SWDEF_Pos)           </span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga16e9967558e14181d7909128dbf1cda6"> 1670</a></span><span class="preprocessor">#define ERRBNK_DEBR1_TYPE_Pos              17U                                         </span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa196cbeca060570fb384b103d27ecd0a"> 1671</a></span><span class="preprocessor">#define ERRBNK_DEBR1_TYPE_Msk              (0x1UL &lt;&lt; ERRBNK_DEBR1_TYPE_Pos)            </span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad1815158b13eed7e76a7ea4a008c0043"> 1673</a></span><span class="preprocessor">#define ERRBNK_DEBR1_BANK_Pos              16U                                         </span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gadc1d26472c5b994169a734ef63e7a2e2"> 1674</a></span><span class="preprocessor">#define ERRBNK_DEBR1_BANK_Msk              (0x1UL &lt;&lt; ERRBNK_DEBR1_BANK_Pos)            </span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad7593b2b1c37aa3793201cf576224682"> 1676</a></span><span class="preprocessor">#define ERRBNK_DEBR1_LOCATION_Pos           2U                                         </span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8b843e210b244315fde2c11044ac2efa"> 1677</a></span><span class="preprocessor">#define ERRBNK_DEBR1_LOCATION_Msk          (0x3FFFUL &lt;&lt; ERRBNK_DEBR1_LOCATION_Pos)     </span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga14ec342ca40f6b2a5ecdc95a0c296f6f"> 1679</a></span><span class="preprocessor">#define ERRBNK_DEBR1_LOCKED_Pos             1U                                         </span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5d58c75561d7addedd1b4eedd17e9978"> 1680</a></span><span class="preprocessor">#define ERRBNK_DEBR1_LOCKED_Msk            (0x1UL &lt;&lt; ERRBNK_DEBR1_LOCKED_Pos)          </span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabd23e5a68d23f0415a70253c2836e887"> 1682</a></span><span class="preprocessor">#define ERRBNK_DEBR1_VALID_Pos              0U                                         </span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gade3451cfa57b130121e465fb5ff04cef"> 1683</a></span><span class="preprocessor">#define ERRBNK_DEBR1_VALID_Msk             (0x1UL &lt;&lt; </span><span class="comment">/*ERRBNK_DEBR1_VALID_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="comment">/* ERRBNK TCM Error Bank Register 0 (TEBR0) Register Definitions */</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa41d89f6f4c383e525df7f7d1c5c029d"> 1686</a></span><span class="preprocessor">#define ERRBNK_TEBR0_SWDEF_Pos             30U                                         </span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2ed666c4fc20979a797871a4f1e12ba6"> 1687</a></span><span class="preprocessor">#define ERRBNK_TEBR0_SWDEF_Msk             (0x3UL &lt;&lt; ERRBNK_TEBR0_SWDEF_Pos)           </span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab7ccdc49857bb574c333bb26877c6a63"> 1689</a></span><span class="preprocessor">#define ERRBNK_TEBR0_POISON_Pos            28U                                         </span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1b45e2cde3470ef70329bbc52d113fd9"> 1690</a></span><span class="preprocessor">#define ERRBNK_TEBR0_POISON_Msk            (0x1UL &lt;&lt; ERRBNK_TEBR0_POISON_Pos)          </span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafd2d2fa3f7cae8cf05927361df7b4eaf"> 1692</a></span><span class="preprocessor">#define ERRBNK_TEBR0_TYPE_Pos              27U                                         </span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0dece8f55702232a4b0ddf4218dc6b51"> 1693</a></span><span class="preprocessor">#define ERRBNK_TEBR0_TYPE_Msk              (0x1UL &lt;&lt; ERRBNK_TEBR0_TYPE_Pos)            </span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3cf4b6d8d2c6337906a1c3d8c4e732dc"> 1695</a></span><span class="preprocessor">#define ERRBNK_TEBR0_BANK_Pos              24U                                         </span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad58e636502d5f7d7ded8f612c77b9c3c"> 1696</a></span><span class="preprocessor">#define ERRBNK_TEBR0_BANK_Msk              (0x3UL &lt;&lt; ERRBNK_TEBR0_BANK_Pos)            </span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab0e4eaf6c4fb6ac5e6ba7faac6a8a476"> 1698</a></span><span class="preprocessor">#define ERRBNK_TEBR0_LOCATION_Pos           2U                                         </span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga040a21cd3ab10370de0d3fb651539e27"> 1699</a></span><span class="preprocessor">#define ERRBNK_TEBR0_LOCATION_Msk          (0x3FFFFFUL &lt;&lt; ERRBNK_TEBR0_LOCATION_Pos)   </span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4823c7e1770aa7d0ae06758043bd026a"> 1701</a></span><span class="preprocessor">#define ERRBNK_TEBR0_LOCKED_Pos             1U                                         </span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac4234faf731f9ac8428ab0b41f88c51f"> 1702</a></span><span class="preprocessor">#define ERRBNK_TEBR0_LOCKED_Msk            (0x1UL &lt;&lt; ERRBNK_TEBR0_LOCKED_Pos)          </span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9e30e5399c4c6622bc877389884e7ff4"> 1704</a></span><span class="preprocessor">#define ERRBNK_TEBR0_VALID_Pos              0U                                         </span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaef9c8653a3f94e49ecce1d0446154297"> 1705</a></span><span class="preprocessor">#define ERRBNK_TEBR0_VALID_Msk             (0x1UL &lt;&lt; </span><span class="comment">/*ERRBNK_TEBR0_VALID_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="comment">/* ERRBNK TCM Error Bank Register 1 (TEBR1) Register Definitions */</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa79fbc05cf56d9944ec7122534d2451f"> 1708</a></span><span class="preprocessor">#define ERRBNK_TEBR1_SWDEF_Pos             30U                                         </span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae2aa0c87f31b2b1e917226e06cc4df8d"> 1709</a></span><span class="preprocessor">#define ERRBNK_TEBR1_SWDEF_Msk             (0x3UL &lt;&lt; ERRBNK_TEBR1_SWDEF_Pos)           </span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2912e7257126aeb9bff32ea824c8040b"> 1711</a></span><span class="preprocessor">#define ERRBNK_TEBR1_POISON_Pos            28U                                         </span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga23836ccc0ee921e1a5ff61f40ae65add"> 1712</a></span><span class="preprocessor">#define ERRBNK_TEBR1_POISON_Msk            (0x1UL &lt;&lt; ERRBNK_TEBR1_POISON_Pos)          </span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0918466eb38c8f6a48865bf206d5ca32"> 1714</a></span><span class="preprocessor">#define ERRBNK_TEBR1_TYPE_Pos              27U                                         </span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga455a083e7d931a86269adb2a3727b8de"> 1715</a></span><span class="preprocessor">#define ERRBNK_TEBR1_TYPE_Msk              (0x1UL &lt;&lt; ERRBNK_TEBR1_TYPE_Pos)            </span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf76b700aa80e7f780df7072db468ba11"> 1717</a></span><span class="preprocessor">#define ERRBNK_TEBR1_BANK_Pos              24U                                         </span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf9b1bc9ab3aab722cc366e47c965f52a"> 1718</a></span><span class="preprocessor">#define ERRBNK_TEBR1_BANK_Msk              (0x3UL &lt;&lt; ERRBNK_TEBR1_BANK_Pos)            </span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga72082e9ed235f4177338c5e211f33bde"> 1720</a></span><span class="preprocessor">#define ERRBNK_TEBR1_LOCATION_Pos           2U                                         </span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5fb5252e8325ca90e12d06592599b677"> 1721</a></span><span class="preprocessor">#define ERRBNK_TEBR1_LOCATION_Msk          (0x3FFFFFUL &lt;&lt; ERRBNK_TEBR1_LOCATION_Pos)   </span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8fcc66ff900b8c3227ea474475a670d6"> 1723</a></span><span class="preprocessor">#define ERRBNK_TEBR1_LOCKED_Pos             1U                                         </span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga01ac5751b5956f39d45bc4c1802c0bca"> 1724</a></span><span class="preprocessor">#define ERRBNK_TEBR1_LOCKED_Msk            (0x1UL &lt;&lt; ERRBNK_TEBR1_LOCKED_Pos)          </span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf1a15db93ae93ba4605f9fd3bf61b702"> 1726</a></span><span class="preprocessor">#define ERRBNK_TEBR1_VALID_Pos              0U                                         </span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad25c4eadbe5872c4fd956ae32223c36c"> 1727</a></span><span class="preprocessor">#define ERRBNK_TEBR1_VALID_Msk             (0x1UL &lt;&lt; </span><span class="comment">/*ERRBNK_TEBR1_VALID_Pos*/</span><span class="preprocessor">)        </span><span class="comment">/* end of group ErrBnk_Type */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span> </div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span> </div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span>{</div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span>  __OM  uint32_t CFGINFOSEL;             </div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>  __IM  uint32_t CFGINFORD;              </div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>} <a class="code hl_struct" href="struct_prc_cfg_inf___type.html">PrcCfgInf_Type</a>;</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span> </div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="comment">/* PRCCFGINF Processor Configuration Information Selection Register (CFGINFOSEL) Definitions */</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span> </div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span><span class="comment">/* PRCCFGINF Processor Configuration Information Read Data Register (CFGINFORD) Definitions */</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span> <span class="comment">/* end of group PrcCfgInf_Type */</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span> </div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span> </div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span>{</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span>  __IM  uint32_t SSPSR;                  </div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span>  __IOM uint32_t CSPSR;                  </div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span>        uint32_t RESERVED0[2U];</div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span>  __IOM uint32_t ACPR;                   </div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span>        uint32_t RESERVED1[55U];</div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span>  __IOM uint32_t SPPR;                   </div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span>        uint32_t RESERVED2[131U];</div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span>  __IM  uint32_t FFSR;                   </div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span>  __IOM uint32_t FFCR;                   </div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span>  __IOM uint32_t PSCR;                   </div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>        uint32_t RESERVED3[809U];</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span>  __OM  uint32_t LAR;                    </div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>  __IM  uint32_t LSR;                    </div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>        uint32_t RESERVED4[4U];</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span>  __IM  uint32_t TYPE;                   </div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span>  __IM  uint32_t DEVTYPE;                </div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span>} <a class="code hl_struct" href="struct_t_p_i___type.html">TPI_Type</a>;</div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span> </div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span><span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga73adc86f1ee60e5b75d963361535ed24"> 1786</a></span><span class="preprocessor">#define TPI_ACPR_SWOSCALER_Pos              0U                                         </span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga73da1dbfb935b27bfd5473d3b041fdb5"> 1787</a></span><span class="preprocessor">#define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL </span><span class="comment">/*&lt;&lt; TPI_ACPR_SWOSCALER_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0f302797b94bb2da24052082ab630858"> 1790</a></span><span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0U                                         </span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaca085c8a954393d70dbd7240bb02cc1f"> 1791</a></span><span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_SPPR_TXMODE_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span><span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9537b8a660cc8803f57cbbee320b2fc8"> 1794</a></span><span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3U                                         </span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaaa313f980974a8cfc7dac68c4d805ab1"> 1795</a></span><span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad30fde0c058da2ffb2b0a213be7a1b5c"> 1797</a></span><span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2U                                         </span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0d6bfd263ff2fdec72d6ec9415fb1135"> 1798</a></span><span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaedf31fd453a878021b542b644e2869d2"> 1800</a></span><span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1U                                         </span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1ab6c3abe1cf6311ee07e7c479ce5f78"> 1801</a></span><span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga542ca74a081588273e6d5275ba5da6bf"> 1803</a></span><span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0U                                         </span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga63dfb09259893958962914fc3a9e3824"> 1804</a></span><span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL </span><span class="comment">/*&lt;&lt; TPI_FFSR_FlInProg_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa7ea11ba6ea75b541cd82e185c725b5b"> 1807</a></span><span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8U                                         </span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga360b413bc5da61f751546a7133c3e4dd"> 1808</a></span><span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac57b0b588a37a870573560bc6316cbcc"> 1810</a></span><span class="preprocessor">#define TPI_FFCR_FOnMan_Pos                 6U                                         </span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7aeb30af62d04e852a55c3bd64c1bd2c"> 1811</a></span><span class="preprocessor">#define TPI_FFCR_FOnMan_Msk                (0x1UL &lt;&lt; TPI_FFCR_FOnMan_Pos)              </span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6a211e3ff6b82eb558c06c05430d2fe2"> 1813</a></span><span class="preprocessor">#define TPI_FFCR_EnFmt_Pos                  0U                                         </span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6ccffb3a003583db33e3630bac1c2783"> 1814</a></span><span class="preprocessor">#define TPI_FFCR_EnFmt_Msk                 (0x3UL &lt;&lt; </span><span class="comment">/*TPI_FFCR_EnFmt_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><span class="comment">/* TPI Periodic Synchronization Control Register Definitions */</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4235dcb941b49a9e8c1f7616dc210b38"> 1817</a></span><span class="preprocessor">#define TPI_PSCR_PSCount_Pos                0U                                         </span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga017e1a8b42c9fb4c525d41bafaca9262"> 1818</a></span><span class="preprocessor">#define TPI_PSCR_PSCount_Msk               (0x1FUL </span><span class="comment">/*&lt;&lt; TPI_PSCR_PSCount_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span><span class="comment">/* TPI Software Lock Status Register Definitions */</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaca9783a5531fde10b57fb9817de37790"> 1821</a></span><span class="preprocessor">#define TPI_LSR_nTT_Pos                     1U                                         </span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaabd6c342674f066772c9d35448a301e1"> 1822</a></span><span class="preprocessor">#define TPI_LSR_nTT_Msk                    (0x1UL &lt;&lt; TPI_LSR_nTT_Pos)                  </span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga641c06d830dac7e2ff9971d95f2432a0"> 1824</a></span><span class="preprocessor">#define TPI_LSR_SLK_Pos                     1U                                         </span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab91c42714b86fe5d2b022fc8e5f3d0e6"> 1825</a></span><span class="preprocessor">#define TPI_LSR_SLK_Msk                    (0x1UL &lt;&lt; TPI_LSR_SLK_Pos)                  </span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga94c8185149817f81a6ca689f89d8193c"> 1827</a></span><span class="preprocessor">#define TPI_LSR_SLI_Pos                     0U                                         </span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gace974ad6e051759bafcfea1b8189c606"> 1828</a></span><span class="preprocessor">#define TPI_LSR_SLI_Msk                    (0x1UL </span><span class="comment">/*&lt;&lt; TPI_LSR_SLI_Pos*/</span><span class="preprocessor">)              </span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span><span class="comment">/* TPI DEVID Register Definitions */</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9f46cf1a1708575f56d6b827766277f4"> 1831</a></span><span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11U                                         </span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacecc8710a8f6a23a7d1d4f5674daf02a"> 1832</a></span><span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga675534579d9e25477bb38970e3ef973c"> 1834</a></span><span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10U                                         </span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4c3ee4b1a34ad1960a6b2d6e7e0ff942"> 1835</a></span><span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga974cccf4c958b4a45cb71c7b5de39b7b"> 1837</a></span><span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9U                                         </span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1ca84d62243e475836bba02516ba6b97"> 1838</a></span><span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3c7bb073c7ef96c2c3491c523fcb5bbe"> 1840</a></span><span class="preprocessor">#define TPI_DEVID_FIFOSZ_Pos                6U                                         </span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac7e718d8f239920d5b65e3eaa1c490df"> 1841</a></span><span class="preprocessor">#define TPI_DEVID_FIFOSZ_Msk               (0x7UL &lt;&lt; TPI_DEVID_FIFOSZ_Pos)             </span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span><span class="comment">/* TPI DEVTYPE Register Definitions */</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0c799ff892af5eb3162d152abc00af7a"> 1844</a></span><span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             4U                                         </span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5b2fd7dddaf5f64855d9c0696acd65c1"> 1845</a></span><span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL </span><span class="comment">/*&lt;&lt; TPI_DEVTYPE_SubType_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga69c4892d332755a9f64c1680497cebdd"> 1847</a></span><span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           0U                                         </span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaecbceed6d08ec586403b37ad47b38c88"> 1848</a></span><span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)         </span><span class="comment">/* end of group CMSIS_TPI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span> </div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="preprocessor">#if defined (__PMU_PRESENT) &amp;&amp; (__PMU_PRESENT == 1U)</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span>{</div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span>  __IOM uint32_t EVCNTR[__PMU_NUM_EVENTCNT];        </div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="preprocessor">#if __PMU_NUM_EVENTCNT&lt;31</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span>        uint32_t RESERVED0[31U-__PMU_NUM_EVENTCNT];</div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span>  __IOM uint32_t CCNTR;                             </div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span>        uint32_t RESERVED1[224];</div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span>  __IOM uint32_t EVTYPER[__PMU_NUM_EVENTCNT];       </div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span><span class="preprocessor">#if __PMU_NUM_EVENTCNT&lt;31</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>        uint32_t RESERVED2[31U-__PMU_NUM_EVENTCNT];</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>  __IOM uint32_t CCFILTR;                           </div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>        uint32_t RESERVED3[480];</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span>  __IOM uint32_t CNTENSET;                          </div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span>        uint32_t RESERVED4[7];</div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>  __IOM uint32_t CNTENCLR;                          </div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>        uint32_t RESERVED5[7];</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>  __IOM uint32_t INTENSET;                          </div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>        uint32_t RESERVED6[7];</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span>  __IOM uint32_t INTENCLR;                          </div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span>        uint32_t RESERVED7[7];</div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span>  __IOM uint32_t OVSCLR;                            </div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span>        uint32_t RESERVED8[7];</div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span>  __IOM uint32_t SWINC;                             </div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span>        uint32_t RESERVED9[7];</div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span>  __IOM uint32_t OVSSET;                            </div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span>        uint32_t RESERVED10[79];</div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span>  __IOM uint32_t TYPE;                              </div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>  __IOM uint32_t CTRL;                              </div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>        uint32_t RESERVED11[108];</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>  __IOM uint32_t AUTHSTATUS;                        </div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>  __IOM uint32_t DEVARCH;                           </div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>        uint32_t RESERVED12[3];</div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span>  __IOM uint32_t DEVTYPE;                           </div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span>  __IOM uint32_t PIDR4;                             </div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span>        uint32_t RESERVED13[3];</div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>  __IOM uint32_t PIDR0;                             </div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>  __IOM uint32_t PIDR1;                             </div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span>  __IOM uint32_t PIDR2;                             </div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span>  __IOM uint32_t PIDR3;                             </div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span>  __IOM uint32_t CIDR0;                             </div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span>  __IOM uint32_t CIDR1;                             </div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span>  __IOM uint32_t CIDR2;                             </div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span>  __IOM uint32_t CIDR3;                             </div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span>} PMU_Type;</div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span> </div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span><span class="preprocessor">#define PMU_EVCNTR_CNT_Pos                    0U                                           </span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span><span class="preprocessor">#define PMU_EVCNTR_CNT_Msk                   (0xFFFFUL </span><span class="comment">/*&lt;&lt; PMU_EVCNTRx_CNT_Pos*/</span><span class="preprocessor">)         </span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span><span class="preprocessor">#define PMU_EVTYPER_EVENTTOCNT_Pos            0U                                           </span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span><span class="preprocessor">#define PMU_EVTYPER_EVENTTOCNT_Msk           (0xFFFFUL </span><span class="comment">/*&lt;&lt; EVTYPERx_EVENTTOCNT_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span><span class="preprocessor">#define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           </span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="preprocessor">#define PMU_CNTENSET_CNT0_ENABLE_Msk         (1UL </span><span class="comment">/*&lt;&lt; PMU_CNTENSET_CNT0_ENABLE_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="preprocessor">#define PMU_CNTENSET_CNT1_ENABLE_Pos          1U                                           </span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="preprocessor">#define PMU_CNTENSET_CNT1_ENABLE_Msk         (1UL &lt;&lt; PMU_CNTENSET_CNT1_ENABLE_Pos)         </span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span><span class="preprocessor">#define PMU_CNTENSET_CNT2_ENABLE_Pos          2U                                           </span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span><span class="preprocessor">#define PMU_CNTENSET_CNT2_ENABLE_Msk         (1UL &lt;&lt; PMU_CNTENSET_CNT2_ENABLE_Pos)         </span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span><span class="preprocessor">#define PMU_CNTENSET_CNT3_ENABLE_Pos          3U                                           </span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span><span class="preprocessor">#define PMU_CNTENSET_CNT3_ENABLE_Msk         (1UL &lt;&lt; PMU_CNTENSET_CNT3_ENABLE_Pos)         </span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span><span class="preprocessor">#define PMU_CNTENSET_CNT4_ENABLE_Pos          4U                                           </span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span><span class="preprocessor">#define PMU_CNTENSET_CNT4_ENABLE_Msk         (1UL &lt;&lt; PMU_CNTENSET_CNT4_ENABLE_Pos)         </span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="preprocessor">#define PMU_CNTENSET_CNT5_ENABLE_Pos          5U                                           </span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><span class="preprocessor">#define PMU_CNTENSET_CNT5_ENABLE_Msk         (1UL &lt;&lt; PMU_CNTENSET_CNT5_ENABLE_Pos)         </span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span><span class="preprocessor">#define PMU_CNTENSET_CNT6_ENABLE_Pos          6U                                           </span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span><span class="preprocessor">#define PMU_CNTENSET_CNT6_ENABLE_Msk         (1UL &lt;&lt; PMU_CNTENSET_CNT6_ENABLE_Pos)         </span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span><span class="preprocessor">#define PMU_CNTENSET_CNT7_ENABLE_Pos          7U                                           </span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="preprocessor">#define PMU_CNTENSET_CNT7_ENABLE_Msk         (1UL &lt;&lt; PMU_CNTENSET_CNT7_ENABLE_Pos)         </span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><span class="preprocessor">#define PMU_CNTENSET_CNT8_ENABLE_Pos          8U                                           </span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><span class="preprocessor">#define PMU_CNTENSET_CNT8_ENABLE_Msk         (1UL &lt;&lt; PMU_CNTENSET_CNT8_ENABLE_Pos)         </span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span><span class="preprocessor">#define PMU_CNTENSET_CNT9_ENABLE_Pos          9U                                           </span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span><span class="preprocessor">#define PMU_CNTENSET_CNT9_ENABLE_Msk         (1UL &lt;&lt; PMU_CNTENSET_CNT9_ENABLE_Pos)         </span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span><span class="preprocessor">#define PMU_CNTENSET_CNT10_ENABLE_Pos         10U                                          </span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span><span class="preprocessor">#define PMU_CNTENSET_CNT10_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CNT10_ENABLE_Pos)        </span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span><span class="preprocessor">#define PMU_CNTENSET_CNT11_ENABLE_Pos         11U                                          </span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span><span class="preprocessor">#define PMU_CNTENSET_CNT11_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CNT11_ENABLE_Pos)        </span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><span class="preprocessor">#define PMU_CNTENSET_CNT12_ENABLE_Pos         12U                                          </span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><span class="preprocessor">#define PMU_CNTENSET_CNT12_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CNT12_ENABLE_Pos)        </span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><span class="preprocessor">#define PMU_CNTENSET_CNT13_ENABLE_Pos         13U                                          </span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span><span class="preprocessor">#define PMU_CNTENSET_CNT13_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CNT13_ENABLE_Pos)        </span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span><span class="preprocessor">#define PMU_CNTENSET_CNT14_ENABLE_Pos         14U                                          </span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span><span class="preprocessor">#define PMU_CNTENSET_CNT14_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CNT14_ENABLE_Pos)        </span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span><span class="preprocessor">#define PMU_CNTENSET_CNT15_ENABLE_Pos         15U                                          </span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><span class="preprocessor">#define PMU_CNTENSET_CNT15_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CNT15_ENABLE_Pos)        </span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span><span class="preprocessor">#define PMU_CNTENSET_CNT16_ENABLE_Pos         16U                                          </span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span><span class="preprocessor">#define PMU_CNTENSET_CNT16_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CNT16_ENABLE_Pos)        </span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span><span class="preprocessor">#define PMU_CNTENSET_CNT17_ENABLE_Pos         17U                                          </span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="preprocessor">#define PMU_CNTENSET_CNT17_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CNT17_ENABLE_Pos)        </span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="preprocessor">#define PMU_CNTENSET_CNT18_ENABLE_Pos         18U                                          </span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span><span class="preprocessor">#define PMU_CNTENSET_CNT18_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CNT18_ENABLE_Pos)        </span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span><span class="preprocessor">#define PMU_CNTENSET_CNT19_ENABLE_Pos         19U                                          </span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span><span class="preprocessor">#define PMU_CNTENSET_CNT19_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CNT19_ENABLE_Pos)        </span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span><span class="preprocessor">#define PMU_CNTENSET_CNT20_ENABLE_Pos         20U                                          </span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span><span class="preprocessor">#define PMU_CNTENSET_CNT20_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CNT20_ENABLE_Pos)        </span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span><span class="preprocessor">#define PMU_CNTENSET_CNT21_ENABLE_Pos         21U                                          </span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span><span class="preprocessor">#define PMU_CNTENSET_CNT21_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CNT21_ENABLE_Pos)        </span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span><span class="preprocessor">#define PMU_CNTENSET_CNT22_ENABLE_Pos         22U                                          </span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><span class="preprocessor">#define PMU_CNTENSET_CNT22_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CNT22_ENABLE_Pos)        </span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span><span class="preprocessor">#define PMU_CNTENSET_CNT23_ENABLE_Pos         23U                                          </span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span><span class="preprocessor">#define PMU_CNTENSET_CNT23_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CNT23_ENABLE_Pos)        </span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span><span class="preprocessor">#define PMU_CNTENSET_CNT24_ENABLE_Pos         24U                                          </span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span><span class="preprocessor">#define PMU_CNTENSET_CNT24_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CNT24_ENABLE_Pos)        </span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span><span class="preprocessor">#define PMU_CNTENSET_CNT25_ENABLE_Pos         25U                                          </span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span><span class="preprocessor">#define PMU_CNTENSET_CNT25_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CNT25_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="preprocessor">#define PMU_CNTENSET_CNT26_ENABLE_Pos         26U                                          </span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="preprocessor">#define PMU_CNTENSET_CNT26_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CNT26_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span><span class="preprocessor">#define PMU_CNTENSET_CNT27_ENABLE_Pos         27U                                          </span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span><span class="preprocessor">#define PMU_CNTENSET_CNT27_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CNT27_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span><span class="preprocessor">#define PMU_CNTENSET_CNT28_ENABLE_Pos         28U                                          </span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span><span class="preprocessor">#define PMU_CNTENSET_CNT28_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CNT28_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span><span class="preprocessor">#define PMU_CNTENSET_CNT29_ENABLE_Pos         29U                                          </span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span><span class="preprocessor">#define PMU_CNTENSET_CNT29_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CNT29_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span><span class="preprocessor">#define PMU_CNTENSET_CNT30_ENABLE_Pos         30U                                          </span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><span class="preprocessor">#define PMU_CNTENSET_CNT30_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CNT30_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span><span class="preprocessor">#define PMU_CNTENSET_CCNTR_ENABLE_Pos         31U                                          </span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span><span class="preprocessor">#define PMU_CNTENSET_CCNTR_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENSET_CCNTR_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span><span class="preprocessor">#define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           </span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span><span class="preprocessor">#define PMU_CNTENCLR_CNT0_ENABLE_Msk         (1UL </span><span class="comment">/*&lt;&lt; PMU_CNTENCLR_CNT0_ENABLE_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="preprocessor">#define PMU_CNTENCLR_CNT1_ENABLE_Pos          1U                                           </span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="preprocessor">#define PMU_CNTENCLR_CNT1_ENABLE_Msk         (1UL &lt;&lt; PMU_CNTENCLR_CNT1_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span><span class="preprocessor">#define PMU_CNTENCLR_CNT2_ENABLE_Pos          2U                                           </span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span><span class="preprocessor">#define PMU_CNTENCLR_CNT2_ENABLE_Msk         (1UL &lt;&lt; PMU_CNTENCLR_CNT2_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span><span class="preprocessor">#define PMU_CNTENCLR_CNT3_ENABLE_Pos          3U                                           </span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span><span class="preprocessor">#define PMU_CNTENCLR_CNT3_ENABLE_Msk         (1UL &lt;&lt; PMU_CNTENCLR_CNT3_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span><span class="preprocessor">#define PMU_CNTENCLR_CNT4_ENABLE_Pos          4U                                           </span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span><span class="preprocessor">#define PMU_CNTENCLR_CNT4_ENABLE_Msk         (1UL &lt;&lt; PMU_CNTENCLR_CNT4_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><span class="preprocessor">#define PMU_CNTENCLR_CNT5_ENABLE_Pos          5U                                           </span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span><span class="preprocessor">#define PMU_CNTENCLR_CNT5_ENABLE_Msk         (1UL &lt;&lt; PMU_CNTENCLR_CNT5_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="preprocessor">#define PMU_CNTENCLR_CNT6_ENABLE_Pos          6U                                           </span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span><span class="preprocessor">#define PMU_CNTENCLR_CNT6_ENABLE_Msk         (1UL &lt;&lt; PMU_CNTENCLR_CNT6_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span><span class="preprocessor">#define PMU_CNTENCLR_CNT7_ENABLE_Pos          7U                                           </span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span><span class="preprocessor">#define PMU_CNTENCLR_CNT7_ENABLE_Msk         (1UL &lt;&lt; PMU_CNTENCLR_CNT7_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span><span class="preprocessor">#define PMU_CNTENCLR_CNT8_ENABLE_Pos          8U                                           </span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span><span class="preprocessor">#define PMU_CNTENCLR_CNT8_ENABLE_Msk         (1UL &lt;&lt; PMU_CNTENCLR_CNT8_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span><span class="preprocessor">#define PMU_CNTENCLR_CNT9_ENABLE_Pos          9U                                           </span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><span class="preprocessor">#define PMU_CNTENCLR_CNT9_ENABLE_Msk         (1UL &lt;&lt; PMU_CNTENCLR_CNT9_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span><span class="preprocessor">#define PMU_CNTENCLR_CNT10_ENABLE_Pos         10U                                          </span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span><span class="preprocessor">#define PMU_CNTENCLR_CNT10_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CNT10_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="preprocessor">#define PMU_CNTENCLR_CNT11_ENABLE_Pos         11U                                          </span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="preprocessor">#define PMU_CNTENCLR_CNT11_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CNT11_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><span class="preprocessor">#define PMU_CNTENCLR_CNT12_ENABLE_Pos         12U                                          </span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="preprocessor">#define PMU_CNTENCLR_CNT12_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CNT12_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><span class="preprocessor">#define PMU_CNTENCLR_CNT13_ENABLE_Pos         13U                                          </span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="preprocessor">#define PMU_CNTENCLR_CNT13_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CNT13_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="preprocessor">#define PMU_CNTENCLR_CNT14_ENABLE_Pos         14U                                          </span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span><span class="preprocessor">#define PMU_CNTENCLR_CNT14_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CNT14_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="preprocessor">#define PMU_CNTENCLR_CNT15_ENABLE_Pos         15U                                          </span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><span class="preprocessor">#define PMU_CNTENCLR_CNT15_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CNT15_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="preprocessor">#define PMU_CNTENCLR_CNT16_ENABLE_Pos         16U                                          </span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span><span class="preprocessor">#define PMU_CNTENCLR_CNT16_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CNT16_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span><span class="preprocessor">#define PMU_CNTENCLR_CNT17_ENABLE_Pos         17U                                          </span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span><span class="preprocessor">#define PMU_CNTENCLR_CNT17_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CNT17_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span><span class="preprocessor">#define PMU_CNTENCLR_CNT18_ENABLE_Pos         18U                                          </span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="preprocessor">#define PMU_CNTENCLR_CNT18_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CNT18_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="preprocessor">#define PMU_CNTENCLR_CNT19_ENABLE_Pos         19U                                          </span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="preprocessor">#define PMU_CNTENCLR_CNT19_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CNT19_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span><span class="preprocessor">#define PMU_CNTENCLR_CNT20_ENABLE_Pos         20U                                          </span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="preprocessor">#define PMU_CNTENCLR_CNT20_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CNT20_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span><span class="preprocessor">#define PMU_CNTENCLR_CNT21_ENABLE_Pos         21U                                          </span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span><span class="preprocessor">#define PMU_CNTENCLR_CNT21_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CNT21_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span><span class="preprocessor">#define PMU_CNTENCLR_CNT22_ENABLE_Pos         22U                                          </span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="preprocessor">#define PMU_CNTENCLR_CNT22_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CNT22_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="preprocessor">#define PMU_CNTENCLR_CNT23_ENABLE_Pos         23U                                          </span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><span class="preprocessor">#define PMU_CNTENCLR_CNT23_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CNT23_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span><span class="preprocessor">#define PMU_CNTENCLR_CNT24_ENABLE_Pos         24U                                          </span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span><span class="preprocessor">#define PMU_CNTENCLR_CNT24_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CNT24_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span><span class="preprocessor">#define PMU_CNTENCLR_CNT25_ENABLE_Pos         25U                                          </span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span><span class="preprocessor">#define PMU_CNTENCLR_CNT25_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CNT25_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span><span class="preprocessor">#define PMU_CNTENCLR_CNT26_ENABLE_Pos         26U                                          </span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span><span class="preprocessor">#define PMU_CNTENCLR_CNT26_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CNT26_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span><span class="preprocessor">#define PMU_CNTENCLR_CNT27_ENABLE_Pos         27U                                          </span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="preprocessor">#define PMU_CNTENCLR_CNT27_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CNT27_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span><span class="preprocessor">#define PMU_CNTENCLR_CNT28_ENABLE_Pos         28U                                          </span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span><span class="preprocessor">#define PMU_CNTENCLR_CNT28_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CNT28_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><span class="preprocessor">#define PMU_CNTENCLR_CNT29_ENABLE_Pos         29U                                          </span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span><span class="preprocessor">#define PMU_CNTENCLR_CNT29_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CNT29_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span><span class="preprocessor">#define PMU_CNTENCLR_CNT30_ENABLE_Pos         30U                                          </span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span><span class="preprocessor">#define PMU_CNTENCLR_CNT30_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CNT30_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span><span class="preprocessor">#define PMU_CNTENCLR_CCNTR_ENABLE_Pos         31U                                          </span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span><span class="preprocessor">#define PMU_CNTENCLR_CCNTR_ENABLE_Msk        (1UL &lt;&lt; PMU_CNTENCLR_CCNTR_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span><span class="preprocessor">#define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           </span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span><span class="preprocessor">#define PMU_INTENSET_CNT0_ENABLE_Msk         (1UL </span><span class="comment">/*&lt;&lt; PMU_INTENSET_CNT0_ENABLE_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span><span class="preprocessor">#define PMU_INTENSET_CNT1_ENABLE_Pos          1U                                           </span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span><span class="preprocessor">#define PMU_INTENSET_CNT1_ENABLE_Msk         (1UL &lt;&lt; PMU_INTENSET_CNT1_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="preprocessor">#define PMU_INTENSET_CNT2_ENABLE_Pos          2U                                           </span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="preprocessor">#define PMU_INTENSET_CNT2_ENABLE_Msk         (1UL &lt;&lt; PMU_INTENSET_CNT2_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="preprocessor">#define PMU_INTENSET_CNT3_ENABLE_Pos          3U                                           </span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span><span class="preprocessor">#define PMU_INTENSET_CNT3_ENABLE_Msk         (1UL &lt;&lt; PMU_INTENSET_CNT3_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span><span class="preprocessor">#define PMU_INTENSET_CNT4_ENABLE_Pos          4U                                           </span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span><span class="preprocessor">#define PMU_INTENSET_CNT4_ENABLE_Msk         (1UL &lt;&lt; PMU_INTENSET_CNT4_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span><span class="preprocessor">#define PMU_INTENSET_CNT5_ENABLE_Pos          5U                                           </span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span><span class="preprocessor">#define PMU_INTENSET_CNT5_ENABLE_Msk         (1UL &lt;&lt; PMU_INTENSET_CNT5_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span><span class="preprocessor">#define PMU_INTENSET_CNT6_ENABLE_Pos          6U                                           </span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span><span class="preprocessor">#define PMU_INTENSET_CNT6_ENABLE_Msk         (1UL &lt;&lt; PMU_INTENSET_CNT6_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><span class="preprocessor">#define PMU_INTENSET_CNT7_ENABLE_Pos          7U                                           </span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span><span class="preprocessor">#define PMU_INTENSET_CNT7_ENABLE_Msk         (1UL &lt;&lt; PMU_INTENSET_CNT7_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span><span class="preprocessor">#define PMU_INTENSET_CNT8_ENABLE_Pos          8U                                           </span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span><span class="preprocessor">#define PMU_INTENSET_CNT8_ENABLE_Msk         (1UL &lt;&lt; PMU_INTENSET_CNT8_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span><span class="preprocessor">#define PMU_INTENSET_CNT9_ENABLE_Pos          9U                                           </span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span><span class="preprocessor">#define PMU_INTENSET_CNT9_ENABLE_Msk         (1UL &lt;&lt; PMU_INTENSET_CNT9_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span><span class="preprocessor">#define PMU_INTENSET_CNT10_ENABLE_Pos         10U                                          </span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span><span class="preprocessor">#define PMU_INTENSET_CNT10_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENSET_CNT10_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span><span class="preprocessor">#define PMU_INTENSET_CNT11_ENABLE_Pos         11U                                          </span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span><span class="preprocessor">#define PMU_INTENSET_CNT11_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENSET_CNT11_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span><span class="preprocessor">#define PMU_INTENSET_CNT12_ENABLE_Pos         12U                                          </span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span><span class="preprocessor">#define PMU_INTENSET_CNT12_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENSET_CNT12_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="preprocessor">#define PMU_INTENSET_CNT13_ENABLE_Pos         13U                                          </span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span><span class="preprocessor">#define PMU_INTENSET_CNT13_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENSET_CNT13_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span><span class="preprocessor">#define PMU_INTENSET_CNT14_ENABLE_Pos         14U                                          </span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span><span class="preprocessor">#define PMU_INTENSET_CNT14_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENSET_CNT14_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span><span class="preprocessor">#define PMU_INTENSET_CNT15_ENABLE_Pos         15U                                          </span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span><span class="preprocessor">#define PMU_INTENSET_CNT15_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENSET_CNT15_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="preprocessor">#define PMU_INTENSET_CNT16_ENABLE_Pos         16U                                          </span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span><span class="preprocessor">#define PMU_INTENSET_CNT16_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENSET_CNT16_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span><span class="preprocessor">#define PMU_INTENSET_CNT17_ENABLE_Pos         17U                                          </span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span><span class="preprocessor">#define PMU_INTENSET_CNT17_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENSET_CNT17_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span><span class="preprocessor">#define PMU_INTENSET_CNT18_ENABLE_Pos         18U                                          </span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span><span class="preprocessor">#define PMU_INTENSET_CNT18_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENSET_CNT18_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span><span class="preprocessor">#define PMU_INTENSET_CNT19_ENABLE_Pos         19U                                          </span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span><span class="preprocessor">#define PMU_INTENSET_CNT19_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENSET_CNT19_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span><span class="preprocessor">#define PMU_INTENSET_CNT20_ENABLE_Pos         20U                                          </span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span><span class="preprocessor">#define PMU_INTENSET_CNT20_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENSET_CNT20_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span><span class="preprocessor">#define PMU_INTENSET_CNT21_ENABLE_Pos         21U                                          </span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span><span class="preprocessor">#define PMU_INTENSET_CNT21_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENSET_CNT21_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span><span class="preprocessor">#define PMU_INTENSET_CNT22_ENABLE_Pos         22U                                          </span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span><span class="preprocessor">#define PMU_INTENSET_CNT22_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENSET_CNT22_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span><span class="preprocessor">#define PMU_INTENSET_CNT23_ENABLE_Pos         23U                                          </span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span><span class="preprocessor">#define PMU_INTENSET_CNT23_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENSET_CNT23_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span><span class="preprocessor">#define PMU_INTENSET_CNT24_ENABLE_Pos         24U                                          </span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span><span class="preprocessor">#define PMU_INTENSET_CNT24_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENSET_CNT24_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span><span class="preprocessor">#define PMU_INTENSET_CNT25_ENABLE_Pos         25U                                          </span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span><span class="preprocessor">#define PMU_INTENSET_CNT25_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENSET_CNT25_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span><span class="preprocessor">#define PMU_INTENSET_CNT26_ENABLE_Pos         26U                                          </span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="preprocessor">#define PMU_INTENSET_CNT26_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENSET_CNT26_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span><span class="preprocessor">#define PMU_INTENSET_CNT27_ENABLE_Pos         27U                                          </span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span><span class="preprocessor">#define PMU_INTENSET_CNT27_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENSET_CNT27_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span><span class="preprocessor">#define PMU_INTENSET_CNT28_ENABLE_Pos         28U                                          </span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span><span class="preprocessor">#define PMU_INTENSET_CNT28_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENSET_CNT28_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span><span class="preprocessor">#define PMU_INTENSET_CNT29_ENABLE_Pos         29U                                          </span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span><span class="preprocessor">#define PMU_INTENSET_CNT29_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENSET_CNT29_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span><span class="preprocessor">#define PMU_INTENSET_CNT30_ENABLE_Pos         30U                                          </span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span><span class="preprocessor">#define PMU_INTENSET_CNT30_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENSET_CNT30_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span><span class="preprocessor">#define PMU_INTENSET_CYCCNT_ENABLE_Pos        31U                                          </span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span><span class="preprocessor">#define PMU_INTENSET_CCYCNT_ENABLE_Msk       (1UL &lt;&lt; PMU_INTENSET_CYCCNT_ENABLE_Pos)       </span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span><span class="preprocessor">#define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           </span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><span class="preprocessor">#define PMU_INTENCLR_CNT0_ENABLE_Msk         (1UL </span><span class="comment">/*&lt;&lt; PMU_INTENCLR_CNT0_ENABLE_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="preprocessor">#define PMU_INTENCLR_CNT1_ENABLE_Pos          1U                                           </span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span><span class="preprocessor">#define PMU_INTENCLR_CNT1_ENABLE_Msk         (1UL &lt;&lt; PMU_INTENCLR_CNT1_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span><span class="preprocessor">#define PMU_INTENCLR_CNT2_ENABLE_Pos          2U                                           </span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span><span class="preprocessor">#define PMU_INTENCLR_CNT2_ENABLE_Msk         (1UL &lt;&lt; PMU_INTENCLR_CNT2_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span><span class="preprocessor">#define PMU_INTENCLR_CNT3_ENABLE_Pos          3U                                           </span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span><span class="preprocessor">#define PMU_INTENCLR_CNT3_ENABLE_Msk         (1UL &lt;&lt; PMU_INTENCLR_CNT3_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span><span class="preprocessor">#define PMU_INTENCLR_CNT4_ENABLE_Pos          4U                                           </span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span><span class="preprocessor">#define PMU_INTENCLR_CNT4_ENABLE_Msk         (1UL &lt;&lt; PMU_INTENCLR_CNT4_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span><span class="preprocessor">#define PMU_INTENCLR_CNT5_ENABLE_Pos          5U                                           </span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span><span class="preprocessor">#define PMU_INTENCLR_CNT5_ENABLE_Msk         (1UL &lt;&lt; PMU_INTENCLR_CNT5_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span><span class="preprocessor">#define PMU_INTENCLR_CNT6_ENABLE_Pos          6U                                           </span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span><span class="preprocessor">#define PMU_INTENCLR_CNT6_ENABLE_Msk         (1UL &lt;&lt; PMU_INTENCLR_CNT6_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span><span class="preprocessor">#define PMU_INTENCLR_CNT7_ENABLE_Pos          7U                                           </span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span><span class="preprocessor">#define PMU_INTENCLR_CNT7_ENABLE_Msk         (1UL &lt;&lt; PMU_INTENCLR_CNT7_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span><span class="preprocessor">#define PMU_INTENCLR_CNT8_ENABLE_Pos          8U                                           </span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span><span class="preprocessor">#define PMU_INTENCLR_CNT8_ENABLE_Msk         (1UL &lt;&lt; PMU_INTENCLR_CNT8_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span><span class="preprocessor">#define PMU_INTENCLR_CNT9_ENABLE_Pos          9U                                           </span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span><span class="preprocessor">#define PMU_INTENCLR_CNT9_ENABLE_Msk         (1UL &lt;&lt; PMU_INTENCLR_CNT9_ENABLE_Pos)         </span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span><span class="preprocessor">#define PMU_INTENCLR_CNT10_ENABLE_Pos         10U                                          </span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span><span class="preprocessor">#define PMU_INTENCLR_CNT10_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENCLR_CNT10_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span><span class="preprocessor">#define PMU_INTENCLR_CNT11_ENABLE_Pos         11U                                          </span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span><span class="preprocessor">#define PMU_INTENCLR_CNT11_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENCLR_CNT11_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span><span class="preprocessor">#define PMU_INTENCLR_CNT12_ENABLE_Pos         12U                                          </span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span><span class="preprocessor">#define PMU_INTENCLR_CNT12_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENCLR_CNT12_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span><span class="preprocessor">#define PMU_INTENCLR_CNT13_ENABLE_Pos         13U                                          </span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span><span class="preprocessor">#define PMU_INTENCLR_CNT13_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENCLR_CNT13_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span><span class="preprocessor">#define PMU_INTENCLR_CNT14_ENABLE_Pos         14U                                          </span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span><span class="preprocessor">#define PMU_INTENCLR_CNT14_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENCLR_CNT14_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span><span class="preprocessor">#define PMU_INTENCLR_CNT15_ENABLE_Pos         15U                                          </span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span><span class="preprocessor">#define PMU_INTENCLR_CNT15_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENCLR_CNT15_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span><span class="preprocessor">#define PMU_INTENCLR_CNT16_ENABLE_Pos         16U                                          </span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span><span class="preprocessor">#define PMU_INTENCLR_CNT16_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENCLR_CNT16_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span><span class="preprocessor">#define PMU_INTENCLR_CNT17_ENABLE_Pos         17U                                          </span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span><span class="preprocessor">#define PMU_INTENCLR_CNT17_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENCLR_CNT17_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span><span class="preprocessor">#define PMU_INTENCLR_CNT18_ENABLE_Pos         18U                                          </span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span><span class="preprocessor">#define PMU_INTENCLR_CNT18_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENCLR_CNT18_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span><span class="preprocessor">#define PMU_INTENCLR_CNT19_ENABLE_Pos         19U                                          </span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span><span class="preprocessor">#define PMU_INTENCLR_CNT19_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENCLR_CNT19_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span><span class="preprocessor">#define PMU_INTENCLR_CNT20_ENABLE_Pos         20U                                          </span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span><span class="preprocessor">#define PMU_INTENCLR_CNT20_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENCLR_CNT20_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span><span class="preprocessor">#define PMU_INTENCLR_CNT21_ENABLE_Pos         21U                                          </span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span><span class="preprocessor">#define PMU_INTENCLR_CNT21_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENCLR_CNT21_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span><span class="preprocessor">#define PMU_INTENCLR_CNT22_ENABLE_Pos         22U                                          </span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span><span class="preprocessor">#define PMU_INTENCLR_CNT22_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENCLR_CNT22_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span><span class="preprocessor">#define PMU_INTENCLR_CNT23_ENABLE_Pos         23U                                          </span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span><span class="preprocessor">#define PMU_INTENCLR_CNT23_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENCLR_CNT23_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span><span class="preprocessor">#define PMU_INTENCLR_CNT24_ENABLE_Pos         24U                                          </span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span><span class="preprocessor">#define PMU_INTENCLR_CNT24_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENCLR_CNT24_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span><span class="preprocessor">#define PMU_INTENCLR_CNT25_ENABLE_Pos         25U                                          </span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span><span class="preprocessor">#define PMU_INTENCLR_CNT25_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENCLR_CNT25_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span><span class="preprocessor">#define PMU_INTENCLR_CNT26_ENABLE_Pos         26U                                          </span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span><span class="preprocessor">#define PMU_INTENCLR_CNT26_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENCLR_CNT26_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span><span class="preprocessor">#define PMU_INTENCLR_CNT27_ENABLE_Pos         27U                                          </span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span><span class="preprocessor">#define PMU_INTENCLR_CNT27_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENCLR_CNT27_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span><span class="preprocessor">#define PMU_INTENCLR_CNT28_ENABLE_Pos         28U                                          </span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span><span class="preprocessor">#define PMU_INTENCLR_CNT28_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENCLR_CNT28_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span><span class="preprocessor">#define PMU_INTENCLR_CNT29_ENABLE_Pos         29U                                          </span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span><span class="preprocessor">#define PMU_INTENCLR_CNT29_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENCLR_CNT29_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span><span class="preprocessor">#define PMU_INTENCLR_CNT30_ENABLE_Pos         30U                                          </span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span><span class="preprocessor">#define PMU_INTENCLR_CNT30_ENABLE_Msk        (1UL &lt;&lt; PMU_INTENCLR_CNT30_ENABLE_Pos)        </span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span><span class="preprocessor">#define PMU_INTENCLR_CYCCNT_ENABLE_Pos        31U                                          </span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span><span class="preprocessor">#define PMU_INTENCLR_CYCCNT_ENABLE_Msk       (1UL &lt;&lt; PMU_INTENCLR_CYCCNT_ENABLE_Pos)       </span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span><span class="preprocessor">#define PMU_OVSSET_CNT0_STATUS_Pos            0U                                           </span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span><span class="preprocessor">#define PMU_OVSSET_CNT0_STATUS_Msk           (1UL </span><span class="comment">/*&lt;&lt; PMU_OVSSET_CNT0_STATUS_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span><span class="preprocessor">#define PMU_OVSSET_CNT1_STATUS_Pos            1U                                           </span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span><span class="preprocessor">#define PMU_OVSSET_CNT1_STATUS_Msk           (1UL &lt;&lt; PMU_OVSSET_CNT1_STATUS_Pos)           </span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span><span class="preprocessor">#define PMU_OVSSET_CNT2_STATUS_Pos            2U                                           </span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span><span class="preprocessor">#define PMU_OVSSET_CNT2_STATUS_Msk           (1UL &lt;&lt; PMU_OVSSET_CNT2_STATUS_Pos)           </span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span><span class="preprocessor">#define PMU_OVSSET_CNT3_STATUS_Pos            3U                                           </span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span><span class="preprocessor">#define PMU_OVSSET_CNT3_STATUS_Msk           (1UL &lt;&lt; PMU_OVSSET_CNT3_STATUS_Pos)           </span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="preprocessor">#define PMU_OVSSET_CNT4_STATUS_Pos            4U                                           </span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span><span class="preprocessor">#define PMU_OVSSET_CNT4_STATUS_Msk           (1UL &lt;&lt; PMU_OVSSET_CNT4_STATUS_Pos)           </span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span><span class="preprocessor">#define PMU_OVSSET_CNT5_STATUS_Pos            5U                                           </span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span><span class="preprocessor">#define PMU_OVSSET_CNT5_STATUS_Msk           (1UL &lt;&lt; PMU_OVSSET_CNT5_STATUS_Pos)           </span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span><span class="preprocessor">#define PMU_OVSSET_CNT6_STATUS_Pos            6U                                           </span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span><span class="preprocessor">#define PMU_OVSSET_CNT6_STATUS_Msk           (1UL &lt;&lt; PMU_OVSSET_CNT6_STATUS_Pos)           </span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span><span class="preprocessor">#define PMU_OVSSET_CNT7_STATUS_Pos            7U                                           </span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span><span class="preprocessor">#define PMU_OVSSET_CNT7_STATUS_Msk           (1UL &lt;&lt; PMU_OVSSET_CNT7_STATUS_Pos)           </span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span><span class="preprocessor">#define PMU_OVSSET_CNT8_STATUS_Pos            8U                                           </span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span><span class="preprocessor">#define PMU_OVSSET_CNT8_STATUS_Msk           (1UL &lt;&lt; PMU_OVSSET_CNT8_STATUS_Pos)           </span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span><span class="preprocessor">#define PMU_OVSSET_CNT9_STATUS_Pos            9U                                           </span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span><span class="preprocessor">#define PMU_OVSSET_CNT9_STATUS_Msk           (1UL &lt;&lt; PMU_OVSSET_CNT9_STATUS_Pos)           </span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span><span class="preprocessor">#define PMU_OVSSET_CNT10_STATUS_Pos           10U                                          </span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span><span class="preprocessor">#define PMU_OVSSET_CNT10_STATUS_Msk          (1UL &lt;&lt; PMU_OVSSET_CNT10_STATUS_Pos)          </span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span><span class="preprocessor">#define PMU_OVSSET_CNT11_STATUS_Pos           11U                                          </span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span><span class="preprocessor">#define PMU_OVSSET_CNT11_STATUS_Msk          (1UL &lt;&lt; PMU_OVSSET_CNT11_STATUS_Pos)          </span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span><span class="preprocessor">#define PMU_OVSSET_CNT12_STATUS_Pos           12U                                          </span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span><span class="preprocessor">#define PMU_OVSSET_CNT12_STATUS_Msk          (1UL &lt;&lt; PMU_OVSSET_CNT12_STATUS_Pos)          </span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="preprocessor">#define PMU_OVSSET_CNT13_STATUS_Pos           13U                                          </span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span><span class="preprocessor">#define PMU_OVSSET_CNT13_STATUS_Msk          (1UL &lt;&lt; PMU_OVSSET_CNT13_STATUS_Pos)          </span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span><span class="preprocessor">#define PMU_OVSSET_CNT14_STATUS_Pos           14U                                          </span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span><span class="preprocessor">#define PMU_OVSSET_CNT14_STATUS_Msk          (1UL &lt;&lt; PMU_OVSSET_CNT14_STATUS_Pos)          </span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span><span class="preprocessor">#define PMU_OVSSET_CNT15_STATUS_Pos           15U                                          </span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span><span class="preprocessor">#define PMU_OVSSET_CNT15_STATUS_Msk          (1UL &lt;&lt; PMU_OVSSET_CNT15_STATUS_Pos)          </span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span><span class="preprocessor">#define PMU_OVSSET_CNT16_STATUS_Pos           16U                                          </span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span><span class="preprocessor">#define PMU_OVSSET_CNT16_STATUS_Msk          (1UL &lt;&lt; PMU_OVSSET_CNT16_STATUS_Pos)          </span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span><span class="preprocessor">#define PMU_OVSSET_CNT17_STATUS_Pos           17U                                          </span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span><span class="preprocessor">#define PMU_OVSSET_CNT17_STATUS_Msk          (1UL &lt;&lt; PMU_OVSSET_CNT17_STATUS_Pos)          </span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span><span class="preprocessor">#define PMU_OVSSET_CNT18_STATUS_Pos           18U                                          </span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span><span class="preprocessor">#define PMU_OVSSET_CNT18_STATUS_Msk          (1UL &lt;&lt; PMU_OVSSET_CNT18_STATUS_Pos)          </span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span><span class="preprocessor">#define PMU_OVSSET_CNT19_STATUS_Pos           19U                                          </span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span><span class="preprocessor">#define PMU_OVSSET_CNT19_STATUS_Msk          (1UL &lt;&lt; PMU_OVSSET_CNT19_STATUS_Pos)          </span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span><span class="preprocessor">#define PMU_OVSSET_CNT20_STATUS_Pos           20U                                          </span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span><span class="preprocessor">#define PMU_OVSSET_CNT20_STATUS_Msk          (1UL &lt;&lt; PMU_OVSSET_CNT20_STATUS_Pos)          </span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span><span class="preprocessor">#define PMU_OVSSET_CNT21_STATUS_Pos           21U                                          </span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span><span class="preprocessor">#define PMU_OVSSET_CNT21_STATUS_Msk          (1UL &lt;&lt; PMU_OVSSET_CNT21_STATUS_Pos)          </span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span><span class="preprocessor">#define PMU_OVSSET_CNT22_STATUS_Pos           22U                                          </span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span><span class="preprocessor">#define PMU_OVSSET_CNT22_STATUS_Msk          (1UL &lt;&lt; PMU_OVSSET_CNT22_STATUS_Pos)          </span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span><span class="preprocessor">#define PMU_OVSSET_CNT23_STATUS_Pos           23U                                          </span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span><span class="preprocessor">#define PMU_OVSSET_CNT23_STATUS_Msk          (1UL &lt;&lt; PMU_OVSSET_CNT23_STATUS_Pos)          </span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span><span class="preprocessor">#define PMU_OVSSET_CNT24_STATUS_Pos           24U                                          </span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span><span class="preprocessor">#define PMU_OVSSET_CNT24_STATUS_Msk          (1UL &lt;&lt; PMU_OVSSET_CNT24_STATUS_Pos)          </span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span><span class="preprocessor">#define PMU_OVSSET_CNT25_STATUS_Pos           25U                                          </span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span><span class="preprocessor">#define PMU_OVSSET_CNT25_STATUS_Msk          (1UL &lt;&lt; PMU_OVSSET_CNT25_STATUS_Pos)          </span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span><span class="preprocessor">#define PMU_OVSSET_CNT26_STATUS_Pos           26U                                          </span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span><span class="preprocessor">#define PMU_OVSSET_CNT26_STATUS_Msk          (1UL &lt;&lt; PMU_OVSSET_CNT26_STATUS_Pos)          </span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span><span class="preprocessor">#define PMU_OVSSET_CNT27_STATUS_Pos           27U                                          </span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span><span class="preprocessor">#define PMU_OVSSET_CNT27_STATUS_Msk          (1UL &lt;&lt; PMU_OVSSET_CNT27_STATUS_Pos)          </span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span><span class="preprocessor">#define PMU_OVSSET_CNT28_STATUS_Pos           28U                                          </span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span><span class="preprocessor">#define PMU_OVSSET_CNT28_STATUS_Msk          (1UL &lt;&lt; PMU_OVSSET_CNT28_STATUS_Pos)          </span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span><span class="preprocessor">#define PMU_OVSSET_CNT29_STATUS_Pos           29U                                          </span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span><span class="preprocessor">#define PMU_OVSSET_CNT29_STATUS_Msk          (1UL &lt;&lt; PMU_OVSSET_CNT29_STATUS_Pos)          </span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span><span class="preprocessor">#define PMU_OVSSET_CNT30_STATUS_Pos           30U                                          </span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span><span class="preprocessor">#define PMU_OVSSET_CNT30_STATUS_Msk          (1UL &lt;&lt; PMU_OVSSET_CNT30_STATUS_Pos)          </span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span><span class="preprocessor">#define PMU_OVSSET_CYCCNT_STATUS_Pos          31U                                          </span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span><span class="preprocessor">#define PMU_OVSSET_CYCCNT_STATUS_Msk         (1UL &lt;&lt; PMU_OVSSET_CYCCNT_STATUS_Pos)         </span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span><span class="preprocessor">#define PMU_OVSCLR_CNT0_STATUS_Pos            0U                                           </span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span><span class="preprocessor">#define PMU_OVSCLR_CNT0_STATUS_Msk           (1UL </span><span class="comment">/*&lt;&lt; PMU_OVSCLR_CNT0_STATUS_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span><span class="preprocessor">#define PMU_OVSCLR_CNT1_STATUS_Pos            1U                                           </span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span><span class="preprocessor">#define PMU_OVSCLR_CNT1_STATUS_Msk           (1UL &lt;&lt; PMU_OVSCLR_CNT1_STATUS_Pos)           </span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span><span class="preprocessor">#define PMU_OVSCLR_CNT2_STATUS_Pos            2U                                           </span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span><span class="preprocessor">#define PMU_OVSCLR_CNT2_STATUS_Msk           (1UL &lt;&lt; PMU_OVSCLR_CNT2_STATUS_Pos)           </span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span><span class="preprocessor">#define PMU_OVSCLR_CNT3_STATUS_Pos            3U                                           </span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span><span class="preprocessor">#define PMU_OVSCLR_CNT3_STATUS_Msk           (1UL &lt;&lt; PMU_OVSCLR_CNT3_STATUS_Pos)           </span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span><span class="preprocessor">#define PMU_OVSCLR_CNT4_STATUS_Pos            4U                                           </span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span><span class="preprocessor">#define PMU_OVSCLR_CNT4_STATUS_Msk           (1UL &lt;&lt; PMU_OVSCLR_CNT4_STATUS_Pos)           </span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span><span class="preprocessor">#define PMU_OVSCLR_CNT5_STATUS_Pos            5U                                           </span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span><span class="preprocessor">#define PMU_OVSCLR_CNT5_STATUS_Msk           (1UL &lt;&lt; PMU_OVSCLR_CNT5_STATUS_Pos)           </span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span><span class="preprocessor">#define PMU_OVSCLR_CNT6_STATUS_Pos            6U                                           </span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span><span class="preprocessor">#define PMU_OVSCLR_CNT6_STATUS_Msk           (1UL &lt;&lt; PMU_OVSCLR_CNT6_STATUS_Pos)           </span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span><span class="preprocessor">#define PMU_OVSCLR_CNT7_STATUS_Pos            7U                                           </span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span><span class="preprocessor">#define PMU_OVSCLR_CNT7_STATUS_Msk           (1UL &lt;&lt; PMU_OVSCLR_CNT7_STATUS_Pos)           </span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span><span class="preprocessor">#define PMU_OVSCLR_CNT8_STATUS_Pos            8U                                           </span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span><span class="preprocessor">#define PMU_OVSCLR_CNT8_STATUS_Msk           (1UL &lt;&lt; PMU_OVSCLR_CNT8_STATUS_Pos)           </span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span><span class="preprocessor">#define PMU_OVSCLR_CNT9_STATUS_Pos            9U                                           </span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span><span class="preprocessor">#define PMU_OVSCLR_CNT9_STATUS_Msk           (1UL &lt;&lt; PMU_OVSCLR_CNT9_STATUS_Pos)           </span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span><span class="preprocessor">#define PMU_OVSCLR_CNT10_STATUS_Pos           10U                                          </span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span><span class="preprocessor">#define PMU_OVSCLR_CNT10_STATUS_Msk          (1UL &lt;&lt; PMU_OVSCLR_CNT10_STATUS_Pos)          </span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span><span class="preprocessor">#define PMU_OVSCLR_CNT11_STATUS_Pos           11U                                          </span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span><span class="preprocessor">#define PMU_OVSCLR_CNT11_STATUS_Msk          (1UL &lt;&lt; PMU_OVSCLR_CNT11_STATUS_Pos)          </span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span><span class="preprocessor">#define PMU_OVSCLR_CNT12_STATUS_Pos           12U                                          </span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span><span class="preprocessor">#define PMU_OVSCLR_CNT12_STATUS_Msk          (1UL &lt;&lt; PMU_OVSCLR_CNT12_STATUS_Pos)          </span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span><span class="preprocessor">#define PMU_OVSCLR_CNT13_STATUS_Pos           13U                                          </span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span><span class="preprocessor">#define PMU_OVSCLR_CNT13_STATUS_Msk          (1UL &lt;&lt; PMU_OVSCLR_CNT13_STATUS_Pos)          </span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span><span class="preprocessor">#define PMU_OVSCLR_CNT14_STATUS_Pos           14U                                          </span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span><span class="preprocessor">#define PMU_OVSCLR_CNT14_STATUS_Msk          (1UL &lt;&lt; PMU_OVSCLR_CNT14_STATUS_Pos)          </span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span><span class="preprocessor">#define PMU_OVSCLR_CNT15_STATUS_Pos           15U                                          </span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span><span class="preprocessor">#define PMU_OVSCLR_CNT15_STATUS_Msk          (1UL &lt;&lt; PMU_OVSCLR_CNT15_STATUS_Pos)          </span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span><span class="preprocessor">#define PMU_OVSCLR_CNT16_STATUS_Pos           16U                                          </span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span><span class="preprocessor">#define PMU_OVSCLR_CNT16_STATUS_Msk          (1UL &lt;&lt; PMU_OVSCLR_CNT16_STATUS_Pos)          </span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span><span class="preprocessor">#define PMU_OVSCLR_CNT17_STATUS_Pos           17U                                          </span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span><span class="preprocessor">#define PMU_OVSCLR_CNT17_STATUS_Msk          (1UL &lt;&lt; PMU_OVSCLR_CNT17_STATUS_Pos)          </span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span><span class="preprocessor">#define PMU_OVSCLR_CNT18_STATUS_Pos           18U                                          </span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="preprocessor">#define PMU_OVSCLR_CNT18_STATUS_Msk          (1UL &lt;&lt; PMU_OVSCLR_CNT18_STATUS_Pos)          </span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span><span class="preprocessor">#define PMU_OVSCLR_CNT19_STATUS_Pos           19U                                          </span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span><span class="preprocessor">#define PMU_OVSCLR_CNT19_STATUS_Msk          (1UL &lt;&lt; PMU_OVSCLR_CNT19_STATUS_Pos)          </span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span><span class="preprocessor">#define PMU_OVSCLR_CNT20_STATUS_Pos           20U                                          </span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span><span class="preprocessor">#define PMU_OVSCLR_CNT20_STATUS_Msk          (1UL &lt;&lt; PMU_OVSCLR_CNT20_STATUS_Pos)          </span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span><span class="preprocessor">#define PMU_OVSCLR_CNT21_STATUS_Pos           21U                                          </span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span><span class="preprocessor">#define PMU_OVSCLR_CNT21_STATUS_Msk          (1UL &lt;&lt; PMU_OVSCLR_CNT21_STATUS_Pos)          </span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span><span class="preprocessor">#define PMU_OVSCLR_CNT22_STATUS_Pos           22U                                          </span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span><span class="preprocessor">#define PMU_OVSCLR_CNT22_STATUS_Msk          (1UL &lt;&lt; PMU_OVSCLR_CNT22_STATUS_Pos)          </span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span><span class="preprocessor">#define PMU_OVSCLR_CNT23_STATUS_Pos           23U                                          </span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span><span class="preprocessor">#define PMU_OVSCLR_CNT23_STATUS_Msk          (1UL &lt;&lt; PMU_OVSCLR_CNT23_STATUS_Pos)          </span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span><span class="preprocessor">#define PMU_OVSCLR_CNT24_STATUS_Pos           24U                                          </span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span><span class="preprocessor">#define PMU_OVSCLR_CNT24_STATUS_Msk          (1UL &lt;&lt; PMU_OVSCLR_CNT24_STATUS_Pos)          </span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span><span class="preprocessor">#define PMU_OVSCLR_CNT25_STATUS_Pos           25U                                          </span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span><span class="preprocessor">#define PMU_OVSCLR_CNT25_STATUS_Msk          (1UL &lt;&lt; PMU_OVSCLR_CNT25_STATUS_Pos)          </span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span><span class="preprocessor">#define PMU_OVSCLR_CNT26_STATUS_Pos           26U                                          </span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span><span class="preprocessor">#define PMU_OVSCLR_CNT26_STATUS_Msk          (1UL &lt;&lt; PMU_OVSCLR_CNT26_STATUS_Pos)          </span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span><span class="preprocessor">#define PMU_OVSCLR_CNT27_STATUS_Pos           27U                                          </span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span><span class="preprocessor">#define PMU_OVSCLR_CNT27_STATUS_Msk          (1UL &lt;&lt; PMU_OVSCLR_CNT27_STATUS_Pos)          </span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span><span class="preprocessor">#define PMU_OVSCLR_CNT28_STATUS_Pos           28U                                          </span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span><span class="preprocessor">#define PMU_OVSCLR_CNT28_STATUS_Msk          (1UL &lt;&lt; PMU_OVSCLR_CNT28_STATUS_Pos)          </span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span><span class="preprocessor">#define PMU_OVSCLR_CNT29_STATUS_Pos           29U                                          </span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span><span class="preprocessor">#define PMU_OVSCLR_CNT29_STATUS_Msk          (1UL &lt;&lt; PMU_OVSCLR_CNT29_STATUS_Pos)          </span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span><span class="preprocessor">#define PMU_OVSCLR_CNT30_STATUS_Pos           30U                                          </span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span><span class="preprocessor">#define PMU_OVSCLR_CNT30_STATUS_Msk          (1UL &lt;&lt; PMU_OVSCLR_CNT30_STATUS_Pos)          </span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"> 2505</span><span class="preprocessor">#define PMU_OVSCLR_CYCCNT_STATUS_Pos          31U                                          </span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span><span class="preprocessor">#define PMU_OVSCLR_CYCCNT_STATUS_Msk         (1UL &lt;&lt; PMU_OVSCLR_CYCCNT_STATUS_Pos)         </span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span><span class="preprocessor">#define PMU_SWINC_CNT0_Pos                    0U                                           </span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span><span class="preprocessor">#define PMU_SWINC_CNT0_Msk                   (1UL </span><span class="comment">/*&lt;&lt; PMU_SWINC_CNT0_Pos */</span><span class="preprocessor">)              </span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span><span class="preprocessor">#define PMU_SWINC_CNT1_Pos                    1U                                           </span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span><span class="preprocessor">#define PMU_SWINC_CNT1_Msk                   (1UL &lt;&lt; PMU_SWINC_CNT1_Pos)                   </span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span><span class="preprocessor">#define PMU_SWINC_CNT2_Pos                    2U                                           </span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span><span class="preprocessor">#define PMU_SWINC_CNT2_Msk                   (1UL &lt;&lt; PMU_SWINC_CNT2_Pos)                   </span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span><span class="preprocessor">#define PMU_SWINC_CNT3_Pos                    3U                                           </span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span><span class="preprocessor">#define PMU_SWINC_CNT3_Msk                   (1UL &lt;&lt; PMU_SWINC_CNT3_Pos)                   </span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span><span class="preprocessor">#define PMU_SWINC_CNT4_Pos                    4U                                           </span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span><span class="preprocessor">#define PMU_SWINC_CNT4_Msk                   (1UL &lt;&lt; PMU_SWINC_CNT4_Pos)                   </span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span><span class="preprocessor">#define PMU_SWINC_CNT5_Pos                    5U                                           </span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span><span class="preprocessor">#define PMU_SWINC_CNT5_Msk                   (1UL &lt;&lt; PMU_SWINC_CNT5_Pos)                   </span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span><span class="preprocessor">#define PMU_SWINC_CNT6_Pos                    6U                                           </span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span><span class="preprocessor">#define PMU_SWINC_CNT6_Msk                   (1UL &lt;&lt; PMU_SWINC_CNT6_Pos)                   </span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span><span class="preprocessor">#define PMU_SWINC_CNT7_Pos                    7U                                           </span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span><span class="preprocessor">#define PMU_SWINC_CNT7_Msk                   (1UL &lt;&lt; PMU_SWINC_CNT7_Pos)                   </span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span><span class="preprocessor">#define PMU_SWINC_CNT8_Pos                    8U                                           </span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span><span class="preprocessor">#define PMU_SWINC_CNT8_Msk                   (1UL &lt;&lt; PMU_SWINC_CNT8_Pos)                   </span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span><span class="preprocessor">#define PMU_SWINC_CNT9_Pos                    9U                                           </span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span><span class="preprocessor">#define PMU_SWINC_CNT9_Msk                   (1UL &lt;&lt; PMU_SWINC_CNT9_Pos)                   </span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span><span class="preprocessor">#define PMU_SWINC_CNT10_Pos                   10U                                          </span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span><span class="preprocessor">#define PMU_SWINC_CNT10_Msk                  (1UL &lt;&lt; PMU_SWINC_CNT10_Pos)                  </span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span><span class="preprocessor">#define PMU_SWINC_CNT11_Pos                   11U                                          </span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span><span class="preprocessor">#define PMU_SWINC_CNT11_Msk                  (1UL &lt;&lt; PMU_SWINC_CNT11_Pos)                  </span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span><span class="preprocessor">#define PMU_SWINC_CNT12_Pos                   12U                                          </span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span><span class="preprocessor">#define PMU_SWINC_CNT12_Msk                  (1UL &lt;&lt; PMU_SWINC_CNT12_Pos)                  </span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span><span class="preprocessor">#define PMU_SWINC_CNT13_Pos                   13U                                          </span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span><span class="preprocessor">#define PMU_SWINC_CNT13_Msk                  (1UL &lt;&lt; PMU_SWINC_CNT13_Pos)                  </span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span><span class="preprocessor">#define PMU_SWINC_CNT14_Pos                   14U                                          </span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span><span class="preprocessor">#define PMU_SWINC_CNT14_Msk                  (1UL &lt;&lt; PMU_SWINC_CNT14_Pos)                  </span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span><span class="preprocessor">#define PMU_SWINC_CNT15_Pos                   15U                                          </span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span><span class="preprocessor">#define PMU_SWINC_CNT15_Msk                  (1UL &lt;&lt; PMU_SWINC_CNT15_Pos)                  </span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span><span class="preprocessor">#define PMU_SWINC_CNT16_Pos                   16U                                          </span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span><span class="preprocessor">#define PMU_SWINC_CNT16_Msk                  (1UL &lt;&lt; PMU_SWINC_CNT16_Pos)                  </span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span><span class="preprocessor">#define PMU_SWINC_CNT17_Pos                   17U                                          </span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span><span class="preprocessor">#define PMU_SWINC_CNT17_Msk                  (1UL &lt;&lt; PMU_SWINC_CNT17_Pos)                  </span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span><span class="preprocessor">#define PMU_SWINC_CNT18_Pos                   18U                                          </span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span><span class="preprocessor">#define PMU_SWINC_CNT18_Msk                  (1UL &lt;&lt; PMU_SWINC_CNT18_Pos)                  </span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span><span class="preprocessor">#define PMU_SWINC_CNT19_Pos                   19U                                          </span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span><span class="preprocessor">#define PMU_SWINC_CNT19_Msk                  (1UL &lt;&lt; PMU_SWINC_CNT19_Pos)                  </span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span><span class="preprocessor">#define PMU_SWINC_CNT20_Pos                   20U                                          </span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span><span class="preprocessor">#define PMU_SWINC_CNT20_Msk                  (1UL &lt;&lt; PMU_SWINC_CNT20_Pos)                  </span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span><span class="preprocessor">#define PMU_SWINC_CNT21_Pos                   21U                                          </span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span><span class="preprocessor">#define PMU_SWINC_CNT21_Msk                  (1UL &lt;&lt; PMU_SWINC_CNT21_Pos)                  </span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span><span class="preprocessor">#define PMU_SWINC_CNT22_Pos                   22U                                          </span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span><span class="preprocessor">#define PMU_SWINC_CNT22_Msk                  (1UL &lt;&lt; PMU_SWINC_CNT22_Pos)                  </span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span><span class="preprocessor">#define PMU_SWINC_CNT23_Pos                   23U                                          </span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span><span class="preprocessor">#define PMU_SWINC_CNT23_Msk                  (1UL &lt;&lt; PMU_SWINC_CNT23_Pos)                  </span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span><span class="preprocessor">#define PMU_SWINC_CNT24_Pos                   24U                                          </span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span><span class="preprocessor">#define PMU_SWINC_CNT24_Msk                  (1UL &lt;&lt; PMU_SWINC_CNT24_Pos)                  </span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span><span class="preprocessor">#define PMU_SWINC_CNT25_Pos                   25U                                          </span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span><span class="preprocessor">#define PMU_SWINC_CNT25_Msk                  (1UL &lt;&lt; PMU_SWINC_CNT25_Pos)                  </span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span><span class="preprocessor">#define PMU_SWINC_CNT26_Pos                   26U                                          </span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span><span class="preprocessor">#define PMU_SWINC_CNT26_Msk                  (1UL &lt;&lt; PMU_SWINC_CNT26_Pos)                  </span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span><span class="preprocessor">#define PMU_SWINC_CNT27_Pos                   27U                                          </span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span><span class="preprocessor">#define PMU_SWINC_CNT27_Msk                  (1UL &lt;&lt; PMU_SWINC_CNT27_Pos)                  </span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span><span class="preprocessor">#define PMU_SWINC_CNT28_Pos                   28U                                          </span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span><span class="preprocessor">#define PMU_SWINC_CNT28_Msk                  (1UL &lt;&lt; PMU_SWINC_CNT28_Pos)                  </span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span><span class="preprocessor">#define PMU_SWINC_CNT29_Pos                   29U                                          </span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span><span class="preprocessor">#define PMU_SWINC_CNT29_Msk                  (1UL &lt;&lt; PMU_SWINC_CNT29_Pos)                  </span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span><span class="preprocessor">#define PMU_SWINC_CNT30_Pos                   30U                                          </span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span><span class="preprocessor">#define PMU_SWINC_CNT30_Msk                  (1UL &lt;&lt; PMU_SWINC_CNT30_Pos)                  </span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span><span class="preprocessor">#define PMU_CTRL_ENABLE_Pos                   0U                                           </span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span><span class="preprocessor">#define PMU_CTRL_ENABLE_Msk                  (1UL </span><span class="comment">/*&lt;&lt; PMU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)              </span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span><span class="preprocessor">#define PMU_CTRL_EVENTCNT_RESET_Pos           1U                                           </span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span><span class="preprocessor">#define PMU_CTRL_EVENTCNT_RESET_Msk          (1UL &lt;&lt; PMU_CTRL_EVENTCNT_RESET_Pos)          </span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span><span class="preprocessor">#define PMU_CTRL_CYCCNT_RESET_Pos             2U                                           </span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span><span class="preprocessor">#define PMU_CTRL_CYCCNT_RESET_Msk            (1UL &lt;&lt; PMU_CTRL_CYCCNT_RESET_Pos)            </span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span><span class="preprocessor">#define PMU_CTRL_CYCCNT_DISABLE_Pos           5U                                           </span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span><span class="preprocessor">#define PMU_CTRL_CYCCNT_DISABLE_Msk          (1UL &lt;&lt; PMU_CTRL_CYCCNT_DISABLE_Pos)          </span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span><span class="preprocessor">#define PMU_CTRL_FRZ_ON_OV_Pos                9U                                           </span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span><span class="preprocessor">#define PMU_CTRL_FRZ_ON_OV_Msk               (1UL &lt;&lt; PMU_CTRL_FRZ_ON_OVERFLOW_Pos)         </span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span><span class="preprocessor">#define PMU_CTRL_TRACE_ON_OV_Pos              11U                                          </span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span><span class="preprocessor">#define PMU_CTRL_TRACE_ON_OV_Msk             (1UL &lt;&lt; PMU_CTRL_TRACE_ON_OVERFLOW_Pos)       </span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span><span class="preprocessor">#define PMU_TYPE_NUM_CNTS_Pos                 0U                                           </span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span><span class="preprocessor">#define PMU_TYPE_NUM_CNTS_Msk                (0xFFUL </span><span class="comment">/*&lt;&lt; PMU_TYPE_NUM_CNTS_Pos*/</span><span class="preprocessor">)         </span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span><span class="preprocessor">#define PMU_TYPE_SIZE_CNTS_Pos                8U                                           </span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span><span class="preprocessor">#define PMU_TYPE_SIZE_CNTS_Msk               (0x3FUL &lt;&lt; PMU_TYPE_SIZE_CNTS_Pos)            </span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span><span class="preprocessor">#define PMU_TYPE_CYCCNT_PRESENT_Pos           14U                                          </span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span><span class="preprocessor">#define PMU_TYPE_CYCCNT_PRESENT_Msk          (1UL &lt;&lt; PMU_TYPE_CYCCNT_PRESENT_Pos)          </span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span><span class="preprocessor">#define PMU_TYPE_FRZ_OV_SUPPORT_Pos           21U                                          </span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span><span class="preprocessor">#define PMU_TYPE_FRZ_OV_SUPPORT_Msk          (1UL &lt;&lt; PMU_TYPE_FRZ_OV_SUPPORT_Pos)          </span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span><span class="preprocessor">#define PMU_TYPE_TRACE_ON_OV_SUPPORT_Pos      23U                                          </span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span><span class="preprocessor">#define PMU_TYPE_TRACE_ON_OV_SUPPORT_Msk     (1UL &lt;&lt; PMU_TYPE_FRZ_OV_SUPPORT_Pos)          </span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span><span class="preprocessor">#define PMU_AUTHSTATUS_NSID_Pos               0U                                           </span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span><span class="preprocessor">#define PMU_AUTHSTATUS_NSID_Msk              (0x3UL </span><span class="comment">/*&lt;&lt; PMU_AUTHSTATUS_NSID_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span><span class="preprocessor">#define PMU_AUTHSTATUS_NSNID_Pos              2U                                           </span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span><span class="preprocessor">#define PMU_AUTHSTATUS_NSNID_Msk             (0x3UL &lt;&lt; PMU_AUTHSTATUS_NSNID_Pos)           </span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span><span class="preprocessor">#define PMU_AUTHSTATUS_SID_Pos                4U                                           </span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span><span class="preprocessor">#define PMU_AUTHSTATUS_SID_Msk               (0x3UL &lt;&lt; PMU_AUTHSTATUS_SID_Pos)             </span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span><span class="preprocessor">#define PMU_AUTHSTATUS_SNID_Pos               6U                                           </span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span><span class="preprocessor">#define PMU_AUTHSTATUS_SNID_Msk              (0x3UL &lt;&lt; PMU_AUTHSTATUS_SNID_Pos)            </span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span><span class="preprocessor">#define PMU_AUTHSTATUS_NSUID_Pos              16U                                          </span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span><span class="preprocessor">#define PMU_AUTHSTATUS_NSUID_Msk             (0x3UL &lt;&lt; PMU_AUTHSTATUS_NSUID_Pos)           </span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span><span class="preprocessor">#define PMU_AUTHSTATUS_NSUNID_Pos             18U                                          </span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span><span class="preprocessor">#define PMU_AUTHSTATUS_NSUNID_Msk            (0x3UL &lt;&lt; PMU_AUTHSTATUS_NSUNID_Pos)          </span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span><span class="preprocessor">#define PMU_AUTHSTATUS_SUID_Pos               20U                                          </span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span><span class="preprocessor">#define PMU_AUTHSTATUS_SUID_Msk              (0x3UL &lt;&lt; PMU_AUTHSTATUS_SUID_Pos)            </span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span><span class="preprocessor">#define PMU_AUTHSTATUS_SUNID_Pos              22U                                          </span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span><span class="preprocessor">#define PMU_AUTHSTATUS_SUNID_Msk             (0x3UL &lt;&lt; PMU_AUTHSTATUS_SUNID_Pos)           </span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span> </div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span><span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span>{</div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span>  __IM  uint32_t TYPE;                   </div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span>  __IOM uint32_t RNR;                    </div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span>  __IOM uint32_t RBAR;                   </div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span>  __IOM uint32_t RLAR;                   </div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span>  __IOM uint32_t RBAR_A1;                </div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span>  __IOM uint32_t RLAR_A1;                </div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span>  __IOM uint32_t RBAR_A2;                </div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span>  __IOM uint32_t RLAR_A2;                </div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span>  __IOM uint32_t RBAR_A3;                </div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span>  __IOM uint32_t RLAR_A3;                </div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span>        uint32_t RESERVED0[1];</div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span>  __IOM uint32_t MAIR[2];</div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span>  __IOM uint32_t MAIR0;                  </div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span>  __IOM uint32_t MAIR1;                  </div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span>  };</div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span>  };</div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span>} MPU_Type;</div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span> </div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span><span class="preprocessor">#define MPU_TYPE_RALIASES                  4U</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span> </div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span><span class="comment">/* MPU Type Register Definitions */</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span><span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16U                                            </span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span><span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span><span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8U                                            </span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span><span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0U                                            </span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span><span class="comment">/* MPU Control Register Definitions */</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            </span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1U                                            </span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span><span class="comment">/* MPU Region Number Register Definitions */</span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span><span class="preprocessor">#define MPU_RNR_REGION_Pos                  0U                                            </span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span><span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span><span class="comment">/* MPU Region Base Address Register Definitions */</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span><span class="preprocessor">#define MPU_RBAR_BASE_Pos                   5U                                            </span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span><span class="preprocessor">#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_BASE_Pos)             </span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span><span class="preprocessor">#define MPU_RBAR_SH_Pos                     3U                                            </span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span><span class="preprocessor">#define MPU_RBAR_SH_Msk                    (0x3UL &lt;&lt; MPU_RBAR_SH_Pos)                     </span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span><span class="preprocessor">#define MPU_RBAR_AP_Pos                     1U                                            </span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span><span class="preprocessor">#define MPU_RBAR_AP_Msk                    (0x3UL &lt;&lt; MPU_RBAR_AP_Pos)                     </span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span><span class="preprocessor">#define MPU_RBAR_XN_Pos                     0U                                            </span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span><span class="preprocessor">#define MPU_RBAR_XN_Msk                    (01UL </span><span class="comment">/*&lt;&lt; MPU_RBAR_XN_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span><span class="comment">/* MPU Region Limit Address Register Definitions */</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span><span class="preprocessor">#define MPU_RLAR_LIMIT_Pos                  5U                                            </span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span><span class="preprocessor">#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL &lt;&lt; MPU_RLAR_LIMIT_Pos)            </span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span><span class="preprocessor">#define MPU_RLAR_PXN_Pos                    4U                                            </span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span><span class="preprocessor">#define MPU_RLAR_PXN_Msk                   (1UL &lt;&lt; MPU_RLAR_PXN_Pos)                      </span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span><span class="preprocessor">#define MPU_RLAR_AttrIndx_Pos               1U                                            </span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span><span class="preprocessor">#define MPU_RLAR_AttrIndx_Msk              (7UL &lt;&lt; MPU_RLAR_AttrIndx_Pos)                 </span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span><span class="preprocessor">#define MPU_RLAR_EN_Pos                     0U                                            </span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span><span class="preprocessor">#define MPU_RLAR_EN_Msk                    (1UL </span><span class="comment">/*&lt;&lt; MPU_RLAR_EN_Pos*/</span><span class="preprocessor">)                   </span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span><span class="comment">/* MPU Memory Attribute Indirection Register 0 Definitions */</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span><span class="preprocessor">#define MPU_MAIR0_Attr3_Pos                24U                                            </span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span><span class="preprocessor">#define MPU_MAIR0_Attr3_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr3_Pos)                </span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span><span class="preprocessor">#define MPU_MAIR0_Attr2_Pos                16U                                            </span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span><span class="preprocessor">#define MPU_MAIR0_Attr2_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr2_Pos)                </span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span><span class="preprocessor">#define MPU_MAIR0_Attr1_Pos                 8U                                            </span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span><span class="preprocessor">#define MPU_MAIR0_Attr1_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr1_Pos)                </span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span><span class="preprocessor">#define MPU_MAIR0_Attr0_Pos                 0U                                            </span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span><span class="preprocessor">#define MPU_MAIR0_Attr0_Msk                (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_MAIR0_Attr0_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span><span class="comment">/* MPU Memory Attribute Indirection Register 1 Definitions */</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span><span class="preprocessor">#define MPU_MAIR1_Attr7_Pos                24U                                            </span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span><span class="preprocessor">#define MPU_MAIR1_Attr7_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr7_Pos)                </span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span><span class="preprocessor">#define MPU_MAIR1_Attr6_Pos                16U                                            </span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span><span class="preprocessor">#define MPU_MAIR1_Attr6_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr6_Pos)                </span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span><span class="preprocessor">#define MPU_MAIR1_Attr5_Pos                 8U                                            </span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span><span class="preprocessor">#define MPU_MAIR1_Attr5_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr5_Pos)                </span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span><span class="preprocessor">#define MPU_MAIR1_Attr4_Pos                 0U                                            </span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span><span class="preprocessor">#define MPU_MAIR1_Attr4_Msk                (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_MAIR1_Attr4_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span> </div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span> </div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span>{</div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span>  __IM  uint32_t TYPE;                   </div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span><span class="preprocessor">#if defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U)</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span>  __IOM uint32_t RNR;                    </div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span>  __IOM uint32_t RBAR;                   </div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span>  __IOM uint32_t RLAR;                   </div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span>        uint32_t RESERVED0[3];</div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span>  __IOM uint32_t SFSR;                   </div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span>  __IOM uint32_t SFAR;                   </div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span>} SAU_Type;</div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span> </div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span><span class="comment">/* SAU Control Register Definitions */</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span><span class="preprocessor">#define SAU_CTRL_ALLNS_Pos                  1U                                            </span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span><span class="preprocessor">#define SAU_CTRL_ALLNS_Msk                 (1UL &lt;&lt; SAU_CTRL_ALLNS_Pos)                    </span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span><span class="preprocessor">#define SAU_CTRL_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span><span class="preprocessor">#define SAU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; SAU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span><span class="comment">/* SAU Type Register Definitions */</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span><span class="preprocessor">#define SAU_TYPE_SREGION_Pos                0U                                            </span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span><span class="preprocessor">#define SAU_TYPE_SREGION_Msk               (0xFFUL </span><span class="comment">/*&lt;&lt; SAU_TYPE_SREGION_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span><span class="preprocessor">#if defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U)</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span><span class="comment">/* SAU Region Number Register Definitions */</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span><span class="preprocessor">#define SAU_RNR_REGION_Pos                  0U                                            </span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span><span class="preprocessor">#define SAU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; SAU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span><span class="comment">/* SAU Region Base Address Register Definitions */</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span><span class="preprocessor">#define SAU_RBAR_BADDR_Pos                  5U                                            </span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span><span class="preprocessor">#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL &lt;&lt; SAU_RBAR_BADDR_Pos)            </span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span><span class="comment">/* SAU Region Limit Address Register Definitions */</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span><span class="preprocessor">#define SAU_RLAR_LADDR_Pos                  5U                                            </span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span><span class="preprocessor">#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL &lt;&lt; SAU_RLAR_LADDR_Pos)            </span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span><span class="preprocessor">#define SAU_RLAR_NSC_Pos                    1U                                            </span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span><span class="preprocessor">#define SAU_RLAR_NSC_Msk                   (1UL &lt;&lt; SAU_RLAR_NSC_Pos)                      </span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span><span class="preprocessor">#define SAU_RLAR_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span><span class="preprocessor">#define SAU_RLAR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; SAU_RLAR_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span> </div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span><span class="comment">/* Secure Fault Status Register Definitions */</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span><span class="preprocessor">#define SAU_SFSR_LSERR_Pos                  7U                                            </span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span><span class="preprocessor">#define SAU_SFSR_LSERR_Msk                 (1UL &lt;&lt; SAU_SFSR_LSERR_Pos)                    </span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span><span class="preprocessor">#define SAU_SFSR_SFARVALID_Pos              6U                                            </span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span><span class="preprocessor">#define SAU_SFSR_SFARVALID_Msk             (1UL &lt;&lt; SAU_SFSR_SFARVALID_Pos)                </span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span><span class="preprocessor">#define SAU_SFSR_LSPERR_Pos                 5U                                            </span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span><span class="preprocessor">#define SAU_SFSR_LSPERR_Msk                (1UL &lt;&lt; SAU_SFSR_LSPERR_Pos)                   </span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span><span class="preprocessor">#define SAU_SFSR_INVTRAN_Pos                4U                                            </span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span><span class="preprocessor">#define SAU_SFSR_INVTRAN_Msk               (1UL &lt;&lt; SAU_SFSR_INVTRAN_Pos)                  </span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span><span class="preprocessor">#define SAU_SFSR_AUVIOL_Pos                 3U                                            </span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span><span class="preprocessor">#define SAU_SFSR_AUVIOL_Msk                (1UL &lt;&lt; SAU_SFSR_AUVIOL_Pos)                   </span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span><span class="preprocessor">#define SAU_SFSR_INVER_Pos                  2U                                            </span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span><span class="preprocessor">#define SAU_SFSR_INVER_Msk                 (1UL &lt;&lt; SAU_SFSR_INVER_Pos)                    </span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span><span class="preprocessor">#define SAU_SFSR_INVIS_Pos                  1U                                            </span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span><span class="preprocessor">#define SAU_SFSR_INVIS_Msk                 (1UL &lt;&lt; SAU_SFSR_INVIS_Pos)                    </span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span><span class="preprocessor">#define SAU_SFSR_INVEP_Pos                  0U                                            </span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span><span class="preprocessor">#define SAU_SFSR_INVEP_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SAU_SFSR_INVEP_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span> </div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span> </div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span>{</div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span>        uint32_t RESERVED0[1U];</div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span>  __IOM uint32_t FPCCR;                  </div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span>  __IOM uint32_t FPCAR;                  </div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span>  __IOM uint32_t FPDSCR;                 </div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span>  __IM  uint32_t MVFR0;                  </div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span>  __IM  uint32_t MVFR1;                  </div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span>  __IM  uint32_t MVFR2;                  </div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span>} <a class="code hl_struct" href="struct_f_p_u___type.html">FPU_Type</a>;</div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span> </div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span><span class="comment">/* Floating-Point Context Control Register Definitions */</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4228a923ddf665f868e56b4b9e9bff7b"> 2895</a></span><span class="preprocessor">#define FPU_FPCCR_ASPEN_Pos                31U                                            </span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga309886ff6bbd25cb13c061c6683c6c0c"> 2896</a></span><span class="preprocessor">#define FPU_FPCCR_ASPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_ASPEN_Pos)                   </span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac7d70e051fe759ad8fed83bf5b5aebc1"> 2898</a></span><span class="preprocessor">#define FPU_FPCCR_LSPEN_Pos                30U                                            </span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf4ab19de45df6522dd882bc116f938e9"> 2899</a></span><span class="preprocessor">#define FPU_FPCCR_LSPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_LSPEN_Pos)                   </span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga705368bf3c52b5bb4edfbcb3e2631e1c"> 2901</a></span><span class="preprocessor">#define FPU_FPCCR_LSPENS_Pos               29U                                            </span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga73afcf0fe09c69e9625e11035cabb1c0"> 2902</a></span><span class="preprocessor">#define FPU_FPCCR_LSPENS_Msk               (1UL &lt;&lt; FPU_FPCCR_LSPENS_Pos)                  </span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0b97b2fdac794f4fddab1e4342e0c104"> 2904</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRET_Pos             28U                                            </span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadedc12ec237657721a613c6f47abed6f"> 2905</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRET_Msk             (1UL &lt;&lt; FPU_FPCCR_CLRONRET_Pos)                </span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabb18ccf9d1b0a4bef3b0823f18eb96ba"> 2907</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRETS_Pos            27U                                            </span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga103d932807c15250d96711952878eeb2"> 2908</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRETS_Msk            (1UL &lt;&lt; FPU_FPCCR_CLRONRETS_Pos)               </span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga624474f408fde177df519460775a74a1"> 2910</a></span><span class="preprocessor">#define FPU_FPCCR_TS_Pos                   26U                                            </span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1377a5dfb4b9c6b18e379ac15e0dc23e"> 2911</a></span><span class="preprocessor">#define FPU_FPCCR_TS_Msk                   (1UL &lt;&lt; FPU_FPCCR_TS_Pos)                      </span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac48b42e143b93411977dcb9086a5e4e4"> 2913</a></span><span class="preprocessor">#define FPU_FPCCR_UFRDY_Pos                10U                                            </span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga97c610927aab580cac3fb166f080b6a6"> 2914</a></span><span class="preprocessor">#define FPU_FPCCR_UFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_UFRDY_Pos)                   </span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac90e551e3cfda27c089bf381acba5aa0"> 2916</a></span><span class="preprocessor">#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            </span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa5e511cae62f922a9a91af0972f7a5e6"> 2917</a></span><span class="preprocessor">#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL &lt;&lt; FPU_FPCCR_SPLIMVIOL_Pos)               </span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae0a4effc79209d821ded517c2be326ba"> 2919</a></span><span class="preprocessor">#define FPU_FPCCR_MONRDY_Pos                8U                                            </span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga42067729a887081cf56b8fe1029be7a1"> 2920</a></span><span class="preprocessor">#define FPU_FPCCR_MONRDY_Msk               (1UL &lt;&lt; FPU_FPCCR_MONRDY_Pos)                  </span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga571354f040a9372c0ad0cb87e296ea7d"> 2922</a></span><span class="preprocessor">#define FPU_FPCCR_SFRDY_Pos                 7U                                            </span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga419a1e5609bbedf94f518c72214bddbc"> 2923</a></span><span class="preprocessor">#define FPU_FPCCR_SFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_SFRDY_Pos)                   </span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6d633920f92c3ce4133d769701619b17"> 2925</a></span><span class="preprocessor">#define FPU_FPCCR_BFRDY_Pos                 6U                                            </span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad349eb1323d8399d54a04c0bfd520cb2"> 2926</a></span><span class="preprocessor">#define FPU_FPCCR_BFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_BFRDY_Pos)                   </span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaccdb481211629f9440431439231187f1"> 2928</a></span><span class="preprocessor">#define FPU_FPCCR_MMRDY_Pos                 5U                                            </span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadedfaec9fdd07261573e823a4dcfb5c4"> 2929</a></span><span class="preprocessor">#define FPU_FPCCR_MMRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_MMRDY_Pos)                   </span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab12733991487acc2da41ca300fe36fb6"> 2931</a></span><span class="preprocessor">#define FPU_FPCCR_HFRDY_Pos                 4U                                            </span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf4beaa279abff34828344bd594fff8a1"> 2932</a></span><span class="preprocessor">#define FPU_FPCCR_HFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_HFRDY_Pos)                   </span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0937d64c42374200af44b22e5b49fd26"> 2934</a></span><span class="preprocessor">#define FPU_FPCCR_THREAD_Pos                3U                                            </span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8d18cd88336d63d4b1810383aa8da700"> 2935</a></span><span class="preprocessor">#define FPU_FPCCR_THREAD_Msk               (1UL &lt;&lt; FPU_FPCCR_THREAD_Pos)                  </span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4123d3881e5342251f559cec19e23b4e"> 2937</a></span><span class="preprocessor">#define FPU_FPCCR_S_Pos                     2U                                            </span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga47d3d3b29514c7d7581cfcc304368cea"> 2938</a></span><span class="preprocessor">#define FPU_FPCCR_S_Msk                    (1UL &lt;&lt; FPU_FPCCR_S_Pos)                       </span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaea663104375ce6be15470e3db294c92d"> 2940</a></span><span class="preprocessor">#define FPU_FPCCR_USER_Pos                  1U                                            </span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2eb70427eeaa7344196219cf5a8620a4"> 2941</a></span><span class="preprocessor">#define FPU_FPCCR_USER_Msk                 (1UL &lt;&lt; FPU_FPCCR_USER_Pos)                    </span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga803bf3f6d15b04deaad0801bee5b35ed"> 2943</a></span><span class="preprocessor">#define FPU_FPCCR_LSPACT_Pos                0U                                            </span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga86e7c2fa52ba65c3b535dfa33f2586eb"> 2944</a></span><span class="preprocessor">#define FPU_FPCCR_LSPACT_Msk               (1UL </span><span class="comment">/*&lt;&lt; FPU_FPCCR_LSPACT_Pos*/</span><span class="preprocessor">)              </span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span><span class="comment">/* Floating-Point Context Address Register Definitions */</span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf45377b7e45be8517ddbcf2028b80ae7"> 2947</a></span><span class="preprocessor">#define FPU_FPCAR_ADDRESS_Pos               3U                                            </span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga517d89370c81325c5387b9c3085ac554"> 2948</a></span><span class="preprocessor">#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL &lt;&lt; FPU_FPCAR_ADDRESS_Pos)        </span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span><span class="comment">/* Floating-Point Default Status Control Register Definitions */</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga138f54bc002629ab3e4de814c58abb29"> 2951</a></span><span class="preprocessor">#define FPU_FPDSCR_AHP_Pos                 26U                                            </span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab2789cebebda5fda8c4e9d87e24f32be"> 2952</a></span><span class="preprocessor">#define FPU_FPDSCR_AHP_Msk                 (1UL &lt;&lt; FPU_FPDSCR_AHP_Pos)                    </span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga41776b80fa450ef2ea6d3fee89aa35f2"> 2954</a></span><span class="preprocessor">#define FPU_FPDSCR_DN_Pos                  25U                                            </span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga40c2d4a297ca2ceffe174703a4ad17f6"> 2955</a></span><span class="preprocessor">#define FPU_FPDSCR_DN_Msk                  (1UL &lt;&lt; FPU_FPDSCR_DN_Pos)                     </span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab3c2fc96e312ba47b902d5f80d9b8575"> 2957</a></span><span class="preprocessor">#define FPU_FPDSCR_FZ_Pos                  24U                                            </span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaae7d901442d4af97c6d22939cffc8ad9"> 2958</a></span><span class="preprocessor">#define FPU_FPDSCR_FZ_Msk                  (1UL &lt;&lt; FPU_FPDSCR_FZ_Pos)                     </span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7aeedf36be8f170dd3e276028e8e29ed"> 2960</a></span><span class="preprocessor">#define FPU_FPDSCR_RMode_Pos               22U                                            </span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga449beb50211f8e97df6b2640c82c4741"> 2961</a></span><span class="preprocessor">#define FPU_FPDSCR_RMode_Msk               (3UL &lt;&lt; FPU_FPDSCR_RMode_Pos)                  </span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9282c187bb7c7e3f955636c5a0639c47"> 2963</a></span><span class="preprocessor">#define FPU_FPDSCR_FZ16_Pos                19U                                            </span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga56de6e4ef0849a6206610d31febb1a93"> 2964</a></span><span class="preprocessor">#define FPU_FPDSCR_FZ16_Msk                (1UL &lt;&lt; FPU_FPDSCR_FZ16_Pos)                   </span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga842e484fa49ab1a99d8f3ff9bf4a4677"> 2966</a></span><span class="preprocessor">#define FPU_FPDSCR_LTPSIZE_Pos             16U                                            </span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2b560e1f86d753f90b78e2794dae7650"> 2967</a></span><span class="preprocessor">#define FPU_FPDSCR_LTPSIZE_Msk             (7UL &lt;&lt; FPU_FPDSCR_LTPSIZE_Pos)                </span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span><span class="comment">/* Media and VFP Feature Register 0 Definitions */</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga247360c4a57e24aed05414d82b61680c"> 2970</a></span><span class="preprocessor">#define FPU_MVFR0_FPRound_Pos              28U                                            </span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga722289c6fa4a28dbcd5b3abb29cc280c"> 2971</a></span><span class="preprocessor">#define FPU_MVFR0_FPRound_Msk              (0xFUL &lt;&lt; FPU_MVFR0_FPRound_Pos)               </span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7bc5461b9b64a3e825b15a3ae15b078d"> 2973</a></span><span class="preprocessor">#define FPU_MVFR0_FPSqrt_Pos               20U                                            </span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga157024ef09ecc735285b63ce49e51115"> 2974</a></span><span class="preprocessor">#define FPU_MVFR0_FPSqrt_Msk               (0xFUL &lt;&lt; FPU_MVFR0_FPSqrt_Pos)                 </span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac438ab10e9bd59d808dc53d731bd63cf"> 2976</a></span><span class="preprocessor">#define FPU_MVFR0_FPDivide_Pos             16U                                            </span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa242bea2b0f8fa1bb6af3d73e2486feb"> 2977</a></span><span class="preprocessor">#define FPU_MVFR0_FPDivide_Msk             (0xFUL &lt;&lt; FPU_MVFR0_FPDivide_Pos)              </span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4d2d47712d133345a8209425c7565b85"> 2979</a></span><span class="preprocessor">#define FPU_MVFR0_FPDP_Pos                  8U                                            </span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga252e67777339a86a87e401f5faf4931f"> 2980</a></span><span class="preprocessor">#define FPU_MVFR0_FPDP_Msk                 (0xFUL &lt;&lt; FPU_MVFR0_FPDP_Pos)                  </span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae0f4839c1064f2a368c30e197e2fabd7"> 2982</a></span><span class="preprocessor">#define FPU_MVFR0_FPSP_Pos                  4U                                            </span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafa21854cf4bc343f8be949c353ac87f2"> 2983</a></span><span class="preprocessor">#define FPU_MVFR0_FPSP_Msk                 (0xFUL &lt;&lt; FPU_MVFR0_FPSP_Pos)                  </span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga843737b56734d14bbf6cadbfe9497199"> 2985</a></span><span class="preprocessor">#define FPU_MVFR0_SIMDReg_Pos               0U                                            </span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaaf4dcbad1945d48a399f28f75d1f1933"> 2986</a></span><span class="preprocessor">#define FPU_MVFR0_SIMDReg_Msk              (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR0_SIMDReg_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span><span class="comment">/* Media and VFP Feature Register 1 Definitions */</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga61ea5a229566b868aff940160b35bd30"> 2989</a></span><span class="preprocessor">#define FPU_MVFR1_FMAC_Pos                 28U                                            </span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga89bb6ea5ef65195e4f6481f729dae424"> 2990</a></span><span class="preprocessor">#define FPU_MVFR1_FMAC_Msk                 (0xFUL &lt;&lt; FPU_MVFR1_FMAC_Pos)                  </span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf02fb0af7d3b3ccac4e06443c0c4ec21"> 2992</a></span><span class="preprocessor">#define FPU_MVFR1_FPHP_Pos                 24U                                            </span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1155cd1522413aee221b80ab2b762da5"> 2993</a></span><span class="preprocessor">#define FPU_MVFR1_FPHP_Msk                 (0xFUL &lt;&lt; FPU_MVFR1_FPHP_Pos)                  </span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga356d6777cf4bc068aa1a9f79cb67e66f"> 2995</a></span><span class="preprocessor">#define FPU_MVFR1_FP16_Pos                 20U                                            </span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab033e935c4923030c541b2188050b338"> 2996</a></span><span class="preprocessor">#define FPU_MVFR1_FP16_Msk                 (0xFUL &lt;&lt; FPU_MVFR1_FP16_Pos)                  </span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab9f1486ce024c699adc33fb1e764bc3b"> 2998</a></span><span class="preprocessor">#define FPU_MVFR1_MVE_Pos                   8U                                            </span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4b970cd91c425ab7d790ca299ab4b969"> 2999</a></span><span class="preprocessor">#define FPU_MVFR1_MVE_Msk                  (0xFUL &lt;&lt; FPU_MVFR1_MVE_Pos)                   </span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga01000f706f4624a56eaa4a92b94a70f3"> 3001</a></span><span class="preprocessor">#define FPU_MVFR1_FPDNaN_Pos                4U                                            </span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga14f8084eeb7d805bb6215d6ca2f086a7"> 3002</a></span><span class="preprocessor">#define FPU_MVFR1_FPDNaN_Msk               (0xFUL &lt;&lt; FPU_MVFR1_FPDNaN_Pos)                </span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga04ee8591dc12d01ef3b2bf831341e0c8"> 3004</a></span><span class="preprocessor">#define FPU_MVFR1_FPFtZ_Pos                 0U                                            </span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga40240598e0a2dc7714d652ce495c9dab"> 3005</a></span><span class="preprocessor">#define FPU_MVFR1_FPFtZ_Msk                (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR1_FPFtZ_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span><span class="comment">/* Media and VFP Feature Register 2 Definitions */</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab4637d3ad5f0110b806f0de22471f8e3"> 3008</a></span><span class="preprocessor">#define FPU_MVFR2_FPMisc_Pos                4U                                            </span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga896448d6f41eab9971050e8a1820839b"> 3009</a></span><span class="preprocessor">#define FPU_MVFR2_FPMisc_Msk               (0xFUL &lt;&lt; FPU_MVFR2_FPMisc_Pos)                </span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span><span class="comment">/* CoreDebug is deprecated. replaced by DCB (Debug Control Block) */</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span>{</div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span>  __IOM uint32_t DHCSR;                  </div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span>  __OM  uint32_t DCRSR;                  </div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span>  __IOM uint32_t DCRDR;                  </div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span>  __IOM uint32_t DEMCR;                  </div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span>  __OM  uint32_t DSCEMCR;                </div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span>  __IOM uint32_t DAUTHCTRL;              </div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span>  __IOM uint32_t DSCSR;                  </div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span>} <a class="code hl_struct" href="struct_core_debug___type.html">CoreDebug_Type</a>;</div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span> </div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span><span class="comment">/* Debug Halting Control and Status Register Definitions */</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac91280edd0ce932665cf75a23d11d842"> 3036</a></span><span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            </span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1ce997cee15edaafe4aed77751816ffc"> 3037</a></span><span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf6498d32dbe23b8d95a12d2fbc0a65f8"> 3039</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            </span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabe3254d40aaa482987ff31584d2a3240"> 3040</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL &lt;&lt; CoreDebug_DHCSR_S_RESTART_ST_Pos)      </span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga6f934c5427ea057394268e541fa97753"> 3042</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            </span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac474394bcceb31a8e09566c90b3f8922"> 3043</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2328118f8b3574c871a53605eb17e730"> 3045</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            </span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga89dceb5325f6bcb36a0473d65fbfcfa6"> 3046</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga620b141720c475f5bde4138855c6ed83"> 3048</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_FPD_Pos          23U                                            </span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae37ad624177fe2d3298fd32d528805aa"> 3049</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_FPD_Msk          (1UL &lt;&lt; CoreDebug_DHCSR_S_FPD_Pos)             </span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacff001d7e8c9665a1dc91018f2505d3d"> 3051</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SUIDE_Pos        22U                                            </span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad37656791dbb216ffb194995f28c412c"> 3052</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SUIDE_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SUIDE_Pos)           </span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga59e228c682eec72e892b2ce018afe477"> 3054</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_NSUIDE_Pos       21U                                            </span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabe0164afd9f6b8800fb7e05280e0ecda"> 3055</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_NSUIDE_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_NSUIDE_Pos)          </span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga34b00f5a0109d236647be6609d6f04b3"> 3057</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SDE_Pos          20U                                            </span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga67f2b2b6729ab2db89f97bbe75224e9d"> 3058</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SDE_Msk          (1UL &lt;&lt; CoreDebug_DHCSR_S_SDE_Pos)             </span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2900dd56a988a4ed27ad664d5642807e"> 3060</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            </span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga7b67e4506d7f464ef5dafd6219739756"> 3061</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga349ccea33accc705595624c2d334fbcb"> 3063</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            </span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga98d51538e645c2c1a422279cd85a0a25"> 3064</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga760a9a0d7f39951dc3f07d01f1f64772"> 3066</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            </span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9f881ade3151a73bc5b02b73fe6473ca"> 3067</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga20a71871ca8768019c51168c70c3f41d"> 3069</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            </span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac4cd6f3178de48f473d8903e8c847c07"> 3070</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac414659dd5c8bd9c91ab94441ded720a"> 3072</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_PMOV_Pos          6U                                            </span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6c41fddb98d97a17f3e9020278a1aed1"> 3073</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_PMOV_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_PMOV_Pos)            </span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga85747214e2656df6b05ec72e4d22bd6d"> 3075</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            </span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga53aa99b2e39a67622f3b9973e079c2b4"> 3076</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga0d2907400eb948a4ea3886ca083ec8e3"> 3078</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            </span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga77fe1ef3c4a729c1c82fb62a94a51c31"> 3079</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae1fc39e80de54c0339cbb1b298a9f0f9"> 3081</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            </span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae6bda72fbd32cc5734ff3542170dc00d"> 3082</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaddf1d43f8857e4efc3dc4e6b15509692"> 3084</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            </span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f"> 3085</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab557abb5b172b74d2cf44efb9d824e4e"> 3087</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            </span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab815c741a4fc2a61988cd2fb7594210b"> 3088</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span><span class="comment">/* Debug Core Register Selector Register Definitions */</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga51e75942fc0614bc9bb2c0e96fcdda9a"> 3091</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            </span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1eef4992d8f84bc6c0dffed1c87f90a5"> 3092</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga52182c8a9f63a52470244c0bc2064f7b"> 3094</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            </span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga17cafbd72b55030219ce5609baa7c01d"> 3095</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; CoreDebug_DCRSR_REGSEL_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"> 3097</span><span class="comment">/* Debug Exception and Monitor Control Register Definitions */</span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga6ff2102b98f86540224819a1b767ba39"> 3098</a></span><span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            </span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga5e99652c1df93b441257389f49407834"> 3099</a></span><span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga341020a3b7450416d72544eaf8e57a64"> 3101</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            </span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae6384cbe8045051186d13ef9cdeace95"> 3102</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9ae10710684e14a1a534e785ef390e1b"> 3104</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            </span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2ded814556de96fc369de7ae9a7ceb98"> 3105</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1e2f706a59e0d8131279af1c7e152f8d"> 3107</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            </span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga68ec55930269fab78e733dcfa32392f8"> 3108</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga802829678f6871863ae9ecf60a10425c"> 3110</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            </span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac2b46b9b65bf8d23027f255fc9641977"> 3111</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaed9f42053031a9a30cd8054623304c0a"> 3113</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            </span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga803fc98c5bb85f10f0347b23794847d1"> 3114</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga22079a6e436f23b90308be97e19cf07e"> 3116</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            </span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gad6815d8e3df302d2f0ff2c2c734ed29a"> 3117</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab8e3d8f0f9590a51bbf10f6da3ad6933"> 3119</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            </span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9d29546aefe3ca8662a7fe48dd4a5b2b"> 3120</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac"> 3122</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            </span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaa38b947d77672c48bba1280c0a642e19"> 3123</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga10fc7c53bca904c128bc8e1a03072d50"> 3125</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            </span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2f98b461d19746ab2febfddebb73da6f"> 3126</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac9d13eb2add61f610d5ced1f7ad2adf8"> 3128</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            </span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga03ee58b1b02fdbf21612809034562f1c"> 3129</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga444454f7c7748e76cd76c3809c887c41"> 3131</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            </span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gad420a9b60620584faaca6289e83d3a87"> 3132</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9fcf09666f7063a7303117aa32a85d5a"> 3134</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            </span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga906476e53c1e1487c30f3a1181df9e30"> 3135</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span><span class="comment">/* Debug Set Clear Exception and Monitor Control Register Definitions */</span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1e2e3a310143f4663f1c415c03c3d535"> 3138</a></span><span class="preprocessor">#define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos  19U                                            </span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaea36b8cede2cc1184176eb20b7bd0f8d"> 3139</a></span><span class="preprocessor">#define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk  (1UL &lt;&lt; CoreDebug_DSCEMCR_CLR_MON_REQ_Pos)     </span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2295235d9c595bd6f287728f4c395bbf"> 3141</a></span><span class="preprocessor">#define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos 17U                                            </span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacfb17801664286ab627a094d5fb3da20"> 3142</a></span><span class="preprocessor">#define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk (1UL &lt;&lt; CoreDebug_DSCEMCR_CLR_MON_PEND_Pos)    </span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga77f02a6d773fa2c6daafbbdd7df2d9d2"> 3144</a></span><span class="preprocessor">#define CoreDebug_DSCEMCR_SET_MON_REQ_Pos   3U                                            </span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga73d8960abbd67eeda64f27a77ed7baf2"> 3145</a></span><span class="preprocessor">#define CoreDebug_DSCEMCR_SET_MON_REQ_Msk  (1UL &lt;&lt; CoreDebug_DSCEMCR_SET_MON_REQ_Pos)     </span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga644ae3a13bcb9f2a80326bc5824f1b28"> 3147</a></span><span class="preprocessor">#define CoreDebug_DSCEMCR_SET_MON_PEND_Pos  1U                                            </span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga575045239507b73f338bcbb959ac6904"> 3148</a></span><span class="preprocessor">#define CoreDebug_DSCEMCR_SET_MON_PEND_Msk (1UL &lt;&lt; CoreDebug_DSCEMCR_SET_MON_PEND_Pos)    </span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span><span class="comment">/* Debug Authentication Control Register Definitions */</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab9cb997565a842f5eb9365bd58d7cda2"> 3151</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_UIDEN_Pos      10U                                            </span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7d84e1642469f5c20b7ef7fa76a4fe95"> 3152</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_UIDEN_Msk      (1UL &lt;&lt; CoreDebug_DAUTHCTRL_UIDEN_Pos)         </span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga57a2ef70f6cc1e0903a8c3740512de46"> 3154</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_UIDAPEN_Pos     9U                                            </span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad69e7195bbc5074466387d9c4d8bd529"> 3155</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_UIDAPEN_Msk    (1UL &lt;&lt; CoreDebug_DAUTHCTRL_UIDAPEN_Pos)       </span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2b4fde73cbbbb0adeb686dc20ff705de"> 3157</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_FSDMA_Pos       8U                                            </span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab7f3f76af0236f8d3d3a090f50d4841a"> 3158</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_FSDMA_Msk      (1UL &lt;&lt; CoreDebug_DAUTHCTRL_FSDMA_Pos)         </span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf733a36e6b4717a604f7d77c05dfceb4"> 3160</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            </span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gadad0bf68d32cba49c1ea7534122c2752"> 3161</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL &lt;&lt; CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    </span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga866734a8e4bec2d6cf091e265c6c0f3d"> 3163</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            </span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaabb5d6c750c9ec50254134ece2111dcd"> 3164</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL &lt;&lt; CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    </span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3caef9790e4e2ccbfea77d55315ad59f"> 3166</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            </span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1570f149a0f89f70fc2644a5842cbcb4"> 3167</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL &lt;&lt; CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     </span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga587610b7ac18292de47bf9d675b0b88c"> 3169</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            </span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa043fd13768d57be320c682ca1c9b234"> 3170</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/</span><span class="preprocessor">) </span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span><span class="comment">/* Debug Security Control and Status Register Definitions */</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4be5d0f8af5d7d8ec04bde78ce18e10e"> 3173</a></span><span class="preprocessor">#define CoreDebug_DSCSR_CDS_Pos            16U                                            </span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga083417245e1aa40e84a2b12433a15a6b"> 3174</a></span><span class="preprocessor">#define CoreDebug_DSCSR_CDS_Msk            (1UL &lt;&lt; CoreDebug_DSCSR_CDS_Pos)               </span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7450603163415ab4d4e4a7a767879eae"> 3176</a></span><span class="preprocessor">#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            </span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaaffe28a24f05446e55ba3d75bb6f4cd0"> 3177</a></span><span class="preprocessor">#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL &lt;&lt; CoreDebug_DSCSR_SBRSEL_Pos)            </span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3eb88e444b678057db1b59272eebb1ad"> 3179</a></span><span class="preprocessor">#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            </span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5e5ed94cac1139165af161c008881805"> 3180</a></span><span class="preprocessor">#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DSCSR_SBRSELEN_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span>{</div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span>  __IOM uint32_t DHCSR;                  </div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"> 3198</span>  __OM  uint32_t DCRSR;                  </div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"> 3199</span>  __IOM uint32_t DCRDR;                  </div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span>  __IOM uint32_t DEMCR;                  </div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"> 3201</span>  __OM  uint32_t DSCEMCR;                </div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span>  __IOM uint32_t DAUTHCTRL;              </div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span>  __IOM uint32_t DSCSR;                  </div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span>} <a class="code hl_struct" href="struct_d_c_b___type.html">DCB_Type</a>;</div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span> </div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span><span class="comment">/* DHCSR, Debug Halting Control and Status Register Definitions */</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga12b3737946b54102c34dcea6c78405f2"> 3207</a></span><span class="preprocessor">#define DCB_DHCSR_DBGKEY_Pos               16U                                            </span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf09798457faaaf37a65df1435a66b166"> 3208</a></span><span class="preprocessor">#define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL &lt;&lt; DCB_DHCSR_DBGKEY_Pos)             </span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad25c1624991baf865cb10afae7db57c1"> 3210</a></span><span class="preprocessor">#define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            </span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9e2b9c3bb98114ae95991d4e244a7401"> 3211</a></span><span class="preprocessor">#define DCB_DHCSR_S_RESTART_ST_Msk         (0x1UL &lt;&lt; DCB_DHCSR_S_RESTART_ST_Pos)          </span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad1e54f0a3444ef957469404953ac6557"> 3213</a></span><span class="preprocessor">#define DCB_DHCSR_S_RESET_ST_Pos           25U                                            </span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8731dddf478a4f3b42d00b0b871c2e70"> 3214</a></span><span class="preprocessor">#define DCB_DHCSR_S_RESET_ST_Msk           (0x1UL &lt;&lt; DCB_DHCSR_S_RESET_ST_Pos)            </span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga76553119c9c6a14246701ad053ee2eca"> 3216</a></span><span class="preprocessor">#define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            </span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga88912cf67a8ecfc8555ada187d828ba6"> 3217</a></span><span class="preprocessor">#define DCB_DHCSR_S_RETIRE_ST_Msk          (0x1UL &lt;&lt; DCB_DHCSR_S_RETIRE_ST_Pos)           </span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5caaf3a251807a19a8d57c9edf9db213"> 3219</a></span><span class="preprocessor">#define DCB_DHCSR_S_FPD_Pos                23U                                            </span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaeb3cd7834b1a45ed96444f8aca6999b3"> 3220</a></span><span class="preprocessor">#define DCB_DHCSR_S_FPD_Msk                (0x1UL &lt;&lt; DCB_DHCSR_S_FPD_Pos)                 </span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7e27acfe581e6ca1543c821eca7b895b"> 3222</a></span><span class="preprocessor">#define DCB_DHCSR_S_SUIDE_Pos              22U                                            </span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga00f55b0d5c8398952b593c7d4217cc0e"> 3223</a></span><span class="preprocessor">#define DCB_DHCSR_S_SUIDE_Msk              (0x1UL &lt;&lt; DCB_DHCSR_S_SUIDE_Pos)               </span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga52e5b258e2a333013e80ff7ecfe6a433"> 3225</a></span><span class="preprocessor">#define DCB_DHCSR_S_NSUIDE_Pos             21U                                            </span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8896b8f662cdeb41ab4f25484cc557bb"> 3226</a></span><span class="preprocessor">#define DCB_DHCSR_S_NSUIDE_Msk             (0x1UL &lt;&lt; DCB_DHCSR_S_NSUIDE_Pos)              </span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6da4456644744f1395cc6a53a27b39db"> 3228</a></span><span class="preprocessor">#define DCB_DHCSR_S_SDE_Pos                20U                                            </span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga79b58ace49a1e4b14ea93d09c34ad33e"> 3229</a></span><span class="preprocessor">#define DCB_DHCSR_S_SDE_Msk                (0x1UL &lt;&lt; DCB_DHCSR_S_SDE_Pos)                 </span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9ad849410b8f8532d42a0c98c7a8a8a5"> 3231</a></span><span class="preprocessor">#define DCB_DHCSR_S_LOCKUP_Pos             19U                                            </span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga34ee618d96d0528f765f557045bc7858"> 3232</a></span><span class="preprocessor">#define DCB_DHCSR_S_LOCKUP_Msk             (0x1UL &lt;&lt; DCB_DHCSR_S_LOCKUP_Pos)              </span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga08d9aff46b98a76bcc8af40b54e44acc"> 3234</a></span><span class="preprocessor">#define DCB_DHCSR_S_SLEEP_Pos              18U                                            </span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafbfe8bbcf7240126780a631da3e8d4f1"> 3235</a></span><span class="preprocessor">#define DCB_DHCSR_S_SLEEP_Msk              (0x1UL &lt;&lt; DCB_DHCSR_S_SLEEP_Pos)               </span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae3213e4a2e71ce4250d5dd6282ce76da"> 3237</a></span><span class="preprocessor">#define DCB_DHCSR_S_HALT_Pos               17U                                            </span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafde3d82fba9bf12538370f862c5cd01e"> 3238</a></span><span class="preprocessor">#define DCB_DHCSR_S_HALT_Msk               (0x1UL &lt;&lt; DCB_DHCSR_S_HALT_Pos)                </span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad962e2f5f279ad8b066587b0647a2bb7"> 3240</a></span><span class="preprocessor">#define DCB_DHCSR_S_REGRDY_Pos             16U                                            </span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9fb6f604c62b90564a0bc065feab9bba"> 3241</a></span><span class="preprocessor">#define DCB_DHCSR_S_REGRDY_Msk             (0x1UL &lt;&lt; DCB_DHCSR_S_REGRDY_Pos)              </span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3272140f76da948472b8e16cb73c58de"> 3243</a></span><span class="preprocessor">#define DCB_DHCSR_C_PMOV_Pos                6U                                            </span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga630417f45666de7fa746aa0b7f2772d4"> 3244</a></span><span class="preprocessor">#define DCB_DHCSR_C_PMOV_Msk               (0x1UL &lt;&lt; DCB_DHCSR_C_PMOV_Pos)                </span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad398d284d3fa76f3fabb3b8ad052b930"> 3246</a></span><span class="preprocessor">#define DCB_DHCSR_C_SNAPSTALL_Pos           5U                                            </span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad04296a033cfc6c85b2067a6fca74357"> 3247</a></span><span class="preprocessor">#define DCB_DHCSR_C_SNAPSTALL_Msk          (0x1UL &lt;&lt; DCB_DHCSR_C_SNAPSTALL_Pos)           </span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga79eee7530dee856083bed16fb5196b79"> 3249</a></span><span class="preprocessor">#define DCB_DHCSR_C_MASKINTS_Pos            3U                                            </span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab16f27417e246d0e1ebf11b405a5e521"> 3250</a></span><span class="preprocessor">#define DCB_DHCSR_C_MASKINTS_Msk           (0x1UL &lt;&lt; DCB_DHCSR_C_MASKINTS_Pos)            </span></div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga624e7715c52c7c1a61142ae8671119bb"> 3252</a></span><span class="preprocessor">#define DCB_DHCSR_C_STEP_Pos                2U                                            </span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga310c8c0a49e650999eaf012b7d88a72d"> 3253</a></span><span class="preprocessor">#define DCB_DHCSR_C_STEP_Msk               (0x1UL &lt;&lt; DCB_DHCSR_C_STEP_Pos)                </span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8715aba59d08a28d58763c1845007e37"> 3255</a></span><span class="preprocessor">#define DCB_DHCSR_C_HALT_Pos                1U                                            </span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1e33bd97d480af3a24b3c34d6bd77f13"> 3256</a></span><span class="preprocessor">#define DCB_DHCSR_C_HALT_Msk               (0x1UL &lt;&lt; DCB_DHCSR_C_HALT_Pos)                </span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf778dc2d4bef1c5ebc20c514fe3bd7fd"> 3258</a></span><span class="preprocessor">#define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            </span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3b3d1d7747fca2bda398861ea9fbcedc"> 3259</a></span><span class="preprocessor">#define DCB_DHCSR_C_DEBUGEN_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; DCB_DHCSR_C_DEBUGEN_Pos*/</span><span class="preprocessor">)         </span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span><span class="comment">/* DCRSR, Debug Core Register Select Register Definitions */</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacc6c1d3f65e2c1e518f1428ff944066a"> 3262</a></span><span class="preprocessor">#define DCB_DCRSR_REGWnR_Pos               16U                                            </span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga43fd9c69a9788b4d46ad62d5ef4e618b"> 3263</a></span><span class="preprocessor">#define DCB_DCRSR_REGWnR_Msk               (0x1UL &lt;&lt; DCB_DCRSR_REGWnR_Pos)                </span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa5cdb57f15bee9fcd6c177efa7b57e66"> 3265</a></span><span class="preprocessor">#define DCB_DCRSR_REGSEL_Pos                0U                                            </span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0026c4a1ee72085f05aff5a5c273d1c5"> 3266</a></span><span class="preprocessor">#define DCB_DCRSR_REGSEL_Msk               (0x7FUL </span><span class="comment">/*&lt;&lt; DCB_DCRSR_REGSEL_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span><span class="comment">/* DCRDR, Debug Core Register Data Register Definitions */</span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9b2c2d386aec0558206d57e4a1aa1362"> 3269</a></span><span class="preprocessor">#define DCB_DCRDR_DBGTMP_Pos                0U                                            </span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga38285659cca4b33aff4fca807ef3d66b"> 3270</a></span><span class="preprocessor">#define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL </span><span class="comment">/*&lt;&lt; DCB_DCRDR_DBGTMP_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span><span class="comment">/* DEMCR, Debug Exception and Monitor Control Register Definitions */</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1e6c3a676479dd1d891617d01dbcd0a1"> 3273</a></span><span class="preprocessor">#define DCB_DEMCR_TRCENA_Pos               24U                                            </span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadff361a49d1839b75c80edf3660763f5"> 3274</a></span><span class="preprocessor">#define DCB_DEMCR_TRCENA_Msk               (0x1UL &lt;&lt; DCB_DEMCR_TRCENA_Pos)                </span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga143b25dcc690ed40e573e9c117f8360b"> 3276</a></span><span class="preprocessor">#define DCB_DEMCR_MONPRKEY_Pos             23U                                            </span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga207e739d92d13600eceecf67d516ae9a"> 3277</a></span><span class="preprocessor">#define DCB_DEMCR_MONPRKEY_Msk             (0x1UL &lt;&lt; DCB_DEMCR_MONPRKEY_Pos)              </span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae55bb49f907a4055c6a9d290f47d9c5c"> 3279</a></span><span class="preprocessor">#define DCB_DEMCR_UMON_EN_Pos              21U                                            </span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2fd7f2e3e9ac3f8d4e6e04c35ee86927"> 3280</a></span><span class="preprocessor">#define DCB_DEMCR_UMON_EN_Msk              (0x1UL &lt;&lt; DCB_DEMCR_UMON_EN_Pos)               </span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad9ed1d5f82b7f24f5d18340249aae966"> 3282</a></span><span class="preprocessor">#define DCB_DEMCR_SDME_Pos                 20U                                            </span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad6b3a8ead9752e9782fbf6f34cf0933e"> 3283</a></span><span class="preprocessor">#define DCB_DEMCR_SDME_Msk                 (0x1UL &lt;&lt; DCB_DEMCR_SDME_Pos)                  </span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8e660d739448bc65a9e1c62d6b5873a4"> 3285</a></span><span class="preprocessor">#define DCB_DEMCR_MON_REQ_Pos              19U                                            </span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6282d943f9b6c7b730df8f7199af8959"> 3286</a></span><span class="preprocessor">#define DCB_DEMCR_MON_REQ_Msk              (0x1UL &lt;&lt; DCB_DEMCR_MON_REQ_Pos)               </span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga51ad542a683cd0b63016b8bc02705319"> 3288</a></span><span class="preprocessor">#define DCB_DEMCR_MON_STEP_Pos             18U                                            </span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga290340c4ac4538ec66a496b2cab125a7"> 3289</a></span><span class="preprocessor">#define DCB_DEMCR_MON_STEP_Msk             (0x1UL &lt;&lt; DCB_DEMCR_MON_STEP_Pos)              </span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad0e2400f93c321b4e6dbe3b377cbdd39"> 3291</a></span><span class="preprocessor">#define DCB_DEMCR_MON_PEND_Pos             17U                                            </span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae39f386158a6a40a033fbc8bddc328e9"> 3292</a></span><span class="preprocessor">#define DCB_DEMCR_MON_PEND_Msk             (0x1UL &lt;&lt; DCB_DEMCR_MON_PEND_Pos)              </span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga55673a5fd1d9834bee90fcef964ca97c"> 3294</a></span><span class="preprocessor">#define DCB_DEMCR_MON_EN_Pos               16U                                            </span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab3eae3995e948693e91d81c0ea2ab750"> 3295</a></span><span class="preprocessor">#define DCB_DEMCR_MON_EN_Msk               (0x1UL &lt;&lt; DCB_DEMCR_MON_EN_Pos)                </span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3f81abbc3d7a509a6538947edb670da2"> 3297</a></span><span class="preprocessor">#define DCB_DEMCR_VC_SFERR_Pos             11U                                            </span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga56ceaf093968c116b30e910488c56713"> 3298</a></span><span class="preprocessor">#define DCB_DEMCR_VC_SFERR_Msk             (0x1UL &lt;&lt; DCB_DEMCR_VC_SFERR_Pos)              </span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0d4f8067ee40546c4e64494d04e4bee8"> 3300</a></span><span class="preprocessor">#define DCB_DEMCR_VC_HARDERR_Pos           10U                                            </span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga71c8b7b28e49b8203d26a37721988a81"> 3301</a></span><span class="preprocessor">#define DCB_DEMCR_VC_HARDERR_Msk           (0x1UL &lt;&lt; DCB_DEMCR_VC_HARDERR_Pos)            </span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7cc3c80c266faf134a1b92a40b04d8eb"> 3303</a></span><span class="preprocessor">#define DCB_DEMCR_VC_INTERR_Pos             9U                                            </span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7ca63bbc80211bc240d6c6455ad011e6"> 3304</a></span><span class="preprocessor">#define DCB_DEMCR_VC_INTERR_Msk            (0x1UL &lt;&lt; DCB_DEMCR_VC_INTERR_Pos)             </span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacd141abf5fa82a9760182643c2a721eb"> 3306</a></span><span class="preprocessor">#define DCB_DEMCR_VC_BUSERR_Pos             8U                                            </span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab397c1ce598ffce2a23ac20cd471f7c8"> 3307</a></span><span class="preprocessor">#define DCB_DEMCR_VC_BUSERR_Msk            (0x1UL &lt;&lt; DCB_DEMCR_VC_BUSERR_Pos)             </span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0b60664ade333a467195c240ceb2f59b"> 3309</a></span><span class="preprocessor">#define DCB_DEMCR_VC_STATERR_Pos            7U                                            </span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga636ccd0ff5dd449f1a318f7136dc693b"> 3310</a></span><span class="preprocessor">#define DCB_DEMCR_VC_STATERR_Msk           (0x1UL &lt;&lt; DCB_DEMCR_VC_STATERR_Pos)            </span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacc8f776e6339bf13f97467bb1d204f65"> 3312</a></span><span class="preprocessor">#define DCB_DEMCR_VC_CHKERR_Pos             6U                                            </span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf278895480ced80e9438b5030ad92642"> 3313</a></span><span class="preprocessor">#define DCB_DEMCR_VC_CHKERR_Msk            (0x1UL &lt;&lt; DCB_DEMCR_VC_CHKERR_Pos)             </span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8dc92767c451c58cb6df7967bd6b31b5"> 3315</a></span><span class="preprocessor">#define DCB_DEMCR_VC_NOCPERR_Pos            5U                                            </span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga09f83c2b639968b088a92c6811f00f08"> 3316</a></span><span class="preprocessor">#define DCB_DEMCR_VC_NOCPERR_Msk           (0x1UL &lt;&lt; DCB_DEMCR_VC_NOCPERR_Pos)            </span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa45fd3e9d92c970a12916ffa52b304c4"> 3318</a></span><span class="preprocessor">#define DCB_DEMCR_VC_MMERR_Pos              4U                                            </span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1fef5fc3e84ef6acc0c087f5fa780b7b"> 3319</a></span><span class="preprocessor">#define DCB_DEMCR_VC_MMERR_Msk             (0x1UL &lt;&lt; DCB_DEMCR_VC_MMERR_Pos)              </span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga90828dda3a83cfb419981f46983518af"> 3321</a></span><span class="preprocessor">#define DCB_DEMCR_VC_CORERESET_Pos          0U                                            </span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga63ada18b4471e9e257e2bcd11615d3c6"> 3322</a></span><span class="preprocessor">#define DCB_DEMCR_VC_CORERESET_Msk         (0x1UL </span><span class="comment">/*&lt;&lt; DCB_DEMCR_VC_CORERESET_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span><span class="comment">/* DSCEMCR, Debug Set Clear Exception and Monitor Control Register Definitions */</span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3b168c2457e6390e250366fdd4ca805d"> 3325</a></span><span class="preprocessor">#define DCB_DSCEMCR_CLR_MON_REQ_Pos        19U                                            </span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacb697705a1019f706306658fe6edd868"> 3326</a></span><span class="preprocessor">#define DCB_DSCEMCR_CLR_MON_REQ_Msk        (0x1UL &lt;&lt; DCB_DSCEMCR_CLR_MON_REQ_Pos)         </span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2fdf9c6fb385f7d7638609f6350b86c1"> 3328</a></span><span class="preprocessor">#define DCB_DSCEMCR_CLR_MON_PEND_Pos       17U                                            </span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9e37504f208330d3ddcc64507877bf63"> 3329</a></span><span class="preprocessor">#define DCB_DSCEMCR_CLR_MON_PEND_Msk       (0x1UL &lt;&lt; DCB_DSCEMCR_CLR_MON_PEND_Pos)        </span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga115ed5caa1730b2fec64374d96478ef7"> 3331</a></span><span class="preprocessor">#define DCB_DSCEMCR_SET_MON_REQ_Pos         3U                                            </span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga41bcefb7a702d9c5aa9760d35db2fe19"> 3332</a></span><span class="preprocessor">#define DCB_DSCEMCR_SET_MON_REQ_Msk        (0x1UL &lt;&lt; DCB_DSCEMCR_SET_MON_REQ_Pos)         </span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2dbb106158d8ef7096e8d2057432713d"> 3334</a></span><span class="preprocessor">#define DCB_DSCEMCR_SET_MON_PEND_Pos        1U                                            </span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga140ba17094fbbdf3487a735a27d71792"> 3335</a></span><span class="preprocessor">#define DCB_DSCEMCR_SET_MON_PEND_Msk       (0x1UL &lt;&lt; DCB_DSCEMCR_SET_MON_PEND_Pos)        </span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span><span class="comment">/* DAUTHCTRL, Debug Authentication Control Register Definitions */</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga44dd680a874d0f69f13ac329e962b975"> 3338</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_UIDEN_Pos            10U                                            </span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9e4c8ff0c0fc1fafb4bc599204a4d7a8"> 3339</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_UIDEN_Msk            (0x1UL &lt;&lt; DCB_DAUTHCTRL_UIDEN_Pos)             </span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga58e33ef7746d392d40c9c8ff9184ae76"> 3341</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_UIDAPEN_Pos           9U                                            </span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5ad900519e02b792925dff3fa130a075"> 3342</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_UIDAPEN_Msk          (0x1UL &lt;&lt; DCB_DAUTHCTRL_UIDAPEN_Pos)           </span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2cba346b07273c6361cf386d0c1c1b1a"> 3344</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_FSDMA_Pos             8U                                            </span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabdb516d55384c338a9a7e4f1a3ad3c79"> 3345</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_FSDMA_Msk            (0x1UL &lt;&lt; DCB_DAUTHCTRL_FSDMA_Pos)             </span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga51c03c86c57344062f1f8106b0e8e1e8"> 3347</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            </span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7ab862a4067f2c631f474b50a698e074"> 3348</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (0x1UL &lt;&lt; DCB_DAUTHCTRL_INTSPNIDEN_Pos)        </span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga35d6f7e0f9df825bec9f1e0e2a49d577"> 3350</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            </span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab577308afca3e40b996b56fa35806e8b"> 3351</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (0x1UL &lt;&lt; DCB_DAUTHCTRL_SPNIDENSEL_Pos)        </span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga386ba63b679bc5e972accb0267eb86de"> 3353</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            </span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2609a87c2b4b682e0684816dec6c0357"> 3354</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_INTSPIDEN_Msk        (0x1UL &lt;&lt; DCB_DAUTHCTRL_INTSPIDEN_Pos)         </span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9b05bcad4ffa8191ca83e88d7b47a44a"> 3356</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            </span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabfcbe4bf2324d93d6efab0b5cba75b90"> 3357</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_SPIDENSEL_Msk        (0x1UL </span><span class="comment">/*&lt;&lt; DCB_DAUTHCTRL_SPIDENSEL_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span><span class="comment">/* DSCSR, Debug Security Control and Status Register Definitions */</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac83880a712da05a4ab21b3a37f0e7a57"> 3360</a></span><span class="preprocessor">#define DCB_DSCSR_CDSKEY_Pos               17U                                            </span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaae99c1a6965e103bc3970de7b8e636ec"> 3361</a></span><span class="preprocessor">#define DCB_DSCSR_CDSKEY_Msk               (0x1UL &lt;&lt; DCB_DSCSR_CDSKEY_Pos)                </span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1bfa3500fe3d3b9a00475ea1b03b4208"> 3363</a></span><span class="preprocessor">#define DCB_DSCSR_CDS_Pos                  16U                                            </span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga636488a90fb3aad5b8019c779f2971d0"> 3364</a></span><span class="preprocessor">#define DCB_DSCSR_CDS_Msk                  (0x1UL &lt;&lt; DCB_DSCSR_CDS_Pos)                   </span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa41e2fe7079ed5c7d1fb5f21e2d9da07"> 3366</a></span><span class="preprocessor">#define DCB_DSCSR_SBRSEL_Pos                1U                                            </span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga658bf1a8c8f23b6e8fc66d7083ee7e73"> 3367</a></span><span class="preprocessor">#define DCB_DSCSR_SBRSEL_Msk               (0x1UL &lt;&lt; DCB_DSCSR_SBRSEL_Pos)                </span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacd4b8bef5d9a60eaf9c85f552c1d8ee8"> 3369</a></span><span class="preprocessor">#define DCB_DSCSR_SBRSELEN_Pos              0U                                            </span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7189a0400b7ab4cf295efaa6c52a0426"> 3370</a></span><span class="preprocessor">#define DCB_DSCSR_SBRSELEN_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; DCB_DSCSR_SBRSELEN_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span>{</div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span>  __OM  uint32_t DLAR;                   </div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span>  __IM  uint32_t DLSR;                   </div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span>  __IM  uint32_t DAUTHSTATUS;            </div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span>  __IM  uint32_t DDEVARCH;               </div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"> 3392</span>  __IM  uint32_t DDEVTYPE;               </div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span>} <a class="code hl_struct" href="struct_d_i_b___type.html">DIB_Type</a>;</div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span> </div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span><span class="comment">/* DLAR, SCS Software Lock Access Register Definitions */</span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga127afaadba5b459c931afff57ac907c1"> 3396</a></span><span class="preprocessor">#define DIB_DLAR_KEY_Pos                    0U                                            </span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae5342ea35b7425ab234af3581effaed6"> 3397</a></span><span class="preprocessor">#define DIB_DLAR_KEY_Msk                   (0xFFFFFFFFUL </span><span class="comment">/*&lt;&lt; DIB_DLAR_KEY_Pos */</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span><span class="comment">/* DLSR, SCS Software Lock Status Register Definitions */</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga54f28afe083f0687ffe90b018dd9e4f9"> 3400</a></span><span class="preprocessor">#define DIB_DLSR_nTT_Pos                    2U                                            </span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4f4faf7f40b381c9ae0e3c9573519cd5"> 3401</a></span><span class="preprocessor">#define DIB_DLSR_nTT_Msk                   (0x1UL &lt;&lt; DIB_DLSR_nTT_Pos )                   </span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga82827e80a616135324a2559da6c679ed"> 3403</a></span><span class="preprocessor">#define DIB_DLSR_SLK_Pos                    1U                                            </span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6c97eb2514d21bc12690510893c7ecde"> 3404</a></span><span class="preprocessor">#define DIB_DLSR_SLK_Msk                   (0x1UL &lt;&lt; DIB_DLSR_SLK_Pos )                   </span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac3617f13ba9a7d79562cb22ec4c118eb"> 3406</a></span><span class="preprocessor">#define DIB_DLSR_SLI_Pos                    0U                                            </span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga49a06f3f445bab2950439328b45b4bf3"> 3407</a></span><span class="preprocessor">#define DIB_DLSR_SLI_Msk                   (0x1UL </span><span class="comment">/*&lt;&lt; DIB_DLSR_SLI_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span><span class="comment">/* DAUTHSTATUS, Debug Authentication Status Register Definitions */</span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga83b0e2838273d29f387068ca53d76cc0"> 3410</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SUNID_Pos          22U                                            </span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga53608ad9276d679d6a137006f2aedf3d"> 3411</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SUNID_Msk          (0x3UL &lt;&lt; DIB_DAUTHSTATUS_SUNID_Pos )          </span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga16c644f62579d704a91d5e9b0febb3e2"> 3413</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SUID_Pos           20U                                            </span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1829ec0c0a398bce99124f34402458c3"> 3414</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SUID_Msk           (0x3UL &lt;&lt; DIB_DAUTHSTATUS_SUID_Pos )           </span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5487fd56796f02539ec2e892eae7fabf"> 3416</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSUNID_Pos         18U                                            </span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafaf216de5a274b5519296d7417229aed"> 3417</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSUNID_Msk         (0x3UL &lt;&lt; DIB_DAUTHSTATUS_NSUNID_Pos )         </span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4cda21673b6d2792ed3ce75c86f840a5"> 3419</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSUID_Pos          16U                                            </span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafddbf6c227b1faece75845aa4c22f65e"> 3420</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSUID_Msk          (0x3UL &lt;&lt; DIB_DAUTHSTATUS_NSUID_Pos )          </span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga880f44c94c670cf40d6b3bfe8df1a1f6"> 3422</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SNID_Pos            6U                                            </span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac908fb14ab6d8e26c9c31749f6686c64"> 3423</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL &lt;&lt; DIB_DAUTHSTATUS_SNID_Pos )           </span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga46ded3f3d6c5cfa27a13aa1c1d8e4a63"> 3425</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SID_Pos             4U                                            </span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8fe5fa917c14ef84db4e7027e0571890"> 3426</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SID_Msk            (0x3UL &lt;&lt; DIB_DAUTHSTATUS_SID_Pos )            </span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae0e98beadde2cccb305af7f0dcc155ac"> 3428</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            </span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1a15194c34fbf1175fb1e9aed9af7247"> 3429</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL &lt;&lt; DIB_DAUTHSTATUS_NSNID_Pos )          </span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad496c716a7bbe92edb0f7cae5bf7212d"> 3431</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSID_Pos            0U                                            </span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga584d700c868ebc39868caca789101053"> 3432</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL </span><span class="comment">/*&lt;&lt; DIB_DAUTHSTATUS_NSID_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span><span class="comment">/* DDEVARCH, SCS Device Architecture Register Definitions */</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab448ca03dc0f7a619ea434f6626ecdf9"> 3435</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            </span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf0d7d875fc1d66cd93a1cf746ff320ae"> 3436</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL &lt;&lt; DIB_DDEVARCH_ARCHITECT_Pos )       </span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9661bb5a91435714e7d64eb0ec0dd6e1"> 3438</a></span><span class="preprocessor">#define DIB_DDEVARCH_PRESENT_Pos           20U                                            </span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae7535f92c04589baca2478a590dadb9c"> 3439</a></span><span class="preprocessor">#define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL &lt;&lt; DIB_DDEVARCH_PRESENT_Pos )          </span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gace94e17d744b66442d694538037f68f6"> 3441</a></span><span class="preprocessor">#define DIB_DDEVARCH_REVISION_Pos          16U                                            </span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafcbc875b0a66b416156bfcbf740e45dd"> 3442</a></span><span class="preprocessor">#define DIB_DDEVARCH_REVISION_Msk          (0xFUL &lt;&lt; DIB_DDEVARCH_REVISION_Pos )          </span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6d68156ccbab1a82645f9daab08b2d1d"> 3444</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHVER_Pos           12U                                            </span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabc52d7f88de4470f5c86a6df2236bbf0"> 3445</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL &lt;&lt; DIB_DDEVARCH_ARCHVER_Pos )           </span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaace3b54b816dcf28ad07c129320daf51"> 3447</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHPART_Pos           0U                                            </span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5c78c6e408203da144f9615941b74dea"> 3448</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL </span><span class="comment">/*&lt;&lt; DIB_DDEVARCH_ARCHPART_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"> 3450</span><span class="comment">/* DDEVTYPE, SCS Device Type Register Definitions */</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga826e455b366742bb77a918400eb8fe52"> 3451</a></span><span class="preprocessor">#define DIB_DDEVTYPE_SUB_Pos                4U                                            </span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadf1ec26a4463fec04670e54b6e3f1699"> 3452</a></span><span class="preprocessor">#define DIB_DDEVTYPE_SUB_Msk               (0xFUL &lt;&lt; DIB_DDEVTYPE_SUB_Pos )               </span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6f06deefd7677809c7397a2f6fc3cb01"> 3454</a></span><span class="preprocessor">#define DIB_DDEVTYPE_MAJOR_Pos              0U                                            </span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga93c123bd61630bb972f4cbd83bcfcc88"> 3455</a></span><span class="preprocessor">#define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; DIB_DDEVTYPE_MAJOR_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga286e3b913dbd236c7f48ea70c8821f4e"> 3474</a></span><span class="preprocessor">#define _VAL2FLD(field, value)    (((uint32_t)(value) &lt;&lt; field ## _Pos) &amp; field ## _Msk)</span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"> 3475</span> </div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga139b6e261c981f014f386927ca4a8444"> 3482</a></span><span class="preprocessor">#define _FLD2VAL(field, value)    (((uint32_t)(value) &amp; field ## _Msk) &gt;&gt; field ## _Pos)</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"> 3483</span> </div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"> 3494</span><span class="comment">/* Memory mapping of Core Hardware */</span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3c14ed93192c8d9143322bbf77ebf770"> 3495</a></span><span class="preprocessor">  #define SCS_BASE            (0xE000E000UL)                             </span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadd76251e412a195ec0a8f47227a8359e"> 3496</a></span><span class="preprocessor">  #define ITM_BASE            (0xE0000000UL)                             </span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafdab534f961bf8935eb456cb7700dcd2"> 3497</a></span><span class="preprocessor">  #define DWT_BASE            (0xE0001000UL)                             </span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga13ddfd4aa32c363b17a884d654f965ec"> 3498</a></span><span class="preprocessor">  #define MEMSYSCTL_BASE      (0xE001E000UL)                             </span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacac843f21a47472fb0ca653a63a9fb6f"> 3499</a></span><span class="preprocessor">  #define ERRBNK_BASE         (0xE001E100UL)                             </span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa025ed8ad96eb6fe9b49544f2416e8a4"> 3500</a></span><span class="preprocessor">  #define PWRMODCTL_BASE      (0xE001E300UL)                             </span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7f86bb263a0cd3fc7f45c4128251d633"> 3501</a></span><span class="preprocessor">  #define EWIC_BASE           (0xE001E400UL)                             </span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3a76fe8ec2ce6cad19127f0408cbb620"> 3502</a></span><span class="preprocessor">  #define PRCCFGINF_BASE      (0xE001E700UL)                             </span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2b1eeff850a7e418844ca847145a1a68"> 3503</a></span><span class="preprocessor">  #define TPI_BASE            (0xE0040000UL)                             </span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga680604dbcda9e9b31a1639fcffe5230b"> 3504</a></span><span class="preprocessor">  #define CoreDebug_BASE      (0xE000EDF0UL)                             </span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga979239bc18ab4729b5b4dbd0835adcde"> 3505</a></span><span class="preprocessor">  #define DCB_BASE            (0xE000EDF0UL)                             </span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4858489bf7e778df2b32664813ed7f2b"> 3506</a></span><span class="preprocessor">  #define DIB_BASE            (0xE000EFB0UL)                             </span></div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga58effaac0b93006b756d33209e814646"> 3507</a></span><span class="preprocessor">  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     </span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa0288691785a5f868238e0468b39523d"> 3508</a></span><span class="preprocessor">  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     </span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd"> 3509</a></span><span class="preprocessor">  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     </span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0e14b8db93c316988141d7f379810aa0"> 3511</a></span><span class="preprocessor">  #define ICB                 ((ICB_Type       *)     SCS_BASE         ) </span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01"> 3512</a></span><span class="preprocessor">  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) </span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacd96c53beeaff8f603fcda425eb295de"> 3513</a></span><span class="preprocessor">  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) </span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17"> 3514</a></span><span class="preprocessor">  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) </span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabae7cdf882def602cb787bb039ff6a43"> 3515</a></span><span class="preprocessor">  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) </span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabbe5a060185e1d5afa3f85b14e10a6ce"> 3516</a></span><span class="preprocessor">  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) </span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8b4dd00016aed25a0ea54e9a9acd1239"> 3517</a></span><span class="preprocessor">  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) </span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga87357d6b046d8bf05631e28e40fc1323"> 3518</a></span><span class="preprocessor">  #define MEMSYSCTL           ((MemSysCtl_Type *)     MEMSYSCTL_BASE   ) </span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac365de2a06f4254709cefbf82947c5a3"> 3519</a></span><span class="preprocessor">  #define ERRBNK              ((ErrBnk_Type    *)     ERRBNK_BASE      ) </span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf1384d75e3f81227c50a85eccd4286a7"> 3520</a></span><span class="preprocessor">  #define PWRMODCTL           ((PwrModCtl_Type *)     PWRMODCTL_BASE   ) </span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab7288428f3edf8e44921c9b9558197d6"> 3521</a></span><span class="preprocessor">  #define EWIC                ((EWIC_Type      *)     EWIC_BASE        ) </span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga16eddad39fe4038df233f134fad4103e"> 3522</a></span><span class="preprocessor">  #define PRCCFGINF           ((PrcCfgInf_Type *)     PRCCFGINF_BASE   ) </span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab6e30a2b802d9021619dbb0be7f5d63d"> 3523</a></span><span class="preprocessor">  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) </span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga17ff3ff0a32abe8ce8ae632c6e31d772"> 3524</a></span><span class="preprocessor">  #define DCB                 ((DCB_Type       *)     DCB_BASE         ) </span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaab10845ca61f0a991c300da5c5b56792"> 3525</a></span><span class="preprocessor">  #define DIB                 ((DIB_Type       *)     DIB_BASE         ) </span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span><span class="preprocessor">  #if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span><span class="preprocessor">    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     </span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span><span class="preprocessor">    #define MPU               ((MPU_Type       *)     MPU_BASE         ) </span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"> 3530</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span> </div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span><span class="preprocessor">  #if defined (__PMU_PRESENT) &amp;&amp; (__PMU_PRESENT == 1U)</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span><span class="preprocessor">    #define PMU_BASE          (0xE0003000UL)                             </span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span><span class="preprocessor">    #define PMU               ((PMU_Type       *)     PMU_BASE         ) </span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span> </div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span><span class="preprocessor">  #if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span><span class="preprocessor">    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     </span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"> 3539</span><span class="preprocessor">    #define SAU               ((SAU_Type       *)     SAU_BASE         ) </span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"> 3540</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"> 3541</span> </div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4dcad4027118c098c07bcd575f1fbb28"> 3542</a></span><span class="preprocessor">  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     </span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabc7c93f2594e85ece1e1a24f10591428"> 3543</a></span><span class="preprocessor">  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) </span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span><span class="preprocessor">  #define SCS_BASE_NS         (0xE002E000UL)                             </span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"> 3547</span><span class="preprocessor">  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             </span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span><span class="preprocessor">  #define DCB_BASE_NS         (0xE002EDF0UL)                             </span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span><span class="preprocessor">  #define DIB_BASE_NS         (0xE002EFB0UL)                             </span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span><span class="preprocessor">  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  </span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"> 3551</span><span class="preprocessor">  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  </span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span><span class="preprocessor">  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  </span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"> 3554</span><span class="preprocessor">  #define ICB_NS              ((ICB_Type       *)     SCS_BASE_NS      ) </span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"> 3555</span><span class="preprocessor">  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) </span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span><span class="preprocessor">  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) </span></div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"> 3557</span><span class="preprocessor">  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) </span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span><span class="preprocessor">  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) </span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span><span class="preprocessor">  #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) </span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span><span class="preprocessor">  #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) </span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"> 3562</span><span class="preprocessor">  #if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"> 3563</span><span class="preprocessor">    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  </span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span><span class="preprocessor">    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) </span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"> 3565</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"> 3566</span> </div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"> 3567</span><span class="preprocessor">  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  </span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span><span class="preprocessor">  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) </span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"> 3584</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"> 3585</span><span class="comment"> *                Hardware Abstraction Layer</span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"> 3586</span><span class="comment">  Core Function Interface contains:</span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"> 3587</span><span class="comment">  - Core NVIC Functions</span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"> 3588</span><span class="comment">  - Core SysTick Functions</span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span><span class="comment">  - Core Debug Functions</span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"> 3590</span><span class="comment">  - Core Register Access Functions</span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"> 3591</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"> 3598</span><span class="comment">/* ##########################   NVIC functions  #################################### */</span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"> 3606</span><span class="preprocessor">#ifdef CMSIS_NVIC_VIRTUAL</span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"> 3607</span><span class="preprocessor">  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"> 3608</span><span class="preprocessor">    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE &quot;cmsis_nvic_virtual.h&quot;</span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"> 3609</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"> 3610</span><span class="preprocessor">  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"> 3611</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"> 3612</span><span class="preprocessor">  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping</span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"> 3613</span><span class="preprocessor">  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping</span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"> 3614</span><span class="preprocessor">  #define NVIC_EnableIRQ              __NVIC_EnableIRQ</span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"> 3615</span><span class="preprocessor">  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ</span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"> 3616</span><span class="preprocessor">  #define NVIC_DisableIRQ             __NVIC_DisableIRQ</span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"> 3617</span><span class="preprocessor">  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ</span></div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"> 3618</span><span class="preprocessor">  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ</span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"> 3619</span><span class="preprocessor">  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ</span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"> 3620</span><span class="preprocessor">  #define NVIC_GetActive              __NVIC_GetActive</span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"> 3621</span><span class="preprocessor">  #define NVIC_SetPriority            __NVIC_SetPriority</span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"> 3622</span><span class="preprocessor">  #define NVIC_GetPriority            __NVIC_GetPriority</span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"> 3623</span><span class="preprocessor">  #define NVIC_SystemReset            __NVIC_SystemReset</span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"> 3624</span><span class="preprocessor">#endif </span><span class="comment">/* CMSIS_NVIC_VIRTUAL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"> 3625</span> </div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span><span class="preprocessor">#ifdef CMSIS_VECTAB_VIRTUAL</span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"> 3627</span><span class="preprocessor">  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"> 3628</span><span class="preprocessor">    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE &quot;cmsis_vectab_virtual.h&quot;</span></div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"> 3629</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"> 3630</span><span class="preprocessor">  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"> 3631</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"> 3632</span><span class="preprocessor">  #define NVIC_SetVector              __NVIC_SetVector</span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"> 3633</span><span class="preprocessor">  #define NVIC_GetVector              __NVIC_GetVector</span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"> 3634</span><span class="preprocessor">#endif  </span><span class="comment">/* (CMSIS_VECTAB_VIRTUAL) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"> 3635</span> </div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"> 3636</span><span class="preprocessor">#define NVIC_USER_IRQ_OFFSET          16</span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"> 3637</span> </div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"> 3638</span> </div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"> 3639</span><span class="comment">/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */</span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"> 3640</span> </div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"> 3641</span><span class="comment">/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */</span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"> 3642</span><span class="preprocessor">#define FNC_RETURN                 (0xFEFFFFFFUL)     </span><span class="comment">/* bit [0] ignored when processing a branch                             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"> 3643</span> </div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"> 3644</span><span class="comment">/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */</span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"> 3645</span><span class="preprocessor">#define EXC_RETURN_PREFIX          (0xFF000000UL)     </span><span class="comment">/* bits [31:24] set to indicate an EXC_RETURN value                     */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span><span class="preprocessor">#define EXC_RETURN_S               (0x00000040UL)     </span><span class="comment">/* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"> 3647</span><span class="preprocessor">#define EXC_RETURN_DCRS            (0x00000020UL)     </span><span class="comment">/* bit [5] stacking rules for called registers: 0=skipped 1=saved       */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"> 3648</span><span class="preprocessor">#define EXC_RETURN_FTYPE           (0x00000010UL)     </span><span class="comment">/* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"> 3649</span><span class="preprocessor">#define EXC_RETURN_MODE            (0x00000008UL)     </span><span class="comment">/* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"> 3650</span><span class="preprocessor">#define EXC_RETURN_SPSEL           (0x00000004UL)     </span><span class="comment">/* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"> 3651</span><span class="preprocessor">#define EXC_RETURN_ES              (0x00000001UL)     </span><span class="comment">/* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"> 3652</span> </div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"> 3653</span><span class="comment">/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */</span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"> 3654</span><span class="preprocessor">#if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)  </span><span class="comment">/* Value for processors with floating-point extension:                  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"> 3655</span><span class="preprocessor">#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     </span><span class="comment">/* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"> 3656</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"> 3657</span><span class="preprocessor">#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     </span><span class="comment">/* Value for processors without floating-point extension                */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"> 3658</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"> 3659</span> </div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"> 3660</span> </div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span>__STATIC_INLINE <span class="keywordtype">void</span> __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)</div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"> 3671</span>{</div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span>  uint32_t reg_value;</div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"> 3674</span> </div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"> 3675</span>  reg_value  =  <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"> 3676</span>  reg_value &amp;= ~((uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>)); <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"> 3677</span>  reg_value  =  (reg_value                                   |</div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"> 3678</span>                ((uint32_t)0x5FAUL &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"> 3679</span>                (PriorityGroupTmp &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>)  );              <span class="comment">/* Insert write key and priority group */</span></div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"> 3680</span>  <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;</div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span>}</div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span> </div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span> </div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"> 3689</span>__STATIC_INLINE uint32_t <a class="code hl_define" href="group___c_m_s_i_s___core_debug.html#gae1de06155d072758b3453edb07d12459">__NVIC_GetPriorityGrouping</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"> 3690</span>{</div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"> 3691</span>  <span class="keywordflow">return</span> ((uint32_t)((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));</div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"> 3692</span>}</div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"> 3693</span> </div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"> 3694</span> </div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"> 3701</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"> 3702</span>{</div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span>  {</div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span>    __COMPILER_BARRIER();</div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"> 3706</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"> 3707</span>    __COMPILER_BARRIER();</div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"> 3708</span>  }</div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"> 3709</span>}</div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"> 3710</span> </div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"> 3711</span> </div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"> 3720</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"> 3721</span>{</div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"> 3722</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"> 3723</span>  {</div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"> 3724</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"> 3725</span>  }</div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"> 3727</span>  {</div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"> 3728</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"> 3729</span>  }</div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"> 3730</span>}</div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"> 3731</span> </div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"> 3732</span> </div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"> 3739</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"> 3740</span>{</div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"> 3741</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"> 3742</span>  {</div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"> 3743</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"> 3744</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"> 3745</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"> 3746</span>  }</div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"> 3747</span>}</div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"> 3748</span> </div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"> 3749</span> </div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"> 3758</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"> 3759</span>{</div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"> 3760</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"> 3761</span>  {</div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"> 3762</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"> 3763</span>  }</div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"> 3764</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"> 3765</span>  {</div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"> 3766</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"> 3767</span>  }</div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"> 3768</span>}</div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"> 3769</span> </div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span> </div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"> 3777</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"> 3778</span>{</div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"> 3779</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"> 3780</span>  {</div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"> 3781</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"> 3782</span>  }</div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"> 3783</span>}</div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"> 3784</span> </div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"> 3785</span> </div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"> 3792</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"> 3793</span>{</div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"> 3794</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"> 3795</span>  {</div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"> 3796</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"> 3797</span>  }</div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"> 3798</span>}</div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"> 3799</span> </div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"> 3800</span> </div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"> 3809</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"> 3810</span>{</div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"> 3811</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"> 3812</span>  {</div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"> 3813</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"> 3814</span>  }</div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"> 3815</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"> 3816</span>  {</div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"> 3817</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"> 3818</span>  }</div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"> 3819</span>}</div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"> 3820</span> </div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"> 3821</span> </div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"> 3822</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"> 3831</span>__STATIC_INLINE uint32_t NVIC_GetTargetState(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"> 3832</span>{</div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"> 3833</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"> 3834</span>  {</div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"> 3835</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"> 3836</span>  }</div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"> 3837</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"> 3838</span>  {</div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"> 3839</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"> 3840</span>  }</div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"> 3841</span>}</div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"> 3842</span> </div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"> 3843</span> </div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"> 3852</span>__STATIC_INLINE uint32_t NVIC_SetTargetState(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"> 3853</span>{</div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"> 3854</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"> 3855</span>  {</div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"> 3856</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] |=  ((uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL)));</div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"> 3857</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"> 3858</span>  }</div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"> 3859</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"> 3860</span>  {</div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"> 3861</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"> 3862</span>  }</div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"> 3863</span>}</div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"> 3864</span> </div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"> 3865</span> </div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"> 3874</span>__STATIC_INLINE uint32_t NVIC_ClearTargetState(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"> 3875</span>{</div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"> 3876</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"> 3877</span>  {</div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"> 3878</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp;= ~((uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL)));</div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"> 3879</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"> 3880</span>  }</div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"> 3881</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"> 3882</span>  {</div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"> 3883</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"> 3884</span>  }</div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"> 3885</span>}</div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"> 3886</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"> 3887</span> </div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"> 3888</span> </div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"> 3898</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t priority)</div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"> 3899</span>{</div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"> 3900</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"> 3901</span>  {</div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"> 3902</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[((uint32_t)IRQn)]               = (uint8_t)((priority &lt;&lt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"> 3903</span>  }</div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"> 3904</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"> 3905</span>  {</div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"> 3906</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"> 3907</span>  }</div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"> 3908</span>}</div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"> 3909</span> </div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span> </div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"> 3920</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"> 3921</span>{</div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"> 3922</span> </div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"> 3923</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"> 3924</span>  {</div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"> 3925</span>    <span class="keywordflow">return</span>(((uint32_t)<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[((uint32_t)IRQn)]               &gt;&gt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"> 3926</span>  }</div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"> 3927</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"> 3928</span>  {</div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"> 3929</span>    <span class="keywordflow">return</span>(((uint32_t)<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] &gt;&gt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"> 3930</span>  }</div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"> 3931</span>}</div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"> 3932</span> </div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span> </div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"> 3945</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a> (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"> 3946</span>{</div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"> 3947</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"> 3948</span>  uint32_t PreemptPriorityBits;</div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"> 3949</span>  uint32_t SubPriorityBits;</div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"> 3950</span> </div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"> 3951</span>  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"> 3952</span>  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"> 3953</span> </div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"> 3954</span>  <span class="keywordflow">return</span> (</div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"> 3955</span>           ((PreemptPriority &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL)) &lt;&lt; SubPriorityBits) |</div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"> 3956</span>           ((SubPriority     &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL)))</div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"> 3957</span>         );</div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"> 3958</span>}</div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"> 3959</span> </div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"> 3960</span> </div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"> 3972</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a> (uint32_t Priority, uint32_t PriorityGroup, uint32_t* <span class="keyword">const</span> pPreemptPriority, uint32_t* <span class="keyword">const</span> pSubPriority)</div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"> 3973</span>{</div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"> 3974</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"> 3975</span>  uint32_t PreemptPriorityBits;</div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"> 3976</span>  uint32_t SubPriorityBits;</div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"> 3977</span> </div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"> 3978</span>  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"> 3979</span>  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"> 3980</span> </div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"> 3981</span>  *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL);</div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"> 3982</span>  *pSubPriority     = (Priority                   ) &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL);</div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"> 3983</span>}</div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"> 3984</span> </div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"> 3985</span> </div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"> 3995</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t vector)</div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"> 3996</span>{</div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"> 3997</span>  uint32_t *vectors = (uint32_t *)<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"> 3998</span>  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;</div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"> 3999</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"> 4000</span>}</div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"> 4001</span> </div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"> 4002</span> </div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"> 4011</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"> 4012</span>{</div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"> 4013</span>  uint32_t *vectors = (uint32_t *)<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"> 4014</span>  <span class="keywordflow">return</span> vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];</div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"> 4015</span>}</div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span> </div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"> 4017</span> </div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"> 4022</span>__NO_RETURN __STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"> 4023</span>{</div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"> 4024</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();                                                          <span class="comment">/* Ensure all outstanding memory accesses included</span></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"> 4025</span><span class="comment">                                                                       buffered write are completed before reset */</span></div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"> 4026</span>  <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = (uint32_t)((0x5FAUL &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)    |</div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"> 4027</span>                           (<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |</div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"> 4028</span>                            <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>    );         <span class="comment">/* Keep priority group unchanged */</span></div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"> 4029</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();                                                          <span class="comment">/* Ensure completion of memory access */</span></div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"> 4030</span> </div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"> 4031</span>  <span class="keywordflow">for</span>(;;)                                                           <span class="comment">/* wait until reset */</span></div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"> 4032</span>  {</div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"> 4033</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"> 4034</span>  }</div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"> 4035</span>}</div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"> 4036</span> </div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"> 4037</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"> 4047</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)</div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"> 4048</span>{</div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"> 4049</span>  uint32_t reg_value;</div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"> 4050</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"> 4051</span> </div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"> 4052</span>  reg_value  =  SCB_NS-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"> 4053</span>  reg_value &amp;= ~((uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>));             <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"> 4054</span>  reg_value  =  (reg_value                                   |</div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"> 4055</span>                ((uint32_t)0x5FAUL &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"> 4056</span>                (PriorityGroupTmp &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>)                      );              <span class="comment">/* Insert write key and priority group */</span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"> 4057</span>  SCB_NS-&gt;AIRCR =  reg_value;</div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"> 4058</span>}</div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"> 4059</span> </div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"> 4060</span> </div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"> 4066</span>__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"> 4067</span>{</div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"> 4068</span>  <span class="keywordflow">return</span> ((uint32_t)((SCB_NS-&gt;AIRCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));</div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"> 4069</span>}</div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"> 4070</span> </div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"> 4071</span> </div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"> 4078</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_EnableIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"> 4079</span>{</div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"> 4080</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"> 4081</span>  {</div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"> 4082</span>    NVIC_NS-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"> 4083</span>  }</div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"> 4084</span>}</div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"> 4085</span> </div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"> 4086</span> </div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"> 4095</span>__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"> 4096</span>{</div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"> 4097</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"> 4098</span>  {</div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"> 4099</span>    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"> 4100</span>  }</div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"> 4101</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"> 4102</span>  {</div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"> 4103</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"> 4104</span>  }</div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"> 4105</span>}</div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"> 4106</span> </div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"> 4107</span> </div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"> 4114</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_DisableIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"> 4115</span>{</div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"> 4116</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"> 4117</span>  {</div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"> 4118</span>    NVIC_NS-&gt;ICER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"> 4119</span>  }</div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"> 4120</span>}</div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"> 4121</span> </div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"> 4122</span> </div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"> 4131</span>__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span>{</div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"> 4133</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"> 4134</span>  {</div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"> 4135</span>    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"> 4136</span>  }</div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"> 4137</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"> 4138</span>  {</div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"> 4139</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"> 4140</span>  }</div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"> 4141</span>}</div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"> 4142</span> </div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"> 4143</span> </div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"> 4150</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_SetPendingIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"> 4151</span>{</div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"> 4152</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"> 4153</span>  {</div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"> 4154</span>    NVIC_NS-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"> 4155</span>  }</div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"> 4156</span>}</div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"> 4157</span> </div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"> 4158</span> </div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"> 4165</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_ClearPendingIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"> 4166</span>{</div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"> 4167</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"> 4168</span>  {</div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"> 4169</span>    NVIC_NS-&gt;ICPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"> 4170</span>  }</div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"> 4171</span>}</div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"> 4172</span> </div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"> 4173</span> </div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"> 4182</span>__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"> 4183</span>{</div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"> 4184</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"> 4185</span>  {</div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"> 4186</span>    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;IABR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"> 4187</span>  }</div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"> 4188</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"> 4189</span>  {</div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"> 4190</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"> 4191</span>  }</div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"> 4192</span>}</div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"> 4193</span> </div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"> 4194</span> </div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"> 4204</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_SetPriority_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t priority)</div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"> 4205</span>{</div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"> 4206</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"> 4207</span>  {</div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"> 4208</span>    NVIC_NS-&gt;IPR[((uint32_t)IRQn)]               = (uint8_t)((priority &lt;&lt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"> 4209</span>  }</div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"> 4210</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"> 4211</span>  {</div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"> 4212</span>    SCB_NS-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"> 4213</span>  }</div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"> 4214</span>}</div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"> 4215</span> </div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"> 4216</span> </div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"> 4225</span>__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"> 4226</span>{</div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"> 4227</span> </div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"> 4228</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"> 4229</span>  {</div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"> 4230</span>    <span class="keywordflow">return</span>(((uint32_t)NVIC_NS-&gt;IPR[((uint32_t)IRQn)]               &gt;&gt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"> 4231</span>  }</div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"> 4232</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"> 4233</span>  {</div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"> 4234</span>    <span class="keywordflow">return</span>(((uint32_t)SCB_NS-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] &gt;&gt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"> 4235</span>  }</div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"> 4236</span>}</div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"> 4237</span><span class="preprocessor">#endif </span><span class="comment">/*  defined (__ARM_FEATURE_CMSE) &amp;&amp;(__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"> 4238</span> </div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"> 4241</span><span class="comment">/* ##########################  MPU functions  #################################### */</span></div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"> 4242</span> </div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"> 4243</span><span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"> 4244</span> </div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"> 4245</span><span class="preprocessor">#include &quot;mpu_armv8.h&quot;</span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"> 4246</span> </div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"> 4247</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"> 4248</span> </div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"> 4249</span><span class="comment">/* ##########################  PMU functions and events  #################################### */</span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"> 4250</span> </div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"> 4251</span><span class="preprocessor">#if defined (__PMU_PRESENT) &amp;&amp; (__PMU_PRESENT == 1U)</span></div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"> 4252</span> </div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"> 4253</span><span class="preprocessor">#include &quot;pmu_armv8.h&quot;</span></div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"> 4254</span> </div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"> 4260</span><span class="preprocessor">#define ARMCM85_PMU_ECC_ERR                          0xC000             </span></div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"> 4261</span><span class="preprocessor">#define ARMCM85_PMU_ECC_ERR_MBIT                     0xC001             </span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"> 4262</span><span class="preprocessor">#define ARMCM85_PMU_ECC_ERR_DCACHE                   0xC010             </span></div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"> 4263</span><span class="preprocessor">#define ARMCM85_PMU_ECC_ERR_ICACHE                   0xC011             </span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"> 4264</span><span class="preprocessor">#define ARMCM85_PMU_ECC_ERR_MBIT_DCACHE              0xC012             </span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"> 4265</span><span class="preprocessor">#define ARMCM85_PMU_ECC_ERR_MBIT_ICACHE              0xC013             </span></div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"> 4266</span><span class="preprocessor">#define ARMCM85_PMU_ECC_ERR_DTCM                     0xC020             </span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"> 4267</span><span class="preprocessor">#define ARMCM85_PMU_ECC_ERR_ITCM                     0xC021             </span></div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"> 4268</span><span class="preprocessor">#define ARMCM85_PMU_ECC_ERR_MBIT_DTCM                0xC022             </span></div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"> 4269</span><span class="preprocessor">#define ARMCM85_PMU_ECC_ERR_MBIT_ITCM                0xC023             </span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"> 4270</span><span class="preprocessor">#define ARMCM85_PMU_PF_LINEFILL                      0xC100             </span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"> 4271</span><span class="preprocessor">#define ARMCM85_PMU_PF_CANCEL                        0xC101             </span></div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"> 4272</span><span class="preprocessor">#define ARMCM85_PMU_PF_DROP_LINEFILL                 0xC102             </span></div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"> 4273</span><span class="preprocessor">#define ARMCM85_PMU_NWAMODE_ENTER                    0xC200             </span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"> 4274</span><span class="preprocessor">#define ARMCM85_PMU_NWAMODE                          0xC201             </span></div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"> 4275</span><span class="preprocessor">#define ARMCM85_PMU_SAHB_ACCESS                      0xC300             </span></div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"> 4276</span><span class="preprocessor">#define ARMCM85_PMU_PAHB_ACCESS                      0xC301             </span></div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"> 4277</span><span class="preprocessor">#define ARMCM85_PMU_AXI_WRITE_ACCESS                 0xC302             </span></div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"> 4278</span><span class="preprocessor">#define ARMCM85_PMU_AXI_READ_ACCESS                  0xC303             </span></div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"> 4279</span><span class="preprocessor">#define ARMCM85_PMU_DOSTIMEOUT_DOUBLE                0xC400             </span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"> 4280</span><span class="preprocessor">#define ARMCM85_PMU_DOSTIMEOUT_TRIPLE                0xC401             </span></div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"> 4282</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"> 4283</span> </div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"> 4284</span><span class="comment">/* ##########################  FPU functions  #################################### */</span></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"> 4300</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"> 4301</span>{</div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"> 4302</span>  uint32_t mvfr0;</div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"> 4303</span> </div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"> 4304</span>  mvfr0 = <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gabc7c93f2594e85ece1e1a24f10591428">FPU</a>-&gt;MVFR0;</div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"> 4305</span>  <span class="keywordflow">if</span>      ((mvfr0 &amp; (<a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gafa21854cf4bc343f8be949c353ac87f2">FPU_MVFR0_FPSP_Msk</a> | <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga252e67777339a86a87e401f5faf4931f">FPU_MVFR0_FPDP_Msk</a>)) == 0x220U)</div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"> 4306</span>  {</div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"> 4307</span>    <span class="keywordflow">return</span> 2U;           <span class="comment">/* Double + Single precision FPU */</span></div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"> 4308</span>  }</div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"> 4309</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((mvfr0 &amp; (<a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gafa21854cf4bc343f8be949c353ac87f2">FPU_MVFR0_FPSP_Msk</a> | <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga252e67777339a86a87e401f5faf4931f">FPU_MVFR0_FPDP_Msk</a>)) == 0x020U)</div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"> 4310</span>  {</div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"> 4311</span>    <span class="keywordflow">return</span> 1U;           <span class="comment">/* Single precision FPU */</span></div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"> 4312</span>  }</div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"> 4313</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"> 4314</span>  {</div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"> 4315</span>    <span class="keywordflow">return</span> 0U;           <span class="comment">/* No FPU */</span></div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"> 4316</span>  }</div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"> 4317</span>}</div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"> 4318</span> </div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"> 4319</span> </div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"> 4322</span><span class="comment">/* ##########################  MVE functions  #################################### */</span></div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"> 4338</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga9de35f6ff713a3cac7674baf49e22b72">SCB_GetMVEType</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"> 4339</span>{</div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"> 4340</span>  <span class="keyword">const</span> uint32_t mvfr1 = <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gabc7c93f2594e85ece1e1a24f10591428">FPU</a>-&gt;MVFR1;</div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"> 4341</span>  <span class="keywordflow">if</span>      ((mvfr1 &amp; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga4b970cd91c425ab7d790ca299ab4b969">FPU_MVFR1_MVE_Msk</a>) == (0x2U &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gab9f1486ce024c699adc33fb1e764bc3b">FPU_MVFR1_MVE_Pos</a>))</div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"> 4342</span>  {</div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"> 4343</span>    <span class="keywordflow">return</span> 2U;</div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"> 4344</span>  }</div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"> 4345</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((mvfr1 &amp; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga4b970cd91c425ab7d790ca299ab4b969">FPU_MVFR1_MVE_Msk</a>) == (0x1U &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gab9f1486ce024c699adc33fb1e764bc3b">FPU_MVFR1_MVE_Pos</a>))</div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"> 4346</span>  {</div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"> 4347</span>    <span class="keywordflow">return</span> 1U;</div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"> 4348</span>  }</div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"> 4349</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"> 4350</span>  {</div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"> 4351</span>    <span class="keywordflow">return</span> 0U;</div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"> 4352</span>  }</div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"> 4353</span>}</div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"> 4354</span> </div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"> 4355</span> </div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"> 4359</span><span class="comment">/* ##########################  Cache functions  #################################### */</span></div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"> 4360</span> </div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"> 4361</span><span class="preprocessor">#if ((defined (__ICACHE_PRESENT) &amp;&amp; (__ICACHE_PRESENT == 1U)) || \</span></div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"> 4362</span><span class="preprocessor">     (defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)))</span></div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"> 4363</span><span class="preprocessor">#include &quot;cachel1_armv7.h&quot;</span></div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"> 4364</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"> 4365</span> </div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"> 4366</span> </div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"> 4367</span><span class="comment">/* ##########################   SAU functions  #################################### */</span></div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"> 4375</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"> 4376</span> </div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"> 4381</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_SAU_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"> 4382</span>{</div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"> 4383</span>    SAU-&gt;CTRL |=  (SAU_CTRL_ENABLE_Msk);</div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"> 4384</span>}</div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"> 4385</span> </div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"> 4386</span> </div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"> 4387</span> </div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"> 4392</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_SAU_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"> 4393</span>{</div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"> 4394</span>    SAU-&gt;CTRL &amp;= ~(SAU_CTRL_ENABLE_Msk);</div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"> 4395</span>}</div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"> 4396</span> </div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"> 4397</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"> 4398</span> </div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"> 4403</span><span class="comment">/* ###################  PAC Key functions  ########################### */</span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"> 4404</span> </div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"> 4405</span><span class="preprocessor">#if (defined (__ARM_FEATURE_PAUTH) &amp;&amp; (__ARM_FEATURE_PAUTH == 1))</span></div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"> 4406</span><span class="preprocessor">#include &quot;pac_armv81.h&quot;</span></div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"> 4407</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"> 4408</span> </div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"> 4409</span> </div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"> 4410</span><span class="comment">/* ##################################    Debug Control function  ############################################ */</span></div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"> 4424</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga8684eef21a32a624112814027635796b">DCB_SetAuthCtrl</a>(uint32_t value)</div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"> 4425</span>{</div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"> 4426</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"> 4427</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"> 4428</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</a>-&gt;DAUTHCTRL = value;</div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"> 4429</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"> 4430</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"> 4431</span>}</div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"> 4432</span> </div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"> 4433</span> </div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"> 4439</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaf5c941317584778c1830125de083c23e">DCB_GetAuthCtrl</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"> 4440</span>{</div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"> 4441</span>    <span class="keywordflow">return</span> (<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</a>-&gt;DAUTHCTRL);</div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"> 4442</span>}</div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"> 4443</span> </div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"> 4444</span> </div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"> 4445</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"> 4451</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_DCB_SetAuthCtrl_NS(uint32_t value)</div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"> 4452</span>{</div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"> 4453</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"> 4454</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"> 4455</span>    DCB_NS-&gt;DAUTHCTRL = value;</div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"> 4456</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"> 4457</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"> 4458</span>}</div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"> 4459</span> </div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"> 4460</span> </div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"> 4466</span>__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"> 4467</span>{</div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"> 4468</span>    <span class="keywordflow">return</span> (DCB_NS-&gt;DAUTHCTRL);</div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"> 4469</span>}</div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"> 4470</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"> 4471</span> </div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"> 4477</span><span class="comment">/* ##################################    Debug Identification function  ############################################ */</span></div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"> 4491</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga170e6e52a7681cb223727c524975b5c6">DIB_GetAuthStatus</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"> 4492</span>{</div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"> 4493</span>    <span class="keywordflow">return</span> (<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaab10845ca61f0a991c300da5c5b56792">DIB</a>-&gt;DAUTHSTATUS);</div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"> 4494</span>}</div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"> 4495</span> </div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"> 4496</span> </div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"> 4497</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"> 4503</span>__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"> 4504</span>{</div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"> 4505</span>    <span class="keywordflow">return</span> (DIB_NS-&gt;DAUTHSTATUS);</div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"> 4506</span>}</div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"> 4507</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"> 4508</span> </div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"> 4514</span><span class="comment">/* ##################################    SysTick function  ############################################ */</span></div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"> 4522</span><span class="preprocessor">#if defined (__Vendor_SysTickConfig) &amp;&amp; (__Vendor_SysTickConfig == 0U)</span></div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"> 4523</span> </div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"> 4535</span>__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)</div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"> 4536</span>{</div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"> 4537</span>  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"> 4538</span>  {</div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"> 4539</span>    <span class="keywordflow">return</span> (1UL);                                                   <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"> 4540</span>  }</div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"> 4541</span> </div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"> 4542</span>  <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span></div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"> 4543</span>  NVIC_SetPriority (<a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"> 4544</span>  <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"> 4545</span>  <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"> 4546</span>                   <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"> 4547</span>                   <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"> 4548</span>  <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span></div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"> 4549</span>}</div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"> 4550</span> </div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"> 4551</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"> 4564</span>__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)</div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"> 4565</span>{</div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"> 4566</span>  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"> 4567</span>  {</div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"> 4568</span>    <span class="keywordflow">return</span> (1UL);                                                         <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"> 4569</span>  }</div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"> 4570</span> </div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"> 4571</span>  SysTick_NS-&gt;LOAD  = (uint32_t)(ticks - 1UL);                            <span class="comment">/* set reload register */</span></div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"> 4572</span>  TZ_NVIC_SetPriority_NS (<a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"> 4573</span>  SysTick_NS-&gt;VAL   = 0UL;                                                <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"> 4574</span>  SysTick_NS-&gt;CTRL  = <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"> 4575</span>                      <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"> 4576</span>                      <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                            <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"> 4577</span>  <span class="keywordflow">return</span> (0UL);                                                           <span class="comment">/* Function successful */</span></div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"> 4578</span>}</div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"> 4579</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"> 4580</span> </div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"> 4581</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"> 4582</span> </div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"> 4587</span><span class="comment">/* ##################################### Debug In/Output function ########################################### */</span></div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"> 4595</span><span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                              </div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a"> 4596</a></span><span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) </span></div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"> 4607</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a> (uint32_t ch)</div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"> 4608</span>{</div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"> 4609</span>  <span class="keywordflow">if</span> (((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>) != 0UL) &amp;&amp;      <span class="comment">/* ITM enabled */</span></div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"> 4610</span>      ((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; 1UL               ) != 0UL)   )     <span class="comment">/* ITM Port #0 enabled */</span></div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"> 4611</span>  {</div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"> 4612</span>    <span class="keywordflow">while</span> (<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u32 == 0UL)</div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"> 4613</span>    {</div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"> 4614</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"> 4615</span>    }</div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"> 4616</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u8 = (uint8_t)ch;</div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"> 4617</span>  }</div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"> 4618</span>  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"> 4619</span>}</div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"> 4620</span> </div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"> 4621</span> </div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"> 4628</span>__STATIC_INLINE int32_t <a class="code hl_function" href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"> 4629</span>{</div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"> 4630</span>  int32_t ch = -1;                           <span class="comment">/* no character available */</span></div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"> 4631</span> </div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"> 4632</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> != <a class="code hl_define" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"> 4633</span>  {</div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"> 4634</span>    ch = <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;</div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"> 4635</span>    <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> = <a class="code hl_define" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span></div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"> 4636</span>  }</div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"> 4637</span> </div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"> 4638</span>  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"> 4639</span>}</div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"> 4640</span> </div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"> 4641</span> </div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"> 4648</span>__STATIC_INLINE int32_t <a class="code hl_function" href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"> 4649</span>{</div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"> 4650</span> </div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"> 4651</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> == <a class="code hl_define" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"> 4652</span>  {</div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"> 4653</span>    <span class="keywordflow">return</span> (0);                              <span class="comment">/* no character available */</span></div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"> 4654</span>  }</div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"> 4655</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"> 4656</span>  {</div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"> 4657</span>    <span class="keywordflow">return</span> (1);                              <span class="comment">/*    character available */</span></div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"> 4658</span>  }</div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"> 4659</span>}</div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"> 4660</span> </div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"> 4666</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"> 4667</span>}</div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"> 4668</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"> 4669</span> </div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"> 4670</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM85_H_DEPENDANT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"> 4671</span> </div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"> 4672</span><span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div>
<div class="ttc" id="a_include_2cmsis__compiler_8h_html"><div class="ttname"><a href="_include_2cmsis__compiler_8h.html">cmsis_compiler.h</a></div><div class="ttdoc">CMSIS compiler generic header file.</div></div>
<div class="ttc" id="a_include_2cmsis__version_8h_html"><div class="ttname"><a href="_include_2cmsis__version_8h.html">cmsis_version.h</a></div><div class="ttdoc">CMSIS Core(M) Version definitions.</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition</b> core_cm85.h:1086</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga17ff3ff0a32abe8ce8ae632c6e31d772"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</a></div><div class="ttdeci">#define DCB</div><div class="ttdef"><b>Definition</b> core_cm85.h:3524</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition</b> core_cm85.h:1090</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga7dd53e3bff24ac09d94e61cb595cb2d9"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a></div><div class="ttdeci">#define ITM_TCR_ITMENA_Msk</div><div class="ttdef"><b>Definition</b> core_cm85.h:1195</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga8be60fff03f48d0d345868060dc6dae7"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Msk</div><div class="ttdef"><b>Definition</b> core_cm85.h:658</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga90c7cf0c490e7ae55f9503a7fda1dd22"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Msk</div><div class="ttdef"><b>Definition</b> core_cm85.h:643</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition</b> core_cm85.h:1083</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition</b> core_cm85.h:1080</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition</b> core_cm85.h:642</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition</b> core_cm85.h:3512</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaab10845ca61f0a991c300da5c5b56792"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaab10845ca61f0a991c300da5c5b56792">DIB</a></div><div class="ttdeci">#define DIB</div><div class="ttdef"><b>Definition</b> core_cm85.h:3525</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition</b> core_cm85.h:670</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gabae7cdf882def602cb787bb039ff6a43"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a></div><div class="ttdeci">#define ITM</div><div class="ttdef"><b>Definition</b> core_cm85.h:3515</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gabc7c93f2594e85ece1e1a24f10591428"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gabc7c93f2594e85ece1e1a24f10591428">FPU</a></div><div class="ttdeci">#define FPU</div><div class="ttdef"><b>Definition</b> core_cm85.h:3543</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition</b> core_cm85.h:3514</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaca155deccdeca0f2c76b8100d24196c8"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Pos</div><div class="ttdef"><b>Definition</b> core_cm85.h:657</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition</b> core_cm85.h:3513</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_ga02ee76ebe1fc72082d4ea683d35b5c89"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a></div><div class="ttdeci">#define __ISB()</div><div class="ttdoc">Instruction Synchronization Barrier.</div><div class="ttdef"><b>Definition</b> cmsis_armcc.h:175</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_ga1224abad38b623ea154bf6dcf6993ebc"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a></div><div class="ttdeci">#define __DSB()</div><div class="ttdoc">Data Synchronization Barrier.</div><div class="ttdef"><b>Definition</b> cmsis_armcc.h:182</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gabd585ddc865fb9b7f2493af1eee1a572"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a></div><div class="ttdeci">#define __NOP</div><div class="ttdoc">No Operation.</div><div class="ttdef"><b>Definition</b> cmsis_armcc.h:144</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga0d9aa2d30fa54b41eb780c16e35b676c"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a></div><div class="ttdeci">__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)</div><div class="ttdoc">System Reset.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3611</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga0df355460bc1783d58f9d72ee4884208"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)</div><div class="ttdoc">Set Interrupt Vector.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3584</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga170e6e52a7681cb223727c524975b5c6"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga170e6e52a7681cb223727c524975b5c6">DIB_GetAuthStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DIB_GetAuthStatus(void)</div><div class="ttdoc">Get Debug Authentication Status Register.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:4047</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga3387607fd8a1a32cccd77d2ac672dd96"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DecodePriority(uint32_t Priority, uint32_t PriorityGroup, uint32_t *const pPreemptPriority, uint32_t *const pSubPriority)</div><div class="ttdoc">Decode Priority.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3561</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga44b665d2afb708121d9b10c76ff00ee5"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Vector.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3600</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga505338e23563a9c074910fb14e7d45fd"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3487</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga562a86dbdf14827d0fee8fdafb04d191"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3381</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga5a92ca5fa801ad7adb92be7257ab9694"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3347</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga6bcad99ce80a0e7e4ddc6f2379081756"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SCB_GetFPUType(void)</div><div class="ttdoc">get FPU type</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3862</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga71227e1376cde11eda03fcb62f1b33ea"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3290</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga8684eef21a32a624112814027635796b"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga8684eef21a32a624112814027635796b">DCB_SetAuthCtrl</a></div><div class="ttdeci">__STATIC_INLINE void DCB_SetAuthCtrl(uint32_t value)</div><div class="ttdoc">Set Debug Authentication Control Register.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3980</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga9de35f6ff713a3cac7674baf49e22b72"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga9de35f6ff713a3cac7674baf49e22b72">SCB_GetMVEType</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SCB_GetMVEType(void)</div><div class="ttdoc">get MVE type</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3900</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaa2837003c28c45abf193fe5e8d27f593"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)</div><div class="ttdoc">Get Active Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3398</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaabefdd4b790b9a7308929938c0c1e1ad"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3366</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaaeb5e7cc0eaad4e2817272e7bf742083"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Enable status.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3309</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gadb94ac5d892b376e4f3555ae0418ebac"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="ttdoc">Encode Priority.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3534</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gae016e4c1986312044ee768806537d52f"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3328</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaeb9dc99c8e7700668813144261b0bc73"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3509</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaf5c941317584778c1830125de083c23e"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaf5c941317584778c1830125de083c23e">DCB_GetAuthCtrl</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DCB_GetAuthCtrl(void)</div><div class="ttdoc">Get Debug Authentication Control Register.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3995</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core_debug_html_gae1de06155d072758b3453edb07d12459"><div class="ttname"><a href="group___c_m_s_i_s___core_debug.html#gae1de06155d072758b3453edb07d12459">__NVIC_GetPriorityGrouping</a></div><div class="ttdeci">#define __NVIC_GetPriorityGrouping()</div><div class="ttdoc">Get Priority Grouping.</div><div class="ttdef"><b>Definition</b> core_armv8mbl.h:1441</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga252e67777339a86a87e401f5faf4931f"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga252e67777339a86a87e401f5faf4931f">FPU_MVFR0_FPDP_Msk</a></div><div class="ttdeci">#define FPU_MVFR0_FPDP_Msk</div><div class="ttdef"><b>Definition</b> core_cm85.h:2980</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga4b970cd91c425ab7d790ca299ab4b969"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga4b970cd91c425ab7d790ca299ab4b969">FPU_MVFR1_MVE_Msk</a></div><div class="ttdeci">#define FPU_MVFR1_MVE_Msk</div><div class="ttdef"><b>Definition</b> core_cm85.h:2999</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gab9f1486ce024c699adc33fb1e764bc3b"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gab9f1486ce024c699adc33fb1e764bc3b">FPU_MVFR1_MVE_Pos</a></div><div class="ttdeci">#define FPU_MVFR1_MVE_Pos</div><div class="ttdef"><b>Definition</b> core_cm85.h:2998</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gafa21854cf4bc343f8be949c353ac87f2"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gafa21854cf4bc343f8be949c353ac87f2">FPU_MVFR0_FPSP_Msk</a></div><div class="ttdeci">#define FPU_MVFR0_FPSP_Msk</div><div class="ttdef"><b>Definition</b> core_cm85.h:2983</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga07126f87de41d176bd43911c718c1e1c"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga07126f87de41d176bd43911c718c1e1c">CONTROL_Type::@151::BTI_EN</a></div><div class="ttdeci">uint32_t BTI_EN</div><div class="ttdef"><b>Definition</b> core_cm85.h:447</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga12e68e55a7badc271b948d6c7230b2a8"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></div><div class="ttdeci">volatile int32_t ITM_RxBuffer</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga2518558c090f60161ba4e718a54ee468"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga2518558c090f60161ba4e718a54ee468">CONTROL_Type::@151::FPCA</a></div><div class="ttdeci">uint32_t FPCA</div><div class="ttdef"><b>Definition</b> core_cm85.h:445</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga2a6e513e8a6bf4e58db169e312172332"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga2a6e513e8a6bf4e58db169e312172332">CONTROL_Type::@151::nPRIV</a></div><div class="ttdeci">uint32_t nPRIV</div><div class="ttdef"><b>Definition</b> core_cm85.h:443</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga40e45b21a6a619be3b6d5ce9c5bc5ffb"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga40e45b21a6a619be3b6d5ce9c5bc5ffb">CONTROL_Type::@151::SFPA</a></div><div class="ttdeci">uint32_t SFPA</div><div class="ttdef"><b>Definition</b> core_cm85.h:446</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga4c0550e859d614c607bd4b575f05425c"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga4c0550e859d614c607bd4b575f05425c">ITM_Type::@152::u8</a></div><div class="ttdeci">__OM uint8_t u8</div><div class="ttdef"><b>Definition</b> core_cm85.h:1123</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga5ae954cbd9986cd64625d7fa00943c8e"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">APSR_Type::@148::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition</b> core_cm85.h:336</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga6254fd9c7aeecc526904d21b26168fdb"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga6254fd9c7aeecc526904d21b26168fdb">xPSR_Type::@150::B</a></div><div class="ttdeci">uint32_t B</div><div class="ttdef"><b>Definition</b> core_cm85.h:391</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga65f27ddc4f7e09c14ce7c5211b2e000a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">APSR_Type::@148::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition</b> core_cm85.h:333</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga6e1cf12e53a20224f6f62c001d9be972"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga6e1cf12e53a20224f6f62c001d9be972">xPSR_Type::@150::T</a></div><div class="ttdeci">uint32_t T</div><div class="ttdef"><b>Definition</b> core_cm85.h:393</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga74c76ececf7d1666f0a8cc77aac64f7d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga74c76ececf7d1666f0a8cc77aac64f7d">xPSR_Type::@150::_reserved2</a></div><div class="ttdeci">uint32_t _reserved2</div><div class="ttdef"><b>Definition</b> core_cm85.h:392</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga76485660fe8ad98cdc71ddd7cb0ed777"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga76485660fe8ad98cdc71ddd7cb0ed777">xPSR_Type::@150::IT</a></div><div class="ttdeci">uint32_t IT</div><div class="ttdef"><b>Definition</b> core_cm85.h:394</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga78322acfd44d68f63a3d81f0de6a7619"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga78322acfd44d68f63a3d81f0de6a7619">CONTROL_Type::@151::UPAC_EN</a></div><div class="ttdeci">uint32_t UPAC_EN</div><div class="ttdef"><b>Definition</b> core_cm85.h:450</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga7a1caf92f32fe9ebd8d1fe89b06c7776"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">APSR_Type::@148::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition</b> core_cm85.h:335</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga8aa9ff295564aaf56a772f2820b8170f"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga8aa9ff295564aaf56a772f2820b8170f">CONTROL_Type::@151::PAC_EN</a></div><div class="ttdeci">uint32_t PAC_EN</div><div class="ttdef"><b>Definition</b> core_cm85.h:449</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga959a73d8faee56599b7e792a7c5a2d16"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">APSR_Type::@148::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition</b> core_cm85.h:332</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaa822cb398ee022b59e9e6c5d7bbb228a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a></div><div class="ttdeci">#define ITM_RXBUFFER_EMPTY</div><div class="ttdef"><b>Definition</b> core_cm85.h:4596</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaa91800ec6e90e457c7a1acd1f2e17099"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">APSR_Type::@148::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdef"><b>Definition</b> core_cm85.h:331</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gab18f38e65df84fe9c32200d4bbf0c46f"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gab18f38e65df84fe9c32200d4bbf0c46f">CONTROL_Type::@151::UBTI_EN</a></div><div class="ttdeci">uint32_t UBTI_EN</div><div class="ttdef"><b>Definition</b> core_cm85.h:448</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gabae0610bc2a97bbf7f689e953e0b451f"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">APSR_Type::@148::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition</b> core_cm85.h:337</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac3ee2c30a1ac4ed34c8a866a17decd53"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_ReceiveChar(void)</div><div class="ttdoc">ITM Receive Character.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:4184</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac8a6a13838a897c8d0b8bc991bbaf7c1"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">APSR_Type::@148::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition</b> core_cm85.h:330</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac90a497bd64286b84552c2c553d3419e"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a></div><div class="ttdeci">__STATIC_INLINE uint32_t ITM_SendChar(uint32_t ch)</div><div class="ttdoc">ITM Send Character.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:4163</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gacd4a2b64faee91e4a9eef300667fa222"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gacd4a2b64faee91e4a9eef300667fa222">APSR_Type::@148::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition</b> core_cm85.h:334</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gad502ba7dbb2aab5f87c782b28f02622d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">IPSR_Type::@149::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition</b> core_cm85.h:369</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae185aac93686ffc78e998a9daf41415b"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae185aac93686ffc78e998a9daf41415b">CONTROL_Type::@151::SPSEL</a></div><div class="ttdeci">uint32_t SPSEL</div><div class="ttdef"><b>Definition</b> core_cm85.h:444</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae61ce9ca5917735325cd93b0fb21dd29"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_CheckChar(void)</div><div class="ttdoc">ITM Check Character.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:4204</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae89dd50f788f12863c681fba1a5b60d1"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae89dd50f788f12863c681fba1a5b60d1">ITM_Type::@152::u32</a></div><div class="ttdeci">__OM uint32_t u32</div><div class="ttdef"><b>Definition</b> core_cm85.h:1125</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae93660eefe2482a8564fae9a1ca39739"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae93660eefe2482a8564fae9a1ca39739">ITM_Type::@152::u16</a></div><div class="ttdeci">__OM uint16_t u16</div><div class="ttdef"><b>Definition</b> core_cm85.h:1124</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:49</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:66</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:75</div></div>
<div class="ttc" id="astruct_core_debug___type_html"><div class="ttname"><a href="struct_core_debug___type.html">CoreDebug_Type</a></div><div class="ttdoc">Structure type to access the Core Debug Register (CoreDebug).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:2624</div></div>
<div class="ttc" id="astruct_d_c_b___type_html"><div class="ttname"><a href="struct_d_c_b___type.html">DCB_Type</a></div><div class="ttdoc">Structure type to access the Debug Control Block Registers (DCB).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:2795</div></div>
<div class="ttc" id="astruct_d_i_b___type_html"><div class="ttname"><a href="struct_d_i_b___type.html">DIB_Type</a></div><div class="ttdoc">Structure type to access the Debug Identification Block Registers (DIB).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:2986</div></div>
<div class="ttc" id="astruct_d_w_t___type_html"><div class="ttname"><a href="struct_d_w_t___type.html">DWT_Type</a></div><div class="ttdoc">Structure type to access the Data Watchpoint and Trace Register (DWT).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:1180</div></div>
<div class="ttc" id="astruct_e_w_i_c___type_html"><div class="ttname"><a href="struct_e_w_i_c___type.html">EWIC_Type</a></div><div class="ttdoc">Structure type to access the External Wakeup Interrupt Controller Registers (EWIC).</div><div class="ttdef"><b>Definition</b> core_cm55.h:1571</div></div>
<div class="ttc" id="astruct_err_bnk___type_html"><div class="ttname"><a href="struct_err_bnk___type.html">ErrBnk_Type</a></div><div class="ttdoc">Structure type to access the Error Banking Registers (ERRBNK).</div><div class="ttdef"><b>Definition</b> core_cm55.h:1616</div></div>
<div class="ttc" id="astruct_f_p_u___type_html"><div class="ttname"><a href="struct_f_p_u___type.html">FPU_Type</a></div><div class="ttdoc">Structure type to access the Floating Point Unit (FPU).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:2483</div></div>
<div class="ttc" id="astruct_i_c_b___type_html"><div class="ttname"><a href="struct_i_c_b___type.html">ICB_Type</a></div><div class="ttdoc">Structure type to access the Implementation Control Block (ICB).</div><div class="ttdef"><b>Definition</b> core_cm55.h:1004</div></div>
<div class="ttc" id="astruct_i_t_m___type_html"><div class="ttname"><a href="struct_i_t_m___type.html">ITM_Type</a></div><div class="ttdoc">Structure type to access the Instrumentation Trace Macrocell Register (ITM).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:1079</div></div>
<div class="ttc" id="astruct_mem_sys_ctl___type_html"><div class="ttname"><a href="struct_mem_sys_ctl___type.html">MemSysCtl_Type</a></div><div class="ttdoc">Structure type to access the Memory System Control Registers (MEMSYSCTL).</div><div class="ttdef"><b>Definition</b> core_cm55.h:1411</div></div>
<div class="ttc" id="astruct_n_v_i_c___type_html"><div class="ttname"><a href="struct_n_v_i_c___type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:476</div></div>
<div class="ttc" id="astruct_prc_cfg_inf___type_html"><div class="ttname"><a href="struct_prc_cfg_inf___type.html">PrcCfgInf_Type</a></div><div class="ttdoc">Structure type to access the Processor Configuration Information Registerss (PRCCFGINF).</div><div class="ttdef"><b>Definition</b> core_cm55.h:1756</div></div>
<div class="ttc" id="astruct_pwr_mod_ctl___type_html"><div class="ttname"><a href="struct_pwr_mod_ctl___type.html">PwrModCtl_Type</a></div><div class="ttdoc">Structure type to access the Power Mode Control Registers (PWRMODCTL).</div><div class="ttdef"><b>Definition</b> core_cm55.h:1538</div></div>
<div class="ttc" id="astruct_s_c_b___type_html"><div class="ttname"><a href="struct_s_c_b___type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:512</div></div>
<div class="ttc" id="astruct_sys_tick___type_html"><div class="ttname"><a href="struct_sys_tick___type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:1027</div></div>
<div class="ttc" id="astruct_t_p_i___type_html"><div class="ttname"><a href="struct_t_p_i___type.html">TPI_Type</a></div><div class="ttdoc">Structure type to access the Trace Port Interface Register (TPI).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:1366</div></div>
<div class="ttc" id="aunion_a_p_s_r___type_html"><div class="ttname"><a href="union_a_p_s_r___type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:329</div></div>
<div class="ttc" id="aunion_c_o_n_t_r_o_l___type_html"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:437</div></div>
<div class="ttc" id="aunion_i_p_s_r___type_html"><div class="ttname"><a href="union_i_p_s_r___type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:368</div></div>
<div class="ttc" id="aunionx_p_s_r___type_html"><div class="ttname"><a href="unionx_p_s_r___type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:386</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
