
byggern.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000014a  00800200  00001d8e  00001e22  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001d8e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000003c  0080034a  0080034a  00001f6c  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001f6c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001fc8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000338  00000000  00000000  00002008  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000031b6  00000000  00000000  00002340  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001ca7  00000000  00000000  000054f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001bbc  00000000  00000000  0000719d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000758  00000000  00000000  00008d5c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000cc4  00000000  00000000  000094b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000014f0  00000000  00000000  0000a178  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000240  00000000  00000000  0000b668  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	d9 c0       	rjmp	.+434    	; 0x1b4 <__ctors_end>
       2:	00 00       	nop
       4:	f7 c0       	rjmp	.+494    	; 0x1f4 <__bad_interrupt>
       6:	00 00       	nop
       8:	f5 c0       	rjmp	.+490    	; 0x1f4 <__bad_interrupt>
       a:	00 00       	nop
       c:	f3 c0       	rjmp	.+486    	; 0x1f4 <__bad_interrupt>
       e:	00 00       	nop
      10:	f1 c0       	rjmp	.+482    	; 0x1f4 <__bad_interrupt>
      12:	00 00       	nop
      14:	ff c0       	rjmp	.+510    	; 0x214 <__vector_5>
      16:	00 00       	nop
      18:	ed c0       	rjmp	.+474    	; 0x1f4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	eb c0       	rjmp	.+470    	; 0x1f4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	e9 c0       	rjmp	.+466    	; 0x1f4 <__bad_interrupt>
      22:	00 00       	nop
      24:	e7 c0       	rjmp	.+462    	; 0x1f4 <__bad_interrupt>
      26:	00 00       	nop
      28:	e5 c0       	rjmp	.+458    	; 0x1f4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	e3 c0       	rjmp	.+454    	; 0x1f4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	e1 c0       	rjmp	.+450    	; 0x1f4 <__bad_interrupt>
      32:	00 00       	nop
      34:	df c0       	rjmp	.+446    	; 0x1f4 <__bad_interrupt>
      36:	00 00       	nop
      38:	dd c0       	rjmp	.+442    	; 0x1f4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	db c0       	rjmp	.+438    	; 0x1f4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	d9 c0       	rjmp	.+434    	; 0x1f4 <__bad_interrupt>
      42:	00 00       	nop
      44:	d7 c0       	rjmp	.+430    	; 0x1f4 <__bad_interrupt>
      46:	00 00       	nop
      48:	d5 c0       	rjmp	.+426    	; 0x1f4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	d3 c0       	rjmp	.+422    	; 0x1f4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	d1 c0       	rjmp	.+418    	; 0x1f4 <__bad_interrupt>
      52:	00 00       	nop
      54:	cf c0       	rjmp	.+414    	; 0x1f4 <__bad_interrupt>
      56:	00 00       	nop
      58:	cd c0       	rjmp	.+410    	; 0x1f4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	cb c0       	rjmp	.+406    	; 0x1f4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	c9 c0       	rjmp	.+402    	; 0x1f4 <__bad_interrupt>
      62:	00 00       	nop
      64:	c7 c0       	rjmp	.+398    	; 0x1f4 <__bad_interrupt>
      66:	00 00       	nop
      68:	c5 c0       	rjmp	.+394    	; 0x1f4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	c3 c0       	rjmp	.+390    	; 0x1f4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	c1 c0       	rjmp	.+386    	; 0x1f4 <__bad_interrupt>
      72:	00 00       	nop
      74:	bf c0       	rjmp	.+382    	; 0x1f4 <__bad_interrupt>
      76:	00 00       	nop
      78:	bd c0       	rjmp	.+378    	; 0x1f4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	bb c0       	rjmp	.+374    	; 0x1f4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	b9 c0       	rjmp	.+370    	; 0x1f4 <__bad_interrupt>
      82:	00 00       	nop
      84:	b8 c0       	rjmp	.+368    	; 0x1f6 <__vector_33>
      86:	00 00       	nop
      88:	b5 c0       	rjmp	.+362    	; 0x1f4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	b3 c0       	rjmp	.+358    	; 0x1f4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	b1 c0       	rjmp	.+354    	; 0x1f4 <__bad_interrupt>
      92:	00 00       	nop
      94:	af c0       	rjmp	.+350    	; 0x1f4 <__bad_interrupt>
      96:	00 00       	nop
      98:	ad c0       	rjmp	.+346    	; 0x1f4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	51 c6       	rjmp	.+3234   	; 0xd40 <__vector_39>
      9e:	00 00       	nop
      a0:	a9 c0       	rjmp	.+338    	; 0x1f4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	a7 c0       	rjmp	.+334    	; 0x1f4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	a5 c0       	rjmp	.+330    	; 0x1f4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	a3 c0       	rjmp	.+326    	; 0x1f4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	a1 c0       	rjmp	.+322    	; 0x1f4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	9f c0       	rjmp	.+318    	; 0x1f4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	9d c0       	rjmp	.+314    	; 0x1f4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	9b c0       	rjmp	.+310    	; 0x1f4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	99 c0       	rjmp	.+306    	; 0x1f4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	97 c0       	rjmp	.+302    	; 0x1f4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	95 c0       	rjmp	.+298    	; 0x1f4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	93 c0       	rjmp	.+294    	; 0x1f4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	91 c0       	rjmp	.+290    	; 0x1f4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	8f c0       	rjmp	.+286    	; 0x1f4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	8d c0       	rjmp	.+282    	; 0x1f4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	8b c0       	rjmp	.+278    	; 0x1f4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	89 c0       	rjmp	.+274    	; 0x1f4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	be 06       	cpc	r11, r30
      e6:	10 07       	cpc	r17, r16
      e8:	10 07       	cpc	r17, r16
      ea:	10 07       	cpc	r17, r16
      ec:	10 07       	cpc	r17, r16
      ee:	10 07       	cpc	r17, r16
      f0:	10 07       	cpc	r17, r16
      f2:	10 07       	cpc	r17, r16
      f4:	be 06       	cpc	r11, r30
      f6:	10 07       	cpc	r17, r16
      f8:	10 07       	cpc	r17, r16
      fa:	10 07       	cpc	r17, r16
      fc:	10 07       	cpc	r17, r16
      fe:	10 07       	cpc	r17, r16
     100:	10 07       	cpc	r17, r16
     102:	10 07       	cpc	r17, r16
     104:	c0 06       	cpc	r12, r16
     106:	10 07       	cpc	r17, r16
     108:	10 07       	cpc	r17, r16
     10a:	10 07       	cpc	r17, r16
     10c:	10 07       	cpc	r17, r16
     10e:	10 07       	cpc	r17, r16
     110:	10 07       	cpc	r17, r16
     112:	10 07       	cpc	r17, r16
     114:	10 07       	cpc	r17, r16
     116:	10 07       	cpc	r17, r16
     118:	10 07       	cpc	r17, r16
     11a:	10 07       	cpc	r17, r16
     11c:	10 07       	cpc	r17, r16
     11e:	10 07       	cpc	r17, r16
     120:	10 07       	cpc	r17, r16
     122:	10 07       	cpc	r17, r16
     124:	c0 06       	cpc	r12, r16
     126:	10 07       	cpc	r17, r16
     128:	10 07       	cpc	r17, r16
     12a:	10 07       	cpc	r17, r16
     12c:	10 07       	cpc	r17, r16
     12e:	10 07       	cpc	r17, r16
     130:	10 07       	cpc	r17, r16
     132:	10 07       	cpc	r17, r16
     134:	10 07       	cpc	r17, r16
     136:	10 07       	cpc	r17, r16
     138:	10 07       	cpc	r17, r16
     13a:	10 07       	cpc	r17, r16
     13c:	10 07       	cpc	r17, r16
     13e:	10 07       	cpc	r17, r16
     140:	10 07       	cpc	r17, r16
     142:	10 07       	cpc	r17, r16
     144:	0c 07       	cpc	r16, r28
     146:	10 07       	cpc	r17, r16
     148:	10 07       	cpc	r17, r16
     14a:	10 07       	cpc	r17, r16
     14c:	10 07       	cpc	r17, r16
     14e:	10 07       	cpc	r17, r16
     150:	10 07       	cpc	r17, r16
     152:	10 07       	cpc	r17, r16
     154:	e9 06       	cpc	r14, r25
     156:	10 07       	cpc	r17, r16
     158:	10 07       	cpc	r17, r16
     15a:	10 07       	cpc	r17, r16
     15c:	10 07       	cpc	r17, r16
     15e:	10 07       	cpc	r17, r16
     160:	10 07       	cpc	r17, r16
     162:	10 07       	cpc	r17, r16
     164:	10 07       	cpc	r17, r16
     166:	10 07       	cpc	r17, r16
     168:	10 07       	cpc	r17, r16
     16a:	10 07       	cpc	r17, r16
     16c:	10 07       	cpc	r17, r16
     16e:	10 07       	cpc	r17, r16
     170:	10 07       	cpc	r17, r16
     172:	10 07       	cpc	r17, r16
     174:	dd 06       	cpc	r13, r29
     176:	10 07       	cpc	r17, r16
     178:	10 07       	cpc	r17, r16
     17a:	10 07       	cpc	r17, r16
     17c:	10 07       	cpc	r17, r16
     17e:	10 07       	cpc	r17, r16
     180:	10 07       	cpc	r17, r16
     182:	10 07       	cpc	r17, r16
     184:	fb 06       	cpc	r15, r27
     186:	08 4a       	sbci	r16, 0xA8	; 168
     188:	d7 3b       	cpi	r29, 0xB7	; 183
     18a:	3b ce       	rjmp	.-906    	; 0xfffffe02 <__eeprom_end+0xff7efe02>
     18c:	01 6e       	ori	r16, 0xE1	; 225
     18e:	84 bc       	out	0x24, r8	; 36
     190:	bf fd       	.word	0xfdbf	; ????
     192:	c1 2f       	mov	r28, r17
     194:	3d 6c       	ori	r19, 0xCD	; 205
     196:	74 31       	cpi	r23, 0x14	; 20
     198:	9a bd       	out	0x2a, r25	; 42
     19a:	56 83       	std	Z+6, r21	; 0x06
     19c:	3d da       	rcall	.-2950   	; 0xfffff618 <__eeprom_end+0xff7ef618>
     19e:	3d 00       	.word	0x003d	; ????
     1a0:	c7 7f       	andi	r28, 0xF7	; 247
     1a2:	11 be       	out	0x31, r1	; 49
     1a4:	d9 e4       	ldi	r29, 0x49	; 73
     1a6:	bb 4c       	sbci	r27, 0xCB	; 203
     1a8:	3e 91       	ld	r19, -X
     1aa:	6b aa       	std	Y+51, r6	; 0x33
     1ac:	aa be       	out	0x3a, r10	; 58
     1ae:	00 00       	nop
     1b0:	00 80       	ld	r0, Z
     1b2:	3f 00       	.word	0x003f	; ????

000001b4 <__ctors_end>:
     1b4:	11 24       	eor	r1, r1
     1b6:	1f be       	out	0x3f, r1	; 63
     1b8:	cf ef       	ldi	r28, 0xFF	; 255
     1ba:	d1 e2       	ldi	r29, 0x21	; 33
     1bc:	de bf       	out	0x3e, r29	; 62
     1be:	cd bf       	out	0x3d, r28	; 61
     1c0:	00 e0       	ldi	r16, 0x00	; 0
     1c2:	0c bf       	out	0x3c, r16	; 60

000001c4 <__do_copy_data>:
     1c4:	13 e0       	ldi	r17, 0x03	; 3
     1c6:	a0 e0       	ldi	r26, 0x00	; 0
     1c8:	b2 e0       	ldi	r27, 0x02	; 2
     1ca:	ee e8       	ldi	r30, 0x8E	; 142
     1cc:	fd e1       	ldi	r31, 0x1D	; 29
     1ce:	00 e0       	ldi	r16, 0x00	; 0
     1d0:	0b bf       	out	0x3b, r16	; 59
     1d2:	02 c0       	rjmp	.+4      	; 0x1d8 <__do_copy_data+0x14>
     1d4:	07 90       	elpm	r0, Z+
     1d6:	0d 92       	st	X+, r0
     1d8:	aa 34       	cpi	r26, 0x4A	; 74
     1da:	b1 07       	cpc	r27, r17
     1dc:	d9 f7       	brne	.-10     	; 0x1d4 <__do_copy_data+0x10>

000001de <__do_clear_bss>:
     1de:	23 e0       	ldi	r18, 0x03	; 3
     1e0:	aa e4       	ldi	r26, 0x4A	; 74
     1e2:	b3 e0       	ldi	r27, 0x03	; 3
     1e4:	01 c0       	rjmp	.+2      	; 0x1e8 <.do_clear_bss_start>

000001e6 <.do_clear_bss_loop>:
     1e6:	1d 92       	st	X+, r1

000001e8 <.do_clear_bss_start>:
     1e8:	a6 38       	cpi	r26, 0x86	; 134
     1ea:	b2 07       	cpc	r27, r18
     1ec:	e1 f7       	brne	.-8      	; 0x1e6 <.do_clear_bss_loop>
     1ee:	21 d0       	rcall	.+66     	; 0x232 <main>
     1f0:	0c 94 c5 0e 	jmp	0x1d8a	; 0x1d8a <_exit>

000001f4 <__bad_interrupt>:
     1f4:	05 cf       	rjmp	.-502    	; 0x0 <__vectors>

000001f6 <__vector_33>:
#include "slider.h"
#include "touchbutton.h"
#include "solenoid.h"
uint8_t timerFlag = 0;
uint8_t regulatorOn = 0;
ISR (TIMER3_COMPB_vect) {
     1f6:	1f 92       	push	r1
     1f8:	0f 92       	push	r0
     1fa:	0f b6       	in	r0, 0x3f	; 63
     1fc:	0f 92       	push	r0
     1fe:	11 24       	eor	r1, r1
     200:	8f 93       	push	r24
	
	
	timerFlag = 1;
     202:	81 e0       	ldi	r24, 0x01	; 1
     204:	80 93 4c 03 	sts	0x034C, r24	; 0x80034c <timerFlag>
	
	
}
     208:	8f 91       	pop	r24
     20a:	0f 90       	pop	r0
     20c:	0f be       	out	0x3f, r0	; 63
     20e:	0f 90       	pop	r0
     210:	1f 90       	pop	r1
     212:	18 95       	reti

00000214 <__vector_5>:

volatile CAN_message_t received_message;
volatile uint8_t CANFlag = 0;
ISR (INT4_vect) {
     214:	1f 92       	push	r1
     216:	0f 92       	push	r0
     218:	0f b6       	in	r0, 0x3f	; 63
     21a:	0f 92       	push	r0
     21c:	11 24       	eor	r1, r1
     21e:	8f 93       	push	r24
	//cli();
	CANFlag= 1;
     220:	81 e0       	ldi	r24, 0x01	; 1
     222:	80 93 4a 03 	sts	0x034A, r24	; 0x80034a <__data_end>
	
	
	
	//sei();
	
}
     226:	8f 91       	pop	r24
     228:	0f 90       	pop	r0
     22a:	0f be       	out	0x3f, r0	; 63
     22c:	0f 90       	pop	r0
     22e:	1f 90       	pop	r1
     230:	18 95       	reti

00000232 <main>:



int main(void)
//p.23 for can read instructions
{
     232:	cf 93       	push	r28
     234:	df 93       	push	r29
     236:	cd b7       	in	r28, 0x3d	; 61
     238:	de b7       	in	r29, 0x3e	; 62
     23a:	2b 97       	sbiw	r28, 0x0b	; 11
     23c:	0f b6       	in	r0, 0x3f	; 63
     23e:	f8 94       	cli
     240:	de bf       	out	0x3e, r29	; 62
     242:	0f be       	out	0x3f, r0	; 63
     244:	cd bf       	out	0x3d, r28	; 61
	setupInit();
     246:	20 d4       	rcall	.+2112   	; 0xa88 <setupInit>
	printf("\n\r---------------------------------------\n\n\n\n\n\n\r");
     248:	87 e0       	ldi	r24, 0x07	; 7
     24a:	92 e0       	ldi	r25, 0x02	; 2
     24c:	9f 93       	push	r25
     24e:	8f 93       	push	r24
     250:	0e 94 c3 0a 	call	0x1586	; 0x1586 <printf>


	//test_SRAM();
	volatile CAN_message_t message;
	message.ID = 0b10101010111;
     254:	87 e5       	ldi	r24, 0x57	; 87
     256:	95 e0       	ldi	r25, 0x05	; 5
     258:	9a 87       	std	Y+10, r25	; 0x0a
     25a:	89 87       	std	Y+9, r24	; 0x09
	message.data_length = 3;
     25c:	83 e0       	ldi	r24, 0x03	; 3
     25e:	8b 87       	std	Y+11, r24	; 0x0b
	message.data[0] = 13;
     260:	8d e0       	ldi	r24, 0x0D	; 13
     262:	89 83       	std	Y+1, r24	; 0x01
	message.data[1] = 22;
     264:	86 e1       	ldi	r24, 0x16	; 22
     266:	8a 83       	std	Y+2, r24	; 0x02
	message.data[2] = 33;
     268:	81 e2       	ldi	r24, 0x21	; 33
     26a:	8b 83       	std	Y+3, r24	; 0x03
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     26c:	2f ef       	ldi	r18, 0xFF	; 255
     26e:	87 ea       	ldi	r24, 0xA7	; 167
     270:	91 e6       	ldi	r25, 0x61	; 97
     272:	21 50       	subi	r18, 0x01	; 1
     274:	80 40       	sbci	r24, 0x00	; 0
     276:	90 40       	sbci	r25, 0x00	; 0
     278:	e1 f7       	brne	.-8      	; 0x272 <main+0x40>
     27a:	00 c0       	rjmp	.+0      	; 0x27c <main+0x4a>
     27c:	00 00       	nop
	
	_delay_ms(2000);
	pwm_setPulseWidth(2);
     27e:	60 e0       	ldi	r22, 0x00	; 0
     280:	70 e0       	ldi	r23, 0x00	; 0
     282:	80 e0       	ldi	r24, 0x00	; 0
     284:	90 e4       	ldi	r25, 0x40	; 64
     286:	d4 d3       	rcall	.+1960   	; 0xa30 <pwm_setPulseWidth>
    CAN_controller_setMode(MODE_NORMAL);
     288:	80 e0       	ldi	r24, 0x00	; 0
     28a:	fc d0       	rcall	.+504    	; 0x484 <CAN_controller_setMode>
     28c:	0f 90       	pop	r0
     28e:	0f 90       	pop	r0
     290:	0f e5       	ldi	r16, 0x5F	; 95
			cli();
			//printf("Message received");
			CANFlag=0;
			CAN_receiveMessage();
			//printf("slider left%i", slider_pos.left_pos);
			if (slider_pos.left_pos>0) {
     292:	13 e0       	ldi	r17, 0x03	; 3
     294:	bb 24       	eor	r11, r11
				//printf("reg on2");
				regulatorOn = 1;
     296:	b3 94       	inc	r11
     298:	0f 2e       	mov	r0, r31
			sei();
			
		}
		if (timerFlag) {
			cli();
			TCNT3 = 0x00;
     29a:	f4 e9       	ldi	r31, 0x94	; 148
     29c:	cf 2e       	mov	r12, r31
     29e:	d1 2c       	mov	r13, r1
     2a0:	f0 2d       	mov	r31, r0
     2a2:	0f 2e       	mov	r0, r31
			encoder_readValues();
			if (regulatorOn) {
				motor_control();
			}
			if (buttons.left_button && !(shooting)) {
     2a4:	fc e5       	ldi	r31, 0x5C	; 92
     2a6:	ef 2e       	mov	r14, r31
     2a8:	f3 e0       	ldi	r31, 0x03	; 3
     2aa:	ff 2e       	mov	r15, r31
     2ac:	f0 2d       	mov	r31, r0
     2ae:	ef e1       	ldi	r30, 0x1F	; 31
     2b0:	fe e4       	ldi	r31, 0x4E	; 78
     2b2:	31 97       	sbiw	r30, 0x01	; 1
     2b4:	f1 f7       	brne	.-4      	; 0x2b2 <main+0x80>
     2b6:	00 c0       	rjmp	.+0      	; 0x2b8 <main+0x86>
     2b8:	00 00       	nop
    CAN_controller_setMode(MODE_NORMAL);
	while (1) {
		_delay_ms(5);
		//Put microcontroller to sleep until next interrupt. 

		sleep_now();
     2ba:	15 d4       	rcall	.+2090   	; 0xae6 <sleep_now>
     2bc:	80 91 4a 03 	lds	r24, 0x034A	; 0x80034a <__data_end>
		if (CANFlag) {
     2c0:	88 23       	and	r24, r24
     2c2:	d9 f0       	breq	.+54     	; 0x2fa <main+0xc8>
			
			cli();
     2c4:	f8 94       	cli
			//printf("Message received");
			CANFlag=0;
     2c6:	10 92 4a 03 	sts	0x034A, r1	; 0x80034a <__data_end>
			CAN_receiveMessage();
     2ca:	2f d0       	rcall	.+94     	; 0x32a <CAN_receiveMessage>
     2cc:	f8 01       	movw	r30, r16
			//printf("slider left%i", slider_pos.left_pos);
			if (slider_pos.left_pos>0) {
     2ce:	80 81       	ld	r24, Z
     2d0:	91 81       	ldd	r25, Z+1	; 0x01
     2d2:	a2 81       	ldd	r26, Z+2	; 0x02
     2d4:	b3 81       	ldd	r27, Z+3	; 0x03
     2d6:	18 16       	cp	r1, r24
     2d8:	19 06       	cpc	r1, r25
     2da:	1a 06       	cpc	r1, r26
     2dc:	1b 06       	cpc	r1, r27
     2de:	1c f4       	brge	.+6      	; 0x2e6 <main+0xb4>
				//printf("reg on2");
				regulatorOn = 1;
     2e0:	b0 92 4b 03 	sts	0x034B, r11	; 0x80034b <regulatorOn>
			} else {
				motor_setSpeed(0);
     2e4:	04 c0       	rjmp	.+8      	; 0x2ee <main+0xbc>
     2e6:	80 e0       	ldi	r24, 0x00	; 0
     2e8:	85 d2       	rcall	.+1290   	; 0x7f4 <motor_setSpeed>
				regulatorOn = 0;
     2ea:	10 92 4b 03 	sts	0x034B, r1	; 0x80034b <regulatorOn>
			}
			//joystick_readPositionOverCAN();
			//joystick_printPosition();
			joystick_setServo();
     2ee:	49 d2       	rcall	.+1170   	; 0x782 <joystick_setServo>
			uint8_t mask = 0b11; 
			
			CAN_controller_bitModify(mask, CANINTF, 0b00);
     2f0:	40 e0       	ldi	r20, 0x00	; 0
     2f2:	6c e2       	ldi	r22, 0x2C	; 44
     2f4:	83 e0       	ldi	r24, 0x03	; 3
     2f6:	9d d0       	rcall	.+314    	; 0x432 <CAN_controller_bitModify>
     2f8:	78 94       	sei
			sei();
     2fa:	80 91 4c 03 	lds	r24, 0x034C	; 0x80034c <timerFlag>
			
		}
		if (timerFlag) {
     2fe:	88 23       	and	r24, r24
     300:	b1 f2       	breq	.-84     	; 0x2ae <main+0x7c>
			cli();
			TCNT3 = 0x00;
     302:	f8 94       	cli
     304:	f6 01       	movw	r30, r12
     306:	11 82       	std	Z+1, r1	; 0x01
			encoder_readValues();
     308:	10 82       	st	Z, r1
     30a:	a6 d1       	rcall	.+844    	; 0x658 <encoder_readValues>
			if (regulatorOn) {
     30c:	80 91 4b 03 	lds	r24, 0x034B	; 0x80034b <regulatorOn>
     310:	81 11       	cpse	r24, r1
				motor_control();
     312:	9f d2       	rcall	.+1342   	; 0x852 <motor_control>
			}
			if (buttons.left_button && !(shooting)) {
     314:	f7 01       	movw	r30, r14
     316:	80 81       	ld	r24, Z
     318:	88 23       	and	r24, r24
     31a:	29 f0       	breq	.+10     	; 0x326 <main+0xf4>
     31c:	80 91 5e 03 	lds	r24, 0x035E	; 0x80035e <shooting>
     320:	81 11       	cpse	r24, r1
     322:	01 c0       	rjmp	.+2      	; 0x326 <main+0xf4>
				solenoid_setPulse();
     324:	57 d4       	rcall	.+2222   	; 0xbd4 <solenoid_setPulse>
     326:	78 94       	sei
			}
			sei();
     328:	c2 cf       	rjmp	.-124    	; 0x2ae <main+0x7c>

0000032a <CAN_receiveMessage>:
     32a:	ef 92       	push	r14
	CAN_controller_RTS(buffer_number);

	//ERROR HANDLING?	
}

void CAN_receiveMessage() {
     32c:	ff 92       	push	r15
     32e:	0f 93       	push	r16
     330:	1f 93       	push	r17
     332:	cf 93       	push	r28
     334:	df 93       	push	r29
     336:	cd b7       	in	r28, 0x3d	; 61
     338:	de b7       	in	r29, 0x3e	; 62
     33a:	2b 97       	sbiw	r28, 0x0b	; 11
     33c:	0f b6       	in	r0, 0x3f	; 63
     33e:	f8 94       	cli
     340:	de bf       	out	0x3e, r29	; 62
     342:	0f be       	out	0x3f, r0	; 63
     344:	cd bf       	out	0x3d, r28	; 61
	//printf("Receiving message");
	CAN_message_t received_message;
	uint8_t buffer = 0;
	switch (buffer) {
		case 0:
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
     346:	82 e6       	ldi	r24, 0x62	; 98
     348:	63 d0       	rcall	.+198    	; 0x410 <CAN_controller_read>
     34a:	18 2f       	mov	r17, r24
     34c:	81 e6       	ldi	r24, 0x61	; 97
     34e:	60 d0       	rcall	.+192    	; 0x410 <CAN_controller_read>
     350:	12 95       	swap	r17
     352:	16 95       	lsr	r17
     354:	17 70       	andi	r17, 0x07	; 7
     356:	28 e0       	ldi	r18, 0x08	; 8
     358:	82 9f       	mul	r24, r18
     35a:	c0 01       	movw	r24, r0
     35c:	11 24       	eor	r1, r1
     35e:	81 0f       	add	r24, r17
     360:	91 1d       	adc	r25, r1
     362:	9a 87       	std	Y+10, r25	; 0x0a
     364:	89 87       	std	Y+9, r24	; 0x09
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
     366:	85 e6       	ldi	r24, 0x65	; 101
     368:	53 d0       	rcall	.+166    	; 0x410 <CAN_controller_read>
     36a:	8f 70       	andi	r24, 0x0F	; 15
     36c:	8b 87       	std	Y+11, r24	; 0x0b
     36e:	8b 85       	ldd	r24, Y+11	; 0x0b
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     370:	88 23       	and	r24, r24
     372:	89 f0       	breq	.+34     	; 0x396 <CAN_receiveMessage+0x6c>
     374:	10 e0       	ldi	r17, 0x00	; 0
     376:	e1 2e       	mov	r14, r17
					received_message.data[i] = CAN_controller_read(MCP_RXB0D0 + i);
     378:	f1 2c       	mov	r15, r1
     37a:	86 e6       	ldi	r24, 0x66	; 102
     37c:	81 0f       	add	r24, r17
     37e:	48 d0       	rcall	.+144    	; 0x410 <CAN_controller_read>
     380:	e1 e0       	ldi	r30, 0x01	; 1
     382:	f0 e0       	ldi	r31, 0x00	; 0
     384:	ec 0f       	add	r30, r28
     386:	fd 1f       	adc	r31, r29
     388:	ee 0d       	add	r30, r14
     38a:	ff 1d       	adc	r31, r15
     38c:	80 83       	st	Z, r24
     38e:	1f 5f       	subi	r17, 0xFF	; 255
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     390:	8b 85       	ldd	r24, Y+11	; 0x0b
     392:	81 13       	cpse	r24, r17
     394:	f0 cf       	rjmp	.-32     	; 0x376 <CAN_receiveMessage+0x4c>
     396:	89 85       	ldd	r24, Y+9	; 0x09
				}
				break;
				*/
	}
	
	switch(received_message.ID) {
     398:	9a 85       	ldd	r25, Y+10	; 0x0a
     39a:	82 30       	cpi	r24, 0x02	; 2
     39c:	91 05       	cpc	r25, r1
     39e:	91 f0       	breq	.+36     	; 0x3c4 <CAN_receiveMessage+0x9a>
     3a0:	83 30       	cpi	r24, 0x03	; 3
     3a2:	91 05       	cpc	r25, r1
     3a4:	e1 f0       	breq	.+56     	; 0x3de <CAN_receiveMessage+0xb4>
     3a6:	01 97       	sbiw	r24, 0x01	; 1
     3a8:	31 f5       	brne	.+76     	; 0x3f6 <CAN_receiveMessage+0xcc>
     3aa:	e9 80       	ldd	r14, Y+1	; 0x01
		case 1:
			joystick_readPositionOverCAN(received_message);
     3ac:	fa 80       	ldd	r15, Y+2	; 0x02
     3ae:	0b 81       	ldd	r16, Y+3	; 0x03
     3b0:	1c 81       	ldd	r17, Y+4	; 0x04
     3b2:	2d 81       	ldd	r18, Y+5	; 0x05
     3b4:	3e 81       	ldd	r19, Y+6	; 0x06
     3b6:	4f 81       	ldd	r20, Y+7	; 0x07
     3b8:	58 85       	ldd	r21, Y+8	; 0x08
     3ba:	69 85       	ldd	r22, Y+9	; 0x09
     3bc:	7a 85       	ldd	r23, Y+10	; 0x0a
     3be:	8b 85       	ldd	r24, Y+11	; 0x0b
     3c0:	81 d1       	rcall	.+770    	; 0x6c4 <joystick_readPositionOverCAN>
     3c2:	19 c0       	rjmp	.+50     	; 0x3f6 <CAN_receiveMessage+0xcc>
			break;
     3c4:	e9 80       	ldd	r14, Y+1	; 0x01
		case 2:
			slider_readPositionOverCAN(received_message);
     3c6:	fa 80       	ldd	r15, Y+2	; 0x02
     3c8:	0b 81       	ldd	r16, Y+3	; 0x03
     3ca:	1c 81       	ldd	r17, Y+4	; 0x04
     3cc:	2d 81       	ldd	r18, Y+5	; 0x05
     3ce:	3e 81       	ldd	r19, Y+6	; 0x06
     3d0:	4f 81       	ldd	r20, Y+7	; 0x07
     3d2:	58 85       	ldd	r21, Y+8	; 0x08
     3d4:	69 85       	ldd	r22, Y+9	; 0x09
     3d6:	7a 85       	ldd	r23, Y+10	; 0x0a
     3d8:	8b 85       	ldd	r24, Y+11	; 0x0b
     3da:	98 d3       	rcall	.+1840   	; 0xb0c <slider_readPositionOverCAN>
     3dc:	0c c0       	rjmp	.+24     	; 0x3f6 <CAN_receiveMessage+0xcc>
			break;
     3de:	e9 80       	ldd	r14, Y+1	; 0x01
		case 3:
			touchButton_readButtonsOverCAN(received_message);
     3e0:	fa 80       	ldd	r15, Y+2	; 0x02
     3e2:	0b 81       	ldd	r16, Y+3	; 0x03
     3e4:	1c 81       	ldd	r17, Y+4	; 0x04
     3e6:	2d 81       	ldd	r18, Y+5	; 0x05
     3e8:	3e 81       	ldd	r19, Y+6	; 0x06
     3ea:	4f 81       	ldd	r20, Y+7	; 0x07
     3ec:	58 85       	ldd	r21, Y+8	; 0x08
     3ee:	69 85       	ldd	r22, Y+9	; 0x09
     3f0:	7a 85       	ldd	r23, Y+10	; 0x0a
     3f2:	8b 85       	ldd	r24, Y+11	; 0x0b
     3f4:	45 d4       	rcall	.+2186   	; 0xc80 <touchButton_readButtonsOverCAN>
     3f6:	2b 96       	adiw	r28, 0x0b	; 11
	}
	
	
	
	
}
     3f8:	0f b6       	in	r0, 0x3f	; 63
     3fa:	f8 94       	cli
     3fc:	de bf       	out	0x3e, r29	; 62
     3fe:	0f be       	out	0x3f, r0	; 63
     400:	cd bf       	out	0x3d, r28	; 61
     402:	df 91       	pop	r29
     404:	cf 91       	pop	r28
     406:	1f 91       	pop	r17
     408:	0f 91       	pop	r16
     40a:	ff 90       	pop	r15
     40c:	ef 90       	pop	r14
     40e:	08 95       	ret

00000410 <CAN_controller_read>:
     410:	cf 93       	push	r28
		default: 
			break;
			
	}
	SPI_setChipSelect(PB7, 1);
}
     412:	c8 2f       	mov	r28, r24
     414:	60 e0       	ldi	r22, 0x00	; 0
     416:	87 e0       	ldi	r24, 0x07	; 7
     418:	00 d4       	rcall	.+2048   	; 0xc1a <SPI_setChipSelect>
     41a:	83 e0       	ldi	r24, 0x03	; 3
     41c:	f3 d3       	rcall	.+2022   	; 0xc04 <SPI_masterWrite>
     41e:	8c 2f       	mov	r24, r28
     420:	f1 d3       	rcall	.+2018   	; 0xc04 <SPI_masterWrite>
     422:	f5 d3       	rcall	.+2026   	; 0xc0e <SPI_masterRead>
     424:	c8 2f       	mov	r28, r24
     426:	61 e0       	ldi	r22, 0x01	; 1
     428:	87 e0       	ldi	r24, 0x07	; 7
     42a:	f7 d3       	rcall	.+2030   	; 0xc1a <SPI_setChipSelect>
     42c:	8c 2f       	mov	r24, r28
     42e:	cf 91       	pop	r28
     430:	08 95       	ret

00000432 <CAN_controller_bitModify>:
     432:	1f 93       	push	r17
     434:	cf 93       	push	r28
     436:	df 93       	push	r29
     438:	d8 2f       	mov	r29, r24
     43a:	16 2f       	mov	r17, r22
     43c:	c4 2f       	mov	r28, r20
     43e:	60 e0       	ldi	r22, 0x00	; 0
     440:	87 e0       	ldi	r24, 0x07	; 7
     442:	eb d3       	rcall	.+2006   	; 0xc1a <SPI_setChipSelect>
     444:	85 e0       	ldi	r24, 0x05	; 5
     446:	de d3       	rcall	.+1980   	; 0xc04 <SPI_masterWrite>
     448:	81 2f       	mov	r24, r17
     44a:	dc d3       	rcall	.+1976   	; 0xc04 <SPI_masterWrite>
     44c:	8d 2f       	mov	r24, r29
     44e:	da d3       	rcall	.+1972   	; 0xc04 <SPI_masterWrite>
     450:	8c 2f       	mov	r24, r28
     452:	d8 d3       	rcall	.+1968   	; 0xc04 <SPI_masterWrite>
     454:	61 e0       	ldi	r22, 0x01	; 1
     456:	87 e0       	ldi	r24, 0x07	; 7
     458:	e0 d3       	rcall	.+1984   	; 0xc1a <SPI_setChipSelect>
     45a:	df 91       	pop	r29
     45c:	cf 91       	pop	r28
     45e:	1f 91       	pop	r17
     460:	08 95       	ret

00000462 <CAN_controller_reset>:
     462:	60 e0       	ldi	r22, 0x00	; 0
     464:	87 e0       	ldi	r24, 0x07	; 7
     466:	d9 d3       	rcall	.+1970   	; 0xc1a <SPI_setChipSelect>
     468:	88 e3       	ldi	r24, 0x38	; 56
     46a:	92 e0       	ldi	r25, 0x02	; 2
     46c:	9f 93       	push	r25
     46e:	8f 93       	push	r24
     470:	0e 94 c3 0a 	call	0x1586	; 0x1586 <printf>
     474:	80 ec       	ldi	r24, 0xC0	; 192
     476:	c6 d3       	rcall	.+1932   	; 0xc04 <SPI_masterWrite>
     478:	61 e0       	ldi	r22, 0x01	; 1
     47a:	87 e0       	ldi	r24, 0x07	; 7
     47c:	ce d3       	rcall	.+1948   	; 0xc1a <SPI_setChipSelect>
     47e:	0f 90       	pop	r0
     480:	0f 90       	pop	r0
     482:	08 95       	ret

00000484 <CAN_controller_setMode>:

void CAN_controller_setMode(uint8_t mode) {
     484:	cf 93       	push	r28
     486:	df 93       	push	r29
     488:	c8 2f       	mov	r28, r24
	
	
	
	CAN_controller_reset();
     48a:	eb df       	rcall	.-42     	; 0x462 <CAN_controller_reset>
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     48c:	8e e0       	ldi	r24, 0x0E	; 14
     48e:	c0 df       	rcall	.-128    	; 0x410 <CAN_controller_read>
	uint8_t mode_bits = (status & MODE_MASK);
     490:	80 7e       	andi	r24, 0xE0	; 224
	
	if (mode_bits != MODE_CONFIG) {
     492:	80 38       	cpi	r24, 0x80	; 128
     494:	69 f0       	breq	.+26     	; 0x4b0 <CAN_controller_setMode+0x2c>
		printf("Not in config mode, \t %i\n\r", mode_bits);
     496:	1f 92       	push	r1
     498:	8f 93       	push	r24
     49a:	84 e4       	ldi	r24, 0x44	; 68
     49c:	92 e0       	ldi	r25, 0x02	; 2
     49e:	9f 93       	push	r25
     4a0:	8f 93       	push	r24
     4a2:	0e 94 c3 0a 	call	0x1586	; 0x1586 <printf>
		return;
     4a6:	0f 90       	pop	r0
     4a8:	0f 90       	pop	r0
     4aa:	0f 90       	pop	r0
     4ac:	0f 90       	pop	r0
     4ae:	34 c0       	rjmp	.+104    	; 0x518 <CAN_controller_setMode+0x94>
	}
	
	
	//set in loopback mode p.60 MCP2515
	CAN_controller_bitModify(0b11101110, MCP_CANCTRL, mode | (0b1100));
     4b0:	4c 2f       	mov	r20, r28
     4b2:	4c 60       	ori	r20, 0x0C	; 12
     4b4:	6f e0       	ldi	r22, 0x0F	; 15
     4b6:	8e ee       	ldi	r24, 0xEE	; 238
     4b8:	bc df       	rcall	.-136    	; 0x432 <CAN_controller_bitModify>
	CAN_controller_bitModify(0b11111111, MCP_CANINTE, 0b1);
     4ba:	41 e0       	ldi	r20, 0x01	; 1
     4bc:	6b e2       	ldi	r22, 0x2B	; 43
     4be:	8f ef       	ldi	r24, 0xFF	; 255
     4c0:	b8 df       	rcall	.-144    	; 0x432 <CAN_controller_bitModify>
	CAN_controller_bitModify(0b01100000, MCP_RXB0CTRL, 0b01100000); //receive any type of message, no filter p. 27
     4c2:	40 e6       	ldi	r20, 0x60	; 96
     4c4:	60 e6       	ldi	r22, 0x60	; 96
     4c6:	80 e6       	ldi	r24, 0x60	; 96
     4c8:	b4 df       	rcall	.-152    	; 0x432 <CAN_controller_bitModify>
     4ca:	2f ef       	ldi	r18, 0xFF	; 255
     4cc:	83 ec       	ldi	r24, 0xC3	; 195
     4ce:	99 e0       	ldi	r25, 0x09	; 9
     4d0:	21 50       	subi	r18, 0x01	; 1
     4d2:	80 40       	sbci	r24, 0x00	; 0
     4d4:	90 40       	sbci	r25, 0x00	; 0
     4d6:	e1 f7       	brne	.-8      	; 0x4d0 <CAN_controller_setMode+0x4c>
     4d8:	00 c0       	rjmp	.+0      	; 0x4da <CAN_controller_setMode+0x56>
     4da:	00 00       	nop

	_delay_ms(200);
	status = CAN_controller_read(MCP_CANSTAT);
     4dc:	8e e0       	ldi	r24, 0x0E	; 14
     4de:	98 df       	rcall	.-208    	; 0x410 <CAN_controller_read>
     4e0:	d8 2f       	mov	r29, r24
	mode_bits = (status & MODE_MASK);
     4e2:	d0 7e       	andi	r29, 0xE0	; 224
     4e4:	cd 17       	cp	r28, r29
	if (mode_bits != mode) {
     4e6:	61 f0       	breq	.+24     	; 0x500 <CAN_controller_setMode+0x7c>
     4e8:	1f 92       	push	r1
		printf("Not in correct mode: Mode: %i\n\r", mode_bits);
     4ea:	df 93       	push	r29
     4ec:	8f e5       	ldi	r24, 0x5F	; 95
     4ee:	92 e0       	ldi	r25, 0x02	; 2
     4f0:	9f 93       	push	r25
     4f2:	8f 93       	push	r24
     4f4:	0e 94 c3 0a 	call	0x1586	; 0x1586 <printf>
     4f8:	0f 90       	pop	r0
     4fa:	0f 90       	pop	r0
     4fc:	0f 90       	pop	r0
     4fe:	0f 90       	pop	r0
     500:	1f 92       	push	r1

	}
	printf("Mode set: %i\n\r", status & MODE_MASK);
     502:	df 93       	push	r29
     504:	8f e7       	ldi	r24, 0x7F	; 127
     506:	92 e0       	ldi	r25, 0x02	; 2
     508:	9f 93       	push	r25
     50a:	8f 93       	push	r24
     50c:	0e 94 c3 0a 	call	0x1586	; 0x1586 <printf>
     510:	0f 90       	pop	r0
     512:	0f 90       	pop	r0
     514:	0f 90       	pop	r0
     516:	0f 90       	pop	r0
     518:	df 91       	pop	r29
}
     51a:	cf 91       	pop	r28
     51c:	08 95       	ret

0000051e <CAN_controller_init>:
     51e:	8e e8       	ldi	r24, 0x8E	; 142
	printf("CAN reset\n\r");
	SPI_masterWrite(MCP_RESET);
	SPI_setChipSelect(PB7, 1);
}
void CAN_controller_init() {
	printf("Can controller init \n\r");
     520:	92 e0       	ldi	r25, 0x02	; 2
     522:	9f 93       	push	r25
     524:	8f 93       	push	r24
     526:	0e 94 c3 0a 	call	0x1586	; 0x1586 <printf>
	SPI_masterInit();
     52a:	63 d3       	rcall	.+1734   	; 0xbf2 <SPI_masterInit>
	printf("SPI master init done \n\r");
     52c:	85 ea       	ldi	r24, 0xA5	; 165
     52e:	92 e0       	ldi	r25, 0x02	; 2
     530:	9f 93       	push	r25
     532:	8f 93       	push	r24
     534:	0e 94 c3 0a 	call	0x1586	; 0x1586 <printf>

	CAN_controller_setMode(MODE_LOOPBACK);
     538:	80 e4       	ldi	r24, 0x40	; 64
     53a:	a4 df       	rcall	.-184    	; 0x484 <CAN_controller_setMode>
	printf("Modes set \n\r");
     53c:	8d eb       	ldi	r24, 0xBD	; 189
     53e:	92 e0       	ldi	r25, 0x02	; 2
     540:	9f 93       	push	r25
     542:	8f 93       	push	r24
     544:	0e 94 c3 0a 	call	0x1586	; 0x1586 <printf>

	//set interrupt on 2560
	
	EIMSK |= 1 << INT4;	//interrupt on pin INT4
     548:	ec 9a       	sbi	0x1d, 4	; 29
	EICRB |= 1 << ISC41; //Turn on falling edge
     54a:	ea e6       	ldi	r30, 0x6A	; 106
     54c:	f0 e0       	ldi	r31, 0x00	; 0
     54e:	80 81       	ld	r24, Z
     550:	82 60       	ori	r24, 0x02	; 2
     552:	80 83       	st	Z, r24
	EICRB &= ~(1 << ISC40); //....
     554:	80 81       	ld	r24, Z
     556:	8e 7f       	andi	r24, 0xFE	; 254
     558:	80 83       	st	Z, r24

//set PD2 as input
	DDRE  &= (1 << PE4); //set as input.
     55a:	8d b1       	in	r24, 0x0d	; 13
     55c:	80 71       	andi	r24, 0x10	; 16
     55e:	8d b9       	out	0x0d, r24	; 13
     560:	2f ef       	ldi	r18, 0xFF	; 255
     562:	83 ec       	ldi	r24, 0xC3	; 195
     564:	99 e0       	ldi	r25, 0x09	; 9
     566:	21 50       	subi	r18, 0x01	; 1
     568:	80 40       	sbci	r24, 0x00	; 0
     56a:	90 40       	sbci	r25, 0x00	; 0
     56c:	e1 f7       	brne	.-8      	; 0x566 <CAN_controller_init+0x48>
     56e:	00 c0       	rjmp	.+0      	; 0x570 <CAN_controller_init+0x52>
     570:	00 00       	nop
	
	
	
	_delay_ms(200);
	printf("after write to canctrl\n\r");
     572:	8a ec       	ldi	r24, 0xCA	; 202
     574:	92 e0       	ldi	r25, 0x02	; 2
     576:	9f 93       	push	r25
     578:	8f 93       	push	r24
     57a:	0e 94 c3 0a 	call	0x1586	; 0x1586 <printf>
	
	//Check CANSTAT register
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     57e:	8e e0       	ldi	r24, 0x0E	; 14
     580:	47 df       	rcall	.-370    	; 0x410 <CAN_controller_read>
	printf("Data: %i\n\r", status);
     582:	1f 92       	push	r1
     584:	8f 93       	push	r24
     586:	83 ee       	ldi	r24, 0xE3	; 227
     588:	92 e0       	ldi	r25, 0x02	; 2
     58a:	9f 93       	push	r25
     58c:	8f 93       	push	r24
     58e:	fb d7       	rcall	.+4086   	; 0x1586 <printf>
}
     590:	8d b7       	in	r24, 0x3d	; 61
     592:	9e b7       	in	r25, 0x3e	; 62
     594:	0c 96       	adiw	r24, 0x0c	; 12
     596:	0f b6       	in	r0, 0x3f	; 63
     598:	f8 94       	cli
     59a:	9e bf       	out	0x3e, r25	; 62
     59c:	0f be       	out	0x3f, r0	; 63
     59e:	8d bf       	out	0x3d, r24	; 61
     5a0:	08 95       	ret

000005a2 <ADC_init>:
#include "ADC.h"
#include <stdio.h>
#include <avr/interrupt.h>
void ADC_init() {
	//Set pin ADC0 to input, PF0
	DDRF &= ~(1 << PF0);
     5a2:	80 98       	cbi	0x10, 0	; 16
	
	//Set prescaling in ADCSRA, ADPS bits
	ADCSRA |= (1 << ADPS2 | 1 << ADPS1 | 1 << ADPS0);
     5a4:	aa e7       	ldi	r26, 0x7A	; 122
     5a6:	b0 e0       	ldi	r27, 0x00	; 0
     5a8:	8c 91       	ld	r24, X
     5aa:	87 60       	ori	r24, 0x07	; 7
     5ac:	8c 93       	st	X, r24
	
	
	//Set adlar = 0, right adjusted ADCH
	ADMUX &= ~(1 << ADLAR);
     5ae:	ec e7       	ldi	r30, 0x7C	; 124
     5b0:	f0 e0       	ldi	r31, 0x00	; 0
     5b2:	80 81       	ld	r24, Z
     5b4:	8f 7d       	andi	r24, 0xDF	; 223
     5b6:	80 83       	st	Z, r24
	
	
	
	//Select AVCC as voltage reference
	ADMUX &= ~(1 << REFS1);
     5b8:	80 81       	ld	r24, Z
     5ba:	8f 77       	andi	r24, 0x7F	; 127
     5bc:	80 83       	st	Z, r24
	ADMUX |=  (1 << REFS0);
     5be:	80 81       	ld	r24, Z
     5c0:	80 64       	ori	r24, 0x40	; 64
     5c2:	80 83       	st	Z, r24
	
	//set ADEN in ADCSRA, enable adc
	ADCSRA |= (1 << ADEN);
     5c4:	8c 91       	ld	r24, X
     5c6:	80 68       	ori	r24, 0x80	; 128
     5c8:	8c 93       	st	X, r24
     5ca:	08 95       	ret

000005cc <encoder_init>:

#include <util/delay.h>
#include <avr/io.h>

void encoder_init() {
	DDRH |= (1 <<PH5);
     5cc:	e1 e0       	ldi	r30, 0x01	; 1
     5ce:	f1 e0       	ldi	r31, 0x01	; 1
     5d0:	80 81       	ld	r24, Z
     5d2:	80 62       	ori	r24, 0x20	; 32
     5d4:	80 83       	st	Z, r24
	DDRH |= (1 <<PH3);
     5d6:	80 81       	ld	r24, Z
     5d8:	88 60       	ori	r24, 0x08	; 8
     5da:	80 83       	st	Z, r24
	DDRH |= (1 <<PH6);
     5dc:	80 81       	ld	r24, Z
     5de:	80 64       	ori	r24, 0x40	; 64
     5e0:	80 83       	st	Z, r24

   
	//!Rst pin set high to use the encoder to know how much motor has rotated.
	PORTH &= ~(1 << PH5);
     5e2:	e2 e0       	ldi	r30, 0x02	; 2
     5e4:	f1 e0       	ldi	r31, 0x01	; 1
     5e6:	80 81       	ld	r24, Z
     5e8:	8f 7d       	andi	r24, 0xDF	; 223
     5ea:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5ec:	8a e6       	ldi	r24, 0x6A	; 106
     5ee:	8a 95       	dec	r24
     5f0:	f1 f7       	brne	.-4      	; 0x5ee <encoder_init+0x22>
     5f2:	00 c0       	rjmp	.+0      	; 0x5f4 <encoder_init+0x28>
	_delay_us(20);

	PORTH |= (1 << PH6);
     5f4:	80 81       	ld	r24, Z
     5f6:	80 64       	ori	r24, 0x40	; 64
     5f8:	80 83       	st	Z, r24
     5fa:	8a e6       	ldi	r24, 0x6A	; 106
     5fc:	8a 95       	dec	r24
     5fe:	f1 f7       	brne	.-4      	; 0x5fc <encoder_init+0x30>
     600:	00 c0       	rjmp	.+0      	; 0x602 <encoder_init+0x36>
		_delay_us(20);

	PORTH &= ~(1 << PH6);
     602:	80 81       	ld	r24, Z
     604:	8f 7b       	andi	r24, 0xBF	; 191
     606:	80 83       	st	Z, r24
     608:	8a e6       	ldi	r24, 0x6A	; 106
     60a:	8a 95       	dec	r24
     60c:	f1 f7       	brne	.-4      	; 0x60a <encoder_init+0x3e>
     60e:	00 c0       	rjmp	.+0      	; 0x610 <encoder_init+0x44>
		_delay_us(20);

	PORTH |= (1 << PH6);
     610:	80 81       	ld	r24, Z
     612:	80 64       	ori	r24, 0x40	; 64
     614:	80 83       	st	Z, r24
     616:	8a e6       	ldi	r24, 0x6A	; 106
     618:	8a 95       	dec	r24
     61a:	f1 f7       	brne	.-4      	; 0x618 <encoder_init+0x4c>
     61c:	00 c0       	rjmp	.+0      	; 0x61e <encoder_init+0x52>
		_delay_us(20);

	PORTH |= (1 << PH5);
     61e:	80 81       	ld	r24, Z
     620:	80 62       	ori	r24, 0x20	; 32
     622:	80 83       	st	Z, r24
     624:	08 95       	ret

00000626 <encoder_convertValues>:
}

void encoder_convertValues() {
	float a = -0.02309;
	float b = -100;
	converted_encoderValue = a*encoder_value + b;
     626:	60 91 54 03 	lds	r22, 0x0354	; 0x800354 <encoder_value>
     62a:	70 91 55 03 	lds	r23, 0x0355	; 0x800355 <encoder_value+0x1>
     62e:	07 2e       	mov	r0, r23
     630:	00 0c       	add	r0, r0
     632:	88 0b       	sbc	r24, r24
     634:	99 0b       	sbc	r25, r25
     636:	9b d5       	rcall	.+2870   	; 0x116e <__floatsisf>
     638:	2d e3       	ldi	r18, 0x3D	; 61
     63a:	37 e2       	ldi	r19, 0x27	; 39
     63c:	4d eb       	ldi	r20, 0xBD	; 189
     63e:	5c eb       	ldi	r21, 0xBC	; 188
     640:	76 d6       	rcall	.+3308   	; 0x132e <__mulsf3>
     642:	20 e0       	ldi	r18, 0x00	; 0
     644:	30 e0       	ldi	r19, 0x00	; 0
     646:	48 ec       	ldi	r20, 0xC8	; 200
     648:	52 e4       	ldi	r21, 0x42	; 66
     64a:	2b d4       	rcall	.+2134   	; 0xea2 <__subsf3>
     64c:	5d d5       	rcall	.+2746   	; 0x1108 <__fixsfsi>
     64e:	70 93 5b 03 	sts	0x035B, r23	; 0x80035b <converted_encoderValue+0x1>
     652:	60 93 5a 03 	sts	0x035A, r22	; 0x80035a <converted_encoderValue>
     656:	08 95       	ret

00000658 <encoder_readValues>:

}
void encoder_readValues() {
	
	//set !OE value low
	PORTH &= ~(1 << PH5);
     658:	e2 e0       	ldi	r30, 0x02	; 2
     65a:	f1 e0       	ldi	r31, 0x01	; 1
     65c:	80 81       	ld	r24, Z
     65e:	8f 7d       	andi	r24, 0xDF	; 223
     660:	80 83       	st	Z, r24
	
	//set select low to get high byte, then wait 20 microseconds
	PORTH &= ~(1 << PH3);
     662:	80 81       	ld	r24, Z
     664:	87 7f       	andi	r24, 0xF7	; 247
     666:	80 83       	st	Z, r24
     668:	2a e6       	ldi	r18, 0x6A	; 106
     66a:	2a 95       	dec	r18
     66c:	f1 f7       	brne	.-4      	; 0x66a <encoder_readValues+0x12>
     66e:	00 c0       	rjmp	.+0      	; 0x670 <encoder_readValues+0x18>
	_delay_us(20);
	
	//Read msb !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	uint8_t high_val = PINK & 0xff;
     670:	a6 e0       	ldi	r26, 0x06	; 6
     672:	b1 e0       	ldi	r27, 0x01	; 1
     674:	8c 91       	ld	r24, X

	
	//set select low to get high byte, then wait 20 microseconds
	PORTH |= (1 << PH3);
     676:	90 81       	ld	r25, Z
     678:	98 60       	ori	r25, 0x08	; 8
     67a:	90 83       	st	Z, r25
     67c:	9a e6       	ldi	r25, 0x6A	; 106
     67e:	9a 95       	dec	r25
     680:	f1 f7       	brne	.-4      	; 0x67e <encoder_readValues+0x26>
     682:	00 c0       	rjmp	.+0      	; 0x684 <encoder_readValues+0x2c>
	_delay_us(20);
	//Read lsb !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	uint8_t low_val =  PINK & 0xff;
     684:	2c 91       	ld	r18, X
	//PORTH |= (1 << PH6);
	//PORTH &= ~(1 << PH6);
	//PORTH |= (1 << PH6);

	//Set !OE high
	PORTH |= (1 << PH5);
     686:	90 81       	ld	r25, Z
     688:	90 62       	ori	r25, 0x20	; 32
     68a:	90 83       	st	Z, r25
	
	//Process received data.
	int16_t rec_data = (high_val << 8) +low_val;
     68c:	90 e0       	ldi	r25, 0x00	; 0
     68e:	98 2f       	mov	r25, r24
     690:	88 27       	eor	r24, r24
     692:	82 0f       	add	r24, r18
     694:	91 1d       	adc	r25, r1
	//convert from two-complement
	if (rec_data >= 0) {
		encoder_value = rec_data;
	}
	else {
		encoder_value = (-1* (~rec_data +1));
     696:	90 93 55 03 	sts	0x0355, r25	; 0x800355 <encoder_value+0x1>
     69a:	80 93 54 03 	sts	0x0354, r24	; 0x800354 <encoder_value>
	}
	if (encoder_value>0) {
     69e:	18 16       	cp	r1, r24
     6a0:	19 06       	cpc	r1, r25
     6a2:	2c f4       	brge	.+10     	; 0x6ae <encoder_readValues+0x56>
		encoder_value = 0;
     6a4:	10 92 55 03 	sts	0x0355, r1	; 0x800355 <encoder_value+0x1>
     6a8:	10 92 54 03 	sts	0x0354, r1	; 0x800354 <encoder_value>
     6ac:	09 c0       	rjmp	.+18     	; 0x6c0 <encoder_readValues+0x68>
		
	} else if (encoder_value <-8368) {
     6ae:	80 35       	cpi	r24, 0x50	; 80
     6b0:	9f 4d       	sbci	r25, 0xDF	; 223
     6b2:	34 f4       	brge	.+12     	; 0x6c0 <encoder_readValues+0x68>
		encoder_value = -8368;
     6b4:	80 e5       	ldi	r24, 0x50	; 80
     6b6:	9f ed       	ldi	r25, 0xDF	; 223
     6b8:	90 93 55 03 	sts	0x0355, r25	; 0x800355 <encoder_value+0x1>
     6bc:	80 93 54 03 	sts	0x0354, r24	; 0x800354 <encoder_value>
	}
	encoder_convertValues();
     6c0:	b2 cf       	rjmp	.-156    	; 0x626 <encoder_convertValues>
     6c2:	08 95       	ret

000006c4 <joystick_readPositionOverCAN>:
	}
}

void joystick_printPosition() {
	printf("X: %i\tY: %i\n\rAngle: %i\n\r", joystick_pos.x_pos, joystick_pos.y_pos, joystick_pos.angle);
}
     6c4:	8f 92       	push	r8
     6c6:	9f 92       	push	r9
     6c8:	af 92       	push	r10
     6ca:	bf 92       	push	r11
     6cc:	ef 92       	push	r14
     6ce:	ff 92       	push	r15
     6d0:	0f 93       	push	r16
     6d2:	1f 93       	push	r17
     6d4:	cf 93       	push	r28
     6d6:	df 93       	push	r29
     6d8:	cd b7       	in	r28, 0x3d	; 61
     6da:	de b7       	in	r29, 0x3e	; 62
     6dc:	2b 97       	sbiw	r28, 0x0b	; 11
     6de:	0f b6       	in	r0, 0x3f	; 63
     6e0:	f8 94       	cli
     6e2:	de bf       	out	0x3e, r29	; 62
     6e4:	0f be       	out	0x3f, r0	; 63
     6e6:	cd bf       	out	0x3d, r28	; 61
     6e8:	e9 82       	std	Y+1, r14	; 0x01
     6ea:	fa 82       	std	Y+2, r15	; 0x02
     6ec:	0b 83       	std	Y+3, r16	; 0x03
     6ee:	1c 83       	std	Y+4, r17	; 0x04
     6f0:	2d 83       	std	Y+5, r18	; 0x05
     6f2:	3e 83       	std	Y+6, r19	; 0x06
     6f4:	4f 83       	std	Y+7, r20	; 0x07
     6f6:	58 87       	std	Y+8, r21	; 0x08
     6f8:	69 87       	std	Y+9, r22	; 0x09
     6fa:	7a 87       	std	Y+10, r23	; 0x0a
     6fc:	8b 87       	std	Y+11, r24	; 0x0b
     6fe:	89 85       	ldd	r24, Y+9	; 0x09
     700:	9a 85       	ldd	r25, Y+10	; 0x0a
     702:	01 97       	sbiw	r24, 0x01	; 1
     704:	69 f5       	brne	.+90     	; 0x760 <joystick_readPositionOverCAN+0x9c>
     706:	89 81       	ldd	r24, Y+1	; 0x01
     708:	06 e5       	ldi	r16, 0x56	; 86
     70a:	13 e0       	ldi	r17, 0x03	; 3
     70c:	f8 01       	movw	r30, r16
     70e:	80 83       	st	Z, r24
     710:	8a 81       	ldd	r24, Y+2	; 0x02
     712:	81 83       	std	Z+1, r24	; 0x01
     714:	60 81       	ld	r22, Z
     716:	f1 80       	ldd	r15, Z+1	; 0x01
     718:	06 2e       	mov	r0, r22
     71a:	00 0c       	add	r0, r0
     71c:	77 0b       	sbc	r23, r23
     71e:	88 0b       	sbc	r24, r24
     720:	99 0b       	sbc	r25, r25
     722:	25 d5       	rcall	.+2634   	; 0x116e <__floatsisf>
     724:	4b 01       	movw	r8, r22
     726:	5c 01       	movw	r10, r24
     728:	6f 2d       	mov	r22, r15
     72a:	ff 0c       	add	r15, r15
     72c:	77 0b       	sbc	r23, r23
     72e:	88 0b       	sbc	r24, r24
     730:	99 0b       	sbc	r25, r25
     732:	1d d5       	rcall	.+2618   	; 0x116e <__floatsisf>
     734:	a5 01       	movw	r20, r10
     736:	94 01       	movw	r18, r8
     738:	28 d4       	rcall	.+2128   	; 0xf8a <atan2>
     73a:	20 e0       	ldi	r18, 0x00	; 0
     73c:	30 e0       	ldi	r19, 0x00	; 0
     73e:	44 eb       	ldi	r20, 0xB4	; 180
     740:	53 e4       	ldi	r21, 0x43	; 67
     742:	f5 d5       	rcall	.+3050   	; 0x132e <__mulsf3>
     744:	20 e0       	ldi	r18, 0x00	; 0
     746:	30 e0       	ldi	r19, 0x00	; 0
     748:	40 e0       	ldi	r20, 0x00	; 0
     74a:	5f e3       	ldi	r21, 0x3F	; 63
     74c:	f0 d5       	rcall	.+3040   	; 0x132e <__mulsf3>
     74e:	23 ec       	ldi	r18, 0xC3	; 195
     750:	35 ef       	ldi	r19, 0xF5	; 245
     752:	48 e4       	ldi	r20, 0x48	; 72
     754:	50 e4       	ldi	r21, 0x40	; 64
     756:	70 d4       	rcall	.+2272   	; 0x1038 <__divsf3>
     758:	d7 d4       	rcall	.+2478   	; 0x1108 <__fixsfsi>
     75a:	f8 01       	movw	r30, r16
     75c:	73 83       	std	Z+3, r23	; 0x03
     75e:	62 83       	std	Z+2, r22	; 0x02
     760:	2b 96       	adiw	r28, 0x0b	; 11
     762:	0f b6       	in	r0, 0x3f	; 63
     764:	f8 94       	cli
     766:	de bf       	out	0x3e, r29	; 62
     768:	0f be       	out	0x3f, r0	; 63
     76a:	cd bf       	out	0x3d, r28	; 61
     76c:	df 91       	pop	r29
     76e:	cf 91       	pop	r28
     770:	1f 91       	pop	r17
     772:	0f 91       	pop	r16
     774:	ff 90       	pop	r15
     776:	ef 90       	pop	r14
     778:	bf 90       	pop	r11
     77a:	af 90       	pop	r10
     77c:	9f 90       	pop	r9
     77e:	8f 90       	pop	r8
     780:	08 95       	ret

00000782 <joystick_setServo>:

void joystick_setServo() {
		float var = 3-(((float)joystick_pos.x_pos+100.0)/200.0*(2.1-0.9)+0.9);
     782:	60 91 56 03 	lds	r22, 0x0356	; 0x800356 <joystick_pos>
		//printf("servo value: %i\n\r",(int)(var*100));
		pwm_setPulseWidth(var);
     786:	06 2e       	mov	r0, r22
     788:	00 0c       	add	r0, r0
     78a:	77 0b       	sbc	r23, r23
     78c:	88 0b       	sbc	r24, r24
     78e:	99 0b       	sbc	r25, r25
     790:	ee d4       	rcall	.+2524   	; 0x116e <__floatsisf>
     792:	20 e0       	ldi	r18, 0x00	; 0
     794:	30 e0       	ldi	r19, 0x00	; 0
     796:	48 ec       	ldi	r20, 0xC8	; 200
     798:	52 e4       	ldi	r21, 0x42	; 66
     79a:	84 d3       	rcall	.+1800   	; 0xea4 <__addsf3>
     79c:	20 e0       	ldi	r18, 0x00	; 0
     79e:	30 e0       	ldi	r19, 0x00	; 0
     7a0:	48 e4       	ldi	r20, 0x48	; 72
     7a2:	53 e4       	ldi	r21, 0x43	; 67
     7a4:	49 d4       	rcall	.+2194   	; 0x1038 <__divsf3>
     7a6:	29 e9       	ldi	r18, 0x99	; 153
     7a8:	39 e9       	ldi	r19, 0x99	; 153
     7aa:	49 e9       	ldi	r20, 0x99	; 153
     7ac:	5f e3       	ldi	r21, 0x3F	; 63
     7ae:	bf d5       	rcall	.+2942   	; 0x132e <__mulsf3>
     7b0:	26 e6       	ldi	r18, 0x66	; 102
     7b2:	36 e6       	ldi	r19, 0x66	; 102
     7b4:	46 e6       	ldi	r20, 0x66	; 102
     7b6:	5f e3       	ldi	r21, 0x3F	; 63
     7b8:	75 d3       	rcall	.+1770   	; 0xea4 <__addsf3>
     7ba:	9b 01       	movw	r18, r22
     7bc:	ac 01       	movw	r20, r24
     7be:	60 e0       	ldi	r22, 0x00	; 0
     7c0:	70 e0       	ldi	r23, 0x00	; 0
     7c2:	80 e4       	ldi	r24, 0x40	; 64
     7c4:	90 e4       	ldi	r25, 0x40	; 64
     7c6:	6d d3       	rcall	.+1754   	; 0xea2 <__subsf3>
     7c8:	33 c1       	rjmp	.+614    	; 0xa30 <pwm_setPulseWidth>
     7ca:	08 95       	ret

000007cc <motor_enable>:

void motor_enable() {
	PORTH |= (1 << PH4);
}
void motor_disable() {
	PORTH &= ~(1 << PH4);
     7cc:	e2 e0       	ldi	r30, 0x02	; 2
     7ce:	f1 e0       	ldi	r31, 0x01	; 1
     7d0:	80 81       	ld	r24, Z
     7d2:	80 61       	ori	r24, 0x10	; 16
     7d4:	80 83       	st	Z, r24
     7d6:	08 95       	ret

000007d8 <motor_setDirection>:
}

void motor_setDirection(uint8_t dir) {
	
	//right
	if (dir) {
     7d8:	88 23       	and	r24, r24
     7da:	31 f0       	breq	.+12     	; 0x7e8 <motor_setDirection+0x10>
		PORTH |= (1 << PH1);
     7dc:	e2 e0       	ldi	r30, 0x02	; 2
     7de:	f1 e0       	ldi	r31, 0x01	; 1
     7e0:	80 81       	ld	r24, Z
     7e2:	82 60       	ori	r24, 0x02	; 2
     7e4:	80 83       	st	Z, r24
     7e6:	08 95       	ret
		
	}
	else {
		PORTH &= ~(1 << PH1);
     7e8:	e2 e0       	ldi	r30, 0x02	; 2
     7ea:	f1 e0       	ldi	r31, 0x01	; 1
     7ec:	80 81       	ld	r24, Z
     7ee:	8d 7f       	andi	r24, 0xFD	; 253
     7f0:	80 83       	st	Z, r24
     7f2:	08 95       	ret

000007f4 <motor_setSpeed>:
	}
}

void motor_setSpeed(uint8_t speed) {
     7f4:	cf 93       	push	r28
     7f6:	df 93       	push	r29
     7f8:	00 d0       	rcall	.+0      	; 0x7fa <motor_setSpeed+0x6>
     7fa:	cd b7       	in	r28, 0x3d	; 61
     7fc:	de b7       	in	r29, 0x3e	; 62
	uint8_t data[3];
	uint8_t address = 0x50;
	uint8_t command_byte = 0x00;
	data[0] = address;  //this address contains a low byte at end signifying a transmission.
     7fe:	90 e5       	ldi	r25, 0x50	; 80
     800:	99 83       	std	Y+1, r25	; 0x01
	data[1] = command_byte;
     802:	1a 82       	std	Y+2, r1	; 0x02
	data[2] = speed;
     804:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(data, 3);
     806:	63 e0       	ldi	r22, 0x03	; 3
     808:	ce 01       	movw	r24, r28
     80a:	01 96       	adiw	r24, 0x01	; 1
     80c:	77 d2       	rcall	.+1262   	; 0xcfc <TWI_Start_Transceiver_With_Data>
}
     80e:	0f 90       	pop	r0
     810:	0f 90       	pop	r0
     812:	0f 90       	pop	r0
     814:	df 91       	pop	r29
     816:	cf 91       	pop	r28
     818:	08 95       	ret

0000081a <motor_init>:
float summed_error;
float prev_error; 

void motor_init() {
	//configure PH1 (DIR) and PH4 (EN) as output
	DDRH |= (1 << PH1);
     81a:	e1 e0       	ldi	r30, 0x01	; 1
     81c:	f1 e0       	ldi	r31, 0x01	; 1
     81e:	80 81       	ld	r24, Z
     820:	82 60       	ori	r24, 0x02	; 2
     822:	80 83       	st	Z, r24
	DDRH |= (1 << PH4);
     824:	80 81       	ld	r24, Z
     826:	80 61       	ori	r24, 0x10	; 16
     828:	80 83       	st	Z, r24
	
	motor_setSpeed(0);
     82a:	80 e0       	ldi	r24, 0x00	; 0
     82c:	e3 df       	rcall	.-58     	; 0x7f4 <motor_setSpeed>
	motor_enable();
     82e:	ce df       	rcall	.-100    	; 0x7cc <motor_enable>
     830:	10 92 72 03 	sts	0x0372, r1	; 0x800372 <summed_error>
	summed_error = 0;
     834:	10 92 73 03 	sts	0x0373, r1	; 0x800373 <summed_error+0x1>
     838:	10 92 74 03 	sts	0x0374, r1	; 0x800374 <summed_error+0x2>
     83c:	10 92 75 03 	sts	0x0375, r1	; 0x800375 <summed_error+0x3>
     840:	10 92 76 03 	sts	0x0376, r1	; 0x800376 <prev_error>
	prev_error = 0;
     844:	10 92 77 03 	sts	0x0377, r1	; 0x800377 <prev_error+0x1>
     848:	10 92 78 03 	sts	0x0378, r1	; 0x800378 <prev_error+0x2>
     84c:	10 92 79 03 	sts	0x0379, r1	; 0x800379 <prev_error+0x3>
     850:	08 95       	ret

00000852 <motor_control>:
     852:	4f 92       	push	r4
	data[1] = command_byte;
	data[2] = speed;
	TWI_Start_Transceiver_With_Data(data, 3);
}

void motor_control() {
     854:	5f 92       	push	r5
     856:	6f 92       	push	r6
     858:	7f 92       	push	r7
     85a:	8f 92       	push	r8
     85c:	9f 92       	push	r9
     85e:	af 92       	push	r10
     860:	bf 92       	push	r11
     862:	cf 92       	push	r12
     864:	df 92       	push	r13
     866:	ef 92       	push	r14
     868:	ff 92       	push	r15
     86a:	cf 93       	push	r28
     86c:	df 93       	push	r29
     86e:	00 d0       	rcall	.+0      	; 0x870 <motor_control+0x1e>
     870:	1f 92       	push	r1
     872:	cd b7       	in	r28, 0x3d	; 61
     874:	de b7       	in	r29, 0x3e	; 62
	
	
	int32_t reference_position = slider_pos.right_pos;
     876:	80 91 63 03 	lds	r24, 0x0363	; 0x800363 <slider_pos+0x4>
     87a:	90 91 64 03 	lds	r25, 0x0364	; 0x800364 <slider_pos+0x5>
     87e:	a0 91 65 03 	lds	r26, 0x0365	; 0x800365 <slider_pos+0x6>
     882:	b0 91 66 03 	lds	r27, 0x0366	; 0x800366 <slider_pos+0x7>
	float K_p = 0.5;
	float K_i = 0.2;
	float K_d = 0.06;//0.01;// 0.001;
	int error = reference_position - converted_encoderValue;
	summed_error += error*TIMER3_SECONDS;
     886:	20 91 5a 03 	lds	r18, 0x035A	; 0x80035a <converted_encoderValue>
     88a:	30 91 5b 03 	lds	r19, 0x035B	; 0x80035b <converted_encoderValue+0x1>
     88e:	bc 01       	movw	r22, r24
     890:	62 1b       	sub	r22, r18
     892:	73 0b       	sbc	r23, r19
     894:	07 2e       	mov	r0, r23
     896:	00 0c       	add	r0, r0
     898:	88 0b       	sbc	r24, r24
     89a:	99 0b       	sbc	r25, r25
     89c:	68 d4       	rcall	.+2256   	; 0x116e <__floatsisf>
     89e:	6b 01       	movw	r12, r22
     8a0:	7c 01       	movw	r14, r24
     8a2:	2d ec       	ldi	r18, 0xCD	; 205
     8a4:	3c ec       	ldi	r19, 0xCC	; 204
     8a6:	4c e4       	ldi	r20, 0x4C	; 76
     8a8:	5d e3       	ldi	r21, 0x3D	; 61
     8aa:	41 d5       	rcall	.+2690   	; 0x132e <__mulsf3>
     8ac:	20 91 72 03 	lds	r18, 0x0372	; 0x800372 <summed_error>
     8b0:	30 91 73 03 	lds	r19, 0x0373	; 0x800373 <summed_error+0x1>
     8b4:	40 91 74 03 	lds	r20, 0x0374	; 0x800374 <summed_error+0x2>
     8b8:	50 91 75 03 	lds	r21, 0x0375	; 0x800375 <summed_error+0x3>
     8bc:	f3 d2       	rcall	.+1510   	; 0xea4 <__addsf3>
     8be:	4b 01       	movw	r8, r22
     8c0:	5c 01       	movw	r10, r24
     8c2:	60 93 72 03 	sts	0x0372, r22	; 0x800372 <summed_error>
     8c6:	70 93 73 03 	sts	0x0373, r23	; 0x800373 <summed_error+0x1>
     8ca:	80 93 74 03 	sts	0x0374, r24	; 0x800374 <summed_error+0x2>
     8ce:	90 93 75 03 	sts	0x0375, r25	; 0x800375 <summed_error+0x3>
	float derivative_error = (error-prev_error)/TIMER3_SECONDS;
     8d2:	20 91 76 03 	lds	r18, 0x0376	; 0x800376 <prev_error>
     8d6:	30 91 77 03 	lds	r19, 0x0377	; 0x800377 <prev_error+0x1>
     8da:	40 91 78 03 	lds	r20, 0x0378	; 0x800378 <prev_error+0x2>
     8de:	50 91 79 03 	lds	r21, 0x0379	; 0x800379 <prev_error+0x3>
     8e2:	c7 01       	movw	r24, r14
     8e4:	b6 01       	movw	r22, r12
     8e6:	dd d2       	rcall	.+1466   	; 0xea2 <__subsf3>
     8e8:	2d ec       	ldi	r18, 0xCD	; 205
     8ea:	3c ec       	ldi	r19, 0xCC	; 204
     8ec:	4c e4       	ldi	r20, 0x4C	; 76
     8ee:	5d e3       	ldi	r21, 0x3D	; 61
     8f0:	a3 d3       	rcall	.+1862   	; 0x1038 <__divsf3>
     8f2:	69 83       	std	Y+1, r22	; 0x01
     8f4:	7a 83       	std	Y+2, r23	; 0x02
     8f6:	8b 83       	std	Y+3, r24	; 0x03
     8f8:	9c 83       	std	Y+4, r25	; 0x04
	prev_error = error;
     8fa:	c0 92 76 03 	sts	0x0376, r12	; 0x800376 <prev_error>
     8fe:	d0 92 77 03 	sts	0x0377, r13	; 0x800377 <prev_error+0x1>
     902:	e0 92 78 03 	sts	0x0378, r14	; 0x800378 <prev_error+0x2>
     906:	f0 92 79 03 	sts	0x0379, r15	; 0x800379 <prev_error+0x3>
	int u =  K_p*error + K_i*summed_error + K_d*derivative_error;
     90a:	20 e0       	ldi	r18, 0x00	; 0
     90c:	30 e0       	ldi	r19, 0x00	; 0
     90e:	40 e0       	ldi	r20, 0x00	; 0
     910:	5f e3       	ldi	r21, 0x3F	; 63
     912:	c7 01       	movw	r24, r14
     914:	b6 01       	movw	r22, r12
     916:	0b d5       	rcall	.+2582   	; 0x132e <__mulsf3>
     918:	2b 01       	movw	r4, r22
     91a:	3c 01       	movw	r6, r24
     91c:	2d ec       	ldi	r18, 0xCD	; 205
     91e:	3c ec       	ldi	r19, 0xCC	; 204
     920:	4c e4       	ldi	r20, 0x4C	; 76
     922:	5e e3       	ldi	r21, 0x3E	; 62
     924:	c5 01       	movw	r24, r10
     926:	b4 01       	movw	r22, r8
     928:	02 d5       	rcall	.+2564   	; 0x132e <__mulsf3>
     92a:	9b 01       	movw	r18, r22
     92c:	ac 01       	movw	r20, r24
     92e:	c3 01       	movw	r24, r6
     930:	b2 01       	movw	r22, r4
     932:	b8 d2       	rcall	.+1392   	; 0xea4 <__addsf3>
     934:	4b 01       	movw	r8, r22
     936:	5c 01       	movw	r10, r24
     938:	2f e8       	ldi	r18, 0x8F	; 143
     93a:	32 ec       	ldi	r19, 0xC2	; 194
     93c:	45 e7       	ldi	r20, 0x75	; 117
     93e:	5d e3       	ldi	r21, 0x3D	; 61
     940:	69 81       	ldd	r22, Y+1	; 0x01
     942:	7a 81       	ldd	r23, Y+2	; 0x02
     944:	8b 81       	ldd	r24, Y+3	; 0x03
     946:	9c 81       	ldd	r25, Y+4	; 0x04
     948:	f2 d4       	rcall	.+2532   	; 0x132e <__mulsf3>
     94a:	9b 01       	movw	r18, r22
     94c:	ac 01       	movw	r20, r24
     94e:	c5 01       	movw	r24, r10
     950:	b4 01       	movw	r22, r8
     952:	a8 d2       	rcall	.+1360   	; 0xea4 <__addsf3>
     954:	d9 d3       	rcall	.+1970   	; 0x1108 <__fixsfsi>
     956:	4b 01       	movw	r8, r22
	//printf("Summed error %d\n\r", summed_error);
	//printf("sumE %d\n\r",  summed_error);
	//printf("U %d\n\r",  u);
	//attempting to get u varying between -100 and 100;
	
	if (u>0)
     958:	5c 01       	movw	r10, r24
     95a:	16 16       	cp	r1, r22
	{
		motor_setDirection(1);
     95c:	17 06       	cpc	r1, r23
     95e:	64 f4       	brge	.+24     	; 0x978 <motor_control+0x126>
		u = (u*255)/100;
     960:	81 e0       	ldi	r24, 0x01	; 1
     962:	3a df       	rcall	.-396    	; 0x7d8 <motor_setDirection>
     964:	2f ef       	ldi	r18, 0xFF	; 255
     966:	28 9d       	mul	r18, r8
     968:	c0 01       	movw	r24, r0
     96a:	29 9d       	mul	r18, r9
     96c:	90 0d       	add	r25, r0
     96e:	11 24       	eor	r1, r1
     970:	64 e6       	ldi	r22, 0x64	; 100
     972:	70 e0       	ldi	r23, 0x00	; 0
		
	} else {
		motor_setDirection(0);
     974:	42 d5       	rcall	.+2692   	; 0x13fa <__divmodhi4>
     976:	0c c0       	rjmp	.+24     	; 0x990 <motor_control+0x13e>
     978:	80 e0       	ldi	r24, 0x00	; 0
		u = -(u*255)/100;
     97a:	2e df       	rcall	.-420    	; 0x7d8 <motor_setDirection>
     97c:	21 e0       	ldi	r18, 0x01	; 1
     97e:	28 9d       	mul	r18, r8
     980:	c0 01       	movw	r24, r0
     982:	29 9d       	mul	r18, r9
     984:	90 0d       	add	r25, r0
     986:	98 19       	sub	r25, r8
     988:	11 24       	eor	r1, r1
     98a:	64 e6       	ldi	r22, 0x64	; 100
     98c:	70 e0       	ldi	r23, 0x00	; 0
     98e:	35 d5       	rcall	.+2666   	; 0x13fa <__divmodhi4>
		
	}
	int offset = 25;
	u = u+offset;
     990:	cb 01       	movw	r24, r22

	if (u>255) {
     992:	49 96       	adiw	r24, 0x19	; 25
     994:	8f 3f       	cpi	r24, 0xFF	; 255
     996:	91 05       	cpc	r25, r1
     998:	b1 f0       	breq	.+44     	; 0x9c6 <motor_control+0x174>
		u = 255;
		summed_error -= error; // anti-windup (Regtek for life)
     99a:	ac f0       	brlt	.+42     	; 0x9c6 <motor_control+0x174>
     99c:	a7 01       	movw	r20, r14
     99e:	96 01       	movw	r18, r12
     9a0:	60 91 72 03 	lds	r22, 0x0372	; 0x800372 <summed_error>
     9a4:	70 91 73 03 	lds	r23, 0x0373	; 0x800373 <summed_error+0x1>
     9a8:	80 91 74 03 	lds	r24, 0x0374	; 0x800374 <summed_error+0x2>
     9ac:	90 91 75 03 	lds	r25, 0x0375	; 0x800375 <summed_error+0x3>
     9b0:	78 d2       	rcall	.+1264   	; 0xea2 <__subsf3>
     9b2:	60 93 72 03 	sts	0x0372, r22	; 0x800372 <summed_error>
     9b6:	70 93 73 03 	sts	0x0373, r23	; 0x800373 <summed_error+0x1>
     9ba:	80 93 74 03 	sts	0x0374, r24	; 0x800374 <summed_error+0x2>
     9be:	90 93 75 03 	sts	0x0375, r25	; 0x800375 <summed_error+0x3>
	}
	int offset = 25;
	u = u+offset;

	if (u>255) {
		u = 255;
     9c2:	8f ef       	ldi	r24, 0xFF	; 255
		summed_error -= error; // anti-windup (Regtek for life)
	}
	
	//printf("Reference position: %i\n\r", reference_position);
	//printf("u: %i\n\r", u);
	motor_setSpeed((uint8_t) u);
     9c4:	90 e0       	ldi	r25, 0x00	; 0
     9c6:	16 df       	rcall	.-468    	; 0x7f4 <motor_setSpeed>
	
	

}
     9c8:	0f 90       	pop	r0
     9ca:	0f 90       	pop	r0
     9cc:	0f 90       	pop	r0
     9ce:	0f 90       	pop	r0
     9d0:	df 91       	pop	r29
     9d2:	cf 91       	pop	r28
     9d4:	ff 90       	pop	r15
     9d6:	ef 90       	pop	r14
     9d8:	df 90       	pop	r13
     9da:	cf 90       	pop	r12
     9dc:	bf 90       	pop	r11
     9de:	af 90       	pop	r10
     9e0:	9f 90       	pop	r9
     9e2:	8f 90       	pop	r8
     9e4:	7f 90       	pop	r7
     9e6:	6f 90       	pop	r6
     9e8:	5f 90       	pop	r5
     9ea:	4f 90       	pop	r4
     9ec:	08 95       	ret

000009ee <pwm_init>:
#define PWM_PRESCALER				8
#define ICR_PERIOD					(F_CPU*PERIOD_MS)/PWM_PRESCALER/1000

void pwm_init() {
	//set output pin
	DDRB |= (1 << PB5);
     9ee:	25 9a       	sbi	0x04, 5	; 4
	
	//Reset prescaler, then set to 8.
	TCCR1B &= PRESC_OFF;
     9f0:	e1 e8       	ldi	r30, 0x81	; 129
     9f2:	f0 e0       	ldi	r31, 0x00	; 0
     9f4:	80 81       	ld	r24, Z
     9f6:	88 7f       	andi	r24, 0xF8	; 248
     9f8:	80 83       	st	Z, r24
	TCCR1B |= PRESC_8;
     9fa:	80 81       	ld	r24, Z
     9fc:	82 60       	ori	r24, 0x02	; 2
     9fe:	80 83       	st	Z, r24

	//set ocr0 register as something
	
	//Timer incremented until counter value matches value in OCR1A
	TCCR1A |= (1 << WGM11 & ~(1 <<WGM10));
     a00:	a0 e8       	ldi	r26, 0x80	; 128
     a02:	b0 e0       	ldi	r27, 0x00	; 0
     a04:	8c 91       	ld	r24, X
     a06:	82 60       	ori	r24, 0x02	; 2
     a08:	8c 93       	st	X, r24
	TCCR1B |= (1 << WGM13 | 1 << WGM12);
     a0a:	80 81       	ld	r24, Z
     a0c:	88 61       	ori	r24, 0x18	; 24
     a0e:	80 83       	st	Z, r24
	
	//Set compare output mode on channel A
	TCCR1A |= (1 << COM1A1 & ~(COM1A0));
     a10:	8c 91       	ld	r24, X
     a12:	80 68       	ori	r24, 0x80	; 128
     a14:	8c 93       	st	X, r24
	
	
	
	//set period to 20ms
	ICR1 = ICR_PERIOD;
     a16:	80 e4       	ldi	r24, 0x40	; 64
     a18:	9c e9       	ldi	r25, 0x9C	; 156
     a1a:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
     a1e:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
	

	
	//Set initial pulsewidth
	OCR1A = ICR_PERIOD/(20)*(2.1+0.9)/2;
     a22:	88 eb       	ldi	r24, 0xB8	; 184
     a24:	9b e0       	ldi	r25, 0x0B	; 11
     a26:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     a2a:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
     a2e:	08 95       	ret

00000a30 <pwm_setPulseWidth>:
}

void pwm_setPulseWidth(float width_ms) {
     a30:	cf 92       	push	r12
     a32:	df 92       	push	r13
     a34:	ef 92       	push	r14
     a36:	ff 92       	push	r15
     a38:	6b 01       	movw	r12, r22
     a3a:	7c 01       	movw	r14, r24
	
	
	if (width_ms >= 0.9 && width_ms <=2.1) {
     a3c:	26 e6       	ldi	r18, 0x66	; 102
     a3e:	36 e6       	ldi	r19, 0x66	; 102
     a40:	46 e6       	ldi	r20, 0x66	; 102
     a42:	5f e3       	ldi	r21, 0x3F	; 63
     a44:	69 d4       	rcall	.+2258   	; 0x1318 <__gesf2>
     a46:	88 23       	and	r24, r24
     a48:	d4 f0       	brlt	.+52     	; 0xa7e <pwm_setPulseWidth+0x4e>
     a4a:	26 e6       	ldi	r18, 0x66	; 102
     a4c:	36 e6       	ldi	r19, 0x66	; 102
     a4e:	46 e0       	ldi	r20, 0x06	; 6
     a50:	50 e4       	ldi	r21, 0x40	; 64
     a52:	c7 01       	movw	r24, r14
     a54:	b6 01       	movw	r22, r12
     a56:	ec d2       	rcall	.+1496   	; 0x1030 <__cmpsf2>
     a58:	18 16       	cp	r1, r24
     a5a:	8c f0       	brlt	.+34     	; 0xa7e <pwm_setPulseWidth+0x4e>
		
		
		float dutyCycle = width_ms/PERIOD_MS;
		uint32_t pulse = dutyCycle*(ICR_PERIOD);
		
		OCR1A = pulse;
     a5c:	20 e0       	ldi	r18, 0x00	; 0
     a5e:	30 e0       	ldi	r19, 0x00	; 0
     a60:	40 ea       	ldi	r20, 0xA0	; 160
     a62:	51 e4       	ldi	r21, 0x41	; 65
     a64:	c7 01       	movw	r24, r14
     a66:	b6 01       	movw	r22, r12
     a68:	e7 d2       	rcall	.+1486   	; 0x1038 <__divsf3>
     a6a:	20 e0       	ldi	r18, 0x00	; 0
     a6c:	30 e4       	ldi	r19, 0x40	; 64
     a6e:	4c e1       	ldi	r20, 0x1C	; 28
     a70:	57 e4       	ldi	r21, 0x47	; 71
     a72:	5d d4       	rcall	.+2234   	; 0x132e <__mulsf3>
     a74:	4e d3       	rcall	.+1692   	; 0x1112 <__fixunssfsi>
     a76:	70 93 89 00 	sts	0x0089, r23	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     a7a:	60 93 88 00 	sts	0x0088, r22	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
		
	}
	
	
     a7e:	ff 90       	pop	r15
     a80:	ef 90       	pop	r14
     a82:	df 90       	pop	r13
     a84:	cf 90       	pop	r12
     a86:	08 95       	ret

00000a88 <setupInit>:
#include "ADC.h"
#include "sleep.h"
#include "TWI_Master.h"
#include "solenoid.h"
void setupInit(void){
	cli();
     a88:	f8 94       	cli
	USART_init(MYUBRR);
     a8a:	87 e6       	ldi	r24, 0x67	; 103
     a8c:	90 e0       	ldi	r25, 0x00	; 0
     a8e:	ee d1       	rcall	.+988    	; 0xe6c <USART_init>
	printf("finished uart setup2)");
     a90:	8e ee       	ldi	r24, 0xEE	; 238
     a92:	92 e0       	ldi	r25, 0x02	; 2
     a94:	9f 93       	push	r25
     a96:	8f 93       	push	r24
	CAN_controller_init();
     a98:	76 d5       	rcall	.+2796   	; 0x1586 <printf>
     a9a:	41 dd       	rcall	.-1406   	; 0x51e <CAN_controller_init>
	printf("finished can setup");
     a9c:	84 e0       	ldi	r24, 0x04	; 4
     a9e:	93 e0       	ldi	r25, 0x03	; 3
     aa0:	9f 93       	push	r25
     aa2:	8f 93       	push	r24
	pwm_init();
     aa4:	70 d5       	rcall	.+2784   	; 0x1586 <printf>
	printf("finished pwm");
     aa6:	a3 df       	rcall	.-186    	; 0x9ee <pwm_init>
     aa8:	87 e1       	ldi	r24, 0x17	; 23
     aaa:	93 e0       	ldi	r25, 0x03	; 3
     aac:	9f 93       	push	r25
     aae:	8f 93       	push	r24
	ADC_init();
     ab0:	6a d5       	rcall	.+2772   	; 0x1586 <printf>
	printf("Finished setup");
     ab2:	77 dd       	rcall	.-1298   	; 0x5a2 <ADC_init>
     ab4:	84 e2       	ldi	r24, 0x24	; 36
     ab6:	93 e0       	ldi	r25, 0x03	; 3
	timer_init();
     ab8:	9f 93       	push	r25
     aba:	8f 93       	push	r24
	sleep_init();
     abc:	64 d5       	rcall	.+2760   	; 0x1586 <printf>
     abe:	ca d0       	rcall	.+404    	; 0xc54 <timer_init>
	TWI_Master_Initialise();
     ac0:	0e d0       	rcall	.+28     	; 0xade <sleep_init>
     ac2:	12 d1       	rcall	.+548    	; 0xce8 <TWI_Master_Initialise>
	motor_init();
     ac4:	aa de       	rcall	.-684    	; 0x81a <motor_init>
     ac6:	82 dd       	rcall	.-1276   	; 0x5cc <encoder_init>
	encoder_init();
     ac8:	80 d0       	rcall	.+256    	; 0xbca <solenoid_init>
     aca:	78 94       	sei
	solenoid_init();
     acc:	8d b7       	in	r24, 0x3d	; 61
     ace:	9e b7       	in	r25, 0x3e	; 62
	sei();
     ad0:	08 96       	adiw	r24, 0x08	; 8
     ad2:	0f b6       	in	r0, 0x3f	; 63
     ad4:	f8 94       	cli
     ad6:	9e bf       	out	0x3e, r25	; 62
     ad8:	0f be       	out	0x3f, r0	; 63
     ada:	8d bf       	out	0x3d, r24	; 61
     adc:	08 95       	ret

00000ade <sleep_init>:
#include <avr/interrupt.h>

void sleep_init() {
	
	//Choose sleep mode
	set_sleep_mode(SLEEP_MODE_IDLE);
     ade:	83 b7       	in	r24, 0x33	; 51
     ae0:	81 7f       	andi	r24, 0xF1	; 241
     ae2:	83 bf       	out	0x33, r24	; 51
     ae4:	08 95       	ret

00000ae6 <sleep_now>:
}

void sleep_now() {
	
	//disable analog reading
	ACSR |= (1 << ACD | 1 << ACIE);
     ae6:	80 b7       	in	r24, 0x30	; 48
     ae8:	88 68       	ori	r24, 0x88	; 136
     aea:	80 bf       	out	0x30, r24	; 48
	
	ADCSRA &= ~(1 << ADEN);
     aec:	ea e7       	ldi	r30, 0x7A	; 122
     aee:	f0 e0       	ldi	r31, 0x00	; 0
     af0:	80 81       	ld	r24, Z
     af2:	8f 77       	andi	r24, 0x7F	; 127
     af4:	80 83       	st	Z, r24

	// Put the device to sleep:
	sleep_mode();
     af6:	83 b7       	in	r24, 0x33	; 51
     af8:	81 60       	ori	r24, 0x01	; 1
     afa:	83 bf       	out	0x33, r24	; 51
     afc:	88 95       	sleep
     afe:	83 b7       	in	r24, 0x33	; 51
     b00:	8e 7f       	andi	r24, 0xFE	; 254
     b02:	83 bf       	out	0x33, r24	; 51
	
	ADCSRA |= (1 << ADEN);
     b04:	80 81       	ld	r24, Z
     b06:	80 68       	ori	r24, 0x80	; 128
     b08:	80 83       	st	Z, r24
     b0a:	08 95       	ret

00000b0c <slider_readPositionOverCAN>:
 *
 * Created: 01.11.2019 10:48:07
 *  Author: sanderfu
 */ 
#include "slider.h"
void slider_readPositionOverCAN(CAN_message_t mess) {
     b0c:	8f 92       	push	r8
     b0e:	9f 92       	push	r9
     b10:	af 92       	push	r10
     b12:	bf 92       	push	r11
     b14:	ef 92       	push	r14
     b16:	ff 92       	push	r15
     b18:	0f 93       	push	r16
     b1a:	1f 93       	push	r17
     b1c:	cf 93       	push	r28
     b1e:	df 93       	push	r29
     b20:	cd b7       	in	r28, 0x3d	; 61
     b22:	de b7       	in	r29, 0x3e	; 62
     b24:	2b 97       	sbiw	r28, 0x0b	; 11
     b26:	0f b6       	in	r0, 0x3f	; 63
     b28:	f8 94       	cli
     b2a:	de bf       	out	0x3e, r29	; 62
     b2c:	0f be       	out	0x3f, r0	; 63
     b2e:	cd bf       	out	0x3d, r28	; 61
     b30:	e9 82       	std	Y+1, r14	; 0x01
     b32:	fa 82       	std	Y+2, r15	; 0x02
     b34:	0b 83       	std	Y+3, r16	; 0x03
     b36:	1c 83       	std	Y+4, r17	; 0x04
     b38:	2d 83       	std	Y+5, r18	; 0x05
     b3a:	3e 83       	std	Y+6, r19	; 0x06
     b3c:	4f 83       	std	Y+7, r20	; 0x07
     b3e:	58 87       	std	Y+8, r21	; 0x08
     b40:	69 87       	std	Y+9, r22	; 0x09
     b42:	7a 87       	std	Y+10, r23	; 0x0a
     b44:	8b 87       	std	Y+11, r24	; 0x0b
	
	if (mess.ID == 0x02) {
     b46:	89 85       	ldd	r24, Y+9	; 0x09
     b48:	9a 85       	ldd	r25, Y+10	; 0x0a
     b4a:	02 97       	sbiw	r24, 0x02	; 2
     b4c:	69 f5       	brne	.+90     	; 0xba8 <slider_readPositionOverCAN+0x9c>
		int32_t dataLeft = mess.data[0];
     b4e:	29 81       	ldd	r18, Y+1	; 0x01
		int32_t dataRight = mess.data[1];
     b50:	fa 80       	ldd	r15, Y+2	; 0x02

		slider_pos.left_pos = (dataLeft*200)/255-100;
     b52:	30 e0       	ldi	r19, 0x00	; 0
     b54:	a8 ec       	ldi	r26, 0xC8	; 200
     b56:	b0 e0       	ldi	r27, 0x00	; 0
     b58:	87 d4       	rcall	.+2318   	; 0x1468 <__umulhisi3>
     b5a:	81 2c       	mov	r8, r1
     b5c:	91 2c       	mov	r9, r1
     b5e:	54 01       	movw	r10, r8
     b60:	8a 94       	dec	r8
     b62:	a5 01       	movw	r20, r10
     b64:	94 01       	movw	r18, r8
     b66:	5c d4       	rcall	.+2232   	; 0x1420 <__divmodsi4>
     b68:	da 01       	movw	r26, r20
     b6a:	c9 01       	movw	r24, r18
     b6c:	84 56       	subi	r24, 0x64	; 100
     b6e:	91 09       	sbc	r25, r1
     b70:	a1 09       	sbc	r26, r1
     b72:	b1 09       	sbc	r27, r1
     b74:	0f e5       	ldi	r16, 0x5F	; 95
     b76:	13 e0       	ldi	r17, 0x03	; 3
     b78:	f8 01       	movw	r30, r16
     b7a:	80 83       	st	Z, r24
     b7c:	91 83       	std	Z+1, r25	; 0x01
     b7e:	a2 83       	std	Z+2, r26	; 0x02
     b80:	b3 83       	std	Z+3, r27	; 0x03
		slider_pos.right_pos = (dataRight*200)/255-100;
     b82:	2f 2d       	mov	r18, r15
     b84:	30 e0       	ldi	r19, 0x00	; 0
     b86:	a8 ec       	ldi	r26, 0xC8	; 200
     b88:	b0 e0       	ldi	r27, 0x00	; 0
     b8a:	6e d4       	rcall	.+2268   	; 0x1468 <__umulhisi3>
     b8c:	a5 01       	movw	r20, r10
     b8e:	94 01       	movw	r18, r8
     b90:	47 d4       	rcall	.+2190   	; 0x1420 <__divmodsi4>
     b92:	da 01       	movw	r26, r20
     b94:	c9 01       	movw	r24, r18
     b96:	84 56       	subi	r24, 0x64	; 100
     b98:	91 09       	sbc	r25, r1
     b9a:	a1 09       	sbc	r26, r1
     b9c:	b1 09       	sbc	r27, r1
     b9e:	f8 01       	movw	r30, r16
     ba0:	84 83       	std	Z+4, r24	; 0x04
     ba2:	95 83       	std	Z+5, r25	; 0x05
     ba4:	a6 83       	std	Z+6, r26	; 0x06
     ba6:	b7 83       	std	Z+7, r27	; 0x07
	}
}
     ba8:	2b 96       	adiw	r28, 0x0b	; 11
     baa:	0f b6       	in	r0, 0x3f	; 63
     bac:	f8 94       	cli
     bae:	de bf       	out	0x3e, r29	; 62
     bb0:	0f be       	out	0x3f, r0	; 63
     bb2:	cd bf       	out	0x3d, r28	; 61
     bb4:	df 91       	pop	r29
     bb6:	cf 91       	pop	r28
     bb8:	1f 91       	pop	r17
     bba:	0f 91       	pop	r16
     bbc:	ff 90       	pop	r15
     bbe:	ef 90       	pop	r14
     bc0:	bf 90       	pop	r11
     bc2:	af 90       	pop	r10
     bc4:	9f 90       	pop	r9
     bc6:	8f 90       	pop	r8
     bc8:	08 95       	ret

00000bca <solenoid_init>:

#include <util/delay.h>
#include <avr/io.h>
#include "solenoid.h"
void solenoid_init() {
	DDRE  |= (1 << PE5);
     bca:	6d 9a       	sbi	0x0d, 5	; 13
	PORTE |= (1 << PE5);
     bcc:	75 9a       	sbi	0x0e, 5	; 14

	shooting = 0;
     bce:	10 92 5e 03 	sts	0x035E, r1	; 0x80035e <shooting>
     bd2:	08 95       	ret

00000bd4 <solenoid_setPulse>:
}
void solenoid_setPulse() {
	shooting = 1;
     bd4:	81 e0       	ldi	r24, 0x01	; 1
     bd6:	80 93 5e 03 	sts	0x035E, r24	; 0x80035e <shooting>
	PORTE &= ~(1 << PE5);
     bda:	75 98       	cbi	0x0e, 5	; 14
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bdc:	2f e7       	ldi	r18, 0x7F	; 127
     bde:	89 ea       	ldi	r24, 0xA9	; 169
     be0:	93 e0       	ldi	r25, 0x03	; 3
     be2:	21 50       	subi	r18, 0x01	; 1
     be4:	80 40       	sbci	r24, 0x00	; 0
     be6:	90 40       	sbci	r25, 0x00	; 0
     be8:	e1 f7       	brne	.-8      	; 0xbe2 <solenoid_setPulse+0xe>
     bea:	00 c0       	rjmp	.+0      	; 0xbec <solenoid_setPulse+0x18>
     bec:	00 00       	nop
	_delay_ms(75);
	PORTE |= (1 << PE5);
     bee:	75 9a       	sbi	0x0e, 5	; 14
     bf0:	08 95       	ret

00000bf2 <SPI_masterInit>:
	SPI_setChipSelect(PB7, 1);
}

void SPI_slaveInit(void) {
	DDRB = (1 << PB3);
	SPCR = (1 << SPE);
     bf2:	84 b1       	in	r24, 0x04	; 4
     bf4:	87 60       	ori	r24, 0x07	; 7
     bf6:	84 b9       	out	0x04, r24	; 4
     bf8:	27 9a       	sbi	0x04, 7	; 4
     bfa:	8c b5       	in	r24, 0x2c	; 44
     bfc:	81 65       	ori	r24, 0x51	; 81
     bfe:	8c bd       	out	0x2c, r24	; 44
     c00:	2f 9a       	sbi	0x05, 7	; 5
     c02:	08 95       	ret

00000c04 <SPI_masterWrite>:
	
}
void SPI_masterWrite(char cData)
{
	SPDR = cData;
     c04:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
     c06:	0d b4       	in	r0, 0x2d	; 45
     c08:	07 fe       	sbrs	r0, 7
     c0a:	fd cf       	rjmp	.-6      	; 0xc06 <SPI_masterWrite+0x2>

}
     c0c:	08 95       	ret

00000c0e <SPI_masterRead>:

uint8_t SPI_masterRead() {
	SPDR = 0;
     c0e:	1e bc       	out	0x2e, r1	; 46
	while (!(SPSR & (1<<SPIF)));
     c10:	0d b4       	in	r0, 0x2d	; 45
     c12:	07 fe       	sbrs	r0, 7
     c14:	fd cf       	rjmp	.-6      	; 0xc10 <SPI_masterRead+0x2>
	return SPDR;
     c16:	8e b5       	in	r24, 0x2e	; 46
}
     c18:	08 95       	ret

00000c1a <SPI_setChipSelect>:

void SPI_setChipSelect(uint8_t pin, uint8_t setHigh ) {
	if (setHigh) {
     c1a:	66 23       	and	r22, r22
     c1c:	69 f0       	breq	.+26     	; 0xc38 <SPI_setChipSelect+0x1e>
		PORTB |= (1 << pin); //chip select high
     c1e:	45 b1       	in	r20, 0x05	; 5
     c20:	21 e0       	ldi	r18, 0x01	; 1
     c22:	30 e0       	ldi	r19, 0x00	; 0
     c24:	b9 01       	movw	r22, r18
     c26:	02 c0       	rjmp	.+4      	; 0xc2c <SPI_setChipSelect+0x12>
     c28:	66 0f       	add	r22, r22
     c2a:	77 1f       	adc	r23, r23
     c2c:	8a 95       	dec	r24
     c2e:	e2 f7       	brpl	.-8      	; 0xc28 <SPI_setChipSelect+0xe>
     c30:	cb 01       	movw	r24, r22
     c32:	84 2b       	or	r24, r20
     c34:	85 b9       	out	0x05, r24	; 5
     c36:	08 95       	ret
	}
	else {
		PORTB &= ~(1 << pin); //chip select low
     c38:	45 b1       	in	r20, 0x05	; 5
     c3a:	21 e0       	ldi	r18, 0x01	; 1
     c3c:	30 e0       	ldi	r19, 0x00	; 0
     c3e:	b9 01       	movw	r22, r18
     c40:	02 c0       	rjmp	.+4      	; 0xc46 <SPI_setChipSelect+0x2c>
     c42:	66 0f       	add	r22, r22
     c44:	77 1f       	adc	r23, r23
     c46:	8a 95       	dec	r24
     c48:	e2 f7       	brpl	.-8      	; 0xc42 <SPI_setChipSelect+0x28>
     c4a:	cb 01       	movw	r24, r22
     c4c:	80 95       	com	r24
     c4e:	84 23       	and	r24, r20
     c50:	85 b9       	out	0x05, r24	; 5
     c52:	08 95       	ret

00000c54 <timer_init>:
	OCR3AL = val;
	
	*/
	//Enable "compare output match" interrupt
	
	TIMSK3 |= (1 << OCIE3B);
     c54:	e1 e7       	ldi	r30, 0x71	; 113
     c56:	f0 e0       	ldi	r31, 0x00	; 0
     c58:	80 81       	ld	r24, Z
     c5a:	84 60       	ori	r24, 0x04	; 4
     c5c:	80 83       	st	Z, r24

	
	//This register contains counter value
	TCNT3 = 0x00;
     c5e:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
     c62:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
	
	//set up compare output mode & clock select (prescaling)
	TCCR3A = (1 << COM3B0 | 1 << COM3B1);
     c66:	80 e3       	ldi	r24, 0x30	; 48
     c68:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
	TCCR3B = (1 << CS12 | 1 << CS00);
     c6c:	85 e0       	ldi	r24, 0x05	; 5
     c6e:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	
	//Output compare register containing value compared to counter
	OCR3B = TIMER3_RESET;
     c72:	8d e0       	ldi	r24, 0x0D	; 13
     c74:	93 e0       	ldi	r25, 0x03	; 3
     c76:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x70009b>
     c7a:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x70009a>
     c7e:	08 95       	ret

00000c80 <touchButton_readButtonsOverCAN>:
 * Created: 06.11.2019 15:45:44
 *  Author: torsteoe
 */ 
#include "touchButton.h"
#include "solenoid.h"
void touchButton_readButtonsOverCAN(CAN_message_t mess) {
     c80:	ef 92       	push	r14
     c82:	ff 92       	push	r15
     c84:	0f 93       	push	r16
     c86:	1f 93       	push	r17
     c88:	cf 93       	push	r28
     c8a:	df 93       	push	r29
     c8c:	cd b7       	in	r28, 0x3d	; 61
     c8e:	de b7       	in	r29, 0x3e	; 62
     c90:	2b 97       	sbiw	r28, 0x0b	; 11
     c92:	0f b6       	in	r0, 0x3f	; 63
     c94:	f8 94       	cli
     c96:	de bf       	out	0x3e, r29	; 62
     c98:	0f be       	out	0x3f, r0	; 63
     c9a:	cd bf       	out	0x3d, r28	; 61
     c9c:	e9 82       	std	Y+1, r14	; 0x01
     c9e:	fa 82       	std	Y+2, r15	; 0x02
     ca0:	0b 83       	std	Y+3, r16	; 0x03
     ca2:	1c 83       	std	Y+4, r17	; 0x04
     ca4:	2d 83       	std	Y+5, r18	; 0x05
     ca6:	3e 83       	std	Y+6, r19	; 0x06
     ca8:	4f 83       	std	Y+7, r20	; 0x07
     caa:	58 87       	std	Y+8, r21	; 0x08
     cac:	69 87       	std	Y+9, r22	; 0x09
     cae:	7a 87       	std	Y+10, r23	; 0x0a
     cb0:	8b 87       	std	Y+11, r24	; 0x0b
	
	if (mess.ID == 0x03) {
     cb2:	89 85       	ldd	r24, Y+9	; 0x09
     cb4:	9a 85       	ldd	r25, Y+10	; 0x0a
     cb6:	03 97       	sbiw	r24, 0x03	; 3
     cb8:	51 f4       	brne	.+20     	; 0xcce <touchButton_readButtonsOverCAN+0x4e>
		
		buttons.left_button = mess.data[0];
     cba:	89 81       	ldd	r24, Y+1	; 0x01
     cbc:	ec e5       	ldi	r30, 0x5C	; 92
     cbe:	f3 e0       	ldi	r31, 0x03	; 3
     cc0:	80 83       	st	Z, r24
		buttons.right_button = mess.data[1];
     cc2:	9a 81       	ldd	r25, Y+2	; 0x02
     cc4:	91 83       	std	Z+1, r25	; 0x01
		if (buttons.left_button == 0) {
     cc6:	81 11       	cpse	r24, r1
     cc8:	02 c0       	rjmp	.+4      	; 0xcce <touchButton_readButtonsOverCAN+0x4e>
			shooting = 0;
     cca:	10 92 5e 03 	sts	0x035E, r1	; 0x80035e <shooting>
		}
	}
     cce:	2b 96       	adiw	r28, 0x0b	; 11
     cd0:	0f b6       	in	r0, 0x3f	; 63
     cd2:	f8 94       	cli
     cd4:	de bf       	out	0x3e, r29	; 62
     cd6:	0f be       	out	0x3f, r0	; 63
     cd8:	cd bf       	out	0x3d, r28	; 61
     cda:	df 91       	pop	r29
     cdc:	cf 91       	pop	r28
     cde:	1f 91       	pop	r17
     ce0:	0f 91       	pop	r16
     ce2:	ff 90       	pop	r15
     ce4:	ef 90       	pop	r14
     ce6:	08 95       	ret

00000ce8 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     ce8:	8c e0       	ldi	r24, 0x0C	; 12
     cea:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     cee:	8f ef       	ldi	r24, 0xFF	; 255
     cf0:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     cf4:	84 e0       	ldi	r24, 0x04	; 4
     cf6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     cfa:	08 95       	ret

00000cfc <TWI_Start_Transceiver_With_Data>:
     cfc:	dc 01       	movw	r26, r24
     cfe:	ec eb       	ldi	r30, 0xBC	; 188
     d00:	f0 e0       	ldi	r31, 0x00	; 0
     d02:	90 81       	ld	r25, Z
     d04:	90 fd       	sbrc	r25, 0
     d06:	fd cf       	rjmp	.-6      	; 0xd02 <TWI_Start_Transceiver_With_Data+0x6>
     d08:	60 93 4f 03 	sts	0x034F, r22	; 0x80034f <TWI_msgSize>
     d0c:	8c 91       	ld	r24, X
     d0e:	80 93 50 03 	sts	0x0350, r24	; 0x800350 <TWI_buf>
     d12:	80 fd       	sbrc	r24, 0
     d14:	0c c0       	rjmp	.+24     	; 0xd2e <TWI_Start_Transceiver_With_Data+0x32>
     d16:	62 30       	cpi	r22, 0x02	; 2
     d18:	50 f0       	brcs	.+20     	; 0xd2e <TWI_Start_Transceiver_With_Data+0x32>
     d1a:	fd 01       	movw	r30, r26
     d1c:	31 96       	adiw	r30, 0x01	; 1
     d1e:	a1 e5       	ldi	r26, 0x51	; 81
     d20:	b3 e0       	ldi	r27, 0x03	; 3
     d22:	81 e0       	ldi	r24, 0x01	; 1
     d24:	91 91       	ld	r25, Z+
     d26:	9d 93       	st	X+, r25
     d28:	8f 5f       	subi	r24, 0xFF	; 255
     d2a:	68 13       	cpse	r22, r24
     d2c:	fb cf       	rjmp	.-10     	; 0xd24 <TWI_Start_Transceiver_With_Data+0x28>
     d2e:	10 92 4e 03 	sts	0x034E, r1	; 0x80034e <TWI_statusReg>
     d32:	88 ef       	ldi	r24, 0xF8	; 248
     d34:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
     d38:	85 ea       	ldi	r24, 0xA5	; 165
     d3a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     d3e:	08 95       	ret

00000d40 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     d40:	1f 92       	push	r1
     d42:	0f 92       	push	r0
     d44:	0f b6       	in	r0, 0x3f	; 63
     d46:	0f 92       	push	r0
     d48:	11 24       	eor	r1, r1
     d4a:	0b b6       	in	r0, 0x3b	; 59
     d4c:	0f 92       	push	r0
     d4e:	2f 93       	push	r18
     d50:	3f 93       	push	r19
     d52:	8f 93       	push	r24
     d54:	9f 93       	push	r25
     d56:	af 93       	push	r26
     d58:	bf 93       	push	r27
     d5a:	ef 93       	push	r30
     d5c:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     d5e:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     d62:	8e 2f       	mov	r24, r30
     d64:	90 e0       	ldi	r25, 0x00	; 0
     d66:	fc 01       	movw	r30, r24
     d68:	38 97       	sbiw	r30, 0x08	; 8
     d6a:	e1 35       	cpi	r30, 0x51	; 81
     d6c:	f1 05       	cpc	r31, r1
     d6e:	08 f0       	brcs	.+2      	; 0xd72 <__vector_39+0x32>
     d70:	57 c0       	rjmp	.+174    	; 0xe20 <__vector_39+0xe0>
     d72:	88 27       	eor	r24, r24
     d74:	ee 58       	subi	r30, 0x8E	; 142
     d76:	ff 4f       	sbci	r31, 0xFF	; 255
     d78:	8f 4f       	sbci	r24, 0xFF	; 255
     d7a:	6e c3       	rjmp	.+1756   	; 0x1458 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     d7c:	10 92 4d 03 	sts	0x034D, r1	; 0x80034d <TWI_bufPtr.1672>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     d80:	e0 91 4d 03 	lds	r30, 0x034D	; 0x80034d <TWI_bufPtr.1672>
     d84:	80 91 4f 03 	lds	r24, 0x034F	; 0x80034f <TWI_msgSize>
     d88:	e8 17       	cp	r30, r24
     d8a:	70 f4       	brcc	.+28     	; 0xda8 <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     d8c:	81 e0       	ldi	r24, 0x01	; 1
     d8e:	8e 0f       	add	r24, r30
     d90:	80 93 4d 03 	sts	0x034D, r24	; 0x80034d <TWI_bufPtr.1672>
     d94:	f0 e0       	ldi	r31, 0x00	; 0
     d96:	e0 5b       	subi	r30, 0xB0	; 176
     d98:	fc 4f       	sbci	r31, 0xFC	; 252
     d9a:	80 81       	ld	r24, Z
     d9c:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     da0:	85 e8       	ldi	r24, 0x85	; 133
     da2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     da6:	43 c0       	rjmp	.+134    	; 0xe2e <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     da8:	80 91 4e 03 	lds	r24, 0x034E	; 0x80034e <TWI_statusReg>
     dac:	81 60       	ori	r24, 0x01	; 1
     dae:	80 93 4e 03 	sts	0x034E, r24	; 0x80034e <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     db2:	84 e9       	ldi	r24, 0x94	; 148
     db4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     db8:	3a c0       	rjmp	.+116    	; 0xe2e <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     dba:	e0 91 4d 03 	lds	r30, 0x034D	; 0x80034d <TWI_bufPtr.1672>
     dbe:	81 e0       	ldi	r24, 0x01	; 1
     dc0:	8e 0f       	add	r24, r30
     dc2:	80 93 4d 03 	sts	0x034D, r24	; 0x80034d <TWI_bufPtr.1672>
     dc6:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     dca:	f0 e0       	ldi	r31, 0x00	; 0
     dcc:	e0 5b       	subi	r30, 0xB0	; 176
     dce:	fc 4f       	sbci	r31, 0xFC	; 252
     dd0:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     dd2:	20 91 4d 03 	lds	r18, 0x034D	; 0x80034d <TWI_bufPtr.1672>
     dd6:	30 e0       	ldi	r19, 0x00	; 0
     dd8:	80 91 4f 03 	lds	r24, 0x034F	; 0x80034f <TWI_msgSize>
     ddc:	90 e0       	ldi	r25, 0x00	; 0
     dde:	01 97       	sbiw	r24, 0x01	; 1
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	24 f4       	brge	.+8      	; 0xdee <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     de6:	85 ec       	ldi	r24, 0xC5	; 197
     de8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     dec:	20 c0       	rjmp	.+64     	; 0xe2e <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     dee:	85 e8       	ldi	r24, 0x85	; 133
     df0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     df4:	1c c0       	rjmp	.+56     	; 0xe2e <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     df6:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     dfa:	e0 91 4d 03 	lds	r30, 0x034D	; 0x80034d <TWI_bufPtr.1672>
     dfe:	f0 e0       	ldi	r31, 0x00	; 0
     e00:	e0 5b       	subi	r30, 0xB0	; 176
     e02:	fc 4f       	sbci	r31, 0xFC	; 252
     e04:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     e06:	80 91 4e 03 	lds	r24, 0x034E	; 0x80034e <TWI_statusReg>
     e0a:	81 60       	ori	r24, 0x01	; 1
     e0c:	80 93 4e 03 	sts	0x034E, r24	; 0x80034e <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e10:	84 e9       	ldi	r24, 0x94	; 148
     e12:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     e16:	0b c0       	rjmp	.+22     	; 0xe2e <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e18:	85 ea       	ldi	r24, 0xA5	; 165
     e1a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     e1e:	07 c0       	rjmp	.+14     	; 0xe2e <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     e20:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     e24:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     e28:	84 e0       	ldi	r24, 0x04	; 4
     e2a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     e2e:	ff 91       	pop	r31
     e30:	ef 91       	pop	r30
     e32:	bf 91       	pop	r27
     e34:	af 91       	pop	r26
     e36:	9f 91       	pop	r25
     e38:	8f 91       	pop	r24
     e3a:	3f 91       	pop	r19
     e3c:	2f 91       	pop	r18
     e3e:	0f 90       	pop	r0
     e40:	0b be       	out	0x3b, r0	; 59
     e42:	0f 90       	pop	r0
     e44:	0f be       	out	0x3f, r0	; 63
     e46:	0f 90       	pop	r0
     e48:	1f 90       	pop	r1
     e4a:	18 95       	reti

00000e4c <USART_transmitChar>:
	printf("uart setup finished\n\r");
}

void USART_transmitChar(unsigned char data) {
	/* wait for empty transmit buffer */
	while ( ! ( UCSR0A & (1<<UDRE0)))
     e4c:	e0 ec       	ldi	r30, 0xC0	; 192
     e4e:	f0 e0       	ldi	r31, 0x00	; 0
     e50:	90 81       	ld	r25, Z
     e52:	95 ff       	sbrs	r25, 5
     e54:	fd cf       	rjmp	.-6      	; 0xe50 <USART_transmitChar+0x4>
		;
		
	/* Put data in buffer, send data */
	UDR0 = data;
     e56:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     e5a:	08 95       	ret

00000e5c <USART_receiveChar>:
}

unsigned char USART_receiveChar( void ) {
	/* wait for data to be received*/
	while ( !(UCSR0A & (1<<RXC0) ) ) 
     e5c:	e0 ec       	ldi	r30, 0xC0	; 192
     e5e:	f0 e0       	ldi	r31, 0x00	; 0
     e60:	80 81       	ld	r24, Z
     e62:	88 23       	and	r24, r24
     e64:	ec f7       	brge	.-6      	; 0xe60 <USART_receiveChar+0x4>
		;
	
	return UDR0;
     e66:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     e6a:	08 95       	ret

00000e6c <USART_init>:

#include "uart.h"
FILE *uart ;
void USART_init(unsigned int ubrr) {
	
	UBRR0H = (unsigned char) (ubrr >> 8);
     e6c:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char) (ubrr);
     e70:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	
	/*Enable receiver and transmitter*/
	
	UCSR0B = (1<<RXEN0) | (1 <<TXEN0);
     e74:	88 e1       	ldi	r24, 0x18	; 24
     e76:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	
	/* SET FRAME FORMAT: 8data, 2 stop bit */
	
	
	UCSR0C = (1<<USBS0) | (3<<UCSZ00);
     e7a:	8e e0       	ldi	r24, 0x0E	; 14
     e7c:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
	
	uart = fdevopen(&USART_transmitChar, &USART_receiveChar);
     e80:	6e e2       	ldi	r22, 0x2E	; 46
     e82:	77 e0       	ldi	r23, 0x07	; 7
     e84:	86 e2       	ldi	r24, 0x26	; 38
     e86:	97 e0       	ldi	r25, 0x07	; 7
     e88:	34 d3       	rcall	.+1640   	; 0x14f2 <fdevopen>
     e8a:	90 93 7b 03 	sts	0x037B, r25	; 0x80037b <uart+0x1>
     e8e:	80 93 7a 03 	sts	0x037A, r24	; 0x80037a <uart>
	printf("uart setup finished\n\r");
     e92:	83 e3       	ldi	r24, 0x33	; 51
     e94:	93 e0       	ldi	r25, 0x03	; 3
     e96:	9f 93       	push	r25
     e98:	8f 93       	push	r24
     e9a:	75 d3       	rcall	.+1770   	; 0x1586 <printf>
}
     e9c:	0f 90       	pop	r0
     e9e:	0f 90       	pop	r0
     ea0:	08 95       	ret

00000ea2 <__subsf3>:
     ea2:	50 58       	subi	r21, 0x80	; 128

00000ea4 <__addsf3>:
     ea4:	bb 27       	eor	r27, r27
     ea6:	aa 27       	eor	r26, r26
     ea8:	0e d0       	rcall	.+28     	; 0xec6 <__addsf3x>
     eaa:	fc c1       	rjmp	.+1016   	; 0x12a4 <__fp_round>
     eac:	ed d1       	rcall	.+986    	; 0x1288 <__fp_pscA>
     eae:	30 f0       	brcs	.+12     	; 0xebc <__addsf3+0x18>
     eb0:	f2 d1       	rcall	.+996    	; 0x1296 <__fp_pscB>
     eb2:	20 f0       	brcs	.+8      	; 0xebc <__addsf3+0x18>
     eb4:	31 f4       	brne	.+12     	; 0xec2 <__addsf3+0x1e>
     eb6:	9f 3f       	cpi	r25, 0xFF	; 255
     eb8:	11 f4       	brne	.+4      	; 0xebe <__addsf3+0x1a>
     eba:	1e f4       	brtc	.+6      	; 0xec2 <__addsf3+0x1e>
     ebc:	bd c1       	rjmp	.+890    	; 0x1238 <__fp_nan>
     ebe:	0e f4       	brtc	.+2      	; 0xec2 <__addsf3+0x1e>
     ec0:	e0 95       	com	r30
     ec2:	e7 fb       	bst	r30, 7
     ec4:	b3 c1       	rjmp	.+870    	; 0x122c <__fp_inf>

00000ec6 <__addsf3x>:
     ec6:	e9 2f       	mov	r30, r25
     ec8:	fe d1       	rcall	.+1020   	; 0x12c6 <__fp_split3>
     eca:	80 f3       	brcs	.-32     	; 0xeac <__addsf3+0x8>
     ecc:	ba 17       	cp	r27, r26
     ece:	62 07       	cpc	r22, r18
     ed0:	73 07       	cpc	r23, r19
     ed2:	84 07       	cpc	r24, r20
     ed4:	95 07       	cpc	r25, r21
     ed6:	18 f0       	brcs	.+6      	; 0xede <__addsf3x+0x18>
     ed8:	71 f4       	brne	.+28     	; 0xef6 <__addsf3x+0x30>
     eda:	9e f5       	brtc	.+102    	; 0xf42 <__addsf3x+0x7c>
     edc:	16 c2       	rjmp	.+1068   	; 0x130a <__fp_zero>
     ede:	0e f4       	brtc	.+2      	; 0xee2 <__addsf3x+0x1c>
     ee0:	e0 95       	com	r30
     ee2:	0b 2e       	mov	r0, r27
     ee4:	ba 2f       	mov	r27, r26
     ee6:	a0 2d       	mov	r26, r0
     ee8:	0b 01       	movw	r0, r22
     eea:	b9 01       	movw	r22, r18
     eec:	90 01       	movw	r18, r0
     eee:	0c 01       	movw	r0, r24
     ef0:	ca 01       	movw	r24, r20
     ef2:	a0 01       	movw	r20, r0
     ef4:	11 24       	eor	r1, r1
     ef6:	ff 27       	eor	r31, r31
     ef8:	59 1b       	sub	r21, r25
     efa:	99 f0       	breq	.+38     	; 0xf22 <__addsf3x+0x5c>
     efc:	59 3f       	cpi	r21, 0xF9	; 249
     efe:	50 f4       	brcc	.+20     	; 0xf14 <__addsf3x+0x4e>
     f00:	50 3e       	cpi	r21, 0xE0	; 224
     f02:	68 f1       	brcs	.+90     	; 0xf5e <__addsf3x+0x98>
     f04:	1a 16       	cp	r1, r26
     f06:	f0 40       	sbci	r31, 0x00	; 0
     f08:	a2 2f       	mov	r26, r18
     f0a:	23 2f       	mov	r18, r19
     f0c:	34 2f       	mov	r19, r20
     f0e:	44 27       	eor	r20, r20
     f10:	58 5f       	subi	r21, 0xF8	; 248
     f12:	f3 cf       	rjmp	.-26     	; 0xefa <__addsf3x+0x34>
     f14:	46 95       	lsr	r20
     f16:	37 95       	ror	r19
     f18:	27 95       	ror	r18
     f1a:	a7 95       	ror	r26
     f1c:	f0 40       	sbci	r31, 0x00	; 0
     f1e:	53 95       	inc	r21
     f20:	c9 f7       	brne	.-14     	; 0xf14 <__addsf3x+0x4e>
     f22:	7e f4       	brtc	.+30     	; 0xf42 <__addsf3x+0x7c>
     f24:	1f 16       	cp	r1, r31
     f26:	ba 0b       	sbc	r27, r26
     f28:	62 0b       	sbc	r22, r18
     f2a:	73 0b       	sbc	r23, r19
     f2c:	84 0b       	sbc	r24, r20
     f2e:	ba f0       	brmi	.+46     	; 0xf5e <__addsf3x+0x98>
     f30:	91 50       	subi	r25, 0x01	; 1
     f32:	a1 f0       	breq	.+40     	; 0xf5c <__addsf3x+0x96>
     f34:	ff 0f       	add	r31, r31
     f36:	bb 1f       	adc	r27, r27
     f38:	66 1f       	adc	r22, r22
     f3a:	77 1f       	adc	r23, r23
     f3c:	88 1f       	adc	r24, r24
     f3e:	c2 f7       	brpl	.-16     	; 0xf30 <__addsf3x+0x6a>
     f40:	0e c0       	rjmp	.+28     	; 0xf5e <__addsf3x+0x98>
     f42:	ba 0f       	add	r27, r26
     f44:	62 1f       	adc	r22, r18
     f46:	73 1f       	adc	r23, r19
     f48:	84 1f       	adc	r24, r20
     f4a:	48 f4       	brcc	.+18     	; 0xf5e <__addsf3x+0x98>
     f4c:	87 95       	ror	r24
     f4e:	77 95       	ror	r23
     f50:	67 95       	ror	r22
     f52:	b7 95       	ror	r27
     f54:	f7 95       	ror	r31
     f56:	9e 3f       	cpi	r25, 0xFE	; 254
     f58:	08 f0       	brcs	.+2      	; 0xf5c <__addsf3x+0x96>
     f5a:	b3 cf       	rjmp	.-154    	; 0xec2 <__addsf3+0x1e>
     f5c:	93 95       	inc	r25
     f5e:	88 0f       	add	r24, r24
     f60:	08 f0       	brcs	.+2      	; 0xf64 <__addsf3x+0x9e>
     f62:	99 27       	eor	r25, r25
     f64:	ee 0f       	add	r30, r30
     f66:	97 95       	ror	r25
     f68:	87 95       	ror	r24
     f6a:	08 95       	ret
     f6c:	8d d1       	rcall	.+794    	; 0x1288 <__fp_pscA>
     f6e:	58 f0       	brcs	.+22     	; 0xf86 <__addsf3x+0xc0>
     f70:	80 e8       	ldi	r24, 0x80	; 128
     f72:	91 e0       	ldi	r25, 0x01	; 1
     f74:	09 f4       	brne	.+2      	; 0xf78 <__addsf3x+0xb2>
     f76:	9e ef       	ldi	r25, 0xFE	; 254
     f78:	8e d1       	rcall	.+796    	; 0x1296 <__fp_pscB>
     f7a:	28 f0       	brcs	.+10     	; 0xf86 <__addsf3x+0xc0>
     f7c:	40 e8       	ldi	r20, 0x80	; 128
     f7e:	51 e0       	ldi	r21, 0x01	; 1
     f80:	59 f4       	brne	.+22     	; 0xf98 <atan2+0xe>
     f82:	5e ef       	ldi	r21, 0xFE	; 254
     f84:	09 c0       	rjmp	.+18     	; 0xf98 <atan2+0xe>
     f86:	58 c1       	rjmp	.+688    	; 0x1238 <__fp_nan>
     f88:	c0 c1       	rjmp	.+896    	; 0x130a <__fp_zero>

00000f8a <atan2>:
     f8a:	e9 2f       	mov	r30, r25
     f8c:	e0 78       	andi	r30, 0x80	; 128
     f8e:	9b d1       	rcall	.+822    	; 0x12c6 <__fp_split3>
     f90:	68 f3       	brcs	.-38     	; 0xf6c <__addsf3x+0xa6>
     f92:	09 2e       	mov	r0, r25
     f94:	05 2a       	or	r0, r21
     f96:	c1 f3       	breq	.-16     	; 0xf88 <__addsf3x+0xc2>
     f98:	26 17       	cp	r18, r22
     f9a:	37 07       	cpc	r19, r23
     f9c:	48 07       	cpc	r20, r24
     f9e:	59 07       	cpc	r21, r25
     fa0:	38 f0       	brcs	.+14     	; 0xfb0 <atan2+0x26>
     fa2:	0e 2e       	mov	r0, r30
     fa4:	07 f8       	bld	r0, 7
     fa6:	e0 25       	eor	r30, r0
     fa8:	69 f0       	breq	.+26     	; 0xfc4 <atan2+0x3a>
     faa:	e0 25       	eor	r30, r0
     fac:	e0 64       	ori	r30, 0x40	; 64
     fae:	0a c0       	rjmp	.+20     	; 0xfc4 <atan2+0x3a>
     fb0:	ef 63       	ori	r30, 0x3F	; 63
     fb2:	07 f8       	bld	r0, 7
     fb4:	00 94       	com	r0
     fb6:	07 fa       	bst	r0, 7
     fb8:	db 01       	movw	r26, r22
     fba:	b9 01       	movw	r22, r18
     fbc:	9d 01       	movw	r18, r26
     fbe:	dc 01       	movw	r26, r24
     fc0:	ca 01       	movw	r24, r20
     fc2:	ad 01       	movw	r20, r26
     fc4:	ef 93       	push	r30
     fc6:	47 d0       	rcall	.+142    	; 0x1056 <__divsf3_pse>
     fc8:	6d d1       	rcall	.+730    	; 0x12a4 <__fp_round>
     fca:	0a d0       	rcall	.+20     	; 0xfe0 <atan>
     fcc:	5f 91       	pop	r21
     fce:	55 23       	and	r21, r21
     fd0:	31 f0       	breq	.+12     	; 0xfde <atan2+0x54>
     fd2:	2b ed       	ldi	r18, 0xDB	; 219
     fd4:	3f e0       	ldi	r19, 0x0F	; 15
     fd6:	49 e4       	ldi	r20, 0x49	; 73
     fd8:	50 fd       	sbrc	r21, 0
     fda:	49 ec       	ldi	r20, 0xC9	; 201
     fdc:	63 cf       	rjmp	.-314    	; 0xea4 <__addsf3>
     fde:	08 95       	ret

00000fe0 <atan>:
     fe0:	df 93       	push	r29
     fe2:	dd 27       	eor	r29, r29
     fe4:	b9 2f       	mov	r27, r25
     fe6:	bf 77       	andi	r27, 0x7F	; 127
     fe8:	40 e8       	ldi	r20, 0x80	; 128
     fea:	5f e3       	ldi	r21, 0x3F	; 63
     fec:	16 16       	cp	r1, r22
     fee:	17 06       	cpc	r1, r23
     ff0:	48 07       	cpc	r20, r24
     ff2:	5b 07       	cpc	r21, r27
     ff4:	10 f4       	brcc	.+4      	; 0xffa <atan+0x1a>
     ff6:	d9 2f       	mov	r29, r25
     ff8:	93 d1       	rcall	.+806    	; 0x1320 <inverse>
     ffa:	9f 93       	push	r25
     ffc:	8f 93       	push	r24
     ffe:	7f 93       	push	r23
    1000:	6f 93       	push	r22
    1002:	f8 d1       	rcall	.+1008   	; 0x13f4 <square>
    1004:	e6 e8       	ldi	r30, 0x86	; 134
    1006:	f1 e0       	ldi	r31, 0x01	; 1
    1008:	1a d1       	rcall	.+564    	; 0x123e <__fp_powser>
    100a:	4c d1       	rcall	.+664    	; 0x12a4 <__fp_round>
    100c:	2f 91       	pop	r18
    100e:	3f 91       	pop	r19
    1010:	4f 91       	pop	r20
    1012:	5f 91       	pop	r21
    1014:	98 d1       	rcall	.+816    	; 0x1346 <__mulsf3x>
    1016:	dd 23       	and	r29, r29
    1018:	49 f0       	breq	.+18     	; 0x102c <atan+0x4c>
    101a:	90 58       	subi	r25, 0x80	; 128
    101c:	a2 ea       	ldi	r26, 0xA2	; 162
    101e:	2a ed       	ldi	r18, 0xDA	; 218
    1020:	3f e0       	ldi	r19, 0x0F	; 15
    1022:	49 ec       	ldi	r20, 0xC9	; 201
    1024:	5f e3       	ldi	r21, 0x3F	; 63
    1026:	d0 78       	andi	r29, 0x80	; 128
    1028:	5d 27       	eor	r21, r29
    102a:	4d df       	rcall	.-358    	; 0xec6 <__addsf3x>
    102c:	df 91       	pop	r29
    102e:	3a c1       	rjmp	.+628    	; 0x12a4 <__fp_round>

00001030 <__cmpsf2>:
    1030:	d9 d0       	rcall	.+434    	; 0x11e4 <__fp_cmp>
    1032:	08 f4       	brcc	.+2      	; 0x1036 <__cmpsf2+0x6>
    1034:	81 e0       	ldi	r24, 0x01	; 1
    1036:	08 95       	ret

00001038 <__divsf3>:
    1038:	0c d0       	rcall	.+24     	; 0x1052 <__divsf3x>
    103a:	34 c1       	rjmp	.+616    	; 0x12a4 <__fp_round>
    103c:	2c d1       	rcall	.+600    	; 0x1296 <__fp_pscB>
    103e:	40 f0       	brcs	.+16     	; 0x1050 <__divsf3+0x18>
    1040:	23 d1       	rcall	.+582    	; 0x1288 <__fp_pscA>
    1042:	30 f0       	brcs	.+12     	; 0x1050 <__divsf3+0x18>
    1044:	21 f4       	brne	.+8      	; 0x104e <__divsf3+0x16>
    1046:	5f 3f       	cpi	r21, 0xFF	; 255
    1048:	19 f0       	breq	.+6      	; 0x1050 <__divsf3+0x18>
    104a:	f0 c0       	rjmp	.+480    	; 0x122c <__fp_inf>
    104c:	51 11       	cpse	r21, r1
    104e:	5e c1       	rjmp	.+700    	; 0x130c <__fp_szero>
    1050:	f3 c0       	rjmp	.+486    	; 0x1238 <__fp_nan>

00001052 <__divsf3x>:
    1052:	39 d1       	rcall	.+626    	; 0x12c6 <__fp_split3>
    1054:	98 f3       	brcs	.-26     	; 0x103c <__divsf3+0x4>

00001056 <__divsf3_pse>:
    1056:	99 23       	and	r25, r25
    1058:	c9 f3       	breq	.-14     	; 0x104c <__divsf3+0x14>
    105a:	55 23       	and	r21, r21
    105c:	b1 f3       	breq	.-20     	; 0x104a <__divsf3+0x12>
    105e:	95 1b       	sub	r25, r21
    1060:	55 0b       	sbc	r21, r21
    1062:	bb 27       	eor	r27, r27
    1064:	aa 27       	eor	r26, r26
    1066:	62 17       	cp	r22, r18
    1068:	73 07       	cpc	r23, r19
    106a:	84 07       	cpc	r24, r20
    106c:	38 f0       	brcs	.+14     	; 0x107c <__divsf3_pse+0x26>
    106e:	9f 5f       	subi	r25, 0xFF	; 255
    1070:	5f 4f       	sbci	r21, 0xFF	; 255
    1072:	22 0f       	add	r18, r18
    1074:	33 1f       	adc	r19, r19
    1076:	44 1f       	adc	r20, r20
    1078:	aa 1f       	adc	r26, r26
    107a:	a9 f3       	breq	.-22     	; 0x1066 <__divsf3_pse+0x10>
    107c:	33 d0       	rcall	.+102    	; 0x10e4 <__divsf3_pse+0x8e>
    107e:	0e 2e       	mov	r0, r30
    1080:	3a f0       	brmi	.+14     	; 0x1090 <__divsf3_pse+0x3a>
    1082:	e0 e8       	ldi	r30, 0x80	; 128
    1084:	30 d0       	rcall	.+96     	; 0x10e6 <__divsf3_pse+0x90>
    1086:	91 50       	subi	r25, 0x01	; 1
    1088:	50 40       	sbci	r21, 0x00	; 0
    108a:	e6 95       	lsr	r30
    108c:	00 1c       	adc	r0, r0
    108e:	ca f7       	brpl	.-14     	; 0x1082 <__divsf3_pse+0x2c>
    1090:	29 d0       	rcall	.+82     	; 0x10e4 <__divsf3_pse+0x8e>
    1092:	fe 2f       	mov	r31, r30
    1094:	27 d0       	rcall	.+78     	; 0x10e4 <__divsf3_pse+0x8e>
    1096:	66 0f       	add	r22, r22
    1098:	77 1f       	adc	r23, r23
    109a:	88 1f       	adc	r24, r24
    109c:	bb 1f       	adc	r27, r27
    109e:	26 17       	cp	r18, r22
    10a0:	37 07       	cpc	r19, r23
    10a2:	48 07       	cpc	r20, r24
    10a4:	ab 07       	cpc	r26, r27
    10a6:	b0 e8       	ldi	r27, 0x80	; 128
    10a8:	09 f0       	breq	.+2      	; 0x10ac <__divsf3_pse+0x56>
    10aa:	bb 0b       	sbc	r27, r27
    10ac:	80 2d       	mov	r24, r0
    10ae:	bf 01       	movw	r22, r30
    10b0:	ff 27       	eor	r31, r31
    10b2:	93 58       	subi	r25, 0x83	; 131
    10b4:	5f 4f       	sbci	r21, 0xFF	; 255
    10b6:	2a f0       	brmi	.+10     	; 0x10c2 <__divsf3_pse+0x6c>
    10b8:	9e 3f       	cpi	r25, 0xFE	; 254
    10ba:	51 05       	cpc	r21, r1
    10bc:	68 f0       	brcs	.+26     	; 0x10d8 <__divsf3_pse+0x82>
    10be:	b6 c0       	rjmp	.+364    	; 0x122c <__fp_inf>
    10c0:	25 c1       	rjmp	.+586    	; 0x130c <__fp_szero>
    10c2:	5f 3f       	cpi	r21, 0xFF	; 255
    10c4:	ec f3       	brlt	.-6      	; 0x10c0 <__divsf3_pse+0x6a>
    10c6:	98 3e       	cpi	r25, 0xE8	; 232
    10c8:	dc f3       	brlt	.-10     	; 0x10c0 <__divsf3_pse+0x6a>
    10ca:	86 95       	lsr	r24
    10cc:	77 95       	ror	r23
    10ce:	67 95       	ror	r22
    10d0:	b7 95       	ror	r27
    10d2:	f7 95       	ror	r31
    10d4:	9f 5f       	subi	r25, 0xFF	; 255
    10d6:	c9 f7       	brne	.-14     	; 0x10ca <__divsf3_pse+0x74>
    10d8:	88 0f       	add	r24, r24
    10da:	91 1d       	adc	r25, r1
    10dc:	96 95       	lsr	r25
    10de:	87 95       	ror	r24
    10e0:	97 f9       	bld	r25, 7
    10e2:	08 95       	ret
    10e4:	e1 e0       	ldi	r30, 0x01	; 1
    10e6:	66 0f       	add	r22, r22
    10e8:	77 1f       	adc	r23, r23
    10ea:	88 1f       	adc	r24, r24
    10ec:	bb 1f       	adc	r27, r27
    10ee:	62 17       	cp	r22, r18
    10f0:	73 07       	cpc	r23, r19
    10f2:	84 07       	cpc	r24, r20
    10f4:	ba 07       	cpc	r27, r26
    10f6:	20 f0       	brcs	.+8      	; 0x1100 <__divsf3_pse+0xaa>
    10f8:	62 1b       	sub	r22, r18
    10fa:	73 0b       	sbc	r23, r19
    10fc:	84 0b       	sbc	r24, r20
    10fe:	ba 0b       	sbc	r27, r26
    1100:	ee 1f       	adc	r30, r30
    1102:	88 f7       	brcc	.-30     	; 0x10e6 <__divsf3_pse+0x90>
    1104:	e0 95       	com	r30
    1106:	08 95       	ret

00001108 <__fixsfsi>:
    1108:	04 d0       	rcall	.+8      	; 0x1112 <__fixunssfsi>
    110a:	68 94       	set
    110c:	b1 11       	cpse	r27, r1
    110e:	fe c0       	rjmp	.+508    	; 0x130c <__fp_szero>
    1110:	08 95       	ret

00001112 <__fixunssfsi>:
    1112:	e1 d0       	rcall	.+450    	; 0x12d6 <__fp_splitA>
    1114:	88 f0       	brcs	.+34     	; 0x1138 <__fixunssfsi+0x26>
    1116:	9f 57       	subi	r25, 0x7F	; 127
    1118:	90 f0       	brcs	.+36     	; 0x113e <__fixunssfsi+0x2c>
    111a:	b9 2f       	mov	r27, r25
    111c:	99 27       	eor	r25, r25
    111e:	b7 51       	subi	r27, 0x17	; 23
    1120:	a0 f0       	brcs	.+40     	; 0x114a <__fixunssfsi+0x38>
    1122:	d1 f0       	breq	.+52     	; 0x1158 <__fixunssfsi+0x46>
    1124:	66 0f       	add	r22, r22
    1126:	77 1f       	adc	r23, r23
    1128:	88 1f       	adc	r24, r24
    112a:	99 1f       	adc	r25, r25
    112c:	1a f0       	brmi	.+6      	; 0x1134 <__fixunssfsi+0x22>
    112e:	ba 95       	dec	r27
    1130:	c9 f7       	brne	.-14     	; 0x1124 <__fixunssfsi+0x12>
    1132:	12 c0       	rjmp	.+36     	; 0x1158 <__fixunssfsi+0x46>
    1134:	b1 30       	cpi	r27, 0x01	; 1
    1136:	81 f0       	breq	.+32     	; 0x1158 <__fixunssfsi+0x46>
    1138:	e8 d0       	rcall	.+464    	; 0x130a <__fp_zero>
    113a:	b1 e0       	ldi	r27, 0x01	; 1
    113c:	08 95       	ret
    113e:	e5 c0       	rjmp	.+458    	; 0x130a <__fp_zero>
    1140:	67 2f       	mov	r22, r23
    1142:	78 2f       	mov	r23, r24
    1144:	88 27       	eor	r24, r24
    1146:	b8 5f       	subi	r27, 0xF8	; 248
    1148:	39 f0       	breq	.+14     	; 0x1158 <__fixunssfsi+0x46>
    114a:	b9 3f       	cpi	r27, 0xF9	; 249
    114c:	cc f3       	brlt	.-14     	; 0x1140 <__fixunssfsi+0x2e>
    114e:	86 95       	lsr	r24
    1150:	77 95       	ror	r23
    1152:	67 95       	ror	r22
    1154:	b3 95       	inc	r27
    1156:	d9 f7       	brne	.-10     	; 0x114e <__fixunssfsi+0x3c>
    1158:	3e f4       	brtc	.+14     	; 0x1168 <__fixunssfsi+0x56>
    115a:	90 95       	com	r25
    115c:	80 95       	com	r24
    115e:	70 95       	com	r23
    1160:	61 95       	neg	r22
    1162:	7f 4f       	sbci	r23, 0xFF	; 255
    1164:	8f 4f       	sbci	r24, 0xFF	; 255
    1166:	9f 4f       	sbci	r25, 0xFF	; 255
    1168:	08 95       	ret

0000116a <__floatunsisf>:
    116a:	e8 94       	clt
    116c:	09 c0       	rjmp	.+18     	; 0x1180 <__floatsisf+0x12>

0000116e <__floatsisf>:
    116e:	97 fb       	bst	r25, 7
    1170:	3e f4       	brtc	.+14     	; 0x1180 <__floatsisf+0x12>
    1172:	90 95       	com	r25
    1174:	80 95       	com	r24
    1176:	70 95       	com	r23
    1178:	61 95       	neg	r22
    117a:	7f 4f       	sbci	r23, 0xFF	; 255
    117c:	8f 4f       	sbci	r24, 0xFF	; 255
    117e:	9f 4f       	sbci	r25, 0xFF	; 255
    1180:	99 23       	and	r25, r25
    1182:	a9 f0       	breq	.+42     	; 0x11ae <__floatsisf+0x40>
    1184:	f9 2f       	mov	r31, r25
    1186:	96 e9       	ldi	r25, 0x96	; 150
    1188:	bb 27       	eor	r27, r27
    118a:	93 95       	inc	r25
    118c:	f6 95       	lsr	r31
    118e:	87 95       	ror	r24
    1190:	77 95       	ror	r23
    1192:	67 95       	ror	r22
    1194:	b7 95       	ror	r27
    1196:	f1 11       	cpse	r31, r1
    1198:	f8 cf       	rjmp	.-16     	; 0x118a <__floatsisf+0x1c>
    119a:	fa f4       	brpl	.+62     	; 0x11da <__floatsisf+0x6c>
    119c:	bb 0f       	add	r27, r27
    119e:	11 f4       	brne	.+4      	; 0x11a4 <__floatsisf+0x36>
    11a0:	60 ff       	sbrs	r22, 0
    11a2:	1b c0       	rjmp	.+54     	; 0x11da <__floatsisf+0x6c>
    11a4:	6f 5f       	subi	r22, 0xFF	; 255
    11a6:	7f 4f       	sbci	r23, 0xFF	; 255
    11a8:	8f 4f       	sbci	r24, 0xFF	; 255
    11aa:	9f 4f       	sbci	r25, 0xFF	; 255
    11ac:	16 c0       	rjmp	.+44     	; 0x11da <__floatsisf+0x6c>
    11ae:	88 23       	and	r24, r24
    11b0:	11 f0       	breq	.+4      	; 0x11b6 <__floatsisf+0x48>
    11b2:	96 e9       	ldi	r25, 0x96	; 150
    11b4:	11 c0       	rjmp	.+34     	; 0x11d8 <__floatsisf+0x6a>
    11b6:	77 23       	and	r23, r23
    11b8:	21 f0       	breq	.+8      	; 0x11c2 <__floatsisf+0x54>
    11ba:	9e e8       	ldi	r25, 0x8E	; 142
    11bc:	87 2f       	mov	r24, r23
    11be:	76 2f       	mov	r23, r22
    11c0:	05 c0       	rjmp	.+10     	; 0x11cc <__floatsisf+0x5e>
    11c2:	66 23       	and	r22, r22
    11c4:	71 f0       	breq	.+28     	; 0x11e2 <__floatsisf+0x74>
    11c6:	96 e8       	ldi	r25, 0x86	; 134
    11c8:	86 2f       	mov	r24, r22
    11ca:	70 e0       	ldi	r23, 0x00	; 0
    11cc:	60 e0       	ldi	r22, 0x00	; 0
    11ce:	2a f0       	brmi	.+10     	; 0x11da <__floatsisf+0x6c>
    11d0:	9a 95       	dec	r25
    11d2:	66 0f       	add	r22, r22
    11d4:	77 1f       	adc	r23, r23
    11d6:	88 1f       	adc	r24, r24
    11d8:	da f7       	brpl	.-10     	; 0x11d0 <__floatsisf+0x62>
    11da:	88 0f       	add	r24, r24
    11dc:	96 95       	lsr	r25
    11de:	87 95       	ror	r24
    11e0:	97 f9       	bld	r25, 7
    11e2:	08 95       	ret

000011e4 <__fp_cmp>:
    11e4:	99 0f       	add	r25, r25
    11e6:	00 08       	sbc	r0, r0
    11e8:	55 0f       	add	r21, r21
    11ea:	aa 0b       	sbc	r26, r26
    11ec:	e0 e8       	ldi	r30, 0x80	; 128
    11ee:	fe ef       	ldi	r31, 0xFE	; 254
    11f0:	16 16       	cp	r1, r22
    11f2:	17 06       	cpc	r1, r23
    11f4:	e8 07       	cpc	r30, r24
    11f6:	f9 07       	cpc	r31, r25
    11f8:	c0 f0       	brcs	.+48     	; 0x122a <__fp_cmp+0x46>
    11fa:	12 16       	cp	r1, r18
    11fc:	13 06       	cpc	r1, r19
    11fe:	e4 07       	cpc	r30, r20
    1200:	f5 07       	cpc	r31, r21
    1202:	98 f0       	brcs	.+38     	; 0x122a <__fp_cmp+0x46>
    1204:	62 1b       	sub	r22, r18
    1206:	73 0b       	sbc	r23, r19
    1208:	84 0b       	sbc	r24, r20
    120a:	95 0b       	sbc	r25, r21
    120c:	39 f4       	brne	.+14     	; 0x121c <__fp_cmp+0x38>
    120e:	0a 26       	eor	r0, r26
    1210:	61 f0       	breq	.+24     	; 0x122a <__fp_cmp+0x46>
    1212:	23 2b       	or	r18, r19
    1214:	24 2b       	or	r18, r20
    1216:	25 2b       	or	r18, r21
    1218:	21 f4       	brne	.+8      	; 0x1222 <__fp_cmp+0x3e>
    121a:	08 95       	ret
    121c:	0a 26       	eor	r0, r26
    121e:	09 f4       	brne	.+2      	; 0x1222 <__fp_cmp+0x3e>
    1220:	a1 40       	sbci	r26, 0x01	; 1
    1222:	a6 95       	lsr	r26
    1224:	8f ef       	ldi	r24, 0xFF	; 255
    1226:	81 1d       	adc	r24, r1
    1228:	81 1d       	adc	r24, r1
    122a:	08 95       	ret

0000122c <__fp_inf>:
    122c:	97 f9       	bld	r25, 7
    122e:	9f 67       	ori	r25, 0x7F	; 127
    1230:	80 e8       	ldi	r24, 0x80	; 128
    1232:	70 e0       	ldi	r23, 0x00	; 0
    1234:	60 e0       	ldi	r22, 0x00	; 0
    1236:	08 95       	ret

00001238 <__fp_nan>:
    1238:	9f ef       	ldi	r25, 0xFF	; 255
    123a:	80 ec       	ldi	r24, 0xC0	; 192
    123c:	08 95       	ret

0000123e <__fp_powser>:
    123e:	df 93       	push	r29
    1240:	cf 93       	push	r28
    1242:	1f 93       	push	r17
    1244:	0f 93       	push	r16
    1246:	ff 92       	push	r15
    1248:	ef 92       	push	r14
    124a:	df 92       	push	r13
    124c:	7b 01       	movw	r14, r22
    124e:	8c 01       	movw	r16, r24
    1250:	68 94       	set
    1252:	05 c0       	rjmp	.+10     	; 0x125e <__fp_powser+0x20>
    1254:	da 2e       	mov	r13, r26
    1256:	ef 01       	movw	r28, r30
    1258:	76 d0       	rcall	.+236    	; 0x1346 <__mulsf3x>
    125a:	fe 01       	movw	r30, r28
    125c:	e8 94       	clt
    125e:	a5 91       	lpm	r26, Z+
    1260:	25 91       	lpm	r18, Z+
    1262:	35 91       	lpm	r19, Z+
    1264:	45 91       	lpm	r20, Z+
    1266:	55 91       	lpm	r21, Z+
    1268:	ae f3       	brts	.-22     	; 0x1254 <__fp_powser+0x16>
    126a:	ef 01       	movw	r28, r30
    126c:	2c de       	rcall	.-936    	; 0xec6 <__addsf3x>
    126e:	fe 01       	movw	r30, r28
    1270:	97 01       	movw	r18, r14
    1272:	a8 01       	movw	r20, r16
    1274:	da 94       	dec	r13
    1276:	79 f7       	brne	.-34     	; 0x1256 <__fp_powser+0x18>
    1278:	df 90       	pop	r13
    127a:	ef 90       	pop	r14
    127c:	ff 90       	pop	r15
    127e:	0f 91       	pop	r16
    1280:	1f 91       	pop	r17
    1282:	cf 91       	pop	r28
    1284:	df 91       	pop	r29
    1286:	08 95       	ret

00001288 <__fp_pscA>:
    1288:	00 24       	eor	r0, r0
    128a:	0a 94       	dec	r0
    128c:	16 16       	cp	r1, r22
    128e:	17 06       	cpc	r1, r23
    1290:	18 06       	cpc	r1, r24
    1292:	09 06       	cpc	r0, r25
    1294:	08 95       	ret

00001296 <__fp_pscB>:
    1296:	00 24       	eor	r0, r0
    1298:	0a 94       	dec	r0
    129a:	12 16       	cp	r1, r18
    129c:	13 06       	cpc	r1, r19
    129e:	14 06       	cpc	r1, r20
    12a0:	05 06       	cpc	r0, r21
    12a2:	08 95       	ret

000012a4 <__fp_round>:
    12a4:	09 2e       	mov	r0, r25
    12a6:	03 94       	inc	r0
    12a8:	00 0c       	add	r0, r0
    12aa:	11 f4       	brne	.+4      	; 0x12b0 <__fp_round+0xc>
    12ac:	88 23       	and	r24, r24
    12ae:	52 f0       	brmi	.+20     	; 0x12c4 <__fp_round+0x20>
    12b0:	bb 0f       	add	r27, r27
    12b2:	40 f4       	brcc	.+16     	; 0x12c4 <__fp_round+0x20>
    12b4:	bf 2b       	or	r27, r31
    12b6:	11 f4       	brne	.+4      	; 0x12bc <__fp_round+0x18>
    12b8:	60 ff       	sbrs	r22, 0
    12ba:	04 c0       	rjmp	.+8      	; 0x12c4 <__fp_round+0x20>
    12bc:	6f 5f       	subi	r22, 0xFF	; 255
    12be:	7f 4f       	sbci	r23, 0xFF	; 255
    12c0:	8f 4f       	sbci	r24, 0xFF	; 255
    12c2:	9f 4f       	sbci	r25, 0xFF	; 255
    12c4:	08 95       	ret

000012c6 <__fp_split3>:
    12c6:	57 fd       	sbrc	r21, 7
    12c8:	90 58       	subi	r25, 0x80	; 128
    12ca:	44 0f       	add	r20, r20
    12cc:	55 1f       	adc	r21, r21
    12ce:	59 f0       	breq	.+22     	; 0x12e6 <__fp_splitA+0x10>
    12d0:	5f 3f       	cpi	r21, 0xFF	; 255
    12d2:	71 f0       	breq	.+28     	; 0x12f0 <__fp_splitA+0x1a>
    12d4:	47 95       	ror	r20

000012d6 <__fp_splitA>:
    12d6:	88 0f       	add	r24, r24
    12d8:	97 fb       	bst	r25, 7
    12da:	99 1f       	adc	r25, r25
    12dc:	61 f0       	breq	.+24     	; 0x12f6 <__fp_splitA+0x20>
    12de:	9f 3f       	cpi	r25, 0xFF	; 255
    12e0:	79 f0       	breq	.+30     	; 0x1300 <__fp_splitA+0x2a>
    12e2:	87 95       	ror	r24
    12e4:	08 95       	ret
    12e6:	12 16       	cp	r1, r18
    12e8:	13 06       	cpc	r1, r19
    12ea:	14 06       	cpc	r1, r20
    12ec:	55 1f       	adc	r21, r21
    12ee:	f2 cf       	rjmp	.-28     	; 0x12d4 <__fp_split3+0xe>
    12f0:	46 95       	lsr	r20
    12f2:	f1 df       	rcall	.-30     	; 0x12d6 <__fp_splitA>
    12f4:	08 c0       	rjmp	.+16     	; 0x1306 <__fp_splitA+0x30>
    12f6:	16 16       	cp	r1, r22
    12f8:	17 06       	cpc	r1, r23
    12fa:	18 06       	cpc	r1, r24
    12fc:	99 1f       	adc	r25, r25
    12fe:	f1 cf       	rjmp	.-30     	; 0x12e2 <__fp_splitA+0xc>
    1300:	86 95       	lsr	r24
    1302:	71 05       	cpc	r23, r1
    1304:	61 05       	cpc	r22, r1
    1306:	08 94       	sec
    1308:	08 95       	ret

0000130a <__fp_zero>:
    130a:	e8 94       	clt

0000130c <__fp_szero>:
    130c:	bb 27       	eor	r27, r27
    130e:	66 27       	eor	r22, r22
    1310:	77 27       	eor	r23, r23
    1312:	cb 01       	movw	r24, r22
    1314:	97 f9       	bld	r25, 7
    1316:	08 95       	ret

00001318 <__gesf2>:
    1318:	65 df       	rcall	.-310    	; 0x11e4 <__fp_cmp>
    131a:	08 f4       	brcc	.+2      	; 0x131e <__gesf2+0x6>
    131c:	8f ef       	ldi	r24, 0xFF	; 255
    131e:	08 95       	ret

00001320 <inverse>:
    1320:	9b 01       	movw	r18, r22
    1322:	ac 01       	movw	r20, r24
    1324:	60 e0       	ldi	r22, 0x00	; 0
    1326:	70 e0       	ldi	r23, 0x00	; 0
    1328:	80 e8       	ldi	r24, 0x80	; 128
    132a:	9f e3       	ldi	r25, 0x3F	; 63
    132c:	85 ce       	rjmp	.-758    	; 0x1038 <__divsf3>

0000132e <__mulsf3>:
    132e:	0b d0       	rcall	.+22     	; 0x1346 <__mulsf3x>
    1330:	b9 cf       	rjmp	.-142    	; 0x12a4 <__fp_round>
    1332:	aa df       	rcall	.-172    	; 0x1288 <__fp_pscA>
    1334:	28 f0       	brcs	.+10     	; 0x1340 <__mulsf3+0x12>
    1336:	af df       	rcall	.-162    	; 0x1296 <__fp_pscB>
    1338:	18 f0       	brcs	.+6      	; 0x1340 <__mulsf3+0x12>
    133a:	95 23       	and	r25, r21
    133c:	09 f0       	breq	.+2      	; 0x1340 <__mulsf3+0x12>
    133e:	76 cf       	rjmp	.-276    	; 0x122c <__fp_inf>
    1340:	7b cf       	rjmp	.-266    	; 0x1238 <__fp_nan>
    1342:	11 24       	eor	r1, r1
    1344:	e3 cf       	rjmp	.-58     	; 0x130c <__fp_szero>

00001346 <__mulsf3x>:
    1346:	bf df       	rcall	.-130    	; 0x12c6 <__fp_split3>
    1348:	a0 f3       	brcs	.-24     	; 0x1332 <__mulsf3+0x4>

0000134a <__mulsf3_pse>:
    134a:	95 9f       	mul	r25, r21
    134c:	d1 f3       	breq	.-12     	; 0x1342 <__mulsf3+0x14>
    134e:	95 0f       	add	r25, r21
    1350:	50 e0       	ldi	r21, 0x00	; 0
    1352:	55 1f       	adc	r21, r21
    1354:	62 9f       	mul	r22, r18
    1356:	f0 01       	movw	r30, r0
    1358:	72 9f       	mul	r23, r18
    135a:	bb 27       	eor	r27, r27
    135c:	f0 0d       	add	r31, r0
    135e:	b1 1d       	adc	r27, r1
    1360:	63 9f       	mul	r22, r19
    1362:	aa 27       	eor	r26, r26
    1364:	f0 0d       	add	r31, r0
    1366:	b1 1d       	adc	r27, r1
    1368:	aa 1f       	adc	r26, r26
    136a:	64 9f       	mul	r22, r20
    136c:	66 27       	eor	r22, r22
    136e:	b0 0d       	add	r27, r0
    1370:	a1 1d       	adc	r26, r1
    1372:	66 1f       	adc	r22, r22
    1374:	82 9f       	mul	r24, r18
    1376:	22 27       	eor	r18, r18
    1378:	b0 0d       	add	r27, r0
    137a:	a1 1d       	adc	r26, r1
    137c:	62 1f       	adc	r22, r18
    137e:	73 9f       	mul	r23, r19
    1380:	b0 0d       	add	r27, r0
    1382:	a1 1d       	adc	r26, r1
    1384:	62 1f       	adc	r22, r18
    1386:	83 9f       	mul	r24, r19
    1388:	a0 0d       	add	r26, r0
    138a:	61 1d       	adc	r22, r1
    138c:	22 1f       	adc	r18, r18
    138e:	74 9f       	mul	r23, r20
    1390:	33 27       	eor	r19, r19
    1392:	a0 0d       	add	r26, r0
    1394:	61 1d       	adc	r22, r1
    1396:	23 1f       	adc	r18, r19
    1398:	84 9f       	mul	r24, r20
    139a:	60 0d       	add	r22, r0
    139c:	21 1d       	adc	r18, r1
    139e:	82 2f       	mov	r24, r18
    13a0:	76 2f       	mov	r23, r22
    13a2:	6a 2f       	mov	r22, r26
    13a4:	11 24       	eor	r1, r1
    13a6:	9f 57       	subi	r25, 0x7F	; 127
    13a8:	50 40       	sbci	r21, 0x00	; 0
    13aa:	8a f0       	brmi	.+34     	; 0x13ce <__mulsf3_pse+0x84>
    13ac:	e1 f0       	breq	.+56     	; 0x13e6 <__mulsf3_pse+0x9c>
    13ae:	88 23       	and	r24, r24
    13b0:	4a f0       	brmi	.+18     	; 0x13c4 <__mulsf3_pse+0x7a>
    13b2:	ee 0f       	add	r30, r30
    13b4:	ff 1f       	adc	r31, r31
    13b6:	bb 1f       	adc	r27, r27
    13b8:	66 1f       	adc	r22, r22
    13ba:	77 1f       	adc	r23, r23
    13bc:	88 1f       	adc	r24, r24
    13be:	91 50       	subi	r25, 0x01	; 1
    13c0:	50 40       	sbci	r21, 0x00	; 0
    13c2:	a9 f7       	brne	.-22     	; 0x13ae <__mulsf3_pse+0x64>
    13c4:	9e 3f       	cpi	r25, 0xFE	; 254
    13c6:	51 05       	cpc	r21, r1
    13c8:	70 f0       	brcs	.+28     	; 0x13e6 <__mulsf3_pse+0x9c>
    13ca:	30 cf       	rjmp	.-416    	; 0x122c <__fp_inf>
    13cc:	9f cf       	rjmp	.-194    	; 0x130c <__fp_szero>
    13ce:	5f 3f       	cpi	r21, 0xFF	; 255
    13d0:	ec f3       	brlt	.-6      	; 0x13cc <__mulsf3_pse+0x82>
    13d2:	98 3e       	cpi	r25, 0xE8	; 232
    13d4:	dc f3       	brlt	.-10     	; 0x13cc <__mulsf3_pse+0x82>
    13d6:	86 95       	lsr	r24
    13d8:	77 95       	ror	r23
    13da:	67 95       	ror	r22
    13dc:	b7 95       	ror	r27
    13de:	f7 95       	ror	r31
    13e0:	e7 95       	ror	r30
    13e2:	9f 5f       	subi	r25, 0xFF	; 255
    13e4:	c1 f7       	brne	.-16     	; 0x13d6 <__mulsf3_pse+0x8c>
    13e6:	fe 2b       	or	r31, r30
    13e8:	88 0f       	add	r24, r24
    13ea:	91 1d       	adc	r25, r1
    13ec:	96 95       	lsr	r25
    13ee:	87 95       	ror	r24
    13f0:	97 f9       	bld	r25, 7
    13f2:	08 95       	ret

000013f4 <square>:
    13f4:	9b 01       	movw	r18, r22
    13f6:	ac 01       	movw	r20, r24
    13f8:	9a cf       	rjmp	.-204    	; 0x132e <__mulsf3>

000013fa <__divmodhi4>:
    13fa:	97 fb       	bst	r25, 7
    13fc:	07 2e       	mov	r0, r23
    13fe:	16 f4       	brtc	.+4      	; 0x1404 <__divmodhi4+0xa>
    1400:	00 94       	com	r0
    1402:	06 d0       	rcall	.+12     	; 0x1410 <__divmodhi4_neg1>
    1404:	77 fd       	sbrc	r23, 7
    1406:	08 d0       	rcall	.+16     	; 0x1418 <__divmodhi4_neg2>
    1408:	3e d0       	rcall	.+124    	; 0x1486 <__udivmodhi4>
    140a:	07 fc       	sbrc	r0, 7
    140c:	05 d0       	rcall	.+10     	; 0x1418 <__divmodhi4_neg2>
    140e:	3e f4       	brtc	.+14     	; 0x141e <__divmodhi4_exit>

00001410 <__divmodhi4_neg1>:
    1410:	90 95       	com	r25
    1412:	81 95       	neg	r24
    1414:	9f 4f       	sbci	r25, 0xFF	; 255
    1416:	08 95       	ret

00001418 <__divmodhi4_neg2>:
    1418:	70 95       	com	r23
    141a:	61 95       	neg	r22
    141c:	7f 4f       	sbci	r23, 0xFF	; 255

0000141e <__divmodhi4_exit>:
    141e:	08 95       	ret

00001420 <__divmodsi4>:
    1420:	05 2e       	mov	r0, r21
    1422:	97 fb       	bst	r25, 7
    1424:	16 f4       	brtc	.+4      	; 0x142a <__divmodsi4+0xa>
    1426:	00 94       	com	r0
    1428:	0f d0       	rcall	.+30     	; 0x1448 <__negsi2>
    142a:	57 fd       	sbrc	r21, 7
    142c:	05 d0       	rcall	.+10     	; 0x1438 <__divmodsi4_neg2>
    142e:	3f d0       	rcall	.+126    	; 0x14ae <__udivmodsi4>
    1430:	07 fc       	sbrc	r0, 7
    1432:	02 d0       	rcall	.+4      	; 0x1438 <__divmodsi4_neg2>
    1434:	46 f4       	brtc	.+16     	; 0x1446 <__divmodsi4_exit>
    1436:	08 c0       	rjmp	.+16     	; 0x1448 <__negsi2>

00001438 <__divmodsi4_neg2>:
    1438:	50 95       	com	r21
    143a:	40 95       	com	r20
    143c:	30 95       	com	r19
    143e:	21 95       	neg	r18
    1440:	3f 4f       	sbci	r19, 0xFF	; 255
    1442:	4f 4f       	sbci	r20, 0xFF	; 255
    1444:	5f 4f       	sbci	r21, 0xFF	; 255

00001446 <__divmodsi4_exit>:
    1446:	08 95       	ret

00001448 <__negsi2>:
    1448:	90 95       	com	r25
    144a:	80 95       	com	r24
    144c:	70 95       	com	r23
    144e:	61 95       	neg	r22
    1450:	7f 4f       	sbci	r23, 0xFF	; 255
    1452:	8f 4f       	sbci	r24, 0xFF	; 255
    1454:	9f 4f       	sbci	r25, 0xFF	; 255
    1456:	08 95       	ret

00001458 <__tablejump2__>:
    1458:	ee 0f       	add	r30, r30
    145a:	ff 1f       	adc	r31, r31
    145c:	88 1f       	adc	r24, r24
    145e:	8b bf       	out	0x3b, r24	; 59
    1460:	07 90       	elpm	r0, Z+
    1462:	f6 91       	elpm	r31, Z
    1464:	e0 2d       	mov	r30, r0
    1466:	19 94       	eijmp

00001468 <__umulhisi3>:
    1468:	a2 9f       	mul	r26, r18
    146a:	b0 01       	movw	r22, r0
    146c:	b3 9f       	mul	r27, r19
    146e:	c0 01       	movw	r24, r0
    1470:	a3 9f       	mul	r26, r19
    1472:	70 0d       	add	r23, r0
    1474:	81 1d       	adc	r24, r1
    1476:	11 24       	eor	r1, r1
    1478:	91 1d       	adc	r25, r1
    147a:	b2 9f       	mul	r27, r18
    147c:	70 0d       	add	r23, r0
    147e:	81 1d       	adc	r24, r1
    1480:	11 24       	eor	r1, r1
    1482:	91 1d       	adc	r25, r1
    1484:	08 95       	ret

00001486 <__udivmodhi4>:
    1486:	aa 1b       	sub	r26, r26
    1488:	bb 1b       	sub	r27, r27
    148a:	51 e1       	ldi	r21, 0x11	; 17
    148c:	07 c0       	rjmp	.+14     	; 0x149c <__udivmodhi4_ep>

0000148e <__udivmodhi4_loop>:
    148e:	aa 1f       	adc	r26, r26
    1490:	bb 1f       	adc	r27, r27
    1492:	a6 17       	cp	r26, r22
    1494:	b7 07       	cpc	r27, r23
    1496:	10 f0       	brcs	.+4      	; 0x149c <__udivmodhi4_ep>
    1498:	a6 1b       	sub	r26, r22
    149a:	b7 0b       	sbc	r27, r23

0000149c <__udivmodhi4_ep>:
    149c:	88 1f       	adc	r24, r24
    149e:	99 1f       	adc	r25, r25
    14a0:	5a 95       	dec	r21
    14a2:	a9 f7       	brne	.-22     	; 0x148e <__udivmodhi4_loop>
    14a4:	80 95       	com	r24
    14a6:	90 95       	com	r25
    14a8:	bc 01       	movw	r22, r24
    14aa:	cd 01       	movw	r24, r26
    14ac:	08 95       	ret

000014ae <__udivmodsi4>:
    14ae:	a1 e2       	ldi	r26, 0x21	; 33
    14b0:	1a 2e       	mov	r1, r26
    14b2:	aa 1b       	sub	r26, r26
    14b4:	bb 1b       	sub	r27, r27
    14b6:	fd 01       	movw	r30, r26
    14b8:	0d c0       	rjmp	.+26     	; 0x14d4 <__udivmodsi4_ep>

000014ba <__udivmodsi4_loop>:
    14ba:	aa 1f       	adc	r26, r26
    14bc:	bb 1f       	adc	r27, r27
    14be:	ee 1f       	adc	r30, r30
    14c0:	ff 1f       	adc	r31, r31
    14c2:	a2 17       	cp	r26, r18
    14c4:	b3 07       	cpc	r27, r19
    14c6:	e4 07       	cpc	r30, r20
    14c8:	f5 07       	cpc	r31, r21
    14ca:	20 f0       	brcs	.+8      	; 0x14d4 <__udivmodsi4_ep>
    14cc:	a2 1b       	sub	r26, r18
    14ce:	b3 0b       	sbc	r27, r19
    14d0:	e4 0b       	sbc	r30, r20
    14d2:	f5 0b       	sbc	r31, r21

000014d4 <__udivmodsi4_ep>:
    14d4:	66 1f       	adc	r22, r22
    14d6:	77 1f       	adc	r23, r23
    14d8:	88 1f       	adc	r24, r24
    14da:	99 1f       	adc	r25, r25
    14dc:	1a 94       	dec	r1
    14de:	69 f7       	brne	.-38     	; 0x14ba <__udivmodsi4_loop>
    14e0:	60 95       	com	r22
    14e2:	70 95       	com	r23
    14e4:	80 95       	com	r24
    14e6:	90 95       	com	r25
    14e8:	9b 01       	movw	r18, r22
    14ea:	ac 01       	movw	r20, r24
    14ec:	bd 01       	movw	r22, r26
    14ee:	cf 01       	movw	r24, r30
    14f0:	08 95       	ret

000014f2 <fdevopen>:
    14f2:	0f 93       	push	r16
    14f4:	1f 93       	push	r17
    14f6:	cf 93       	push	r28
    14f8:	df 93       	push	r29
    14fa:	00 97       	sbiw	r24, 0x00	; 0
    14fc:	31 f4       	brne	.+12     	; 0x150a <fdevopen+0x18>
    14fe:	61 15       	cp	r22, r1
    1500:	71 05       	cpc	r23, r1
    1502:	19 f4       	brne	.+6      	; 0x150a <fdevopen+0x18>
    1504:	80 e0       	ldi	r24, 0x00	; 0
    1506:	90 e0       	ldi	r25, 0x00	; 0
    1508:	39 c0       	rjmp	.+114    	; 0x157c <fdevopen+0x8a>
    150a:	8b 01       	movw	r16, r22
    150c:	ec 01       	movw	r28, r24
    150e:	6e e0       	ldi	r22, 0x0E	; 14
    1510:	70 e0       	ldi	r23, 0x00	; 0
    1512:	81 e0       	ldi	r24, 0x01	; 1
    1514:	90 e0       	ldi	r25, 0x00	; 0
    1516:	47 d2       	rcall	.+1166   	; 0x19a6 <calloc>
    1518:	fc 01       	movw	r30, r24
    151a:	89 2b       	or	r24, r25
    151c:	99 f3       	breq	.-26     	; 0x1504 <fdevopen+0x12>
    151e:	80 e8       	ldi	r24, 0x80	; 128
    1520:	83 83       	std	Z+3, r24	; 0x03
    1522:	01 15       	cp	r16, r1
    1524:	11 05       	cpc	r17, r1
    1526:	71 f0       	breq	.+28     	; 0x1544 <fdevopen+0x52>
    1528:	13 87       	std	Z+11, r17	; 0x0b
    152a:	02 87       	std	Z+10, r16	; 0x0a
    152c:	81 e8       	ldi	r24, 0x81	; 129
    152e:	83 83       	std	Z+3, r24	; 0x03
    1530:	80 91 7c 03 	lds	r24, 0x037C	; 0x80037c <__iob>
    1534:	90 91 7d 03 	lds	r25, 0x037D	; 0x80037d <__iob+0x1>
    1538:	89 2b       	or	r24, r25
    153a:	21 f4       	brne	.+8      	; 0x1544 <fdevopen+0x52>
    153c:	f0 93 7d 03 	sts	0x037D, r31	; 0x80037d <__iob+0x1>
    1540:	e0 93 7c 03 	sts	0x037C, r30	; 0x80037c <__iob>
    1544:	20 97       	sbiw	r28, 0x00	; 0
    1546:	c9 f0       	breq	.+50     	; 0x157a <fdevopen+0x88>
    1548:	d1 87       	std	Z+9, r29	; 0x09
    154a:	c0 87       	std	Z+8, r28	; 0x08
    154c:	83 81       	ldd	r24, Z+3	; 0x03
    154e:	82 60       	ori	r24, 0x02	; 2
    1550:	83 83       	std	Z+3, r24	; 0x03
    1552:	80 91 7e 03 	lds	r24, 0x037E	; 0x80037e <__iob+0x2>
    1556:	90 91 7f 03 	lds	r25, 0x037F	; 0x80037f <__iob+0x3>
    155a:	89 2b       	or	r24, r25
    155c:	71 f4       	brne	.+28     	; 0x157a <fdevopen+0x88>
    155e:	f0 93 7f 03 	sts	0x037F, r31	; 0x80037f <__iob+0x3>
    1562:	e0 93 7e 03 	sts	0x037E, r30	; 0x80037e <__iob+0x2>
    1566:	80 91 80 03 	lds	r24, 0x0380	; 0x800380 <__iob+0x4>
    156a:	90 91 81 03 	lds	r25, 0x0381	; 0x800381 <__iob+0x5>
    156e:	89 2b       	or	r24, r25
    1570:	21 f4       	brne	.+8      	; 0x157a <fdevopen+0x88>
    1572:	f0 93 81 03 	sts	0x0381, r31	; 0x800381 <__iob+0x5>
    1576:	e0 93 80 03 	sts	0x0380, r30	; 0x800380 <__iob+0x4>
    157a:	cf 01       	movw	r24, r30
    157c:	df 91       	pop	r29
    157e:	cf 91       	pop	r28
    1580:	1f 91       	pop	r17
    1582:	0f 91       	pop	r16
    1584:	08 95       	ret

00001586 <printf>:
    1586:	cf 93       	push	r28
    1588:	df 93       	push	r29
    158a:	cd b7       	in	r28, 0x3d	; 61
    158c:	de b7       	in	r29, 0x3e	; 62
    158e:	ae 01       	movw	r20, r28
    1590:	4a 5f       	subi	r20, 0xFA	; 250
    1592:	5f 4f       	sbci	r21, 0xFF	; 255
    1594:	fa 01       	movw	r30, r20
    1596:	61 91       	ld	r22, Z+
    1598:	71 91       	ld	r23, Z+
    159a:	af 01       	movw	r20, r30
    159c:	80 91 7e 03 	lds	r24, 0x037E	; 0x80037e <__iob+0x2>
    15a0:	90 91 7f 03 	lds	r25, 0x037F	; 0x80037f <__iob+0x3>
    15a4:	03 d0       	rcall	.+6      	; 0x15ac <vfprintf>
    15a6:	df 91       	pop	r29
    15a8:	cf 91       	pop	r28
    15aa:	08 95       	ret

000015ac <vfprintf>:
    15ac:	2f 92       	push	r2
    15ae:	3f 92       	push	r3
    15b0:	4f 92       	push	r4
    15b2:	5f 92       	push	r5
    15b4:	6f 92       	push	r6
    15b6:	7f 92       	push	r7
    15b8:	8f 92       	push	r8
    15ba:	9f 92       	push	r9
    15bc:	af 92       	push	r10
    15be:	bf 92       	push	r11
    15c0:	cf 92       	push	r12
    15c2:	df 92       	push	r13
    15c4:	ef 92       	push	r14
    15c6:	ff 92       	push	r15
    15c8:	0f 93       	push	r16
    15ca:	1f 93       	push	r17
    15cc:	cf 93       	push	r28
    15ce:	df 93       	push	r29
    15d0:	cd b7       	in	r28, 0x3d	; 61
    15d2:	de b7       	in	r29, 0x3e	; 62
    15d4:	2b 97       	sbiw	r28, 0x0b	; 11
    15d6:	0f b6       	in	r0, 0x3f	; 63
    15d8:	f8 94       	cli
    15da:	de bf       	out	0x3e, r29	; 62
    15dc:	0f be       	out	0x3f, r0	; 63
    15de:	cd bf       	out	0x3d, r28	; 61
    15e0:	6c 01       	movw	r12, r24
    15e2:	7b 01       	movw	r14, r22
    15e4:	8a 01       	movw	r16, r20
    15e6:	fc 01       	movw	r30, r24
    15e8:	17 82       	std	Z+7, r1	; 0x07
    15ea:	16 82       	std	Z+6, r1	; 0x06
    15ec:	83 81       	ldd	r24, Z+3	; 0x03
    15ee:	81 ff       	sbrs	r24, 1
    15f0:	bf c1       	rjmp	.+894    	; 0x1970 <vfprintf+0x3c4>
    15f2:	ce 01       	movw	r24, r28
    15f4:	01 96       	adiw	r24, 0x01	; 1
    15f6:	3c 01       	movw	r6, r24
    15f8:	f6 01       	movw	r30, r12
    15fa:	93 81       	ldd	r25, Z+3	; 0x03
    15fc:	f7 01       	movw	r30, r14
    15fe:	93 fd       	sbrc	r25, 3
    1600:	85 91       	lpm	r24, Z+
    1602:	93 ff       	sbrs	r25, 3
    1604:	81 91       	ld	r24, Z+
    1606:	7f 01       	movw	r14, r30
    1608:	88 23       	and	r24, r24
    160a:	09 f4       	brne	.+2      	; 0x160e <vfprintf+0x62>
    160c:	ad c1       	rjmp	.+858    	; 0x1968 <vfprintf+0x3bc>
    160e:	85 32       	cpi	r24, 0x25	; 37
    1610:	39 f4       	brne	.+14     	; 0x1620 <vfprintf+0x74>
    1612:	93 fd       	sbrc	r25, 3
    1614:	85 91       	lpm	r24, Z+
    1616:	93 ff       	sbrs	r25, 3
    1618:	81 91       	ld	r24, Z+
    161a:	7f 01       	movw	r14, r30
    161c:	85 32       	cpi	r24, 0x25	; 37
    161e:	21 f4       	brne	.+8      	; 0x1628 <vfprintf+0x7c>
    1620:	b6 01       	movw	r22, r12
    1622:	90 e0       	ldi	r25, 0x00	; 0
    1624:	18 d3       	rcall	.+1584   	; 0x1c56 <fputc>
    1626:	e8 cf       	rjmp	.-48     	; 0x15f8 <vfprintf+0x4c>
    1628:	91 2c       	mov	r9, r1
    162a:	21 2c       	mov	r2, r1
    162c:	31 2c       	mov	r3, r1
    162e:	ff e1       	ldi	r31, 0x1F	; 31
    1630:	f3 15       	cp	r31, r3
    1632:	d8 f0       	brcs	.+54     	; 0x166a <vfprintf+0xbe>
    1634:	8b 32       	cpi	r24, 0x2B	; 43
    1636:	79 f0       	breq	.+30     	; 0x1656 <vfprintf+0xaa>
    1638:	38 f4       	brcc	.+14     	; 0x1648 <vfprintf+0x9c>
    163a:	80 32       	cpi	r24, 0x20	; 32
    163c:	79 f0       	breq	.+30     	; 0x165c <vfprintf+0xb0>
    163e:	83 32       	cpi	r24, 0x23	; 35
    1640:	a1 f4       	brne	.+40     	; 0x166a <vfprintf+0xbe>
    1642:	23 2d       	mov	r18, r3
    1644:	20 61       	ori	r18, 0x10	; 16
    1646:	1d c0       	rjmp	.+58     	; 0x1682 <vfprintf+0xd6>
    1648:	8d 32       	cpi	r24, 0x2D	; 45
    164a:	61 f0       	breq	.+24     	; 0x1664 <vfprintf+0xb8>
    164c:	80 33       	cpi	r24, 0x30	; 48
    164e:	69 f4       	brne	.+26     	; 0x166a <vfprintf+0xbe>
    1650:	23 2d       	mov	r18, r3
    1652:	21 60       	ori	r18, 0x01	; 1
    1654:	16 c0       	rjmp	.+44     	; 0x1682 <vfprintf+0xd6>
    1656:	83 2d       	mov	r24, r3
    1658:	82 60       	ori	r24, 0x02	; 2
    165a:	38 2e       	mov	r3, r24
    165c:	e3 2d       	mov	r30, r3
    165e:	e4 60       	ori	r30, 0x04	; 4
    1660:	3e 2e       	mov	r3, r30
    1662:	2a c0       	rjmp	.+84     	; 0x16b8 <vfprintf+0x10c>
    1664:	f3 2d       	mov	r31, r3
    1666:	f8 60       	ori	r31, 0x08	; 8
    1668:	1d c0       	rjmp	.+58     	; 0x16a4 <vfprintf+0xf8>
    166a:	37 fc       	sbrc	r3, 7
    166c:	2d c0       	rjmp	.+90     	; 0x16c8 <vfprintf+0x11c>
    166e:	20 ed       	ldi	r18, 0xD0	; 208
    1670:	28 0f       	add	r18, r24
    1672:	2a 30       	cpi	r18, 0x0A	; 10
    1674:	40 f0       	brcs	.+16     	; 0x1686 <vfprintf+0xda>
    1676:	8e 32       	cpi	r24, 0x2E	; 46
    1678:	b9 f4       	brne	.+46     	; 0x16a8 <vfprintf+0xfc>
    167a:	36 fc       	sbrc	r3, 6
    167c:	75 c1       	rjmp	.+746    	; 0x1968 <vfprintf+0x3bc>
    167e:	23 2d       	mov	r18, r3
    1680:	20 64       	ori	r18, 0x40	; 64
    1682:	32 2e       	mov	r3, r18
    1684:	19 c0       	rjmp	.+50     	; 0x16b8 <vfprintf+0x10c>
    1686:	36 fe       	sbrs	r3, 6
    1688:	06 c0       	rjmp	.+12     	; 0x1696 <vfprintf+0xea>
    168a:	8a e0       	ldi	r24, 0x0A	; 10
    168c:	98 9e       	mul	r9, r24
    168e:	20 0d       	add	r18, r0
    1690:	11 24       	eor	r1, r1
    1692:	92 2e       	mov	r9, r18
    1694:	11 c0       	rjmp	.+34     	; 0x16b8 <vfprintf+0x10c>
    1696:	ea e0       	ldi	r30, 0x0A	; 10
    1698:	2e 9e       	mul	r2, r30
    169a:	20 0d       	add	r18, r0
    169c:	11 24       	eor	r1, r1
    169e:	22 2e       	mov	r2, r18
    16a0:	f3 2d       	mov	r31, r3
    16a2:	f0 62       	ori	r31, 0x20	; 32
    16a4:	3f 2e       	mov	r3, r31
    16a6:	08 c0       	rjmp	.+16     	; 0x16b8 <vfprintf+0x10c>
    16a8:	8c 36       	cpi	r24, 0x6C	; 108
    16aa:	21 f4       	brne	.+8      	; 0x16b4 <vfprintf+0x108>
    16ac:	83 2d       	mov	r24, r3
    16ae:	80 68       	ori	r24, 0x80	; 128
    16b0:	38 2e       	mov	r3, r24
    16b2:	02 c0       	rjmp	.+4      	; 0x16b8 <vfprintf+0x10c>
    16b4:	88 36       	cpi	r24, 0x68	; 104
    16b6:	41 f4       	brne	.+16     	; 0x16c8 <vfprintf+0x11c>
    16b8:	f7 01       	movw	r30, r14
    16ba:	93 fd       	sbrc	r25, 3
    16bc:	85 91       	lpm	r24, Z+
    16be:	93 ff       	sbrs	r25, 3
    16c0:	81 91       	ld	r24, Z+
    16c2:	7f 01       	movw	r14, r30
    16c4:	81 11       	cpse	r24, r1
    16c6:	b3 cf       	rjmp	.-154    	; 0x162e <vfprintf+0x82>
    16c8:	98 2f       	mov	r25, r24
    16ca:	9f 7d       	andi	r25, 0xDF	; 223
    16cc:	95 54       	subi	r25, 0x45	; 69
    16ce:	93 30       	cpi	r25, 0x03	; 3
    16d0:	28 f4       	brcc	.+10     	; 0x16dc <vfprintf+0x130>
    16d2:	0c 5f       	subi	r16, 0xFC	; 252
    16d4:	1f 4f       	sbci	r17, 0xFF	; 255
    16d6:	9f e3       	ldi	r25, 0x3F	; 63
    16d8:	99 83       	std	Y+1, r25	; 0x01
    16da:	0d c0       	rjmp	.+26     	; 0x16f6 <vfprintf+0x14a>
    16dc:	83 36       	cpi	r24, 0x63	; 99
    16de:	31 f0       	breq	.+12     	; 0x16ec <vfprintf+0x140>
    16e0:	83 37       	cpi	r24, 0x73	; 115
    16e2:	71 f0       	breq	.+28     	; 0x1700 <vfprintf+0x154>
    16e4:	83 35       	cpi	r24, 0x53	; 83
    16e6:	09 f0       	breq	.+2      	; 0x16ea <vfprintf+0x13e>
    16e8:	55 c0       	rjmp	.+170    	; 0x1794 <vfprintf+0x1e8>
    16ea:	20 c0       	rjmp	.+64     	; 0x172c <vfprintf+0x180>
    16ec:	f8 01       	movw	r30, r16
    16ee:	80 81       	ld	r24, Z
    16f0:	89 83       	std	Y+1, r24	; 0x01
    16f2:	0e 5f       	subi	r16, 0xFE	; 254
    16f4:	1f 4f       	sbci	r17, 0xFF	; 255
    16f6:	88 24       	eor	r8, r8
    16f8:	83 94       	inc	r8
    16fa:	91 2c       	mov	r9, r1
    16fc:	53 01       	movw	r10, r6
    16fe:	12 c0       	rjmp	.+36     	; 0x1724 <vfprintf+0x178>
    1700:	28 01       	movw	r4, r16
    1702:	f2 e0       	ldi	r31, 0x02	; 2
    1704:	4f 0e       	add	r4, r31
    1706:	51 1c       	adc	r5, r1
    1708:	f8 01       	movw	r30, r16
    170a:	a0 80       	ld	r10, Z
    170c:	b1 80       	ldd	r11, Z+1	; 0x01
    170e:	36 fe       	sbrs	r3, 6
    1710:	03 c0       	rjmp	.+6      	; 0x1718 <vfprintf+0x16c>
    1712:	69 2d       	mov	r22, r9
    1714:	70 e0       	ldi	r23, 0x00	; 0
    1716:	02 c0       	rjmp	.+4      	; 0x171c <vfprintf+0x170>
    1718:	6f ef       	ldi	r22, 0xFF	; 255
    171a:	7f ef       	ldi	r23, 0xFF	; 255
    171c:	c5 01       	movw	r24, r10
    171e:	90 d2       	rcall	.+1312   	; 0x1c40 <strnlen>
    1720:	4c 01       	movw	r8, r24
    1722:	82 01       	movw	r16, r4
    1724:	f3 2d       	mov	r31, r3
    1726:	ff 77       	andi	r31, 0x7F	; 127
    1728:	3f 2e       	mov	r3, r31
    172a:	15 c0       	rjmp	.+42     	; 0x1756 <vfprintf+0x1aa>
    172c:	28 01       	movw	r4, r16
    172e:	22 e0       	ldi	r18, 0x02	; 2
    1730:	42 0e       	add	r4, r18
    1732:	51 1c       	adc	r5, r1
    1734:	f8 01       	movw	r30, r16
    1736:	a0 80       	ld	r10, Z
    1738:	b1 80       	ldd	r11, Z+1	; 0x01
    173a:	36 fe       	sbrs	r3, 6
    173c:	03 c0       	rjmp	.+6      	; 0x1744 <vfprintf+0x198>
    173e:	69 2d       	mov	r22, r9
    1740:	70 e0       	ldi	r23, 0x00	; 0
    1742:	02 c0       	rjmp	.+4      	; 0x1748 <vfprintf+0x19c>
    1744:	6f ef       	ldi	r22, 0xFF	; 255
    1746:	7f ef       	ldi	r23, 0xFF	; 255
    1748:	c5 01       	movw	r24, r10
    174a:	68 d2       	rcall	.+1232   	; 0x1c1c <strnlen_P>
    174c:	4c 01       	movw	r8, r24
    174e:	f3 2d       	mov	r31, r3
    1750:	f0 68       	ori	r31, 0x80	; 128
    1752:	3f 2e       	mov	r3, r31
    1754:	82 01       	movw	r16, r4
    1756:	33 fc       	sbrc	r3, 3
    1758:	19 c0       	rjmp	.+50     	; 0x178c <vfprintf+0x1e0>
    175a:	82 2d       	mov	r24, r2
    175c:	90 e0       	ldi	r25, 0x00	; 0
    175e:	88 16       	cp	r8, r24
    1760:	99 06       	cpc	r9, r25
    1762:	a0 f4       	brcc	.+40     	; 0x178c <vfprintf+0x1e0>
    1764:	b6 01       	movw	r22, r12
    1766:	80 e2       	ldi	r24, 0x20	; 32
    1768:	90 e0       	ldi	r25, 0x00	; 0
    176a:	75 d2       	rcall	.+1258   	; 0x1c56 <fputc>
    176c:	2a 94       	dec	r2
    176e:	f5 cf       	rjmp	.-22     	; 0x175a <vfprintf+0x1ae>
    1770:	f5 01       	movw	r30, r10
    1772:	37 fc       	sbrc	r3, 7
    1774:	85 91       	lpm	r24, Z+
    1776:	37 fe       	sbrs	r3, 7
    1778:	81 91       	ld	r24, Z+
    177a:	5f 01       	movw	r10, r30
    177c:	b6 01       	movw	r22, r12
    177e:	90 e0       	ldi	r25, 0x00	; 0
    1780:	6a d2       	rcall	.+1236   	; 0x1c56 <fputc>
    1782:	21 10       	cpse	r2, r1
    1784:	2a 94       	dec	r2
    1786:	21 e0       	ldi	r18, 0x01	; 1
    1788:	82 1a       	sub	r8, r18
    178a:	91 08       	sbc	r9, r1
    178c:	81 14       	cp	r8, r1
    178e:	91 04       	cpc	r9, r1
    1790:	79 f7       	brne	.-34     	; 0x1770 <vfprintf+0x1c4>
    1792:	e1 c0       	rjmp	.+450    	; 0x1956 <vfprintf+0x3aa>
    1794:	84 36       	cpi	r24, 0x64	; 100
    1796:	11 f0       	breq	.+4      	; 0x179c <vfprintf+0x1f0>
    1798:	89 36       	cpi	r24, 0x69	; 105
    179a:	39 f5       	brne	.+78     	; 0x17ea <vfprintf+0x23e>
    179c:	f8 01       	movw	r30, r16
    179e:	37 fe       	sbrs	r3, 7
    17a0:	07 c0       	rjmp	.+14     	; 0x17b0 <vfprintf+0x204>
    17a2:	60 81       	ld	r22, Z
    17a4:	71 81       	ldd	r23, Z+1	; 0x01
    17a6:	82 81       	ldd	r24, Z+2	; 0x02
    17a8:	93 81       	ldd	r25, Z+3	; 0x03
    17aa:	0c 5f       	subi	r16, 0xFC	; 252
    17ac:	1f 4f       	sbci	r17, 0xFF	; 255
    17ae:	08 c0       	rjmp	.+16     	; 0x17c0 <vfprintf+0x214>
    17b0:	60 81       	ld	r22, Z
    17b2:	71 81       	ldd	r23, Z+1	; 0x01
    17b4:	07 2e       	mov	r0, r23
    17b6:	00 0c       	add	r0, r0
    17b8:	88 0b       	sbc	r24, r24
    17ba:	99 0b       	sbc	r25, r25
    17bc:	0e 5f       	subi	r16, 0xFE	; 254
    17be:	1f 4f       	sbci	r17, 0xFF	; 255
    17c0:	f3 2d       	mov	r31, r3
    17c2:	ff 76       	andi	r31, 0x6F	; 111
    17c4:	3f 2e       	mov	r3, r31
    17c6:	97 ff       	sbrs	r25, 7
    17c8:	09 c0       	rjmp	.+18     	; 0x17dc <vfprintf+0x230>
    17ca:	90 95       	com	r25
    17cc:	80 95       	com	r24
    17ce:	70 95       	com	r23
    17d0:	61 95       	neg	r22
    17d2:	7f 4f       	sbci	r23, 0xFF	; 255
    17d4:	8f 4f       	sbci	r24, 0xFF	; 255
    17d6:	9f 4f       	sbci	r25, 0xFF	; 255
    17d8:	f0 68       	ori	r31, 0x80	; 128
    17da:	3f 2e       	mov	r3, r31
    17dc:	2a e0       	ldi	r18, 0x0A	; 10
    17de:	30 e0       	ldi	r19, 0x00	; 0
    17e0:	a3 01       	movw	r20, r6
    17e2:	75 d2       	rcall	.+1258   	; 0x1cce <__ultoa_invert>
    17e4:	88 2e       	mov	r8, r24
    17e6:	86 18       	sub	r8, r6
    17e8:	44 c0       	rjmp	.+136    	; 0x1872 <vfprintf+0x2c6>
    17ea:	85 37       	cpi	r24, 0x75	; 117
    17ec:	31 f4       	brne	.+12     	; 0x17fa <vfprintf+0x24e>
    17ee:	23 2d       	mov	r18, r3
    17f0:	2f 7e       	andi	r18, 0xEF	; 239
    17f2:	b2 2e       	mov	r11, r18
    17f4:	2a e0       	ldi	r18, 0x0A	; 10
    17f6:	30 e0       	ldi	r19, 0x00	; 0
    17f8:	25 c0       	rjmp	.+74     	; 0x1844 <vfprintf+0x298>
    17fa:	93 2d       	mov	r25, r3
    17fc:	99 7f       	andi	r25, 0xF9	; 249
    17fe:	b9 2e       	mov	r11, r25
    1800:	8f 36       	cpi	r24, 0x6F	; 111
    1802:	c1 f0       	breq	.+48     	; 0x1834 <vfprintf+0x288>
    1804:	18 f4       	brcc	.+6      	; 0x180c <vfprintf+0x260>
    1806:	88 35       	cpi	r24, 0x58	; 88
    1808:	79 f0       	breq	.+30     	; 0x1828 <vfprintf+0x27c>
    180a:	ae c0       	rjmp	.+348    	; 0x1968 <vfprintf+0x3bc>
    180c:	80 37       	cpi	r24, 0x70	; 112
    180e:	19 f0       	breq	.+6      	; 0x1816 <vfprintf+0x26a>
    1810:	88 37       	cpi	r24, 0x78	; 120
    1812:	21 f0       	breq	.+8      	; 0x181c <vfprintf+0x270>
    1814:	a9 c0       	rjmp	.+338    	; 0x1968 <vfprintf+0x3bc>
    1816:	e9 2f       	mov	r30, r25
    1818:	e0 61       	ori	r30, 0x10	; 16
    181a:	be 2e       	mov	r11, r30
    181c:	b4 fe       	sbrs	r11, 4
    181e:	0d c0       	rjmp	.+26     	; 0x183a <vfprintf+0x28e>
    1820:	fb 2d       	mov	r31, r11
    1822:	f4 60       	ori	r31, 0x04	; 4
    1824:	bf 2e       	mov	r11, r31
    1826:	09 c0       	rjmp	.+18     	; 0x183a <vfprintf+0x28e>
    1828:	34 fe       	sbrs	r3, 4
    182a:	0a c0       	rjmp	.+20     	; 0x1840 <vfprintf+0x294>
    182c:	29 2f       	mov	r18, r25
    182e:	26 60       	ori	r18, 0x06	; 6
    1830:	b2 2e       	mov	r11, r18
    1832:	06 c0       	rjmp	.+12     	; 0x1840 <vfprintf+0x294>
    1834:	28 e0       	ldi	r18, 0x08	; 8
    1836:	30 e0       	ldi	r19, 0x00	; 0
    1838:	05 c0       	rjmp	.+10     	; 0x1844 <vfprintf+0x298>
    183a:	20 e1       	ldi	r18, 0x10	; 16
    183c:	30 e0       	ldi	r19, 0x00	; 0
    183e:	02 c0       	rjmp	.+4      	; 0x1844 <vfprintf+0x298>
    1840:	20 e1       	ldi	r18, 0x10	; 16
    1842:	32 e0       	ldi	r19, 0x02	; 2
    1844:	f8 01       	movw	r30, r16
    1846:	b7 fe       	sbrs	r11, 7
    1848:	07 c0       	rjmp	.+14     	; 0x1858 <vfprintf+0x2ac>
    184a:	60 81       	ld	r22, Z
    184c:	71 81       	ldd	r23, Z+1	; 0x01
    184e:	82 81       	ldd	r24, Z+2	; 0x02
    1850:	93 81       	ldd	r25, Z+3	; 0x03
    1852:	0c 5f       	subi	r16, 0xFC	; 252
    1854:	1f 4f       	sbci	r17, 0xFF	; 255
    1856:	06 c0       	rjmp	.+12     	; 0x1864 <vfprintf+0x2b8>
    1858:	60 81       	ld	r22, Z
    185a:	71 81       	ldd	r23, Z+1	; 0x01
    185c:	80 e0       	ldi	r24, 0x00	; 0
    185e:	90 e0       	ldi	r25, 0x00	; 0
    1860:	0e 5f       	subi	r16, 0xFE	; 254
    1862:	1f 4f       	sbci	r17, 0xFF	; 255
    1864:	a3 01       	movw	r20, r6
    1866:	33 d2       	rcall	.+1126   	; 0x1cce <__ultoa_invert>
    1868:	88 2e       	mov	r8, r24
    186a:	86 18       	sub	r8, r6
    186c:	fb 2d       	mov	r31, r11
    186e:	ff 77       	andi	r31, 0x7F	; 127
    1870:	3f 2e       	mov	r3, r31
    1872:	36 fe       	sbrs	r3, 6
    1874:	0d c0       	rjmp	.+26     	; 0x1890 <vfprintf+0x2e4>
    1876:	23 2d       	mov	r18, r3
    1878:	2e 7f       	andi	r18, 0xFE	; 254
    187a:	a2 2e       	mov	r10, r18
    187c:	89 14       	cp	r8, r9
    187e:	58 f4       	brcc	.+22     	; 0x1896 <vfprintf+0x2ea>
    1880:	34 fe       	sbrs	r3, 4
    1882:	0b c0       	rjmp	.+22     	; 0x189a <vfprintf+0x2ee>
    1884:	32 fc       	sbrc	r3, 2
    1886:	09 c0       	rjmp	.+18     	; 0x189a <vfprintf+0x2ee>
    1888:	83 2d       	mov	r24, r3
    188a:	8e 7e       	andi	r24, 0xEE	; 238
    188c:	a8 2e       	mov	r10, r24
    188e:	05 c0       	rjmp	.+10     	; 0x189a <vfprintf+0x2ee>
    1890:	b8 2c       	mov	r11, r8
    1892:	a3 2c       	mov	r10, r3
    1894:	03 c0       	rjmp	.+6      	; 0x189c <vfprintf+0x2f0>
    1896:	b8 2c       	mov	r11, r8
    1898:	01 c0       	rjmp	.+2      	; 0x189c <vfprintf+0x2f0>
    189a:	b9 2c       	mov	r11, r9
    189c:	a4 fe       	sbrs	r10, 4
    189e:	0f c0       	rjmp	.+30     	; 0x18be <vfprintf+0x312>
    18a0:	fe 01       	movw	r30, r28
    18a2:	e8 0d       	add	r30, r8
    18a4:	f1 1d       	adc	r31, r1
    18a6:	80 81       	ld	r24, Z
    18a8:	80 33       	cpi	r24, 0x30	; 48
    18aa:	21 f4       	brne	.+8      	; 0x18b4 <vfprintf+0x308>
    18ac:	9a 2d       	mov	r25, r10
    18ae:	99 7e       	andi	r25, 0xE9	; 233
    18b0:	a9 2e       	mov	r10, r25
    18b2:	09 c0       	rjmp	.+18     	; 0x18c6 <vfprintf+0x31a>
    18b4:	a2 fe       	sbrs	r10, 2
    18b6:	06 c0       	rjmp	.+12     	; 0x18c4 <vfprintf+0x318>
    18b8:	b3 94       	inc	r11
    18ba:	b3 94       	inc	r11
    18bc:	04 c0       	rjmp	.+8      	; 0x18c6 <vfprintf+0x31a>
    18be:	8a 2d       	mov	r24, r10
    18c0:	86 78       	andi	r24, 0x86	; 134
    18c2:	09 f0       	breq	.+2      	; 0x18c6 <vfprintf+0x31a>
    18c4:	b3 94       	inc	r11
    18c6:	a3 fc       	sbrc	r10, 3
    18c8:	10 c0       	rjmp	.+32     	; 0x18ea <vfprintf+0x33e>
    18ca:	a0 fe       	sbrs	r10, 0
    18cc:	06 c0       	rjmp	.+12     	; 0x18da <vfprintf+0x32e>
    18ce:	b2 14       	cp	r11, r2
    18d0:	80 f4       	brcc	.+32     	; 0x18f2 <vfprintf+0x346>
    18d2:	28 0c       	add	r2, r8
    18d4:	92 2c       	mov	r9, r2
    18d6:	9b 18       	sub	r9, r11
    18d8:	0d c0       	rjmp	.+26     	; 0x18f4 <vfprintf+0x348>
    18da:	b2 14       	cp	r11, r2
    18dc:	58 f4       	brcc	.+22     	; 0x18f4 <vfprintf+0x348>
    18de:	b6 01       	movw	r22, r12
    18e0:	80 e2       	ldi	r24, 0x20	; 32
    18e2:	90 e0       	ldi	r25, 0x00	; 0
    18e4:	b8 d1       	rcall	.+880    	; 0x1c56 <fputc>
    18e6:	b3 94       	inc	r11
    18e8:	f8 cf       	rjmp	.-16     	; 0x18da <vfprintf+0x32e>
    18ea:	b2 14       	cp	r11, r2
    18ec:	18 f4       	brcc	.+6      	; 0x18f4 <vfprintf+0x348>
    18ee:	2b 18       	sub	r2, r11
    18f0:	02 c0       	rjmp	.+4      	; 0x18f6 <vfprintf+0x34a>
    18f2:	98 2c       	mov	r9, r8
    18f4:	21 2c       	mov	r2, r1
    18f6:	a4 fe       	sbrs	r10, 4
    18f8:	0f c0       	rjmp	.+30     	; 0x1918 <vfprintf+0x36c>
    18fa:	b6 01       	movw	r22, r12
    18fc:	80 e3       	ldi	r24, 0x30	; 48
    18fe:	90 e0       	ldi	r25, 0x00	; 0
    1900:	aa d1       	rcall	.+852    	; 0x1c56 <fputc>
    1902:	a2 fe       	sbrs	r10, 2
    1904:	16 c0       	rjmp	.+44     	; 0x1932 <vfprintf+0x386>
    1906:	a1 fc       	sbrc	r10, 1
    1908:	03 c0       	rjmp	.+6      	; 0x1910 <vfprintf+0x364>
    190a:	88 e7       	ldi	r24, 0x78	; 120
    190c:	90 e0       	ldi	r25, 0x00	; 0
    190e:	02 c0       	rjmp	.+4      	; 0x1914 <vfprintf+0x368>
    1910:	88 e5       	ldi	r24, 0x58	; 88
    1912:	90 e0       	ldi	r25, 0x00	; 0
    1914:	b6 01       	movw	r22, r12
    1916:	0c c0       	rjmp	.+24     	; 0x1930 <vfprintf+0x384>
    1918:	8a 2d       	mov	r24, r10
    191a:	86 78       	andi	r24, 0x86	; 134
    191c:	51 f0       	breq	.+20     	; 0x1932 <vfprintf+0x386>
    191e:	a1 fe       	sbrs	r10, 1
    1920:	02 c0       	rjmp	.+4      	; 0x1926 <vfprintf+0x37a>
    1922:	8b e2       	ldi	r24, 0x2B	; 43
    1924:	01 c0       	rjmp	.+2      	; 0x1928 <vfprintf+0x37c>
    1926:	80 e2       	ldi	r24, 0x20	; 32
    1928:	a7 fc       	sbrc	r10, 7
    192a:	8d e2       	ldi	r24, 0x2D	; 45
    192c:	b6 01       	movw	r22, r12
    192e:	90 e0       	ldi	r25, 0x00	; 0
    1930:	92 d1       	rcall	.+804    	; 0x1c56 <fputc>
    1932:	89 14       	cp	r8, r9
    1934:	30 f4       	brcc	.+12     	; 0x1942 <vfprintf+0x396>
    1936:	b6 01       	movw	r22, r12
    1938:	80 e3       	ldi	r24, 0x30	; 48
    193a:	90 e0       	ldi	r25, 0x00	; 0
    193c:	8c d1       	rcall	.+792    	; 0x1c56 <fputc>
    193e:	9a 94       	dec	r9
    1940:	f8 cf       	rjmp	.-16     	; 0x1932 <vfprintf+0x386>
    1942:	8a 94       	dec	r8
    1944:	f3 01       	movw	r30, r6
    1946:	e8 0d       	add	r30, r8
    1948:	f1 1d       	adc	r31, r1
    194a:	80 81       	ld	r24, Z
    194c:	b6 01       	movw	r22, r12
    194e:	90 e0       	ldi	r25, 0x00	; 0
    1950:	82 d1       	rcall	.+772    	; 0x1c56 <fputc>
    1952:	81 10       	cpse	r8, r1
    1954:	f6 cf       	rjmp	.-20     	; 0x1942 <vfprintf+0x396>
    1956:	22 20       	and	r2, r2
    1958:	09 f4       	brne	.+2      	; 0x195c <vfprintf+0x3b0>
    195a:	4e ce       	rjmp	.-868    	; 0x15f8 <vfprintf+0x4c>
    195c:	b6 01       	movw	r22, r12
    195e:	80 e2       	ldi	r24, 0x20	; 32
    1960:	90 e0       	ldi	r25, 0x00	; 0
    1962:	79 d1       	rcall	.+754    	; 0x1c56 <fputc>
    1964:	2a 94       	dec	r2
    1966:	f7 cf       	rjmp	.-18     	; 0x1956 <vfprintf+0x3aa>
    1968:	f6 01       	movw	r30, r12
    196a:	86 81       	ldd	r24, Z+6	; 0x06
    196c:	97 81       	ldd	r25, Z+7	; 0x07
    196e:	02 c0       	rjmp	.+4      	; 0x1974 <vfprintf+0x3c8>
    1970:	8f ef       	ldi	r24, 0xFF	; 255
    1972:	9f ef       	ldi	r25, 0xFF	; 255
    1974:	2b 96       	adiw	r28, 0x0b	; 11
    1976:	0f b6       	in	r0, 0x3f	; 63
    1978:	f8 94       	cli
    197a:	de bf       	out	0x3e, r29	; 62
    197c:	0f be       	out	0x3f, r0	; 63
    197e:	cd bf       	out	0x3d, r28	; 61
    1980:	df 91       	pop	r29
    1982:	cf 91       	pop	r28
    1984:	1f 91       	pop	r17
    1986:	0f 91       	pop	r16
    1988:	ff 90       	pop	r15
    198a:	ef 90       	pop	r14
    198c:	df 90       	pop	r13
    198e:	cf 90       	pop	r12
    1990:	bf 90       	pop	r11
    1992:	af 90       	pop	r10
    1994:	9f 90       	pop	r9
    1996:	8f 90       	pop	r8
    1998:	7f 90       	pop	r7
    199a:	6f 90       	pop	r6
    199c:	5f 90       	pop	r5
    199e:	4f 90       	pop	r4
    19a0:	3f 90       	pop	r3
    19a2:	2f 90       	pop	r2
    19a4:	08 95       	ret

000019a6 <calloc>:
    19a6:	0f 93       	push	r16
    19a8:	1f 93       	push	r17
    19aa:	cf 93       	push	r28
    19ac:	df 93       	push	r29
    19ae:	86 9f       	mul	r24, r22
    19b0:	80 01       	movw	r16, r0
    19b2:	87 9f       	mul	r24, r23
    19b4:	10 0d       	add	r17, r0
    19b6:	96 9f       	mul	r25, r22
    19b8:	10 0d       	add	r17, r0
    19ba:	11 24       	eor	r1, r1
    19bc:	c8 01       	movw	r24, r16
    19be:	0d d0       	rcall	.+26     	; 0x19da <malloc>
    19c0:	ec 01       	movw	r28, r24
    19c2:	00 97       	sbiw	r24, 0x00	; 0
    19c4:	21 f0       	breq	.+8      	; 0x19ce <calloc+0x28>
    19c6:	a8 01       	movw	r20, r16
    19c8:	60 e0       	ldi	r22, 0x00	; 0
    19ca:	70 e0       	ldi	r23, 0x00	; 0
    19cc:	32 d1       	rcall	.+612    	; 0x1c32 <memset>
    19ce:	ce 01       	movw	r24, r28
    19d0:	df 91       	pop	r29
    19d2:	cf 91       	pop	r28
    19d4:	1f 91       	pop	r17
    19d6:	0f 91       	pop	r16
    19d8:	08 95       	ret

000019da <malloc>:
    19da:	0f 93       	push	r16
    19dc:	1f 93       	push	r17
    19de:	cf 93       	push	r28
    19e0:	df 93       	push	r29
    19e2:	82 30       	cpi	r24, 0x02	; 2
    19e4:	91 05       	cpc	r25, r1
    19e6:	10 f4       	brcc	.+4      	; 0x19ec <malloc+0x12>
    19e8:	82 e0       	ldi	r24, 0x02	; 2
    19ea:	90 e0       	ldi	r25, 0x00	; 0
    19ec:	e0 91 84 03 	lds	r30, 0x0384	; 0x800384 <__flp>
    19f0:	f0 91 85 03 	lds	r31, 0x0385	; 0x800385 <__flp+0x1>
    19f4:	20 e0       	ldi	r18, 0x00	; 0
    19f6:	30 e0       	ldi	r19, 0x00	; 0
    19f8:	a0 e0       	ldi	r26, 0x00	; 0
    19fa:	b0 e0       	ldi	r27, 0x00	; 0
    19fc:	30 97       	sbiw	r30, 0x00	; 0
    19fe:	19 f1       	breq	.+70     	; 0x1a46 <malloc+0x6c>
    1a00:	40 81       	ld	r20, Z
    1a02:	51 81       	ldd	r21, Z+1	; 0x01
    1a04:	02 81       	ldd	r16, Z+2	; 0x02
    1a06:	13 81       	ldd	r17, Z+3	; 0x03
    1a08:	48 17       	cp	r20, r24
    1a0a:	59 07       	cpc	r21, r25
    1a0c:	c8 f0       	brcs	.+50     	; 0x1a40 <malloc+0x66>
    1a0e:	84 17       	cp	r24, r20
    1a10:	95 07       	cpc	r25, r21
    1a12:	69 f4       	brne	.+26     	; 0x1a2e <malloc+0x54>
    1a14:	10 97       	sbiw	r26, 0x00	; 0
    1a16:	31 f0       	breq	.+12     	; 0x1a24 <malloc+0x4a>
    1a18:	12 96       	adiw	r26, 0x02	; 2
    1a1a:	0c 93       	st	X, r16
    1a1c:	12 97       	sbiw	r26, 0x02	; 2
    1a1e:	13 96       	adiw	r26, 0x03	; 3
    1a20:	1c 93       	st	X, r17
    1a22:	27 c0       	rjmp	.+78     	; 0x1a72 <malloc+0x98>
    1a24:	00 93 84 03 	sts	0x0384, r16	; 0x800384 <__flp>
    1a28:	10 93 85 03 	sts	0x0385, r17	; 0x800385 <__flp+0x1>
    1a2c:	22 c0       	rjmp	.+68     	; 0x1a72 <malloc+0x98>
    1a2e:	21 15       	cp	r18, r1
    1a30:	31 05       	cpc	r19, r1
    1a32:	19 f0       	breq	.+6      	; 0x1a3a <malloc+0x60>
    1a34:	42 17       	cp	r20, r18
    1a36:	53 07       	cpc	r21, r19
    1a38:	18 f4       	brcc	.+6      	; 0x1a40 <malloc+0x66>
    1a3a:	9a 01       	movw	r18, r20
    1a3c:	bd 01       	movw	r22, r26
    1a3e:	ef 01       	movw	r28, r30
    1a40:	df 01       	movw	r26, r30
    1a42:	f8 01       	movw	r30, r16
    1a44:	db cf       	rjmp	.-74     	; 0x19fc <malloc+0x22>
    1a46:	21 15       	cp	r18, r1
    1a48:	31 05       	cpc	r19, r1
    1a4a:	f9 f0       	breq	.+62     	; 0x1a8a <malloc+0xb0>
    1a4c:	28 1b       	sub	r18, r24
    1a4e:	39 0b       	sbc	r19, r25
    1a50:	24 30       	cpi	r18, 0x04	; 4
    1a52:	31 05       	cpc	r19, r1
    1a54:	80 f4       	brcc	.+32     	; 0x1a76 <malloc+0x9c>
    1a56:	8a 81       	ldd	r24, Y+2	; 0x02
    1a58:	9b 81       	ldd	r25, Y+3	; 0x03
    1a5a:	61 15       	cp	r22, r1
    1a5c:	71 05       	cpc	r23, r1
    1a5e:	21 f0       	breq	.+8      	; 0x1a68 <malloc+0x8e>
    1a60:	fb 01       	movw	r30, r22
    1a62:	93 83       	std	Z+3, r25	; 0x03
    1a64:	82 83       	std	Z+2, r24	; 0x02
    1a66:	04 c0       	rjmp	.+8      	; 0x1a70 <malloc+0x96>
    1a68:	90 93 85 03 	sts	0x0385, r25	; 0x800385 <__flp+0x1>
    1a6c:	80 93 84 03 	sts	0x0384, r24	; 0x800384 <__flp>
    1a70:	fe 01       	movw	r30, r28
    1a72:	32 96       	adiw	r30, 0x02	; 2
    1a74:	44 c0       	rjmp	.+136    	; 0x1afe <malloc+0x124>
    1a76:	fe 01       	movw	r30, r28
    1a78:	e2 0f       	add	r30, r18
    1a7a:	f3 1f       	adc	r31, r19
    1a7c:	81 93       	st	Z+, r24
    1a7e:	91 93       	st	Z+, r25
    1a80:	22 50       	subi	r18, 0x02	; 2
    1a82:	31 09       	sbc	r19, r1
    1a84:	39 83       	std	Y+1, r19	; 0x01
    1a86:	28 83       	st	Y, r18
    1a88:	3a c0       	rjmp	.+116    	; 0x1afe <malloc+0x124>
    1a8a:	20 91 82 03 	lds	r18, 0x0382	; 0x800382 <__brkval>
    1a8e:	30 91 83 03 	lds	r19, 0x0383	; 0x800383 <__brkval+0x1>
    1a92:	23 2b       	or	r18, r19
    1a94:	41 f4       	brne	.+16     	; 0x1aa6 <malloc+0xcc>
    1a96:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    1a9a:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1a9e:	30 93 83 03 	sts	0x0383, r19	; 0x800383 <__brkval+0x1>
    1aa2:	20 93 82 03 	sts	0x0382, r18	; 0x800382 <__brkval>
    1aa6:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    1aaa:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1aae:	21 15       	cp	r18, r1
    1ab0:	31 05       	cpc	r19, r1
    1ab2:	41 f4       	brne	.+16     	; 0x1ac4 <malloc+0xea>
    1ab4:	2d b7       	in	r18, 0x3d	; 61
    1ab6:	3e b7       	in	r19, 0x3e	; 62
    1ab8:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    1abc:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    1ac0:	24 1b       	sub	r18, r20
    1ac2:	35 0b       	sbc	r19, r21
    1ac4:	e0 91 82 03 	lds	r30, 0x0382	; 0x800382 <__brkval>
    1ac8:	f0 91 83 03 	lds	r31, 0x0383	; 0x800383 <__brkval+0x1>
    1acc:	e2 17       	cp	r30, r18
    1ace:	f3 07       	cpc	r31, r19
    1ad0:	a0 f4       	brcc	.+40     	; 0x1afa <malloc+0x120>
    1ad2:	2e 1b       	sub	r18, r30
    1ad4:	3f 0b       	sbc	r19, r31
    1ad6:	28 17       	cp	r18, r24
    1ad8:	39 07       	cpc	r19, r25
    1ada:	78 f0       	brcs	.+30     	; 0x1afa <malloc+0x120>
    1adc:	ac 01       	movw	r20, r24
    1ade:	4e 5f       	subi	r20, 0xFE	; 254
    1ae0:	5f 4f       	sbci	r21, 0xFF	; 255
    1ae2:	24 17       	cp	r18, r20
    1ae4:	35 07       	cpc	r19, r21
    1ae6:	48 f0       	brcs	.+18     	; 0x1afa <malloc+0x120>
    1ae8:	4e 0f       	add	r20, r30
    1aea:	5f 1f       	adc	r21, r31
    1aec:	50 93 83 03 	sts	0x0383, r21	; 0x800383 <__brkval+0x1>
    1af0:	40 93 82 03 	sts	0x0382, r20	; 0x800382 <__brkval>
    1af4:	81 93       	st	Z+, r24
    1af6:	91 93       	st	Z+, r25
    1af8:	02 c0       	rjmp	.+4      	; 0x1afe <malloc+0x124>
    1afa:	e0 e0       	ldi	r30, 0x00	; 0
    1afc:	f0 e0       	ldi	r31, 0x00	; 0
    1afe:	cf 01       	movw	r24, r30
    1b00:	df 91       	pop	r29
    1b02:	cf 91       	pop	r28
    1b04:	1f 91       	pop	r17
    1b06:	0f 91       	pop	r16
    1b08:	08 95       	ret

00001b0a <free>:
    1b0a:	cf 93       	push	r28
    1b0c:	df 93       	push	r29
    1b0e:	00 97       	sbiw	r24, 0x00	; 0
    1b10:	09 f4       	brne	.+2      	; 0x1b14 <free+0xa>
    1b12:	81 c0       	rjmp	.+258    	; 0x1c16 <free+0x10c>
    1b14:	fc 01       	movw	r30, r24
    1b16:	32 97       	sbiw	r30, 0x02	; 2
    1b18:	13 82       	std	Z+3, r1	; 0x03
    1b1a:	12 82       	std	Z+2, r1	; 0x02
    1b1c:	a0 91 84 03 	lds	r26, 0x0384	; 0x800384 <__flp>
    1b20:	b0 91 85 03 	lds	r27, 0x0385	; 0x800385 <__flp+0x1>
    1b24:	10 97       	sbiw	r26, 0x00	; 0
    1b26:	81 f4       	brne	.+32     	; 0x1b48 <free+0x3e>
    1b28:	20 81       	ld	r18, Z
    1b2a:	31 81       	ldd	r19, Z+1	; 0x01
    1b2c:	82 0f       	add	r24, r18
    1b2e:	93 1f       	adc	r25, r19
    1b30:	20 91 82 03 	lds	r18, 0x0382	; 0x800382 <__brkval>
    1b34:	30 91 83 03 	lds	r19, 0x0383	; 0x800383 <__brkval+0x1>
    1b38:	28 17       	cp	r18, r24
    1b3a:	39 07       	cpc	r19, r25
    1b3c:	51 f5       	brne	.+84     	; 0x1b92 <free+0x88>
    1b3e:	f0 93 83 03 	sts	0x0383, r31	; 0x800383 <__brkval+0x1>
    1b42:	e0 93 82 03 	sts	0x0382, r30	; 0x800382 <__brkval>
    1b46:	67 c0       	rjmp	.+206    	; 0x1c16 <free+0x10c>
    1b48:	ed 01       	movw	r28, r26
    1b4a:	20 e0       	ldi	r18, 0x00	; 0
    1b4c:	30 e0       	ldi	r19, 0x00	; 0
    1b4e:	ce 17       	cp	r28, r30
    1b50:	df 07       	cpc	r29, r31
    1b52:	40 f4       	brcc	.+16     	; 0x1b64 <free+0x5a>
    1b54:	4a 81       	ldd	r20, Y+2	; 0x02
    1b56:	5b 81       	ldd	r21, Y+3	; 0x03
    1b58:	9e 01       	movw	r18, r28
    1b5a:	41 15       	cp	r20, r1
    1b5c:	51 05       	cpc	r21, r1
    1b5e:	f1 f0       	breq	.+60     	; 0x1b9c <free+0x92>
    1b60:	ea 01       	movw	r28, r20
    1b62:	f5 cf       	rjmp	.-22     	; 0x1b4e <free+0x44>
    1b64:	d3 83       	std	Z+3, r29	; 0x03
    1b66:	c2 83       	std	Z+2, r28	; 0x02
    1b68:	40 81       	ld	r20, Z
    1b6a:	51 81       	ldd	r21, Z+1	; 0x01
    1b6c:	84 0f       	add	r24, r20
    1b6e:	95 1f       	adc	r25, r21
    1b70:	c8 17       	cp	r28, r24
    1b72:	d9 07       	cpc	r29, r25
    1b74:	59 f4       	brne	.+22     	; 0x1b8c <free+0x82>
    1b76:	88 81       	ld	r24, Y
    1b78:	99 81       	ldd	r25, Y+1	; 0x01
    1b7a:	84 0f       	add	r24, r20
    1b7c:	95 1f       	adc	r25, r21
    1b7e:	02 96       	adiw	r24, 0x02	; 2
    1b80:	91 83       	std	Z+1, r25	; 0x01
    1b82:	80 83       	st	Z, r24
    1b84:	8a 81       	ldd	r24, Y+2	; 0x02
    1b86:	9b 81       	ldd	r25, Y+3	; 0x03
    1b88:	93 83       	std	Z+3, r25	; 0x03
    1b8a:	82 83       	std	Z+2, r24	; 0x02
    1b8c:	21 15       	cp	r18, r1
    1b8e:	31 05       	cpc	r19, r1
    1b90:	29 f4       	brne	.+10     	; 0x1b9c <free+0x92>
    1b92:	f0 93 85 03 	sts	0x0385, r31	; 0x800385 <__flp+0x1>
    1b96:	e0 93 84 03 	sts	0x0384, r30	; 0x800384 <__flp>
    1b9a:	3d c0       	rjmp	.+122    	; 0x1c16 <free+0x10c>
    1b9c:	e9 01       	movw	r28, r18
    1b9e:	fb 83       	std	Y+3, r31	; 0x03
    1ba0:	ea 83       	std	Y+2, r30	; 0x02
    1ba2:	49 91       	ld	r20, Y+
    1ba4:	59 91       	ld	r21, Y+
    1ba6:	c4 0f       	add	r28, r20
    1ba8:	d5 1f       	adc	r29, r21
    1baa:	ec 17       	cp	r30, r28
    1bac:	fd 07       	cpc	r31, r29
    1bae:	61 f4       	brne	.+24     	; 0x1bc8 <free+0xbe>
    1bb0:	80 81       	ld	r24, Z
    1bb2:	91 81       	ldd	r25, Z+1	; 0x01
    1bb4:	84 0f       	add	r24, r20
    1bb6:	95 1f       	adc	r25, r21
    1bb8:	02 96       	adiw	r24, 0x02	; 2
    1bba:	e9 01       	movw	r28, r18
    1bbc:	99 83       	std	Y+1, r25	; 0x01
    1bbe:	88 83       	st	Y, r24
    1bc0:	82 81       	ldd	r24, Z+2	; 0x02
    1bc2:	93 81       	ldd	r25, Z+3	; 0x03
    1bc4:	9b 83       	std	Y+3, r25	; 0x03
    1bc6:	8a 83       	std	Y+2, r24	; 0x02
    1bc8:	e0 e0       	ldi	r30, 0x00	; 0
    1bca:	f0 e0       	ldi	r31, 0x00	; 0
    1bcc:	12 96       	adiw	r26, 0x02	; 2
    1bce:	8d 91       	ld	r24, X+
    1bd0:	9c 91       	ld	r25, X
    1bd2:	13 97       	sbiw	r26, 0x03	; 3
    1bd4:	00 97       	sbiw	r24, 0x00	; 0
    1bd6:	19 f0       	breq	.+6      	; 0x1bde <free+0xd4>
    1bd8:	fd 01       	movw	r30, r26
    1bda:	dc 01       	movw	r26, r24
    1bdc:	f7 cf       	rjmp	.-18     	; 0x1bcc <free+0xc2>
    1bde:	8d 91       	ld	r24, X+
    1be0:	9c 91       	ld	r25, X
    1be2:	11 97       	sbiw	r26, 0x01	; 1
    1be4:	9d 01       	movw	r18, r26
    1be6:	2e 5f       	subi	r18, 0xFE	; 254
    1be8:	3f 4f       	sbci	r19, 0xFF	; 255
    1bea:	82 0f       	add	r24, r18
    1bec:	93 1f       	adc	r25, r19
    1bee:	20 91 82 03 	lds	r18, 0x0382	; 0x800382 <__brkval>
    1bf2:	30 91 83 03 	lds	r19, 0x0383	; 0x800383 <__brkval+0x1>
    1bf6:	28 17       	cp	r18, r24
    1bf8:	39 07       	cpc	r19, r25
    1bfa:	69 f4       	brne	.+26     	; 0x1c16 <free+0x10c>
    1bfc:	30 97       	sbiw	r30, 0x00	; 0
    1bfe:	29 f4       	brne	.+10     	; 0x1c0a <free+0x100>
    1c00:	10 92 85 03 	sts	0x0385, r1	; 0x800385 <__flp+0x1>
    1c04:	10 92 84 03 	sts	0x0384, r1	; 0x800384 <__flp>
    1c08:	02 c0       	rjmp	.+4      	; 0x1c0e <free+0x104>
    1c0a:	13 82       	std	Z+3, r1	; 0x03
    1c0c:	12 82       	std	Z+2, r1	; 0x02
    1c0e:	b0 93 83 03 	sts	0x0383, r27	; 0x800383 <__brkval+0x1>
    1c12:	a0 93 82 03 	sts	0x0382, r26	; 0x800382 <__brkval>
    1c16:	df 91       	pop	r29
    1c18:	cf 91       	pop	r28
    1c1a:	08 95       	ret

00001c1c <strnlen_P>:
    1c1c:	fc 01       	movw	r30, r24
    1c1e:	05 90       	lpm	r0, Z+
    1c20:	61 50       	subi	r22, 0x01	; 1
    1c22:	70 40       	sbci	r23, 0x00	; 0
    1c24:	01 10       	cpse	r0, r1
    1c26:	d8 f7       	brcc	.-10     	; 0x1c1e <strnlen_P+0x2>
    1c28:	80 95       	com	r24
    1c2a:	90 95       	com	r25
    1c2c:	8e 0f       	add	r24, r30
    1c2e:	9f 1f       	adc	r25, r31
    1c30:	08 95       	ret

00001c32 <memset>:
    1c32:	dc 01       	movw	r26, r24
    1c34:	01 c0       	rjmp	.+2      	; 0x1c38 <memset+0x6>
    1c36:	6d 93       	st	X+, r22
    1c38:	41 50       	subi	r20, 0x01	; 1
    1c3a:	50 40       	sbci	r21, 0x00	; 0
    1c3c:	e0 f7       	brcc	.-8      	; 0x1c36 <memset+0x4>
    1c3e:	08 95       	ret

00001c40 <strnlen>:
    1c40:	fc 01       	movw	r30, r24
    1c42:	61 50       	subi	r22, 0x01	; 1
    1c44:	70 40       	sbci	r23, 0x00	; 0
    1c46:	01 90       	ld	r0, Z+
    1c48:	01 10       	cpse	r0, r1
    1c4a:	d8 f7       	brcc	.-10     	; 0x1c42 <strnlen+0x2>
    1c4c:	80 95       	com	r24
    1c4e:	90 95       	com	r25
    1c50:	8e 0f       	add	r24, r30
    1c52:	9f 1f       	adc	r25, r31
    1c54:	08 95       	ret

00001c56 <fputc>:
    1c56:	0f 93       	push	r16
    1c58:	1f 93       	push	r17
    1c5a:	cf 93       	push	r28
    1c5c:	df 93       	push	r29
    1c5e:	fb 01       	movw	r30, r22
    1c60:	23 81       	ldd	r18, Z+3	; 0x03
    1c62:	21 fd       	sbrc	r18, 1
    1c64:	03 c0       	rjmp	.+6      	; 0x1c6c <fputc+0x16>
    1c66:	8f ef       	ldi	r24, 0xFF	; 255
    1c68:	9f ef       	ldi	r25, 0xFF	; 255
    1c6a:	2c c0       	rjmp	.+88     	; 0x1cc4 <fputc+0x6e>
    1c6c:	22 ff       	sbrs	r18, 2
    1c6e:	16 c0       	rjmp	.+44     	; 0x1c9c <fputc+0x46>
    1c70:	46 81       	ldd	r20, Z+6	; 0x06
    1c72:	57 81       	ldd	r21, Z+7	; 0x07
    1c74:	24 81       	ldd	r18, Z+4	; 0x04
    1c76:	35 81       	ldd	r19, Z+5	; 0x05
    1c78:	42 17       	cp	r20, r18
    1c7a:	53 07       	cpc	r21, r19
    1c7c:	44 f4       	brge	.+16     	; 0x1c8e <fputc+0x38>
    1c7e:	a0 81       	ld	r26, Z
    1c80:	b1 81       	ldd	r27, Z+1	; 0x01
    1c82:	9d 01       	movw	r18, r26
    1c84:	2f 5f       	subi	r18, 0xFF	; 255
    1c86:	3f 4f       	sbci	r19, 0xFF	; 255
    1c88:	31 83       	std	Z+1, r19	; 0x01
    1c8a:	20 83       	st	Z, r18
    1c8c:	8c 93       	st	X, r24
    1c8e:	26 81       	ldd	r18, Z+6	; 0x06
    1c90:	37 81       	ldd	r19, Z+7	; 0x07
    1c92:	2f 5f       	subi	r18, 0xFF	; 255
    1c94:	3f 4f       	sbci	r19, 0xFF	; 255
    1c96:	37 83       	std	Z+7, r19	; 0x07
    1c98:	26 83       	std	Z+6, r18	; 0x06
    1c9a:	14 c0       	rjmp	.+40     	; 0x1cc4 <fputc+0x6e>
    1c9c:	8b 01       	movw	r16, r22
    1c9e:	ec 01       	movw	r28, r24
    1ca0:	fb 01       	movw	r30, r22
    1ca2:	00 84       	ldd	r0, Z+8	; 0x08
    1ca4:	f1 85       	ldd	r31, Z+9	; 0x09
    1ca6:	e0 2d       	mov	r30, r0
    1ca8:	19 95       	eicall
    1caa:	89 2b       	or	r24, r25
    1cac:	e1 f6       	brne	.-72     	; 0x1c66 <fputc+0x10>
    1cae:	d8 01       	movw	r26, r16
    1cb0:	16 96       	adiw	r26, 0x06	; 6
    1cb2:	8d 91       	ld	r24, X+
    1cb4:	9c 91       	ld	r25, X
    1cb6:	17 97       	sbiw	r26, 0x07	; 7
    1cb8:	01 96       	adiw	r24, 0x01	; 1
    1cba:	17 96       	adiw	r26, 0x07	; 7
    1cbc:	9c 93       	st	X, r25
    1cbe:	8e 93       	st	-X, r24
    1cc0:	16 97       	sbiw	r26, 0x06	; 6
    1cc2:	ce 01       	movw	r24, r28
    1cc4:	df 91       	pop	r29
    1cc6:	cf 91       	pop	r28
    1cc8:	1f 91       	pop	r17
    1cca:	0f 91       	pop	r16
    1ccc:	08 95       	ret

00001cce <__ultoa_invert>:
    1cce:	fa 01       	movw	r30, r20
    1cd0:	aa 27       	eor	r26, r26
    1cd2:	28 30       	cpi	r18, 0x08	; 8
    1cd4:	51 f1       	breq	.+84     	; 0x1d2a <__ultoa_invert+0x5c>
    1cd6:	20 31       	cpi	r18, 0x10	; 16
    1cd8:	81 f1       	breq	.+96     	; 0x1d3a <__ultoa_invert+0x6c>
    1cda:	e8 94       	clt
    1cdc:	6f 93       	push	r22
    1cde:	6e 7f       	andi	r22, 0xFE	; 254
    1ce0:	6e 5f       	subi	r22, 0xFE	; 254
    1ce2:	7f 4f       	sbci	r23, 0xFF	; 255
    1ce4:	8f 4f       	sbci	r24, 0xFF	; 255
    1ce6:	9f 4f       	sbci	r25, 0xFF	; 255
    1ce8:	af 4f       	sbci	r26, 0xFF	; 255
    1cea:	b1 e0       	ldi	r27, 0x01	; 1
    1cec:	3e d0       	rcall	.+124    	; 0x1d6a <__ultoa_invert+0x9c>
    1cee:	b4 e0       	ldi	r27, 0x04	; 4
    1cf0:	3c d0       	rcall	.+120    	; 0x1d6a <__ultoa_invert+0x9c>
    1cf2:	67 0f       	add	r22, r23
    1cf4:	78 1f       	adc	r23, r24
    1cf6:	89 1f       	adc	r24, r25
    1cf8:	9a 1f       	adc	r25, r26
    1cfa:	a1 1d       	adc	r26, r1
    1cfc:	68 0f       	add	r22, r24
    1cfe:	79 1f       	adc	r23, r25
    1d00:	8a 1f       	adc	r24, r26
    1d02:	91 1d       	adc	r25, r1
    1d04:	a1 1d       	adc	r26, r1
    1d06:	6a 0f       	add	r22, r26
    1d08:	71 1d       	adc	r23, r1
    1d0a:	81 1d       	adc	r24, r1
    1d0c:	91 1d       	adc	r25, r1
    1d0e:	a1 1d       	adc	r26, r1
    1d10:	20 d0       	rcall	.+64     	; 0x1d52 <__ultoa_invert+0x84>
    1d12:	09 f4       	brne	.+2      	; 0x1d16 <__ultoa_invert+0x48>
    1d14:	68 94       	set
    1d16:	3f 91       	pop	r19
    1d18:	2a e0       	ldi	r18, 0x0A	; 10
    1d1a:	26 9f       	mul	r18, r22
    1d1c:	11 24       	eor	r1, r1
    1d1e:	30 19       	sub	r19, r0
    1d20:	30 5d       	subi	r19, 0xD0	; 208
    1d22:	31 93       	st	Z+, r19
    1d24:	de f6       	brtc	.-74     	; 0x1cdc <__ultoa_invert+0xe>
    1d26:	cf 01       	movw	r24, r30
    1d28:	08 95       	ret
    1d2a:	46 2f       	mov	r20, r22
    1d2c:	47 70       	andi	r20, 0x07	; 7
    1d2e:	40 5d       	subi	r20, 0xD0	; 208
    1d30:	41 93       	st	Z+, r20
    1d32:	b3 e0       	ldi	r27, 0x03	; 3
    1d34:	0f d0       	rcall	.+30     	; 0x1d54 <__ultoa_invert+0x86>
    1d36:	c9 f7       	brne	.-14     	; 0x1d2a <__ultoa_invert+0x5c>
    1d38:	f6 cf       	rjmp	.-20     	; 0x1d26 <__ultoa_invert+0x58>
    1d3a:	46 2f       	mov	r20, r22
    1d3c:	4f 70       	andi	r20, 0x0F	; 15
    1d3e:	40 5d       	subi	r20, 0xD0	; 208
    1d40:	4a 33       	cpi	r20, 0x3A	; 58
    1d42:	18 f0       	brcs	.+6      	; 0x1d4a <__ultoa_invert+0x7c>
    1d44:	49 5d       	subi	r20, 0xD9	; 217
    1d46:	31 fd       	sbrc	r19, 1
    1d48:	40 52       	subi	r20, 0x20	; 32
    1d4a:	41 93       	st	Z+, r20
    1d4c:	02 d0       	rcall	.+4      	; 0x1d52 <__ultoa_invert+0x84>
    1d4e:	a9 f7       	brne	.-22     	; 0x1d3a <__ultoa_invert+0x6c>
    1d50:	ea cf       	rjmp	.-44     	; 0x1d26 <__ultoa_invert+0x58>
    1d52:	b4 e0       	ldi	r27, 0x04	; 4
    1d54:	a6 95       	lsr	r26
    1d56:	97 95       	ror	r25
    1d58:	87 95       	ror	r24
    1d5a:	77 95       	ror	r23
    1d5c:	67 95       	ror	r22
    1d5e:	ba 95       	dec	r27
    1d60:	c9 f7       	brne	.-14     	; 0x1d54 <__ultoa_invert+0x86>
    1d62:	00 97       	sbiw	r24, 0x00	; 0
    1d64:	61 05       	cpc	r22, r1
    1d66:	71 05       	cpc	r23, r1
    1d68:	08 95       	ret
    1d6a:	9b 01       	movw	r18, r22
    1d6c:	ac 01       	movw	r20, r24
    1d6e:	0a 2e       	mov	r0, r26
    1d70:	06 94       	lsr	r0
    1d72:	57 95       	ror	r21
    1d74:	47 95       	ror	r20
    1d76:	37 95       	ror	r19
    1d78:	27 95       	ror	r18
    1d7a:	ba 95       	dec	r27
    1d7c:	c9 f7       	brne	.-14     	; 0x1d70 <__ultoa_invert+0xa2>
    1d7e:	62 0f       	add	r22, r18
    1d80:	73 1f       	adc	r23, r19
    1d82:	84 1f       	adc	r24, r20
    1d84:	95 1f       	adc	r25, r21
    1d86:	a0 1d       	adc	r26, r0
    1d88:	08 95       	ret

00001d8a <_exit>:
    1d8a:	f8 94       	cli

00001d8c <__stop_program>:
    1d8c:	ff cf       	rjmp	.-2      	; 0x1d8c <__stop_program>
