<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144
Tue Jun 04 15:54:49 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     top
Device,speed:    LCMXO2-7000HE,M
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'osc_clk' 120.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "osc_clk" 120.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.303ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_515">CIC1/v_comb_64</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_500">CIC1/d_d_tmp_i0_i7</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)
                   FF                        <A href="#@net:CIC1/d_d_tmp_i0_i6">CIC1/d_d_tmp_i0_i6</A>

   Delay:               0.279ns  (47.7% logic, 52.3% route), 1 logic levels.

 Constraint Details:

      0.279ns physical path delay CIC1/SLICE_515 to CIC1/SLICE_500 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.303ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.133,R14C29C.CLK,R14C29C.Q0,CIC1/SLICE_515:ROUTE, 0.146,R14C29C.Q0,R14C29A.CE,CIC1/v_comb">Data path</A> CIC1/SLICE_515 to CIC1/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C29C.CLK to     R14C29C.Q0 <A href="#@comp:CIC1/SLICE_515">CIC1/SLICE_515</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         5     0.146<A href="#@net:CIC1/v_comb:R14C29C.Q0:R14C29A.CE:0.146">     R14C29C.Q0 to R14C29A.CE    </A> <A href="#@net:CIC1/v_comb">CIC1/v_comb</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.279   (47.7% logic, 52.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.707,RPLL.CLKOP,R14C29C.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.707<A href="#@net:osc_clk:RPLL.CLKOP:R14C29C.CLK:0.707">     RPLL.CLKOP to R14C29C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.707,RPLL.CLKOP,R14C29A.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.707<A href="#@net:osc_clk:RPLL.CLKOP:R14C29A.CLK:0.707">     RPLL.CLKOP to R14C29A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_750">Mixer1/RFInR1_13</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:Mixer1/SLICE_750">Mixer1/RFInR_14</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay Mixer1/SLICE_750 to Mixer1/SLICE_750 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.133,R2C18A.CLK,R2C18A.Q0,Mixer1/SLICE_750:ROUTE, 0.152,R2C18A.Q0,R2C18A.M1,Mixer1/RFInR1">Data path</A> Mixer1/SLICE_750 to Mixer1/SLICE_750:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C18A.CLK to      R2C18A.Q0 <A href="#@comp:Mixer1/SLICE_750">Mixer1/SLICE_750</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     0.152<A href="#@net:Mixer1/RFInR1:R2C18A.Q0:R2C18A.M1:0.152">      R2C18A.Q0 to R2C18A.M1     </A> <A href="#@net:Mixer1/RFInR1">Mixer1/RFInR1</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.707,RPLL.CLKOP,R2C18A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to Mixer1/SLICE_750:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.707<A href="#@net:osc_clk:RPLL.CLKOP:R2C18A.CLK:0.707">     RPLL.CLKOP to R2C18A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.707,RPLL.CLKOP,R2C18A.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to Mixer1/SLICE_750:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.707<A href="#@net:osc_clk:RPLL.CLKOP:R2C18A.CLK:0.707">     RPLL.CLKOP to R2C18A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_510">CIC1/d_tmp_i0_i11</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_502">CIC1/d_d_tmp_i0_i11</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1/SLICE_510 to CIC1/SLICE_502 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.133,R14C31B.CLK,R14C31B.Q1,CIC1/SLICE_510:ROUTE, 0.154,R14C31B.Q1,R14C31C.M1,CIC1/d_tmp_11">Data path</A> CIC1/SLICE_510 to CIC1/SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C31B.CLK to     R14C31B.Q1 <A href="#@comp:CIC1/SLICE_510">CIC1/SLICE_510</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.154<A href="#@net:CIC1/d_tmp_11:R14C31B.Q1:R14C31C.M1:0.154">     R14C31B.Q1 to R14C31C.M1    </A> <A href="#@net:CIC1/d_tmp_11">CIC1/d_tmp_11</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.707,RPLL.CLKOP,R14C31B.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_510:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.707<A href="#@net:osc_clk:RPLL.CLKOP:R14C31B.CLK:0.707">     RPLL.CLKOP to R14C31B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.707,RPLL.CLKOP,R14C31C.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.707<A href="#@net:osc_clk:RPLL.CLKOP:R14C31C.CLK:0.707">     RPLL.CLKOP to R14C31C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_510">CIC1/d_tmp_i0_i10</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_502">CIC1/d_d_tmp_i0_i10</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1/SLICE_510 to CIC1/SLICE_502 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.133,R14C31B.CLK,R14C31B.Q0,CIC1/SLICE_510:ROUTE, 0.154,R14C31B.Q0,R14C31C.M0,CIC1/d_tmp_10">Data path</A> CIC1/SLICE_510 to CIC1/SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C31B.CLK to     R14C31B.Q0 <A href="#@comp:CIC1/SLICE_510">CIC1/SLICE_510</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.154<A href="#@net:CIC1/d_tmp_10:R14C31B.Q0:R14C31C.M0:0.154">     R14C31B.Q0 to R14C31C.M0    </A> <A href="#@net:CIC1/d_tmp_10">CIC1/d_tmp_10</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.707,RPLL.CLKOP,R14C31B.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_510:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.707<A href="#@net:osc_clk:RPLL.CLKOP:R14C31B.CLK:0.707">     RPLL.CLKOP to R14C31B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.707,RPLL.CLKOP,R14C31C.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.707<A href="#@net:osc_clk:RPLL.CLKOP:R14C31C.CLK:0.707">     RPLL.CLKOP to R14C31C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_509">CIC1/d_tmp_i0_i8</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_501">CIC1/d_d_tmp_i0_i8</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1/SLICE_509 to CIC1/SLICE_501 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.133,R14C30D.CLK,R14C30D.Q0,CIC1/SLICE_509:ROUTE, 0.154,R14C30D.Q0,R14C30C.M0,CIC1/d_tmp_8">Data path</A> CIC1/SLICE_509 to CIC1/SLICE_501:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C30D.CLK to     R14C30D.Q0 <A href="#@comp:CIC1/SLICE_509">CIC1/SLICE_509</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.154<A href="#@net:CIC1/d_tmp_8:R14C30D.Q0:R14C30C.M0:0.154">     R14C30D.Q0 to R14C30C.M0    </A> <A href="#@net:CIC1/d_tmp_8">CIC1/d_tmp_8</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.707,RPLL.CLKOP,R14C30D.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_509:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.707<A href="#@net:osc_clk:RPLL.CLKOP:R14C30D.CLK:0.707">     RPLL.CLKOP to R14C30D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.707,RPLL.CLKOP,R14C30C.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_501:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.707<A href="#@net:osc_clk:RPLL.CLKOP:R14C30C.CLK:0.707">     RPLL.CLKOP to R14C30C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.308ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_459">CIC1/d9_i0_i6</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_491">CIC1/d_d9_i0_i6</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay CIC1/SLICE_459 to CIC1/SLICE_491 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.133,R18C28A.CLK,R18C28A.Q0,CIC1/SLICE_459:ROUTE, 0.156,R18C28A.Q0,R18C26A.M0,CIC1/d9_6">Data path</A> CIC1/SLICE_459 to CIC1/SLICE_491:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C28A.CLK to     R18C28A.Q0 <A href="#@comp:CIC1/SLICE_459">CIC1/SLICE_459</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.156<A href="#@net:CIC1/d9_6:R18C28A.Q0:R18C26A.M0:0.156">     R18C28A.Q0 to R18C26A.M0    </A> <A href="#@net:CIC1/d9_6">CIC1/d9_6</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.707,RPLL.CLKOP,R18C28A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_459:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.707<A href="#@net:osc_clk:RPLL.CLKOP:R18C28A.CLK:0.707">     RPLL.CLKOP to R18C28A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.707,RPLL.CLKOP,R18C26A.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_491:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.707<A href="#@net:osc_clk:RPLL.CLKOP:R18C26A.CLK:0.707">     RPLL.CLKOP to R18C26A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.308ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_426">CIC1/d8_i0_i1</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_480">CIC1/d_d8_i0_i1</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay CIC1/SLICE_426 to CIC1/SLICE_480 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.133,R16C30B.CLK,R16C30B.Q0,CIC1/SLICE_426:ROUTE, 0.156,R16C30B.Q0,R16C28B.M0,CIC1/d8_1">Data path</A> CIC1/SLICE_426 to CIC1/SLICE_480:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C30B.CLK to     R16C30B.Q0 <A href="#@comp:CIC1/SLICE_426">CIC1/SLICE_426</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.156<A href="#@net:CIC1/d8_1:R16C30B.Q0:R16C28B.M0:0.156">     R16C30B.Q0 to R16C28B.M0    </A> <A href="#@net:CIC1/d8_1">CIC1/d8_1</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.707,RPLL.CLKOP,R16C30B.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.707<A href="#@net:osc_clk:RPLL.CLKOP:R16C30B.CLK:0.707">     RPLL.CLKOP to R16C30B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.707,RPLL.CLKOP,R16C28B.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_480:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.707<A href="#@net:osc_clk:RPLL.CLKOP:R16C28B.CLK:0.707">     RPLL.CLKOP to R16C28B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.308ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_505">CIC1/d_tmp_i0_i0</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_496">CIC1/d_d_tmp_i0_i0</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay CIC1/SLICE_505 to CIC1/SLICE_496 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.133,R14C28A.CLK,R14C28A.Q0,CIC1/SLICE_505:ROUTE, 0.156,R14C28A.Q0,R15C28A.M0,CIC1/d_tmp_0">Data path</A> CIC1/SLICE_505 to CIC1/SLICE_496:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C28A.CLK to     R14C28A.Q0 <A href="#@comp:CIC1/SLICE_505">CIC1/SLICE_505</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.156<A href="#@net:CIC1/d_tmp_0:R14C28A.Q0:R15C28A.M0:0.156">     R14C28A.Q0 to R15C28A.M0    </A> <A href="#@net:CIC1/d_tmp_0">CIC1/d_tmp_0</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.707,RPLL.CLKOP,R14C28A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.707<A href="#@net:osc_clk:RPLL.CLKOP:R14C28A.CLK:0.707">     RPLL.CLKOP to R14C28A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.707,RPLL.CLKOP,R15C28A.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_496:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.707<A href="#@net:osc_clk:RPLL.CLKOP:R15C28A.CLK:0.707">     RPLL.CLKOP to R15C28A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_tx1/SLICE_9">uart_tx1/UartClk_286_297__i1</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:uart_tx1/SLICE_9">uart_tx1/UartClk_286_297__i1</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay uart_tx1/SLICE_9 to uart_tx1/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.133,R21C2B.CLK,R21C2B.Q0,uart_tx1/SLICE_9:ROUTE, 0.130,R21C2B.Q0,R21C2B.A0,uart_tx1/n2:CTOF_DEL, 0.101,R21C2B.A0,R21C2B.F0,uart_tx1/SLICE_9:ROUTE, 0.000,R21C2B.F0,R21C2B.DI0,uart_tx1/n19">Data path</A> uart_tx1/SLICE_9 to uart_tx1/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R21C2B.CLK to      R21C2B.Q0 <A href="#@comp:uart_tx1/SLICE_9">uart_tx1/SLICE_9</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     0.130<A href="#@net:uart_tx1/n2:R21C2B.Q0:R21C2B.A0:0.130">      R21C2B.Q0 to R21C2B.A0     </A> <A href="#@net:uart_tx1/n2">uart_tx1/n2</A>
CTOF_DEL    ---     0.101      R21C2B.A0 to      R21C2B.F0 <A href="#@comp:uart_tx1/SLICE_9">uart_tx1/SLICE_9</A>
ROUTE         1     0.000<A href="#@net:uart_tx1/n19:R21C2B.F0:R21C2B.DI0:0.000">      R21C2B.F0 to R21C2B.DI0    </A> <A href="#@net:uart_tx1/n19">uart_tx1/n19</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.689,RPLL.CLKOP,R21C2B.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to uart_tx1/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.689<A href="#@net:osc_clk:RPLL.CLKOP:R21C2B.CLK:0.689">     RPLL.CLKOP to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.689,RPLL.CLKOP,R21C2B.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to uart_tx1/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.689<A href="#@net:osc_clk:RPLL.CLKOP:R21C2B.CLK:0.689">     RPLL.CLKOP to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_tx1/SLICE_10">uart_tx1/UartClk_286_297__i0</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:uart_tx1/SLICE_10">uart_tx1/UartClk_286_297__i0</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay uart_tx1/SLICE_10 to uart_tx1/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.133,R21C2A.CLK,R21C2A.Q1,uart_tx1/SLICE_10:ROUTE, 0.130,R21C2A.Q1,R21C2A.A1,uart_tx1/n3_adj_2157:CTOF_DEL, 0.101,R21C2A.A1,R21C2A.F1,uart_tx1/SLICE_10:ROUTE, 0.000,R21C2A.F1,R21C2A.DI1,uart_tx1/n20">Data path</A> uart_tx1/SLICE_10 to uart_tx1/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R21C2A.CLK to      R21C2A.Q1 <A href="#@comp:uart_tx1/SLICE_10">uart_tx1/SLICE_10</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     0.130<A href="#@net:uart_tx1/n3_adj_2157:R21C2A.Q1:R21C2A.A1:0.130">      R21C2A.Q1 to R21C2A.A1     </A> <A href="#@net:uart_tx1/n3_adj_2157">uart_tx1/n3_adj_2157</A>
CTOF_DEL    ---     0.101      R21C2A.A1 to      R21C2A.F1 <A href="#@comp:uart_tx1/SLICE_10">uart_tx1/SLICE_10</A>
ROUTE         1     0.000<A href="#@net:uart_tx1/n20:R21C2A.F1:R21C2A.DI1:0.000">      R21C2A.F1 to R21C2A.DI1    </A> <A href="#@net:uart_tx1/n20">uart_tx1/n20</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.689,RPLL.CLKOP,R21C2A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to uart_tx1/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.689<A href="#@net:osc_clk:RPLL.CLKOP:R21C2A.CLK:0.689">     RPLL.CLKOP to R21C2A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.689,RPLL.CLKOP,R21C2A.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to uart_tx1/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.689<A href="#@net:osc_clk:RPLL.CLKOP:R21C2A.CLK:0.689">     RPLL.CLKOP to R21C2A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk"></A>================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET "osc_clk" ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.059ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_750">Mixer1/RFInR_14</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:DiffOut">DiffOut</A>

   Data Path Delay:     1.447ns  (84.1% logic, 15.9% route), 2 logic levels.

   Clock Path Delay:    0.612ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.612ns delay PLL1/PLLInst_0 to Mixer1/SLICE_750 and
      1.447ns delay Mixer1/SLICE_750 to DiffOut (totaling 2.059ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to DiffOut by 2.059ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 0.612,RPLL.CLKOP,R2C18A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_750:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.612<A href="#@net:osc_clk:RPLL.CLKOP:R2C18A.CLK:0.612">     RPLL.CLKOP to R2C18A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.612   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R2C18A.CLK,R2C18A.Q1,Mixer1/SLICE_750:ROUTE, 0.230,R2C18A.Q1,127.PADDO,DiffOut_c:DOPAD_DEL, 1.084,127.PADDO,127.PAD,DiffOut">Data path</A> Mixer1/SLICE_750 to DiffOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C18A.CLK to      R2C18A.Q1 <A href="#@comp:Mixer1/SLICE_750">Mixer1/SLICE_750</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         9     0.230<A href="#@net:DiffOut_c:R2C18A.Q1:127.PADDO:0.230">      R2C18A.Q1 to 127.PADDO     </A> <A href="#@net:DiffOut_c">DiffOut_c</A>
DOPAD_DEL   ---     1.084      127.PADDO to        127.PAD <A href="#@comp:DiffOut">DiffOut</A>
                  --------
                    1.447   (84.1% logic, 15.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.077ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_753">Mixer1/MixerOutSin_i6</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[5]">MixerOutSin[5]</A>

   Data Path Delay:     1.483ns  (82.1% logic, 17.9% route), 2 logic levels.

   Clock Path Delay:    0.594ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.594ns delay PLL1/PLLInst_0 to Mixer1/SLICE_753 and
      1.483ns delay Mixer1/SLICE_753 to MixerOutSin[5] (totaling 2.077ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[5] by 2.077ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 0.594,RPLL.CLKOP,R23C31C.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_753:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.594<A href="#@net:osc_clk:RPLL.CLKOP:R23C31C.CLK:0.594">     RPLL.CLKOP to R23C31C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.594   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R23C31C.CLK,R23C31C.Q1,Mixer1/SLICE_753:ROUTE, 0.266,R23C31C.Q1,63.PADDO,MixerOutSin_c_5:DOPAD_DEL, 1.084,63.PADDO,63.PAD,MixerOutSin[5]">Data path</A> Mixer1/SLICE_753 to MixerOutSin[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C31C.CLK to     R23C31C.Q1 <A href="#@comp:Mixer1/SLICE_753">Mixer1/SLICE_753</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.266<A href="#@net:MixerOutSin_c_5:R23C31C.Q1:63.PADDO:0.266">     R23C31C.Q1 to 63.PADDO      </A> <A href="#@net:MixerOutSin_c_5">MixerOutSin_c_5</A>
DOPAD_DEL   ---     1.084       63.PADDO to         63.PAD <A href="#@comp:MixerOutSin[5]">MixerOutSin[5]</A>
                  --------
                    1.483   (82.1% logic, 17.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.131ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_753">Mixer1/MixerOutSin_i5</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[4]">MixerOutSin[4]</A>

   Data Path Delay:     1.537ns  (79.2% logic, 20.8% route), 2 logic levels.

   Clock Path Delay:    0.594ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.594ns delay PLL1/PLLInst_0 to Mixer1/SLICE_753 and
      1.537ns delay Mixer1/SLICE_753 to MixerOutSin[4] (totaling 2.131ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[4] by 2.131ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 0.594,RPLL.CLKOP,R23C31C.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_753:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.594<A href="#@net:osc_clk:RPLL.CLKOP:R23C31C.CLK:0.594">     RPLL.CLKOP to R23C31C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.594   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R23C31C.CLK,R23C31C.Q0,Mixer1/SLICE_753:ROUTE, 0.320,R23C31C.Q0,60.PADDO,MixerOutSin_c_4:DOPAD_DEL, 1.084,60.PADDO,60.PAD,MixerOutSin[4]">Data path</A> Mixer1/SLICE_753 to MixerOutSin[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C31C.CLK to     R23C31C.Q0 <A href="#@comp:Mixer1/SLICE_753">Mixer1/SLICE_753</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.320<A href="#@net:MixerOutSin_c_4:R23C31C.Q0:60.PADDO:0.320">     R23C31C.Q0 to 60.PADDO      </A> <A href="#@net:MixerOutSin_c_4">MixerOutSin_c_4</A>
DOPAD_DEL   ---     1.084       60.PADDO to         60.PAD <A href="#@comp:MixerOutSin[4]">MixerOutSin[4]</A>
                  --------
                    1.537   (79.2% logic, 20.8% route), 2 logic levels.


Passed:  The following path meets requirements by 2.132ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_754">Mixer1/MixerOutSin_i7</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[6]">MixerOutSin[6]</A>

   Data Path Delay:     1.538ns  (79.1% logic, 20.9% route), 2 logic levels.

   Clock Path Delay:    0.594ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.594ns delay PLL1/PLLInst_0 to Mixer1/SLICE_754 and
      1.538ns delay Mixer1/SLICE_754 to MixerOutSin[6] (totaling 2.132ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[6] by 2.132ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 0.594,RPLL.CLKOP,R23C33D.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_754:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.594<A href="#@net:osc_clk:RPLL.CLKOP:R23C33D.CLK:0.594">     RPLL.CLKOP to R23C33D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.594   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R23C33D.CLK,R23C33D.Q0,Mixer1/SLICE_754:ROUTE, 0.321,R23C33D.Q0,65.PADDO,MixerOutSin_c_6:DOPAD_DEL, 1.084,65.PADDO,65.PAD,MixerOutSin[6]">Data path</A> Mixer1/SLICE_754 to MixerOutSin[6]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C33D.CLK to     R23C33D.Q0 <A href="#@comp:Mixer1/SLICE_754">Mixer1/SLICE_754</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.321<A href="#@net:MixerOutSin_c_6:R23C33D.Q0:65.PADDO:0.321">     R23C33D.Q0 to 65.PADDO      </A> <A href="#@net:MixerOutSin_c_6">MixerOutSin_c_6</A>
DOPAD_DEL   ---     1.084       65.PADDO to         65.PAD <A href="#@comp:MixerOutSin[6]">MixerOutSin[6]</A>
                  --------
                    1.538   (79.1% logic, 20.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.212ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_751">Mixer1/MixerOutSin_i2</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[1]">MixerOutSin[1]</A>

   Data Path Delay:     1.618ns  (75.2% logic, 24.8% route), 2 logic levels.

   Clock Path Delay:    0.594ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.594ns delay PLL1/PLLInst_0 to Mixer1/SLICE_751 and
      1.618ns delay Mixer1/SLICE_751 to MixerOutSin[1] (totaling 2.212ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[1] by 2.212ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 0.594,RPLL.CLKOP,R22C32B.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_751:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.594<A href="#@net:osc_clk:RPLL.CLKOP:R22C32B.CLK:0.594">     RPLL.CLKOP to R22C32B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.594   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R22C32B.CLK,R22C32B.Q1,Mixer1/SLICE_751:ROUTE, 0.401,R22C32B.Q1,61.PADDO,MixerOutSin_c_1:DOPAD_DEL, 1.084,61.PADDO,61.PAD,MixerOutSin[1]">Data path</A> Mixer1/SLICE_751 to MixerOutSin[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C32B.CLK to     R22C32B.Q1 <A href="#@comp:Mixer1/SLICE_751">Mixer1/SLICE_751</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.401<A href="#@net:MixerOutSin_c_1:R22C32B.Q1:61.PADDO:0.401">     R22C32B.Q1 to 61.PADDO      </A> <A href="#@net:MixerOutSin_c_1">MixerOutSin_c_1</A>
DOPAD_DEL   ---     1.084       61.PADDO to         61.PAD <A href="#@comp:MixerOutSin[1]">MixerOutSin[1]</A>
                  --------
                    1.618   (75.2% logic, 24.8% route), 2 logic levels.


Passed:  The following path meets requirements by 2.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_751">Mixer1/MixerOutSin_i1</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[0]">MixerOutSin[0]</A>

   Data Path Delay:     1.643ns  (74.1% logic, 25.9% route), 2 logic levels.

   Clock Path Delay:    0.594ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.594ns delay PLL1/PLLInst_0 to Mixer1/SLICE_751 and
      1.643ns delay Mixer1/SLICE_751 to MixerOutSin[0] (totaling 2.237ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[0] by 2.237ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 0.594,RPLL.CLKOP,R22C32B.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_751:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.594<A href="#@net:osc_clk:RPLL.CLKOP:R22C32B.CLK:0.594">     RPLL.CLKOP to R22C32B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.594   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R22C32B.CLK,R22C32B.Q0,Mixer1/SLICE_751:ROUTE, 0.426,R22C32B.Q0,59.PADDO,MixerOutSin_c_0:DOPAD_DEL, 1.084,59.PADDO,59.PAD,MixerOutSin[0]">Data path</A> Mixer1/SLICE_751 to MixerOutSin[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C32B.CLK to     R22C32B.Q0 <A href="#@comp:Mixer1/SLICE_751">Mixer1/SLICE_751</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     0.426<A href="#@net:MixerOutSin_c_0:R22C32B.Q0:59.PADDO:0.426">     R22C32B.Q0 to 59.PADDO      </A> <A href="#@net:MixerOutSin_c_0">MixerOutSin_c_0</A>
DOPAD_DEL   ---     1.084       59.PADDO to         59.PAD <A href="#@comp:MixerOutSin[0]">MixerOutSin[0]</A>
                  --------
                    1.643   (74.1% logic, 25.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.271ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_752">Mixer1/MixerOutSin_i3</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[2]">MixerOutSin[2]</A>

   Data Path Delay:     1.677ns  (72.6% logic, 27.4% route), 2 logic levels.

   Clock Path Delay:    0.594ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.594ns delay PLL1/PLLInst_0 to Mixer1/SLICE_752 and
      1.677ns delay Mixer1/SLICE_752 to MixerOutSin[2] (totaling 2.271ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[2] by 2.271ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 0.594,RPLL.CLKOP,R23C33C.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_752:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.594<A href="#@net:osc_clk:RPLL.CLKOP:R23C33C.CLK:0.594">     RPLL.CLKOP to R23C33C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.594   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R23C33C.CLK,R23C33C.Q0,Mixer1/SLICE_752:ROUTE, 0.460,R23C33C.Q0,69.PADDO,MixerOutSin_c_2:DOPAD_DEL, 1.084,69.PADDO,69.PAD,MixerOutSin[2]">Data path</A> Mixer1/SLICE_752 to MixerOutSin[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C33C.CLK to     R23C33C.Q0 <A href="#@comp:Mixer1/SLICE_752">Mixer1/SLICE_752</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.460<A href="#@net:MixerOutSin_c_2:R23C33C.Q0:69.PADDO:0.460">     R23C33C.Q0 to 69.PADDO      </A> <A href="#@net:MixerOutSin_c_2">MixerOutSin_c_2</A>
DOPAD_DEL   ---     1.084       69.PADDO to         69.PAD <A href="#@comp:MixerOutSin[2]">MixerOutSin[2]</A>
                  --------
                    1.677   (72.6% logic, 27.4% route), 2 logic levels.


Passed:  The following path meets requirements by 2.416ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_752">Mixer1/MixerOutSin_i4</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[3]">MixerOutSin[3]</A>

   Data Path Delay:     1.822ns  (66.8% logic, 33.2% route), 2 logic levels.

   Clock Path Delay:    0.594ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.594ns delay PLL1/PLLInst_0 to Mixer1/SLICE_752 and
      1.822ns delay Mixer1/SLICE_752 to MixerOutSin[3] (totaling 2.416ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[3] by 2.416ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 0.594,RPLL.CLKOP,R23C33C.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_752:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.594<A href="#@net:osc_clk:RPLL.CLKOP:R23C33C.CLK:0.594">     RPLL.CLKOP to R23C33C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.594   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R23C33C.CLK,R23C33C.Q1,Mixer1/SLICE_752:ROUTE, 0.605,R23C33C.Q1,68.PADDO,MixerOutSin_c_3:DOPAD_DEL, 1.084,68.PADDO,68.PAD,MixerOutSin[3]">Data path</A> Mixer1/SLICE_752 to MixerOutSin[3]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C33C.CLK to     R23C33C.Q1 <A href="#@comp:Mixer1/SLICE_752">Mixer1/SLICE_752</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.605<A href="#@net:MixerOutSin_c_3:R23C33C.Q1:68.PADDO:0.605">     R23C33C.Q1 to 68.PADDO      </A> <A href="#@net:MixerOutSin_c_3">MixerOutSin_c_3</A>
DOPAD_DEL   ---     1.084       68.PADDO to         68.PAD <A href="#@comp:MixerOutSin[3]">MixerOutSin[3]</A>
                  --------
                    1.822   (66.8% logic, 33.2% route), 2 logic levels.


Passed:  The following path meets requirements by 2.425ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_754">Mixer1/MixerOutSin_i8</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[7]">MixerOutSin[7]</A>

   Data Path Delay:     1.831ns  (66.5% logic, 33.5% route), 2 logic levels.

   Clock Path Delay:    0.594ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.594ns delay PLL1/PLLInst_0 to Mixer1/SLICE_754 and
      1.831ns delay Mixer1/SLICE_754 to MixerOutSin[7] (totaling 2.425ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[7] by 2.425ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 0.594,RPLL.CLKOP,R23C33D.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_754:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.594<A href="#@net:osc_clk:RPLL.CLKOP:R23C33D.CLK:0.594">     RPLL.CLKOP to R23C33D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.594   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R23C33D.CLK,R23C33D.Q1,Mixer1/SLICE_754:ROUTE, 0.614,R23C33D.Q1,67.PADDO,MixerOutSin_c_7:DOPAD_DEL, 1.084,67.PADDO,67.PAD,MixerOutSin[7]">Data path</A> Mixer1/SLICE_754 to MixerOutSin[7]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C33D.CLK to     R23C33D.Q1 <A href="#@comp:Mixer1/SLICE_754">Mixer1/SLICE_754</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE        10     0.614<A href="#@net:MixerOutSin_c_7:R23C33D.Q1:67.PADDO:0.614">     R23C33D.Q1 to 67.PADDO      </A> <A href="#@net:MixerOutSin_c_7">MixerOutSin_c_7</A>
DOPAD_DEL   ---     1.084       67.PADDO to         67.PAD <A href="#@comp:MixerOutSin[7]">MixerOutSin[7]</A>
                  --------
                    1.831   (66.5% logic, 33.5% route), 2 logic levels.


Passed:  The following path meets requirements by 2.721ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_760">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOut">PWMOut</A>

   Data Path Delay:     2.109ns  (57.7% logic, 42.3% route), 2 logic levels.

   Clock Path Delay:    0.612ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.612ns delay PLL1/PLLInst_0 to PWM1/SLICE_760 and
      2.109ns delay PWM1/SLICE_760 to PWMOut (totaling 2.721ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to PWMOut by 2.721ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 0.612,RPLL.CLKOP,R12C24D.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to PWM1/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       180     0.612<A href="#@net:osc_clk:RPLL.CLKOP:R12C24D.CLK:0.612">     RPLL.CLKOP to R12C24D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.612   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R12C24D.CLK,R12C24D.Q0,PWM1/SLICE_760:ROUTE, 0.892,R12C24D.Q0,43.PADDO,PWMOut_c:DOPAD_DEL, 1.084,43.PADDO,43.PAD,PWMOut">Data path</A> PWM1/SLICE_760 to PWMOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C24D.CLK to     R12C24D.Q0 <A href="#@comp:PWM1/SLICE_760">PWM1/SLICE_760</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     0.892<A href="#@net:PWMOut_c:R12C24D.Q0:43.PADDO:0.892">     R12C24D.Q0 to 43.PADDO      </A> <A href="#@net:PWMOut_c">PWMOut_c</A>
DOPAD_DEL   ---     1.084       43.PADDO to         43.PAD <A href="#@comp:PWMOut">PWMOut</A>
                  --------
                    2.109   (57.7% logic, 42.3% route), 2 logic levels.

Report:    2.059ns is the maximum offset for this preference.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 120.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.303 ns|   1  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 10.000000 ns      |             |             |
CLKNET "osc_clk" ;                      |     0.000 ns|     2.059 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: <A href="#@net:XIn_c">XIn_c</A>   Source: XIn.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:osc_clk">osc_clk</A>   Source: PLL1/PLLInst_0.CLKOP   Loads: 180
   Covered under: FREQUENCY NET "osc_clk" 120.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:osc_clk_derived_991">osc_clk_derived_991</A>   Source: CIC1/SLICE_770.Q0
      Covered under: FREQUENCY NET "osc_clk" 120.000000 MHz ;   Transfers: 8

Clock Domain: <A href="#@net:osc_clk_derived_991">osc_clk_derived_991</A>   Source: CIC1/SLICE_770.Q0   Loads: 524
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>   Source: uart_tx1/SLICE_9.Q1   Loads: 42
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3565 paths, 1 nets, and 1751 connections (33.31% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
