ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/main.c"
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB344:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "usbd_cdc_if.h"
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 2


  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** #define DMABUFLEN 2048
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  45:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc1;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** TIM_HandleTypeDef htim8;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE BEGIN PV */
  50:Core/Src/main.c **** uint16_t dmaBuffer[DMABUFLEN];
  51:Core/Src/main.c **** uint8_t dataReady = 0;
  52:Core/Src/main.c **** uint8_t dataHalfReady = 0;
  53:Core/Src/main.c **** uint16_t *bufPointer;
  54:Core/Src/main.c **** /* USER CODE END PV */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  57:Core/Src/main.c **** void SystemClock_Config(void);
  58:Core/Src/main.c **** static void MX_GPIO_Init(void);
  59:Core/Src/main.c **** static void MX_DMA_Init(void);
  60:Core/Src/main.c **** static void MX_ADC1_Init(void);
  61:Core/Src/main.c **** static void MX_TIM8_Init(void);
  62:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END PFP */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  67:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* USER CODE END 0 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /**
  72:Core/Src/main.c ****   * @brief  The application entry point.
  73:Core/Src/main.c ****   * @retval int
  74:Core/Src/main.c ****   */
  75:Core/Src/main.c **** int main(void)
  76:Core/Src/main.c **** {
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END 1 */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  85:Core/Src/main.c ****   HAL_Init();
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* USER CODE END Init */
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 3


  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Configure the system clock */
  92:Core/Src/main.c ****   SystemClock_Config();
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE END SysInit */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* Initialize all configured peripherals */
  99:Core/Src/main.c ****   MX_GPIO_Init();
 100:Core/Src/main.c ****   MX_DMA_Init();
 101:Core/Src/main.c ****   MX_ADC1_Init();
 102:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 103:Core/Src/main.c ****   MX_TIM8_Init();
 104:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 105:Core/Src/main.c ****   HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 106:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)dmaBuffer, DMABUFLEN);
 107:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim8);
 108:Core/Src/main.c ****   
 109:Core/Src/main.c ****   /* USER CODE END 2 */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* Infinite loop */
 112:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 113:Core/Src/main.c ****   while (1)
 114:Core/Src/main.c ****   {
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****     if (dataReady == 1){
 117:Core/Src/main.c ****       HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
 118:Core/Src/main.c ****       CDC_Transmit_FS((uint8_t*)bufPointer, 2048);
 119:Core/Src/main.c ****       dataReady = 0;
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****     }
 122:Core/Src/main.c ****     /* USER CODE END WHILE */
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 125:Core/Src/main.c ****   }
 126:Core/Src/main.c ****   /* USER CODE END 3 */
 127:Core/Src/main.c **** }
 128:Core/Src/main.c **** 
 129:Core/Src/main.c **** /**
 130:Core/Src/main.c ****   * @brief System Clock Configuration
 131:Core/Src/main.c ****   * @retval None
 132:Core/Src/main.c ****   */
 133:Core/Src/main.c **** void SystemClock_Config(void)
 134:Core/Src/main.c **** {
 135:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 136:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /** Supply configuration update enable
 139:Core/Src/main.c ****   */
 140:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 143:Core/Src/main.c ****   */
 144:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 145:Core/Src/main.c **** 
 146:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 4


 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 149:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 150:Core/Src/main.c ****   */
 151:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 153:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 154:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 16;
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 165:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 166:Core/Src/main.c ****   {
 167:Core/Src/main.c ****     Error_Handler();
 168:Core/Src/main.c ****   }
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 171:Core/Src/main.c ****   */
 172:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 173:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 174:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 175:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 176:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV2;
 177:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 178:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 179:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 180:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 181:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 184:Core/Src/main.c ****   {
 185:Core/Src/main.c ****     Error_Handler();
 186:Core/Src/main.c ****   }
 187:Core/Src/main.c **** }
 188:Core/Src/main.c **** 
 189:Core/Src/main.c **** /**
 190:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 191:Core/Src/main.c ****   * @param None
 192:Core/Src/main.c ****   * @retval None
 193:Core/Src/main.c ****   */
 194:Core/Src/main.c **** static void MX_ADC1_Init(void)
 195:Core/Src/main.c **** {
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 202:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 203:Core/Src/main.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 5


 204:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /** Common config
 209:Core/Src/main.c ****   */
 210:Core/Src/main.c ****   hadc1.Instance = ADC1;
 211:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 212:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 213:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 214:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 215:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 216:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 217:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T8_TRGO;
 218:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 219:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 220:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 221:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 222:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 223:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = 1;
 224:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 225:Core/Src/main.c ****   {
 226:Core/Src/main.c ****     Error_Handler();
 227:Core/Src/main.c ****   }
 228:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 229:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 230:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 231:Core/Src/main.c ****   {
 232:Core/Src/main.c ****     Error_Handler();
 233:Core/Src/main.c ****   }
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /** Configure the ADC multi-mode
 236:Core/Src/main.c ****   */
 237:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 238:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 239:Core/Src/main.c ****   {
 240:Core/Src/main.c ****     Error_Handler();
 241:Core/Src/main.c ****   }
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   /** Configure Regular Channel
 244:Core/Src/main.c ****   */
 245:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_3;
 246:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 247:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 248:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 249:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 250:Core/Src/main.c ****   sConfig.Offset = 0;
 251:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 252:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 253:Core/Src/main.c ****   {
 254:Core/Src/main.c ****     Error_Handler();
 255:Core/Src/main.c ****   }
 256:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 259:Core/Src/main.c **** 
 260:Core/Src/main.c **** }
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 6


 261:Core/Src/main.c **** 
 262:Core/Src/main.c **** /**
 263:Core/Src/main.c ****   * @brief TIM8 Initialization Function
 264:Core/Src/main.c ****   * @param None
 265:Core/Src/main.c ****   * @retval None
 266:Core/Src/main.c ****   */
 267:Core/Src/main.c **** static void MX_TIM8_Init(void)
 268:Core/Src/main.c **** {
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 0 */
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****   /* USER CODE END TIM8_Init 0 */
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 275:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 1 */
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****   /* USER CODE END TIM8_Init 1 */
 280:Core/Src/main.c ****   htim8.Instance = TIM8;
 281:Core/Src/main.c ****   htim8.Init.Prescaler = 28000-1;
 282:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 283:Core/Src/main.c ****   htim8.Init.Period = 1000-1;
 284:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 285:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 286:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 287:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 288:Core/Src/main.c ****   {
 289:Core/Src/main.c ****     Error_Handler();
 290:Core/Src/main.c ****   }
 291:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 292:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 293:Core/Src/main.c ****   {
 294:Core/Src/main.c ****     Error_Handler();
 295:Core/Src/main.c ****   }
 296:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 297:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 298:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 299:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 300:Core/Src/main.c ****   {
 301:Core/Src/main.c ****     Error_Handler();
 302:Core/Src/main.c ****   }
 303:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   /* USER CODE END TIM8_Init 2 */
 306:Core/Src/main.c **** 
 307:Core/Src/main.c **** }
 308:Core/Src/main.c **** 
 309:Core/Src/main.c **** /**
 310:Core/Src/main.c ****   * Enable DMA controller clock
 311:Core/Src/main.c ****   */
 312:Core/Src/main.c **** static void MX_DMA_Init(void)
 313:Core/Src/main.c **** {
 314:Core/Src/main.c **** 
 315:Core/Src/main.c ****   /* DMA controller clock enable */
 316:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 317:Core/Src/main.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 7


 318:Core/Src/main.c ****   /* DMA interrupt init */
 319:Core/Src/main.c ****   /* DMA1_Stream0_IRQn interrupt configuration */
 320:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 321:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 322:Core/Src/main.c **** 
 323:Core/Src/main.c **** }
 324:Core/Src/main.c **** 
 325:Core/Src/main.c **** /**
 326:Core/Src/main.c ****   * @brief GPIO Initialization Function
 327:Core/Src/main.c ****   * @param None
 328:Core/Src/main.c ****   * @retval None
 329:Core/Src/main.c ****   */
 330:Core/Src/main.c **** static void MX_GPIO_Init(void)
 331:Core/Src/main.c **** {
  27              		.loc 1 331 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 30B5     		push	{r4, r5, lr}
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 89B0     		sub	sp, sp, #36
  37              		.cfi_def_cfa_offset 48
 332:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  38              		.loc 1 332 3 view .LVU1
  39              		.loc 1 332 20 is_stmt 0 view .LVU2
  40 0004 0024     		movs	r4, #0
  41 0006 0394     		str	r4, [sp, #12]
  42 0008 0494     		str	r4, [sp, #16]
  43 000a 0594     		str	r4, [sp, #20]
  44 000c 0694     		str	r4, [sp, #24]
  45 000e 0794     		str	r4, [sp, #28]
 333:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 334:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 335:Core/Src/main.c **** 
 336:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 337:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  46              		.loc 1 337 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 337 3 view .LVU4
  49              		.loc 1 337 3 view .LVU5
  50 0010 154B     		ldr	r3, .L3
  51 0012 D3F8E020 		ldr	r2, [r3, #224]
  52 0016 42F01002 		orr	r2, r2, #16
  53 001a C3F8E020 		str	r2, [r3, #224]
  54              		.loc 1 337 3 view .LVU6
  55 001e D3F8E020 		ldr	r2, [r3, #224]
  56 0022 02F01002 		and	r2, r2, #16
  57 0026 0192     		str	r2, [sp, #4]
  58              		.loc 1 337 3 view .LVU7
  59 0028 019A     		ldr	r2, [sp, #4]
  60              	.LBE4:
  61              		.loc 1 337 3 view .LVU8
 338:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  62              		.loc 1 338 3 view .LVU9
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 8


  63              	.LBB5:
  64              		.loc 1 338 3 view .LVU10
  65              		.loc 1 338 3 view .LVU11
  66 002a D3F8E020 		ldr	r2, [r3, #224]
  67 002e 42F00102 		orr	r2, r2, #1
  68 0032 C3F8E020 		str	r2, [r3, #224]
  69              		.loc 1 338 3 view .LVU12
  70 0036 D3F8E030 		ldr	r3, [r3, #224]
  71 003a 03F00103 		and	r3, r3, #1
  72 003e 0293     		str	r3, [sp, #8]
  73              		.loc 1 338 3 view .LVU13
  74 0040 029B     		ldr	r3, [sp, #8]
  75              	.LBE5:
  76              		.loc 1 338 3 view .LVU14
 339:Core/Src/main.c **** 
 340:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 341:Core/Src/main.c ****   HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
  77              		.loc 1 341 3 view .LVU15
  78 0042 0A4D     		ldr	r5, .L3+4
  79 0044 2246     		mov	r2, r4
  80 0046 0421     		movs	r1, #4
  81 0048 2846     		mov	r0, r5
  82 004a FFF7FEFF 		bl	HAL_GPIO_WritePin
  83              	.LVL0:
 342:Core/Src/main.c **** 
 343:Core/Src/main.c ****   /*Configure GPIO pin : GREEN_LED_Pin */
 344:Core/Src/main.c ****   GPIO_InitStruct.Pin = GREEN_LED_Pin;
  84              		.loc 1 344 3 view .LVU16
  85              		.loc 1 344 23 is_stmt 0 view .LVU17
  86 004e 0423     		movs	r3, #4
  87 0050 0393     		str	r3, [sp, #12]
 345:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  88              		.loc 1 345 3 is_stmt 1 view .LVU18
  89              		.loc 1 345 24 is_stmt 0 view .LVU19
  90 0052 0123     		movs	r3, #1
  91 0054 0493     		str	r3, [sp, #16]
 346:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  92              		.loc 1 346 3 is_stmt 1 view .LVU20
  93              		.loc 1 346 24 is_stmt 0 view .LVU21
  94 0056 0594     		str	r4, [sp, #20]
 347:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  95              		.loc 1 347 3 is_stmt 1 view .LVU22
  96              		.loc 1 347 25 is_stmt 0 view .LVU23
  97 0058 0694     		str	r4, [sp, #24]
 348:Core/Src/main.c ****   HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
  98              		.loc 1 348 3 is_stmt 1 view .LVU24
  99 005a 03A9     		add	r1, sp, #12
 100 005c 2846     		mov	r0, r5
 101 005e FFF7FEFF 		bl	HAL_GPIO_Init
 102              	.LVL1:
 349:Core/Src/main.c **** 
 350:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 351:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 352:Core/Src/main.c **** }
 103              		.loc 1 352 1 is_stmt 0 view .LVU25
 104 0062 09B0     		add	sp, sp, #36
 105              		.cfi_def_cfa_offset 12
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 9


 106              		@ sp needed
 107 0064 30BD     		pop	{r4, r5, pc}
 108              	.L4:
 109 0066 00BF     		.align	2
 110              	.L3:
 111 0068 00440258 		.word	1476543488
 112 006c 00100258 		.word	1476530176
 113              		.cfi_endproc
 114              	.LFE344:
 116              		.section	.text.MX_DMA_Init,"ax",%progbits
 117              		.align	1
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 122              	MX_DMA_Init:
 123              	.LFB343:
 313:Core/Src/main.c **** 
 124              		.loc 1 313 1 is_stmt 1 view -0
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 8
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128 0000 00B5     		push	{lr}
 129              		.cfi_def_cfa_offset 4
 130              		.cfi_offset 14, -4
 131 0002 83B0     		sub	sp, sp, #12
 132              		.cfi_def_cfa_offset 16
 316:Core/Src/main.c **** 
 133              		.loc 1 316 3 view .LVU27
 134              	.LBB6:
 316:Core/Src/main.c **** 
 135              		.loc 1 316 3 view .LVU28
 316:Core/Src/main.c **** 
 136              		.loc 1 316 3 view .LVU29
 137 0004 0B4B     		ldr	r3, .L7
 138 0006 D3F8D820 		ldr	r2, [r3, #216]
 139 000a 42F00102 		orr	r2, r2, #1
 140 000e C3F8D820 		str	r2, [r3, #216]
 316:Core/Src/main.c **** 
 141              		.loc 1 316 3 view .LVU30
 142 0012 D3F8D830 		ldr	r3, [r3, #216]
 143 0016 03F00103 		and	r3, r3, #1
 144 001a 0193     		str	r3, [sp, #4]
 316:Core/Src/main.c **** 
 145              		.loc 1 316 3 view .LVU31
 146 001c 019B     		ldr	r3, [sp, #4]
 147              	.LBE6:
 316:Core/Src/main.c **** 
 148              		.loc 1 316 3 view .LVU32
 320:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 149              		.loc 1 320 3 view .LVU33
 150 001e 0022     		movs	r2, #0
 151 0020 1146     		mov	r1, r2
 152 0022 0B20     		movs	r0, #11
 153 0024 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 154              	.LVL2:
 321:Core/Src/main.c **** 
 155              		.loc 1 321 3 view .LVU34
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 10


 156 0028 0B20     		movs	r0, #11
 157 002a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 158              	.LVL3:
 323:Core/Src/main.c **** 
 159              		.loc 1 323 1 is_stmt 0 view .LVU35
 160 002e 03B0     		add	sp, sp, #12
 161              		.cfi_def_cfa_offset 4
 162              		@ sp needed
 163 0030 5DF804FB 		ldr	pc, [sp], #4
 164              	.L8:
 165              		.align	2
 166              	.L7:
 167 0034 00440258 		.word	1476543488
 168              		.cfi_endproc
 169              	.LFE343:
 171              		.section	.text.HAL_ADC_ConvCpltCallback,"ax",%progbits
 172              		.align	1
 173              		.global	HAL_ADC_ConvCpltCallback
 174              		.syntax unified
 175              		.thumb
 176              		.thumb_func
 178              	HAL_ADC_ConvCpltCallback:
 179              	.LVL4:
 180              	.LFB345:
 353:Core/Src/main.c **** 
 354:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 355:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 181              		.loc 1 355 55 is_stmt 1 view -0
 182              		.cfi_startproc
 183              		@ args = 0, pretend = 0, frame = 0
 184              		@ frame_needed = 0, uses_anonymous_args = 0
 185              		.loc 1 355 55 is_stmt 0 view .LVU37
 186 0000 08B5     		push	{r3, lr}
 187              		.cfi_def_cfa_offset 8
 188              		.cfi_offset 3, -8
 189              		.cfi_offset 14, -4
 356:Core/Src/main.c **** 
 357:Core/Src/main.c ****   //HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
 358:Core/Src/main.c ****   bufPointer = &dmaBuffer[DMABUFLEN/2];
 190              		.loc 1 358 3 is_stmt 1 view .LVU38
 191              		.loc 1 358 14 is_stmt 0 view .LVU39
 192 0002 0749     		ldr	r1, .L11
 193 0004 074B     		ldr	r3, .L11+4
 194 0006 1960     		str	r1, [r3]
 359:Core/Src/main.c ****   dataReady = 1;
 195              		.loc 1 359 3 is_stmt 1 view .LVU40
 196              		.loc 1 359 13 is_stmt 0 view .LVU41
 197 0008 074B     		ldr	r3, .L11+8
 198 000a 0122     		movs	r2, #1
 199 000c 1A70     		strb	r2, [r3]
 360:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)dmaBuffer, DMABUFLEN);
 200              		.loc 1 360 3 is_stmt 1 view .LVU42
 201 000e 4FF40062 		mov	r2, #2048
 202 0012 A1F50061 		sub	r1, r1, #2048
 203 0016 0548     		ldr	r0, .L11+12
 204              	.LVL5:
 205              		.loc 1 360 3 is_stmt 0 view .LVU43
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 11


 206 0018 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 207              	.LVL6:
 361:Core/Src/main.c **** }
 208              		.loc 1 361 1 view .LVU44
 209 001c 08BD     		pop	{r3, pc}
 210              	.L12:
 211 001e 00BF     		.align	2
 212              	.L11:
 213 0020 00080000 		.word	dmaBuffer+2048
 214 0024 00000000 		.word	bufPointer
 215 0028 00000000 		.word	dataReady
 216 002c 00000000 		.word	hadc1
 217              		.cfi_endproc
 218              	.LFE345:
 220              		.section	.text.HAL_ADC_ConvHalfCpltCallback,"ax",%progbits
 221              		.align	1
 222              		.global	HAL_ADC_ConvHalfCpltCallback
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 227              	HAL_ADC_ConvHalfCpltCallback:
 228              	.LVL7:
 229              	.LFB346:
 362:Core/Src/main.c **** 
 363:Core/Src/main.c **** void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc){
 230              		.loc 1 363 59 is_stmt 1 view -0
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 0
 233              		@ frame_needed = 0, uses_anonymous_args = 0
 234              		@ link register save eliminated.
 364:Core/Src/main.c **** 
 365:Core/Src/main.c ****   //HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
 366:Core/Src/main.c ****   bufPointer = &dmaBuffer[0];
 235              		.loc 1 366 3 view .LVU46
 236              		.loc 1 366 14 is_stmt 0 view .LVU47
 237 0000 034B     		ldr	r3, .L14
 238 0002 044A     		ldr	r2, .L14+4
 239 0004 1A60     		str	r2, [r3]
 367:Core/Src/main.c ****   dataReady = 1;
 240              		.loc 1 367 3 is_stmt 1 view .LVU48
 241              		.loc 1 367 13 is_stmt 0 view .LVU49
 242 0006 044B     		ldr	r3, .L14+8
 243 0008 0122     		movs	r2, #1
 244 000a 1A70     		strb	r2, [r3]
 368:Core/Src/main.c ****   
 369:Core/Src/main.c **** }
 245              		.loc 1 369 1 view .LVU50
 246 000c 7047     		bx	lr
 247              	.L15:
 248 000e 00BF     		.align	2
 249              	.L14:
 250 0010 00000000 		.word	bufPointer
 251 0014 00000000 		.word	dmaBuffer
 252 0018 00000000 		.word	dataReady
 253              		.cfi_endproc
 254              	.LFE346:
 256              		.section	.text.Error_Handler,"ax",%progbits
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 12


 257              		.align	1
 258              		.global	Error_Handler
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 263              	Error_Handler:
 264              	.LFB347:
 370:Core/Src/main.c **** /* USER CODE END 4 */
 371:Core/Src/main.c **** 
 372:Core/Src/main.c **** /**
 373:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 374:Core/Src/main.c ****   * @retval None
 375:Core/Src/main.c ****   */
 376:Core/Src/main.c **** void Error_Handler(void)
 377:Core/Src/main.c **** {
 265              		.loc 1 377 1 is_stmt 1 view -0
 266              		.cfi_startproc
 267              		@ Volatile: function does not return.
 268              		@ args = 0, pretend = 0, frame = 0
 269              		@ frame_needed = 0, uses_anonymous_args = 0
 270              		@ link register save eliminated.
 378:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 379:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 380:Core/Src/main.c ****   __disable_irq();
 271              		.loc 1 380 3 view .LVU52
 272              	.LBB7:
 273              	.LBI7:
 274              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 13


  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 14


  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 15


 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 16


 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 275              		.loc 2 207 27 view .LVU53
 276              	.LBB8:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 277              		.loc 2 209 3 view .LVU54
 278              		.syntax unified
 279              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 280 0000 72B6     		cpsid i
 281              	@ 0 "" 2
 282              		.thumb
 283              		.syntax unified
 284              	.L17:
 285              	.LBE8:
 286              	.LBE7:
 381:Core/Src/main.c ****   while (1)
 287              		.loc 1 381 3 view .LVU55
 382:Core/Src/main.c ****   {
 383:Core/Src/main.c ****   }
 288              		.loc 1 383 3 view .LVU56
 381:Core/Src/main.c ****   while (1)
 289              		.loc 1 381 9 view .LVU57
 290 0002 FEE7     		b	.L17
 291              		.cfi_endproc
 292              	.LFE347:
 294              		.section	.text.MX_ADC1_Init,"ax",%progbits
 295              		.align	1
 296              		.syntax unified
 297              		.thumb
 298              		.thumb_func
 300              	MX_ADC1_Init:
 301              	.LFB341:
 195:Core/Src/main.c **** 
 302              		.loc 1 195 1 view -0
 303              		.cfi_startproc
 304              		@ args = 0, pretend = 0, frame = 40
 305              		@ frame_needed = 0, uses_anonymous_args = 0
 306 0000 00B5     		push	{lr}
 307              		.cfi_def_cfa_offset 4
 308              		.cfi_offset 14, -4
 309 0002 8BB0     		sub	sp, sp, #44
 310              		.cfi_def_cfa_offset 48
 201:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 311              		.loc 1 201 3 view .LVU59
 201:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 312              		.loc 1 201 24 is_stmt 0 view .LVU60
 313 0004 0023     		movs	r3, #0
 314 0006 0793     		str	r3, [sp, #28]
 315 0008 0893     		str	r3, [sp, #32]
 316 000a 0993     		str	r3, [sp, #36]
 202:Core/Src/main.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 17


 317              		.loc 1 202 3 is_stmt 1 view .LVU61
 202:Core/Src/main.c **** 
 318              		.loc 1 202 26 is_stmt 0 view .LVU62
 319 000c 0093     		str	r3, [sp]
 320 000e 0193     		str	r3, [sp, #4]
 321 0010 0293     		str	r3, [sp, #8]
 322 0012 0393     		str	r3, [sp, #12]
 323 0014 0493     		str	r3, [sp, #16]
 324 0016 0593     		str	r3, [sp, #20]
 325 0018 0693     		str	r3, [sp, #24]
 210:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 326              		.loc 1 210 3 is_stmt 1 view .LVU63
 210:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 327              		.loc 1 210 18 is_stmt 0 view .LVU64
 328 001a 2448     		ldr	r0, .L28
 329 001c 244A     		ldr	r2, .L28+4
 330 001e 0260     		str	r2, [r0]
 211:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 331              		.loc 1 211 3 is_stmt 1 view .LVU65
 211:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 332              		.loc 1 211 27 is_stmt 0 view .LVU66
 333 0020 C360     		str	r3, [r0, #12]
 212:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 334              		.loc 1 212 3 is_stmt 1 view .LVU67
 212:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 335              		.loc 1 212 27 is_stmt 0 view .LVU68
 336 0022 0422     		movs	r2, #4
 337 0024 0261     		str	r2, [r0, #16]
 213:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 338              		.loc 1 213 3 is_stmt 1 view .LVU69
 213:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 339              		.loc 1 213 31 is_stmt 0 view .LVU70
 340 0026 0375     		strb	r3, [r0, #20]
 214:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 341              		.loc 1 214 3 is_stmt 1 view .LVU71
 214:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 342              		.loc 1 214 33 is_stmt 0 view .LVU72
 343 0028 4375     		strb	r3, [r0, #21]
 215:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 344              		.loc 1 215 3 is_stmt 1 view .LVU73
 215:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 345              		.loc 1 215 30 is_stmt 0 view .LVU74
 346 002a 0122     		movs	r2, #1
 347 002c 8261     		str	r2, [r0, #24]
 216:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T8_TRGO;
 348              		.loc 1 216 3 is_stmt 1 view .LVU75
 216:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T8_TRGO;
 349              		.loc 1 216 36 is_stmt 0 view .LVU76
 350 002e 0377     		strb	r3, [r0, #28]
 217:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 351              		.loc 1 217 3 is_stmt 1 view .LVU77
 217:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 352              		.loc 1 217 31 is_stmt 0 view .LVU78
 353 0030 4FF49C61 		mov	r1, #1248
 354 0034 4162     		str	r1, [r0, #36]
 218:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 355              		.loc 1 218 3 is_stmt 1 view .LVU79
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 18


 218:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 356              		.loc 1 218 35 is_stmt 0 view .LVU80
 357 0036 4FF48061 		mov	r1, #1024
 358 003a 8162     		str	r1, [r0, #40]
 219:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 359              		.loc 1 219 3 is_stmt 1 view .LVU81
 219:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 360              		.loc 1 219 39 is_stmt 0 view .LVU82
 361 003c 0321     		movs	r1, #3
 362 003e C162     		str	r1, [r0, #44]
 220:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 363              		.loc 1 220 3 is_stmt 1 view .LVU83
 220:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 364              		.loc 1 220 22 is_stmt 0 view .LVU84
 365 0040 0363     		str	r3, [r0, #48]
 221:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 366              		.loc 1 221 3 is_stmt 1 view .LVU85
 221:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 367              		.loc 1 221 27 is_stmt 0 view .LVU86
 368 0042 4363     		str	r3, [r0, #52]
 222:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = 1;
 369              		.loc 1 222 3 is_stmt 1 view .LVU87
 222:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = 1;
 370              		.loc 1 222 31 is_stmt 0 view .LVU88
 371 0044 80F83830 		strb	r3, [r0, #56]
 223:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 372              		.loc 1 223 3 is_stmt 1 view .LVU89
 223:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 373              		.loc 1 223 33 is_stmt 0 view .LVU90
 374 0048 C263     		str	r2, [r0, #60]
 224:Core/Src/main.c ****   {
 375              		.loc 1 224 3 is_stmt 1 view .LVU91
 224:Core/Src/main.c ****   {
 376              		.loc 1 224 7 is_stmt 0 view .LVU92
 377 004a FFF7FEFF 		bl	HAL_ADC_Init
 378              	.LVL8:
 224:Core/Src/main.c ****   {
 379              		.loc 1 224 6 discriminator 1 view .LVU93
 380 004e 28BB     		cbnz	r0, .L24
 228:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 381              		.loc 1 228 3 is_stmt 1 view .LVU94
 228:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 382              		.loc 1 228 29 is_stmt 0 view .LVU95
 383 0050 1648     		ldr	r0, .L28
 384 0052 4FF48023 		mov	r3, #262144
 385 0056 4360     		str	r3, [r0, #4]
 229:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 386              		.loc 1 229 3 is_stmt 1 view .LVU96
 229:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 387              		.loc 1 229 25 is_stmt 0 view .LVU97
 388 0058 0023     		movs	r3, #0
 389 005a 8360     		str	r3, [r0, #8]
 230:Core/Src/main.c ****   {
 390              		.loc 1 230 3 is_stmt 1 view .LVU98
 230:Core/Src/main.c ****   {
 391              		.loc 1 230 7 is_stmt 0 view .LVU99
 392 005c FFF7FEFF 		bl	HAL_ADC_Init
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 19


 393              	.LVL9:
 230:Core/Src/main.c ****   {
 394              		.loc 1 230 6 discriminator 1 view .LVU100
 395 0060 F0B9     		cbnz	r0, .L25
 237:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 396              		.loc 1 237 3 is_stmt 1 view .LVU101
 237:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 397              		.loc 1 237 18 is_stmt 0 view .LVU102
 398 0062 0023     		movs	r3, #0
 399 0064 0793     		str	r3, [sp, #28]
 238:Core/Src/main.c ****   {
 400              		.loc 1 238 3 is_stmt 1 view .LVU103
 238:Core/Src/main.c ****   {
 401              		.loc 1 238 7 is_stmt 0 view .LVU104
 402 0066 07A9     		add	r1, sp, #28
 403 0068 1048     		ldr	r0, .L28
 404 006a FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 405              	.LVL10:
 238:Core/Src/main.c ****   {
 406              		.loc 1 238 6 discriminator 1 view .LVU105
 407 006e C8B9     		cbnz	r0, .L26
 245:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 408              		.loc 1 245 3 is_stmt 1 view .LVU106
 245:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 409              		.loc 1 245 19 is_stmt 0 view .LVU107
 410 0070 104B     		ldr	r3, .L28+8
 411 0072 0093     		str	r3, [sp]
 246:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 412              		.loc 1 246 3 is_stmt 1 view .LVU108
 246:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 413              		.loc 1 246 16 is_stmt 0 view .LVU109
 414 0074 0623     		movs	r3, #6
 415 0076 0193     		str	r3, [sp, #4]
 247:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 416              		.loc 1 247 3 is_stmt 1 view .LVU110
 247:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 417              		.loc 1 247 24 is_stmt 0 view .LVU111
 418 0078 0023     		movs	r3, #0
 419 007a 0293     		str	r3, [sp, #8]
 248:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 420              		.loc 1 248 3 is_stmt 1 view .LVU112
 248:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 421              		.loc 1 248 22 is_stmt 0 view .LVU113
 422 007c 40F2FF72 		movw	r2, #2047
 423 0080 0392     		str	r2, [sp, #12]
 249:Core/Src/main.c ****   sConfig.Offset = 0;
 424              		.loc 1 249 3 is_stmt 1 view .LVU114
 249:Core/Src/main.c ****   sConfig.Offset = 0;
 425              		.loc 1 249 24 is_stmt 0 view .LVU115
 426 0082 0422     		movs	r2, #4
 427 0084 0492     		str	r2, [sp, #16]
 250:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 428              		.loc 1 250 3 is_stmt 1 view .LVU116
 250:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 429              		.loc 1 250 18 is_stmt 0 view .LVU117
 430 0086 0593     		str	r3, [sp, #20]
 251:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 20


 431              		.loc 1 251 3 is_stmt 1 view .LVU118
 251:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 432              		.loc 1 251 34 is_stmt 0 view .LVU119
 433 0088 8DF81930 		strb	r3, [sp, #25]
 252:Core/Src/main.c ****   {
 434              		.loc 1 252 3 is_stmt 1 view .LVU120
 252:Core/Src/main.c ****   {
 435              		.loc 1 252 7 is_stmt 0 view .LVU121
 436 008c 6946     		mov	r1, sp
 437 008e 0748     		ldr	r0, .L28
 438 0090 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 439              	.LVL11:
 252:Core/Src/main.c ****   {
 440              		.loc 1 252 6 discriminator 1 view .LVU122
 441 0094 40B9     		cbnz	r0, .L27
 260:Core/Src/main.c **** 
 442              		.loc 1 260 1 view .LVU123
 443 0096 0BB0     		add	sp, sp, #44
 444              		.cfi_remember_state
 445              		.cfi_def_cfa_offset 4
 446              		@ sp needed
 447 0098 5DF804FB 		ldr	pc, [sp], #4
 448              	.L24:
 449              		.cfi_restore_state
 226:Core/Src/main.c ****   }
 450              		.loc 1 226 5 is_stmt 1 view .LVU124
 451 009c FFF7FEFF 		bl	Error_Handler
 452              	.LVL12:
 453              	.L25:
 232:Core/Src/main.c ****   }
 454              		.loc 1 232 5 view .LVU125
 455 00a0 FFF7FEFF 		bl	Error_Handler
 456              	.LVL13:
 457              	.L26:
 240:Core/Src/main.c ****   }
 458              		.loc 1 240 5 view .LVU126
 459 00a4 FFF7FEFF 		bl	Error_Handler
 460              	.LVL14:
 461              	.L27:
 254:Core/Src/main.c ****   }
 462              		.loc 1 254 5 view .LVU127
 463 00a8 FFF7FEFF 		bl	Error_Handler
 464              	.LVL15:
 465              	.L29:
 466              		.align	2
 467              	.L28:
 468 00ac 00000000 		.word	hadc1
 469 00b0 00200240 		.word	1073881088
 470 00b4 0800900C 		.word	210763784
 471              		.cfi_endproc
 472              	.LFE341:
 474              		.section	.text.MX_TIM8_Init,"ax",%progbits
 475              		.align	1
 476              		.syntax unified
 477              		.thumb
 478              		.thumb_func
 480              	MX_TIM8_Init:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 21


 481              	.LFB342:
 268:Core/Src/main.c **** 
 482              		.loc 1 268 1 view -0
 483              		.cfi_startproc
 484              		@ args = 0, pretend = 0, frame = 32
 485              		@ frame_needed = 0, uses_anonymous_args = 0
 486 0000 00B5     		push	{lr}
 487              		.cfi_def_cfa_offset 4
 488              		.cfi_offset 14, -4
 489 0002 89B0     		sub	sp, sp, #36
 490              		.cfi_def_cfa_offset 40
 274:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 491              		.loc 1 274 3 view .LVU129
 274:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 492              		.loc 1 274 26 is_stmt 0 view .LVU130
 493 0004 0023     		movs	r3, #0
 494 0006 0493     		str	r3, [sp, #16]
 495 0008 0593     		str	r3, [sp, #20]
 496 000a 0693     		str	r3, [sp, #24]
 497 000c 0793     		str	r3, [sp, #28]
 275:Core/Src/main.c **** 
 498              		.loc 1 275 3 is_stmt 1 view .LVU131
 275:Core/Src/main.c **** 
 499              		.loc 1 275 27 is_stmt 0 view .LVU132
 500 000e 0193     		str	r3, [sp, #4]
 501 0010 0293     		str	r3, [sp, #8]
 502 0012 0393     		str	r3, [sp, #12]
 280:Core/Src/main.c ****   htim8.Init.Prescaler = 28000-1;
 503              		.loc 1 280 3 is_stmt 1 view .LVU133
 280:Core/Src/main.c ****   htim8.Init.Prescaler = 28000-1;
 504              		.loc 1 280 18 is_stmt 0 view .LVU134
 505 0014 1548     		ldr	r0, .L38
 506 0016 164A     		ldr	r2, .L38+4
 507 0018 0260     		str	r2, [r0]
 281:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 508              		.loc 1 281 3 is_stmt 1 view .LVU135
 281:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 509              		.loc 1 281 24 is_stmt 0 view .LVU136
 510 001a 46F65F52 		movw	r2, #27999
 511 001e 4260     		str	r2, [r0, #4]
 282:Core/Src/main.c ****   htim8.Init.Period = 1000-1;
 512              		.loc 1 282 3 is_stmt 1 view .LVU137
 282:Core/Src/main.c ****   htim8.Init.Period = 1000-1;
 513              		.loc 1 282 26 is_stmt 0 view .LVU138
 514 0020 8360     		str	r3, [r0, #8]
 283:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 515              		.loc 1 283 3 is_stmt 1 view .LVU139
 283:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 516              		.loc 1 283 21 is_stmt 0 view .LVU140
 517 0022 40F2E732 		movw	r2, #999
 518 0026 C260     		str	r2, [r0, #12]
 284:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 519              		.loc 1 284 3 is_stmt 1 view .LVU141
 284:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 520              		.loc 1 284 28 is_stmt 0 view .LVU142
 521 0028 0361     		str	r3, [r0, #16]
 285:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 22


 522              		.loc 1 285 3 is_stmt 1 view .LVU143
 285:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 523              		.loc 1 285 32 is_stmt 0 view .LVU144
 524 002a 4361     		str	r3, [r0, #20]
 286:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 525              		.loc 1 286 3 is_stmt 1 view .LVU145
 286:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 526              		.loc 1 286 32 is_stmt 0 view .LVU146
 527 002c 8361     		str	r3, [r0, #24]
 287:Core/Src/main.c ****   {
 528              		.loc 1 287 3 is_stmt 1 view .LVU147
 287:Core/Src/main.c ****   {
 529              		.loc 1 287 7 is_stmt 0 view .LVU148
 530 002e FFF7FEFF 		bl	HAL_TIM_Base_Init
 531              	.LVL16:
 287:Core/Src/main.c ****   {
 532              		.loc 1 287 6 discriminator 1 view .LVU149
 533 0032 A0B9     		cbnz	r0, .L35
 291:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 534              		.loc 1 291 3 is_stmt 1 view .LVU150
 291:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 535              		.loc 1 291 34 is_stmt 0 view .LVU151
 536 0034 4FF48053 		mov	r3, #4096
 537 0038 0493     		str	r3, [sp, #16]
 292:Core/Src/main.c ****   {
 538              		.loc 1 292 3 is_stmt 1 view .LVU152
 292:Core/Src/main.c ****   {
 539              		.loc 1 292 7 is_stmt 0 view .LVU153
 540 003a 04A9     		add	r1, sp, #16
 541 003c 0B48     		ldr	r0, .L38
 542 003e FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 543              	.LVL17:
 292:Core/Src/main.c ****   {
 544              		.loc 1 292 6 discriminator 1 view .LVU154
 545 0042 70B9     		cbnz	r0, .L36
 296:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 546              		.loc 1 296 3 is_stmt 1 view .LVU155
 296:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 547              		.loc 1 296 37 is_stmt 0 view .LVU156
 548 0044 2023     		movs	r3, #32
 549 0046 0193     		str	r3, [sp, #4]
 297:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 550              		.loc 1 297 3 is_stmt 1 view .LVU157
 297:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 551              		.loc 1 297 38 is_stmt 0 view .LVU158
 552 0048 0023     		movs	r3, #0
 553 004a 0293     		str	r3, [sp, #8]
 298:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 554              		.loc 1 298 3 is_stmt 1 view .LVU159
 298:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 555              		.loc 1 298 33 is_stmt 0 view .LVU160
 556 004c 0393     		str	r3, [sp, #12]
 299:Core/Src/main.c ****   {
 557              		.loc 1 299 3 is_stmt 1 view .LVU161
 299:Core/Src/main.c ****   {
 558              		.loc 1 299 7 is_stmt 0 view .LVU162
 559 004e 01A9     		add	r1, sp, #4
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 23


 560 0050 0648     		ldr	r0, .L38
 561 0052 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 562              	.LVL18:
 299:Core/Src/main.c ****   {
 563              		.loc 1 299 6 discriminator 1 view .LVU163
 564 0056 30B9     		cbnz	r0, .L37
 307:Core/Src/main.c **** 
 565              		.loc 1 307 1 view .LVU164
 566 0058 09B0     		add	sp, sp, #36
 567              		.cfi_remember_state
 568              		.cfi_def_cfa_offset 4
 569              		@ sp needed
 570 005a 5DF804FB 		ldr	pc, [sp], #4
 571              	.L35:
 572              		.cfi_restore_state
 289:Core/Src/main.c ****   }
 573              		.loc 1 289 5 is_stmt 1 view .LVU165
 574 005e FFF7FEFF 		bl	Error_Handler
 575              	.LVL19:
 576              	.L36:
 294:Core/Src/main.c ****   }
 577              		.loc 1 294 5 view .LVU166
 578 0062 FFF7FEFF 		bl	Error_Handler
 579              	.LVL20:
 580              	.L37:
 301:Core/Src/main.c ****   }
 581              		.loc 1 301 5 view .LVU167
 582 0066 FFF7FEFF 		bl	Error_Handler
 583              	.LVL21:
 584              	.L39:
 585 006a 00BF     		.align	2
 586              	.L38:
 587 006c 00000000 		.word	htim8
 588 0070 00040140 		.word	1073808384
 589              		.cfi_endproc
 590              	.LFE342:
 592              		.section	.text.SystemClock_Config,"ax",%progbits
 593              		.align	1
 594              		.global	SystemClock_Config
 595              		.syntax unified
 596              		.thumb
 597              		.thumb_func
 599              	SystemClock_Config:
 600              	.LFB340:
 134:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 601              		.loc 1 134 1 view -0
 602              		.cfi_startproc
 603              		@ args = 0, pretend = 0, frame = 112
 604              		@ frame_needed = 0, uses_anonymous_args = 0
 605 0000 00B5     		push	{lr}
 606              		.cfi_def_cfa_offset 4
 607              		.cfi_offset 14, -4
 608 0002 9DB0     		sub	sp, sp, #116
 609              		.cfi_def_cfa_offset 120
 135:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 610              		.loc 1 135 3 view .LVU169
 135:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 24


 611              		.loc 1 135 22 is_stmt 0 view .LVU170
 612 0004 4C22     		movs	r2, #76
 613 0006 0021     		movs	r1, #0
 614 0008 09A8     		add	r0, sp, #36
 615 000a FFF7FEFF 		bl	memset
 616              	.LVL22:
 136:Core/Src/main.c **** 
 617              		.loc 1 136 3 is_stmt 1 view .LVU171
 136:Core/Src/main.c **** 
 618              		.loc 1 136 22 is_stmt 0 view .LVU172
 619 000e 2022     		movs	r2, #32
 620 0010 0021     		movs	r1, #0
 621 0012 01A8     		add	r0, sp, #4
 622 0014 FFF7FEFF 		bl	memset
 623              	.LVL23:
 140:Core/Src/main.c **** 
 624              		.loc 1 140 3 is_stmt 1 view .LVU173
 625 0018 0220     		movs	r0, #2
 626 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 627              	.LVL24:
 144:Core/Src/main.c **** 
 628              		.loc 1 144 3 view .LVU174
 629              	.LBB9:
 144:Core/Src/main.c **** 
 630              		.loc 1 144 3 view .LVU175
 631 001e 0023     		movs	r3, #0
 632 0020 0093     		str	r3, [sp]
 144:Core/Src/main.c **** 
 633              		.loc 1 144 3 view .LVU176
 144:Core/Src/main.c **** 
 634              		.loc 1 144 3 discriminator 2 view .LVU177
 635 0022 284B     		ldr	r3, .L47
 636 0024 DA6A     		ldr	r2, [r3, #44]
 637 0026 22F00102 		bic	r2, r2, #1
 638 002a DA62     		str	r2, [r3, #44]
 144:Core/Src/main.c **** 
 639              		.loc 1 144 3 discriminator 2 view .LVU178
 640 002c DB6A     		ldr	r3, [r3, #44]
 641 002e 03F00103 		and	r3, r3, #1
 642 0032 0093     		str	r3, [sp]
 144:Core/Src/main.c **** 
 643              		.loc 1 144 3 discriminator 2 view .LVU179
 644 0034 244A     		ldr	r2, .L47+4
 645 0036 9369     		ldr	r3, [r2, #24]
 646 0038 23F44043 		bic	r3, r3, #49152
 647 003c 43F48043 		orr	r3, r3, #16384
 648 0040 9361     		str	r3, [r2, #24]
 144:Core/Src/main.c **** 
 649              		.loc 1 144 3 discriminator 2 view .LVU180
 650 0042 9369     		ldr	r3, [r2, #24]
 651 0044 03F44043 		and	r3, r3, #49152
 652 0048 0093     		str	r3, [sp]
 144:Core/Src/main.c **** 
 653              		.loc 1 144 3 discriminator 4 view .LVU181
 654 004a 009B     		ldr	r3, [sp]
 655              	.LBE9:
 144:Core/Src/main.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 25


 656              		.loc 1 144 3 discriminator 4 view .LVU182
 146:Core/Src/main.c **** 
 657              		.loc 1 146 3 view .LVU183
 658              	.L41:
 146:Core/Src/main.c **** 
 659              		.loc 1 146 48 discriminator 1 view .LVU184
 146:Core/Src/main.c **** 
 660              		.loc 1 146 9 discriminator 1 view .LVU185
 146:Core/Src/main.c **** 
 661              		.loc 1 146 10 is_stmt 0 discriminator 1 view .LVU186
 662 004c 1E4B     		ldr	r3, .L47+4
 663 004e 9B69     		ldr	r3, [r3, #24]
 146:Core/Src/main.c **** 
 664              		.loc 1 146 9 discriminator 1 view .LVU187
 665 0050 13F4005F 		tst	r3, #8192
 666 0054 FAD0     		beq	.L41
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 667              		.loc 1 151 3 is_stmt 1 view .LVU188
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 668              		.loc 1 151 36 is_stmt 0 view .LVU189
 669 0056 2223     		movs	r3, #34
 670 0058 0993     		str	r3, [sp, #36]
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 671              		.loc 1 152 3 is_stmt 1 view .LVU190
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 672              		.loc 1 152 30 is_stmt 0 view .LVU191
 673 005a 0123     		movs	r3, #1
 674 005c 0C93     		str	r3, [sp, #48]
 153:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 675              		.loc 1 153 3 is_stmt 1 view .LVU192
 153:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 676              		.loc 1 153 41 is_stmt 0 view .LVU193
 677 005e 4022     		movs	r2, #64
 678 0060 0D92     		str	r2, [sp, #52]
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 679              		.loc 1 154 3 is_stmt 1 view .LVU194
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 680              		.loc 1 154 32 is_stmt 0 view .LVU195
 681 0062 0F93     		str	r3, [sp, #60]
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 682              		.loc 1 155 3 is_stmt 1 view .LVU196
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 683              		.loc 1 155 34 is_stmt 0 view .LVU197
 684 0064 0223     		movs	r3, #2
 685 0066 1293     		str	r3, [sp, #72]
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 686              		.loc 1 156 3 is_stmt 1 view .LVU198
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 687              		.loc 1 156 35 is_stmt 0 view .LVU199
 688 0068 0022     		movs	r2, #0
 689 006a 1392     		str	r2, [sp, #76]
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 16;
 690              		.loc 1 157 3 is_stmt 1 view .LVU200
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 16;
 691              		.loc 1 157 30 is_stmt 0 view .LVU201
 692 006c 0421     		movs	r1, #4
 693 006e 1491     		str	r1, [sp, #80]
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 26


 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 694              		.loc 1 158 3 is_stmt 1 view .LVU202
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 695              		.loc 1 158 30 is_stmt 0 view .LVU203
 696 0070 1021     		movs	r1, #16
 697 0072 1591     		str	r1, [sp, #84]
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 698              		.loc 1 159 3 is_stmt 1 view .LVU204
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 699              		.loc 1 159 30 is_stmt 0 view .LVU205
 700 0074 1693     		str	r3, [sp, #88]
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 701              		.loc 1 160 3 is_stmt 1 view .LVU206
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 702              		.loc 1 160 30 is_stmt 0 view .LVU207
 703 0076 1793     		str	r3, [sp, #92]
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 704              		.loc 1 161 3 is_stmt 1 view .LVU208
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 705              		.loc 1 161 30 is_stmt 0 view .LVU209
 706 0078 1893     		str	r3, [sp, #96]
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 707              		.loc 1 162 3 is_stmt 1 view .LVU210
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 708              		.loc 1 162 32 is_stmt 0 view .LVU211
 709 007a 0C23     		movs	r3, #12
 710 007c 1993     		str	r3, [sp, #100]
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 711              		.loc 1 163 3 is_stmt 1 view .LVU212
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 712              		.loc 1 163 35 is_stmt 0 view .LVU213
 713 007e 1A92     		str	r2, [sp, #104]
 164:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 714              		.loc 1 164 3 is_stmt 1 view .LVU214
 164:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 715              		.loc 1 164 34 is_stmt 0 view .LVU215
 716 0080 1B92     		str	r2, [sp, #108]
 165:Core/Src/main.c ****   {
 717              		.loc 1 165 3 is_stmt 1 view .LVU216
 165:Core/Src/main.c ****   {
 718              		.loc 1 165 7 is_stmt 0 view .LVU217
 719 0082 09A8     		add	r0, sp, #36
 720 0084 FFF7FEFF 		bl	HAL_RCC_OscConfig
 721              	.LVL25:
 165:Core/Src/main.c ****   {
 722              		.loc 1 165 6 discriminator 1 view .LVU218
 723 0088 B8B9     		cbnz	r0, .L45
 172:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 724              		.loc 1 172 3 is_stmt 1 view .LVU219
 172:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 725              		.loc 1 172 31 is_stmt 0 view .LVU220
 726 008a 3F23     		movs	r3, #63
 727 008c 0193     		str	r3, [sp, #4]
 175:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV2;
 728              		.loc 1 175 3 is_stmt 1 view .LVU221
 175:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV2;
 729              		.loc 1 175 34 is_stmt 0 view .LVU222
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 27


 730 008e 0323     		movs	r3, #3
 731 0090 0293     		str	r3, [sp, #8]
 176:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 732              		.loc 1 176 3 is_stmt 1 view .LVU223
 176:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 733              		.loc 1 176 35 is_stmt 0 view .LVU224
 734 0092 4FF40063 		mov	r3, #2048
 735 0096 0393     		str	r3, [sp, #12]
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 736              		.loc 1 177 3 is_stmt 1 view .LVU225
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 737              		.loc 1 177 35 is_stmt 0 view .LVU226
 738 0098 0823     		movs	r3, #8
 739 009a 0493     		str	r3, [sp, #16]
 178:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 740              		.loc 1 178 3 is_stmt 1 view .LVU227
 178:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 741              		.loc 1 178 36 is_stmt 0 view .LVU228
 742 009c 4023     		movs	r3, #64
 743 009e 0593     		str	r3, [sp, #20]
 179:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 744              		.loc 1 179 3 is_stmt 1 view .LVU229
 179:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 745              		.loc 1 179 36 is_stmt 0 view .LVU230
 746 00a0 0693     		str	r3, [sp, #24]
 180:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 747              		.loc 1 180 3 is_stmt 1 view .LVU231
 180:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 748              		.loc 1 180 36 is_stmt 0 view .LVU232
 749 00a2 4FF48062 		mov	r2, #1024
 750 00a6 0792     		str	r2, [sp, #28]
 181:Core/Src/main.c **** 
 751              		.loc 1 181 3 is_stmt 1 view .LVU233
 181:Core/Src/main.c **** 
 752              		.loc 1 181 36 is_stmt 0 view .LVU234
 753 00a8 0893     		str	r3, [sp, #32]
 183:Core/Src/main.c ****   {
 754              		.loc 1 183 3 is_stmt 1 view .LVU235
 183:Core/Src/main.c ****   {
 755              		.loc 1 183 7 is_stmt 0 view .LVU236
 756 00aa 0021     		movs	r1, #0
 757 00ac 01A8     		add	r0, sp, #4
 758 00ae FFF7FEFF 		bl	HAL_RCC_ClockConfig
 759              	.LVL26:
 183:Core/Src/main.c ****   {
 760              		.loc 1 183 6 discriminator 1 view .LVU237
 761 00b2 20B9     		cbnz	r0, .L46
 187:Core/Src/main.c **** 
 762              		.loc 1 187 1 view .LVU238
 763 00b4 1DB0     		add	sp, sp, #116
 764              		.cfi_remember_state
 765              		.cfi_def_cfa_offset 4
 766              		@ sp needed
 767 00b6 5DF804FB 		ldr	pc, [sp], #4
 768              	.L45:
 769              		.cfi_restore_state
 167:Core/Src/main.c ****   }
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 28


 770              		.loc 1 167 5 is_stmt 1 view .LVU239
 771 00ba FFF7FEFF 		bl	Error_Handler
 772              	.LVL27:
 773              	.L46:
 185:Core/Src/main.c ****   }
 774              		.loc 1 185 5 view .LVU240
 775 00be FFF7FEFF 		bl	Error_Handler
 776              	.LVL28:
 777              	.L48:
 778 00c2 00BF     		.align	2
 779              	.L47:
 780 00c4 00040058 		.word	1476396032
 781 00c8 00480258 		.word	1476544512
 782              		.cfi_endproc
 783              	.LFE340:
 785              		.section	.text.main,"ax",%progbits
 786              		.align	1
 787              		.global	main
 788              		.syntax unified
 789              		.thumb
 790              		.thumb_func
 792              	main:
 793              	.LFB339:
  76:Core/Src/main.c **** 
 794              		.loc 1 76 1 view -0
 795              		.cfi_startproc
 796              		@ Volatile: function does not return.
 797              		@ args = 0, pretend = 0, frame = 0
 798              		@ frame_needed = 0, uses_anonymous_args = 0
 799 0000 08B5     		push	{r3, lr}
 800              		.cfi_def_cfa_offset 8
 801              		.cfi_offset 3, -8
 802              		.cfi_offset 14, -4
  85:Core/Src/main.c **** 
 803              		.loc 1 85 3 view .LVU242
 804 0002 FFF7FEFF 		bl	HAL_Init
 805              	.LVL29:
  92:Core/Src/main.c **** 
 806              		.loc 1 92 3 view .LVU243
 807 0006 FFF7FEFF 		bl	SystemClock_Config
 808              	.LVL30:
  99:Core/Src/main.c ****   MX_DMA_Init();
 809              		.loc 1 99 3 view .LVU244
 810 000a FFF7FEFF 		bl	MX_GPIO_Init
 811              	.LVL31:
 100:Core/Src/main.c ****   MX_ADC1_Init();
 812              		.loc 1 100 3 view .LVU245
 813 000e FFF7FEFF 		bl	MX_DMA_Init
 814              	.LVL32:
 101:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 815              		.loc 1 101 3 view .LVU246
 816 0012 FFF7FEFF 		bl	MX_ADC1_Init
 817              	.LVL33:
 102:Core/Src/main.c ****   MX_TIM8_Init();
 818              		.loc 1 102 3 view .LVU247
 819 0016 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 820              	.LVL34:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 29


 103:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 821              		.loc 1 103 3 view .LVU248
 822 001a FFF7FEFF 		bl	MX_TIM8_Init
 823              	.LVL35:
 105:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)dmaBuffer, DMABUFLEN);
 824              		.loc 1 105 3 view .LVU249
 825 001e 114C     		ldr	r4, .L53
 826 0020 40F2FF72 		movw	r2, #2047
 827 0024 0021     		movs	r1, #0
 828 0026 2046     		mov	r0, r4
 829 0028 FFF7FEFF 		bl	HAL_ADCEx_Calibration_Start
 830              	.LVL36:
 106:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim8);
 831              		.loc 1 106 3 view .LVU250
 832 002c 4FF40062 		mov	r2, #2048
 833 0030 0D49     		ldr	r1, .L53+4
 834 0032 2046     		mov	r0, r4
 835 0034 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 836              	.LVL37:
 107:Core/Src/main.c ****   
 837              		.loc 1 107 3 view .LVU251
 838 0038 0C48     		ldr	r0, .L53+8
 839 003a FFF7FEFF 		bl	HAL_TIM_Base_Start
 840              	.LVL38:
 841              	.L50:
 113:Core/Src/main.c ****   {
 842              		.loc 1 113 3 view .LVU252
 116:Core/Src/main.c ****       HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
 843              		.loc 1 116 5 view .LVU253
 116:Core/Src/main.c ****       HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
 844              		.loc 1 116 19 is_stmt 0 view .LVU254
 845 003e 0C4B     		ldr	r3, .L53+12
 846 0040 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 116:Core/Src/main.c ****       HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
 847              		.loc 1 116 8 view .LVU255
 848 0042 012B     		cmp	r3, #1
 849 0044 FBD1     		bne	.L50
 117:Core/Src/main.c ****       CDC_Transmit_FS((uint8_t*)bufPointer, 2048);
 850              		.loc 1 117 7 is_stmt 1 view .LVU256
 851 0046 0421     		movs	r1, #4
 852 0048 0A48     		ldr	r0, .L53+16
 853 004a FFF7FEFF 		bl	HAL_GPIO_TogglePin
 854              	.LVL39:
 118:Core/Src/main.c ****       dataReady = 0;
 855              		.loc 1 118 7 view .LVU257
 856 004e 4FF40061 		mov	r1, #2048
 857 0052 094B     		ldr	r3, .L53+20
 858 0054 1868     		ldr	r0, [r3]
 859 0056 FFF7FEFF 		bl	CDC_Transmit_FS
 860              	.LVL40:
 119:Core/Src/main.c **** 
 861              		.loc 1 119 7 view .LVU258
 119:Core/Src/main.c **** 
 862              		.loc 1 119 17 is_stmt 0 view .LVU259
 863 005a 054B     		ldr	r3, .L53+12
 864 005c 0022     		movs	r2, #0
 865 005e 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 30


 866 0060 EDE7     		b	.L50
 867              	.L54:
 868 0062 00BF     		.align	2
 869              	.L53:
 870 0064 00000000 		.word	hadc1
 871 0068 00000000 		.word	dmaBuffer
 872 006c 00000000 		.word	htim8
 873 0070 00000000 		.word	dataReady
 874 0074 00100258 		.word	1476530176
 875 0078 00000000 		.word	bufPointer
 876              		.cfi_endproc
 877              	.LFE339:
 879              		.global	bufPointer
 880              		.section	.bss.bufPointer,"aw",%nobits
 881              		.align	2
 884              	bufPointer:
 885 0000 00000000 		.space	4
 886              		.global	dataHalfReady
 887              		.section	.bss.dataHalfReady,"aw",%nobits
 890              	dataHalfReady:
 891 0000 00       		.space	1
 892              		.global	dataReady
 893              		.section	.bss.dataReady,"aw",%nobits
 896              	dataReady:
 897 0000 00       		.space	1
 898              		.global	dmaBuffer
 899              		.section	.bss.dmaBuffer,"aw",%nobits
 900              		.align	2
 903              	dmaBuffer:
 904 0000 00000000 		.space	4096
 904      00000000 
 904      00000000 
 904      00000000 
 904      00000000 
 905              		.global	htim8
 906              		.section	.bss.htim8,"aw",%nobits
 907              		.align	2
 910              	htim8:
 911 0000 00000000 		.space	76
 911      00000000 
 911      00000000 
 911      00000000 
 911      00000000 
 912              		.global	hdma_adc1
 913              		.section	.bss.hdma_adc1,"aw",%nobits
 914              		.align	2
 917              	hdma_adc1:
 918 0000 00000000 		.space	120
 918      00000000 
 918      00000000 
 918      00000000 
 918      00000000 
 919              		.global	hadc1
 920              		.section	.bss.hadc1,"aw",%nobits
 921              		.align	2
 924              	hadc1:
 925 0000 00000000 		.space	100
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 31


 925      00000000 
 925      00000000 
 925      00000000 
 925      00000000 
 926              		.text
 927              	.Letext0:
 928              		.file 3 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h750xx.h"
 929              		.file 4 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 930              		.file 5 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 931              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 932              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 933              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 934              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 935              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 936              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc.h"
 937              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc_ex.h"
 938              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 939              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 940              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h"
 941              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 942              		.file 17 "USB_DEVICE/App/usbd_cdc_if.h"
 943              		.file 18 "USB_DEVICE/App/usb_device.h"
 944              		.file 19 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 945              		.file 20 "<built-in>"
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 32


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:20     .text.MX_GPIO_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:111    .text.MX_GPIO_Init:00000068 $d
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:117    .text.MX_DMA_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:122    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:167    .text.MX_DMA_Init:00000034 $d
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:172    .text.HAL_ADC_ConvCpltCallback:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:178    .text.HAL_ADC_ConvCpltCallback:00000000 HAL_ADC_ConvCpltCallback
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:213    .text.HAL_ADC_ConvCpltCallback:00000020 $d
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:903    .bss.dmaBuffer:00000000 dmaBuffer
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:884    .bss.bufPointer:00000000 bufPointer
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:896    .bss.dataReady:00000000 dataReady
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:924    .bss.hadc1:00000000 hadc1
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:221    .text.HAL_ADC_ConvHalfCpltCallback:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:227    .text.HAL_ADC_ConvHalfCpltCallback:00000000 HAL_ADC_ConvHalfCpltCallback
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:250    .text.HAL_ADC_ConvHalfCpltCallback:00000010 $d
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:257    .text.Error_Handler:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:263    .text.Error_Handler:00000000 Error_Handler
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:295    .text.MX_ADC1_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:300    .text.MX_ADC1_Init:00000000 MX_ADC1_Init
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:468    .text.MX_ADC1_Init:000000ac $d
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:475    .text.MX_TIM8_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:480    .text.MX_TIM8_Init:00000000 MX_TIM8_Init
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:587    .text.MX_TIM8_Init:0000006c $d
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:910    .bss.htim8:00000000 htim8
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:593    .text.SystemClock_Config:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:599    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:780    .text.SystemClock_Config:000000c4 $d
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:786    .text.main:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:792    .text.main:00000000 main
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:870    .text.main:00000064 $d
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:881    .bss.bufPointer:00000000 $d
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:890    .bss.dataHalfReady:00000000 dataHalfReady
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:891    .bss.dataHalfReady:00000000 $d
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:897    .bss.dataReady:00000000 $d
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:900    .bss.dmaBuffer:00000000 $d
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:907    .bss.htim8:00000000 $d
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:917    .bss.hdma_adc1:00000000 hdma_adc1
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:914    .bss.hdma_adc1:00000000 $d
C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s:921    .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_ADC_Start_DMA
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_PWREx_ConfigSupply
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc1mqbTe.s 			page 33


HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_USB_DEVICE_Init
HAL_ADCEx_Calibration_Start
HAL_TIM_Base_Start
HAL_GPIO_TogglePin
CDC_Transmit_FS
