/**
 * @file stm32_dma.c
 * @brief STM32å¹³å°DMAé©±åŠ¨å®ç°
 *
 * è¯¥æ–‡ä»¶å®ç°äº†STM32å¹³å°çš„DMAé©±åŠ¨æ¥å£
 */

#include "base/dma_api.h"
#include "common/error_api.h"
#include "stm32f4xx_hal.h"
#include <string.h>

/* DMAé€šé“æœ€å¤§æ•°é‡?*/
#define STM32_DMA_MAX_CHANNELS 16

/* DMAæµæ•°é‡?*/
#define STM32_DMA_STREAMS_PER_CONTROLLER 8

/* STM32 DMAæ§åˆ¶å™?*/
#define STM32_DMA1_BASE DMA1
#define STM32_DMA2_BASE DMA2

/* STM32 DMAè®¾å¤‡ç»“æ„ä½?*/
typedef struct {
    DMA_HandleTypeDef hdma;             /* HAL DMAå¥æŸ„ */
    uint32_t channel;                   /* DMAé€šé“ */
    dma_config_t config;                /* DMAé…ç½® */
    dma_callback_t callback;            /* å›è°ƒå‡½æ•° */
    void *arg;                          /* å›è°ƒå‚æ•° */
    volatile dma_status_t status;       /* ä¼ è¾“çŠ¶æ€?*/
    bool initialized;                   /* åˆå§‹åŒ–æ ‡å¿?*/
} stm32_dma_device_t;

/* DMAè®¾å¤‡æ•°ç»„ */
static stm32_dma_device_t g_dma_devices[STM32_DMA_MAX_CHANNELS];

/* è·å–DMAæ§åˆ¶å™¨å’Œæµ?*/
static DMA_Stream_TypeDef *get_dma_stream(uint32_t dma_channel)
{
    if (dma_channel < STM32_DMA_STREAMS_PER_CONTROLLER) {
        /* DMA1 Stream 0-7 */
        return ((DMA_Stream_TypeDef *)((uint32_t)STM32_DMA1_BASE + 0x10 + 0x18 * dma_channel));
    } else if (dma_channel < STM32_DMA_MAX_CHANNELS) {
        /* DMA2 Stream 0-7 */
        return ((DMA_Stream_TypeDef *)((uint32_t)STM32_DMA2_BASE + 0x10 + 0x18 * (dma_channel - STM32_DMA_STREAMS_PER_CONTROLLER)));
    } else {
        return NULL;
    }
}

/* è·å–DMAæ§åˆ¶å™¨åŸºå€ */
static DMA_TypeDef *get_dma_instance(uint32_t dma_channel)
{
    if (dma_channel < STM32_DMA_STREAMS_PER_CONTROLLER) {
        return DMA1;
    } else if (dma_channel < STM32_DMA_MAX_CHANNELS) {
        return DMA2;
    } else {
        return NULL;
    }
}

/* è½¬æ¢æ•°æ®å®½åº¦ */
static uint32_t convert_data_width(dma_data_width_t width)
{
    switch (width) {
        case DMA_DATA_WIDTH_8BIT:
            return DMA_PDATAALIGN_BYTE;
        case DMA_DATA_WIDTH_16BIT:
            return DMA_PDATAALIGN_HALFWORD;
        case DMA_DATA_WIDTH_32BIT:
            return DMA_PDATAALIGN_WORD;
        default:
            return DMA_PDATAALIGN_BYTE;
    }
}

/* è½¬æ¢ä¼ è¾“æ–¹å‘ */
static uint32_t convert_direction(dma_direction_t direction)
{
    switch (direction) {
        case DMA_DIR_MEM_TO_MEM:
            return DMA_MEMORY_TO_MEMORY;
        case DMA_DIR_MEM_TO_PERIPH:
            return DMA_MEMORY_TO_PERIPH;
        case DMA_DIR_PERIPH_TO_MEM:
            return DMA_PERIPH_TO_MEMORY;
        case DMA_DIR_PERIPH_TO_PERIPH:
            /* STM32 DMAä¸æ”¯æŒå¤–è®¾åˆ°å¤–è®¾ï¼Œä½¿ç”¨å†…å­˜åˆ°å†…å­˜ä»£æ›¿ */
            return DMA_MEMORY_TO_MEMORY;
        default:
            return DMA_PERIPH_TO_MEMORY;
    }
}

/* è½¬æ¢ä¼ è¾“æ¨¡å¼ */
static uint32_t convert_mode(dma_mode_t mode)
{
    switch (mode) {
        case DMA_MODE_NORMAL:
            return DMA_NORMAL;
        case DMA_MODE_CIRCULAR:
            return DMA_CIRCULAR;
        default:
            return DMA_NORMAL;
    }
}

/* è½¬æ¢ä¼ è¾“ä¼˜å…ˆçº?*/
static uint32_t convert_priority(dma_priority_t priority)
{
    switch (priority) {
        case DMA_PRIORITY_LOW:
            return DMA_PRIORITY_LOW;
        case DMA_PRIORITY_MEDIUM:
            return DMA_PRIORITY_MEDIUM;
        case DMA_PRIORITY_HIGH:
            return DMA_PRIORITY_HIGH;
        case DMA_PRIORITY_VERY_HIGH:
            return DMA_PRIORITY_VERY_HIGH;
        default:
            return DMA_PRIORITY_MEDIUM;
    }
}

/* DMAä¸­æ–­å¤„ç†å‡½æ•° */
static void dma_irq_handler(stm32_dma_device_t *dev)
{
    /* æ£€æŸ¥ä¼ è¾“å®Œæˆæ ‡å¿?*/
    if (__HAL_DMA_GET_FLAG(&dev->hdma, __HAL_DMA_GET_TC_FLAG_INDEX(&dev->hdma))) {
        /* æ¸…é™¤æ ‡å¿— */
        __HAL_DMA_CLEAR_FLAG(&dev->hdma, __HAL_DMA_GET_TC_FLAG_INDEX(&dev->hdma));
        
        /* æ›´æ–°çŠ¶æ€?*/
        dev->status = DMA_STATUS_COMPLETE;
        
        /* è°ƒç”¨å›è°ƒå‡½æ•° */
        if (dev->callback) {
            dev->callback(dev->arg, DMA_STATUS_COMPLETE);
        }
    }
    
    /* æ£€æŸ¥ä¼ è¾“é”™è¯¯æ ‡å¿?*/
    if (__HAL_DMA_GET_FLAG(&dev->hdma, __HAL_DMA_GET_TE_FLAG_INDEX(&dev->hdma))) {
        /* æ¸…é™¤æ ‡å¿— */
        __HAL_DMA_CLEAR_FLAG(&dev->hdma, __HAL_DMA_GET_TE_FLAG_INDEX(&dev->hdma));
        
        /* æ›´æ–°çŠ¶æ€?*/
        dev->status = DMA_STATUS_ERROR;
        
        /* è°ƒç”¨å›è°ƒå‡½æ•° */
        if (dev->callback) {
            dev->callback(dev->arg, DMA_STATUS_ERROR);
        }
    }
}

/**
 * @brief åˆå§‹åŒ–DMA
 * 
 * @param dma_channel DMAé€šé“
 * @param config DMAé…ç½®å‚æ•°
 * @param callback DMAä¼ è¾“å®Œæˆå›è°ƒå‡½æ•°
 * @param arg ä¼ é€’ç»™å›è°ƒå‡½æ•°çš„å‚æ•?
 * @param handle DMAå¥æŸ„æŒ‡é’ˆ
 * @return int 0è¡¨ç¤ºæˆåŠŸï¼Œé0è¡¨ç¤ºå¤±è´¥
 */
int dma_init(uint32_t dma_channel, const dma_config_t *config, 
             dma_callback_t callback, void *arg, dma_handle_t *handle)
{
    stm32_dma_device_t *dev;
    DMA_HandleTypeDef *hdma;
    
    /* å‚æ•°æ£€æŸ?*/
    if (config == NULL || handle == NULL) {
        return ERROR_INVALID_PARAM;
    }
    
    /* æ£€æŸ¥é€šé“æœ‰æ•ˆæ€?*/
    if (dma_channel >= STM32_DMA_MAX_CHANNELS) {
        return ERROR_INVALID_PARAM;
    }
    
    /* è·å–DMAè®¾å¤‡ */
    dev = &g_dma_devices[dma_channel];
    
    /* æ£€æŸ¥æ˜¯å¦å·²åˆå§‹åŒ?*/
    if (dev->initialized) {
        return ERROR_ALREADY_INITIALIZED;
    }
    
    /* åˆå§‹åŒ–DMAè®¾å¤‡ */
    memset(dev, 0, sizeof(stm32_dma_device_t));
    dev->channel = dma_channel;
    dev->callback = callback;
    dev->arg = arg;
    dev->status = DMA_STATUS_IDLE;
    
    /* å¤åˆ¶é…ç½® */
    memcpy(&dev->config, config, sizeof(dma_config_t));
    
    /* è·å–HAL DMAå¥æŸ„ */
    hdma = &dev->hdma;
    
    /* åˆå§‹åŒ–DMAé…ç½® */
    hdma->Instance = get_dma_stream(dma_channel);
    hdma->Init.Channel = 0; /* é€šé“ç”±å¤–è®¾å†³å®šï¼Œè¿™é‡Œè®¾ä¸º0 */
    hdma->Init.Direction = convert_direction(config->direction);
    hdma->Init.PeriphInc = config->src_inc ? DMA_PINC_ENABLE : DMA_PINC_DISABLE;
    hdma->Init.MemInc = config->dst_inc ? DMA_MINC_ENABLE : DMA_MINC_DISABLE;
    hdma->Init.PeriphDataAlignment = convert_data_width(config->src_width);
    hdma->Init.MemDataAlignment = convert_data_width(config->dst_width);
    hdma->Init.Mode = convert_mode(config->mode);
    hdma->Init.Priority = convert_priority(config->priority);
    hdma->Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    hdma->Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
    hdma->Init.MemBurst = DMA_MBURST_SINGLE;
    hdma->Init.PeriphBurst = DMA_PBURST_SINGLE;
    
    /* å¯ç”¨DMAæ—¶é’Ÿ */
    if (dma_channel < STM32_DMA_STREAMS_PER_CONTROLLER) {
        __HAL_RCC_DMA1_CLK_ENABLE();
    } else {
        __HAL_RCC_DMA2_CLK_ENABLE();
    }
    
    /* åˆå§‹åŒ–HAL DMA */
    if (HAL_DMA_Init(hdma) != HAL_OK) {
        return ERROR_DRIVER_INIT_FAILED;
    }
    
    /* è®¾ç½®æºåœ°å€å’Œç›®æ ‡åœ°å€ */
    if (config->direction == DMA_DIR_MEM_TO_PERIPH) {
        hdma->Instance->M0AR = config->src_addr;
        hdma->Instance->PAR = config->dst_addr;
    } else {
        hdma->Instance->PAR = config->src_addr;
        hdma->Instance->M0AR = config->dst_addr;
    }
    
    /* è®¾ç½®æ•°æ®å¤§å° */
    hdma->Instance->NDTR = config->data_size;
    
    /* è®¾ç½®åˆå§‹åŒ–æ ‡å¿?*/
    dev->initialized = true;
    
    /* è¿”å›å¥æŸ„ */
    *handle = (dma_handle_t)dev;
    
    return DRIVER_OK;
}

/**
 * @brief å»åˆå§‹åŒ–DMA
 * 
 * @param handle DMAå¥æŸ„
 * @return int 0è¡¨ç¤ºæˆåŠŸï¼Œé0è¡¨ç¤ºå¤±è´¥
 */
int dma_deinit(dma_handle_t handle)
{
    stm32_dma_device_t *dev = (stm32_dma_device_t *)handle;
    
    /* å‚æ•°æ£€æŸ?*/
    if (dev == NULL || !dev->initialized) {
        return ERROR_INVALID_PARAM;
    }
    
    /* ç¦ç”¨DMAä¸­æ–­ */
    dma_disable_interrupt(handle);
    
    /* åœæ­¢DMAä¼ è¾“ */
    dma_stop(handle);
    
    /* å»åˆå§‹åŒ–HAL DMA */
    if (HAL_DMA_DeInit(&dev->hdma) != HAL_OK) {
        return ERROR_DRIVER_DEINIT_FAILED;
    }
    
    /* æ¸…é™¤åˆå§‹åŒ–æ ‡å¿?*/
    dev->initialized = false;
    
    return DRIVER_OK;
}

/**
 * @brief å¼€å§‹DMAä¼ è¾“
 * 
 * @param handle DMAå¥æŸ„
 * @return int 0è¡¨ç¤ºæˆåŠŸï¼Œé0è¡¨ç¤ºå¤±è´¥
 */
int dma_start(dma_handle_t handle)
{
    stm32_dma_device_t *dev = (stm32_dma_device_t *)handle;
    
    /* å‚æ•°æ£€æŸ?*/
    if (dev == NULL || !dev->initialized) {
        return ERROR_INVALID_PARAM;
    }
    
    /* æ›´æ–°çŠ¶æ€?*/
    dev->status = DMA_STATUS_BUSY;
    
    /* å¼€å§‹DMAä¼ è¾“ */
    if (dev->config.direction == DMA_DIR_MEM_TO_PERIPH) {
        if (HAL_DMA_Start(&dev->hdma, dev->config.src_addr, dev->config.dst_addr, dev->config.data_size) != HAL_OK) {
            dev->status = DMA_STATUS_ERROR;
            return ERROR_DRIVER_START_FAILED;
        }
    } else {
        if (HAL_DMA_Start(&dev->hdma, dev->config.src_addr, dev->config.dst_addr, dev->config.data_size) != HAL_OK) {
            dev->status = DMA_STATUS_ERROR;
            return ERROR_DRIVER_START_FAILED;
        }
    }
    
    return DRIVER_OK;
}

/**
 * @brief åœæ­¢DMAä¼ è¾“
 * 
 * @param handle DMAå¥æŸ„
 * @return int 0è¡¨ç¤ºæˆåŠŸï¼Œé0è¡¨ç¤ºå¤±è´¥
 */
int dma_stop(dma_handle_t handle)
{
    stm32_dma_device_t *dev = (stm32_dma_device_t *)handle;
    
    /* å‚æ•°æ£€æŸ?*/
    if (dev == NULL || !dev->initialized) {
        return ERROR_INVALID_PARAM;
    }
    
    /* åœæ­¢DMAä¼ è¾“ */
    if (HAL_DMA_Abort(&dev->hdma) != HAL_OK) {
        return ERROR_DRIVER_STOP_FAILED;
    }
    
    /* æ›´æ–°çŠ¶æ€?*/
    dev->status = DMA_STATUS_ABORT;
    
    return DRIVER_OK;
}

/**
 * @brief è·å–DMAä¼ è¾“çŠ¶æ€?
 * 
 * @param handle DMAå¥æŸ„
 * @param status çŠ¶æ€æŒ‡é’?
 * @return int 0è¡¨ç¤ºæˆåŠŸï¼Œé0è¡¨ç¤ºå¤±è´¥
 */
int dma_get_status(dma_handle_t handle, dma_status_t *status)
{
    stm32_dma_device_t *dev = (stm32_dma_device_t *)handle;
    
    /* å‚æ•°æ£€æŸ?*/
    if (dev == NULL || !dev->initialized || status == NULL) {
        return ERROR_INVALID_PARAM;
    }
    
    /* è·å–çŠ¶æ€?*/
    *status = dev->status;
    
    return DRIVER_OK;
}

/**
 * @brief è·å–DMAå‰©ä½™ä¼ è¾“æ•°æ®å¤§å°
 * 
 * @param handle DMAå¥æŸ„
 * @param remaining_size å‰©ä½™æ•°æ®å¤§å°æŒ‡é’ˆ
 * @return int 0è¡¨ç¤ºæˆåŠŸï¼Œé0è¡¨ç¤ºå¤±è´¥
 */
int dma_get_remaining(dma_handle_t handle, uint32_t *remaining_size)
{
    stm32_dma_device_t *dev = (stm32_dma_device_t *)handle;
    
    /* å‚æ•°æ£€æŸ?*/
    if (dev == NULL || !dev->initialized || remaining_size == NULL) {
        return ERROR_INVALID_PARAM;
    }
    
    /* è·å–å‰©ä½™æ•°æ®å¤§å° */
    *remaining_size = __HAL_DMA_GET_COUNTER(&dev->hdma);
    
    return DRIVER_OK;
}

/**
 * @brief è®¾ç½®DMAä¼ è¾“æºåœ°å€
 * 
 * @param handle DMAå¥æŸ„
 * @param src_addr æºåœ°å€
 * @return int 0è¡¨ç¤ºæˆåŠŸï¼Œé0è¡¨ç¤ºå¤±è´¥
 */
int dma_set_src_address(dma_handle_t handle, uint32_t src_addr)
{
    stm32_dma_device_t *dev = (stm32_dma_device_t *)handle;
    
    /* å‚æ•°æ£€æŸ?*/
    if (dev == NULL || !dev->initialized) {
        return ERROR_INVALID_PARAM;
    }
    
    /* æ›´æ–°æºåœ°å€ */
    dev->config.src_addr = src_addr;
    
    /* è®¾ç½®æºåœ°å€ */
    if (dev->config.direction == DMA_DIR_MEM_TO_PERIPH) {
        dev->hdma.Instance->M0AR = src_addr;
    } else {
        dev->hdma.Instance->PAR = src_addr;
    }
    
    return DRIVER_OK;
}

/**
 * @brief è®¾ç½®DMAä¼ è¾“ç›®æ ‡åœ°å€
 * 
 * @param handle DMAå¥æŸ„
 * @param dst_addr ç›®æ ‡åœ°å€
 * @return int 0è¡¨ç¤ºæˆåŠŸï¼Œé0è¡¨ç¤ºå¤±è´¥
 */
int dma_set_dst_address(dma_handle_t handle, uint32_t dst_addr)
{
    stm32_dma_device_t *dev = (stm32_dma_device_t *)handle;
    
    /* å‚æ•°æ£€æŸ?*/
    if (dev == NULL || !dev->initialized) {
        return ERROR_INVALID_PARAM;
    }
    
    /* æ›´æ–°ç›®æ ‡åœ°å€ */
    dev->config.dst_addr = dst_addr;
    
    /* è®¾ç½®ç›®æ ‡åœ°å€ */
    if (dev->config.direction == DMA_DIR_MEM_TO_PERIPH) {
        dev->hdma.Instance->PAR = dst_addr;
    } else {
        dev->hdma.Instance->M0AR = dst_addr;
    }
    
    return DRIVER_OK;
}

/**
 * @brief è®¾ç½®DMAä¼ è¾“æ•°æ®å¤§å°
 * 
 * @param handle DMAå¥æŸ„
 * @param data_size æ•°æ®å¤§å°(å­—èŠ‚)
 * @return int 0è¡¨ç¤ºæˆåŠŸï¼Œé0è¡¨ç¤ºå¤±è´¥
 */
int dma_set_data_size(dma_handle_t handle, uint32_t data_size)
{
    stm32_dma_device_t *dev = (stm32_dma_device_t *)handle;
    
    /* å‚æ•°æ£€æŸ?*/
    if (dev == NULL || !dev->initialized) {
        return ERROR_INVALID_PARAM;
    }
    
    /* æ›´æ–°æ•°æ®å¤§å° */
    dev->config.data_size = data_size;
    
    /* è®¾ç½®æ•°æ®å¤§å° */
    dev->hdma.Instance->NDTR = data_size;
    
    return DRIVER_OK;
}

/**
 * @brief ä½¿èƒ½DMAä¸­æ–­
 * 
 * @param handle DMAå¥æŸ„
 * @return int 0è¡¨ç¤ºæˆåŠŸï¼Œé0è¡¨ç¤ºå¤±è´¥
 */
int dma_enable_interrupt(dma_handle_t handle)
{
    stm32_dma_device_t *dev = (stm32_dma_device_t *)handle;
    
    /* å‚æ•°æ£€æŸ?*/
    if (dev == NULL || !dev->initialized) {
        return ERROR_INVALID_PARAM;
    }
    
    /* ä½¿èƒ½DMAä¼ è¾“å®Œæˆä¸­æ–­ */
    __HAL_DMA_ENABLE_IT(&dev->hdma, DMA_IT_TC);
    
    /* ä½¿èƒ½DMAä¼ è¾“é”™è¯¯ä¸­æ–­ */
    __HAL_DMA_ENABLE_IT(&dev->hdma, DMA_IT_TE);
    
    return DRIVER_OK;
}

/**
 * @brief ç¦ç”¨DMAä¸­æ–­
 * 
 * @param handle DMAå¥æŸ„
 * @return int 0è¡¨ç¤ºæˆåŠŸï¼Œé0è¡¨ç¤ºå¤±è´¥
 */
int dma_disable_interrupt(dma_handle_t handle)
{
    stm32_dma_device_t *dev = (stm32_dma_device_t *)handle;
    
    /* å‚æ•°æ£€æŸ?*/
    if (dev == NULL || !dev->initialized) {
        return ERROR_INVALID_PARAM;
    }
    
    /* ç¦ç”¨DMAä¼ è¾“å®Œæˆä¸­æ–­ */
    __HAL_DMA_DISABLE_IT(&dev->hdma, DMA_IT_TC);
    
    /* ç¦ç”¨DMAä¼ è¾“é”™è¯¯ä¸­æ–­ */
    __HAL_DMA_DISABLE_IT(&dev->hdma, DMA_IT_TE);
    
    return DRIVER_OK;
}

/**
 * @brief DMA1 Stream0ä¸­æ–­å¤„ç†å‡½æ•°
 */
void DMA1_Stream0_IRQHandler(void)
{
    dma_irq_handler(&g_dma_devices[0]);
}

/**
 * @brief DMA1 Stream1ä¸­æ–­å¤„ç†å‡½æ•°
 */
void DMA1_Stream1_IRQHandler(void)
{
    dma_irq_handler(&g_dma_devices[1]);
}

/**
 * @brief DMA1 Stream2ä¸­æ–­å¤„ç†å‡½æ•°
 */
void DMA1_Stream2_IRQHandler(void)
{
    dma_irq_handler(&g_dma_devices[2]);
}

/**
 * @brief DMA1 Stream3ä¸­æ–­å¤„ç†å‡½æ•°
 */
void DMA1_Stream3_IRQHandler(void)
{
    dma_irq_handler(&g_dma_devices[3]);
}

/**
 * @brief DMA1 Stream4ä¸­æ–­å¤„ç†å‡½æ•°
 */
void DMA1_Stream4_IRQHandler(void)
{
    dma_irq_handler(&g_dma_devices[4]);
}

/**
 * @brief DMA1 Stream5ä¸­æ–­å¤„ç†å‡½æ•°
 */
void DMA1_Stream5_IRQHandler(void)
{
    dma_irq_handler(&g_dma_devices[5]);
}

/**
 * @brief DMA1 Stream6ä¸­æ–­å¤„ç†å‡½æ•°
 */
void DMA1_Stream6_IRQHandler(void)
{
    dma_irq_handler(&g_dma_devices[6]);
}

/**
 * @brief DMA1 Stream7ä¸­æ–­å¤„ç†å‡½æ•°
 */
void DMA1_Stream7_IRQHandler(void)
{
    dma_irq_handler(&g_dma_devices[7]);
}

/**
 * @brief DMA2 Stream0ä¸­æ–­å¤„ç†å‡½æ•°
 */
void DMA2_Stream0_IRQHandler(void)
{
    dma_irq_handler(&g_dma_devices[8]);
}

/**
 * @brief DMA2 Stream1ä¸­æ–­å¤„ç†å‡½æ•°
 */
void DMA2_Stream1_IRQHandler(void)
{
    dma_irq_handler(&g_dma_devices[9]);
}

/**
 * @brief DMA2 Stream2ä¸­æ–­å¤„ç†å‡½æ•°
 */
void DMA2_Stream2_IRQHandler(void)
{
    dma_irq_handler(&g_dma_devices[10]);
}

/**
 * @brief DMA2 Stream3ä¸­æ–­å¤„ç†å‡½æ•°
 */
void DMA2_Stream3_IRQHandler(void)
{
    dma_irq_handler(&g_dma_devices[11]);
}

/**
 * @brief DMA2 Stream4ä¸­æ–­å¤„ç†å‡½æ•°
 */
void DMA2_Stream4_IRQHandler(void)
{
    dma_irq_handler(&g_dma_devices[12]);
}

/**
 * @brief DMA2 Stream5ä¸­æ–­å¤„ç†å‡½æ•°
 */
void DMA2_Stream5_IRQHandler(void)
{
    dma_irq_handler(&g_dma_devices[13]);
}

/**
 * @brief DMA2 Stream6ä¸­æ–­å¤„ç†å‡½æ•°
 */
void DMA2_Stream6_IRQHandler(void)
{
    dma_irq_handler(&g_dma_devices[14]);
}

/**
 * @brief DMA2 Stream7ä¸­æ–­å¤„ç†å‡½æ•°
 */
void DMA2_Stream7_IRQHandler(void)
{
    dma_irq_handler(&g_dma_devices[15]);
}

