# begin LFP file D:\XC3S500E_Verilog\jianfa_sub\jianfa_sub\jianfa_sub.lfp
designfile jianfa_sub.v
parttype xc3s500e-4-pq208
bus_delimiter 1;
set_busdelim_onsave 1;
