{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520164536575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520164536576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  4 20:55:36 2018 " "Processing started: Sun Mar  4 20:55:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520164536576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1520164536576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1520164536576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1520164536755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1520164536755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zerokfy/work/repo/riscv/src/rtl/gen_gr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/zerokfy/work/repo/riscv/src/rtl/gen_gr.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_gr " "Found entity 1: gen_gr" {  } { { "../src/rtl/gen_gr.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/gen_gr.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520164547382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1520164547382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_core " "Found entity 1: rv32i_core" {  } { { "../src/rtl/rv32i_core.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520164547385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1520164547385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zerokfy/work/repo/riscv/src/rtl/sim_top.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/zerokfy/work/repo/riscv/src/rtl/sim_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1520164547386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zerokfy/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/zerokfy/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipRAM " "Found entity 1: OnChipRAM" {  } { { "../ip/OnChipRAM/OnChipRAM.v" "" { Text "/home/zerokfy/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520164547387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1520164547387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zerokfy/work/repo/riscv/ip/CodeROM/CodeROM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/zerokfy/work/repo/riscv/ip/CodeROM/CodeROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodeROM " "Found entity 1: CodeROM" {  } { { "../ip/CodeROM/CodeROM.v" "" { Text "/home/zerokfy/work/repo/riscv/ip/CodeROM/CodeROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520164547387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1520164547387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_ctrl " "Found entity 1: seg7_ctrl" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520164547388 ""} { "Info" "ISGN_ENTITY_NAME" "2 digit_dec " "Found entity 2: digit_dec" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520164547388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1520164547388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zerokfy/work/repo/riscv/src/rtl/rom_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/zerokfy/work/repo/riscv/src/rtl/rom_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_wrap " "Found entity 1: rom_wrap" {  } { { "../src/rtl/rom_wrap.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/rom_wrap.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520164547388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1520164547388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_top " "Found entity 1: riscv_top" {  } { { "../src/rtl/riscv_top.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520164547389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1520164547389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zerokfy/work/repo/riscv/src/rtl/ram_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/zerokfy/work/repo/riscv/src/rtl/ram_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wrap " "Found entity 1: ram_wrap" {  } { { "../src/rtl/ram_wrap.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/ram_wrap.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520164547390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1520164547390 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_top " "Elaborating entity \"riscv_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1520164547427 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_core_p_reset riscv_top.v(33) " "Verilog HDL or VHDL warning at riscv_top.v(33): object \"_core_p_reset\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547428 "|riscv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_core_m_clock riscv_top.v(34) " "Verilog HDL or VHDL warning at riscv_top.v(34): object \"_core_m_clock\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547428 "|riscv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_rom_p_reset riscv_top.v(37) " "Verilog HDL or VHDL warning at riscv_top.v(37): object \"_rom_p_reset\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547428 "|riscv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_rom_m_clock riscv_top.v(38) " "Verilog HDL or VHDL warning at riscv_top.v(38): object \"_rom_m_clock\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547428 "|riscv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_ram_p_reset riscv_top.v(44) " "Verilog HDL or VHDL warning at riscv_top.v(44): object \"_ram_p_reset\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547428 "|riscv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_ram_m_clock riscv_top.v(45) " "Verilog HDL or VHDL warning at riscv_top.v(45): object \"_ram_m_clock\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547428 "|riscv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_segc_p_reset riscv_top.v(53) " "Verilog HDL or VHDL warning at riscv_top.v(53): object \"_segc_p_reset\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547428 "|riscv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_segc_m_clock riscv_top.v(54) " "Verilog HDL or VHDL warning at riscv_top.v(54): object \"_segc_m_clock\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547428 "|riscv_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_ctrl seg7_ctrl:segc " "Elaborating entity \"seg7_ctrl\" for hierarchy \"seg7_ctrl:segc\"" {  } { { "../src/rtl/riscv_top.v" "segc" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547444 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_p_reset seg7_ctrl.v(27) " "Verilog HDL or VHDL warning at seg7_ctrl.v(27): object \"_dec_p_reset\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547444 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_m_clock seg7_ctrl.v(28) " "Verilog HDL or VHDL warning at seg7_ctrl.v(28): object \"_dec_m_clock\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547444 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_5_p_reset seg7_ctrl.v(31) " "Verilog HDL or VHDL warning at seg7_ctrl.v(31): object \"_dec_5_p_reset\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547444 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_5_m_clock seg7_ctrl.v(32) " "Verilog HDL or VHDL warning at seg7_ctrl.v(32): object \"_dec_5_m_clock\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547444 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_4_p_reset seg7_ctrl.v(35) " "Verilog HDL or VHDL warning at seg7_ctrl.v(35): object \"_dec_4_p_reset\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547444 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_4_m_clock seg7_ctrl.v(36) " "Verilog HDL or VHDL warning at seg7_ctrl.v(36): object \"_dec_4_m_clock\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547444 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_3_p_reset seg7_ctrl.v(39) " "Verilog HDL or VHDL warning at seg7_ctrl.v(39): object \"_dec_3_p_reset\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547444 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_3_m_clock seg7_ctrl.v(40) " "Verilog HDL or VHDL warning at seg7_ctrl.v(40): object \"_dec_3_m_clock\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547444 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_2_p_reset seg7_ctrl.v(43) " "Verilog HDL or VHDL warning at seg7_ctrl.v(43): object \"_dec_2_p_reset\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547444 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_2_m_clock seg7_ctrl.v(44) " "Verilog HDL or VHDL warning at seg7_ctrl.v(44): object \"_dec_2_m_clock\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547444 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_1_p_reset seg7_ctrl.v(47) " "Verilog HDL or VHDL warning at seg7_ctrl.v(47): object \"_dec_1_p_reset\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547444 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_1_m_clock seg7_ctrl.v(48) " "Verilog HDL or VHDL warning at seg7_ctrl.v(48): object \"_dec_1_m_clock\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547444 "|riscv_top|seg7_ctrl:segc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_dec seg7_ctrl:segc\|digit_dec:dec " "Elaborating entity \"digit_dec\" for hierarchy \"seg7_ctrl:segc\|digit_dec:dec\"" {  } { { "../src/rtl/seg7_ctrl.v" "dec" { Text "/home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_wrap ram_wrap:ram " "Elaborating entity \"ram_wrap\" for hierarchy \"ram_wrap:ram\"" {  } { { "../src/rtl/riscv_top.v" "ram" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547454 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 ram_wrap.v(30) " "Verilog HDL assignment warning at ram_wrap.v(30): truncated value with size 12 to match size of target (9)" {  } { { "../src/rtl/ram_wrap.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/ram_wrap.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1520164547455 "|riscv_top|ram_wrap:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipRAM ram_wrap:ram\|OnChipRAM:ram " "Elaborating entity \"OnChipRAM\" for hierarchy \"ram_wrap:ram\|OnChipRAM:ram\"" {  } { { "../src/rtl/ram_wrap.v" "ram" { Text "/home/zerokfy/work/repo/riscv/src/rtl/ram_wrap.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_wrap:ram\|OnChipRAM:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_wrap:ram\|OnChipRAM:ram\|altsyncram:altsyncram_component\"" {  } { { "../ip/OnChipRAM/OnChipRAM.v" "altsyncram_component" { Text "/home/zerokfy/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_wrap:ram\|OnChipRAM:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_wrap:ram\|OnChipRAM:ram\|altsyncram:altsyncram_component\"" {  } { { "../ip/OnChipRAM/OnChipRAM.v" "" { Text "/home/zerokfy/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1520164547518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_wrap:ram\|OnChipRAM:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_wrap:ram\|OnChipRAM:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547518 ""}  } { { "../ip/OnChipRAM/OnChipRAM.v" "" { Text "/home/zerokfy/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1520164547518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k8g1 " "Found entity 1: altsyncram_k8g1" {  } { { "db/altsyncram_k8g1.tdf" "" { Text "/home/zerokfy/work/repo/riscv/prj/db/altsyncram_k8g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520164547555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1520164547555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k8g1 ram_wrap:ram\|OnChipRAM:ram\|altsyncram:altsyncram_component\|altsyncram_k8g1:auto_generated " "Elaborating entity \"altsyncram_k8g1\" for hierarchy \"ram_wrap:ram\|OnChipRAM:ram\|altsyncram:altsyncram_component\|altsyncram_k8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_wrap rom_wrap:rom " "Elaborating entity \"rom_wrap\" for hierarchy \"rom_wrap:rom\"" {  } { { "../src/rtl/riscv_top.v" "rom" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CodeROM rom_wrap:rom\|CodeROM:rom " "Elaborating entity \"CodeROM\" for hierarchy \"rom_wrap:rom\|CodeROM:rom\"" {  } { { "../src/rtl/rom_wrap.v" "rom" { Text "/home/zerokfy/work/repo/riscv/src/rtl/rom_wrap.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component\"" {  } { { "../ip/CodeROM/CodeROM.v" "altsyncram_component" { Text "/home/zerokfy/work/repo/riscv/ip/CodeROM/CodeROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component\"" {  } { { "../ip/CodeROM/CodeROM.v" "" { Text "/home/zerokfy/work/repo/riscv/ip/CodeROM/CodeROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1520164547571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ip/CodeROM/riscv_top.mif " "Parameter \"init_file\" = \"../ip/CodeROM/riscv_top.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547571 ""}  } { { "../ip/CodeROM/CodeROM.v" "" { Text "/home/zerokfy/work/repo/riscv/ip/CodeROM/CodeROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1520164547571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fta1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fta1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fta1 " "Found entity 1: altsyncram_fta1" {  } { { "db/altsyncram_fta1.tdf" "" { Text "/home/zerokfy/work/repo/riscv/prj/db/altsyncram_fta1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520164547615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1520164547615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fta1 rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component\|altsyncram_fta1:auto_generated " "Elaborating entity \"altsyncram_fta1\" for hierarchy \"rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component\|altsyncram_fta1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_core rv32i_core:core " "Elaborating entity \"rv32i_core\" for hierarchy \"rv32i_core:core\"" {  } { { "../src/rtl/riscv_top.v" "core" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547618 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst rv32i_core.v(27) " "Verilog HDL or VHDL warning at rv32i_core.v(27): object \"inst\" assigned a value but never read" {  } { { "../src/rtl/rv32i_core.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547620 "|riscv_top|rv32i_core:core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_gr_p_reset rv32i_core.v(53) " "Verilog HDL or VHDL warning at rv32i_core.v(53): object \"_gr_p_reset\" assigned a value but never read" {  } { { "../src/rtl/rv32i_core.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547621 "|riscv_top|rv32i_core:core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_gr_m_clock rv32i_core.v(54) " "Verilog HDL or VHDL warning at rv32i_core.v(54): object \"_gr_m_clock\" assigned a value but never read" {  } { { "../src/rtl/rv32i_core.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1520164547621 "|riscv_top|rv32i_core:core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_gr rv32i_core:core\|gen_gr:gr " "Elaborating entity \"gen_gr\" for hierarchy \"rv32i_core:core\|gen_gr:gr\"" {  } { { "../src/rtl/rv32i_core.v" "gr" { Text "/home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1520164547923 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1520164548107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1371 " "Peak virtual memory: 1371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520164548147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  4 20:55:48 2018 " "Processing ended: Sun Mar  4 20:55:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520164548147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520164548147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520164548147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1520164548147 ""}
