Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Apr 27 19:37:03 2018
| Host         : DESKTOP-COSF6I6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stopwatch_timing_summary_routed.rpt -rpx stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ds1/pattern_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ds1/pattern_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ds1/pattern_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ds1/pattern_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 49 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.698        0.000                      0                   74        0.320        0.000                      0                   74        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.698        0.000                      0                   74        0.320        0.000                      0                   74        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 c1/stopwatch_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.766ns (20.623%)  route 2.948ns (79.377%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.564     5.085    c1/clock
    SLICE_X56Y15         FDRE                                         r  c1/stopwatch_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c1/stopwatch_count_reg[6]/Q
                         net (fo=3, routed)           1.425     7.028    c1/stopwatch_count_reg[6]
    SLICE_X57Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.152 r  c1/stopwatch_count[0]_i_4/O
                         net (fo=1, routed)           0.573     7.725    c1/stopwatch_count[0]_i_4_n_0
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.849 r  c1/stopwatch_count[0]_i_1/O
                         net (fo=20, routed)          0.950     8.800    c1/stopwatch_count[0]_i_1_n_0
    SLICE_X56Y18         FDRE                                         r  c1/stopwatch_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.443    14.784    c1/clock
    SLICE_X56Y18         FDRE                                         r  c1/stopwatch_count_reg[16]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X56Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    c1/stopwatch_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 c1/stopwatch_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.766ns (20.623%)  route 2.948ns (79.377%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.564     5.085    c1/clock
    SLICE_X56Y15         FDRE                                         r  c1/stopwatch_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c1/stopwatch_count_reg[6]/Q
                         net (fo=3, routed)           1.425     7.028    c1/stopwatch_count_reg[6]
    SLICE_X57Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.152 r  c1/stopwatch_count[0]_i_4/O
                         net (fo=1, routed)           0.573     7.725    c1/stopwatch_count[0]_i_4_n_0
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.849 r  c1/stopwatch_count[0]_i_1/O
                         net (fo=20, routed)          0.950     8.800    c1/stopwatch_count[0]_i_1_n_0
    SLICE_X56Y18         FDRE                                         r  c1/stopwatch_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.443    14.784    c1/clock
    SLICE_X56Y18         FDRE                                         r  c1/stopwatch_count_reg[17]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X56Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    c1/stopwatch_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 c1/stopwatch_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.766ns (20.623%)  route 2.948ns (79.377%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.564     5.085    c1/clock
    SLICE_X56Y15         FDRE                                         r  c1/stopwatch_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c1/stopwatch_count_reg[6]/Q
                         net (fo=3, routed)           1.425     7.028    c1/stopwatch_count_reg[6]
    SLICE_X57Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.152 r  c1/stopwatch_count[0]_i_4/O
                         net (fo=1, routed)           0.573     7.725    c1/stopwatch_count[0]_i_4_n_0
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.849 r  c1/stopwatch_count[0]_i_1/O
                         net (fo=20, routed)          0.950     8.800    c1/stopwatch_count[0]_i_1_n_0
    SLICE_X56Y18         FDRE                                         r  c1/stopwatch_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.443    14.784    c1/clock
    SLICE_X56Y18         FDRE                                         r  c1/stopwatch_count_reg[18]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X56Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    c1/stopwatch_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 c1/stopwatch_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.766ns (20.623%)  route 2.948ns (79.377%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.564     5.085    c1/clock
    SLICE_X56Y15         FDRE                                         r  c1/stopwatch_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c1/stopwatch_count_reg[6]/Q
                         net (fo=3, routed)           1.425     7.028    c1/stopwatch_count_reg[6]
    SLICE_X57Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.152 r  c1/stopwatch_count[0]_i_4/O
                         net (fo=1, routed)           0.573     7.725    c1/stopwatch_count[0]_i_4_n_0
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.849 r  c1/stopwatch_count[0]_i_1/O
                         net (fo=20, routed)          0.950     8.800    c1/stopwatch_count[0]_i_1_n_0
    SLICE_X56Y18         FDRE                                         r  c1/stopwatch_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.443    14.784    c1/clock
    SLICE_X56Y18         FDRE                                         r  c1/stopwatch_count_reg[19]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X56Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    c1/stopwatch_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 c1/stopwatch_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.766ns (21.422%)  route 2.810ns (78.578%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.564     5.085    c1/clock
    SLICE_X56Y15         FDRE                                         r  c1/stopwatch_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c1/stopwatch_count_reg[6]/Q
                         net (fo=3, routed)           1.425     7.028    c1/stopwatch_count_reg[6]
    SLICE_X57Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.152 r  c1/stopwatch_count[0]_i_4/O
                         net (fo=1, routed)           0.573     7.725    c1/stopwatch_count[0]_i_4_n_0
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.849 r  c1/stopwatch_count[0]_i_1/O
                         net (fo=20, routed)          0.812     8.661    c1/stopwatch_count[0]_i_1_n_0
    SLICE_X56Y17         FDRE                                         r  c1/stopwatch_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.445    14.786    c1/clock
    SLICE_X56Y17         FDRE                                         r  c1/stopwatch_count_reg[12]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y17         FDRE (Setup_fdre_C_R)       -0.524    14.500    c1/stopwatch_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 c1/stopwatch_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.766ns (21.422%)  route 2.810ns (78.578%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.564     5.085    c1/clock
    SLICE_X56Y15         FDRE                                         r  c1/stopwatch_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c1/stopwatch_count_reg[6]/Q
                         net (fo=3, routed)           1.425     7.028    c1/stopwatch_count_reg[6]
    SLICE_X57Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.152 r  c1/stopwatch_count[0]_i_4/O
                         net (fo=1, routed)           0.573     7.725    c1/stopwatch_count[0]_i_4_n_0
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.849 r  c1/stopwatch_count[0]_i_1/O
                         net (fo=20, routed)          0.812     8.661    c1/stopwatch_count[0]_i_1_n_0
    SLICE_X56Y17         FDRE                                         r  c1/stopwatch_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.445    14.786    c1/clock
    SLICE_X56Y17         FDRE                                         r  c1/stopwatch_count_reg[13]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y17         FDRE (Setup_fdre_C_R)       -0.524    14.500    c1/stopwatch_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 c1/stopwatch_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.766ns (21.422%)  route 2.810ns (78.578%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.564     5.085    c1/clock
    SLICE_X56Y15         FDRE                                         r  c1/stopwatch_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c1/stopwatch_count_reg[6]/Q
                         net (fo=3, routed)           1.425     7.028    c1/stopwatch_count_reg[6]
    SLICE_X57Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.152 r  c1/stopwatch_count[0]_i_4/O
                         net (fo=1, routed)           0.573     7.725    c1/stopwatch_count[0]_i_4_n_0
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.849 r  c1/stopwatch_count[0]_i_1/O
                         net (fo=20, routed)          0.812     8.661    c1/stopwatch_count[0]_i_1_n_0
    SLICE_X56Y17         FDRE                                         r  c1/stopwatch_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.445    14.786    c1/clock
    SLICE_X56Y17         FDRE                                         r  c1/stopwatch_count_reg[14]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y17         FDRE (Setup_fdre_C_R)       -0.524    14.500    c1/stopwatch_count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 c1/stopwatch_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.766ns (21.422%)  route 2.810ns (78.578%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.564     5.085    c1/clock
    SLICE_X56Y15         FDRE                                         r  c1/stopwatch_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c1/stopwatch_count_reg[6]/Q
                         net (fo=3, routed)           1.425     7.028    c1/stopwatch_count_reg[6]
    SLICE_X57Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.152 r  c1/stopwatch_count[0]_i_4/O
                         net (fo=1, routed)           0.573     7.725    c1/stopwatch_count[0]_i_4_n_0
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.849 r  c1/stopwatch_count[0]_i_1/O
                         net (fo=20, routed)          0.812     8.661    c1/stopwatch_count[0]_i_1_n_0
    SLICE_X56Y17         FDRE                                         r  c1/stopwatch_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.445    14.786    c1/clock
    SLICE_X56Y17         FDRE                                         r  c1/stopwatch_count_reg[15]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y17         FDRE (Setup_fdre_C_R)       -0.524    14.500    c1/stopwatch_count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 c1/stopwatch_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.766ns (21.532%)  route 2.791ns (78.468%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.564     5.085    c1/clock
    SLICE_X56Y15         FDRE                                         r  c1/stopwatch_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c1/stopwatch_count_reg[6]/Q
                         net (fo=3, routed)           1.425     7.028    c1/stopwatch_count_reg[6]
    SLICE_X57Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.152 r  c1/stopwatch_count[0]_i_4/O
                         net (fo=1, routed)           0.573     7.725    c1/stopwatch_count[0]_i_4_n_0
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.849 r  c1/stopwatch_count[0]_i_1/O
                         net (fo=20, routed)          0.793     8.643    c1/stopwatch_count[0]_i_1_n_0
    SLICE_X56Y15         FDRE                                         r  c1/stopwatch_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.447    14.788    c1/clock
    SLICE_X56Y15         FDRE                                         r  c1/stopwatch_count_reg[4]/C
                         clock pessimism              0.297    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X56Y15         FDRE (Setup_fdre_C_R)       -0.524    14.526    c1/stopwatch_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -8.643    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 c1/stopwatch_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.766ns (21.532%)  route 2.791ns (78.468%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.564     5.085    c1/clock
    SLICE_X56Y15         FDRE                                         r  c1/stopwatch_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c1/stopwatch_count_reg[6]/Q
                         net (fo=3, routed)           1.425     7.028    c1/stopwatch_count_reg[6]
    SLICE_X57Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.152 r  c1/stopwatch_count[0]_i_4/O
                         net (fo=1, routed)           0.573     7.725    c1/stopwatch_count[0]_i_4_n_0
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.849 r  c1/stopwatch_count[0]_i_1/O
                         net (fo=20, routed)          0.793     8.643    c1/stopwatch_count[0]_i_1_n_0
    SLICE_X56Y15         FDRE                                         r  c1/stopwatch_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.447    14.788    c1/clock
    SLICE_X56Y15         FDRE                                         r  c1/stopwatch_count_reg[5]/C
                         clock pessimism              0.297    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X56Y15         FDRE (Setup_fdre_C_R)       -0.524    14.526    c1/stopwatch_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -8.643    
  -------------------------------------------------------------------
                         slack                                  5.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 c1/stopwatch_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    c1/clock
    SLICE_X56Y14         FDRE                                         r  c1/stopwatch_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  c1/stopwatch_count_reg[0]/Q
                         net (fo=2, routed)           0.175     1.786    c1/stopwatch_count_reg[0]
    SLICE_X56Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  c1/stopwatch_count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.831    c1/stopwatch_count[0]_i_5_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.901 r  c1/stopwatch_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.901    c1/stopwatch_count_reg[0]_i_2_n_7
    SLICE_X56Y14         FDRE                                         r  c1/stopwatch_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.959    c1/clock
    SLICE_X56Y14         FDRE                                         r  c1/stopwatch_count_reg[0]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X56Y14         FDRE (Hold_fdre_C_D)         0.134     1.581    c1/stopwatch_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/stopwatch_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.574%)  route 0.182ns (39.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    c1/clock
    SLICE_X56Y15         FDRE                                         r  c1/stopwatch_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  c1/stopwatch_count_reg[4]/Q
                         net (fo=2, routed)           0.182     1.793    c1/stopwatch_count_reg[4]
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.908 r  c1/stopwatch_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    c1/stopwatch_count_reg[4]_i_1_n_7
    SLICE_X56Y15         FDRE                                         r  c1/stopwatch_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.831     1.958    c1/clock
    SLICE_X56Y15         FDRE                                         r  c1/stopwatch_count_reg[4]/C
                         clock pessimism             -0.511     1.447    
    SLICE_X56Y15         FDRE (Hold_fdre_C_D)         0.134     1.581    c1/stopwatch_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/stopwatch_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.574%)  route 0.182ns (39.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.444    c1/clock
    SLICE_X56Y18         FDRE                                         r  c1/stopwatch_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  c1/stopwatch_count_reg[16]/Q
                         net (fo=3, routed)           0.182     1.790    c1/stopwatch_count_reg[16]
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.905 r  c1/stopwatch_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.905    c1/stopwatch_count_reg[16]_i_1_n_7
    SLICE_X56Y18         FDRE                                         r  c1/stopwatch_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     1.955    c1/clock
    SLICE_X56Y18         FDRE                                         r  c1/stopwatch_count_reg[16]/C
                         clock pessimism             -0.511     1.444    
    SLICE_X56Y18         FDRE (Hold_fdre_C_D)         0.134     1.578    c1/stopwatch_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 c1/screen_refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/screen_refresh_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.586     1.469    c1/clock
    SLICE_X58Y19         FDRE                                         r  c1/screen_refresh_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  c1/screen_refresh_count_reg[0]/Q
                         net (fo=2, routed)           0.184     1.794    c1/screen_refresh_count_reg[0]
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.839 r  c1/screen_refresh_count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.839    c1/screen_refresh_count[0]_i_5_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.909 r  c1/screen_refresh_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.909    c1/screen_refresh_count_reg[0]_i_2_n_7
    SLICE_X58Y19         FDRE                                         r  c1/screen_refresh_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.854     1.981    c1/clock
    SLICE_X58Y19         FDRE                                         r  c1/screen_refresh_count_reg[0]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.105     1.574    c1/screen_refresh_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 c1/screen_refresh_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/screen_refresh_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.586     1.469    c1/clock
    SLICE_X58Y19         FDRE                                         r  c1/screen_refresh_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  c1/screen_refresh_count_reg[3]/Q
                         net (fo=2, routed)           0.194     1.804    c1/screen_refresh_count_reg[3]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.912 r  c1/screen_refresh_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.912    c1/screen_refresh_count_reg[0]_i_2_n_4
    SLICE_X58Y19         FDRE                                         r  c1/screen_refresh_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.854     1.981    c1/clock
    SLICE_X58Y19         FDRE                                         r  c1/screen_refresh_count_reg[3]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.105     1.574    c1/screen_refresh_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 c1/screen_refresh_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/screen_refresh_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.467    c1/clock
    SLICE_X58Y21         FDRE                                         r  c1/screen_refresh_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  c1/screen_refresh_count_reg[11]/Q
                         net (fo=3, routed)           0.195     1.803    c1/screen_refresh_count_reg[11]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.911 r  c1/screen_refresh_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.911    c1/screen_refresh_count_reg[8]_i_1_n_4
    SLICE_X58Y21         FDRE                                         r  c1/screen_refresh_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.852     1.979    c1/clock
    SLICE_X58Y21         FDRE                                         r  c1/screen_refresh_count_reg[11]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X58Y21         FDRE (Hold_fdre_C_D)         0.105     1.572    c1/screen_refresh_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 c1/screen_refresh_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/screen_refresh_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.582     1.465    c1/clock
    SLICE_X58Y23         FDRE                                         r  c1/screen_refresh_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  c1/screen_refresh_count_reg[16]/Q
                         net (fo=3, routed)           0.189     1.795    c1/screen_refresh_count_reg[16]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.910 r  c1/screen_refresh_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.910    c1/screen_refresh_count_reg[16]_i_1_n_7
    SLICE_X58Y23         FDRE                                         r  c1/screen_refresh_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.849     1.976    c1/clock
    SLICE_X58Y23         FDRE                                         r  c1/screen_refresh_count_reg[16]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.105     1.570    c1/screen_refresh_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 c1/screen_refresh_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/screen_refresh_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.256ns (56.205%)  route 0.199ns (43.795%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.467    c1/clock
    SLICE_X58Y22         FDRE                                         r  c1/screen_refresh_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  c1/screen_refresh_count_reg[12]/Q
                         net (fo=3, routed)           0.199     1.808    c1/screen_refresh_count_reg[12]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.923 r  c1/screen_refresh_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    c1/screen_refresh_count_reg[12]_i_1_n_7
    SLICE_X58Y22         FDRE                                         r  c1/screen_refresh_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.851     1.978    c1/clock
    SLICE_X58Y22         FDRE                                         r  c1/screen_refresh_count_reg[12]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X58Y22         FDRE (Hold_fdre_C_D)         0.105     1.572    c1/screen_refresh_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 c1/stopwatch_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.314ns (64.181%)  route 0.175ns (35.819%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    c1/clock
    SLICE_X56Y14         FDRE                                         r  c1/stopwatch_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  c1/stopwatch_count_reg[0]/Q
                         net (fo=2, routed)           0.175     1.786    c1/stopwatch_count_reg[0]
    SLICE_X56Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  c1/stopwatch_count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.831    c1/stopwatch_count[0]_i_5_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.936 r  c1/stopwatch_count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.936    c1/stopwatch_count_reg[0]_i_2_n_6
    SLICE_X56Y14         FDRE                                         r  c1/stopwatch_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.959    c1/clock
    SLICE_X56Y14         FDRE                                         r  c1/stopwatch_count_reg[1]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X56Y14         FDRE (Hold_fdre_C_D)         0.134     1.581    c1/stopwatch_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 c1/stopwatch_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.314ns (63.359%)  route 0.182ns (36.641%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    c1/clock
    SLICE_X56Y15         FDRE                                         r  c1/stopwatch_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  c1/stopwatch_count_reg[4]/Q
                         net (fo=2, routed)           0.182     1.793    c1/stopwatch_count_reg[4]
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.943 r  c1/stopwatch_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.943    c1/stopwatch_count_reg[4]_i_1_n_6
    SLICE_X56Y15         FDRE                                         r  c1/stopwatch_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.831     1.958    c1/clock
    SLICE_X56Y15         FDRE                                         r  c1/stopwatch_count_reg[5]/C
                         clock pessimism             -0.511     1.447    
    SLICE_X56Y15         FDRE (Hold_fdre_C_D)         0.134     1.581    c1/stopwatch_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.362    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y19   c1/screen_refresh_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   c1/screen_refresh_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   c1/screen_refresh_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   c1/screen_refresh_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   c1/screen_refresh_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   c1/screen_refresh_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   c1/screen_refresh_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   c1/screen_refresh_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y19   c1/screen_refresh_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   c1/screen_refresh_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   c1/screen_refresh_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   c1/screen_refresh_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   c1/screen_refresh_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   c1/screen_refresh_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   c1/screen_refresh_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   c1/screen_refresh_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   c1/screen_refresh_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   c1/stopwatch_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   c1/stopwatch_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   c1/screen_refresh_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   c1/screen_refresh_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   c1/screen_refresh_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   c1/screen_refresh_count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   c1/screen_refresh_count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   c1/stopwatch_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   c1/stopwatch_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   c1/stopwatch_count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   c1/stopwatch_count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   c1/screen_refresh_count_reg[0]/C



