// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_HH_
#define _dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_axi_mux_83_16_1_1.h"
#include "myproject_axi_mul_mul_16s_11s_26_3_1.h"
#include "dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_outidx6.h"
#include "dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_w5_V.h"

namespace ap_rtl {

struct dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0 : public sc_module {
    // Port declarations 50
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > kernel_data_V_3_0;
    sc_in< sc_lv<16> > kernel_data_V_3_1;
    sc_in< sc_lv<16> > kernel_data_V_3_2;
    sc_in< sc_lv<16> > kernel_data_V_3_3;
    sc_in< sc_lv<16> > kernel_data_V_3_4;
    sc_in< sc_lv<16> > kernel_data_V_3_5;
    sc_in< sc_lv<16> > kernel_data_V_3_6;
    sc_in< sc_lv<16> > kernel_data_V_3_7;
    sc_in< sc_lv<16> > kernel_data_V_3_8;
    sc_in< sc_lv<16> > kernel_data_V_3_9;
    sc_in< sc_lv<16> > kernel_data_V_3_10;
    sc_in< sc_lv<16> > kernel_data_V_3_11;
    sc_in< sc_lv<16> > kernel_data_V_3_12;
    sc_in< sc_lv<16> > kernel_data_V_3_13;
    sc_in< sc_lv<16> > kernel_data_V_3_14;
    sc_in< sc_lv<16> > kernel_data_V_3_15;
    sc_in< sc_lv<16> > kernel_data_V_3_16;
    sc_in< sc_lv<16> > kernel_data_V_3_17;
    sc_in< sc_lv<16> > kernel_data_V_3_18;
    sc_in< sc_lv<16> > kernel_data_V_3_19;
    sc_in< sc_lv<16> > kernel_data_V_3_20;
    sc_in< sc_lv<16> > kernel_data_V_3_21;
    sc_in< sc_lv<16> > kernel_data_V_3_22;
    sc_in< sc_lv<16> > kernel_data_V_3_23;
    sc_in< sc_lv<16> > kernel_data_V_3_24;
    sc_in< sc_lv<16> > kernel_data_V_3_25;
    sc_in< sc_lv<16> > kernel_data_V_3_26;
    sc_in< sc_lv<16> > kernel_data_V_3_27;
    sc_in< sc_lv<16> > kernel_data_V_3_28;
    sc_in< sc_lv<16> > kernel_data_V_3_29;
    sc_in< sc_lv<16> > kernel_data_V_3_30;
    sc_in< sc_lv<16> > kernel_data_V_3_31;
    sc_in< sc_lv<16> > kernel_data_V_3_32;
    sc_in< sc_lv<16> > kernel_data_V_3_33;
    sc_in< sc_lv<16> > kernel_data_V_3_34;
    sc_in< sc_lv<16> > kernel_data_V_3_35;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;
    sc_out< sc_lv<16> > ap_return_4;
    sc_out< sc_lv<16> > ap_return_5;
    sc_out< sc_lv<16> > ap_return_6;
    sc_out< sc_lv<16> > ap_return_7;


    // Module declarations
    dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0(sc_module_name name);
    SC_HAS_PROCESS(dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0);

    ~dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0();

    sc_trace_file* mVcdFile;

    dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_outidx6* outidx6_U;
    dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_w5_V* w5_V_U;
    myproject_axi_mux_83_16_1_1<1,1,16,16,16,16,16,16,16,16,3,16>* myproject_axi_mux_83_16_1_1_U157;
    myproject_axi_mul_mul_16s_11s_26_3_1<1,3,16,11,26>* myproject_axi_mul_mul_16s_11s_26_3_1_U158;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > icmp_ln135_fu_1120_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<9> > outidx6_address0;
    sc_signal< sc_logic > outidx6_ce0;
    sc_signal< sc_lv<3> > outidx6_q0;
    sc_signal< sc_lv<9> > w5_V_address0;
    sc_signal< sc_logic > w5_V_ce0;
    sc_signal< sc_lv<11> > w5_V_q0;
    sc_signal< sc_lv<32> > in_index_0_i42_reg_254;
    sc_signal< sc_lv<9> > w_index41_reg_269;
    sc_signal< sc_lv<16> > res_0_V_write_assign40_reg_376;
    sc_signal< sc_lv<16> > res_1_V_write_assign38_reg_391;
    sc_signal< sc_lv<16> > res_2_V_write_assign36_reg_406;
    sc_signal< sc_lv<16> > res_3_V_write_assign34_reg_421;
    sc_signal< sc_lv<16> > res_4_V_write_assign32_reg_436;
    sc_signal< sc_lv<16> > res_5_V_write_assign30_reg_451;
    sc_signal< sc_lv<16> > res_6_V_write_assign28_reg_466;
    sc_signal< sc_lv<16> > res_7_V_write_assign26_reg_481;
    sc_signal< sc_lv<16> > acc_0_V_024_reg_496;
    sc_signal< sc_lv<16> > acc_1_V_023_reg_511;
    sc_signal< sc_lv<16> > acc_2_V_022_reg_526;
    sc_signal< sc_lv<16> > acc_3_V_021_reg_541;
    sc_signal< sc_lv<16> > acc_4_V_020_reg_556;
    sc_signal< sc_lv<16> > acc_5_V_019_reg_571;
    sc_signal< sc_lv<16> > acc_6_V_018_reg_586;
    sc_signal< sc_lv<16> > acc_7_V_017_reg_601;
    sc_signal< sc_lv<9> > w_index_fu_1102_p2;
    sc_signal< sc_lv<9> > w_index_reg_1386;
    sc_signal< sc_lv<32> > in_index_fu_1108_p2;
    sc_signal< sc_lv<32> > in_index_reg_1396;
    sc_signal< sc_lv<1> > icmp_ln154_fu_1114_p2;
    sc_signal< sc_lv<1> > icmp_ln154_reg_1401;
    sc_signal< sc_lv<1> > icmp_ln135_reg_1406;
    sc_signal< sc_lv<1> > icmp_ln135_reg_1406_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln135_reg_1406_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln135_reg_1406_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln135_reg_1406_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln135_reg_1406_pp0_iter5_reg;
    sc_signal< sc_lv<3> > out_index_reg_1410;
    sc_signal< sc_lv<3> > out_index_reg_1410_pp0_iter2_reg;
    sc_signal< sc_lv<3> > out_index_reg_1410_pp0_iter3_reg;
    sc_signal< sc_lv<3> > out_index_reg_1410_pp0_iter4_reg;
    sc_signal< sc_lv<3> > out_index_reg_1410_pp0_iter5_reg;
    sc_signal< sc_lv<6> > trunc_ln145_fu_1126_p1;
    sc_signal< sc_lv<11> > w5_V_load_reg_1599;
    sc_signal< sc_lv<32> > select_ln154_fu_1274_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<26> > grp_fu_1375_p2;
    sc_signal< sc_lv<26> > r_V_reg_1619;
    sc_signal< sc_lv<16> > acc_0_V_fu_1317_p2;
    sc_signal< sc_lv<16> > acc_0_V_reg_1624;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<32> > ap_phi_mux_in_index_0_i42_phi_fu_258_p6;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<9> > ap_phi_mux_w_index41_phi_fu_273_p6;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_283;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_283;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283;
    sc_signal< sc_lv<16> > ap_phi_mux_res_0_V_write_assign40_phi_fu_380_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_0_01_i_phi_fu_1070_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_res_1_V_write_assign38_phi_fu_395_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_0_13_i_phi_fu_1040_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_res_2_V_write_assign36_phi_fu_410_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_0_25_i_phi_fu_1010_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_res_3_V_write_assign34_phi_fu_425_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_0_37_i_phi_fu_980_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_res_4_V_write_assign32_phi_fu_440_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_0_49_i_phi_fu_950_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_res_5_V_write_assign30_phi_fu_455_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_0_511_i_phi_fu_920_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_res_6_V_write_assign28_phi_fu_470_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_0_613_i_phi_fu_890_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_res_7_V_write_assign26_phi_fu_485_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_0_715_i_phi_fu_860_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_0_V_024_phi_fu_500_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_0_V_1_phi_fu_830_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_1_V_023_phi_fu_515_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_1_V_1_phi_fu_800_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_2_V_022_phi_fu_530_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_2_V_1_phi_fu_770_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_3_V_021_phi_fu_545_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_3_V_1_phi_fu_740_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_4_V_020_phi_fu_560_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_4_V_1_phi_fu_710_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_5_V_019_phi_fu_575_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_5_V_1_phi_fu_680_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_6_V_018_phi_fu_590_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_6_V_1_phi_fu_650_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_7_V_017_phi_fu_605_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_7_V_1_phi_fu_620_p16;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_acc_7_V_1_reg_616;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_acc_7_V_1_reg_616;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_7_V_1_reg_616;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_acc_7_V_1_reg_616;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_acc_7_V_1_reg_616;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_acc_7_V_1_reg_616;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_acc_7_V_1_reg_616;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_acc_6_V_1_reg_646;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_acc_6_V_1_reg_646;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_6_V_1_reg_646;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_acc_6_V_1_reg_646;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_acc_6_V_1_reg_646;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_acc_6_V_1_reg_646;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_acc_6_V_1_reg_646;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_acc_5_V_1_reg_676;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_acc_5_V_1_reg_676;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_5_V_1_reg_676;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_acc_5_V_1_reg_676;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_acc_5_V_1_reg_676;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_acc_5_V_1_reg_676;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_acc_5_V_1_reg_676;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_acc_4_V_1_reg_706;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_acc_4_V_1_reg_706;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_4_V_1_reg_706;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_acc_4_V_1_reg_706;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_acc_4_V_1_reg_706;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_acc_4_V_1_reg_706;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_acc_4_V_1_reg_706;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_acc_3_V_1_reg_736;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_acc_3_V_1_reg_736;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_3_V_1_reg_736;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_acc_3_V_1_reg_736;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_acc_3_V_1_reg_736;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_acc_3_V_1_reg_736;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_acc_3_V_1_reg_736;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_acc_2_V_1_reg_766;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_acc_2_V_1_reg_766;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_2_V_1_reg_766;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_acc_2_V_1_reg_766;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_acc_2_V_1_reg_766;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_acc_2_V_1_reg_766;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_acc_2_V_1_reg_766;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_acc_1_V_1_reg_796;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_acc_1_V_1_reg_796;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_1_V_1_reg_796;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_acc_1_V_1_reg_796;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_acc_1_V_1_reg_796;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_acc_1_V_1_reg_796;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_acc_1_V_1_reg_796;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_acc_0_V_1_reg_826;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_acc_0_V_1_reg_826;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_0_V_1_reg_826;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_acc_0_V_1_reg_826;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_acc_0_V_1_reg_826;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_acc_0_V_1_reg_826;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_acc_0_V_1_reg_826;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_0_715_i_reg_856;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_p_0_715_i_reg_856;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_p_0_715_i_reg_856;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_p_0_715_i_reg_856;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_p_0_715_i_reg_856;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_p_0_715_i_reg_856;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_p_0_715_i_reg_856;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_0_613_i_reg_886;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_p_0_613_i_reg_886;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_p_0_613_i_reg_886;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_p_0_613_i_reg_886;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_p_0_613_i_reg_886;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_p_0_613_i_reg_886;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_p_0_613_i_reg_886;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_0_511_i_reg_916;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_p_0_511_i_reg_916;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_p_0_511_i_reg_916;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_p_0_511_i_reg_916;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_p_0_511_i_reg_916;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_p_0_511_i_reg_916;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_p_0_511_i_reg_916;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_0_49_i_reg_946;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_p_0_49_i_reg_946;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_p_0_49_i_reg_946;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_p_0_49_i_reg_946;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_p_0_49_i_reg_946;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_p_0_49_i_reg_946;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_p_0_49_i_reg_946;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_0_37_i_reg_976;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_p_0_37_i_reg_976;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_p_0_37_i_reg_976;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_p_0_37_i_reg_976;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_p_0_37_i_reg_976;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_p_0_37_i_reg_976;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_p_0_37_i_reg_976;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_0_25_i_reg_1006;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_p_0_25_i_reg_1006;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_p_0_25_i_reg_1006;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_p_0_25_i_reg_1006;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_p_0_25_i_reg_1006;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_p_0_25_i_reg_1006;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_p_0_25_i_reg_1006;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_0_13_i_reg_1036;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_p_0_13_i_reg_1036;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_p_0_13_i_reg_1036;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_p_0_13_i_reg_1036;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_p_0_13_i_reg_1036;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_p_0_13_i_reg_1036;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_p_0_13_i_reg_1036;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_0_01_i_reg_1066;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_p_0_01_i_reg_1066;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_p_0_01_i_reg_1066;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_p_0_01_i_reg_1066;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_p_0_01_i_reg_1066;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_p_0_01_i_reg_1066;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_p_0_01_i_reg_1066;
    sc_signal< sc_lv<64> > zext_ln139_fu_1096_p1;
    sc_signal< sc_lv<16> > trunc_ln5_fu_1287_p4;
    sc_signal< sc_lv<16> > tmp_fu_1296_p10;
    sc_signal< sc_logic > grp_fu_1375_ce;
    sc_signal< sc_lv<16> > ap_return_0_preg;
    sc_signal< sc_lv<16> > ap_return_1_preg;
    sc_signal< sc_lv<16> > ap_return_2_preg;
    sc_signal< sc_lv<16> > ap_return_3_preg;
    sc_signal< sc_lv<16> > ap_return_4_preg;
    sc_signal< sc_lv<16> > ap_return_5_preg;
    sc_signal< sc_lv<16> > ap_return_6_preg;
    sc_signal< sc_lv<16> > ap_return_7_preg;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to5;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_505;
    sc_signal< bool > ap_condition_470;
    sc_signal< bool > ap_condition_478;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<6> ap_const_lv6_22;
    static const sc_lv<6> ap_const_lv6_21;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1F;
    static const sc_lv<6> ap_const_lv6_1E;
    static const sc_lv<6> ap_const_lv6_1D;
    static const sc_lv<6> ap_const_lv6_1C;
    static const sc_lv<6> ap_const_lv6_1B;
    static const sc_lv<6> ap_const_lv6_1A;
    static const sc_lv<6> ap_const_lv6_19;
    static const sc_lv<6> ap_const_lv6_18;
    static const sc_lv<6> ap_const_lv6_17;
    static const sc_lv<6> ap_const_lv6_16;
    static const sc_lv<6> ap_const_lv6_15;
    static const sc_lv<6> ap_const_lv6_14;
    static const sc_lv<6> ap_const_lv6_13;
    static const sc_lv<6> ap_const_lv6_12;
    static const sc_lv<6> ap_const_lv6_11;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<6> ap_const_lv6_F;
    static const sc_lv<6> ap_const_lv6_E;
    static const sc_lv<6> ap_const_lv6_D;
    static const sc_lv<6> ap_const_lv6_C;
    static const sc_lv<6> ap_const_lv6_B;
    static const sc_lv<6> ap_const_lv6_A;
    static const sc_lv<6> ap_const_lv6_9;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<6> ap_const_lv6_6;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<6> ap_const_lv6_3F;
    static const sc_lv<6> ap_const_lv6_3E;
    static const sc_lv<6> ap_const_lv6_3D;
    static const sc_lv<6> ap_const_lv6_3C;
    static const sc_lv<6> ap_const_lv6_3B;
    static const sc_lv<6> ap_const_lv6_3A;
    static const sc_lv<6> ap_const_lv6_39;
    static const sc_lv<6> ap_const_lv6_38;
    static const sc_lv<6> ap_const_lv6_37;
    static const sc_lv<6> ap_const_lv6_36;
    static const sc_lv<6> ap_const_lv6_35;
    static const sc_lv<6> ap_const_lv6_34;
    static const sc_lv<6> ap_const_lv6_33;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_31;
    static const sc_lv<6> ap_const_lv6_30;
    static const sc_lv<6> ap_const_lv6_2F;
    static const sc_lv<6> ap_const_lv6_2E;
    static const sc_lv<6> ap_const_lv6_2D;
    static const sc_lv<6> ap_const_lv6_2C;
    static const sc_lv<6> ap_const_lv6_2B;
    static const sc_lv<6> ap_const_lv6_2A;
    static const sc_lv<6> ap_const_lv6_29;
    static const sc_lv<6> ap_const_lv6_28;
    static const sc_lv<6> ap_const_lv6_27;
    static const sc_lv<6> ap_const_lv6_26;
    static const sc_lv<6> ap_const_lv6_25;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<6> ap_const_lv6_23;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<16> ap_const_lv16_A3;
    static const sc_lv<16> ap_const_lv16_5;
    static const sc_lv<16> ap_const_lv16_FF50;
    static const sc_lv<16> ap_const_lv16_67;
    static const sc_lv<16> ap_const_lv16_9C;
    static const sc_lv<16> ap_const_lv16_87;
    static const sc_lv<16> ap_const_lv16_FF49;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<9> ap_const_lv9_11F;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<16> ap_const_lv16_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_0_V_fu_1317_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_condition_470();
    void thread_ap_condition_478();
    void thread_ap_condition_505();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to5();
    void thread_ap_phi_mux_acc_0_V_024_phi_fu_500_p6();
    void thread_ap_phi_mux_acc_0_V_1_phi_fu_830_p16();
    void thread_ap_phi_mux_acc_1_V_023_phi_fu_515_p6();
    void thread_ap_phi_mux_acc_1_V_1_phi_fu_800_p16();
    void thread_ap_phi_mux_acc_2_V_022_phi_fu_530_p6();
    void thread_ap_phi_mux_acc_2_V_1_phi_fu_770_p16();
    void thread_ap_phi_mux_acc_3_V_021_phi_fu_545_p6();
    void thread_ap_phi_mux_acc_3_V_1_phi_fu_740_p16();
    void thread_ap_phi_mux_acc_4_V_020_phi_fu_560_p6();
    void thread_ap_phi_mux_acc_4_V_1_phi_fu_710_p16();
    void thread_ap_phi_mux_acc_5_V_019_phi_fu_575_p6();
    void thread_ap_phi_mux_acc_5_V_1_phi_fu_680_p16();
    void thread_ap_phi_mux_acc_6_V_018_phi_fu_590_p6();
    void thread_ap_phi_mux_acc_6_V_1_phi_fu_650_p16();
    void thread_ap_phi_mux_acc_7_V_017_phi_fu_605_p6();
    void thread_ap_phi_mux_acc_7_V_1_phi_fu_620_p16();
    void thread_ap_phi_mux_in_index_0_i42_phi_fu_258_p6();
    void thread_ap_phi_mux_p_0_01_i_phi_fu_1070_p16();
    void thread_ap_phi_mux_p_0_13_i_phi_fu_1040_p16();
    void thread_ap_phi_mux_p_0_25_i_phi_fu_1010_p16();
    void thread_ap_phi_mux_p_0_37_i_phi_fu_980_p16();
    void thread_ap_phi_mux_p_0_49_i_phi_fu_950_p16();
    void thread_ap_phi_mux_p_0_511_i_phi_fu_920_p16();
    void thread_ap_phi_mux_p_0_613_i_phi_fu_890_p16();
    void thread_ap_phi_mux_p_0_715_i_phi_fu_860_p16();
    void thread_ap_phi_mux_res_0_V_write_assign40_phi_fu_380_p6();
    void thread_ap_phi_mux_res_1_V_write_assign38_phi_fu_395_p6();
    void thread_ap_phi_mux_res_2_V_write_assign36_phi_fu_410_p6();
    void thread_ap_phi_mux_res_3_V_write_assign34_phi_fu_425_p6();
    void thread_ap_phi_mux_res_4_V_write_assign32_phi_fu_440_p6();
    void thread_ap_phi_mux_res_5_V_write_assign30_phi_fu_455_p6();
    void thread_ap_phi_mux_res_6_V_write_assign28_phi_fu_470_p6();
    void thread_ap_phi_mux_res_7_V_write_assign26_phi_fu_485_p6();
    void thread_ap_phi_mux_w_index41_phi_fu_273_p6();
    void thread_ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_283();
    void thread_ap_phi_reg_pp0_iter0_acc_0_V_1_reg_826();
    void thread_ap_phi_reg_pp0_iter0_acc_1_V_1_reg_796();
    void thread_ap_phi_reg_pp0_iter0_acc_2_V_1_reg_766();
    void thread_ap_phi_reg_pp0_iter0_acc_3_V_1_reg_736();
    void thread_ap_phi_reg_pp0_iter0_acc_4_V_1_reg_706();
    void thread_ap_phi_reg_pp0_iter0_acc_5_V_1_reg_676();
    void thread_ap_phi_reg_pp0_iter0_acc_6_V_1_reg_646();
    void thread_ap_phi_reg_pp0_iter0_acc_7_V_1_reg_616();
    void thread_ap_phi_reg_pp0_iter0_p_0_01_i_reg_1066();
    void thread_ap_phi_reg_pp0_iter0_p_0_13_i_reg_1036();
    void thread_ap_phi_reg_pp0_iter0_p_0_25_i_reg_1006();
    void thread_ap_phi_reg_pp0_iter0_p_0_37_i_reg_976();
    void thread_ap_phi_reg_pp0_iter0_p_0_49_i_reg_946();
    void thread_ap_phi_reg_pp0_iter0_p_0_511_i_reg_916();
    void thread_ap_phi_reg_pp0_iter0_p_0_613_i_reg_886();
    void thread_ap_phi_reg_pp0_iter0_p_0_715_i_reg_856();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_grp_fu_1375_ce();
    void thread_icmp_ln135_fu_1120_p2();
    void thread_icmp_ln154_fu_1114_p2();
    void thread_in_index_fu_1108_p2();
    void thread_outidx6_address0();
    void thread_outidx6_ce0();
    void thread_select_ln154_fu_1274_p3();
    void thread_trunc_ln145_fu_1126_p1();
    void thread_trunc_ln5_fu_1287_p4();
    void thread_w5_V_address0();
    void thread_w5_V_ce0();
    void thread_w_index_fu_1102_p2();
    void thread_zext_ln139_fu_1096_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
