Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Oct 29 08:20:56 2025
| Host         : EMBKSM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file traffic_light_fsm_timing_summary_routed.rpt -pb traffic_light_fsm_timing_summary_routed.pb -rpx traffic_light_fsm_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_light_fsm
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.654        0.000                      0                   66        0.051        0.000                      0                   66        3.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.654        0.000                      0                   66        0.051        0.000                      0                   66        3.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.828ns (21.284%)  route 3.062ns (78.716%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 13.648 - 8.000 ) 
    Source Clock Delay      (SCD):    5.964ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.866     5.964    clk_IBUF_BUFG
    SLICE_X113Y99        FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.456     6.420 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.694     7.113    cnt_reg[7]
    SLICE_X112Y99        LUT4 (Prop_lut4_I0_O)        0.124     7.237 f  FSM_sequential_current_state[1]_i_5/O
                         net (fo=1, routed)           1.113     8.350    FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I2_O)        0.124     8.474 f  FSM_sequential_current_state[1]_i_3/O
                         net (fo=3, routed)           0.437     8.911    FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X112Y101       LUT6 (Prop_lut6_I4_O)        0.124     9.035 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.819     9.854    cnt[0]_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.860    13.648    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  cnt_reg[28]/C
                         clock pessimism              0.323    13.972    
                         clock uncertainty           -0.035    13.937    
    SLICE_X113Y105       FDRE (Setup_fdre_C_R)       -0.429    13.508    cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         13.508    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  3.654    

Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.828ns (21.284%)  route 3.062ns (78.716%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 13.648 - 8.000 ) 
    Source Clock Delay      (SCD):    5.964ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.866     5.964    clk_IBUF_BUFG
    SLICE_X113Y99        FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.456     6.420 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.694     7.113    cnt_reg[7]
    SLICE_X112Y99        LUT4 (Prop_lut4_I0_O)        0.124     7.237 f  FSM_sequential_current_state[1]_i_5/O
                         net (fo=1, routed)           1.113     8.350    FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I2_O)        0.124     8.474 f  FSM_sequential_current_state[1]_i_3/O
                         net (fo=3, routed)           0.437     8.911    FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X112Y101       LUT6 (Prop_lut6_I4_O)        0.124     9.035 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.819     9.854    cnt[0]_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.860    13.648    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  cnt_reg[29]/C
                         clock pessimism              0.323    13.972    
                         clock uncertainty           -0.035    13.937    
    SLICE_X113Y105       FDRE (Setup_fdre_C_R)       -0.429    13.508    cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         13.508    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  3.654    

Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.828ns (21.284%)  route 3.062ns (78.716%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 13.648 - 8.000 ) 
    Source Clock Delay      (SCD):    5.964ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.866     5.964    clk_IBUF_BUFG
    SLICE_X113Y99        FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.456     6.420 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.694     7.113    cnt_reg[7]
    SLICE_X112Y99        LUT4 (Prop_lut4_I0_O)        0.124     7.237 f  FSM_sequential_current_state[1]_i_5/O
                         net (fo=1, routed)           1.113     8.350    FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I2_O)        0.124     8.474 f  FSM_sequential_current_state[1]_i_3/O
                         net (fo=3, routed)           0.437     8.911    FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X112Y101       LUT6 (Prop_lut6_I4_O)        0.124     9.035 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.819     9.854    cnt[0]_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.860    13.648    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  cnt_reg[30]/C
                         clock pessimism              0.323    13.972    
                         clock uncertainty           -0.035    13.937    
    SLICE_X113Y105       FDRE (Setup_fdre_C_R)       -0.429    13.508    cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         13.508    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  3.654    

Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.828ns (21.284%)  route 3.062ns (78.716%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 13.648 - 8.000 ) 
    Source Clock Delay      (SCD):    5.964ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.866     5.964    clk_IBUF_BUFG
    SLICE_X113Y99        FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.456     6.420 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.694     7.113    cnt_reg[7]
    SLICE_X112Y99        LUT4 (Prop_lut4_I0_O)        0.124     7.237 f  FSM_sequential_current_state[1]_i_5/O
                         net (fo=1, routed)           1.113     8.350    FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I2_O)        0.124     8.474 f  FSM_sequential_current_state[1]_i_3/O
                         net (fo=3, routed)           0.437     8.911    FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X112Y101       LUT6 (Prop_lut6_I4_O)        0.124     9.035 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.819     9.854    cnt[0]_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.860    13.648    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  cnt_reg[31]/C
                         clock pessimism              0.323    13.972    
                         clock uncertainty           -0.035    13.937    
    SLICE_X113Y105       FDRE (Setup_fdre_C_R)       -0.429    13.508    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         13.508    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  3.654    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.828ns (23.512%)  route 2.694ns (76.488%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns = ( 13.475 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.057     6.155    clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.611 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.859     7.469    cnt_reg[20]
    SLICE_X112Y103       LUT6 (Prop_lut6_I2_O)        0.124     7.593 f  FSM_sequential_current_state[1]_i_9/O
                         net (fo=1, routed)           0.415     8.008    FSM_sequential_current_state[1]_i_9_n_0
    SLICE_X112Y104       LUT5 (Prop_lut5_I0_O)        0.124     8.132 f  FSM_sequential_current_state[1]_i_4/O
                         net (fo=3, routed)           0.754     8.886    FSM_sequential_current_state[1]_i_4_n_0
    SLICE_X112Y101       LUT6 (Prop_lut6_I3_O)        0.124     9.010 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.666     9.676    cnt[0]_i_1_n_0
    SLICE_X113Y98        FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    13.475    clk_IBUF_BUFG
    SLICE_X113Y98        FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.323    13.799    
                         clock uncertainty           -0.035    13.763    
    SLICE_X113Y98        FDRE (Setup_fdre_C_R)       -0.429    13.334    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.828ns (23.512%)  route 2.694ns (76.488%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns = ( 13.475 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.057     6.155    clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.611 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.859     7.469    cnt_reg[20]
    SLICE_X112Y103       LUT6 (Prop_lut6_I2_O)        0.124     7.593 f  FSM_sequential_current_state[1]_i_9/O
                         net (fo=1, routed)           0.415     8.008    FSM_sequential_current_state[1]_i_9_n_0
    SLICE_X112Y104       LUT5 (Prop_lut5_I0_O)        0.124     8.132 f  FSM_sequential_current_state[1]_i_4/O
                         net (fo=3, routed)           0.754     8.886    FSM_sequential_current_state[1]_i_4_n_0
    SLICE_X112Y101       LUT6 (Prop_lut6_I3_O)        0.124     9.010 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.666     9.676    cnt[0]_i_1_n_0
    SLICE_X113Y98        FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    13.475    clk_IBUF_BUFG
    SLICE_X113Y98        FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.323    13.799    
                         clock uncertainty           -0.035    13.763    
    SLICE_X113Y98        FDRE (Setup_fdre_C_R)       -0.429    13.334    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.828ns (23.512%)  route 2.694ns (76.488%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns = ( 13.475 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.057     6.155    clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.611 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.859     7.469    cnt_reg[20]
    SLICE_X112Y103       LUT6 (Prop_lut6_I2_O)        0.124     7.593 f  FSM_sequential_current_state[1]_i_9/O
                         net (fo=1, routed)           0.415     8.008    FSM_sequential_current_state[1]_i_9_n_0
    SLICE_X112Y104       LUT5 (Prop_lut5_I0_O)        0.124     8.132 f  FSM_sequential_current_state[1]_i_4/O
                         net (fo=3, routed)           0.754     8.886    FSM_sequential_current_state[1]_i_4_n_0
    SLICE_X112Y101       LUT6 (Prop_lut6_I3_O)        0.124     9.010 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.666     9.676    cnt[0]_i_1_n_0
    SLICE_X113Y98        FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    13.475    clk_IBUF_BUFG
    SLICE_X113Y98        FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.323    13.799    
                         clock uncertainty           -0.035    13.763    
    SLICE_X113Y98        FDRE (Setup_fdre_C_R)       -0.429    13.334    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.828ns (23.512%)  route 2.694ns (76.488%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns = ( 13.475 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.057     6.155    clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.611 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.859     7.469    cnt_reg[20]
    SLICE_X112Y103       LUT6 (Prop_lut6_I2_O)        0.124     7.593 f  FSM_sequential_current_state[1]_i_9/O
                         net (fo=1, routed)           0.415     8.008    FSM_sequential_current_state[1]_i_9_n_0
    SLICE_X112Y104       LUT5 (Prop_lut5_I0_O)        0.124     8.132 f  FSM_sequential_current_state[1]_i_4/O
                         net (fo=3, routed)           0.754     8.886    FSM_sequential_current_state[1]_i_4_n_0
    SLICE_X112Y101       LUT6 (Prop_lut6_I3_O)        0.124     9.010 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.666     9.676    cnt[0]_i_1_n_0
    SLICE_X113Y98        FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    13.475    clk_IBUF_BUFG
    SLICE_X113Y98        FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.323    13.799    
                         clock uncertainty           -0.035    13.763    
    SLICE_X113Y98        FDRE (Setup_fdre_C_R)       -0.429    13.334    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.828ns (24.143%)  route 2.602ns (75.857%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns = ( 13.475 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.057     6.155    clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.611 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.859     7.469    cnt_reg[20]
    SLICE_X112Y103       LUT6 (Prop_lut6_I2_O)        0.124     7.593 f  FSM_sequential_current_state[1]_i_9/O
                         net (fo=1, routed)           0.415     8.008    FSM_sequential_current_state[1]_i_9_n_0
    SLICE_X112Y104       LUT5 (Prop_lut5_I0_O)        0.124     8.132 f  FSM_sequential_current_state[1]_i_4/O
                         net (fo=3, routed)           0.754     8.886    FSM_sequential_current_state[1]_i_4_n_0
    SLICE_X112Y101       LUT6 (Prop_lut6_I3_O)        0.124     9.010 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.574     9.584    cnt[0]_i_1_n_0
    SLICE_X113Y99        FDRE                                         r  cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    13.475    clk_IBUF_BUFG
    SLICE_X113Y99        FDRE                                         r  cnt_reg[4]/C
                         clock pessimism              0.323    13.799    
                         clock uncertainty           -0.035    13.763    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429    13.334    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.828ns (24.143%)  route 2.602ns (75.857%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns = ( 13.475 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.057     6.155    clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.611 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.859     7.469    cnt_reg[20]
    SLICE_X112Y103       LUT6 (Prop_lut6_I2_O)        0.124     7.593 f  FSM_sequential_current_state[1]_i_9/O
                         net (fo=1, routed)           0.415     8.008    FSM_sequential_current_state[1]_i_9_n_0
    SLICE_X112Y104       LUT5 (Prop_lut5_I0_O)        0.124     8.132 f  FSM_sequential_current_state[1]_i_4/O
                         net (fo=3, routed)           0.754     8.886    FSM_sequential_current_state[1]_i_4_n_0
    SLICE_X112Y101       LUT6 (Prop_lut6_I3_O)        0.124     9.010 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.574     9.584    cnt[0]_i_1_n_0
    SLICE_X113Y99        FDRE                                         r  cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    13.475    clk_IBUF_BUFG
    SLICE_X113Y99        FDRE                                         r  cnt_reg[5]/C
                         clock pessimism              0.323    13.799    
                         clock uncertainty           -0.035    13.763    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429    13.334    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  3.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.392ns (77.018%)  route 0.117ns (22.982%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.637     1.747    clk_IBUF_BUFG
    SLICE_X113Y99        FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.888 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.116     2.004    cnt_reg[4]
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.201 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.202    cnt_reg[4]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.256 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.256    cnt_reg[8]_i_1_n_7
    SLICE_X113Y100       FDRE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.995     2.362    clk_IBUF_BUFG
    SLICE_X113Y100       FDRE                                         r  cnt_reg[8]/C
                         clock pessimism             -0.261     2.100    
    SLICE_X113Y100       FDRE (Hold_fdre_C_D)         0.105     2.205    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.403ns (77.505%)  route 0.117ns (22.495%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.637     1.747    clk_IBUF_BUFG
    SLICE_X113Y99        FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.888 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.116     2.004    cnt_reg[4]
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.201 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.202    cnt_reg[4]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.267 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.267    cnt_reg[8]_i_1_n_5
    SLICE_X113Y100       FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.995     2.362    clk_IBUF_BUFG
    SLICE_X113Y100       FDRE                                         r  cnt_reg[10]/C
                         clock pessimism             -0.261     2.100    
    SLICE_X113Y100       FDRE (Hold_fdre_C_D)         0.105     2.205    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.428ns (78.536%)  route 0.117ns (21.463%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.637     1.747    clk_IBUF_BUFG
    SLICE_X113Y99        FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.888 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.116     2.004    cnt_reg[4]
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.201 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.202    cnt_reg[4]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.292 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.292    cnt_reg[8]_i_1_n_4
    SLICE_X113Y100       FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.995     2.362    clk_IBUF_BUFG
    SLICE_X113Y100       FDRE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.261     2.100    
    SLICE_X113Y100       FDRE (Hold_fdre_C_D)         0.105     2.205    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.428ns (78.536%)  route 0.117ns (21.463%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.637     1.747    clk_IBUF_BUFG
    SLICE_X113Y99        FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.888 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.116     2.004    cnt_reg[4]
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.201 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.202    cnt_reg[4]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.292 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.292    cnt_reg[8]_i_1_n_6
    SLICE_X113Y100       FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.995     2.362    clk_IBUF_BUFG
    SLICE_X113Y100       FDRE                                         r  cnt_reg[9]/C
                         clock pessimism             -0.261     2.100    
    SLICE_X113Y100       FDRE (Hold_fdre_C_D)         0.105     2.205    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.431ns (78.654%)  route 0.117ns (21.346%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.637     1.747    clk_IBUF_BUFG
    SLICE_X113Y99        FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.888 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.116     2.004    cnt_reg[4]
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.201 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.202    cnt_reg[4]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.241 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.241    cnt_reg[8]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.295 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.295    cnt_reg[12]_i_1_n_7
    SLICE_X113Y101       FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.995     2.362    clk_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  cnt_reg[12]/C
                         clock pessimism             -0.261     2.100    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.105     2.205    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.442ns (79.074%)  route 0.117ns (20.926%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.637     1.747    clk_IBUF_BUFG
    SLICE_X113Y99        FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.888 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.116     2.004    cnt_reg[4]
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.201 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.202    cnt_reg[4]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.241 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.241    cnt_reg[8]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.306 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.306    cnt_reg[12]_i_1_n_5
    SLICE_X113Y101       FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.995     2.362    clk_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  cnt_reg[14]/C
                         clock pessimism             -0.261     2.100    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.105     2.205    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.467ns (79.970%)  route 0.117ns (20.030%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.637     1.747    clk_IBUF_BUFG
    SLICE_X113Y99        FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.888 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.116     2.004    cnt_reg[4]
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.201 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.202    cnt_reg[4]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.241 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.241    cnt_reg[8]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.331 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.331    cnt_reg[12]_i_1_n_6
    SLICE_X113Y101       FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.995     2.362    clk_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  cnt_reg[13]/C
                         clock pessimism             -0.261     2.100    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.105     2.205    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.467ns (79.970%)  route 0.117ns (20.030%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.637     1.747    clk_IBUF_BUFG
    SLICE_X113Y99        FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.888 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.116     2.004    cnt_reg[4]
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.201 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.202    cnt_reg[4]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.241 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.241    cnt_reg[8]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.331 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.331    cnt_reg[12]_i_1_n_4
    SLICE_X113Y101       FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.995     2.362    clk_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.261     2.100    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.105     2.205    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.470ns (80.072%)  route 0.117ns (19.928%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.637     1.747    clk_IBUF_BUFG
    SLICE_X113Y99        FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.888 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.116     2.004    cnt_reg[4]
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.201 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.202    cnt_reg[4]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.241 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.241    cnt_reg[8]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.280 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.280    cnt_reg[12]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.334 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.334    cnt_reg[16]_i_1_n_7
    SLICE_X113Y102       FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.995     2.362    clk_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  cnt_reg[16]/C
                         clock pessimism             -0.261     2.100    
    SLICE_X113Y102       FDRE (Hold_fdre_C_D)         0.105     2.205    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.481ns (80.439%)  route 0.117ns (19.561%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.637     1.747    clk_IBUF_BUFG
    SLICE_X113Y99        FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.888 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.116     2.004    cnt_reg[4]
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.201 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.202    cnt_reg[4]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.241 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.241    cnt_reg[8]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.280 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.280    cnt_reg[12]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.345 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.345    cnt_reg[16]_i_1_n_5
    SLICE_X113Y102       FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.995     2.362    clk_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  cnt_reg[18]/C
                         clock pessimism             -0.261     2.100    
    SLICE_X113Y102       FDRE (Hold_fdre_C_D)         0.105     2.205    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y101  FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y101  FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y98   cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y100  cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y100  cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y101  cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y101  cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y101  cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y101  cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y98   cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y98   cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y100  cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y100  cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y100  cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y100  cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y98   cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y98   cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y100  cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y100  cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y100  cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y100  cnt_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.872ns  (logic 4.142ns (52.617%)  route 3.730ns (47.383%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.058     6.156    clk_IBUF_BUFG
    SLICE_X112Y101       FDRE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.518     6.674 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=6, routed)           0.706     7.380    current_state[1]
    SLICE_X112Y103       LUT2 (Prop_lut2_I1_O)        0.124     7.504 r  light_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.024    10.528    light_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500    14.028 r  light_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.028    light[2]
    G14                                                               r  light[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.822ns  (logic 4.453ns (65.268%)  route 2.369ns (34.732%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.058     6.156    clk_IBUF_BUFG
    SLICE_X112Y101       FDRE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.518     6.674 r  FSM_sequential_current_state_reg[1]/Q
                         net (fo=6, routed)           0.706     7.380    current_state[1]
    SLICE_X112Y103       LUT2 (Prop_lut2_I0_O)        0.148     7.528 r  light_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     9.191    light_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.787    12.978 r  light_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.978    light[1]
    M15                                                               r  light[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.786ns  (logic 4.223ns (62.233%)  route 2.563ns (37.767%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.058     6.156    clk_IBUF_BUFG
    SLICE_X112Y101       FDRE                                         r  FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.518     6.674 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.900     7.574    current_state[0]
    SLICE_X112Y103       LUT2 (Prop_lut2_I0_O)        0.124     7.698 r  light_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.663     9.361    light_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.942 r  light_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.942    light[0]
    M14                                                               r  light[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.490ns (70.373%)  route 0.627ns (29.627%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.719     1.829    clk_IBUF_BUFG
    SLICE_X112Y101       FDRE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164     1.993 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=6, routed)           0.297     2.290    current_state[1]
    SLICE_X112Y103       LUT2 (Prop_lut2_I1_O)        0.045     2.335 r  light_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.666    light_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.947 r  light_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.947    light[0]
    M14                                                               r  light[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.559ns (72.978%)  route 0.577ns (27.022%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.719     1.829    clk_IBUF_BUFG
    SLICE_X112Y101       FDRE                                         r  FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164     1.993 f  FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.243     2.236    current_state[0]
    SLICE_X112Y103       LUT2 (Prop_lut2_I1_O)        0.046     2.282 r  light_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.617    light_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.349     3.966 r  light_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.966    light[1]
    M15                                                               r  light[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.539ns  (logic 1.410ns (55.542%)  route 1.129ns (44.458%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.719     1.829    clk_IBUF_BUFG
    SLICE_X112Y101       FDRE                                         r  FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164     1.993 f  FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.243     2.236    current_state[0]
    SLICE_X112Y103       LUT2 (Prop_lut2_I0_O)        0.045     2.281 r  light_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.886     3.168    light_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.201     4.369 r  light_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.369    light[2]
    G14                                                               r  light[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.926ns  (logic 1.609ns (32.660%)  route 3.317ns (67.340%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.498     3.983    rst_IBUF
    SLICE_X112Y101       LUT6 (Prop_lut6_I0_O)        0.124     4.107 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.819     4.926    cnt[0]_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.860     5.648    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  cnt_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.926ns  (logic 1.609ns (32.660%)  route 3.317ns (67.340%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.498     3.983    rst_IBUF
    SLICE_X112Y101       LUT6 (Prop_lut6_I0_O)        0.124     4.107 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.819     4.926    cnt[0]_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.860     5.648    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  cnt_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.926ns  (logic 1.609ns (32.660%)  route 3.317ns (67.340%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.498     3.983    rst_IBUF
    SLICE_X112Y101       LUT6 (Prop_lut6_I0_O)        0.124     4.107 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.819     4.926    cnt[0]_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.860     5.648    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  cnt_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.926ns  (logic 1.609ns (32.660%)  route 3.317ns (67.340%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.498     3.983    rst_IBUF
    SLICE_X112Y101       LUT6 (Prop_lut6_I0_O)        0.124     4.107 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.819     4.926    cnt[0]_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.860     5.648    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  cnt_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.821ns  (logic 1.609ns (33.372%)  route 3.212ns (66.628%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.498     3.983    rst_IBUF
    SLICE_X112Y101       LUT6 (Prop_lut6_I0_O)        0.124     4.107 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.714     4.821    cnt[0]_i_1_n_0
    SLICE_X113Y100       FDRE                                         r  cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.861     5.649    clk_IBUF_BUFG
    SLICE_X113Y100       FDRE                                         r  cnt_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.821ns  (logic 1.609ns (33.372%)  route 3.212ns (66.628%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.498     3.983    rst_IBUF
    SLICE_X112Y101       LUT6 (Prop_lut6_I0_O)        0.124     4.107 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.714     4.821    cnt[0]_i_1_n_0
    SLICE_X113Y100       FDRE                                         r  cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.861     5.649    clk_IBUF_BUFG
    SLICE_X113Y100       FDRE                                         r  cnt_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.821ns  (logic 1.609ns (33.372%)  route 3.212ns (66.628%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.498     3.983    rst_IBUF
    SLICE_X112Y101       LUT6 (Prop_lut6_I0_O)        0.124     4.107 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.714     4.821    cnt[0]_i_1_n_0
    SLICE_X113Y100       FDRE                                         r  cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.861     5.649    clk_IBUF_BUFG
    SLICE_X113Y100       FDRE                                         r  cnt_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.821ns  (logic 1.609ns (33.372%)  route 3.212ns (66.628%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.498     3.983    rst_IBUF
    SLICE_X112Y101       LUT6 (Prop_lut6_I0_O)        0.124     4.107 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.714     4.821    cnt[0]_i_1_n_0
    SLICE_X113Y100       FDRE                                         r  cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.861     5.649    clk_IBUF_BUFG
    SLICE_X113Y100       FDRE                                         r  cnt_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.787ns  (logic 1.609ns (33.604%)  route 3.179ns (66.396%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.498     3.983    rst_IBUF
    SLICE_X112Y101       LUT6 (Prop_lut6_I0_O)        0.124     4.107 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.680     4.787    cnt[0]_i_1_n_0
    SLICE_X113Y104       FDRE                                         r  cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.860     5.648    clk_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  cnt_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.787ns  (logic 1.609ns (33.604%)  route 3.179ns (66.396%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.498     3.983    rst_IBUF
    SLICE_X112Y101       LUT6 (Prop_lut6_I0_O)        0.124     4.107 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.680     4.787    cnt[0]_i_1_n_0
    SLICE_X113Y104       FDRE                                         r  cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.860     5.648    clk_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  cnt_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.297ns (23.375%)  route 0.975ns (76.625%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  rst_IBUF_inst/O
                         net (fo=3, routed)           0.975     1.228    rst_IBUF
    SLICE_X112Y101       LUT6 (Prop_lut6_I5_O)        0.045     1.273 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.273    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X112Y101       FDRE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.995     2.362    clk_IBUF_BUFG
    SLICE_X112Y101       FDRE                                         r  FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.297ns (23.283%)  route 0.980ns (76.717%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  rst_IBUF_inst/O
                         net (fo=3, routed)           0.980     1.233    rst_IBUF
    SLICE_X112Y101       LUT6 (Prop_lut6_I5_O)        0.045     1.278 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.278    FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X112Y101       FDRE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.995     2.362    clk_IBUF_BUFG
    SLICE_X112Y101       FDRE                                         r  FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.429ns  (logic 0.297ns (20.811%)  route 1.132ns (79.189%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  rst_IBUF_inst/O
                         net (fo=3, routed)           0.972     1.225    rst_IBUF
    SLICE_X112Y101       LUT6 (Prop_lut6_I0_O)        0.045     1.270 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.160     1.429    cnt[0]_i_1_n_0
    SLICE_X113Y102       FDRE                                         r  cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.995     2.362    clk_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  cnt_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.429ns  (logic 0.297ns (20.811%)  route 1.132ns (79.189%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  rst_IBUF_inst/O
                         net (fo=3, routed)           0.972     1.225    rst_IBUF
    SLICE_X112Y101       LUT6 (Prop_lut6_I0_O)        0.045     1.270 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.160     1.429    cnt[0]_i_1_n_0
    SLICE_X113Y102       FDRE                                         r  cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.995     2.362    clk_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  cnt_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.429ns  (logic 0.297ns (20.811%)  route 1.132ns (79.189%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  rst_IBUF_inst/O
                         net (fo=3, routed)           0.972     1.225    rst_IBUF
    SLICE_X112Y101       LUT6 (Prop_lut6_I0_O)        0.045     1.270 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.160     1.429    cnt[0]_i_1_n_0
    SLICE_X113Y102       FDRE                                         r  cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.995     2.362    clk_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  cnt_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.429ns  (logic 0.297ns (20.811%)  route 1.132ns (79.189%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  rst_IBUF_inst/O
                         net (fo=3, routed)           0.972     1.225    rst_IBUF
    SLICE_X112Y101       LUT6 (Prop_lut6_I0_O)        0.045     1.270 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.160     1.429    cnt[0]_i_1_n_0
    SLICE_X113Y102       FDRE                                         r  cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.995     2.362    clk_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  cnt_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.297ns (20.035%)  route 1.187ns (79.965%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  rst_IBUF_inst/O
                         net (fo=3, routed)           0.972     1.225    rst_IBUF
    SLICE_X112Y101       LUT6 (Prop_lut6_I0_O)        0.045     1.270 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.215     1.485    cnt[0]_i_1_n_0
    SLICE_X113Y101       FDRE                                         r  cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.995     2.362    clk_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  cnt_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.297ns (20.035%)  route 1.187ns (79.965%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  rst_IBUF_inst/O
                         net (fo=3, routed)           0.972     1.225    rst_IBUF
    SLICE_X112Y101       LUT6 (Prop_lut6_I0_O)        0.045     1.270 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.215     1.485    cnt[0]_i_1_n_0
    SLICE_X113Y101       FDRE                                         r  cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.995     2.362    clk_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  cnt_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.297ns (20.035%)  route 1.187ns (79.965%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  rst_IBUF_inst/O
                         net (fo=3, routed)           0.972     1.225    rst_IBUF
    SLICE_X112Y101       LUT6 (Prop_lut6_I0_O)        0.045     1.270 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.215     1.485    cnt[0]_i_1_n_0
    SLICE_X113Y101       FDRE                                         r  cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.995     2.362    clk_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  cnt_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.297ns (20.035%)  route 1.187ns (79.965%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  rst_IBUF_inst/O
                         net (fo=3, routed)           0.972     1.225    rst_IBUF
    SLICE_X112Y101       LUT6 (Prop_lut6_I0_O)        0.045     1.270 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.215     1.485    cnt[0]_i_1_n_0
    SLICE_X113Y101       FDRE                                         r  cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.995     2.362    clk_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  cnt_reg[15]/C





