

================================================================
== Vitis HLS Report for 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2'
================================================================
* Date:           Sat May  4 12:09:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        customconv_ked.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.593 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  39.523 ns|  39.523 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_834_1_VITIS_LOOP_835_2  |        9|        9|         2|          1|          1|     9|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     89|    -|
|Register         |        -|    -|     161|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     161|    117|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln834_1_fu_252_p2      |         +|   0|  0|   3|           2|           1|
    |add_ln834_fu_220_p2        |         +|   0|  0|   6|           4|           1|
    |add_ln835_fu_266_p2        |         +|   0|  0|   3|           2|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   1|           1|           1|
    |icmp_ln834_fu_214_p2       |      icmp|   0|  0|   6|           4|           4|
    |icmp_ln835_fu_238_p2       |      icmp|   0|  0|   3|           2|           2|
    |select_ln834_1_fu_258_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln834_fu_244_p3     |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  28|          18|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |  13|          3|    2|          6|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load               |  13|          3|    2|          6|
    |gmem1_blk_n_R                         |   9|          2|    1|          2|
    |i_fu_74                               |   9|          2|    2|          4|
    |indvar_flatten_fu_78                  |   9|          2|    4|          8|
    |j_fu_70                               |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  89|         20|   19|         42|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln835_reg_458        |   2|   0|    2|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_53_fu_86           |  16|   0|   16|          0|
    |empty_54_fu_90           |  16|   0|   16|          0|
    |empty_55_fu_94           |  16|   0|   16|          0|
    |empty_56_fu_98           |  16|   0|   16|          0|
    |empty_57_fu_102          |  16|   0|   16|          0|
    |empty_58_fu_106          |  16|   0|   16|          0|
    |empty_59_fu_110          |  16|   0|   16|          0|
    |empty_60_fu_114          |  16|   0|   16|          0|
    |empty_fu_82              |  16|   0|   16|          0|
    |i_fu_74                  |   2|   0|    2|          0|
    |indvar_flatten_fu_78     |   4|   0|    4|          0|
    |j_fu_70                  |   2|   0|    2|          0|
    |select_ln834_1_reg_453   |   2|   0|    2|          0|
    |select_ln834_reg_449     |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 161|   0|  161|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   16|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   16|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|   10|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                                gmem1|       pointer|
|sext_ln834            |   in|   63|     ap_none|                                           sext_ln834|        scalar|
|p_out                 |  out|   16|      ap_vld|                                                p_out|       pointer|
|p_out_ap_vld          |  out|    1|      ap_vld|                                                p_out|       pointer|
|p_out1                |  out|   16|      ap_vld|                                               p_out1|       pointer|
|p_out1_ap_vld         |  out|    1|      ap_vld|                                               p_out1|       pointer|
|p_out2                |  out|   16|      ap_vld|                                               p_out2|       pointer|
|p_out2_ap_vld         |  out|    1|      ap_vld|                                               p_out2|       pointer|
|p_out3                |  out|   16|      ap_vld|                                               p_out3|       pointer|
|p_out3_ap_vld         |  out|    1|      ap_vld|                                               p_out3|       pointer|
|p_out4                |  out|   16|      ap_vld|                                               p_out4|       pointer|
|p_out4_ap_vld         |  out|    1|      ap_vld|                                               p_out4|       pointer|
|p_out5                |  out|   16|      ap_vld|                                               p_out5|       pointer|
|p_out5_ap_vld         |  out|    1|      ap_vld|                                               p_out5|       pointer|
|p_out6                |  out|   16|      ap_vld|                                               p_out6|       pointer|
|p_out6_ap_vld         |  out|    1|      ap_vld|                                               p_out6|       pointer|
|p_out7                |  out|   16|      ap_vld|                                               p_out7|       pointer|
|p_out7_ap_vld         |  out|    1|      ap_vld|                                               p_out7|       pointer|
|p_out8                |  out|   16|      ap_vld|                                               p_out8|       pointer|
|p_out8_ap_vld         |  out|    1|      ap_vld|                                               p_out8|       pointer|
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+

