// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "11/20/2020 22:40:36"

// 
// Device: Altera EPM1270T144C5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ARKLED_Switch_Keys (
	ROW,
	COL_RED,
	COL_GREEN,
	CLK,
	Switch,
	Key,
	Beep,
	SEG,
	SEG_Neg);
output 	[7:0] ROW;
output 	[7:0] COL_RED;
output 	[7:0] COL_GREEN;
input 	CLK;
input 	[3:0] Switch;
input 	[6:0] Key;
output 	Beep;
output 	[6:0] SEG;
output 	[7:0] SEG_Neg;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ARKLED_Switch_Keys_v.sdo");
// synopsys translate_on

wire \CLK~combout ;
wire \m3|Mux21~0_combout ;
wire \m3|Equal7~0_combout ;
wire \m3|Mux21~1_combout ;
wire \m3|Mux21~2_combout ;
wire \m3|Mux21~3_combout ;
wire \m3|Mux21~4_combout ;
wire \m3|Mux21~5_combout ;
wire \m3|Mux21~6_combout ;
wire \m3|Mux21~7_combout ;
wire \m3|COL_RED~0_combout ;
wire \m1|Add0~30_combout ;
wire \m1|Add0~32 ;
wire \m1|Add0~32COUT1_105 ;
wire \m1|Add0~40_combout ;
wire \m1|Add0~42 ;
wire \m1|Add0~42COUT1_106 ;
wire \m1|Add0~45_combout ;
wire \m1|Add0~20_combout ;
wire \m1|Add0~22 ;
wire \m1|Add0~22COUT1_101 ;
wire \m1|Add0~25_combout ;
wire \m1|Equal0~1 ;
wire \m1|Add0~27 ;
wire \m1|Add0~27COUT1_102 ;
wire \m1|Add0~50_combout ;
wire \m1|Equal0~2 ;
wire \m1|Add0~52 ;
wire \m1|Add0~52COUT1_103 ;
wire \m1|Add0~55_combout ;
wire \m1|Add0~57 ;
wire \m1|Add0~57COUT1_104 ;
wire \m1|Add0~35_combout ;
wire \m1|Add0~37 ;
wire \m1|Add0~65_combout ;
wire \m1|Add0~67 ;
wire \m1|Add0~67COUT1_109 ;
wire \m1|Add0~70_combout ;
wire \m1|Add0~47 ;
wire \m1|Add0~47COUT1_107 ;
wire \m1|Add0~75_combout ;
wire \m1|Add0~77 ;
wire \m1|Add0~77COUT1_108 ;
wire \m1|Add0~60_combout ;
wire \m1|Add0~62 ;
wire \m1|Add0~95_combout ;
wire \m1|Add0~72 ;
wire \m1|Add0~72COUT1_110 ;
wire \m1|Add0~85_combout ;
wire \m1|Add0~87 ;
wire \m1|Add0~87COUT1_111 ;
wire \m1|Add0~90_combout ;
wire \m1|Add0~92 ;
wire \m1|Add0~92COUT1_112 ;
wire \m1|Add0~82 ;
wire \m1|Add0~97 ;
wire \m1|Add0~97COUT1_113 ;
wire \m1|Add0~0_combout ;
wire \m1|Add0~2 ;
wire \m1|Add0~2COUT1_114 ;
wire \m1|Add0~5_combout ;
wire \m1|Add0~7 ;
wire \m1|Add0~7COUT1_115 ;
wire \m1|Add0~10_combout ;
wire \m1|Add0~12 ;
wire \m1|Add0~12COUT1_116 ;
wire \m1|Add0~15_combout ;
wire \m1|Equal0~0 ;
wire \m1|Equal0~3 ;
wire \m1|Equal0~4 ;
wire \m1|Equal0~6 ;
wire \m1|Add0~80_combout ;
wire \m1|Equal0~5 ;
wire \m1|TimeCounter_Full~regout ;
wire \m4|Equal4~8_combout ;
wire \m3|Equal4~0 ;
wire \m4|f[3]~14_combout ;
wire \m3|Equal0~2_combout ;
wire \m3|COL_RED~1_combout ;
wire \m3|Equal2~11 ;
wire \m3|Equal2~10 ;
wire \m3|Equal1~0_combout ;
wire \m3|COL_RED~2_combout ;
wire \m3|Mux21~8_combout ;
wire \m3|Equal2~12_combout ;
wire \m3|Equal2~13_combout ;
wire \m3|COL_RED~3_combout ;
wire \m4|f[8]~31_combout ;
wire \m3|Equal3~4_combout ;
wire \m3|COL_RED~4_combout ;
wire \m3|Mux21~9_combout ;
wire \m3|Equal4~1 ;
wire \m3|Equal4~2_combout ;
wire \m3|COL_RED~5_combout ;
wire \m4|WideOr6~8 ;
wire \m3|Equal5~2_combout ;
wire \m3|COL_RED~6_combout ;
wire \m3|Equal6~2_combout ;
wire \m3|COL_RED~7_combout ;
wire \m3|COL_GREEN~0_combout ;
wire \m3|COL_GREEN~1_combout ;
wire \m3|COL_GREEN~2_combout ;
wire \m3|COL_GREEN~3_combout ;
wire \m3|COL_GREEN~4_combout ;
wire \m3|COL_GREEN~5_combout ;
wire \m3|COL_GREEN~6_combout ;
wire \m3|COL_GREEN~7_combout ;
wire \m4|f[7]~18_combout ;
wire \m4|f[8]~15_combout ;
wire \m4|WideOr9~4_combout ;
wire \m4|WideOr9~5_combout ;
wire \m4|Equal4~20_combout ;
wire \m5|WideOr1~0_combout ;
wire \m4|WideOr8~0_combout ;
wire \m5|WideOr2~2_combout ;
wire \m4|WideOr11~0_combout ;
wire \m4|Equal4~6_combout ;
wire \m4|Equal4~7_combout ;
wire \m4|Add0~0_combout ;
wire \m3|Equal9~0_combout ;
wire \m5|WideOr1~1_combout ;
wire \m5|WideOr1~2_combout ;
wire \m4|WideOr2~0_combout ;
wire \m4|f[3]~25_combout ;
wire \m4|f[6]~33_combout ;
wire \m4|f[3]~26_combout ;
wire \m4|WideOr12~0_combout ;
wire \m4|f[3]~27_combout ;
wire \m4|WideOr5~2_combout ;
wire \m4|WideOr10~0_combout ;
wire \m4|f[3]~28_combout ;
wire \m4|Equal4~5_combout ;
wire \m3|Equal10~0_combout ;
wire \m4|WideOr14~0_combout ;
wire \m4|f[0]~22_combout ;
wire \m4|WideOr4~0_combout ;
wire \m4|f[0]~21_combout ;
wire \m4|Equal4~2_combout ;
wire \m4|WideOr3~0_combout ;
wire \m4|WideOr3~1_combout ;
wire \m4|f[1]~32_combout ;
wire \m4|f[1]~23_combout ;
wire \m4|f[1]~24_combout ;
wire \m4|Equal4~3_combout ;
wire \m4|WideOr13~0_combout ;
wire \m4|f[2]~17_combout ;
wire \m4|f[2]~19_combout ;
wire \m4|f[2]~16_combout ;
wire \m4|f[2]~20_combout ;
wire \m4|Equal4~4_combout ;
wire \m4|WideOr8~1_combout ;
wire \m4|Equal4~9_combout ;
wire \m4|Equal4~10_combout ;
wire \m4|Equal4~11_combout ;
wire \m4|WideOr7~0_combout ;
wire \m4|f[8]~29_combout ;
wire \m4|WideOr6~6_combout ;
wire \m4|WideOr6~7_combout ;
wire \m4|Equal4~14_combout ;
wire \m4|WideOr5~4 ;
wire \m4|WideOr5~3_combout ;
wire \m4|Equal4~12_combout ;
wire \m4|Equal4~13_combout ;
wire \m4|WideOr1~0_combout ;
wire \m4|Equal4~15_combout ;
wire \m4|Equal4~16_combout ;
wire \m4|f[5]~30_combout ;
wire \m4|Equal4~17_combout ;
wire \m4|Equal4~18_combout ;
wire \m4|Equal4~19_combout ;
wire \m4|Beep~regout ;
wire \m5|WideOr5~0_combout ;
wire \m5|WideOr5~1_combout ;
wire \m5|WideOr5~2_combout ;
wire \m5|WideOr4~2_combout ;
wire \m5|WideOr4~3_combout ;
wire \m5|SEG[2]~0_combout ;
wire \m5|SEG[2]~1_combout ;
wire \m5|WideOr3~2_combout ;
wire \m5|WideOr3~3_combout ;
wire \m5|WideOr2~3_combout ;
wire \m5|WideOr2~4_combout ;
wire \m5|WideOr0~4_combout ;
wire \m5|WideOr0~5_combout ;
wire \m5|WideOr0~6_combout ;
wire [7:0] \m3|ROW ;
wire [6:0] \m1|Key_State ;
wire [6:0] \m1|KeyState ;
wire [3:0] \Switch~combout ;
wire [6:0] \m1|Key_State_Next ;
wire [2:0] \m2|Counter ;
wire [19:0] \m1|TimeCounter ;
wire [6:0] \Key~combout ;
wire [3:0] \m4|Counter ;
wire [7:0] \m3|COL_RED ;
wire [7:0] \m3|COL_GREEN ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CLK~combout ),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y9_N5
maxii_lcell \m2|Counter[0] (
// Equation(s):
// \m2|Counter [0] = DFFEAS((((!\m2|Counter [0]))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m2|Counter [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m2|Counter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m2|Counter[0] .lut_mask = "0f0f";
defparam \m2|Counter[0] .operation_mode = "normal";
defparam \m2|Counter[0] .output_mode = "reg_only";
defparam \m2|Counter[0] .register_cascade_mode = "off";
defparam \m2|Counter[0] .sum_lutc_input = "datac";
defparam \m2|Counter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N9
maxii_lcell \m2|Counter[1] (
// Equation(s):
// \m2|Counter [1] = DFFEAS(((\m2|Counter [0] $ (\m2|Counter [1]))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m2|Counter [0]),
	.datad(\m2|Counter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m2|Counter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m2|Counter[1] .lut_mask = "0ff0";
defparam \m2|Counter[1] .operation_mode = "normal";
defparam \m2|Counter[1] .output_mode = "reg_only";
defparam \m2|Counter[1] .register_cascade_mode = "off";
defparam \m2|Counter[1] .sum_lutc_input = "datac";
defparam \m2|Counter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N7
maxii_lcell \m2|Counter[2] (
// Equation(s):
// \m2|Counter [2] = DFFEAS((\m2|Counter [2] $ (((\m2|Counter [0] & \m2|Counter [1])))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m2|Counter [2]),
	.datac(\m2|Counter [0]),
	.datad(\m2|Counter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m2|Counter [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m2|Counter[2] .lut_mask = "3ccc";
defparam \m2|Counter[2] .operation_mode = "normal";
defparam \m2|Counter[2] .output_mode = "reg_only";
defparam \m2|Counter[2] .register_cascade_mode = "off";
defparam \m2|Counter[2] .sum_lutc_input = "datac";
defparam \m2|Counter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N2
maxii_lcell \m3|Mux21~0 (
// Equation(s):
// \m3|Mux21~0_combout  = (!\m2|Counter [2] & (((!\m2|Counter [0] & !\m2|Counter [1]))))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(vcc),
	.datac(\m2|Counter [0]),
	.datad(\m2|Counter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~0 .lut_mask = "0005";
defparam \m3|Mux21~0 .operation_mode = "normal";
defparam \m3|Mux21~0 .output_mode = "comb_only";
defparam \m3|Mux21~0 .register_cascade_mode = "off";
defparam \m3|Mux21~0 .sum_lutc_input = "datac";
defparam \m3|Mux21~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Switch[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Switch~combout [1]),
	.padio(Switch[1]));
// synopsys translate_off
defparam \Switch[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Switch[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Switch~combout [2]),
	.padio(Switch[2]));
// synopsys translate_off
defparam \Switch[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Switch[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Switch~combout [3]),
	.padio(Switch[3]));
// synopsys translate_off
defparam \Switch[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Switch[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Switch~combout [0]),
	.padio(Switch[0]));
// synopsys translate_off
defparam \Switch[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxii_lcell \m3|Equal7~0 (
// Equation(s):
// \m3|Equal7~0_combout  = (!\Switch~combout [1] & (!\Switch~combout [2] & (\Switch~combout [3] & !\Switch~combout [0])))

	.clk(gnd),
	.dataa(\Switch~combout [1]),
	.datab(\Switch~combout [2]),
	.datac(\Switch~combout [3]),
	.datad(\Switch~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal7~0 .lut_mask = "0010";
defparam \m3|Equal7~0 .operation_mode = "normal";
defparam \m3|Equal7~0 .output_mode = "comb_only";
defparam \m3|Equal7~0 .register_cascade_mode = "off";
defparam \m3|Equal7~0 .sum_lutc_input = "datac";
defparam \m3|Equal7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N2
maxii_lcell \m3|ROW[0] (
// Equation(s):
// \m3|ROW [0] = ((GLOBAL(\m3|Equal7~0_combout ) & ((\m3|ROW [0]))) # (!GLOBAL(\m3|Equal7~0_combout ) & (!\m3|Mux21~0_combout )))

	.clk(gnd),
	.dataa(\m3|Mux21~0_combout ),
	.datab(vcc),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|ROW [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|ROW [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|ROW[0] .lut_mask = "f505";
defparam \m3|ROW[0] .operation_mode = "normal";
defparam \m3|ROW[0] .output_mode = "comb_only";
defparam \m3|ROW[0] .register_cascade_mode = "off";
defparam \m3|ROW[0] .sum_lutc_input = "datac";
defparam \m3|ROW[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N8
maxii_lcell \m3|Mux21~1 (
// Equation(s):
// \m3|Mux21~1_combout  = (!\m2|Counter [2] & (!\m2|Counter [1] & (\m2|Counter [0])))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m2|Counter [1]),
	.datac(\m2|Counter [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~1 .lut_mask = "1010";
defparam \m3|Mux21~1 .operation_mode = "normal";
defparam \m3|Mux21~1 .output_mode = "comb_only";
defparam \m3|Mux21~1 .register_cascade_mode = "off";
defparam \m3|Mux21~1 .sum_lutc_input = "datac";
defparam \m3|Mux21~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N3
maxii_lcell \m3|ROW[1] (
// Equation(s):
// \m3|ROW [1] = ((GLOBAL(\m3|Equal7~0_combout ) & ((\m3|ROW [1]))) # (!GLOBAL(\m3|Equal7~0_combout ) & (!\m3|Mux21~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m3|Mux21~1_combout ),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|ROW [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|ROW [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|ROW[1] .lut_mask = "f303";
defparam \m3|ROW[1] .operation_mode = "normal";
defparam \m3|ROW[1] .output_mode = "comb_only";
defparam \m3|ROW[1] .register_cascade_mode = "off";
defparam \m3|ROW[1] .sum_lutc_input = "datac";
defparam \m3|ROW[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N4
maxii_lcell \m3|Mux21~2 (
// Equation(s):
// \m3|Mux21~2_combout  = (!\m2|Counter [2] & (\m2|Counter [1] & (!\m2|Counter [0])))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m2|Counter [1]),
	.datac(\m2|Counter [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~2 .lut_mask = "0404";
defparam \m3|Mux21~2 .operation_mode = "normal";
defparam \m3|Mux21~2 .output_mode = "comb_only";
defparam \m3|Mux21~2 .register_cascade_mode = "off";
defparam \m3|Mux21~2 .sum_lutc_input = "datac";
defparam \m3|Mux21~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N2
maxii_lcell \m3|ROW[2] (
// Equation(s):
// \m3|ROW [2] = ((GLOBAL(\m3|Equal7~0_combout ) & ((\m3|ROW [2]))) # (!GLOBAL(\m3|Equal7~0_combout ) & (!\m3|Mux21~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m3|Mux21~2_combout ),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|ROW [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|ROW [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|ROW[2] .lut_mask = "f303";
defparam \m3|ROW[2] .operation_mode = "normal";
defparam \m3|ROW[2] .output_mode = "comb_only";
defparam \m3|ROW[2] .register_cascade_mode = "off";
defparam \m3|ROW[2] .sum_lutc_input = "datac";
defparam \m3|ROW[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N0
maxii_lcell \m3|Mux21~3 (
// Equation(s):
// \m3|Mux21~3_combout  = (!\m2|Counter [2] & (\m2|Counter [1] & (\m2|Counter [0])))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m2|Counter [1]),
	.datac(\m2|Counter [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~3 .lut_mask = "4040";
defparam \m3|Mux21~3 .operation_mode = "normal";
defparam \m3|Mux21~3 .output_mode = "comb_only";
defparam \m3|Mux21~3 .register_cascade_mode = "off";
defparam \m3|Mux21~3 .sum_lutc_input = "datac";
defparam \m3|Mux21~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N9
maxii_lcell \m3|ROW[3] (
// Equation(s):
// \m3|ROW [3] = ((GLOBAL(\m3|Equal7~0_combout ) & ((\m3|ROW [3]))) # (!GLOBAL(\m3|Equal7~0_combout ) & (!\m3|Mux21~3_combout )))

	.clk(gnd),
	.dataa(\m3|Mux21~3_combout ),
	.datab(vcc),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|ROW [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|ROW [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|ROW[3] .lut_mask = "f505";
defparam \m3|ROW[3] .operation_mode = "normal";
defparam \m3|ROW[3] .output_mode = "comb_only";
defparam \m3|ROW[3] .register_cascade_mode = "off";
defparam \m3|ROW[3] .sum_lutc_input = "datac";
defparam \m3|ROW[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N7
maxii_lcell \m3|Mux21~4 (
// Equation(s):
// \m3|Mux21~4_combout  = (\m2|Counter [2] & (!\m2|Counter [1] & ((!\m2|Counter [0]))))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m2|Counter [1]),
	.datac(vcc),
	.datad(\m2|Counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~4 .lut_mask = "0022";
defparam \m3|Mux21~4 .operation_mode = "normal";
defparam \m3|Mux21~4 .output_mode = "comb_only";
defparam \m3|Mux21~4 .register_cascade_mode = "off";
defparam \m3|Mux21~4 .sum_lutc_input = "datac";
defparam \m3|Mux21~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N1
maxii_lcell \m3|ROW[4] (
// Equation(s):
// \m3|ROW [4] = ((GLOBAL(\m3|Equal7~0_combout ) & ((\m3|ROW [4]))) # (!GLOBAL(\m3|Equal7~0_combout ) & (!\m3|Mux21~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m3|Mux21~4_combout ),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|ROW [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|ROW [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|ROW[4] .lut_mask = "f303";
defparam \m3|ROW[4] .operation_mode = "normal";
defparam \m3|ROW[4] .output_mode = "comb_only";
defparam \m3|ROW[4] .register_cascade_mode = "off";
defparam \m3|ROW[4] .sum_lutc_input = "datac";
defparam \m3|ROW[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N0
maxii_lcell \m3|Mux21~5 (
// Equation(s):
// \m3|Mux21~5_combout  = (\m2|Counter [2] & (!\m2|Counter [1] & ((\m2|Counter [0]))))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m2|Counter [1]),
	.datac(vcc),
	.datad(\m2|Counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~5 .lut_mask = "2200";
defparam \m3|Mux21~5 .operation_mode = "normal";
defparam \m3|Mux21~5 .output_mode = "comb_only";
defparam \m3|Mux21~5 .register_cascade_mode = "off";
defparam \m3|Mux21~5 .sum_lutc_input = "datac";
defparam \m3|Mux21~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N2
maxii_lcell \m3|ROW[5] (
// Equation(s):
// \m3|ROW [5] = ((GLOBAL(\m3|Equal7~0_combout ) & ((\m3|ROW [5]))) # (!GLOBAL(\m3|Equal7~0_combout ) & (!\m3|Mux21~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m3|Mux21~5_combout ),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|ROW [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|ROW [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|ROW[5] .lut_mask = "f303";
defparam \m3|ROW[5] .operation_mode = "normal";
defparam \m3|ROW[5] .output_mode = "comb_only";
defparam \m3|ROW[5] .register_cascade_mode = "off";
defparam \m3|ROW[5] .sum_lutc_input = "datac";
defparam \m3|ROW[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N6
maxii_lcell \m3|Mux21~6 (
// Equation(s):
// \m3|Mux21~6_combout  = (\m2|Counter [2] & (\m2|Counter [1] & ((!\m2|Counter [0]))))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m2|Counter [1]),
	.datac(vcc),
	.datad(\m2|Counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~6 .lut_mask = "0088";
defparam \m3|Mux21~6 .operation_mode = "normal";
defparam \m3|Mux21~6 .output_mode = "comb_only";
defparam \m3|Mux21~6 .register_cascade_mode = "off";
defparam \m3|Mux21~6 .sum_lutc_input = "datac";
defparam \m3|Mux21~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N9
maxii_lcell \m3|ROW[6] (
// Equation(s):
// \m3|ROW [6] = ((GLOBAL(\m3|Equal7~0_combout ) & ((\m3|ROW [6]))) # (!GLOBAL(\m3|Equal7~0_combout ) & (!\m3|Mux21~6_combout )))

	.clk(gnd),
	.dataa(\m3|Mux21~6_combout ),
	.datab(vcc),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|ROW [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|ROW [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|ROW[6] .lut_mask = "f505";
defparam \m3|ROW[6] .operation_mode = "normal";
defparam \m3|ROW[6] .output_mode = "comb_only";
defparam \m3|ROW[6] .register_cascade_mode = "off";
defparam \m3|ROW[6] .sum_lutc_input = "datac";
defparam \m3|ROW[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N1
maxii_lcell \m3|Mux21~7 (
// Equation(s):
// \m3|Mux21~7_combout  = (\m2|Counter [2] & (\m2|Counter [1] & (\m2|Counter [0])))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m2|Counter [1]),
	.datac(\m2|Counter [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~7 .lut_mask = "8080";
defparam \m3|Mux21~7 .operation_mode = "normal";
defparam \m3|Mux21~7 .output_mode = "comb_only";
defparam \m3|Mux21~7 .register_cascade_mode = "off";
defparam \m3|Mux21~7 .sum_lutc_input = "datac";
defparam \m3|Mux21~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N1
maxii_lcell \m3|ROW[7] (
// Equation(s):
// \m3|ROW [7] = ((GLOBAL(\m3|Equal7~0_combout ) & ((\m3|ROW [7]))) # (!GLOBAL(\m3|Equal7~0_combout ) & (!\m3|Mux21~7_combout )))

	.clk(gnd),
	.dataa(\m3|Mux21~7_combout ),
	.datab(vcc),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|ROW [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|ROW [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|ROW[7] .lut_mask = "f505";
defparam \m3|ROW[7] .operation_mode = "normal";
defparam \m3|ROW[7] .output_mode = "comb_only";
defparam \m3|ROW[7] .register_cascade_mode = "off";
defparam \m3|ROW[7] .sum_lutc_input = "datac";
defparam \m3|ROW[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \m3|COL_RED~0 (
// Equation(s):
// \m3|COL_RED~0_combout  = (\Switch~combout [0]) # ((\Switch~combout [3]) # (\Switch~combout [1] $ (!\Switch~combout [2])))

	.clk(gnd),
	.dataa(\Switch~combout [1]),
	.datab(\Switch~combout [0]),
	.datac(\Switch~combout [2]),
	.datad(\Switch~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED~0 .lut_mask = "ffed";
defparam \m3|COL_RED~0 .operation_mode = "normal";
defparam \m3|COL_RED~0 .output_mode = "comb_only";
defparam \m3|COL_RED~0 .register_cascade_mode = "off";
defparam \m3|COL_RED~0 .sum_lutc_input = "datac";
defparam \m3|COL_RED~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \m1|Key_State[0] (
// Equation(s):
// \m1|KeyState [0] = (!\m1|Key_State_Next [0] & (((B1_Key_State[0]))))
// \m1|Key_State [0] = DFFEAS(\m1|KeyState [0], GLOBAL(\CLK~combout ), VCC, , , \m1|Key_State_Next [0], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|Key_State_Next [0]),
	.datab(vcc),
	.datac(\m1|Key_State_Next [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState [0]),
	.regout(\m1|Key_State [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Key_State[0] .lut_mask = "5050";
defparam \m1|Key_State[0] .operation_mode = "normal";
defparam \m1|Key_State[0] .output_mode = "reg_and_comb";
defparam \m1|Key_State[0] .register_cascade_mode = "off";
defparam \m1|Key_State[0] .sum_lutc_input = "qfbk";
defparam \m1|Key_State[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Key[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Key~combout [0]),
	.padio(Key[0]));
// synopsys translate_off
defparam \Key[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Key[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Key~combout [1]),
	.padio(Key[1]));
// synopsys translate_off
defparam \Key[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Key[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Key~combout [2]),
	.padio(Key[2]));
// synopsys translate_off
defparam \Key[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \m1|Add0~30 (
// Equation(s):
// \m1|Add0~30_combout  = (\m1|TimeCounter [5] $ ((\m1|Add0~37 )))
// \m1|Add0~32  = CARRY(((!\m1|Add0~37 ) # (!\m1|TimeCounter [5])))
// \m1|Add0~32COUT1_105  = CARRY(((!\m1|Add0~37 ) # (!\m1|TimeCounter [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|TimeCounter [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~32 ),
	.cout1(\m1|Add0~32COUT1_105 ));
// synopsys translate_off
defparam \m1|Add0~30 .cin_used = "true";
defparam \m1|Add0~30 .lut_mask = "3c3f";
defparam \m1|Add0~30 .operation_mode = "arithmetic";
defparam \m1|Add0~30 .output_mode = "comb_only";
defparam \m1|Add0~30 .register_cascade_mode = "off";
defparam \m1|Add0~30 .sum_lutc_input = "cin";
defparam \m1|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell \m1|TimeCounter[5] (
// Equation(s):
// \m1|TimeCounter [5] = DFFEAS(((\m1|Add0~30_combout  & ((!\m1|Equal0~6 )))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m1|Add0~30_combout ),
	.datac(vcc),
	.datad(\m1|Equal0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|TimeCounter [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|TimeCounter[5] .lut_mask = "00cc";
defparam \m1|TimeCounter[5] .operation_mode = "normal";
defparam \m1|TimeCounter[5] .output_mode = "reg_only";
defparam \m1|TimeCounter[5] .register_cascade_mode = "off";
defparam \m1|TimeCounter[5] .sum_lutc_input = "datac";
defparam \m1|TimeCounter[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \m1|Add0~40 (
// Equation(s):
// \m1|Add0~40_combout  = (\m1|TimeCounter [6] $ ((!(!\m1|Add0~37  & \m1|Add0~32 ) # (\m1|Add0~37  & \m1|Add0~32COUT1_105 ))))
// \m1|Add0~42  = CARRY(((\m1|TimeCounter [6] & !\m1|Add0~32 )))
// \m1|Add0~42COUT1_106  = CARRY(((\m1|TimeCounter [6] & !\m1|Add0~32COUT1_105 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|TimeCounter [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~37 ),
	.cin0(\m1|Add0~32 ),
	.cin1(\m1|Add0~32COUT1_105 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~42 ),
	.cout1(\m1|Add0~42COUT1_106 ));
// synopsys translate_off
defparam \m1|Add0~40 .cin0_used = "true";
defparam \m1|Add0~40 .cin1_used = "true";
defparam \m1|Add0~40 .cin_used = "true";
defparam \m1|Add0~40 .lut_mask = "c30c";
defparam \m1|Add0~40 .operation_mode = "arithmetic";
defparam \m1|Add0~40 .output_mode = "comb_only";
defparam \m1|Add0~40 .register_cascade_mode = "off";
defparam \m1|Add0~40 .sum_lutc_input = "cin";
defparam \m1|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxii_lcell \m1|TimeCounter[6] (
// Equation(s):
// \m1|TimeCounter [6] = DFFEAS(GND, GLOBAL(\CLK~combout ), VCC, , , \m1|Add0~40_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add0~40_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|TimeCounter [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|TimeCounter[6] .lut_mask = "0000";
defparam \m1|TimeCounter[6] .operation_mode = "normal";
defparam \m1|TimeCounter[6] .output_mode = "reg_only";
defparam \m1|TimeCounter[6] .register_cascade_mode = "off";
defparam \m1|TimeCounter[6] .sum_lutc_input = "datac";
defparam \m1|TimeCounter[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \m1|Add0~45 (
// Equation(s):
// \m1|Add0~45_combout  = \m1|TimeCounter [7] $ (((((!\m1|Add0~37  & \m1|Add0~42 ) # (\m1|Add0~37  & \m1|Add0~42COUT1_106 )))))
// \m1|Add0~47  = CARRY(((!\m1|Add0~42 )) # (!\m1|TimeCounter [7]))
// \m1|Add0~47COUT1_107  = CARRY(((!\m1|Add0~42COUT1_106 )) # (!\m1|TimeCounter [7]))

	.clk(gnd),
	.dataa(\m1|TimeCounter [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~37 ),
	.cin0(\m1|Add0~42 ),
	.cin1(\m1|Add0~42COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~47 ),
	.cout1(\m1|Add0~47COUT1_107 ));
// synopsys translate_off
defparam \m1|Add0~45 .cin0_used = "true";
defparam \m1|Add0~45 .cin1_used = "true";
defparam \m1|Add0~45 .cin_used = "true";
defparam \m1|Add0~45 .lut_mask = "5a5f";
defparam \m1|Add0~45 .operation_mode = "arithmetic";
defparam \m1|Add0~45 .output_mode = "comb_only";
defparam \m1|Add0~45 .register_cascade_mode = "off";
defparam \m1|Add0~45 .sum_lutc_input = "cin";
defparam \m1|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell \m1|TimeCounter[7] (
// Equation(s):
// \m1|TimeCounter [7] = DFFEAS((((\m1|Add0~45_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\m1|Add0~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|TimeCounter [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|TimeCounter[7] .lut_mask = "ff00";
defparam \m1|TimeCounter[7] .operation_mode = "normal";
defparam \m1|TimeCounter[7] .output_mode = "reg_only";
defparam \m1|TimeCounter[7] .register_cascade_mode = "off";
defparam \m1|TimeCounter[7] .sum_lutc_input = "datac";
defparam \m1|TimeCounter[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \m1|Add0~20 (
// Equation(s):
// \m1|Add0~20_combout  = (!\m1|TimeCounter [0])
// \m1|Add0~22  = CARRY((\m1|TimeCounter [0]))
// \m1|Add0~22COUT1_101  = CARRY((\m1|TimeCounter [0]))

	.clk(gnd),
	.dataa(\m1|TimeCounter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~22 ),
	.cout1(\m1|Add0~22COUT1_101 ));
// synopsys translate_off
defparam \m1|Add0~20 .lut_mask = "55aa";
defparam \m1|Add0~20 .operation_mode = "arithmetic";
defparam \m1|Add0~20 .output_mode = "comb_only";
defparam \m1|Add0~20 .register_cascade_mode = "off";
defparam \m1|Add0~20 .sum_lutc_input = "datac";
defparam \m1|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxii_lcell \m1|TimeCounter[0] (
// Equation(s):
// \m1|TimeCounter [0] = DFFEAS((((\m1|Add0~20_combout  & !\m1|Equal0~6 ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add0~20_combout ),
	.datad(\m1|Equal0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|TimeCounter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|TimeCounter[0] .lut_mask = "00f0";
defparam \m1|TimeCounter[0] .operation_mode = "normal";
defparam \m1|TimeCounter[0] .output_mode = "reg_only";
defparam \m1|TimeCounter[0] .register_cascade_mode = "off";
defparam \m1|TimeCounter[0] .sum_lutc_input = "datac";
defparam \m1|TimeCounter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxii_lcell \m1|TimeCounter[1] (
// Equation(s):
// \m1|Equal0~1  = (((!B1_TimeCounter[1] & !\m1|TimeCounter [0])))
// \m1|TimeCounter [1] = DFFEAS(\m1|Equal0~1 , GLOBAL(\CLK~combout ), VCC, , , \m1|Add0~25_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add0~25_combout ),
	.datad(\m1|TimeCounter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~1 ),
	.regout(\m1|TimeCounter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|TimeCounter[1] .lut_mask = "000f";
defparam \m1|TimeCounter[1] .operation_mode = "normal";
defparam \m1|TimeCounter[1] .output_mode = "reg_and_comb";
defparam \m1|TimeCounter[1] .register_cascade_mode = "off";
defparam \m1|TimeCounter[1] .sum_lutc_input = "qfbk";
defparam \m1|TimeCounter[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \m1|Add0~25 (
// Equation(s):
// \m1|Add0~25_combout  = \m1|TimeCounter [1] $ ((((\m1|Add0~22 ))))
// \m1|Add0~27  = CARRY(((!\m1|Add0~22 )) # (!\m1|TimeCounter [1]))
// \m1|Add0~27COUT1_102  = CARRY(((!\m1|Add0~22COUT1_101 )) # (!\m1|TimeCounter [1]))

	.clk(gnd),
	.dataa(\m1|TimeCounter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\m1|Add0~22 ),
	.cin1(\m1|Add0~22COUT1_101 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~27 ),
	.cout1(\m1|Add0~27COUT1_102 ));
// synopsys translate_off
defparam \m1|Add0~25 .cin0_used = "true";
defparam \m1|Add0~25 .cin1_used = "true";
defparam \m1|Add0~25 .lut_mask = "5a5f";
defparam \m1|Add0~25 .operation_mode = "arithmetic";
defparam \m1|Add0~25 .output_mode = "comb_only";
defparam \m1|Add0~25 .register_cascade_mode = "off";
defparam \m1|Add0~25 .sum_lutc_input = "cin";
defparam \m1|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \m1|Add0~50 (
// Equation(s):
// \m1|Add0~50_combout  = (\m1|TimeCounter [2] $ ((!\m1|Add0~27 )))
// \m1|Add0~52  = CARRY(((\m1|TimeCounter [2] & !\m1|Add0~27 )))
// \m1|Add0~52COUT1_103  = CARRY(((\m1|TimeCounter [2] & !\m1|Add0~27COUT1_102 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|TimeCounter [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\m1|Add0~27 ),
	.cin1(\m1|Add0~27COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~52 ),
	.cout1(\m1|Add0~52COUT1_103 ));
// synopsys translate_off
defparam \m1|Add0~50 .cin0_used = "true";
defparam \m1|Add0~50 .cin1_used = "true";
defparam \m1|Add0~50 .lut_mask = "c30c";
defparam \m1|Add0~50 .operation_mode = "arithmetic";
defparam \m1|Add0~50 .output_mode = "comb_only";
defparam \m1|Add0~50 .register_cascade_mode = "off";
defparam \m1|Add0~50 .sum_lutc_input = "cin";
defparam \m1|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell \m1|TimeCounter[4] (
// Equation(s):
// \m1|Equal0~2  = (!\m1|TimeCounter [7] & (\m1|TimeCounter [5] & (!B1_TimeCounter[4] & !\m1|TimeCounter [6])))
// \m1|TimeCounter [4] = DFFEAS(\m1|Equal0~2 , GLOBAL(\CLK~combout ), VCC, , , \m1|Add0~35_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|TimeCounter [7]),
	.datab(\m1|TimeCounter [5]),
	.datac(\m1|Add0~35_combout ),
	.datad(\m1|TimeCounter [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~2 ),
	.regout(\m1|TimeCounter [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|TimeCounter[4] .lut_mask = "0004";
defparam \m1|TimeCounter[4] .operation_mode = "normal";
defparam \m1|TimeCounter[4] .output_mode = "reg_and_comb";
defparam \m1|TimeCounter[4] .register_cascade_mode = "off";
defparam \m1|TimeCounter[4] .sum_lutc_input = "qfbk";
defparam \m1|TimeCounter[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxii_lcell \m1|TimeCounter[2] (
// Equation(s):
// \m1|Equal0~3  = (!\m1|TimeCounter [3] & (\m1|Equal0~1  & (!B1_TimeCounter[2] & \m1|Equal0~2 )))
// \m1|TimeCounter [2] = DFFEAS(\m1|Equal0~3 , GLOBAL(\CLK~combout ), VCC, , , \m1|Add0~50_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|TimeCounter [3]),
	.datab(\m1|Equal0~1 ),
	.datac(\m1|Add0~50_combout ),
	.datad(\m1|Equal0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~3 ),
	.regout(\m1|TimeCounter [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|TimeCounter[2] .lut_mask = "0400";
defparam \m1|TimeCounter[2] .operation_mode = "normal";
defparam \m1|TimeCounter[2] .output_mode = "reg_and_comb";
defparam \m1|TimeCounter[2] .register_cascade_mode = "off";
defparam \m1|TimeCounter[2] .sum_lutc_input = "qfbk";
defparam \m1|TimeCounter[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \m1|Add0~55 (
// Equation(s):
// \m1|Add0~55_combout  = \m1|TimeCounter [3] $ ((((\m1|Add0~52 ))))
// \m1|Add0~57  = CARRY(((!\m1|Add0~52 )) # (!\m1|TimeCounter [3]))
// \m1|Add0~57COUT1_104  = CARRY(((!\m1|Add0~52COUT1_103 )) # (!\m1|TimeCounter [3]))

	.clk(gnd),
	.dataa(\m1|TimeCounter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\m1|Add0~52 ),
	.cin1(\m1|Add0~52COUT1_103 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~57 ),
	.cout1(\m1|Add0~57COUT1_104 ));
// synopsys translate_off
defparam \m1|Add0~55 .cin0_used = "true";
defparam \m1|Add0~55 .cin1_used = "true";
defparam \m1|Add0~55 .lut_mask = "5a5f";
defparam \m1|Add0~55 .operation_mode = "arithmetic";
defparam \m1|Add0~55 .output_mode = "comb_only";
defparam \m1|Add0~55 .register_cascade_mode = "off";
defparam \m1|Add0~55 .sum_lutc_input = "cin";
defparam \m1|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxii_lcell \m1|TimeCounter[3] (
// Equation(s):
// \m1|TimeCounter [3] = DFFEAS(GND, GLOBAL(\CLK~combout ), VCC, , , \m1|Add0~55_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add0~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|TimeCounter [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|TimeCounter[3] .lut_mask = "0000";
defparam \m1|TimeCounter[3] .operation_mode = "normal";
defparam \m1|TimeCounter[3] .output_mode = "reg_only";
defparam \m1|TimeCounter[3] .register_cascade_mode = "off";
defparam \m1|TimeCounter[3] .sum_lutc_input = "datac";
defparam \m1|TimeCounter[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \m1|Add0~35 (
// Equation(s):
// \m1|Add0~35_combout  = (\m1|TimeCounter [4] $ ((!\m1|Add0~57 )))
// \m1|Add0~37  = CARRY(((\m1|TimeCounter [4] & !\m1|Add0~57COUT1_104 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|TimeCounter [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\m1|Add0~57 ),
	.cin1(\m1|Add0~57COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~35_combout ),
	.regout(),
	.cout(\m1|Add0~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Add0~35 .cin0_used = "true";
defparam \m1|Add0~35 .cin1_used = "true";
defparam \m1|Add0~35 .lut_mask = "c30c";
defparam \m1|Add0~35 .operation_mode = "arithmetic";
defparam \m1|Add0~35 .output_mode = "comb_only";
defparam \m1|Add0~35 .register_cascade_mode = "off";
defparam \m1|Add0~35 .sum_lutc_input = "cin";
defparam \m1|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \m1|Add0~65 (
// Equation(s):
// \m1|Add0~65_combout  = (\m1|TimeCounter [10] $ ((!\m1|Add0~62 )))
// \m1|Add0~67  = CARRY(((\m1|TimeCounter [10] & !\m1|Add0~62 )))
// \m1|Add0~67COUT1_109  = CARRY(((\m1|TimeCounter [10] & !\m1|Add0~62 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|TimeCounter [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~62 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~67 ),
	.cout1(\m1|Add0~67COUT1_109 ));
// synopsys translate_off
defparam \m1|Add0~65 .cin_used = "true";
defparam \m1|Add0~65 .lut_mask = "c30c";
defparam \m1|Add0~65 .operation_mode = "arithmetic";
defparam \m1|Add0~65 .output_mode = "comb_only";
defparam \m1|Add0~65 .register_cascade_mode = "off";
defparam \m1|Add0~65 .sum_lutc_input = "cin";
defparam \m1|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \m1|TimeCounter[10] (
// Equation(s):
// \m1|TimeCounter [10] = DFFEAS((((!\m1|Equal0~6  & \m1|Add0~65_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Equal0~6 ),
	.datad(\m1|Add0~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|TimeCounter [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|TimeCounter[10] .lut_mask = "0f00";
defparam \m1|TimeCounter[10] .operation_mode = "normal";
defparam \m1|TimeCounter[10] .output_mode = "reg_only";
defparam \m1|TimeCounter[10] .register_cascade_mode = "off";
defparam \m1|TimeCounter[10] .sum_lutc_input = "datac";
defparam \m1|TimeCounter[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \m1|Add0~70 (
// Equation(s):
// \m1|Add0~70_combout  = \m1|TimeCounter [11] $ (((((!\m1|Add0~62  & \m1|Add0~67 ) # (\m1|Add0~62  & \m1|Add0~67COUT1_109 )))))
// \m1|Add0~72  = CARRY(((!\m1|Add0~67 )) # (!\m1|TimeCounter [11]))
// \m1|Add0~72COUT1_110  = CARRY(((!\m1|Add0~67COUT1_109 )) # (!\m1|TimeCounter [11]))

	.clk(gnd),
	.dataa(\m1|TimeCounter [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~62 ),
	.cin0(\m1|Add0~67 ),
	.cin1(\m1|Add0~67COUT1_109 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~72 ),
	.cout1(\m1|Add0~72COUT1_110 ));
// synopsys translate_off
defparam \m1|Add0~70 .cin0_used = "true";
defparam \m1|Add0~70 .cin1_used = "true";
defparam \m1|Add0~70 .cin_used = "true";
defparam \m1|Add0~70 .lut_mask = "5a5f";
defparam \m1|Add0~70 .operation_mode = "arithmetic";
defparam \m1|Add0~70 .output_mode = "comb_only";
defparam \m1|Add0~70 .register_cascade_mode = "off";
defparam \m1|Add0~70 .sum_lutc_input = "cin";
defparam \m1|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \m1|TimeCounter[11] (
// Equation(s):
// \m1|TimeCounter [11] = DFFEAS(((!\m1|Equal0~6  & (\m1|Add0~70_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m1|Equal0~6 ),
	.datac(\m1|Add0~70_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|TimeCounter [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|TimeCounter[11] .lut_mask = "3030";
defparam \m1|TimeCounter[11] .operation_mode = "normal";
defparam \m1|TimeCounter[11] .output_mode = "reg_only";
defparam \m1|TimeCounter[11] .register_cascade_mode = "off";
defparam \m1|TimeCounter[11] .sum_lutc_input = "datac";
defparam \m1|TimeCounter[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \m1|Add0~75 (
// Equation(s):
// \m1|Add0~75_combout  = (\m1|TimeCounter [8] $ ((!(!\m1|Add0~37  & \m1|Add0~47 ) # (\m1|Add0~37  & \m1|Add0~47COUT1_107 ))))
// \m1|Add0~77  = CARRY(((\m1|TimeCounter [8] & !\m1|Add0~47 )))
// \m1|Add0~77COUT1_108  = CARRY(((\m1|TimeCounter [8] & !\m1|Add0~47COUT1_107 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|TimeCounter [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~37 ),
	.cin0(\m1|Add0~47 ),
	.cin1(\m1|Add0~47COUT1_107 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~77 ),
	.cout1(\m1|Add0~77COUT1_108 ));
// synopsys translate_off
defparam \m1|Add0~75 .cin0_used = "true";
defparam \m1|Add0~75 .cin1_used = "true";
defparam \m1|Add0~75 .cin_used = "true";
defparam \m1|Add0~75 .lut_mask = "c30c";
defparam \m1|Add0~75 .operation_mode = "arithmetic";
defparam \m1|Add0~75 .output_mode = "comb_only";
defparam \m1|Add0~75 .register_cascade_mode = "off";
defparam \m1|Add0~75 .sum_lutc_input = "cin";
defparam \m1|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \m1|TimeCounter[8] (
// Equation(s):
// \m1|Equal0~4  = (\m1|TimeCounter [11] & (\m1|TimeCounter [10] & (!B1_TimeCounter[8] & \m1|TimeCounter [9])))
// \m1|TimeCounter [8] = DFFEAS(\m1|Equal0~4 , GLOBAL(\CLK~combout ), VCC, , , \m1|Add0~75_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|TimeCounter [11]),
	.datab(\m1|TimeCounter [10]),
	.datac(\m1|Add0~75_combout ),
	.datad(\m1|TimeCounter [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~4 ),
	.regout(\m1|TimeCounter [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|TimeCounter[8] .lut_mask = "0800";
defparam \m1|TimeCounter[8] .operation_mode = "normal";
defparam \m1|TimeCounter[8] .output_mode = "reg_and_comb";
defparam \m1|TimeCounter[8] .register_cascade_mode = "off";
defparam \m1|TimeCounter[8] .sum_lutc_input = "qfbk";
defparam \m1|TimeCounter[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \m1|Add0~60 (
// Equation(s):
// \m1|Add0~60_combout  = (\m1|TimeCounter [9] $ (((!\m1|Add0~37  & \m1|Add0~77 ) # (\m1|Add0~37  & \m1|Add0~77COUT1_108 ))))
// \m1|Add0~62  = CARRY(((!\m1|Add0~77COUT1_108 ) # (!\m1|TimeCounter [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|TimeCounter [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~37 ),
	.cin0(\m1|Add0~77 ),
	.cin1(\m1|Add0~77COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~60_combout ),
	.regout(),
	.cout(\m1|Add0~62 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Add0~60 .cin0_used = "true";
defparam \m1|Add0~60 .cin1_used = "true";
defparam \m1|Add0~60 .cin_used = "true";
defparam \m1|Add0~60 .lut_mask = "3c3f";
defparam \m1|Add0~60 .operation_mode = "arithmetic";
defparam \m1|Add0~60 .output_mode = "comb_only";
defparam \m1|Add0~60 .register_cascade_mode = "off";
defparam \m1|Add0~60 .sum_lutc_input = "cin";
defparam \m1|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \m1|TimeCounter[9] (
// Equation(s):
// \m1|TimeCounter [9] = DFFEAS((((!\m1|Equal0~6  & \m1|Add0~60_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Equal0~6 ),
	.datad(\m1|Add0~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|TimeCounter [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|TimeCounter[9] .lut_mask = "0f00";
defparam \m1|TimeCounter[9] .operation_mode = "normal";
defparam \m1|TimeCounter[9] .output_mode = "reg_only";
defparam \m1|TimeCounter[9] .register_cascade_mode = "off";
defparam \m1|TimeCounter[9] .sum_lutc_input = "datac";
defparam \m1|TimeCounter[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \m1|Add0~95 (
// Equation(s):
// \m1|Add0~95_combout  = (\m1|TimeCounter [15] $ ((\m1|Add0~82 )))
// \m1|Add0~97  = CARRY(((!\m1|Add0~82 ) # (!\m1|TimeCounter [15])))
// \m1|Add0~97COUT1_113  = CARRY(((!\m1|Add0~82 ) # (!\m1|TimeCounter [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|TimeCounter [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~82 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~97 ),
	.cout1(\m1|Add0~97COUT1_113 ));
// synopsys translate_off
defparam \m1|Add0~95 .cin_used = "true";
defparam \m1|Add0~95 .lut_mask = "3c3f";
defparam \m1|Add0~95 .operation_mode = "arithmetic";
defparam \m1|Add0~95 .output_mode = "comb_only";
defparam \m1|Add0~95 .register_cascade_mode = "off";
defparam \m1|Add0~95 .sum_lutc_input = "cin";
defparam \m1|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \m1|TimeCounter[15] (
// Equation(s):
// \m1|TimeCounter [15] = DFFEAS(GND, GLOBAL(\CLK~combout ), VCC, , , \m1|Add0~95_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add0~95_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|TimeCounter [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|TimeCounter[15] .lut_mask = "0000";
defparam \m1|TimeCounter[15] .operation_mode = "normal";
defparam \m1|TimeCounter[15] .output_mode = "reg_only";
defparam \m1|TimeCounter[15] .register_cascade_mode = "off";
defparam \m1|TimeCounter[15] .sum_lutc_input = "datac";
defparam \m1|TimeCounter[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \m1|Add0~85 (
// Equation(s):
// \m1|Add0~85_combout  = (\m1|TimeCounter [12] $ ((!(!\m1|Add0~62  & \m1|Add0~72 ) # (\m1|Add0~62  & \m1|Add0~72COUT1_110 ))))
// \m1|Add0~87  = CARRY(((\m1|TimeCounter [12] & !\m1|Add0~72 )))
// \m1|Add0~87COUT1_111  = CARRY(((\m1|TimeCounter [12] & !\m1|Add0~72COUT1_110 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|TimeCounter [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~62 ),
	.cin0(\m1|Add0~72 ),
	.cin1(\m1|Add0~72COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~87 ),
	.cout1(\m1|Add0~87COUT1_111 ));
// synopsys translate_off
defparam \m1|Add0~85 .cin0_used = "true";
defparam \m1|Add0~85 .cin1_used = "true";
defparam \m1|Add0~85 .cin_used = "true";
defparam \m1|Add0~85 .lut_mask = "c30c";
defparam \m1|Add0~85 .operation_mode = "arithmetic";
defparam \m1|Add0~85 .output_mode = "comb_only";
defparam \m1|Add0~85 .register_cascade_mode = "off";
defparam \m1|Add0~85 .sum_lutc_input = "cin";
defparam \m1|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \m1|TimeCounter[12] (
// Equation(s):
// \m1|Equal0~5  = (\m1|TimeCounter [14] & (!\m1|TimeCounter [15] & (!B1_TimeCounter[12] & !\m1|TimeCounter [13])))
// \m1|TimeCounter [12] = DFFEAS(\m1|Equal0~5 , GLOBAL(\CLK~combout ), VCC, , , \m1|Add0~85_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|TimeCounter [14]),
	.datab(\m1|TimeCounter [15]),
	.datac(\m1|Add0~85_combout ),
	.datad(\m1|TimeCounter [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~5 ),
	.regout(\m1|TimeCounter [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|TimeCounter[12] .lut_mask = "0002";
defparam \m1|TimeCounter[12] .operation_mode = "normal";
defparam \m1|TimeCounter[12] .output_mode = "reg_and_comb";
defparam \m1|TimeCounter[12] .register_cascade_mode = "off";
defparam \m1|TimeCounter[12] .sum_lutc_input = "qfbk";
defparam \m1|TimeCounter[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \m1|Add0~90 (
// Equation(s):
// \m1|Add0~90_combout  = (\m1|TimeCounter [13] $ (((!\m1|Add0~62  & \m1|Add0~87 ) # (\m1|Add0~62  & \m1|Add0~87COUT1_111 ))))
// \m1|Add0~92  = CARRY(((!\m1|Add0~87 ) # (!\m1|TimeCounter [13])))
// \m1|Add0~92COUT1_112  = CARRY(((!\m1|Add0~87COUT1_111 ) # (!\m1|TimeCounter [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|TimeCounter [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~62 ),
	.cin0(\m1|Add0~87 ),
	.cin1(\m1|Add0~87COUT1_111 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~92 ),
	.cout1(\m1|Add0~92COUT1_112 ));
// synopsys translate_off
defparam \m1|Add0~90 .cin0_used = "true";
defparam \m1|Add0~90 .cin1_used = "true";
defparam \m1|Add0~90 .cin_used = "true";
defparam \m1|Add0~90 .lut_mask = "3c3f";
defparam \m1|Add0~90 .operation_mode = "arithmetic";
defparam \m1|Add0~90 .output_mode = "comb_only";
defparam \m1|Add0~90 .register_cascade_mode = "off";
defparam \m1|Add0~90 .sum_lutc_input = "cin";
defparam \m1|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \m1|TimeCounter[13] (
// Equation(s):
// \m1|TimeCounter [13] = DFFEAS((((\m1|Add0~90_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\m1|Add0~90_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|TimeCounter [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|TimeCounter[13] .lut_mask = "ff00";
defparam \m1|TimeCounter[13] .operation_mode = "normal";
defparam \m1|TimeCounter[13] .output_mode = "reg_only";
defparam \m1|TimeCounter[13] .register_cascade_mode = "off";
defparam \m1|TimeCounter[13] .sum_lutc_input = "datac";
defparam \m1|TimeCounter[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \m1|Add0~80 (
// Equation(s):
// \m1|Add0~80_combout  = \m1|TimeCounter [14] $ ((((!(!\m1|Add0~62  & \m1|Add0~92 ) # (\m1|Add0~62  & \m1|Add0~92COUT1_112 )))))
// \m1|Add0~82  = CARRY((\m1|TimeCounter [14] & ((!\m1|Add0~92COUT1_112 ))))

	.clk(gnd),
	.dataa(\m1|TimeCounter [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~62 ),
	.cin0(\m1|Add0~92 ),
	.cin1(\m1|Add0~92COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~80_combout ),
	.regout(),
	.cout(\m1|Add0~82 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Add0~80 .cin0_used = "true";
defparam \m1|Add0~80 .cin1_used = "true";
defparam \m1|Add0~80 .cin_used = "true";
defparam \m1|Add0~80 .lut_mask = "a50a";
defparam \m1|Add0~80 .operation_mode = "arithmetic";
defparam \m1|Add0~80 .output_mode = "comb_only";
defparam \m1|Add0~80 .register_cascade_mode = "off";
defparam \m1|Add0~80 .sum_lutc_input = "cin";
defparam \m1|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \m1|Add0~0 (
// Equation(s):
// \m1|Add0~0_combout  = \m1|TimeCounter [16] $ ((((!(!\m1|Add0~82  & \m1|Add0~97 ) # (\m1|Add0~82  & \m1|Add0~97COUT1_113 )))))
// \m1|Add0~2  = CARRY((\m1|TimeCounter [16] & ((!\m1|Add0~97 ))))
// \m1|Add0~2COUT1_114  = CARRY((\m1|TimeCounter [16] & ((!\m1|Add0~97COUT1_113 ))))

	.clk(gnd),
	.dataa(\m1|TimeCounter [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~82 ),
	.cin0(\m1|Add0~97 ),
	.cin1(\m1|Add0~97COUT1_113 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~2 ),
	.cout1(\m1|Add0~2COUT1_114 ));
// synopsys translate_off
defparam \m1|Add0~0 .cin0_used = "true";
defparam \m1|Add0~0 .cin1_used = "true";
defparam \m1|Add0~0 .cin_used = "true";
defparam \m1|Add0~0 .lut_mask = "a50a";
defparam \m1|Add0~0 .operation_mode = "arithmetic";
defparam \m1|Add0~0 .output_mode = "comb_only";
defparam \m1|Add0~0 .register_cascade_mode = "off";
defparam \m1|Add0~0 .sum_lutc_input = "cin";
defparam \m1|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \m1|TimeCounter[16] (
// Equation(s):
// \m1|Equal0~0  = (!\m1|TimeCounter [19] & (!\m1|TimeCounter [18] & (!B1_TimeCounter[16] & !\m1|TimeCounter [17])))
// \m1|TimeCounter [16] = DFFEAS(\m1|Equal0~0 , GLOBAL(\CLK~combout ), VCC, , , \m1|Add0~0_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|TimeCounter [19]),
	.datab(\m1|TimeCounter [18]),
	.datac(\m1|Add0~0_combout ),
	.datad(\m1|TimeCounter [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~0 ),
	.regout(\m1|TimeCounter [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|TimeCounter[16] .lut_mask = "0001";
defparam \m1|TimeCounter[16] .operation_mode = "normal";
defparam \m1|TimeCounter[16] .output_mode = "reg_and_comb";
defparam \m1|TimeCounter[16] .register_cascade_mode = "off";
defparam \m1|TimeCounter[16] .sum_lutc_input = "qfbk";
defparam \m1|TimeCounter[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \m1|Add0~5 (
// Equation(s):
// \m1|Add0~5_combout  = (\m1|TimeCounter [17] $ (((!\m1|Add0~82  & \m1|Add0~2 ) # (\m1|Add0~82  & \m1|Add0~2COUT1_114 ))))
// \m1|Add0~7  = CARRY(((!\m1|Add0~2 ) # (!\m1|TimeCounter [17])))
// \m1|Add0~7COUT1_115  = CARRY(((!\m1|Add0~2COUT1_114 ) # (!\m1|TimeCounter [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|TimeCounter [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~82 ),
	.cin0(\m1|Add0~2 ),
	.cin1(\m1|Add0~2COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~7 ),
	.cout1(\m1|Add0~7COUT1_115 ));
// synopsys translate_off
defparam \m1|Add0~5 .cin0_used = "true";
defparam \m1|Add0~5 .cin1_used = "true";
defparam \m1|Add0~5 .cin_used = "true";
defparam \m1|Add0~5 .lut_mask = "3c3f";
defparam \m1|Add0~5 .operation_mode = "arithmetic";
defparam \m1|Add0~5 .output_mode = "comb_only";
defparam \m1|Add0~5 .register_cascade_mode = "off";
defparam \m1|Add0~5 .sum_lutc_input = "cin";
defparam \m1|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \m1|TimeCounter[17] (
// Equation(s):
// \m1|TimeCounter [17] = DFFEAS((((\m1|Add0~5_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\m1|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|TimeCounter [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|TimeCounter[17] .lut_mask = "ff00";
defparam \m1|TimeCounter[17] .operation_mode = "normal";
defparam \m1|TimeCounter[17] .output_mode = "reg_only";
defparam \m1|TimeCounter[17] .register_cascade_mode = "off";
defparam \m1|TimeCounter[17] .sum_lutc_input = "datac";
defparam \m1|TimeCounter[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \m1|Add0~10 (
// Equation(s):
// \m1|Add0~10_combout  = (\m1|TimeCounter [18] $ ((!(!\m1|Add0~82  & \m1|Add0~7 ) # (\m1|Add0~82  & \m1|Add0~7COUT1_115 ))))
// \m1|Add0~12  = CARRY(((\m1|TimeCounter [18] & !\m1|Add0~7 )))
// \m1|Add0~12COUT1_116  = CARRY(((\m1|TimeCounter [18] & !\m1|Add0~7COUT1_115 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|TimeCounter [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~82 ),
	.cin0(\m1|Add0~7 ),
	.cin1(\m1|Add0~7COUT1_115 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~12 ),
	.cout1(\m1|Add0~12COUT1_116 ));
// synopsys translate_off
defparam \m1|Add0~10 .cin0_used = "true";
defparam \m1|Add0~10 .cin1_used = "true";
defparam \m1|Add0~10 .cin_used = "true";
defparam \m1|Add0~10 .lut_mask = "c30c";
defparam \m1|Add0~10 .operation_mode = "arithmetic";
defparam \m1|Add0~10 .output_mode = "comb_only";
defparam \m1|Add0~10 .register_cascade_mode = "off";
defparam \m1|Add0~10 .sum_lutc_input = "cin";
defparam \m1|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \m1|TimeCounter[18] (
// Equation(s):
// \m1|TimeCounter [18] = DFFEAS(GND, GLOBAL(\CLK~combout ), VCC, , , \m1|Add0~10_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add0~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|TimeCounter [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|TimeCounter[18] .lut_mask = "0000";
defparam \m1|TimeCounter[18] .operation_mode = "normal";
defparam \m1|TimeCounter[18] .output_mode = "reg_only";
defparam \m1|TimeCounter[18] .register_cascade_mode = "off";
defparam \m1|TimeCounter[18] .sum_lutc_input = "datac";
defparam \m1|TimeCounter[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \m1|Add0~15 (
// Equation(s):
// \m1|Add0~15_combout  = (((!\m1|Add0~82  & \m1|Add0~12 ) # (\m1|Add0~82  & \m1|Add0~12COUT1_116 ) $ (\m1|TimeCounter [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\m1|TimeCounter [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~82 ),
	.cin0(\m1|Add0~12 ),
	.cin1(\m1|Add0~12COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Add0~15 .cin0_used = "true";
defparam \m1|Add0~15 .cin1_used = "true";
defparam \m1|Add0~15 .cin_used = "true";
defparam \m1|Add0~15 .lut_mask = "0ff0";
defparam \m1|Add0~15 .operation_mode = "normal";
defparam \m1|Add0~15 .output_mode = "comb_only";
defparam \m1|Add0~15 .register_cascade_mode = "off";
defparam \m1|Add0~15 .sum_lutc_input = "cin";
defparam \m1|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \m1|TimeCounter[19] (
// Equation(s):
// \m1|TimeCounter [19] = DFFEAS((((\m1|Add0~15_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\m1|Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|TimeCounter [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|TimeCounter[19] .lut_mask = "ff00";
defparam \m1|TimeCounter[19] .operation_mode = "normal";
defparam \m1|TimeCounter[19] .output_mode = "reg_only";
defparam \m1|TimeCounter[19] .register_cascade_mode = "off";
defparam \m1|TimeCounter[19] .sum_lutc_input = "datac";
defparam \m1|TimeCounter[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \m1|TimeCounter_Full (
// Equation(s):
// \m1|Equal0~6  = (\m1|Equal0~5  & (\m1|Equal0~0  & (\m1|Equal0~3  & \m1|Equal0~4 )))
// \m1|TimeCounter_Full~regout  = DFFEAS(\m1|Equal0~6 , GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(\m1|Equal0~5 ),
	.datab(\m1|Equal0~0 ),
	.datac(\m1|Equal0~3 ),
	.datad(\m1|Equal0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~6 ),
	.regout(\m1|TimeCounter_Full~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|TimeCounter_Full .lut_mask = "8000";
defparam \m1|TimeCounter_Full .operation_mode = "normal";
defparam \m1|TimeCounter_Full .output_mode = "reg_and_comb";
defparam \m1|TimeCounter_Full .register_cascade_mode = "off";
defparam \m1|TimeCounter_Full .sum_lutc_input = "datac";
defparam \m1|TimeCounter_Full .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \m1|TimeCounter[14] (
// Equation(s):
// \m1|TimeCounter [14] = DFFEAS((((!\m1|Equal0~6  & \m1|Add0~80_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Equal0~6 ),
	.datad(\m1|Add0~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|TimeCounter [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|TimeCounter[14] .lut_mask = "0f00";
defparam \m1|TimeCounter[14] .operation_mode = "normal";
defparam \m1|TimeCounter[14] .output_mode = "reg_only";
defparam \m1|TimeCounter[14] .register_cascade_mode = "off";
defparam \m1|TimeCounter[14] .sum_lutc_input = "datac";
defparam \m1|TimeCounter[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \m1|Key_State_Next[2] (
// Equation(s):
// \m1|Key_State_Next [2] = DFFEAS(GND, GLOBAL(\CLK~combout ), VCC, , \m1|TimeCounter_Full~regout , \Key~combout [2], , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Key~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1|TimeCounter_Full~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Key_State_Next [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Key_State_Next[2] .lut_mask = "0000";
defparam \m1|Key_State_Next[2] .operation_mode = "normal";
defparam \m1|Key_State_Next[2] .output_mode = "reg_only";
defparam \m1|Key_State_Next[2] .register_cascade_mode = "off";
defparam \m1|Key_State_Next[2] .sum_lutc_input = "datac";
defparam \m1|Key_State_Next[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \m1|Key_State[2] (
// Equation(s):
// \m1|KeyState [2] = (((B1_Key_State[2] & !\m1|Key_State_Next [2])))

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Key_State_Next [2]),
	.datad(\m1|Key_State_Next [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState [2]),
	.regout(\m1|Key_State [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Key_State[2] .lut_mask = "00f0";
defparam \m1|Key_State[2] .operation_mode = "normal";
defparam \m1|Key_State[2] .output_mode = "comb_only";
defparam \m1|Key_State[2] .register_cascade_mode = "off";
defparam \m1|Key_State[2] .sum_lutc_input = "qfbk";
defparam \m1|Key_State[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \m1|Key_State_Next[1] (
// Equation(s):
// \m3|Equal2~11  = (!\m1|KeyState [3] & (!\m1|KeyState [2] & ((B1_Key_State_Next[1]) # (!\m1|Key_State [1]))))
// \m1|Key_State_Next [1] = DFFEAS(\m3|Equal2~11 , GLOBAL(\CLK~combout ), VCC, , \m1|TimeCounter_Full~regout , \Key~combout [1], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|Key_State [1]),
	.datab(\m1|KeyState [3]),
	.datac(\Key~combout [1]),
	.datad(\m1|KeyState [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1|TimeCounter_Full~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal2~11 ),
	.regout(\m1|Key_State_Next [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Key_State_Next[1] .lut_mask = "0031";
defparam \m1|Key_State_Next[1] .operation_mode = "normal";
defparam \m1|Key_State_Next[1] .output_mode = "reg_and_comb";
defparam \m1|Key_State_Next[1] .register_cascade_mode = "off";
defparam \m1|Key_State_Next[1] .sum_lutc_input = "qfbk";
defparam \m1|Key_State_Next[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \m1|Key_State[1] (
// Equation(s):
// \m1|KeyState [1] = (((B1_Key_State[1] & !\m1|Key_State_Next [1])))
// \m1|Key_State [1] = DFFEAS(\m1|KeyState [1], GLOBAL(\CLK~combout ), VCC, , , \m1|Key_State_Next [1], , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Key_State_Next [1]),
	.datad(\m1|Key_State_Next [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState [1]),
	.regout(\m1|Key_State [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Key_State[1] .lut_mask = "00f0";
defparam \m1|Key_State[1] .operation_mode = "normal";
defparam \m1|Key_State[1] .output_mode = "reg_and_comb";
defparam \m1|Key_State[1] .register_cascade_mode = "off";
defparam \m1|Key_State[1] .sum_lutc_input = "qfbk";
defparam \m1|Key_State[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \m1|Key_State[3] (
// Equation(s):
// \m1|KeyState [3] = (((B1_Key_State[3] & !\m1|Key_State_Next [3])))
// \m1|Key_State [3] = DFFEAS(\m1|KeyState [3], GLOBAL(\CLK~combout ), VCC, , , \m1|Key_State_Next [3], , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Key_State_Next [3]),
	.datad(\m1|Key_State_Next [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState [3]),
	.regout(\m1|Key_State [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Key_State[3] .lut_mask = "00f0";
defparam \m1|Key_State[3] .operation_mode = "normal";
defparam \m1|Key_State[3] .output_mode = "reg_and_comb";
defparam \m1|Key_State[3] .register_cascade_mode = "off";
defparam \m1|Key_State[3] .sum_lutc_input = "qfbk";
defparam \m1|Key_State[3] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Key[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Key~combout [3]),
	.padio(Key[3]));
// synopsys translate_off
defparam \Key[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \m1|Key_State_Next[3] (
// Equation(s):
// \m3|Equal4~1  = (\m1|Key_State [1] & (\m1|Key_State_Next [1] & ((B1_Key_State_Next[3]) # (!\m1|Key_State [3])))) # (!\m1|Key_State [1] & (((B1_Key_State_Next[3])) # (!\m1|Key_State [3])))
// \m1|Key_State_Next [3] = DFFEAS(\m3|Equal4~1 , GLOBAL(\CLK~combout ), VCC, , \m1|TimeCounter_Full~regout , \Key~combout [3], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|Key_State [1]),
	.datab(\m1|Key_State [3]),
	.datac(\Key~combout [3]),
	.datad(\m1|Key_State_Next [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1|TimeCounter_Full~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal4~1 ),
	.regout(\m1|Key_State_Next [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Key_State_Next[3] .lut_mask = "f351";
defparam \m1|Key_State_Next[3] .operation_mode = "normal";
defparam \m1|Key_State_Next[3] .output_mode = "reg_and_comb";
defparam \m1|Key_State_Next[3] .register_cascade_mode = "off";
defparam \m1|Key_State_Next[3] .sum_lutc_input = "qfbk";
defparam \m1|Key_State_Next[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \m1|Key_State[6] (
// Equation(s):
// \m1|KeyState [6] = (((B1_Key_State[6] & !\m1|Key_State_Next [6])))
// \m1|Key_State [6] = DFFEAS(\m1|KeyState [6], GLOBAL(\CLK~combout ), VCC, , , \m1|Key_State_Next [6], , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Key_State_Next [6]),
	.datad(\m1|Key_State_Next [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState [6]),
	.regout(\m1|Key_State [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Key_State[6] .lut_mask = "00f0";
defparam \m1|Key_State[6] .operation_mode = "normal";
defparam \m1|Key_State[6] .output_mode = "reg_and_comb";
defparam \m1|Key_State[6] .register_cascade_mode = "off";
defparam \m1|Key_State[6] .sum_lutc_input = "qfbk";
defparam \m1|Key_State[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \m4|Equal4~8 (
// Equation(s):
// \m4|Equal4~8_combout  = (\m1|KeyState [3] & (!\m1|KeyState [6] & (!\m1|KeyState [1] & !\m1|KeyState [2]))) # (!\m1|KeyState [3] & ((\m1|KeyState [6] & (!\m1|KeyState [1] & !\m1|KeyState [2])) # (!\m1|KeyState [6] & (\m1|KeyState [1] $ (\m1|KeyState 
// [2])))))

	.clk(gnd),
	.dataa(\m1|KeyState [3]),
	.datab(\m1|KeyState [6]),
	.datac(\m1|KeyState [1]),
	.datad(\m1|KeyState [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal4~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal4~8 .lut_mask = "0116";
defparam \m4|Equal4~8 .operation_mode = "normal";
defparam \m4|Equal4~8 .output_mode = "comb_only";
defparam \m4|Equal4~8 .register_cascade_mode = "off";
defparam \m4|Equal4~8 .sum_lutc_input = "datac";
defparam \m4|Equal4~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \m1|Key_State_Next[0] (
// Equation(s):
// \m4|WideOr5~4  = ((\m4|Equal4~8_combout  & ((B1_Key_State_Next[0]) # (!\m1|Key_State [0]))))
// \m1|Key_State_Next [0] = DFFEAS(\m4|WideOr5~4 , GLOBAL(\CLK~combout ), VCC, , \m1|TimeCounter_Full~regout , \Key~combout [0], , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m1|Key_State [0]),
	.datac(\Key~combout [0]),
	.datad(\m4|Equal4~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1|TimeCounter_Full~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr5~4 ),
	.regout(\m1|Key_State_Next [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Key_State_Next[0] .lut_mask = "f300";
defparam \m1|Key_State_Next[0] .operation_mode = "normal";
defparam \m1|Key_State_Next[0] .output_mode = "reg_and_comb";
defparam \m1|Key_State_Next[0] .register_cascade_mode = "off";
defparam \m1|Key_State_Next[0] .sum_lutc_input = "qfbk";
defparam \m1|Key_State_Next[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Key[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Key~combout [6]),
	.padio(Key[6]));
// synopsys translate_off
defparam \Key[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \m1|Key_State_Next[6] (
// Equation(s):
// \m3|Equal2~10  = (\m1|Key_State_Next [0] & (((B1_Key_State_Next[6]) # (!\m1|Key_State [6])))) # (!\m1|Key_State_Next [0] & (!\m1|Key_State [0] & ((B1_Key_State_Next[6]) # (!\m1|Key_State [6]))))
// \m1|Key_State_Next [6] = DFFEAS(\m3|Equal2~10 , GLOBAL(\CLK~combout ), VCC, , \m1|TimeCounter_Full~regout , \Key~combout [6], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|Key_State_Next [0]),
	.datab(\m1|Key_State [0]),
	.datac(\Key~combout [6]),
	.datad(\m1|Key_State [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1|TimeCounter_Full~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal2~10 ),
	.regout(\m1|Key_State_Next [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Key_State_Next[6] .lut_mask = "b0bb";
defparam \m1|Key_State_Next[6] .operation_mode = "normal";
defparam \m1|Key_State_Next[6] .output_mode = "reg_and_comb";
defparam \m1|Key_State_Next[6] .register_cascade_mode = "off";
defparam \m1|Key_State_Next[6] .sum_lutc_input = "qfbk";
defparam \m1|Key_State_Next[6] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Key[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Key~combout [4]),
	.padio(Key[4]));
// synopsys translate_off
defparam \Key[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \m1|Key_State[4] (
// Equation(s):
// \m1|KeyState [4] = ((!\m1|Key_State_Next [4] & (B1_Key_State[4])))
// \m1|Key_State [4] = DFFEAS(\m1|KeyState [4], GLOBAL(\CLK~combout ), VCC, , , \m1|Key_State_Next [4], , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m1|Key_State_Next [4]),
	.datac(\m1|Key_State_Next [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState [4]),
	.regout(\m1|Key_State [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Key_State[4] .lut_mask = "3030";
defparam \m1|Key_State[4] .operation_mode = "normal";
defparam \m1|Key_State[4] .output_mode = "reg_and_comb";
defparam \m1|Key_State[4] .register_cascade_mode = "off";
defparam \m1|Key_State[4] .sum_lutc_input = "qfbk";
defparam \m1|Key_State[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \m1|Key_State_Next[4] (
// Equation(s):
// \m4|WideOr6~8  = (!\m1|KeyState [3] & (!\m1|KeyState [2] & ((B1_Key_State_Next[4]) # (!\m1|Key_State [4]))))
// \m1|Key_State_Next [4] = DFFEAS(\m4|WideOr6~8 , GLOBAL(\CLK~combout ), VCC, , \m1|TimeCounter_Full~regout , \Key~combout [4], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|KeyState [3]),
	.datab(\m1|KeyState [2]),
	.datac(\Key~combout [4]),
	.datad(\m1|Key_State [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1|TimeCounter_Full~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr6~8 ),
	.regout(\m1|Key_State_Next [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Key_State_Next[4] .lut_mask = "1011";
defparam \m1|Key_State_Next[4] .operation_mode = "normal";
defparam \m1|Key_State_Next[4] .output_mode = "reg_and_comb";
defparam \m1|Key_State_Next[4] .register_cascade_mode = "off";
defparam \m1|Key_State_Next[4] .sum_lutc_input = "qfbk";
defparam \m1|Key_State_Next[4] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Key[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Key~combout [5]),
	.padio(Key[5]));
// synopsys translate_off
defparam \Key[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \m1|Key_State_Next[5] (
// Equation(s):
// \m3|Equal4~0  = (\m1|Key_State [5] & (B1_Key_State_Next[5] & ((\m1|Key_State_Next [4]) # (!\m1|Key_State [4])))) # (!\m1|Key_State [5] & ((\m1|Key_State_Next [4]) # ((!\m1|Key_State [4]))))
// \m1|Key_State_Next [5] = DFFEAS(\m3|Equal4~0 , GLOBAL(\CLK~combout ), VCC, , \m1|TimeCounter_Full~regout , \Key~combout [5], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|Key_State [5]),
	.datab(\m1|Key_State_Next [4]),
	.datac(\Key~combout [5]),
	.datad(\m1|Key_State [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1|TimeCounter_Full~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal4~0 ),
	.regout(\m1|Key_State_Next [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Key_State_Next[5] .lut_mask = "c4f5";
defparam \m1|Key_State_Next[5] .operation_mode = "normal";
defparam \m1|Key_State_Next[5] .output_mode = "reg_and_comb";
defparam \m1|Key_State_Next[5] .register_cascade_mode = "off";
defparam \m1|Key_State_Next[5] .sum_lutc_input = "qfbk";
defparam \m1|Key_State_Next[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \m1|Key_State[5] (
// Equation(s):
// \m1|KeyState [5] = (((B1_Key_State[5] & !\m1|Key_State_Next [5])))
// \m1|Key_State [5] = DFFEAS(\m1|KeyState [5], GLOBAL(\CLK~combout ), VCC, , , \m1|Key_State_Next [5], , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Key_State_Next [5]),
	.datad(\m1|Key_State_Next [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState [5]),
	.regout(\m1|Key_State [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Key_State[5] .lut_mask = "00f0";
defparam \m1|Key_State[5] .operation_mode = "normal";
defparam \m1|Key_State[5] .output_mode = "reg_and_comb";
defparam \m1|Key_State[5] .register_cascade_mode = "off";
defparam \m1|Key_State[5] .sum_lutc_input = "qfbk";
defparam \m1|Key_State[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \m4|f[3]~14 (
// Equation(s):
// \m4|f[3]~14_combout  = (!\m1|KeyState [3] & (!\m1|KeyState [2] & (!\m1|KeyState [1] & !\m1|KeyState [0])))

	.clk(gnd),
	.dataa(\m1|KeyState [3]),
	.datab(\m1|KeyState [2]),
	.datac(\m1|KeyState [1]),
	.datad(\m1|KeyState [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[3]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[3]~14 .lut_mask = "0001";
defparam \m4|f[3]~14 .operation_mode = "normal";
defparam \m4|f[3]~14 .output_mode = "comb_only";
defparam \m4|f[3]~14 .register_cascade_mode = "off";
defparam \m4|f[3]~14 .sum_lutc_input = "datac";
defparam \m4|f[3]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \m3|Equal0~2 (
// Equation(s):
// \m3|Equal0~2_combout  = ((\m1|Key_State_Next [6]) # ((!\m4|f[3]~14_combout ) # (!\m3|Equal4~0 ))) # (!\m1|Key_State [6])

	.clk(gnd),
	.dataa(\m1|Key_State [6]),
	.datab(\m1|Key_State_Next [6]),
	.datac(\m3|Equal4~0 ),
	.datad(\m4|f[3]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal0~2 .lut_mask = "dfff";
defparam \m3|Equal0~2 .operation_mode = "normal";
defparam \m3|Equal0~2 .output_mode = "comb_only";
defparam \m3|Equal0~2 .register_cascade_mode = "off";
defparam \m3|Equal0~2 .sum_lutc_input = "datac";
defparam \m3|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \m3|COL_RED~1 (
// Equation(s):
// \m3|COL_RED~1_combout  = (\m3|Mux21~0_combout  & (!\m3|COL_RED~0_combout  & ((\m3|Equal0~2_combout ))))

	.clk(gnd),
	.dataa(\m3|Mux21~0_combout ),
	.datab(\m3|COL_RED~0_combout ),
	.datac(vcc),
	.datad(\m3|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED~1 .lut_mask = "2200";
defparam \m3|COL_RED~1 .operation_mode = "normal";
defparam \m3|COL_RED~1 .output_mode = "comb_only";
defparam \m3|COL_RED~1 .register_cascade_mode = "off";
defparam \m3|COL_RED~1 .sum_lutc_input = "datac";
defparam \m3|COL_RED~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \m3|COL_RED[0] (
// Equation(s):
// \m3|COL_RED [0] = ((GLOBAL(\m3|Equal7~0_combout ) & ((\m3|COL_RED [0]))) # (!GLOBAL(\m3|Equal7~0_combout ) & (\m3|COL_RED~1_combout )))

	.clk(gnd),
	.dataa(\m3|COL_RED~1_combout ),
	.datab(vcc),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|COL_RED [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[0] .lut_mask = "fa0a";
defparam \m3|COL_RED[0] .operation_mode = "normal";
defparam \m3|COL_RED[0] .output_mode = "comb_only";
defparam \m3|COL_RED[0] .register_cascade_mode = "off";
defparam \m3|COL_RED[0] .sum_lutc_input = "datac";
defparam \m3|COL_RED[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \m3|Equal1~0 (
// Equation(s):
// \m3|Equal1~0_combout  = ((\m1|KeyState [4]) # ((!\m1|KeyState [5]) # (!\m3|Equal2~10 ))) # (!\m3|Equal2~11 )

	.clk(gnd),
	.dataa(\m3|Equal2~11 ),
	.datab(\m1|KeyState [4]),
	.datac(\m3|Equal2~10 ),
	.datad(\m1|KeyState [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal1~0 .lut_mask = "dfff";
defparam \m3|Equal1~0 .operation_mode = "normal";
defparam \m3|Equal1~0 .output_mode = "comb_only";
defparam \m3|Equal1~0 .register_cascade_mode = "off";
defparam \m3|Equal1~0 .sum_lutc_input = "datac";
defparam \m3|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \m3|COL_RED~2 (
// Equation(s):
// \m3|COL_RED~2_combout  = (!\m2|Counter [2] & (!\m2|Counter [1] & (!\m3|COL_RED~0_combout  & \m3|Equal1~0_combout )))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m2|Counter [1]),
	.datac(\m3|COL_RED~0_combout ),
	.datad(\m3|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED~2 .lut_mask = "0100";
defparam \m3|COL_RED~2 .operation_mode = "normal";
defparam \m3|COL_RED~2 .output_mode = "comb_only";
defparam \m3|COL_RED~2 .register_cascade_mode = "off";
defparam \m3|COL_RED~2 .sum_lutc_input = "datac";
defparam \m3|COL_RED~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \m3|COL_RED[1] (
// Equation(s):
// \m3|COL_RED [1] = ((GLOBAL(\m3|Equal7~0_combout ) & ((\m3|COL_RED [1]))) # (!GLOBAL(\m3|Equal7~0_combout ) & (\m3|COL_RED~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m3|COL_RED~2_combout ),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|COL_RED [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[1] .lut_mask = "fc0c";
defparam \m3|COL_RED[1] .operation_mode = "normal";
defparam \m3|COL_RED[1] .output_mode = "comb_only";
defparam \m3|COL_RED[1] .register_cascade_mode = "off";
defparam \m3|COL_RED[1] .sum_lutc_input = "datac";
defparam \m3|COL_RED[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N6
maxii_lcell \m3|Mux21~8 (
// Equation(s):
// \m3|Mux21~8_combout  = (\m2|Counter [0] & (((\m2|Counter [1]))))

	.clk(gnd),
	.dataa(\m2|Counter [0]),
	.datab(vcc),
	.datac(\m2|Counter [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~8 .lut_mask = "a0a0";
defparam \m3|Mux21~8 .operation_mode = "normal";
defparam \m3|Mux21~8 .output_mode = "comb_only";
defparam \m3|Mux21~8 .register_cascade_mode = "off";
defparam \m3|Mux21~8 .sum_lutc_input = "datac";
defparam \m3|Mux21~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \m3|Equal2~12 (
// Equation(s):
// \m3|Equal2~12_combout  = ((\m3|Equal2~10  & ((\m1|Key_State_Next [5]) # (!\m1|Key_State [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Key_State_Next [5]),
	.datac(\m1|Key_State [5]),
	.datad(\m3|Equal2~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal2~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal2~12 .lut_mask = "cf00";
defparam \m3|Equal2~12 .operation_mode = "normal";
defparam \m3|Equal2~12 .output_mode = "comb_only";
defparam \m3|Equal2~12 .register_cascade_mode = "off";
defparam \m3|Equal2~12 .sum_lutc_input = "datac";
defparam \m3|Equal2~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \m3|Equal2~13 (
// Equation(s):
// \m3|Equal2~13_combout  = (!\m1|Key_State_Next [4] & (\m3|Equal2~12_combout  & (\m3|Equal2~11  & \m1|Key_State [4])))

	.clk(gnd),
	.dataa(\m1|Key_State_Next [4]),
	.datab(\m3|Equal2~12_combout ),
	.datac(\m3|Equal2~11 ),
	.datad(\m1|Key_State [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal2~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal2~13 .lut_mask = "4000";
defparam \m3|Equal2~13 .operation_mode = "normal";
defparam \m3|Equal2~13 .output_mode = "comb_only";
defparam \m3|Equal2~13 .register_cascade_mode = "off";
defparam \m3|Equal2~13 .sum_lutc_input = "datac";
defparam \m3|Equal2~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \m3|COL_RED~3 (
// Equation(s):
// \m3|COL_RED~3_combout  = (!\m2|Counter [2] & (!\m3|Mux21~8_combout  & (!\m3|COL_RED~0_combout  & !\m3|Equal2~13_combout )))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m3|Mux21~8_combout ),
	.datac(\m3|COL_RED~0_combout ),
	.datad(\m3|Equal2~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED~3 .lut_mask = "0001";
defparam \m3|COL_RED~3 .operation_mode = "normal";
defparam \m3|COL_RED~3 .output_mode = "comb_only";
defparam \m3|COL_RED~3 .register_cascade_mode = "off";
defparam \m3|COL_RED~3 .sum_lutc_input = "datac";
defparam \m3|COL_RED~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \m3|COL_RED[2] (
// Equation(s):
// \m3|COL_RED [2] = ((GLOBAL(\m3|Equal7~0_combout ) & ((\m3|COL_RED [2]))) # (!GLOBAL(\m3|Equal7~0_combout ) & (\m3|COL_RED~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m3|COL_RED~3_combout ),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|COL_RED [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[2] .lut_mask = "fc0c";
defparam \m3|COL_RED[2] .operation_mode = "normal";
defparam \m3|COL_RED[2] .output_mode = "comb_only";
defparam \m3|COL_RED[2] .register_cascade_mode = "off";
defparam \m3|COL_RED[2] .sum_lutc_input = "datac";
defparam \m3|COL_RED[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \m4|f[8]~31 (
// Equation(s):
// \m4|f[8]~31_combout  = (!\m1|KeyState [2] & (!\m1|KeyState [1] & ((\m1|Key_State_Next [5]) # (!\m1|Key_State [5]))))

	.clk(gnd),
	.dataa(\m1|KeyState [2]),
	.datab(\m1|Key_State_Next [5]),
	.datac(\m1|Key_State [5]),
	.datad(\m1|KeyState [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[8]~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[8]~31 .lut_mask = "0045";
defparam \m4|f[8]~31 .operation_mode = "normal";
defparam \m4|f[8]~31 .output_mode = "comb_only";
defparam \m4|f[8]~31 .register_cascade_mode = "off";
defparam \m4|f[8]~31 .sum_lutc_input = "datac";
defparam \m4|f[8]~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \m3|Equal3~4 (
// Equation(s):
// \m3|Equal3~4_combout  = (((!\m1|Key_State_Next [4] & \m1|Key_State [4])) # (!\m3|Equal2~10 )) # (!\m1|KeyState [3])

	.clk(gnd),
	.dataa(\m1|KeyState [3]),
	.datab(\m3|Equal2~10 ),
	.datac(\m1|Key_State_Next [4]),
	.datad(\m1|Key_State [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal3~4 .lut_mask = "7f77";
defparam \m3|Equal3~4 .operation_mode = "normal";
defparam \m3|Equal3~4 .output_mode = "comb_only";
defparam \m3|Equal3~4 .register_cascade_mode = "off";
defparam \m3|Equal3~4 .sum_lutc_input = "datac";
defparam \m3|Equal3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \m3|COL_RED~4 (
// Equation(s):
// \m3|COL_RED~4_combout  = (!\m2|Counter [2] & (!\m3|COL_RED~0_combout  & ((\m3|Equal3~4_combout ) # (!\m4|f[8]~31_combout ))))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m3|COL_RED~0_combout ),
	.datac(\m4|f[8]~31_combout ),
	.datad(\m3|Equal3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED~4 .lut_mask = "1101";
defparam \m3|COL_RED~4 .operation_mode = "normal";
defparam \m3|COL_RED~4 .output_mode = "comb_only";
defparam \m3|COL_RED~4 .register_cascade_mode = "off";
defparam \m3|COL_RED~4 .sum_lutc_input = "datac";
defparam \m3|COL_RED~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \m3|COL_RED[3] (
// Equation(s):
// \m3|COL_RED [3] = ((GLOBAL(\m3|Equal7~0_combout ) & ((\m3|COL_RED [3]))) # (!GLOBAL(\m3|Equal7~0_combout ) & (\m3|COL_RED~4_combout )))

	.clk(gnd),
	.dataa(\m3|COL_RED~4_combout ),
	.datab(vcc),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|COL_RED [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[3] .lut_mask = "fa0a";
defparam \m3|COL_RED[3] .operation_mode = "normal";
defparam \m3|COL_RED[3] .output_mode = "comb_only";
defparam \m3|COL_RED[3] .register_cascade_mode = "off";
defparam \m3|COL_RED[3] .sum_lutc_input = "datac";
defparam \m3|COL_RED[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N3
maxii_lcell \m3|Mux21~9 (
// Equation(s):
// \m3|Mux21~9_combout  = (!\m2|Counter [0] & (((!\m2|Counter [1]))))

	.clk(gnd),
	.dataa(\m2|Counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\m2|Counter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~9 .lut_mask = "0055";
defparam \m3|Mux21~9 .operation_mode = "normal";
defparam \m3|Mux21~9 .output_mode = "comb_only";
defparam \m3|Mux21~9 .register_cascade_mode = "off";
defparam \m3|Mux21~9 .sum_lutc_input = "datac";
defparam \m3|Mux21~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \m3|Equal4~2 (
// Equation(s):
// \m3|Equal4~2_combout  = (\m3|Equal4~0  & (\m1|KeyState [2] & (\m3|Equal4~1  & \m3|Equal2~10 )))

	.clk(gnd),
	.dataa(\m3|Equal4~0 ),
	.datab(\m1|KeyState [2]),
	.datac(\m3|Equal4~1 ),
	.datad(\m3|Equal2~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal4~2 .lut_mask = "8000";
defparam \m3|Equal4~2 .operation_mode = "normal";
defparam \m3|Equal4~2 .output_mode = "comb_only";
defparam \m3|Equal4~2 .register_cascade_mode = "off";
defparam \m3|Equal4~2 .sum_lutc_input = "datac";
defparam \m3|Equal4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \m3|COL_RED~5 (
// Equation(s):
// \m3|COL_RED~5_combout  = (!\m3|COL_RED~0_combout  & (!\m3|Equal4~2_combout  & ((\m3|Mux21~9_combout ) # (!\m2|Counter [2]))))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m3|COL_RED~0_combout ),
	.datac(\m3|Mux21~9_combout ),
	.datad(\m3|Equal4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED~5 .lut_mask = "0031";
defparam \m3|COL_RED~5 .operation_mode = "normal";
defparam \m3|COL_RED~5 .output_mode = "comb_only";
defparam \m3|COL_RED~5 .register_cascade_mode = "off";
defparam \m3|COL_RED~5 .sum_lutc_input = "datac";
defparam \m3|COL_RED~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \m3|COL_RED[4] (
// Equation(s):
// \m3|COL_RED [4] = ((GLOBAL(\m3|Equal7~0_combout ) & ((\m3|COL_RED [4]))) # (!GLOBAL(\m3|Equal7~0_combout ) & (\m3|COL_RED~5_combout )))

	.clk(gnd),
	.dataa(\m3|COL_RED~5_combout ),
	.datab(vcc),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|COL_RED [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[4] .lut_mask = "fa0a";
defparam \m3|COL_RED[4] .operation_mode = "normal";
defparam \m3|COL_RED[4] .output_mode = "comb_only";
defparam \m3|COL_RED[4] .register_cascade_mode = "off";
defparam \m3|COL_RED[4] .sum_lutc_input = "datac";
defparam \m3|COL_RED[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \m3|Equal5~2 (
// Equation(s):
// \m3|Equal5~2_combout  = (\m1|Key_State_Next [1]) # (((!\m3|Equal2~12_combout ) # (!\m1|Key_State [1])) # (!\m4|WideOr6~8 ))

	.clk(gnd),
	.dataa(\m1|Key_State_Next [1]),
	.datab(\m4|WideOr6~8 ),
	.datac(\m1|Key_State [1]),
	.datad(\m3|Equal2~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal5~2 .lut_mask = "bfff";
defparam \m3|Equal5~2 .operation_mode = "normal";
defparam \m3|Equal5~2 .output_mode = "comb_only";
defparam \m3|Equal5~2 .register_cascade_mode = "off";
defparam \m3|Equal5~2 .sum_lutc_input = "datac";
defparam \m3|Equal5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \m3|COL_RED~6 (
// Equation(s):
// \m3|COL_RED~6_combout  = (!\m3|COL_RED~0_combout  & (\m3|Equal5~2_combout  & ((!\m2|Counter [2]) # (!\m2|Counter [1]))))

	.clk(gnd),
	.dataa(\m3|COL_RED~0_combout ),
	.datab(\m2|Counter [1]),
	.datac(\m2|Counter [2]),
	.datad(\m3|Equal5~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED~6 .lut_mask = "1500";
defparam \m3|COL_RED~6 .operation_mode = "normal";
defparam \m3|COL_RED~6 .output_mode = "comb_only";
defparam \m3|COL_RED~6 .register_cascade_mode = "off";
defparam \m3|COL_RED~6 .sum_lutc_input = "datac";
defparam \m3|COL_RED~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \m3|COL_RED[5] (
// Equation(s):
// \m3|COL_RED [5] = ((GLOBAL(\m3|Equal7~0_combout ) & ((\m3|COL_RED [5]))) # (!GLOBAL(\m3|Equal7~0_combout ) & (\m3|COL_RED~6_combout )))

	.clk(gnd),
	.dataa(\m3|COL_RED~6_combout ),
	.datab(vcc),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|COL_RED [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[5] .lut_mask = "fa0a";
defparam \m3|COL_RED[5] .operation_mode = "normal";
defparam \m3|COL_RED[5] .output_mode = "comb_only";
defparam \m3|COL_RED[5] .register_cascade_mode = "off";
defparam \m3|COL_RED[5] .sum_lutc_input = "datac";
defparam \m3|COL_RED[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \m3|Equal6~2 (
// Equation(s):
// \m3|Equal6~2_combout  = (((!\m1|Key_State_Next [6] & \m1|Key_State [6])) # (!\m3|Equal4~0 )) # (!\m3|Equal2~11 )

	.clk(gnd),
	.dataa(\m3|Equal2~11 ),
	.datab(\m1|Key_State_Next [6]),
	.datac(\m1|Key_State [6]),
	.datad(\m3|Equal4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal6~2 .lut_mask = "75ff";
defparam \m3|Equal6~2 .operation_mode = "normal";
defparam \m3|Equal6~2 .output_mode = "comb_only";
defparam \m3|Equal6~2 .register_cascade_mode = "off";
defparam \m3|Equal6~2 .sum_lutc_input = "datac";
defparam \m3|Equal6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \m3|COL_RED~7 (
// Equation(s):
// \m3|COL_RED~7_combout  = (!\m3|Mux21~7_combout  & (!\m3|COL_RED~0_combout  & ((\m3|Equal6~2_combout ) # (!\m1|KeyState [0]))))

	.clk(gnd),
	.dataa(\m3|Mux21~7_combout ),
	.datab(\m3|COL_RED~0_combout ),
	.datac(\m1|KeyState [0]),
	.datad(\m3|Equal6~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED~7 .lut_mask = "1101";
defparam \m3|COL_RED~7 .operation_mode = "normal";
defparam \m3|COL_RED~7 .output_mode = "comb_only";
defparam \m3|COL_RED~7 .register_cascade_mode = "off";
defparam \m3|COL_RED~7 .sum_lutc_input = "datac";
defparam \m3|COL_RED~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \m3|COL_RED[6] (
// Equation(s):
// \m3|COL_RED [6] = ((GLOBAL(\m3|Equal7~0_combout ) & ((\m3|COL_RED [6]))) # (!GLOBAL(\m3|Equal7~0_combout ) & (\m3|COL_RED~7_combout )))

	.clk(gnd),
	.dataa(\m3|COL_RED~7_combout ),
	.datab(vcc),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|COL_RED [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[6] .lut_mask = "fa0a";
defparam \m3|COL_RED[6] .operation_mode = "normal";
defparam \m3|COL_RED[6] .output_mode = "comb_only";
defparam \m3|COL_RED[6] .register_cascade_mode = "off";
defparam \m3|COL_RED[6] .sum_lutc_input = "datac";
defparam \m3|COL_RED[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \m3|COL_GREEN~0 (
// Equation(s):
// \m3|COL_GREEN~0_combout  = (!\Switch~combout [1] & (!\Switch~combout [3] & (\Switch~combout [0] $ (\Switch~combout [2]))))

	.clk(gnd),
	.dataa(\Switch~combout [1]),
	.datab(\Switch~combout [0]),
	.datac(\Switch~combout [2]),
	.datad(\Switch~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN~0 .lut_mask = "0014";
defparam \m3|COL_GREEN~0 .operation_mode = "normal";
defparam \m3|COL_GREEN~0 .output_mode = "comb_only";
defparam \m3|COL_GREEN~0 .register_cascade_mode = "off";
defparam \m3|COL_GREEN~0 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \m3|COL_GREEN~1 (
// Equation(s):
// \m3|COL_GREEN~1_combout  = ((\m3|COL_GREEN~0_combout  & (\m3|Mux21~0_combout  & \m3|Equal0~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m3|COL_GREEN~0_combout ),
	.datac(\m3|Mux21~0_combout ),
	.datad(\m3|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN~1 .lut_mask = "c000";
defparam \m3|COL_GREEN~1 .operation_mode = "normal";
defparam \m3|COL_GREEN~1 .output_mode = "comb_only";
defparam \m3|COL_GREEN~1 .register_cascade_mode = "off";
defparam \m3|COL_GREEN~1 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \m3|COL_GREEN[0] (
// Equation(s):
// \m3|COL_GREEN [0] = ((GLOBAL(\m3|Equal7~0_combout ) & ((\m3|COL_GREEN [0]))) # (!GLOBAL(\m3|Equal7~0_combout ) & (\m3|COL_GREEN~1_combout )))

	.clk(gnd),
	.dataa(\m3|COL_GREEN~1_combout ),
	.datab(vcc),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|COL_GREEN [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[0] .lut_mask = "fa0a";
defparam \m3|COL_GREEN[0] .operation_mode = "normal";
defparam \m3|COL_GREEN[0] .output_mode = "comb_only";
defparam \m3|COL_GREEN[0] .register_cascade_mode = "off";
defparam \m3|COL_GREEN[0] .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \m3|COL_GREEN~2 (
// Equation(s):
// \m3|COL_GREEN~2_combout  = (\m3|COL_GREEN~0_combout  & (!\m2|Counter [1] & (!\m2|Counter [2] & \m3|Equal1~0_combout )))

	.clk(gnd),
	.dataa(\m3|COL_GREEN~0_combout ),
	.datab(\m2|Counter [1]),
	.datac(\m2|Counter [2]),
	.datad(\m3|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN~2 .lut_mask = "0200";
defparam \m3|COL_GREEN~2 .operation_mode = "normal";
defparam \m3|COL_GREEN~2 .output_mode = "comb_only";
defparam \m3|COL_GREEN~2 .register_cascade_mode = "off";
defparam \m3|COL_GREEN~2 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \m3|COL_GREEN[1] (
// Equation(s):
// \m3|COL_GREEN [1] = ((GLOBAL(\m3|Equal7~0_combout ) & ((\m3|COL_GREEN [1]))) # (!GLOBAL(\m3|Equal7~0_combout ) & (\m3|COL_GREEN~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m3|COL_GREEN~2_combout ),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|COL_GREEN [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[1] .lut_mask = "fc0c";
defparam \m3|COL_GREEN[1] .operation_mode = "normal";
defparam \m3|COL_GREEN[1] .output_mode = "comb_only";
defparam \m3|COL_GREEN[1] .register_cascade_mode = "off";
defparam \m3|COL_GREEN[1] .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \m3|COL_GREEN~3 (
// Equation(s):
// \m3|COL_GREEN~3_combout  = (!\m2|Counter [2] & (\m3|COL_GREEN~0_combout  & (!\m3|Mux21~8_combout  & !\m3|Equal2~13_combout )))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m3|COL_GREEN~0_combout ),
	.datac(\m3|Mux21~8_combout ),
	.datad(\m3|Equal2~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN~3 .lut_mask = "0004";
defparam \m3|COL_GREEN~3 .operation_mode = "normal";
defparam \m3|COL_GREEN~3 .output_mode = "comb_only";
defparam \m3|COL_GREEN~3 .register_cascade_mode = "off";
defparam \m3|COL_GREEN~3 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \m3|COL_GREEN[2] (
// Equation(s):
// \m3|COL_GREEN [2] = ((GLOBAL(\m3|Equal7~0_combout ) & ((\m3|COL_GREEN [2]))) # (!GLOBAL(\m3|Equal7~0_combout ) & (\m3|COL_GREEN~3_combout )))

	.clk(gnd),
	.dataa(\m3|COL_GREEN~3_combout ),
	.datab(vcc),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|COL_GREEN [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[2] .lut_mask = "fa0a";
defparam \m3|COL_GREEN[2] .operation_mode = "normal";
defparam \m3|COL_GREEN[2] .output_mode = "comb_only";
defparam \m3|COL_GREEN[2] .register_cascade_mode = "off";
defparam \m3|COL_GREEN[2] .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \m3|COL_GREEN~4 (
// Equation(s):
// \m3|COL_GREEN~4_combout  = (!\m2|Counter [2] & (\m3|COL_GREEN~0_combout  & ((\m3|Equal3~4_combout ) # (!\m4|f[8]~31_combout ))))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m3|COL_GREEN~0_combout ),
	.datac(\m4|f[8]~31_combout ),
	.datad(\m3|Equal3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN~4 .lut_mask = "4404";
defparam \m3|COL_GREEN~4 .operation_mode = "normal";
defparam \m3|COL_GREEN~4 .output_mode = "comb_only";
defparam \m3|COL_GREEN~4 .register_cascade_mode = "off";
defparam \m3|COL_GREEN~4 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \m3|COL_GREEN[3] (
// Equation(s):
// \m3|COL_GREEN [3] = (GLOBAL(\m3|Equal7~0_combout ) & (((\m3|COL_GREEN [3])))) # (!GLOBAL(\m3|Equal7~0_combout ) & (\m3|COL_GREEN~4_combout ))

	.clk(gnd),
	.dataa(\m3|COL_GREEN~4_combout ),
	.datab(\m3|COL_GREEN [3]),
	.datac(\m3|Equal7~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[3] .lut_mask = "caca";
defparam \m3|COL_GREEN[3] .operation_mode = "normal";
defparam \m3|COL_GREEN[3] .output_mode = "comb_only";
defparam \m3|COL_GREEN[3] .register_cascade_mode = "off";
defparam \m3|COL_GREEN[3] .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \m3|COL_GREEN~5 (
// Equation(s):
// \m3|COL_GREEN~5_combout  = (\m3|COL_GREEN~0_combout  & (!\m3|Equal4~2_combout  & ((\m3|Mux21~9_combout ) # (!\m2|Counter [2]))))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m3|COL_GREEN~0_combout ),
	.datac(\m3|Mux21~9_combout ),
	.datad(\m3|Equal4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN~5 .lut_mask = "00c4";
defparam \m3|COL_GREEN~5 .operation_mode = "normal";
defparam \m3|COL_GREEN~5 .output_mode = "comb_only";
defparam \m3|COL_GREEN~5 .register_cascade_mode = "off";
defparam \m3|COL_GREEN~5 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \m3|COL_GREEN[4] (
// Equation(s):
// \m3|COL_GREEN [4] = ((GLOBAL(\m3|Equal7~0_combout ) & ((\m3|COL_GREEN [4]))) # (!GLOBAL(\m3|Equal7~0_combout ) & (\m3|COL_GREEN~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m3|COL_GREEN~5_combout ),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|COL_GREEN [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[4] .lut_mask = "fc0c";
defparam \m3|COL_GREEN[4] .operation_mode = "normal";
defparam \m3|COL_GREEN[4] .output_mode = "comb_only";
defparam \m3|COL_GREEN[4] .register_cascade_mode = "off";
defparam \m3|COL_GREEN[4] .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \m3|COL_GREEN~6 (
// Equation(s):
// \m3|COL_GREEN~6_combout  = (\m3|COL_GREEN~0_combout  & (\m3|Equal5~2_combout  & ((!\m2|Counter [1]) # (!\m2|Counter [2]))))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m2|Counter [1]),
	.datac(\m3|COL_GREEN~0_combout ),
	.datad(\m3|Equal5~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN~6 .lut_mask = "7000";
defparam \m3|COL_GREEN~6 .operation_mode = "normal";
defparam \m3|COL_GREEN~6 .output_mode = "comb_only";
defparam \m3|COL_GREEN~6 .register_cascade_mode = "off";
defparam \m3|COL_GREEN~6 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \m3|COL_GREEN[5] (
// Equation(s):
// \m3|COL_GREEN [5] = ((GLOBAL(\m3|Equal7~0_combout ) & ((\m3|COL_GREEN [5]))) # (!GLOBAL(\m3|Equal7~0_combout ) & (\m3|COL_GREEN~6_combout )))

	.clk(gnd),
	.dataa(\m3|COL_GREEN~6_combout ),
	.datab(vcc),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|COL_GREEN [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[5] .lut_mask = "fa0a";
defparam \m3|COL_GREEN[5] .operation_mode = "normal";
defparam \m3|COL_GREEN[5] .output_mode = "comb_only";
defparam \m3|COL_GREEN[5] .register_cascade_mode = "off";
defparam \m3|COL_GREEN[5] .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \m3|COL_GREEN~7 (
// Equation(s):
// \m3|COL_GREEN~7_combout  = (!\m3|Mux21~7_combout  & (\m3|COL_GREEN~0_combout  & ((\m3|Equal6~2_combout ) # (!\m1|KeyState [0]))))

	.clk(gnd),
	.dataa(\m3|Mux21~7_combout ),
	.datab(\m3|COL_GREEN~0_combout ),
	.datac(\m1|KeyState [0]),
	.datad(\m3|Equal6~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN~7 .lut_mask = "4404";
defparam \m3|COL_GREEN~7 .operation_mode = "normal";
defparam \m3|COL_GREEN~7 .output_mode = "comb_only";
defparam \m3|COL_GREEN~7 .register_cascade_mode = "off";
defparam \m3|COL_GREEN~7 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \m3|COL_GREEN[6] (
// Equation(s):
// \m3|COL_GREEN [6] = ((GLOBAL(\m3|Equal7~0_combout ) & ((\m3|COL_GREEN [6]))) # (!GLOBAL(\m3|Equal7~0_combout ) & (\m3|COL_GREEN~7_combout )))

	.clk(gnd),
	.dataa(\m3|COL_GREEN~7_combout ),
	.datab(vcc),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|COL_GREEN [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[6] .lut_mask = "fa0a";
defparam \m3|COL_GREEN[6] .operation_mode = "normal";
defparam \m3|COL_GREEN[6] .output_mode = "comb_only";
defparam \m3|COL_GREEN[6] .register_cascade_mode = "off";
defparam \m3|COL_GREEN[6] .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N0
maxii_lcell \m4|f[7]~18 (
// Equation(s):
// \m4|f[7]~18_combout  = (!\Switch~combout [2] & (!\Switch~combout [1] & (\Switch~combout [3] $ (\Switch~combout [0]))))

	.clk(gnd),
	.dataa(\Switch~combout [2]),
	.datab(\Switch~combout [3]),
	.datac(\Switch~combout [1]),
	.datad(\Switch~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[7]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[7]~18 .lut_mask = "0104";
defparam \m4|f[7]~18 .operation_mode = "normal";
defparam \m4|f[7]~18 .output_mode = "comb_only";
defparam \m4|f[7]~18 .register_cascade_mode = "off";
defparam \m4|f[7]~18 .sum_lutc_input = "datac";
defparam \m4|f[7]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N0
maxii_lcell \m4|f[8]~15 (
// Equation(s):
// \m4|f[8]~15_combout  = (!\Switch~combout [1] & (\Switch~combout [2] & (!\Switch~combout [3] & !\Switch~combout [0])))

	.clk(gnd),
	.dataa(\Switch~combout [1]),
	.datab(\Switch~combout [2]),
	.datac(\Switch~combout [3]),
	.datad(\Switch~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[8]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[8]~15 .lut_mask = "0004";
defparam \m4|f[8]~15 .operation_mode = "normal";
defparam \m4|f[8]~15 .output_mode = "comb_only";
defparam \m4|f[8]~15 .register_cascade_mode = "off";
defparam \m4|f[8]~15 .sum_lutc_input = "datac";
defparam \m4|f[8]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \m4|WideOr9~4 (
// Equation(s):
// \m4|WideOr9~4_combout  = (\m1|KeyState [6] & (!\m1|KeyState [2] & (!\m1|KeyState [0] & !\m1|KeyState [1]))) # (!\m1|KeyState [6] & ((\m1|KeyState [2] & (!\m1|KeyState [0] & !\m1|KeyState [1])) # (!\m1|KeyState [2] & (\m1|KeyState [0] $ (\m1|KeyState 
// [1])))))

	.clk(gnd),
	.dataa(\m1|KeyState [6]),
	.datab(\m1|KeyState [2]),
	.datac(\m1|KeyState [0]),
	.datad(\m1|KeyState [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr9~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr9~4 .lut_mask = "0116";
defparam \m4|WideOr9~4 .operation_mode = "normal";
defparam \m4|WideOr9~4 .output_mode = "comb_only";
defparam \m4|WideOr9~4 .register_cascade_mode = "off";
defparam \m4|WideOr9~4 .sum_lutc_input = "datac";
defparam \m4|WideOr9~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \m4|WideOr9~5 (
// Equation(s):
// \m4|WideOr9~5_combout  = (!\m1|KeyState [3] & (\m4|WideOr9~4_combout  & ((\m1|Key_State_Next [5]) # (!\m1|Key_State [5]))))

	.clk(gnd),
	.dataa(\m1|KeyState [3]),
	.datab(\m1|Key_State_Next [5]),
	.datac(\m1|Key_State [5]),
	.datad(\m4|WideOr9~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr9~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr9~5 .lut_mask = "4500";
defparam \m4|WideOr9~5 .operation_mode = "normal";
defparam \m4|WideOr9~5 .output_mode = "comb_only";
defparam \m4|WideOr9~5 .register_cascade_mode = "off";
defparam \m4|WideOr9~5 .sum_lutc_input = "datac";
defparam \m4|WideOr9~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N4
maxii_lcell \m4|Equal4~20 (
// Equation(s):
// \m4|Equal4~20_combout  = (\m3|Equal2~13_combout ) # ((\m4|WideOr9~5_combout  & ((\m1|Key_State_Next [4]) # (!\m1|Key_State [4]))))

	.clk(gnd),
	.dataa(\m1|Key_State [4]),
	.datab(\m3|Equal2~13_combout ),
	.datac(\m1|Key_State_Next [4]),
	.datad(\m4|WideOr9~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal4~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal4~20 .lut_mask = "fdcc";
defparam \m4|Equal4~20 .operation_mode = "normal";
defparam \m4|Equal4~20 .output_mode = "comb_only";
defparam \m4|Equal4~20 .register_cascade_mode = "off";
defparam \m4|Equal4~20 .sum_lutc_input = "datac";
defparam \m4|Equal4~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \m5|WideOr1~0 (
// Equation(s):
// \m5|WideOr1~0_combout  = (\m1|Key_State_Next [1] & (((\m1|Key_State_Next [4])) # (!\m1|Key_State [4]))) # (!\m1|Key_State_Next [1] & (!\m1|Key_State [1] & ((\m1|Key_State_Next [4]) # (!\m1|Key_State [4]))))

	.clk(gnd),
	.dataa(\m1|Key_State_Next [1]),
	.datab(\m1|Key_State [4]),
	.datac(\m1|Key_State_Next [4]),
	.datad(\m1|Key_State [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr1~0 .lut_mask = "a2f3";
defparam \m5|WideOr1~0 .operation_mode = "normal";
defparam \m5|WideOr1~0 .output_mode = "comb_only";
defparam \m5|WideOr1~0 .register_cascade_mode = "off";
defparam \m5|WideOr1~0 .sum_lutc_input = "datac";
defparam \m5|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \m4|WideOr8~0 (
// Equation(s):
// \m4|WideOr8~0_combout  = (\m1|KeyState [3] & (!\m1|KeyState [0] & (!\m1|KeyState [2] & !\m1|KeyState [5]))) # (!\m1|KeyState [3] & ((\m1|KeyState [0] & (!\m1|KeyState [2] & !\m1|KeyState [5])) # (!\m1|KeyState [0] & (\m1|KeyState [2] $ (\m1|KeyState 
// [5])))))

	.clk(gnd),
	.dataa(\m1|KeyState [3]),
	.datab(\m1|KeyState [0]),
	.datac(\m1|KeyState [2]),
	.datad(\m1|KeyState [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr8~0 .lut_mask = "0116";
defparam \m4|WideOr8~0 .operation_mode = "normal";
defparam \m4|WideOr8~0 .output_mode = "comb_only";
defparam \m4|WideOr8~0 .register_cascade_mode = "off";
defparam \m4|WideOr8~0 .sum_lutc_input = "datac";
defparam \m4|WideOr8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \m5|WideOr2~2 (
// Equation(s):
// \m5|WideOr2~2_combout  = (\m1|KeyState [2] & (!\m1|KeyState [3] & (!\m1|KeyState [1] & !\m1|KeyState [0]))) # (!\m1|KeyState [2] & ((\m1|KeyState [3] & (!\m1|KeyState [1] & !\m1|KeyState [0])) # (!\m1|KeyState [3] & (\m1|KeyState [1] $ (\m1|KeyState 
// [0])))))

	.clk(gnd),
	.dataa(\m1|KeyState [2]),
	.datab(\m1|KeyState [3]),
	.datac(\m1|KeyState [1]),
	.datad(\m1|KeyState [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr2~2 .lut_mask = "0116";
defparam \m5|WideOr2~2 .operation_mode = "normal";
defparam \m5|WideOr2~2 .output_mode = "comb_only";
defparam \m5|WideOr2~2 .register_cascade_mode = "off";
defparam \m5|WideOr2~2 .sum_lutc_input = "datac";
defparam \m5|WideOr2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \m4|WideOr11~0 (
// Equation(s):
// \m4|WideOr11~0_combout  = (\m3|Equal4~0  & ((\m1|KeyState [6] & (\m4|f[3]~14_combout )) # (!\m1|KeyState [6] & ((\m5|WideOr2~2_combout )))))

	.clk(gnd),
	.dataa(\m3|Equal4~0 ),
	.datab(\m1|KeyState [6]),
	.datac(\m4|f[3]~14_combout ),
	.datad(\m5|WideOr2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr11~0 .lut_mask = "a280";
defparam \m4|WideOr11~0 .operation_mode = "normal";
defparam \m4|WideOr11~0 .output_mode = "comb_only";
defparam \m4|WideOr11~0 .register_cascade_mode = "off";
defparam \m4|WideOr11~0 .sum_lutc_input = "datac";
defparam \m4|WideOr11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N1
maxii_lcell \m4|Equal4~6 (
// Equation(s):
// \m4|Equal4~6_combout  = (\m4|WideOr11~0_combout ) # ((!\m1|KeyState [6] & (\m5|WideOr1~0_combout  & \m4|WideOr8~0_combout )))

	.clk(gnd),
	.dataa(\m1|KeyState [6]),
	.datab(\m5|WideOr1~0_combout ),
	.datac(\m4|WideOr8~0_combout ),
	.datad(\m4|WideOr11~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal4~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal4~6 .lut_mask = "ff40";
defparam \m4|Equal4~6 .operation_mode = "normal";
defparam \m4|Equal4~6 .output_mode = "comb_only";
defparam \m4|Equal4~6 .register_cascade_mode = "off";
defparam \m4|Equal4~6 .sum_lutc_input = "datac";
defparam \m4|Equal4~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N2
maxii_lcell \m4|Equal4~7 (
// Equation(s):
// \m4|Equal4~7_combout  = (\m4|f[7]~18_combout  & (((!\m4|Equal4~20_combout  & !\m4|Equal4~6_combout )))) # (!\m4|f[7]~18_combout  & (((!\m4|Equal4~20_combout )) # (!\m4|f[8]~15_combout )))

	.clk(gnd),
	.dataa(\m4|f[7]~18_combout ),
	.datab(\m4|f[8]~15_combout ),
	.datac(\m4|Equal4~20_combout ),
	.datad(\m4|Equal4~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal4~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal4~7 .lut_mask = "151f";
defparam \m4|Equal4~7 .operation_mode = "normal";
defparam \m4|Equal4~7 .output_mode = "comb_only";
defparam \m4|Equal4~7 .register_cascade_mode = "off";
defparam \m4|Equal4~7 .sum_lutc_input = "datac";
defparam \m4|Equal4~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxii_lcell \m4|Counter[0] (
// Equation(s):
// \m4|Counter [0] = DFFEAS(((!\m4|Counter [0] & ((!\m4|Equal4~19_combout )))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m4|Counter [0]),
	.datac(vcc),
	.datad(\m4|Equal4~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Counter[0] .lut_mask = "0033";
defparam \m4|Counter[0] .operation_mode = "normal";
defparam \m4|Counter[0] .output_mode = "reg_only";
defparam \m4|Counter[0] .register_cascade_mode = "off";
defparam \m4|Counter[0] .sum_lutc_input = "datac";
defparam \m4|Counter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N1
maxii_lcell \m4|Counter[1] (
// Equation(s):
// \m4|Counter [1] = DFFEAS(((!\m4|Equal4~19_combout  & (\m4|Counter [0] $ (\m4|Counter [1])))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m4|Counter [0]),
	.datac(\m4|Counter [1]),
	.datad(\m4|Equal4~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Counter[1] .lut_mask = "003c";
defparam \m4|Counter[1] .operation_mode = "normal";
defparam \m4|Counter[1] .output_mode = "reg_only";
defparam \m4|Counter[1] .register_cascade_mode = "off";
defparam \m4|Counter[1] .sum_lutc_input = "datac";
defparam \m4|Counter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \m4|Add0~0 (
// Equation(s):
// \m4|Add0~0_combout  = (((\m4|Counter [1] & \m4|Counter [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m4|Counter [1]),
	.datad(\m4|Counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Add0~0 .lut_mask = "f000";
defparam \m4|Add0~0 .operation_mode = "normal";
defparam \m4|Add0~0 .output_mode = "comb_only";
defparam \m4|Add0~0 .register_cascade_mode = "off";
defparam \m4|Add0~0 .sum_lutc_input = "datac";
defparam \m4|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxii_lcell \m4|Counter[2] (
// Equation(s):
// \m4|Counter [2] = DFFEAS((!\m4|Equal4~19_combout  & (\m4|Counter [2] $ (((\m4|Counter [0] & \m4|Counter [1]))))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(\m4|Counter [0]),
	.datab(\m4|Counter [2]),
	.datac(\m4|Counter [1]),
	.datad(\m4|Equal4~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Counter[2] .lut_mask = "006c";
defparam \m4|Counter[2] .operation_mode = "normal";
defparam \m4|Counter[2] .output_mode = "reg_only";
defparam \m4|Counter[2] .register_cascade_mode = "off";
defparam \m4|Counter[2] .sum_lutc_input = "datac";
defparam \m4|Counter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N3
maxii_lcell \m4|Counter[3] (
// Equation(s):
// \m4|Counter [3] = DFFEAS((!\m4|Equal4~19_combout  & (\m4|Counter [3] $ (((\m4|Add0~0_combout  & \m4|Counter [2]))))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(\m4|Counter [3]),
	.datab(\m4|Add0~0_combout ),
	.datac(\m4|Counter [2]),
	.datad(\m4|Equal4~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Counter[3] .lut_mask = "006a";
defparam \m4|Counter[3] .operation_mode = "normal";
defparam \m4|Counter[3] .output_mode = "reg_only";
defparam \m4|Counter[3] .register_cascade_mode = "off";
defparam \m4|Counter[3] .sum_lutc_input = "datac";
defparam \m4|Counter[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxii_lcell \m3|Equal9~0 (
// Equation(s):
// \m3|Equal9~0_combout  = (!\Switch~combout [2] & (!\Switch~combout [3] & (\Switch~combout [1] & !\Switch~combout [0])))

	.clk(gnd),
	.dataa(\Switch~combout [2]),
	.datab(\Switch~combout [3]),
	.datac(\Switch~combout [1]),
	.datad(\Switch~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal9~0 .lut_mask = "0010";
defparam \m3|Equal9~0 .operation_mode = "normal";
defparam \m3|Equal9~0 .output_mode = "comb_only";
defparam \m3|Equal9~0 .register_cascade_mode = "off";
defparam \m3|Equal9~0 .sum_lutc_input = "datac";
defparam \m3|Equal9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N0
maxii_lcell \m5|WideOr1~1 (
// Equation(s):
// \m5|WideOr1~1_combout  = (\m1|KeyState [0] & (!\m1|KeyState [3] & (!\m1|KeyState [6] & !\m1|KeyState [5]))) # (!\m1|KeyState [0] & ((\m1|KeyState [3] & (!\m1|KeyState [6] & !\m1|KeyState [5])) # (!\m1|KeyState [3] & (\m1|KeyState [6] $ (\m1|KeyState 
// [5])))))

	.clk(gnd),
	.dataa(\m1|KeyState [0]),
	.datab(\m1|KeyState [3]),
	.datac(\m1|KeyState [6]),
	.datad(\m1|KeyState [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr1~1 .lut_mask = "0116";
defparam \m5|WideOr1~1 .operation_mode = "normal";
defparam \m5|WideOr1~1 .output_mode = "comb_only";
defparam \m5|WideOr1~1 .register_cascade_mode = "off";
defparam \m5|WideOr1~1 .sum_lutc_input = "datac";
defparam \m5|WideOr1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N1
maxii_lcell \m5|WideOr1~2 (
// Equation(s):
// \m5|WideOr1~2_combout  = (\m3|Equal2~13_combout ) # ((\m5|WideOr1~0_combout  & (!\m1|KeyState [2] & \m5|WideOr1~1_combout )))

	.clk(gnd),
	.dataa(\m5|WideOr1~0_combout ),
	.datab(\m1|KeyState [2]),
	.datac(\m3|Equal2~13_combout ),
	.datad(\m5|WideOr1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr1~2 .lut_mask = "f2f0";
defparam \m5|WideOr1~2 .operation_mode = "normal";
defparam \m5|WideOr1~2 .output_mode = "comb_only";
defparam \m5|WideOr1~2 .register_cascade_mode = "off";
defparam \m5|WideOr1~2 .sum_lutc_input = "datac";
defparam \m5|WideOr1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N9
maxii_lcell \m4|WideOr2~0 (
// Equation(s):
// \m4|WideOr2~0_combout  = (\m1|Key_State_Next [5] & (((\m1|Key_State [6] & !\m1|Key_State_Next [6])))) # (!\m1|Key_State_Next [5] & (\m1|Key_State [5] $ (((\m1|Key_State [6] & !\m1|Key_State_Next [6])))))

	.clk(gnd),
	.dataa(\m1|Key_State_Next [5]),
	.datab(\m1|Key_State [5]),
	.datac(\m1|Key_State [6]),
	.datad(\m1|Key_State_Next [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr2~0 .lut_mask = "44b4";
defparam \m4|WideOr2~0 .operation_mode = "normal";
defparam \m4|WideOr2~0 .output_mode = "comb_only";
defparam \m4|WideOr2~0 .register_cascade_mode = "off";
defparam \m4|WideOr2~0 .sum_lutc_input = "datac";
defparam \m4|WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N2
maxii_lcell \m4|f[3]~25 (
// Equation(s):
// \m4|f[3]~25_combout  = (\m3|Equal4~0  & (!\m4|WideOr2~0_combout  & (\m3|Equal9~0_combout  & \m5|WideOr2~2_combout )))

	.clk(gnd),
	.dataa(\m3|Equal4~0 ),
	.datab(\m4|WideOr2~0_combout ),
	.datac(\m3|Equal9~0_combout ),
	.datad(\m5|WideOr2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[3]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[3]~25 .lut_mask = "2000";
defparam \m4|f[3]~25 .operation_mode = "normal";
defparam \m4|f[3]~25 .output_mode = "comb_only";
defparam \m4|f[3]~25 .register_cascade_mode = "off";
defparam \m4|f[3]~25 .sum_lutc_input = "datac";
defparam \m4|f[3]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N6
maxii_lcell \m4|f[6]~33 (
// Equation(s):
// \m4|f[6]~33_combout  = (!\m1|KeyState [1] & (!\m1|KeyState [6] & ((\m1|Key_State_Next [5]) # (!\m1|Key_State [5]))))

	.clk(gnd),
	.dataa(\m1|KeyState [1]),
	.datab(\m1|Key_State_Next [5]),
	.datac(\m1|KeyState [6]),
	.datad(\m1|Key_State [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[6]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[6]~33 .lut_mask = "0405";
defparam \m4|f[6]~33 .operation_mode = "normal";
defparam \m4|f[6]~33 .output_mode = "comb_only";
defparam \m4|f[6]~33 .register_cascade_mode = "off";
defparam \m4|f[6]~33 .sum_lutc_input = "datac";
defparam \m4|f[6]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N5
maxii_lcell \m4|f[3]~26 (
// Equation(s):
// \m4|f[3]~26_combout  = (!\m1|KeyState [4] & (\m4|WideOr2~0_combout  & (\m3|Equal9~0_combout  & \m4|f[3]~14_combout )))

	.clk(gnd),
	.dataa(\m1|KeyState [4]),
	.datab(\m4|WideOr2~0_combout ),
	.datac(\m3|Equal9~0_combout ),
	.datad(\m4|f[3]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[3]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[3]~26 .lut_mask = "4000";
defparam \m4|f[3]~26 .operation_mode = "normal";
defparam \m4|f[3]~26 .output_mode = "comb_only";
defparam \m4|f[3]~26 .register_cascade_mode = "off";
defparam \m4|f[3]~26 .sum_lutc_input = "datac";
defparam \m4|f[3]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N1
maxii_lcell \m4|WideOr12~0 (
// Equation(s):
// \m4|WideOr12~0_combout  = (!\m1|KeyState [0] & ((\m1|KeyState [4] & (!\m1|KeyState [2] & !\m1|KeyState [3])) # (!\m1|KeyState [4] & (\m1|KeyState [2] $ (\m1|KeyState [3])))))

	.clk(gnd),
	.dataa(\m1|KeyState [4]),
	.datab(\m1|KeyState [2]),
	.datac(\m1|KeyState [0]),
	.datad(\m1|KeyState [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr12~0 .lut_mask = "0106";
defparam \m4|WideOr12~0 .operation_mode = "normal";
defparam \m4|WideOr12~0 .output_mode = "comb_only";
defparam \m4|WideOr12~0 .register_cascade_mode = "off";
defparam \m4|WideOr12~0 .sum_lutc_input = "datac";
defparam \m4|WideOr12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N6
maxii_lcell \m4|f[3]~27 (
// Equation(s):
// \m4|f[3]~27_combout  = (\m4|f[3]~26_combout ) # ((\m4|f[7]~18_combout  & (\m4|f[6]~33_combout  & \m4|WideOr12~0_combout )))

	.clk(gnd),
	.dataa(\m4|f[7]~18_combout ),
	.datab(\m4|f[6]~33_combout ),
	.datac(\m4|f[3]~26_combout ),
	.datad(\m4|WideOr12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[3]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[3]~27 .lut_mask = "f8f0";
defparam \m4|f[3]~27 .operation_mode = "normal";
defparam \m4|f[3]~27 .output_mode = "comb_only";
defparam \m4|f[3]~27 .register_cascade_mode = "off";
defparam \m4|f[3]~27 .sum_lutc_input = "datac";
defparam \m4|f[3]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \m4|WideOr5~2 (
// Equation(s):
// \m4|WideOr5~2_combout  = (\m3|Equal2~10  & (\m3|Equal2~11  & (\m1|KeyState [5] $ (\m1|KeyState [4]))))

	.clk(gnd),
	.dataa(\m3|Equal2~10 ),
	.datab(\m3|Equal2~11 ),
	.datac(\m1|KeyState [5]),
	.datad(\m1|KeyState [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr5~2 .lut_mask = "0880";
defparam \m4|WideOr5~2 .operation_mode = "normal";
defparam \m4|WideOr5~2 .output_mode = "comb_only";
defparam \m4|WideOr5~2 .register_cascade_mode = "off";
defparam \m4|WideOr5~2 .sum_lutc_input = "datac";
defparam \m4|WideOr5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \m4|WideOr10~0 (
// Equation(s):
// \m4|WideOr10~0_combout  = (\m4|WideOr5~2_combout ) # ((\m4|WideOr9~5_combout  & (\m1|KeyState [4] $ (!\m1|KeyState [5]))))

	.clk(gnd),
	.dataa(\m1|KeyState [4]),
	.datab(\m4|WideOr5~2_combout ),
	.datac(\m4|WideOr9~5_combout ),
	.datad(\m1|KeyState [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr10~0 .lut_mask = "ecdc";
defparam \m4|WideOr10~0 .operation_mode = "normal";
defparam \m4|WideOr10~0 .output_mode = "comb_only";
defparam \m4|WideOr10~0 .register_cascade_mode = "off";
defparam \m4|WideOr10~0 .sum_lutc_input = "datac";
defparam \m4|WideOr10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxii_lcell \m4|f[3]~28 (
// Equation(s):
// \m4|f[3]~28_combout  = (\m4|f[3]~25_combout ) # ((\m4|f[3]~27_combout ) # ((\m4|f[8]~15_combout  & \m4|WideOr10~0_combout )))

	.clk(gnd),
	.dataa(\m4|f[8]~15_combout ),
	.datab(\m4|f[3]~25_combout ),
	.datac(\m4|f[3]~27_combout ),
	.datad(\m4|WideOr10~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[3]~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[3]~28 .lut_mask = "fefc";
defparam \m4|f[3]~28 .operation_mode = "normal";
defparam \m4|f[3]~28 .output_mode = "comb_only";
defparam \m4|f[3]~28 .register_cascade_mode = "off";
defparam \m4|f[3]~28 .sum_lutc_input = "datac";
defparam \m4|f[3]~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N4
maxii_lcell \m4|Equal4~5 (
// Equation(s):
// \m4|Equal4~5_combout  = (\m3|Equal9~0_combout  & (!\m5|WideOr1~2_combout  & (\m4|Counter [3] $ (!\m4|f[3]~28_combout )))) # (!\m3|Equal9~0_combout  & (\m4|Counter [3] $ (((!\m4|f[3]~28_combout )))))

	.clk(gnd),
	.dataa(\m4|Counter [3]),
	.datab(\m3|Equal9~0_combout ),
	.datac(\m5|WideOr1~2_combout ),
	.datad(\m4|f[3]~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal4~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal4~5 .lut_mask = "2a15";
defparam \m4|Equal4~5 .operation_mode = "normal";
defparam \m4|Equal4~5 .output_mode = "comb_only";
defparam \m4|Equal4~5 .register_cascade_mode = "off";
defparam \m4|Equal4~5 .sum_lutc_input = "datac";
defparam \m4|Equal4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N0
maxii_lcell \m3|Equal10~0 (
// Equation(s):
// \m3|Equal10~0_combout  = (!\Switch~combout [1] & (!\Switch~combout [2] & (!\Switch~combout [3] & \Switch~combout [0])))

	.clk(gnd),
	.dataa(\Switch~combout [1]),
	.datab(\Switch~combout [2]),
	.datac(\Switch~combout [3]),
	.datad(\Switch~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal10~0 .lut_mask = "0100";
defparam \m3|Equal10~0 .operation_mode = "normal";
defparam \m3|Equal10~0 .output_mode = "comb_only";
defparam \m3|Equal10~0 .register_cascade_mode = "off";
defparam \m3|Equal10~0 .sum_lutc_input = "datac";
defparam \m3|Equal10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxii_lcell \m4|WideOr14~0 (
// Equation(s):
// \m4|WideOr14~0_combout  = (!\m1|KeyState [0] & ((\m1|KeyState [4] & (!\m1|KeyState [5] & !\m1|KeyState [6])) # (!\m1|KeyState [4] & (\m1|KeyState [5] $ (\m1|KeyState [6])))))

	.clk(gnd),
	.dataa(\m1|KeyState [4]),
	.datab(\m1|KeyState [0]),
	.datac(\m1|KeyState [5]),
	.datad(\m1|KeyState [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr14~0 .lut_mask = "0112";
defparam \m4|WideOr14~0 .operation_mode = "normal";
defparam \m4|WideOr14~0 .output_mode = "comb_only";
defparam \m4|WideOr14~0 .register_cascade_mode = "off";
defparam \m4|WideOr14~0 .sum_lutc_input = "datac";
defparam \m4|WideOr14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxii_lcell \m4|f[0]~22 (
// Equation(s):
// \m4|f[0]~22_combout  = (\m3|Equal2~11  & (\m4|WideOr14~0_combout  & ((\m3|Equal10~0_combout ) # (\m3|Equal7~0_combout ))))

	.clk(gnd),
	.dataa(\m3|Equal2~11 ),
	.datab(\m3|Equal10~0_combout ),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m4|WideOr14~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[0]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[0]~22 .lut_mask = "a800";
defparam \m4|f[0]~22 .operation_mode = "normal";
defparam \m4|f[0]~22 .output_mode = "comb_only";
defparam \m4|f[0]~22 .register_cascade_mode = "off";
defparam \m4|f[0]~22 .sum_lutc_input = "datac";
defparam \m4|f[0]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N4
maxii_lcell \m4|WideOr4~0 (
// Equation(s):
// \m4|WideOr4~0_combout  = (!\m1|KeyState [1] & ((\m1|KeyState [0] & (!\m1|KeyState [4] & !\m1|KeyState [2])) # (!\m1|KeyState [0] & (\m1|KeyState [4] $ (\m1|KeyState [2])))))

	.clk(gnd),
	.dataa(\m1|KeyState [1]),
	.datab(\m1|KeyState [0]),
	.datac(\m1|KeyState [4]),
	.datad(\m1|KeyState [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr4~0 .lut_mask = "0114";
defparam \m4|WideOr4~0 .operation_mode = "normal";
defparam \m4|WideOr4~0 .output_mode = "comb_only";
defparam \m4|WideOr4~0 .register_cascade_mode = "off";
defparam \m4|WideOr4~0 .sum_lutc_input = "datac";
defparam \m4|WideOr4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxii_lcell \m4|f[0]~21 (
// Equation(s):
// \m4|f[0]~21_combout  = (!\m1|KeyState [6] & (!\m1|KeyState [3] & (!\m1|KeyState [5] & \m4|WideOr4~0_combout )))

	.clk(gnd),
	.dataa(\m1|KeyState [6]),
	.datab(\m1|KeyState [3]),
	.datac(\m1|KeyState [5]),
	.datad(\m4|WideOr4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[0]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[0]~21 .lut_mask = "0100";
defparam \m4|f[0]~21 .operation_mode = "normal";
defparam \m4|f[0]~21 .output_mode = "comb_only";
defparam \m4|f[0]~21 .register_cascade_mode = "off";
defparam \m4|f[0]~21 .sum_lutc_input = "datac";
defparam \m4|f[0]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N8
maxii_lcell \m4|Equal4~2 (
// Equation(s):
// \m4|Equal4~2_combout  = \m4|Counter [0] $ (((\m4|f[0]~22_combout ) # ((\m4|f[8]~15_combout  & \m4|f[0]~21_combout ))))

	.clk(gnd),
	.dataa(\m4|f[8]~15_combout ),
	.datab(\m4|Counter [0]),
	.datac(\m4|f[0]~22_combout ),
	.datad(\m4|f[0]~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal4~2 .lut_mask = "363c";
defparam \m4|Equal4~2 .operation_mode = "normal";
defparam \m4|Equal4~2 .output_mode = "comb_only";
defparam \m4|Equal4~2 .register_cascade_mode = "off";
defparam \m4|Equal4~2 .sum_lutc_input = "datac";
defparam \m4|Equal4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N0
maxii_lcell \m4|WideOr3~0 (
// Equation(s):
// \m4|WideOr3~0_combout  = (\m1|KeyState [3] & (!\m1|KeyState [2] & (!\m1|KeyState [5] & !\m1|KeyState [6]))) # (!\m1|KeyState [3] & ((\m1|KeyState [2] & (!\m1|KeyState [5] & !\m1|KeyState [6])) # (!\m1|KeyState [2] & (\m1|KeyState [5] $ (\m1|KeyState 
// [6])))))

	.clk(gnd),
	.dataa(\m1|KeyState [3]),
	.datab(\m1|KeyState [2]),
	.datac(\m1|KeyState [5]),
	.datad(\m1|KeyState [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr3~0 .lut_mask = "0116";
defparam \m4|WideOr3~0 .operation_mode = "normal";
defparam \m4|WideOr3~0 .output_mode = "comb_only";
defparam \m4|WideOr3~0 .register_cascade_mode = "off";
defparam \m4|WideOr3~0 .sum_lutc_input = "datac";
defparam \m4|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N5
maxii_lcell \m4|WideOr3~1 (
// Equation(s):
// \m4|WideOr3~1_combout  = (\m3|Equal2~13_combout ) # ((!\m1|KeyState [0] & (\m5|WideOr1~0_combout  & \m4|WideOr3~0_combout )))

	.clk(gnd),
	.dataa(\m1|KeyState [0]),
	.datab(\m5|WideOr1~0_combout ),
	.datac(\m4|WideOr3~0_combout ),
	.datad(\m3|Equal2~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr3~1 .lut_mask = "ff40";
defparam \m4|WideOr3~1 .operation_mode = "normal";
defparam \m4|WideOr3~1 .output_mode = "comb_only";
defparam \m4|WideOr3~1 .register_cascade_mode = "off";
defparam \m4|WideOr3~1 .sum_lutc_input = "datac";
defparam \m4|WideOr3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N0
maxii_lcell \m4|f[1]~32 (
// Equation(s):
// \m4|f[1]~32_combout  = (\m3|Equal9~0_combout  & (\m4|WideOr4~0_combout  & ((\m1|Key_State_Next [3]) # (!\m1|Key_State [3]))))

	.clk(gnd),
	.dataa(\m1|Key_State_Next [3]),
	.datab(\m3|Equal9~0_combout ),
	.datac(\m4|WideOr4~0_combout ),
	.datad(\m1|Key_State [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[1]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[1]~32 .lut_mask = "80c0";
defparam \m4|f[1]~32 .operation_mode = "normal";
defparam \m4|f[1]~32 .output_mode = "comb_only";
defparam \m4|f[1]~32 .register_cascade_mode = "off";
defparam \m4|f[1]~32 .sum_lutc_input = "datac";
defparam \m4|f[1]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N1
maxii_lcell \m4|f[1]~23 (
// Equation(s):
// \m4|f[1]~23_combout  = (!\m1|KeyState [0] & (\m4|WideOr6~8  & (!\m1|KeyState [1] & \m4|f[7]~18_combout )))

	.clk(gnd),
	.dataa(\m1|KeyState [0]),
	.datab(\m4|WideOr6~8 ),
	.datac(\m1|KeyState [1]),
	.datad(\m4|f[7]~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[1]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[1]~23 .lut_mask = "0400";
defparam \m4|f[1]~23 .operation_mode = "normal";
defparam \m4|f[1]~23 .output_mode = "comb_only";
defparam \m4|f[1]~23 .register_cascade_mode = "off";
defparam \m4|f[1]~23 .sum_lutc_input = "datac";
defparam \m4|f[1]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N2
maxii_lcell \m4|f[1]~24 (
// Equation(s):
// \m4|f[1]~24_combout  = (\m1|KeyState [6] & (!\m1|KeyState [5] & ((\m4|f[1]~23_combout )))) # (!\m1|KeyState [6] & ((\m1|KeyState [5] & ((\m4|f[1]~23_combout ))) # (!\m1|KeyState [5] & (\m4|f[1]~32_combout ))))

	.clk(gnd),
	.dataa(\m1|KeyState [6]),
	.datab(\m1|KeyState [5]),
	.datac(\m4|f[1]~32_combout ),
	.datad(\m4|f[1]~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[1]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[1]~24 .lut_mask = "7610";
defparam \m4|f[1]~24 .operation_mode = "normal";
defparam \m4|f[1]~24 .output_mode = "comb_only";
defparam \m4|f[1]~24 .register_cascade_mode = "off";
defparam \m4|f[1]~24 .sum_lutc_input = "datac";
defparam \m4|f[1]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N3
maxii_lcell \m4|Equal4~3 (
// Equation(s):
// \m4|Equal4~3_combout  = \m4|Counter [1] $ (((\m4|f[1]~24_combout ) # ((\m4|f[8]~15_combout  & \m4|WideOr3~1_combout ))))

	.clk(gnd),
	.dataa(\m4|f[8]~15_combout ),
	.datab(\m4|Counter [1]),
	.datac(\m4|WideOr3~1_combout ),
	.datad(\m4|f[1]~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal4~3 .lut_mask = "336c";
defparam \m4|Equal4~3 .operation_mode = "normal";
defparam \m4|Equal4~3 .output_mode = "comb_only";
defparam \m4|Equal4~3 .register_cascade_mode = "off";
defparam \m4|Equal4~3 .sum_lutc_input = "datac";
defparam \m4|Equal4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N3
maxii_lcell \m4|WideOr13~0 (
// Equation(s):
// \m4|WideOr13~0_combout  = (\m1|KeyState [6] & (!\m1|KeyState [0] & (!\m1|KeyState [2] & !\m1|KeyState [5]))) # (!\m1|KeyState [6] & ((\m1|KeyState [0] & (!\m1|KeyState [2] & !\m1|KeyState [5])) # (!\m1|KeyState [0] & (\m1|KeyState [2] $ (\m1|KeyState 
// [5])))))

	.clk(gnd),
	.dataa(\m1|KeyState [6]),
	.datab(\m1|KeyState [0]),
	.datac(\m1|KeyState [2]),
	.datad(\m1|KeyState [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr13~0 .lut_mask = "0116";
defparam \m4|WideOr13~0 .operation_mode = "normal";
defparam \m4|WideOr13~0 .output_mode = "comb_only";
defparam \m4|WideOr13~0 .register_cascade_mode = "off";
defparam \m4|WideOr13~0 .sum_lutc_input = "datac";
defparam \m4|WideOr13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N9
maxii_lcell \m4|f[2]~17 (
// Equation(s):
// \m4|f[2]~17_combout  = (\m1|KeyState [4] & (!\m1|KeyState [2] & (\m3|Equal2~12_combout ))) # (!\m1|KeyState [4] & (((\m4|WideOr13~0_combout ))))

	.clk(gnd),
	.dataa(\m1|KeyState [2]),
	.datab(\m1|KeyState [4]),
	.datac(\m3|Equal2~12_combout ),
	.datad(\m4|WideOr13~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[2]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[2]~17 .lut_mask = "7340";
defparam \m4|f[2]~17 .operation_mode = "normal";
defparam \m4|f[2]~17 .output_mode = "comb_only";
defparam \m4|f[2]~17 .register_cascade_mode = "off";
defparam \m4|f[2]~17 .sum_lutc_input = "datac";
defparam \m4|f[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N6
maxii_lcell \m4|f[2]~19 (
// Equation(s):
// \m4|f[2]~19_combout  = (!\m1|KeyState [1] & (!\m1|KeyState [3] & (\m4|f[7]~18_combout  & \m4|f[2]~17_combout )))

	.clk(gnd),
	.dataa(\m1|KeyState [1]),
	.datab(\m1|KeyState [3]),
	.datac(\m4|f[7]~18_combout ),
	.datad(\m4|f[2]~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[2]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[2]~19 .lut_mask = "1000";
defparam \m4|f[2]~19 .operation_mode = "normal";
defparam \m4|f[2]~19 .output_mode = "comb_only";
defparam \m4|f[2]~19 .register_cascade_mode = "off";
defparam \m4|f[2]~19 .sum_lutc_input = "datac";
defparam \m4|f[2]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N7
maxii_lcell \m4|f[2]~16 (
// Equation(s):
// \m4|f[2]~16_combout  = (((\m4|f[8]~15_combout  & \m4|WideOr11~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m4|f[8]~15_combout ),
	.datad(\m4|WideOr11~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[2]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[2]~16 .lut_mask = "f000";
defparam \m4|f[2]~16 .operation_mode = "normal";
defparam \m4|f[2]~16 .output_mode = "comb_only";
defparam \m4|f[2]~16 .register_cascade_mode = "off";
defparam \m4|f[2]~16 .sum_lutc_input = "datac";
defparam \m4|f[2]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N8
maxii_lcell \m4|f[2]~20 (
// Equation(s):
// \m4|f[2]~20_combout  = (\m4|f[2]~19_combout ) # ((\m4|f[2]~16_combout ) # ((\m4|WideOr3~1_combout  & \m3|Equal9~0_combout )))

	.clk(gnd),
	.dataa(\m4|WideOr3~1_combout ),
	.datab(\m3|Equal9~0_combout ),
	.datac(\m4|f[2]~19_combout ),
	.datad(\m4|f[2]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[2]~20 .lut_mask = "fff8";
defparam \m4|f[2]~20 .operation_mode = "normal";
defparam \m4|f[2]~20 .output_mode = "comb_only";
defparam \m4|f[2]~20 .register_cascade_mode = "off";
defparam \m4|f[2]~20 .sum_lutc_input = "datac";
defparam \m4|f[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N5
maxii_lcell \m4|Equal4~4 (
// Equation(s):
// \m4|Equal4~4_combout  = (!\m4|Equal4~2_combout  & (!\m4|Equal4~3_combout  & (\m4|Counter [2] $ (!\m4|f[2]~20_combout ))))

	.clk(gnd),
	.dataa(\m4|Equal4~2_combout ),
	.datab(\m4|Counter [2]),
	.datac(\m4|Equal4~3_combout ),
	.datad(\m4|f[2]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal4~4 .lut_mask = "0401";
defparam \m4|Equal4~4 .operation_mode = "normal";
defparam \m4|Equal4~4 .output_mode = "comb_only";
defparam \m4|Equal4~4 .register_cascade_mode = "off";
defparam \m4|Equal4~4 .sum_lutc_input = "datac";
defparam \m4|Equal4~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \m4|WideOr8~1 (
// Equation(s):
// \m4|WideOr8~1_combout  = (\m3|Equal2~13_combout ) # ((!\m1|KeyState [6] & (\m5|WideOr1~0_combout  & \m4|WideOr8~0_combout )))

	.clk(gnd),
	.dataa(\m1|KeyState [6]),
	.datab(\m5|WideOr1~0_combout ),
	.datac(\m4|WideOr8~0_combout ),
	.datad(\m3|Equal2~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr8~1 .lut_mask = "ff40";
defparam \m4|WideOr8~1 .operation_mode = "normal";
defparam \m4|WideOr8~1 .output_mode = "comb_only";
defparam \m4|WideOr8~1 .register_cascade_mode = "off";
defparam \m4|WideOr8~1 .sum_lutc_input = "datac";
defparam \m4|WideOr8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \m4|Equal4~9 (
// Equation(s):
// \m4|Equal4~9_combout  = (!\m1|KeyState [0] & (!\m1|KeyState [5] & (!\m1|KeyState [4] & \m4|Equal4~8_combout )))

	.clk(gnd),
	.dataa(\m1|KeyState [0]),
	.datab(\m1|KeyState [5]),
	.datac(\m1|KeyState [4]),
	.datad(\m4|Equal4~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal4~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal4~9 .lut_mask = "0100";
defparam \m4|Equal4~9 .operation_mode = "normal";
defparam \m4|Equal4~9 .output_mode = "comb_only";
defparam \m4|Equal4~9 .register_cascade_mode = "off";
defparam \m4|Equal4~9 .sum_lutc_input = "datac";
defparam \m4|Equal4~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \m4|Equal4~10 (
// Equation(s):
// \m4|Equal4~10_combout  = ((!\m4|WideOr5~2_combout  & (!\m4|Equal4~9_combout  & !\m4|WideOr10~0_combout ))) # (!\m3|Equal9~0_combout )

	.clk(gnd),
	.dataa(\m4|WideOr5~2_combout ),
	.datab(\m4|Equal4~9_combout ),
	.datac(\m3|Equal9~0_combout ),
	.datad(\m4|WideOr10~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal4~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal4~10 .lut_mask = "0f1f";
defparam \m4|Equal4~10 .operation_mode = "normal";
defparam \m4|Equal4~10 .output_mode = "comb_only";
defparam \m4|Equal4~10 .register_cascade_mode = "off";
defparam \m4|Equal4~10 .sum_lutc_input = "datac";
defparam \m4|Equal4~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \m4|Equal4~11 (
// Equation(s):
// \m4|Equal4~11_combout  = (\m4|Equal4~10_combout  & ((\m3|Equal10~0_combout ) # ((!\m4|WideOr8~1_combout ) # (!\m4|f[8]~15_combout ))))

	.clk(gnd),
	.dataa(\m3|Equal10~0_combout ),
	.datab(\m4|f[8]~15_combout ),
	.datac(\m4|WideOr8~1_combout ),
	.datad(\m4|Equal4~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal4~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal4~11 .lut_mask = "bf00";
defparam \m4|Equal4~11 .operation_mode = "normal";
defparam \m4|Equal4~11 .output_mode = "comb_only";
defparam \m4|Equal4~11 .register_cascade_mode = "off";
defparam \m4|Equal4~11 .sum_lutc_input = "datac";
defparam \m4|Equal4~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N7
maxii_lcell \m4|WideOr7~0 (
// Equation(s):
// \m4|WideOr7~0_combout  = (\m1|KeyState [0] & (!\m1|KeyState [4] & (!\m1|KeyState [6] & !\m1|KeyState [3]))) # (!\m1|KeyState [0] & ((\m1|KeyState [4] & (!\m1|KeyState [6] & !\m1|KeyState [3])) # (!\m1|KeyState [4] & (\m1|KeyState [6] $ (\m1|KeyState 
// [3])))))

	.clk(gnd),
	.dataa(\m1|KeyState [0]),
	.datab(\m1|KeyState [4]),
	.datac(\m1|KeyState [6]),
	.datad(\m1|KeyState [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr7~0 .lut_mask = "0116";
defparam \m4|WideOr7~0 .operation_mode = "normal";
defparam \m4|WideOr7~0 .output_mode = "comb_only";
defparam \m4|WideOr7~0 .register_cascade_mode = "off";
defparam \m4|WideOr7~0 .sum_lutc_input = "datac";
defparam \m4|WideOr7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N8
maxii_lcell \m4|f[8]~29 (
// Equation(s):
// \m4|f[8]~29_combout  = (!\m1|KeyState [2] & (!\m1|KeyState [1] & (!\m1|KeyState [5] & \m4|WideOr7~0_combout )))

	.clk(gnd),
	.dataa(\m1|KeyState [2]),
	.datab(\m1|KeyState [1]),
	.datac(\m1|KeyState [5]),
	.datad(\m4|WideOr7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[8]~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[8]~29 .lut_mask = "0100";
defparam \m4|f[8]~29 .operation_mode = "normal";
defparam \m4|f[8]~29 .output_mode = "comb_only";
defparam \m4|f[8]~29 .register_cascade_mode = "off";
defparam \m4|f[8]~29 .sum_lutc_input = "datac";
defparam \m4|f[8]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N2
maxii_lcell \m4|WideOr6~6 (
// Equation(s):
// \m4|WideOr6~6_combout  = (!\m1|KeyState [1] & ((\m1|KeyState [6] & (!\m1|KeyState [5] & !\m1|KeyState [0])) # (!\m1|KeyState [6] & (\m1|KeyState [5] $ (\m1|KeyState [0])))))

	.clk(gnd),
	.dataa(\m1|KeyState [6]),
	.datab(\m1|KeyState [1]),
	.datac(\m1|KeyState [5]),
	.datad(\m1|KeyState [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr6~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr6~6 .lut_mask = "0112";
defparam \m4|WideOr6~6 .operation_mode = "normal";
defparam \m4|WideOr6~6 .output_mode = "comb_only";
defparam \m4|WideOr6~6 .register_cascade_mode = "off";
defparam \m4|WideOr6~6 .sum_lutc_input = "datac";
defparam \m4|WideOr6~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N1
maxii_lcell \m4|WideOr6~7 (
// Equation(s):
// \m4|WideOr6~7_combout  = (((\m4|WideOr6~8  & \m4|WideOr6~6_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m4|WideOr6~8 ),
	.datad(\m4|WideOr6~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr6~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr6~7 .lut_mask = "f000";
defparam \m4|WideOr6~7 .operation_mode = "normal";
defparam \m4|WideOr6~7 .output_mode = "comb_only";
defparam \m4|WideOr6~7 .register_cascade_mode = "off";
defparam \m4|WideOr6~7 .sum_lutc_input = "datac";
defparam \m4|WideOr6~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N5
maxii_lcell \m4|Equal4~14 (
// Equation(s):
// \m4|Equal4~14_combout  = (\m4|f[8]~29_combout  & (!\m4|f[7]~18_combout  & (!\m4|f[8]~15_combout ))) # (!\m4|f[8]~29_combout  & (((!\m4|WideOr6~7_combout ) # (!\m4|f[8]~15_combout ))))

	.clk(gnd),
	.dataa(\m4|f[7]~18_combout ),
	.datab(\m4|f[8]~29_combout ),
	.datac(\m4|f[8]~15_combout ),
	.datad(\m4|WideOr6~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal4~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal4~14 .lut_mask = "0737";
defparam \m4|Equal4~14 .operation_mode = "normal";
defparam \m4|Equal4~14 .output_mode = "comb_only";
defparam \m4|Equal4~14 .register_cascade_mode = "off";
defparam \m4|Equal4~14 .sum_lutc_input = "datac";
defparam \m4|Equal4~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \m4|WideOr5~3 (
// Equation(s):
// \m4|WideOr5~3_combout  = (\m4|WideOr5~2_combout ) # ((!\m1|KeyState [5] & (!\m1|KeyState [4] & \m4|WideOr5~4 )))

	.clk(gnd),
	.dataa(\m1|KeyState [5]),
	.datab(\m4|WideOr5~2_combout ),
	.datac(\m1|KeyState [4]),
	.datad(\m4|WideOr5~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr5~3 .lut_mask = "cdcc";
defparam \m4|WideOr5~3 .operation_mode = "normal";
defparam \m4|WideOr5~3 .output_mode = "comb_only";
defparam \m4|WideOr5~3 .register_cascade_mode = "off";
defparam \m4|WideOr5~3 .sum_lutc_input = "datac";
defparam \m4|WideOr5~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \m4|Equal4~12 (
// Equation(s):
// \m4|Equal4~12_combout  = (\m4|WideOr5~2_combout  & (((!\m3|Equal7~0_combout  & !\m4|f[8]~15_combout )))) # (!\m4|WideOr5~2_combout  & (((!\m3|Equal7~0_combout  & !\m4|f[8]~15_combout )) # (!\m4|Equal4~9_combout )))

	.clk(gnd),
	.dataa(\m4|WideOr5~2_combout ),
	.datab(\m4|Equal4~9_combout ),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m4|f[8]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal4~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal4~12 .lut_mask = "111f";
defparam \m4|Equal4~12 .operation_mode = "normal";
defparam \m4|Equal4~12 .output_mode = "comb_only";
defparam \m4|Equal4~12 .register_cascade_mode = "off";
defparam \m4|Equal4~12 .sum_lutc_input = "datac";
defparam \m4|Equal4~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N0
maxii_lcell \m4|Equal4~13 (
// Equation(s):
// \m4|Equal4~13_combout  = (\m4|Equal4~12_combout  & (((!\m4|WideOr5~3_combout  & !\m4|WideOr10~0_combout )) # (!\m3|Equal10~0_combout )))

	.clk(gnd),
	.dataa(\m3|Equal10~0_combout ),
	.datab(\m4|WideOr5~3_combout ),
	.datac(\m4|WideOr10~0_combout ),
	.datad(\m4|Equal4~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal4~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal4~13 .lut_mask = "5700";
defparam \m4|Equal4~13 .operation_mode = "normal";
defparam \m4|Equal4~13 .output_mode = "comb_only";
defparam \m4|Equal4~13 .register_cascade_mode = "off";
defparam \m4|Equal4~13 .sum_lutc_input = "datac";
defparam \m4|Equal4~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N7
maxii_lcell \m4|WideOr1~0 (
// Equation(s):
// \m4|WideOr1~0_combout  = (\m1|KeyState [4] & (!\m1|KeyState [2] & (!\m1|KeyState [3] & !\m1|KeyState [0]))) # (!\m1|KeyState [4] & ((\m1|KeyState [2] & (!\m1|KeyState [3] & !\m1|KeyState [0])) # (!\m1|KeyState [2] & (\m1|KeyState [3] $ (\m1|KeyState 
// [0])))))

	.clk(gnd),
	.dataa(\m1|KeyState [4]),
	.datab(\m1|KeyState [2]),
	.datac(\m1|KeyState [3]),
	.datad(\m1|KeyState [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr1~0 .lut_mask = "0116";
defparam \m4|WideOr1~0 .operation_mode = "normal";
defparam \m4|WideOr1~0 .output_mode = "comb_only";
defparam \m4|WideOr1~0 .register_cascade_mode = "off";
defparam \m4|WideOr1~0 .sum_lutc_input = "datac";
defparam \m4|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N8
maxii_lcell \m4|Equal4~15 (
// Equation(s):
// \m4|Equal4~15_combout  = (\m3|Equal9~0_combout  & (\m4|f[6]~33_combout  & (\m4|WideOr1~0_combout ))) # (!\m3|Equal9~0_combout  & (((\m3|Equal7~0_combout ))))

	.clk(gnd),
	.dataa(\m4|f[6]~33_combout ),
	.datab(\m4|WideOr1~0_combout ),
	.datac(\m3|Equal9~0_combout ),
	.datad(\m3|Equal7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal4~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal4~15 .lut_mask = "8f80";
defparam \m4|Equal4~15 .operation_mode = "normal";
defparam \m4|Equal4~15 .output_mode = "comb_only";
defparam \m4|Equal4~15 .register_cascade_mode = "off";
defparam \m4|Equal4~15 .sum_lutc_input = "datac";
defparam \m4|Equal4~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N9
maxii_lcell \m4|Equal4~16 (
// Equation(s):
// \m4|Equal4~16_combout  = (\m3|Equal9~0_combout  & (!\m4|Equal4~15_combout  & ((!\m4|WideOr6~6_combout ) # (!\m4|WideOr6~8 )))) # (!\m3|Equal9~0_combout  & (((!\m4|Equal4~15_combout ) # (!\m4|WideOr6~6_combout )) # (!\m4|WideOr6~8 )))

	.clk(gnd),
	.dataa(\m4|WideOr6~8 ),
	.datab(\m3|Equal9~0_combout ),
	.datac(\m4|WideOr6~6_combout ),
	.datad(\m4|Equal4~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal4~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal4~16 .lut_mask = "137f";
defparam \m4|Equal4~16 .operation_mode = "normal";
defparam \m4|Equal4~16 .output_mode = "comb_only";
defparam \m4|Equal4~16 .register_cascade_mode = "off";
defparam \m4|Equal4~16 .sum_lutc_input = "datac";
defparam \m4|Equal4~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \m4|f[5]~30 (
// Equation(s):
// \m4|f[5]~30_combout  = (\m3|COL_RED~0_combout  & (\m4|WideOr10~0_combout  & (\m3|Equal7~0_combout  & !\m3|Equal10~0_combout )))

	.clk(gnd),
	.dataa(\m3|COL_RED~0_combout ),
	.datab(\m4|WideOr10~0_combout ),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m3|Equal10~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[5]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[5]~30 .lut_mask = "0080";
defparam \m4|f[5]~30 .operation_mode = "normal";
defparam \m4|f[5]~30 .output_mode = "comb_only";
defparam \m4|f[5]~30 .register_cascade_mode = "off";
defparam \m4|f[5]~30 .sum_lutc_input = "datac";
defparam \m4|f[5]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxii_lcell \m4|Equal4~17 (
// Equation(s):
// \m4|Equal4~17_combout  = (\m4|Equal4~16_combout  & (!\m4|f[5]~30_combout  & ((!\m3|Equal10~0_combout ) # (!\m4|WideOr6~7_combout ))))

	.clk(gnd),
	.dataa(\m4|WideOr6~7_combout ),
	.datab(\m3|Equal10~0_combout ),
	.datac(\m4|Equal4~16_combout ),
	.datad(\m4|f[5]~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal4~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal4~17 .lut_mask = "0070";
defparam \m4|Equal4~17 .operation_mode = "normal";
defparam \m4|Equal4~17 .output_mode = "comb_only";
defparam \m4|Equal4~17 .register_cascade_mode = "off";
defparam \m4|Equal4~17 .sum_lutc_input = "datac";
defparam \m4|Equal4~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N7
maxii_lcell \m4|Equal4~18 (
// Equation(s):
// \m4|Equal4~18_combout  = (\m4|Equal4~11_combout  & (\m4|Equal4~14_combout  & (\m4|Equal4~13_combout  & \m4|Equal4~17_combout )))

	.clk(gnd),
	.dataa(\m4|Equal4~11_combout ),
	.datab(\m4|Equal4~14_combout ),
	.datac(\m4|Equal4~13_combout ),
	.datad(\m4|Equal4~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal4~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal4~18 .lut_mask = "8000";
defparam \m4|Equal4~18 .operation_mode = "normal";
defparam \m4|Equal4~18 .output_mode = "comb_only";
defparam \m4|Equal4~18 .register_cascade_mode = "off";
defparam \m4|Equal4~18 .sum_lutc_input = "datac";
defparam \m4|Equal4~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxii_lcell \m4|Equal4~19 (
// Equation(s):
// \m4|Equal4~19_combout  = (\m4|Equal4~7_combout  & (\m4|Equal4~5_combout  & (\m4|Equal4~4_combout  & \m4|Equal4~18_combout )))

	.clk(gnd),
	.dataa(\m4|Equal4~7_combout ),
	.datab(\m4|Equal4~5_combout ),
	.datac(\m4|Equal4~4_combout ),
	.datad(\m4|Equal4~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal4~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal4~19 .lut_mask = "8000";
defparam \m4|Equal4~19 .operation_mode = "normal";
defparam \m4|Equal4~19 .output_mode = "comb_only";
defparam \m4|Equal4~19 .register_cascade_mode = "off";
defparam \m4|Equal4~19 .sum_lutc_input = "datac";
defparam \m4|Equal4~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N4
maxii_lcell \m4|Beep (
// Equation(s):
// \m4|Beep~regout  = DFFEAS(((\m4|Beep~regout  $ (\m4|Equal4~19_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m4|Beep~regout ),
	.datad(\m4|Equal4~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Beep~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Beep .lut_mask = "0ff0";
defparam \m4|Beep .operation_mode = "normal";
defparam \m4|Beep .output_mode = "reg_only";
defparam \m4|Beep .register_cascade_mode = "off";
defparam \m4|Beep .sum_lutc_input = "datac";
defparam \m4|Beep .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N3
maxii_lcell \m5|WideOr5~0 (
// Equation(s):
// \m5|WideOr5~0_combout  = (\m1|KeyState [5] & (!\m1|KeyState [1] & (!\m1|KeyState [3] & !\m1|KeyState [2]))) # (!\m1|KeyState [5] & ((\m1|KeyState [1] & (!\m1|KeyState [3] & !\m1|KeyState [2])) # (!\m1|KeyState [1] & (\m1|KeyState [3] $ (\m1|KeyState 
// [2])))))

	.clk(gnd),
	.dataa(\m1|KeyState [5]),
	.datab(\m1|KeyState [1]),
	.datac(\m1|KeyState [3]),
	.datad(\m1|KeyState [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr5~0 .lut_mask = "0116";
defparam \m5|WideOr5~0 .operation_mode = "normal";
defparam \m5|WideOr5~0 .output_mode = "comb_only";
defparam \m5|WideOr5~0 .register_cascade_mode = "off";
defparam \m5|WideOr5~0 .sum_lutc_input = "datac";
defparam \m5|WideOr5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N4
maxii_lcell \m5|WideOr5~1 (
// Equation(s):
// \m5|WideOr5~1_combout  = (\m1|KeyState [4] & (((!\m1|KeyState [5] & \m3|Equal2~11 )))) # (!\m1|KeyState [4] & (\m5|WideOr5~0_combout ))

	.clk(gnd),
	.dataa(\m5|WideOr5~0_combout ),
	.datab(\m1|KeyState [5]),
	.datac(\m3|Equal2~11 ),
	.datad(\m1|KeyState [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr5~1 .lut_mask = "30aa";
defparam \m5|WideOr5~1 .operation_mode = "normal";
defparam \m5|WideOr5~1 .output_mode = "comb_only";
defparam \m5|WideOr5~1 .register_cascade_mode = "off";
defparam \m5|WideOr5~1 .sum_lutc_input = "datac";
defparam \m5|WideOr5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxii_lcell \m5|WideOr5~2 (
// Equation(s):
// \m5|WideOr5~2_combout  = (\m5|WideOr5~1_combout  & (((\m3|Equal2~10 ))))

	.clk(gnd),
	.dataa(\m5|WideOr5~1_combout ),
	.datab(vcc),
	.datac(\m3|Equal2~10 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr5~2 .lut_mask = "a0a0";
defparam \m5|WideOr5~2 .operation_mode = "normal";
defparam \m5|WideOr5~2 .output_mode = "comb_only";
defparam \m5|WideOr5~2 .register_cascade_mode = "off";
defparam \m5|WideOr5~2 .sum_lutc_input = "datac";
defparam \m5|WideOr5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxii_lcell \m5|WideOr4~2 (
// Equation(s):
// \m5|WideOr4~2_combout  = (!\m1|KeyState [0] & ((\m1|KeyState [1] & (!\m1|KeyState [3] & !\m1|KeyState [2])) # (!\m1|KeyState [1] & (\m1|KeyState [3] $ (\m1|KeyState [2])))))

	.clk(gnd),
	.dataa(\m1|KeyState [1]),
	.datab(\m1|KeyState [3]),
	.datac(\m1|KeyState [0]),
	.datad(\m1|KeyState [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr4~2 .lut_mask = "0106";
defparam \m5|WideOr4~2 .operation_mode = "normal";
defparam \m5|WideOr4~2 .output_mode = "comb_only";
defparam \m5|WideOr4~2 .register_cascade_mode = "off";
defparam \m5|WideOr4~2 .sum_lutc_input = "datac";
defparam \m5|WideOr4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \m5|WideOr4~3 (
// Equation(s):
// \m5|WideOr4~3_combout  = (\m5|WideOr4~2_combout  & (\m3|Equal4~0  & ((\m1|Key_State_Next [6]) # (!\m1|Key_State [6]))))

	.clk(gnd),
	.dataa(\m1|Key_State [6]),
	.datab(\m5|WideOr4~2_combout ),
	.datac(\m1|Key_State_Next [6]),
	.datad(\m3|Equal4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr4~3 .lut_mask = "c400";
defparam \m5|WideOr4~3 .operation_mode = "normal";
defparam \m5|WideOr4~3 .output_mode = "comb_only";
defparam \m5|WideOr4~3 .register_cascade_mode = "off";
defparam \m5|WideOr4~3 .sum_lutc_input = "datac";
defparam \m5|WideOr4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N4
maxii_lcell \m5|SEG[2]~0 (
// Equation(s):
// \m5|SEG[2]~0_combout  = (!\m1|KeyState [2] & (!\m1|KeyState [0] & (\m1|KeyState [1] $ (\m1|KeyState [5]))))

	.clk(gnd),
	.dataa(\m1|KeyState [2]),
	.datab(\m1|KeyState [0]),
	.datac(\m1|KeyState [1]),
	.datad(\m1|KeyState [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|SEG[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|SEG[2]~0 .lut_mask = "0110";
defparam \m5|SEG[2]~0 .operation_mode = "normal";
defparam \m5|SEG[2]~0 .output_mode = "comb_only";
defparam \m5|SEG[2]~0 .register_cascade_mode = "off";
defparam \m5|SEG[2]~0 .sum_lutc_input = "datac";
defparam \m5|SEG[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N1
maxii_lcell \m5|SEG[2]~1 (
// Equation(s):
// \m5|SEG[2]~1_combout  = (!\m1|KeyState [4] & (!\m1|KeyState [6] & (!\m1|KeyState [3] & \m5|SEG[2]~0_combout )))

	.clk(gnd),
	.dataa(\m1|KeyState [4]),
	.datab(\m1|KeyState [6]),
	.datac(\m1|KeyState [3]),
	.datad(\m5|SEG[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|SEG[2]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|SEG[2]~1 .lut_mask = "0100";
defparam \m5|SEG[2]~1 .operation_mode = "normal";
defparam \m5|SEG[2]~1 .output_mode = "comb_only";
defparam \m5|SEG[2]~1 .register_cascade_mode = "off";
defparam \m5|SEG[2]~1 .sum_lutc_input = "datac";
defparam \m5|SEG[2]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N2
maxii_lcell \m5|WideOr3~2 (
// Equation(s):
// \m5|WideOr3~2_combout  = (\m1|KeyState [1] & (!\m1|KeyState [2] & (!\m1|KeyState [4] & !\m1|KeyState [5]))) # (!\m1|KeyState [1] & ((\m1|KeyState [2] & (!\m1|KeyState [4] & !\m1|KeyState [5])) # (!\m1|KeyState [2] & (\m1|KeyState [4] $ (\m1|KeyState 
// [5])))))

	.clk(gnd),
	.dataa(\m1|KeyState [1]),
	.datab(\m1|KeyState [2]),
	.datac(\m1|KeyState [4]),
	.datad(\m1|KeyState [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr3~2 .lut_mask = "0116";
defparam \m5|WideOr3~2 .operation_mode = "normal";
defparam \m5|WideOr3~2 .output_mode = "comb_only";
defparam \m5|WideOr3~2 .register_cascade_mode = "off";
defparam \m5|WideOr3~2 .sum_lutc_input = "datac";
defparam \m5|WideOr3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N9
maxii_lcell \m5|WideOr3~3 (
// Equation(s):
// \m5|WideOr3~3_combout  = (\m5|WideOr3~2_combout  & (\m3|Equal2~10  & ((\m1|Key_State_Next [3]) # (!\m1|Key_State [3]))))

	.clk(gnd),
	.dataa(\m1|Key_State_Next [3]),
	.datab(\m5|WideOr3~2_combout ),
	.datac(\m3|Equal2~10 ),
	.datad(\m1|Key_State [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr3~3 .lut_mask = "80c0";
defparam \m5|WideOr3~3 .operation_mode = "normal";
defparam \m5|WideOr3~3 .output_mode = "comb_only";
defparam \m5|WideOr3~3 .register_cascade_mode = "off";
defparam \m5|WideOr3~3 .sum_lutc_input = "datac";
defparam \m5|WideOr3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \m5|WideOr2~3 (
// Equation(s):
// \m5|WideOr2~3_combout  = (\m1|KeyState [6] & (!\m1|KeyState [4] & ((\m4|f[3]~14_combout )))) # (!\m1|KeyState [6] & ((\m1|KeyState [4] & ((\m4|f[3]~14_combout ))) # (!\m1|KeyState [4] & (\m5|WideOr2~2_combout ))))

	.clk(gnd),
	.dataa(\m1|KeyState [6]),
	.datab(\m1|KeyState [4]),
	.datac(\m5|WideOr2~2_combout ),
	.datad(\m4|f[3]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr2~3 .lut_mask = "7610";
defparam \m5|WideOr2~3 .operation_mode = "normal";
defparam \m5|WideOr2~3 .output_mode = "comb_only";
defparam \m5|WideOr2~3 .register_cascade_mode = "off";
defparam \m5|WideOr2~3 .sum_lutc_input = "datac";
defparam \m5|WideOr2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \m5|WideOr2~4 (
// Equation(s):
// \m5|WideOr2~4_combout  = ((\m5|WideOr2~3_combout  & ((\m1|Key_State_Next [5]) # (!\m1|Key_State [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Key_State_Next [5]),
	.datac(\m1|Key_State [5]),
	.datad(\m5|WideOr2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr2~4 .lut_mask = "cf00";
defparam \m5|WideOr2~4 .operation_mode = "normal";
defparam \m5|WideOr2~4 .output_mode = "comb_only";
defparam \m5|WideOr2~4 .register_cascade_mode = "off";
defparam \m5|WideOr2~4 .sum_lutc_input = "datac";
defparam \m5|WideOr2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N3
maxii_lcell \m5|WideOr0~4 (
// Equation(s):
// \m5|WideOr0~4_combout  = (\m1|KeyState [2] & (!\m1|KeyState [0] & (!\m1|KeyState [1] & !\m1|KeyState [5]))) # (!\m1|KeyState [2] & ((\m1|KeyState [0] & (!\m1|KeyState [1] & !\m1|KeyState [5])) # (!\m1|KeyState [0] & (\m1|KeyState [1] $ (\m1|KeyState 
// [5])))))

	.clk(gnd),
	.dataa(\m1|KeyState [2]),
	.datab(\m1|KeyState [0]),
	.datac(\m1|KeyState [1]),
	.datad(\m1|KeyState [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr0~4 .lut_mask = "0116";
defparam \m5|WideOr0~4 .operation_mode = "normal";
defparam \m5|WideOr0~4 .output_mode = "comb_only";
defparam \m5|WideOr0~4 .register_cascade_mode = "off";
defparam \m5|WideOr0~4 .sum_lutc_input = "datac";
defparam \m5|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxii_lcell \m5|WideOr0~5 (
// Equation(s):
// \m5|WideOr0~5_combout  = (\m1|KeyState [4] & (((!\m1|KeyState [0] & \m4|f[8]~31_combout )))) # (!\m1|KeyState [4] & (\m5|WideOr0~4_combout ))

	.clk(gnd),
	.dataa(\m5|WideOr0~4_combout ),
	.datab(\m1|KeyState [0]),
	.datac(\m1|KeyState [4]),
	.datad(\m4|f[8]~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr0~5 .lut_mask = "3a0a";
defparam \m5|WideOr0~5 .operation_mode = "normal";
defparam \m5|WideOr0~5 .output_mode = "comb_only";
defparam \m5|WideOr0~5 .register_cascade_mode = "off";
defparam \m5|WideOr0~5 .sum_lutc_input = "datac";
defparam \m5|WideOr0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N5
maxii_lcell \m5|WideOr0~6 (
// Equation(s):
// \m5|WideOr0~6_combout  = (!\m1|KeyState [6] & (\m5|WideOr0~5_combout  & ((\m1|Key_State_Next [3]) # (!\m1|Key_State [3]))))

	.clk(gnd),
	.dataa(\m1|Key_State_Next [3]),
	.datab(\m1|KeyState [6]),
	.datac(\m5|WideOr0~5_combout ),
	.datad(\m1|Key_State [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr0~6 .lut_mask = "2030";
defparam \m5|WideOr0~6 .operation_mode = "normal";
defparam \m5|WideOr0~6 .output_mode = "comb_only";
defparam \m5|WideOr0~6 .register_cascade_mode = "off";
defparam \m5|WideOr0~6 .sum_lutc_input = "datac";
defparam \m5|WideOr0~6 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[0]~I (
	.datain(\m3|ROW [0]),
	.oe(vcc),
	.combout(),
	.padio(ROW[0]));
// synopsys translate_off
defparam \ROW[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[1]~I (
	.datain(\m3|ROW [1]),
	.oe(vcc),
	.combout(),
	.padio(ROW[1]));
// synopsys translate_off
defparam \ROW[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[2]~I (
	.datain(\m3|ROW [2]),
	.oe(vcc),
	.combout(),
	.padio(ROW[2]));
// synopsys translate_off
defparam \ROW[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[3]~I (
	.datain(\m3|ROW [3]),
	.oe(vcc),
	.combout(),
	.padio(ROW[3]));
// synopsys translate_off
defparam \ROW[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[4]~I (
	.datain(\m3|ROW [4]),
	.oe(vcc),
	.combout(),
	.padio(ROW[4]));
// synopsys translate_off
defparam \ROW[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[5]~I (
	.datain(\m3|ROW [5]),
	.oe(vcc),
	.combout(),
	.padio(ROW[5]));
// synopsys translate_off
defparam \ROW[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[6]~I (
	.datain(\m3|ROW [6]),
	.oe(vcc),
	.combout(),
	.padio(ROW[6]));
// synopsys translate_off
defparam \ROW[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[7]~I (
	.datain(\m3|ROW [7]),
	.oe(vcc),
	.combout(),
	.padio(ROW[7]));
// synopsys translate_off
defparam \ROW[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[0]~I (
	.datain(\m3|COL_RED [0]),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[0]));
// synopsys translate_off
defparam \COL_RED[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[1]~I (
	.datain(\m3|COL_RED [1]),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[1]));
// synopsys translate_off
defparam \COL_RED[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[2]~I (
	.datain(\m3|COL_RED [2]),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[2]));
// synopsys translate_off
defparam \COL_RED[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[3]~I (
	.datain(\m3|COL_RED [3]),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[3]));
// synopsys translate_off
defparam \COL_RED[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[4]~I (
	.datain(\m3|COL_RED [4]),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[4]));
// synopsys translate_off
defparam \COL_RED[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[5]~I (
	.datain(\m3|COL_RED [5]),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[5]));
// synopsys translate_off
defparam \COL_RED[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[6]~I (
	.datain(\m3|COL_RED [6]),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[6]));
// synopsys translate_off
defparam \COL_RED[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[7]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[7]));
// synopsys translate_off
defparam \COL_RED[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[0]~I (
	.datain(\m3|COL_GREEN [0]),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[0]));
// synopsys translate_off
defparam \COL_GREEN[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[1]~I (
	.datain(\m3|COL_GREEN [1]),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[1]));
// synopsys translate_off
defparam \COL_GREEN[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[2]~I (
	.datain(\m3|COL_GREEN [2]),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[2]));
// synopsys translate_off
defparam \COL_GREEN[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[3]~I (
	.datain(\m3|COL_GREEN [3]),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[3]));
// synopsys translate_off
defparam \COL_GREEN[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[4]~I (
	.datain(\m3|COL_GREEN [4]),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[4]));
// synopsys translate_off
defparam \COL_GREEN[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[5]~I (
	.datain(\m3|COL_GREEN [5]),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[5]));
// synopsys translate_off
defparam \COL_GREEN[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[6]~I (
	.datain(\m3|COL_GREEN [6]),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[6]));
// synopsys translate_off
defparam \COL_GREEN[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[7]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[7]));
// synopsys translate_off
defparam \COL_GREEN[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Beep~I (
	.datain(\m4|Beep~regout ),
	.oe(vcc),
	.combout(),
	.padio(Beep));
// synopsys translate_off
defparam \Beep~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG[0]~I (
	.datain(\m5|WideOr5~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(SEG[0]));
// synopsys translate_off
defparam \SEG[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG[1]~I (
	.datain(\m5|WideOr4~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(SEG[1]));
// synopsys translate_off
defparam \SEG[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG[2]~I (
	.datain(\m5|SEG[2]~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(SEG[2]));
// synopsys translate_off
defparam \SEG[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG[3]~I (
	.datain(\m5|WideOr3~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(SEG[3]));
// synopsys translate_off
defparam \SEG[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG[4]~I (
	.datain(\m5|WideOr2~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(SEG[4]));
// synopsys translate_off
defparam \SEG[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG[5]~I (
	.datain(\m5|WideOr1~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(SEG[5]));
// synopsys translate_off
defparam \SEG[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG[6]~I (
	.datain(\m5|WideOr0~6_combout ),
	.oe(vcc),
	.combout(),
	.padio(SEG[6]));
// synopsys translate_off
defparam \SEG[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[0]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[0]));
// synopsys translate_off
defparam \SEG_Neg[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[1]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[1]));
// synopsys translate_off
defparam \SEG_Neg[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[2]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[2]));
// synopsys translate_off
defparam \SEG_Neg[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[3]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[3]));
// synopsys translate_off
defparam \SEG_Neg[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[4]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[4]));
// synopsys translate_off
defparam \SEG_Neg[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[5]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[5]));
// synopsys translate_off
defparam \SEG_Neg[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[6]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[6]));
// synopsys translate_off
defparam \SEG_Neg[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[7]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[7]));
// synopsys translate_off
defparam \SEG_Neg[7]~I .operation_mode = "output";
// synopsys translate_on

endmodule
