root@ing-wyze-cam3-a000 ~# dmesg 
[   26.749457] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7204 ***
[   26.749463] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b63a0 ***
[   26.749469] tx_isp_module_init: Module initialized for isp-w01
[   26.749475] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   26.749483] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5ca8, sd=85ffac00, ourISPdev=8056c000 ***
[   26.749491] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=8056c000 ***
[   26.749497] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   26.749501] *** DEBUG: About to check device name matches ***
[   26.749507] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   26.749513] *** LINKED VIN device: 85ffac00 ***
[   26.749520] *** VIN SUBDEV OPS CONFIGURED: core=c06b7224, video=c06b7218, s_stream=c068e424 ***
[   26.749527] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   26.749533] *** VIN PROBE: Set dev_priv to vin_dev 85ffac00 AFTER subdev_init ***
[   26.749539] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   26.749559] *** Platform device 2 (isp-w01) registered successfully ***
[   26.749565] *** Registering platform device 3 from platform data ***
[   26.752122] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   26.752138] *** tx_isp_subdev_init: pdev=c06b5b68, sd=85ffa400, ops=c06b6454 ***
[   26.752144] *** tx_isp_subdev_init: ourISPdev=8056c000 ***
[   26.752151] *** tx_isp_subdev_init: ops=c06b6454, ops->core=c06bd2dc ***
[   26.752157] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   26.752163] *** tx_isp_subdev_init: Set sd->dev=c06b5b78, sd->pdev=c06b5b68 ***
[   26.752170] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b6454 ***
[   26.752177] *** tx_isp_subdev_init: ops->sensor=c06bd2d0, csi_subdev_ops=c06b63a0 ***
[   26.752183] tx_isp_module_init: Module initialized for isp-fs
[   26.752189] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   26.752195] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   26.752202] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   26.752208] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   26.752215] *** FS PROBE: Set dev_priv to fs_dev 85ffa400 AFTER subdev_init ***
[   26.752221] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   26.752240] *** Platform device 3 (isp-fs) registered successfully ***
[   26.752247] *** Registering platform device 4 from platform data ***
[   26.754717] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   26.754731] *** tx_isp_create_core_device: Creating ISP core device ***
[   26.754740] *** tx_isp_create_core_device: Core device created successfully: 85f92800 ***
[   26.754746] *** CORE PROBE: Set dev_priv to core_dev 85f92800 ***
[   26.754753] *** CORE PROBE: Set host_priv to core_dev 85f92800 - PREVENTS BadVA CRASH ***
[   26.754759] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   26.754767] *** tx_isp_subdev_init: pdev=c06b5a30, sd=85f92800, ops=c06b6158 ***
[   26.754773] *** tx_isp_subdev_init: ourISPdev=8056c000 ***
[   26.754779] *** tx_isp_subdev_init: ops=c06b6158, ops->core=c06b6184 ***
[   26.754785] *** tx_isp_subdev_init: ops->core->init=c067e91c ***
[   26.754792] *** tx_isp_subdev_init: Set sd->dev=c06b5a40, sd->pdev=c06b5a30 ***
[   26.754799] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   26.754805] tx_isp_module_init: Module initialized for isp-m0
[   26.754810] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   26.754818] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   26.754825] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   26.754835] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674948, thread=c0667584, flags=0x80, name=isp-m0, dev_id=8056c000) ***
[   26.754843] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674948, thread=c0667584 ***
[   26.757093] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   26.757104] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   26.757111] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   26.757119] tx_isp_subdev_init: platform_get_resource returned c06b5b30 for device isp-m0
[   26.757127] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   26.757138] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   26.757145] isp_subdev_init_clks: Using platform data clock arrays: c06b5b18
[   26.757151] isp_subdev_init_clks: Using platform data clock configs
[   26.757159] Platform data clock[0]: name=cgu_isp, rate=100000000
[   26.757167] Clock cgu_isp: set rate 100000000 Hz, result=0
[   26.757174] Clock cgu_isp enabled successfully
[   26.757180] Platform data clock[1]: name=isp, rate=65535
[   26.757187] Clock isp enabled successfully
[   26.757193] Platform data clock[2]: name=csi, rate=65535
[   26.757201] Clock csi enabled successfully
[   26.779190] CPM clock gates configured
[   26.779204] isp_subdev_init_clks: Successfully initialized 3 clocks
[   26.779213] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5a30, sd=85f92800, ourISPdev=8056c000 ***
[   26.779222] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=8056c000 ***
[   26.779227] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   26.779233] *** DEBUG: About to check device name matches ***
[   26.779239] *** DEBUG: CORE device name matched! Setting up Core device ***
[   26.779245] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   26.779253] *** tx_isp_link_core_device: Linking core device 85f92800 to ISP device 8056c000 ***
[   26.779259] *** tx_isp_link_core_device: Core device linked successfully ***
[   26.779265] *** Core subdev already registered at slot 3: 85f92800 ***
[   26.779271] *** LINKED CORE device: 85f92800 ***
[   26.779275] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   26.779281] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   26.779287] *** tx_isp_core_device_init: Initializing core device: 85f92800 ***
[   26.779300] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   26.779305] *** tx_isp_core_device_init: Core device initialized successfully ***
[   26.779311] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   26.779318] *** tx_isp_link_core_device: Linking core device 85f92800 to ISP device 8056c000 ***
[   26.779323] *** tx_isp_link_core_device: Core device linked successfully ***
[   26.779330] *** Core subdev already registered at slot 3: 85f92800 ***
[   26.779343] *** tx_isp_core_probe: Assigned frame_channels=85f92c00 to core_dev ***
[   26.779349] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   26.779355] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   26.779360] *** tx_isp_core_probe: Calling sensor_early_init ***
[   26.779365] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   26.779371] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   26.779377] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   26.779383] ispcore_slake_module: VIC device=85f92400, state=1ispcore_slake_module: Processing subdevices
[   26.779392] *** DEBUG: isp_dev=8056c000, isp_dev->subdevs=8056f274 ***<6>[   26.779400] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   26.779407] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   26.779413] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   26.779418] ispcore_slake_module: CSI slake success
[   26.779422] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   26.779429] *** tx_isp_vic_slake_subdev: ENTRY - sd=85f92400 ***
[   26.779435] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85f92400, current state=1 ***
[   26.779442] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   26.779447] ispcore_slake_module: VIC slake success
[   26.779452] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   26.779457] ispcore_slake_module: Managing ISP clocks
[   26.779461] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   26.779469] ispcore_slake_module: Complete, result=0<6>[   26.779474] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   26.779479] *** tx_isp_core_probe: Core device setup complete ***
[   26.779485] ***   - Core device: 85f92800 ***
[   26.779490] ***   - Channel count: 6 ***
[   26.779496] ***   - Linked to ISP device: 8056c000 ***
[   26.779501] *** tx_isp_core_probe: Initializing core tuning system ***
[   26.779507] isp_core_tuning_init: Initializing tuning data structure
[   26.779518] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   26.779524] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   26.779529] *** SAFE: mode_flag properly initialized using struct member access ***
[   26.779534] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   26.779539] *** tx_isp_core_probe: Set platform driver data ***
[   26.779545] *** tx_isp_core_probe: Set global core device reference ***
[   26.779550] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   26.779555] ***   - Core device: 85f92800 ***
[   26.779561] ***   - Tuning device: 84bf6000 ***
[   26.779566] *** tx_isp_core_probe: Creating frame channel devices ***
[   26.779571] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   26.789363] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   26.791987] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   26.794527] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   26.797057] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   26.797068] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   26.797073] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   26.797079] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   26.797085] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   26.797093] tisp_code_create_tuning_node: Allocated dynamic major 251
[   26.810527] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   26.810539] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   26.810545] *** tx_isp_core_probe: Core probe completed successfully ***
[   26.810565] *** Platform device 4 (isp-m0) registered successfully ***
[   26.810571] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   26.810593] *** Created /proc/jz/isp directory ***
[   26.810601] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   26.810610] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   26.810617] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   26.810623] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683c6c ***
[   26.810631] *** PROC ENTRY FIX: Using ISP device 8056c000 instead of VIC device 85f92400 for isp-w02 ***
[   26.810639] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   26.810646] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   26.810655] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   26.810664] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   26.810673] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   26.810679] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   26.810684] *** Misc device registration handled via main tx-isp device ***
[   26.810689] *** Misc device registration handled via main tx-isp device ***
[   26.810695] *** Misc device registration handled via main tx-isp device ***
[   26.810699] *** Misc device registration handled via main tx-isp device ***
[   26.810705] *** Misc device registration handled via main tx-isp device ***
[   26.810710] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   26.810719] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   26.810727] *** Frame channel 1 initialized: 640x360, state=2 ***
[   26.810732] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   26.810739] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f92400 ***
[   26.810744] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   26.810749] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   26.810755] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   26.810761] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   26.810767] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   26.810772] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   26.810778] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   26.810783] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   26.810789] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   26.810794] *** PROBE: Binary Ninja reference implementation complete ***
[   26.813864] *** tx_isp_init: Platform device and driver registered successfully ***
[   26.824957] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   26.827879] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   26.827889] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.827899] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   26.829266] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   26.831170] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[   26.831213] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[   26.831222] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[   27.801410] === gc2053 SENSOR MODULE INIT ===
[   27.803881] gc2053 I2C driver registered, waiting for device creation by ISP
[   30.115936] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[   30.115950] === ISP Subdevice Array Status ===
[   30.115959]   [0]: isp-w00 (sd=85f92000)
[   30.115966]   [1]: isp-w02 (sd=85f92400)
[   30.115972]   [2]: isp-w01 (sd=85ffac00)
[   30.115979]   [3]: isp-m0 (sd=85f92800)
[   30.115984]   [4]: (empty)
[   30.115989]   [5]: (empty)
[   30.115994]   [6]: (empty)
[   30.115999]   [7]: (empty)
[   30.116004]   [8]: (empty)
[   30.116009]   [9]: (empty)
[   30.116014]   [10]: (empty)
[   30.116019]   [11]: (empty)
[   30.116024]   [12]: (empty)
[   30.116028]   [13]: (empty)
[   30.116034]   [14]: (empty)
[   30.116038]   [15]: (empty)
[   30.116043] === End Subdevice Array ===
[   30.116050] *** tx_isp_open: Found core subdev 85f92800, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[   30.116057] *** DEBUG: core_sd->dev_priv=85f92800, core_sd->host_priv=85f92800 ***
[   30.116064] *** DEBUG: core_sd->pdev=c06b5a30, core_sd->ops=c06b6158 ***
[   30.116070] *** ispcore_core_ops_init: ENTRY - sd=85f92800, on=1 ***
[   30.116078] *** ispcore_core_ops_init: sd->dev_priv=85f92800, sd->host_priv=85f92800 ***
[   30.116084] *** ispcore_core_ops_init: sd->pdev=c06b5a30, sd->ops=c06b6158 ***
[   30.116090] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   30.116096] *** ispcore_core_ops_init: ISP device=8056c000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   30.116104] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.116110] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   30.116116] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[   30.116120] *** ispcore_core_ops_init: s0 (core_dev) = 85f92800 from sd->host_priv ***
[   30.116128] ispcore_core_ops_init: core_dev=85f92800, vic_dev=85f92400, vic_state=1
[   30.116132] ispcore_core_ops_init: Complete, result=0<6>[   30.116138] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[   30.116144] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[   30.116485] ISP IOCTL: cmd=0x805056c1 arg=0x77953d60
[   30.116500] subdev_sensor_ops_ioctl: cmd=0x2000000
[   30.116505] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   30.116511] *** Creating I2C sensor device on adapter 0 ***
[   30.116519] *** Creating I2C device: gc2053 at 0x37 ***
[   30.116525] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   30.116533] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   30.116538] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   30.121905] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   30.125048] === GC2053 SENSOR PROBE START ===
[   30.125064] sensor_probe: client=855c1e00, addr=0x37, adapter=84074c10 (i2c0)
[   30.125070] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   30.125076] Requesting reset GPIO 18
[   30.125084] GPIO reset sequence: HIGH -> LOW -> HIGH
[   30.349172] GPIO reset sequence completed successfully
[   30.349184] === GPIO INITIALIZATION COMPLETE ===
[   30.349194] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   30.349209] sensor_probe: data_interface=1, sensor_max_fps=30
[   30.349215] sensor_probe: MIPI 30fps
[   30.349222] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   30.349230] *** tx_isp_subdev_init: pdev=c06e0168, sd=81133400, ops=c06e0248 ***
[   30.349236] *** tx_isp_subdev_init: ourISPdev=8056c000 ***
[   30.349242] *** tx_isp_subdev_init: ops=c06e0248, ops->core=c06e0274 ***
[   30.349248] *** tx_isp_subdev_init: ops->core->init=c06dd6bc ***
[   30.349255] *** tx_isp_subdev_init: Set sd->dev=c06e0178, sd->pdev=c06e0168 ***
[   30.349262] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e0248, ops->sensor=c06e025c ***
[   30.349268] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   30.349275] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=81133400 ***
[   30.349282] *** tx_isp_subdev_init: SENSOR ops=c06e0248, ops->sensor=c06e025c ***
[   30.349287] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   30.349294] tx_isp_module_init: Module initialized for (null)
[   30.349299] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   30.349308] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e0168, sd=81133400, ourISPdev=8056c000 ***
[   30.349314] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=8056c000 ***
[   30.349320] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   30.349326] *** DEBUG: About to check device name matches ***
[   30.349332] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   30.349339] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   30.349346] *** SENSOR subdev: 81133400, ops: c06e0248 ***
[   30.349351] *** SENSOR ops->sensor: c06e025c ***
[   30.349356] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   30.349362] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   30.349436] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   30.349444] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   30.349451] sensor_probe: I2C client association complete
[   30.349459]   sd=81133400, client=855c1e00, addr=0x37, adapter=i2c0
[   30.349464] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   30.349473] sensor_read: reg=0xf0, client=855c1e00, adapter=i2c0, addr=0x37
[   30.349970] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   30.349978] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   30.349984] *** SUCCESS: I2C communication working after GPIO reset! ***
[   30.349992] sensor_read: reg=0xf1, client=855c1e00, adapter=i2c0, addr=0x37
[   30.350478] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   30.350485] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   30.350490] === I2C COMMUNICATION TEST COMPLETE ===
[   30.350498] Registering gc2053 with ISP framework (sd=81133400, sensor=81133400)
[   30.350503] gc2053 registered with ISP framework successfully
[   30.350524] *** MIPS-SAFE: I2C device created successfully at 0x855c1e00 ***
[   30.350531] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   30.350537] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   30.350544] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   30.350551] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   30.350586] ISP IOCTL: cmd=0xc050561a arg=0x7f953618
[   30.350593] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   30.350600] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   30.350608] ISP IOCTL: cmd=0xc050561a arg=0x7f953618
[   30.350613] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   30.350619] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   30.350627] ISP IOCTL: cmd=0xc0045627 arg=0x7f953670
[   30.350637] ISP IOCTL: cmd=0x800856d5 arg=0x7f953668
[   30.350642] TX_ISP_GET_BUF: IOCTL handler called
[   30.350649] TX_ISP_GET_BUF: core_dev=85f92800, isp_dev=8056c000
[   30.350656] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   30.350662] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   30.429686] ISP IOCTL: cmd=0x800856d4 arg=0x7f953668
[   30.429700] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   30.429926] ISP IOCTL: cmd=0x40045626 arg=0x7f953680
[   30.429938] subdev_sensor_ops_ioctl: cmd=0x2000003
[   30.429944] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   30.429951] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   30.429957] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   30.429966] ISP IOCTL: cmd=0x80045612 arg=0x0
[   30.429973] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   30.429979] === ISP Subdevice Array Status ===
[   30.429987]   [0]: isp-w00 (sd=85f92000)
[   30.429994]   [1]: isp-w02 (sd=85f92400)
[   30.430000]   [2]: isp-w01 (sd=85ffac00)
[   30.430007]   [3]: isp-m0 (sd=85f92800)
[   30.430014]   [4]: gc2053 (sd=81133400)
[   30.430020]   [5]: gc2053 (sd=81133400)
[   30.430025]   [6]: (empty)
[   30.430030]   [7]: (empty)
[   30.430034]   [8]: (empty)
[   30.430040]   [9]: (empty)
[   30.430044]   [10]: (empty)
[   30.430050]   [11]: (empty)
[   30.430054]   [12]: (empty)
[   30.430060]   [13]: (empty)
[   30.430064]   [14]: (empty)
[   30.430070]   [15]: (empty)
[   30.430074] === End Subdevice Array ===
[   30.430080] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   30.430085] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   30.430091] *** ispcore_activate_module: Fixed for our struct layouts ***
[   30.430096] *** VIC device in state 1, proceeding with activation ***
[   30.430103] *** CLOCK CONFIGURATION SECTION: clk_array=82075e00, clk_count=2 ***
[   30.430111] Clock 0 set to 100000000 Hz
[   30.430116] Clock 0 enabled
[   30.430123] Clock 1 set to 100000000 Hz
[   30.430128] Clock 1 enabled
[   30.430132] *** SUBDEVICE VALIDATION SECTION ***
[   30.430138] VIC device state set to 2 (activated)
[   30.430142] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   30.430148] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   30.430153] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   30.430158] *** SUBDEVICE INITIALIZATION LOOP ***
[   30.430164] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   30.430170] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   30.430178] *** SENSOR_INIT: gc2053 enable=1 ***
[   30.430186] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   30.430192] *** CALLING SENSOR_WRITE_ARRAY WITH c06e0e20 (should be 137 registers) ***
[   30.430202] sensor_write: reg=0xfe val=0x80, client=855c1e00, adapter=i2c0, addr=0x37
[   30.430526] sensor_write: reg=0xfe val=0x80 SUCCESS
[   30.430534] sensor_write_array: reg[1] 0xfe=0x80 OK
[   30.430542] sensor_write: reg=0xfe val=0x80, client=855c1e00, adapter=i2c0, addr=0x37
[   30.430862] sensor_write: reg=0xfe val=0x80 SUCCESS
[   30.430869] sensor_write_array: reg[2] 0xfe=0x80 OK
[   30.430878] sensor_write: reg=0xfe val=0x80, client=855c1e00, adapter=i2c0, addr=0x37
[   30.431191] sensor_write: reg=0xfe val=0x80 SUCCESS
[   30.431198] sensor_write_array: reg[3] 0xfe=0x80 OK
[   30.431206] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   30.431520] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.431526] sensor_write_array: reg[4] 0xfe=0x00 OK
[   30.431534] sensor_write: reg=0xf2 val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   30.431848] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   30.431854] sensor_write_array: reg[5] 0xf2=0x00 OK
[   30.431863] sensor_write: reg=0xf3 val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   30.432176] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   30.432182] sensor_write_array: reg[6] 0xf3=0x00 OK
[   30.432191] sensor_write: reg=0xf4 val=0x36, client=855c1e00, adapter=i2c0, addr=0x37
[   30.432504] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   30.432510] sensor_write_array: reg[7] 0xf4=0x36 OK
[   30.432519] sensor_write: reg=0xf5 val=0xc0, client=855c1e00, adapter=i2c0, addr=0x37
[   30.438248] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   30.438260] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   30.438271] sensor_write: reg=0xf6 val=0x44, client=855c1e00, adapter=i2c0, addr=0x37
[   30.438590] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   30.438598] sensor_write_array: reg[9] 0xf6=0x44 OK
[   30.438606] sensor_write: reg=0xf7 val=0x01, client=855c1e00, adapter=i2c0, addr=0x37
[   30.438924] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   30.438931] sensor_write_array: reg[10] 0xf7=0x01 OK
[   30.438940] sensor_write: reg=0xf8 val=0x68, client=855c1e00, adapter=i2c0, addr=0x37
[   30.439279] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   30.439289] sensor_write: reg=0xf9 val=0x40, client=855c1e00, adapter=i2c0, addr=0x37
[   30.439604] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   30.439614] sensor_write: reg=0xfc val=0x8e, client=855c1e00, adapter=i2c0, addr=0x37
[   30.439928] sensor_write: reg=0xfc val=0x8e SUCCESS
[   30.439936] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   30.440249] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.440258] sensor_write: reg=0x87 val=0x18, client=855c1e00, adapter=i2c0, addr=0x37
[   30.440571] sensor_write: reg=0x87 val=0x18 SUCCESS
[   30.440580] sensor_write: reg=0xee val=0x30, client=855c1e00, adapter=i2c0, addr=0x37
[   30.440892] sensor_write: reg=0xee val=0x30 SUCCESS
[   30.440901] sensor_write: reg=0xd0 val=0xb7, client=855c1e00, adapter=i2c0, addr=0x37
[   30.441214] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   30.441222] sensor_write: reg=0x03 val=0x04, client=855c1e00, adapter=i2c0, addr=0x37
[   30.441535] sensor_write: reg=0x03 val=0x04 SUCCESS
[   30.441544] sensor_write: reg=0x04 val=0x60, client=855c1e00, adapter=i2c0, addr=0x37
[   30.441856] sensor_write: reg=0x04 val=0x60 SUCCESS
[   30.441865] sensor_write: reg=0x05 val=0x04, client=855c1e00, adapter=i2c0, addr=0x37
[   30.442178] sensor_write: reg=0x05 val=0x04 SUCCESS
[   30.442186] sensor_write: reg=0x06 val=0x4c, client=855c1e00, adapter=i2c0, addr=0x37
[   30.442499] sensor_write: reg=0x06 val=0x4c SUCCESS
[   30.442507] sensor_write: reg=0x07 val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   30.442820] sensor_write: reg=0x07 val=0x00 SUCCESS
[   30.442828] sensor_write: reg=0x08 val=0x11, client=855c1e00, adapter=i2c0, addr=0x37
[   30.443141] sensor_write: reg=0x08 val=0x11 SUCCESS
[   30.443149] sensor_write: reg=0x09 val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   30.448350] sensor_write: reg=0x09 val=0x00 SUCCESS
[   30.448365] sensor_write: reg=0x0a val=0x02, client=855c1e00, adapter=i2c0, addr=0x37
[   30.448683] sensor_write: reg=0x0a val=0x02 SUCCESS
[   30.448692] sensor_write: reg=0x0b val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   30.449010] sensor_write: reg=0x0b val=0x00 SUCCESS
[   30.449019] sensor_write: reg=0x0c val=0x02, client=855c1e00, adapter=i2c0, addr=0x37
[   30.449322] sensor_write: reg=0x0c val=0x02 SUCCESS
[   30.449332] sensor_write: reg=0x0d val=0x04, client=855c1e00, adapter=i2c0, addr=0x37
[   30.449645] sensor_write: reg=0x0d val=0x04 SUCCESS
[   30.449654] sensor_write: reg=0x0e val=0x40, client=855c1e00, adapter=i2c0, addr=0x37
[   30.449965] sensor_write: reg=0x0e val=0x40 SUCCESS
[   30.449974] sensor_write: reg=0x12 val=0xe2, client=855c1e00, adapter=i2c0, addr=0x37
[   30.450288] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   30.450296] sensor_write: reg=0x13 val=0x16, client=855c1e00, adapter=i2c0, addr=0x37
[   30.450610] sensor_write: reg=0x13 val=0x16 SUCCESS
[   30.450618] sensor_write: reg=0x19 val=0x0a, client=855c1e00, adapter=i2c0, addr=0x37
[   30.450931] sensor_write: reg=0x19 val=0x0a SUCCESS
[   30.450940] sensor_write: reg=0x21 val=0x1c, client=855c1e00, adapter=i2c0, addr=0x37
[   30.451252] sensor_write: reg=0x21 val=0x1c SUCCESS
[   30.451260] sensor_write: reg=0x28 val=0x0a, client=855c1e00, adapter=i2c0, addr=0x37
[   30.451574] sensor_write: reg=0x28 val=0x0a SUCCESS
[   30.451582] sensor_write: reg=0x29 val=0x24, client=855c1e00, adapter=i2c0, addr=0x37
[   30.451895] sensor_write: reg=0x29 val=0x24 SUCCESS
[   30.451903] sensor_write: reg=0x2b val=0x04, client=855c1e00, adapter=i2c0, addr=0x37
[   30.452216] sensor_write: reg=0x2b val=0x04 SUCCESS
[   30.452224] sensor_write: reg=0x32 val=0xf8, client=855c1e00, adapter=i2c0, addr=0x37
[   30.458468] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   30.458483] sensor_write: reg=0x37 val=0x03, client=855c1e00, adapter=i2c0, addr=0x37
[   30.458800] sensor_write: reg=0x37 val=0x03 SUCCESS
[   30.458810] sensor_write: reg=0x39 val=0x15, client=855c1e00, adapter=i2c0, addr=0x37
[   30.459127] sensor_write: reg=0x39 val=0x15 SUCCESS
[   30.459179] sensor_write: reg=0x43 val=0x07, client=855c1e00, adapter=i2c0, addr=0x37
[   30.459494] sensor_write: reg=0x43 val=0x07 SUCCESS
[   30.459504] sensor_write: reg=0x44 val=0x40, client=855c1e00, adapter=i2c0, addr=0x37
[   30.459819] sensor_write: reg=0x44 val=0x40 SUCCESS
[   30.459828] sensor_write: reg=0x46 val=0x0b, client=855c1e00, adapter=i2c0, addr=0x37
[   30.460141] sensor_write: reg=0x46 val=0x0b SUCCESS
[   30.460150] sensor_write: reg=0x4b val=0x20, client=855c1e00, adapter=i2c0, addr=0x37
[   30.460463] sensor_write: reg=0x4b val=0x20 SUCCESS
[   30.460472] sensor_write: reg=0x4e val=0x08, client=855c1e00, adapter=i2c0, addr=0x37
[   30.460784] sensor_write: reg=0x4e val=0x08 SUCCESS
[   30.460793] sensor_write: reg=0x55 val=0x20, client=855c1e00, adapter=i2c0, addr=0x37
[   30.461110] sensor_write: reg=0x55 val=0x20 SUCCESS
[   30.461118] sensor_write: reg=0x66 val=0x05, client=855c1e00, adapter=i2c0, addr=0x37
[   30.461432] sensor_write: reg=0x66 val=0x05 SUCCESS
[   30.461440] sensor_write: reg=0x67 val=0x05, client=855c1e00, adapter=i2c0, addr=0x37
[   30.461754] sensor_write: reg=0x67 val=0x05 SUCCESS
[   30.461762] sensor_write: reg=0x77 val=0x01, client=855c1e00, adapter=i2c0, addr=0x37
[   30.462074] sensor_write: reg=0x77 val=0x01 SUCCESS
[   30.462083] sensor_write: reg=0x78 val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   30.462396] sensor_write: reg=0x78 val=0x00 SUCCESS
[   30.462404] sensor_write: reg=0x7c val=0x93, client=855c1e00, adapter=i2c0, addr=0x37
[   30.462717] sensor_write: reg=0x7c val=0x93 SUCCESS
[   30.462724] sensor_write_array: reg[50] 0x7c=0x93 OK
[   30.462733] sensor_write: reg=0x8c val=0x12, client=855c1e00, adapter=i2c0, addr=0x37
[   30.463046] sensor_write: reg=0x8c val=0x12 SUCCESS
[   30.463054] sensor_write: reg=0x8d val=0x92, client=855c1e00, adapter=i2c0, addr=0x37
[   30.463368] sensor_write: reg=0x8d val=0x92 SUCCESS
[   30.463376] sensor_write: reg=0x90 val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   30.463688] sensor_write: reg=0x90 val=0x00 SUCCESS
[   30.463697] sensor_write: reg=0x41 val=0x04, client=855c1e00, adapter=i2c0, addr=0x37
[   30.464010] sensor_write: reg=0x41 val=0x04 SUCCESS
[   30.464018] sensor_write: reg=0x42 val=0x9d, client=855c1e00, adapter=i2c0, addr=0x37
[   30.468574] sensor_write: reg=0x42 val=0x9d SUCCESS
[   30.468590] sensor_write: reg=0x9d val=0x10, client=855c1e00, adapter=i2c0, addr=0x37
[   30.468908] sensor_write: reg=0x9d val=0x10 SUCCESS
[   30.468918] sensor_write: reg=0xce val=0x7c, client=855c1e00, adapter=i2c0, addr=0x37
[   30.469265] sensor_write: reg=0xce val=0x7c SUCCESS
[   30.469275] sensor_write: reg=0xd2 val=0x41, client=855c1e00, adapter=i2c0, addr=0x37
[   30.469594] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   30.469603] sensor_write: reg=0xd3 val=0xdc, client=855c1e00, adapter=i2c0, addr=0x37
[   30.469915] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   30.469924] sensor_write: reg=0xe6 val=0x50, client=855c1e00, adapter=i2c0, addr=0x37
[   30.470238] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   30.470246] sensor_write: reg=0xb6 val=0xc0, client=855c1e00, adapter=i2c0, addr=0x37
[   30.470559] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   30.470568] sensor_write: reg=0xb0 val=0x70, client=855c1e00, adapter=i2c0, addr=0x37
[   30.470881] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   30.470889] sensor_write: reg=0xb1 val=0x01, client=855c1e00, adapter=i2c0, addr=0x37
[   30.471202] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   30.471210] sensor_write: reg=0xb2 val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   30.471524] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   30.471532] sensor_write: reg=0xb3 val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   30.471845] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   30.471853] sensor_write: reg=0xb4 val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   30.472166] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   30.472174] sensor_write: reg=0xb8 val=0x01, client=855c1e00, adapter=i2c0, addr=0x37
[   30.472487] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   30.472496] sensor_write: reg=0xb9 val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   30.478690] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   30.478705] sensor_write: reg=0x26 val=0x30, client=855c1e00, adapter=i2c0, addr=0x37
[   30.479022] sensor_write: reg=0x26 val=0x30 SUCCESS
[   30.479032] sensor_write: reg=0xfe val=0x01, client=855c1e00, adapter=i2c0, addr=0x37
[   30.479375] sensor_write: reg=0xfe val=0x01 SUCCESS
[   30.479385] sensor_write: reg=0x40 val=0x23, client=855c1e00, adapter=i2c0, addr=0x37
[   30.479699] sensor_write: reg=0x40 val=0x23 SUCCESS
[   30.479708] sensor_write: reg=0x55 val=0x07, client=855c1e00, adapter=i2c0, addr=0x37
[   30.480022] sensor_write: reg=0x55 val=0x07 SUCCESS
[   30.480030] sensor_write: reg=0x60 val=0x40, client=855c1e00, adapter=i2c0, addr=0x37
[   30.480342] sensor_write: reg=0x60 val=0x40 SUCCESS
[   30.480350] sensor_write: reg=0xfe val=0x04, client=855c1e00, adapter=i2c0, addr=0x37
[   30.480663] sensor_write: reg=0xfe val=0x04 SUCCESS
[   30.480672] sensor_write: reg=0x14 val=0x78, client=855c1e00, adapter=i2c0, addr=0x37
[   30.480984] sensor_write: reg=0x14 val=0x78 SUCCESS
[   30.480993] sensor_write: reg=0x15 val=0x78, client=855c1e00, adapter=i2c0, addr=0x37
[   30.481306] sensor_write: reg=0x15 val=0x78 SUCCESS
[   30.481314] sensor_write: reg=0x16 val=0x78, client=855c1e00, adapter=i2c0, addr=0x37
[   30.481627] sensor_write: reg=0x16 val=0x78 SUCCESS
[   30.481636] sensor_write: reg=0x17 val=0x78, client=855c1e00, adapter=i2c0, addr=0x37
[   30.481949] sensor_write: reg=0x17 val=0x78 SUCCESS
[   30.481957] sensor_write: reg=0xfe val=0x01, client=855c1e00, adapter=i2c0, addr=0x37
[   30.482270] sensor_write: reg=0xfe val=0x01 SUCCESS
[   30.482278] sensor_write: reg=0x92 val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   30.482591] sensor_write: reg=0x92 val=0x00 SUCCESS
[   30.482600] sensor_write: reg=0x94 val=0x03, client=855c1e00, adapter=i2c0, addr=0x37
[   30.482912] sensor_write: reg=0x94 val=0x03 SUCCESS
[   30.482921] sensor_write: reg=0x95 val=0x04, client=855c1e00, adapter=i2c0, addr=0x37
[   30.483234] sensor_write: reg=0x95 val=0x04 SUCCESS
[   30.483242] sensor_write: reg=0x96 val=0x38, client=855c1e00, adapter=i2c0, addr=0x37
[   30.483555] sensor_write: reg=0x96 val=0x38 SUCCESS
[   30.483564] sensor_write: reg=0x97 val=0x07, client=855c1e00, adapter=i2c0, addr=0x37
[   30.483876] sensor_write: reg=0x97 val=0x07 SUCCESS
[   30.483885] sensor_write: reg=0x98 val=0x80, client=855c1e00, adapter=i2c0, addr=0x37
[   30.488793] sensor_write: reg=0x98 val=0x80 SUCCESS
[   30.488807] sensor_write: reg=0xfe val=0x01, client=855c1e00, adapter=i2c0, addr=0x37
[   30.489126] sensor_write: reg=0xfe val=0x01 SUCCESS
[   30.489162] sensor_write: reg=0x01 val=0x05, client=855c1e00, adapter=i2c0, addr=0x37
[   30.489476] sensor_write: reg=0x01 val=0x05 SUCCESS
[   30.489485] sensor_write: reg=0x02 val=0x89, client=855c1e00, adapter=i2c0, addr=0x37
[   30.489802] sensor_write: reg=0x02 val=0x89 SUCCESS
[   30.489810] sensor_write: reg=0x04 val=0x01, client=855c1e00, adapter=i2c0, addr=0x37
[   30.490124] sensor_write: reg=0x04 val=0x01 SUCCESS
[   30.490133] sensor_write: reg=0x07 val=0xa6, client=855c1e00, adapter=i2c0, addr=0x37
[   30.490446] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   30.490454] sensor_write: reg=0x08 val=0xa9, client=855c1e00, adapter=i2c0, addr=0x37
[   30.490767] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   30.490776] sensor_write: reg=0x09 val=0xa8, client=855c1e00, adapter=i2c0, addr=0x37
[   30.491088] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   30.491097] sensor_write: reg=0x0a val=0xa7, client=855c1e00, adapter=i2c0, addr=0x37
[   30.491410] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   30.491418] sensor_write: reg=0x0b val=0xff, client=855c1e00, adapter=i2c0, addr=0x37
[   30.491731] sensor_write: reg=0x0b val=0xff SUCCESS
[   30.491739] sensor_write: reg=0x0c val=0xff, client=855c1e00, adapter=i2c0, addr=0x37
[   30.492052] sensor_write: reg=0x0c val=0xff SUCCESS
[   30.492060] sensor_write: reg=0x0f val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   30.492373] sensor_write: reg=0x0f val=0x00 SUCCESS
[   30.492382] sensor_write: reg=0x50 val=0x1c, client=855c1e00, adapter=i2c0, addr=0x37
[   30.492695] sensor_write: reg=0x50 val=0x1c SUCCESS
[   30.492703] sensor_write: reg=0x89 val=0x03, client=855c1e00, adapter=i2c0, addr=0x37
[   30.493016] sensor_write: reg=0x89 val=0x03 SUCCESS
[   30.493024] sensor_write: reg=0xfe val=0x04, client=855c1e00, adapter=i2c0, addr=0x37
[   30.498908] sensor_write: reg=0xfe val=0x04 SUCCESS
[   30.498922] sensor_write: reg=0x28 val=0x86, client=855c1e00, adapter=i2c0, addr=0x37
[   30.499272] sensor_write: reg=0x28 val=0x86 SUCCESS
[   30.499281] sensor_write_array: reg[100] 0x28=0x86 OK
[   30.499290] sensor_write: reg=0x29 val=0x86, client=855c1e00, adapter=i2c0, addr=0x37
[   30.499609] sensor_write: reg=0x29 val=0x86 SUCCESS
[   30.499618] sensor_write: reg=0x2a val=0x86, client=855c1e00, adapter=i2c0, addr=0x37
[   30.499930] sensor_write: reg=0x2a val=0x86 SUCCESS
[   30.499939] sensor_write: reg=0x2b val=0x68, client=855c1e00, adapter=i2c0, addr=0x37
[   30.500252] sensor_write: reg=0x2b val=0x68 SUCCESS
[   30.500261] sensor_write: reg=0x2c val=0x68, client=855c1e00, adapter=i2c0, addr=0x37
[   30.500574] sensor_write: reg=0x2c val=0x68 SUCCESS
[   30.500582] sensor_write: reg=0x2d val=0x68, client=855c1e00, adapter=i2c0, addr=0x37
[   30.500896] sensor_write: reg=0x2d val=0x68 SUCCESS
[   30.500904] sensor_write: reg=0x2e val=0x68, client=855c1e00, adapter=i2c0, addr=0x37
[   30.501217] sensor_write: reg=0x2e val=0x68 SUCCESS
[   30.501226] sensor_write: reg=0x2f val=0x68, client=855c1e00, adapter=i2c0, addr=0x37
[   30.501538] sensor_write: reg=0x2f val=0x68 SUCCESS
[   30.501547] sensor_write: reg=0x30 val=0x4f, client=855c1e00, adapter=i2c0, addr=0x37
[   30.501929] sensor_write: reg=0x30 val=0x4f SUCCESS
[   30.501940] sensor_write: reg=0x31 val=0x68, client=855c1e00, adapter=i2c0, addr=0x37
[   30.502246] sensor_write: reg=0x31 val=0x68 SUCCESS
[   30.502258] sensor_write: reg=0x32 val=0x67, client=855c1e00, adapter=i2c0, addr=0x37
[   30.502572] sensor_write: reg=0x32 val=0x67 SUCCESS
[   30.502581] sensor_write: reg=0x33 val=0x66, client=855c1e00, adapter=i2c0, addr=0x37
[   30.502892] sensor_write: reg=0x33 val=0x66 SUCCESS
[   30.502901] sensor_write: reg=0x34 val=0x66, client=855c1e00, adapter=i2c0, addr=0x37
[   30.503215] sensor_write: reg=0x34 val=0x66 SUCCESS
[   30.503224] sensor_write: reg=0x35 val=0x66, client=855c1e00, adapter=i2c0, addr=0x37
[   30.503538] sensor_write: reg=0x35 val=0x66 SUCCESS
[   30.503546] sensor_write: reg=0x36 val=0x66, client=855c1e00, adapter=i2c0, addr=0x37
[   30.503859] sensor_write: reg=0x36 val=0x66 SUCCESS
[   30.503868] sensor_write: reg=0x37 val=0x66, client=855c1e00, adapter=i2c0, addr=0x37
[   30.504181] sensor_write: reg=0x37 val=0x66 SUCCESS
[   30.504190] sensor_write: reg=0x38 val=0x62, client=855c1e00, adapter=i2c0, addr=0x37
[   30.504502] sensor_write: reg=0x38 val=0x62 SUCCESS
[   30.504511] sensor_write: reg=0x39 val=0x62, client=855c1e00, adapter=i2c0, addr=0x37
[   30.509013] sensor_write: reg=0x39 val=0x62 SUCCESS
[   30.509029] sensor_write: reg=0x3a val=0x62, client=855c1e00, adapter=i2c0, addr=0x37
[   30.509378] sensor_write: reg=0x3a val=0x62 SUCCESS
[   30.509388] sensor_write: reg=0x3b val=0x62, client=855c1e00, adapter=i2c0, addr=0x37
[   30.509708] sensor_write: reg=0x3b val=0x62 SUCCESS
[   30.509717] sensor_write: reg=0x3c val=0x62, client=855c1e00, adapter=i2c0, addr=0x37
[   30.510029] sensor_write: reg=0x3c val=0x62 SUCCESS
[   30.510038] sensor_write: reg=0x3d val=0x62, client=855c1e00, adapter=i2c0, addr=0x37
[   30.510351] sensor_write: reg=0x3d val=0x62 SUCCESS
[   30.510360] sensor_write: reg=0x3e val=0x62, client=855c1e00, adapter=i2c0, addr=0x37
[   30.510673] sensor_write: reg=0x3e val=0x62 SUCCESS
[   30.510681] sensor_write: reg=0x3f val=0x62, client=855c1e00, adapter=i2c0, addr=0x37
[   30.510994] sensor_write: reg=0x3f val=0x62 SUCCESS
[   30.511002] sensor_write: reg=0xfe val=0x01, client=855c1e00, adapter=i2c0, addr=0x37
[   30.511316] sensor_write: reg=0xfe val=0x01 SUCCESS
[   30.511324] sensor_write: reg=0x9a val=0x06, client=855c1e00, adapter=i2c0, addr=0x37
[   30.511637] sensor_write: reg=0x9a val=0x06 SUCCESS
[   30.511645] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   30.511958] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.511967] sensor_write: reg=0x7b val=0x2a, client=855c1e00, adapter=i2c0, addr=0x37
[   30.512280] sensor_write: reg=0x7b val=0x2a SUCCESS
[   30.512288] sensor_write: reg=0x23 val=0x2d, client=855c1e00, adapter=i2c0, addr=0x37
[   30.512601] sensor_write: reg=0x23 val=0x2d SUCCESS
[   30.512610] sensor_write: reg=0xfe val=0x03, client=855c1e00, adapter=i2c0, addr=0x37
[   30.519128] sensor_write: reg=0xfe val=0x03 SUCCESS
[   30.519168] sensor_write: reg=0x01 val=0x27, client=855c1e00, adapter=i2c0, addr=0x37
[   30.519488] sensor_write: reg=0x01 val=0x27 SUCCESS
[   30.519497] sensor_write: reg=0x02 val=0x56, client=855c1e00, adapter=i2c0, addr=0x37
[   30.519814] sensor_write: reg=0x02 val=0x56 SUCCESS
[   30.519824] sensor_write: reg=0x03 val=0x8e, client=855c1e00, adapter=i2c0, addr=0x37
[   30.520135] sensor_write: reg=0x03 val=0x8e SUCCESS
[   30.520144] sensor_write: reg=0x12 val=0x80, client=855c1e00, adapter=i2c0, addr=0x37
[   30.520457] sensor_write: reg=0x12 val=0x80 SUCCESS
[   30.520466] sensor_write: reg=0x13 val=0x07, client=855c1e00, adapter=i2c0, addr=0x37
[   30.520779] sensor_write: reg=0x13 val=0x07 SUCCESS
[   30.520787] sensor_write: reg=0x15 val=0x12, client=855c1e00, adapter=i2c0, addr=0x37
[   30.521100] sensor_write: reg=0x15 val=0x12 SUCCESS
[   30.521109] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   30.521422] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.521430] sensor_write: reg=0x3e val=0x91, client=855c1e00, adapter=i2c0, addr=0x37
[   30.521744] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.521750] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   30.521756] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   30.521763] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   30.521770] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[   30.521777] *** SENSOR_INIT: gc2053 enable=1 ***
[   30.521783] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   30.521789] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   30.521795] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   30.521802] *** ispcore_core_ops_init: ENTRY - sd=85f92800, on=1 ***
[   30.521809] *** ispcore_core_ops_init: sd->dev_priv=85f92800, sd->host_priv=85f92800 ***
[   30.521816] *** ispcore_core_ops_init: sd->pdev=c06b5a30, sd->ops=c06b6158 ***
[   30.521822] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   30.521828] *** ispcore_core_ops_init: ISP device=8056c000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   30.521836] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.521844] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   30.521851] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   30.521857] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   30.521862] *** ispcore_core_ops_init: s0 (core_dev) = 85f92800 from sd->host_priv ***
[   30.521870] ispcore_core_ops_init: core_dev=85f92800, vic_dev=85f92400, vic_state=2
[   30.521874] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[   30.521883] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   30.521890] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.521898] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   30.521904] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   30.521909] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   30.521914] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   30.521920] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   30.521926] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   30.521933] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   30.521938] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   30.521944] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   30.521949] tisp_event_init: Initializing ISP event system
[   30.521956] tisp_event_init: SAFE event system initialized with 20 nodes
[   30.521962] tisp_event_set_cb: Setting callback for event 4
[   30.521969] tisp_event_set_cb: Event 4 callback set to c06848ac
[   30.521974] tisp_event_set_cb: Setting callback for event 5
[   30.521980] tisp_event_set_cb: Event 5 callback set to c0684d74
[   30.521986] tisp_event_set_cb: Setting callback for event 7
[   30.521992] tisp_event_set_cb: Event 7 callback set to c0684940
[   30.521998] tisp_event_set_cb: Setting callback for event 9
[   30.522004] tisp_event_set_cb: Event 9 callback set to c06849c8
[   30.522010] tisp_event_set_cb: Setting callback for event 8
[   30.522016] tisp_event_set_cb: Event 8 callback set to c0684a8c
[   30.522023] *** system_irq_func_set: Registered handler c067d578 at index 13 ***
[   30.539180] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.539196] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   30.539203] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   30.539210] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   30.539217] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   30.539224] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   30.539230] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   30.539238] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   30.539244] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   30.539251] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   30.539258] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   30.539264] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   30.539271] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   30.539278] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   30.539285] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   30.539292] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   30.539298] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   30.539304] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   30.539310] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   30.539317] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   30.539324] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   30.539330] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   30.539336] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   30.539341] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.539348] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   30.539354] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   30.539361] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   30.539368] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   30.539374] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   30.539381] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   30.539388] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   30.539394] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   30.539400] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.539406] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   30.539414] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   30.539420] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   30.539427] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   30.539433] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   30.539440] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   30.539446] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   30.539453] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   30.539459] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   30.539466] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   30.539472] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   30.539480] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   30.539486] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   30.539493] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   30.539500] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   30.539505] *** tisp_init: ISP control register set to enable processing pipeline ***
[   30.539512] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.539518] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   30.539524] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.539530] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   30.539536] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   30.539542] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   30.539548] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   30.539554] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   30.539561] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   30.539566] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   30.539573] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   30.539580] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   30.539587] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   30.539594] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   30.539600] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   30.539607] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   30.539612] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   30.539619] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   30.539625] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   30.539632] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   30.539638] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   30.539644] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   30.539651] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   30.539658] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   30.539667] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   30.539674] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   30.539681] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   30.539687] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   30.539694] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   30.539700] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   30.539706] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   30.539711] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   30.539717] *** This should eliminate green frames by enabling proper color processing ***
[   30.539723] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   30.539730] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   30.539736] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   30.539802] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   30.539809] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   30.539816] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   30.539822] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   30.539829] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   30.539835] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   30.539840] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   30.539846] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   30.539851] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   30.539856] *** tisp_init: Standard tuning parameters loaded successfully ***
[   30.539862] *** tisp_init: Custom tuning parameters loaded successfully ***
[   30.539868] tisp_set_csc_version: Setting CSC version 0
[   30.539875] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   30.539882] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   30.539887] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   30.539894] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.539900] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.539906] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   30.539911] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   30.539917] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   30.539924] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   30.539929] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   30.539936] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   30.539942] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   30.539947] *** tisp_init: ISP processing pipeline fully enabled ***
[   30.539954] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   30.539960] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   30.539966] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   30.539972] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.539979] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.539984] tisp_init: ISP memory buffers configured
[   30.539989] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   30.539996] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.540005] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.540016] tiziano_ae_params_refresh: AE parameters refreshed
[   30.540021] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.540027] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.540032] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.540038] tiziano_ae_para_addr: AE parameter addresses configured
[   30.540044] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.540051] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.540058] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.540064] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.540072] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.540078] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.540085] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.540092] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b716814 (Binary Ninja EXACT) ***
[   30.540098] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.540105] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.540112] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.540118] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.540124] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.540130] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.540137] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.540144] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.540150] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.540156] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.540163] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.540169] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.540176] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.540182] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.540188] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.540195] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.540202] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.540207] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.540213] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.540221] *** system_irq_func_set: Registered handler c0685a84 at index 10 ***
[   30.547848] *** system_irq_func_set: Registered handler c0685b9c at index 27 ***
[   30.569166] *** system_irq_func_set: Registered handler c0685a84 at index 26 ***
[   30.583880] *** system_irq_func_set: Registered handler c0685c84 at index 29 ***
[   30.591816] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[   30.591924] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[   30.591934] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[   30.592047] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[   30.592451] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 3910.000 ms)
[   30.594568] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[   30.870359] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   30.870365] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   30.870372] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   30.870378] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   30.870383] *** tx_vic_enable_irq: completed successfully ***
[   30.870389] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   30.870395] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   30.870401] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   30.870409] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   30.870416] csi_core_ops_init: sd=85f92000, csi_dev=85f92000, enable=1
[   30.870421] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   30.870427] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   30.870433] *** vic_core_ops_init: ENTRY - sd=85f92400, enable=1 ***
[   30.870439] *** vic_core_ops_init: vic_dev=85f92400, current state check ***
[   30.870445] *** vic_core_ops_init: current_state=3, enable=1 ***
[   30.870450] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   30.870456] *** tx_isp_video_s_stream: Initializing Core subdev ***
[   30.870463] *** ispcore_core_ops_init: ENTRY - sd=85f92800, on=1 ***
[   30.870469] *** ispcore_core_ops_init: sd->dev_priv=85f92800, sd->host_priv=85f92800 ***
[   30.870476] *** ispcore_core_ops_init: sd->pdev=c06b5a30, sd->ops=c06b6158 ***
[   30.870482] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   30.870487] *** ispcore_core_ops_init: ISP device=8056c000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   30.870495] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.870502] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   30.870509] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   30.870514] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   30.870519] *** ispcore_core_ops_init: s0 (core_dev) = 85f92800 from sd->host_priv ***
[   30.870527] ispcore_core_ops_init: core_dev=85f92800, vic_dev=85f92400, vic_state=3
[   30.870531] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[   30.870540] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   30.870548] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.870555] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   30.870561] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   30.870567] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   30.870571] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   30.870577] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   30.870583] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   30.870590] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   30.870595] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   30.870601] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   30.870606] tisp_event_init: Initializing ISP event system
[   30.870613] tisp_event_init: SAFE event system initialized with 20 nodes
[   30.870618] tisp_event_set_cb: Setting callback for event 4
[   30.870625] tisp_event_set_cb: Event 4 callback set to c06848ac
[   30.870630] tisp_event_set_cb: Setting callback for event 5
[   30.870637] tisp_event_set_cb: Event 5 callback set to c0684d74
[   30.870642] tisp_event_set_cb: Setting callback for event 7
[   30.870649] tisp_event_set_cb: Event 7 callback set to c0684940
[   30.870654] tisp_event_set_cb: Setting callback for event 9
[   30.870660] tisp_event_set_cb: Event 9 callback set to c06849c8
[   30.870666] tisp_event_set_cb: Setting callback for event 8
[   30.870672] tisp_event_set_cb: Event 8 callback set to c0684a8c
[   30.870679] *** system_irq_func_set: Registered handler c067d578 at index 13 ***
[   30.888498] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.888513] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   30.888521] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   30.888528] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   30.888535] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   30.888541] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   30.888548] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   30.888555] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   30.888562] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   30.888569] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   30.888575] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   30.888582] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   30.888589] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   30.888596] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   30.888603] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   30.888609] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   30.888615] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   30.888621] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   30.888628] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   30.888635] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   30.888641] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   30.888647] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   30.888653] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   30.888659] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.888665] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   30.888672] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   30.888679] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   30.888685] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   30.888692] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   30.888699] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   30.888705] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   30.888712] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   30.888717] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.888725] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   30.888731] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   30.888738] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   30.888745] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   30.888751] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   30.888757] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   30.888764] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   30.888771] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   30.888777] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   30.888784] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   30.888789] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   30.888798] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   30.888805] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   30.888811] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   30.888817] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   30.888823] *** tisp_init: ISP control register set to enable processing pipeline ***
[   30.888829] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.888835] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   30.888843] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.888848] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   30.888855] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   30.888861] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   30.888871] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=8056c000 ***
[   30.896328] *** isp_irq_handle: IRQ 37 received, dev_id=8056c000 ***
[   30.896333] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.904050] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=8056c000 ***
[   30.911500] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   30.919211] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   30.926747] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   30.932941] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   30.941020] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0685a84 ***
[   30.949271] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   30.958519] ae0_interrupt_static: Processing AE0 static interrupt
[   30.958526] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   30.958531] ae0_interrupt_static: AE0 static interrupt processed
[   30.958538] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   30.966696] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   31.011610] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 4330.000 ms)
[   31.011624] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 4330.000 ms)
[   31.011641] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   31.013841] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 290.000 ms)
[   31.013853] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 290.000 ms)
[   31.065548] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   31.065564] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   31.065571] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   31.065577] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   31.065583] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   31.065591] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   31.065597] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   31.065604] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   31.065611] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   31.065617] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   31.065623] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   31.065629] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   31.065636] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   31.065643] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   31.065649] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   31.065655] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   31.065662] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   31.065669] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   31.065677] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   31.065685] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   31.065691] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   31.065698] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   31.065705] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   31.065711] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   31.065717] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   31.065722] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   31.065727] *** This should eliminate green frames by enabling proper color processing ***
[   31.065734] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   31.065741] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   31.065747] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   31.065753] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   31.065760] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   31.065767] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   31.065773] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   31.065780] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   31.065787] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   31.065792] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   31.065797] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   31.065803] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   31.065808] *** tisp_init: Standard tuning parameters loaded successfully ***
[   31.065813] *** tisp_init: Custom tuning parameters loaded successfully ***
[   31.065819] tisp_set_csc_version: Setting CSC version 0
[   31.065826] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   31.065833] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   31.065839] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   31.065845] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   31.065852] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   31.065857] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   31.065863] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   31.065869] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   31.065875] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   31.065881] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   31.065887] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   31.065893] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   31.065899] *** tisp_init: ISP processing pipeline fully enabled ***
[   31.065905] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   31.065911] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   31.065917] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   31.065924] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   31.065931] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   31.065936] tisp_init: ISP memory buffers configured
[   31.065941] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   31.065948] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   31.065957] tiziano_ae_params_refresh: Refreshing AE parameters
[   31.065968] tiziano_ae_params_refresh: AE parameters refreshed
[   31.065973] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   31.065979] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   31.065985] tiziano_ae_para_addr: Setting up AE parameter addresses
[   31.065990] tiziano_ae_para_addr: AE parameter addresses configured
[   31.065997] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   31.066003] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   31.066010] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   31.066017] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   31.066024] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   31.066031] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   31.066037] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   31.066044] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b716814 (Binary Ninja EXACT) ***
[   31.066051] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   31.066058] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   31.066064] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   31.066071] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   31.066077] tiziano_ae_set_hardware_param: Parameters written to AE0
[   31.066083] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   31.066089] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   31.066096] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   31.066102] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   31.066109] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   31.066115] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   31.066122] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   31.066128] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   31.066135] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   31.066141] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   31.066148] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   31.066154] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   31.066160] tiziano_ae_set_hardware_param: Parameters written to AE1
[   31.066165] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   31.066173] *** system_irq_func_set: Registered handler c0685a84 at index 10 ***
[   31.080867] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 70.000 ms)
[   31.080882] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 70.000 ms)
[   31.085765] *** system_irq_func_set: Registered handler c0685b9c at index 27 ***
[   31.099197] *** system_irq_func_set: Registered handler c0685a84 at index 26 ***
[   31.116136] *** system_irq_func_set: Registered handler c0685c84 at index 29 ***
[   31.130464] *** system_irq_func_set: Registered handler c0685c10 at index 28 ***
[   31.148389] *** system_irq_func_set: Registered handler c0685cf8 at index 30 ***
[   31.168598] *** system_irq_func_set: Registered handler c0685d4c at index 20 ***
[   31.178669] *** system_irq_func_set: Registered handler c0685da0 at index 18 ***
[   31.194135] *** system_irq_func_set: Registered handler c0685df4 at index 31 ***
[   31.211976] *** system_irq_func_set: Registered handler c0685e48 at index 11 ***
[   31.229185] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   31.229207] tiziano_deflicker_expt: Generated 119 LUT entries
[   31.229214] tisp_event_set_cb: Setting callback for event 1
[   31.229221] tisp_event_set_cb: Event 1 callback set to c0685684
[   31.229227] tisp_event_set_cb: Setting callback for event 6
[   31.229233] tisp_event_set_cb: Event 6 callback set to c0684be4
[   31.229239] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   31.229245] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   31.229252] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   31.229259] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   31.229266] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   31.229271] tiziano_awb_init: AWB hardware blocks enabled
[   31.229276] tiziano_gamma_init: Initializing Gamma processing
[   31.229282] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   31.229341] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   31.229347] tiziano_gib_init: Initializing GIB processing
[   31.229352] tiziano_lsc_init: Initializing LSC processing
[   31.229357] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   31.229363] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   31.229370] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   31.229377] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   31.229382] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   31.229439] tiziano_ccm_init: Initializing Color Correction Matrix
[   31.229444] tiziano_ccm_init: Using linear CCM parameters
[   31.229450] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   31.229457] jz_isp_ccm: EV=64, CT=9984
[   31.229463] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   31.229468] cm_control: saturation=128
[   31.229473] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   31.229480] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   31.229485] tiziano_ccm_init: CCM initialized successfully
[   31.229490] tiziano_dmsc_init: Initializing DMSC processing
[   31.229495] tiziano_sharpen_init: Initializing Sharpening
[   31.229501] tiziano_sharpen_init: Using linear sharpening parameters
[   31.229506] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   31.229513] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   31.229519] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   31.229545] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   31.229551] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   31.229557] tiziano_sharpen_init: Sharpening initialized successfully
[   31.229562] tiziano_sdns_init: Initializing SDNS processing
[   31.229570] tiziano_sdns_init: Using linear SDNS parameters
[   31.229575] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   31.229583] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   31.229588] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   31.229621] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   31.229627] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   31.229633] tiziano_sdns_init: SDNS processing initialized successfully
[   31.229639] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   31.229644] tiziano_mdns_init: Using linear MDNS parameters
[   31.229654] tiziano_mdns_init: MDNS processing initialized successfully
[   31.229659] tiziano_clm_init: Initializing CLM processing
[   31.229665] tiziano_dpc_init: Initializing DPC processing
[   31.229669] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   31.229675] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   31.229682] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   31.229688] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   31.229703] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   31.229709] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   31.229714] tiziano_hldc_init: Initializing HLDC processing
[   31.229721] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   31.229727] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   31.229733] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   31.229740] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   31.229747] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   31.229754] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   31.229761] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   31.229767] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   31.229775] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   31.229781] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   31.229788] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   31.229795] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   31.229801] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   31.229807] tiziano_adr_params_refresh: Refreshing ADR parameters
[   31.229813] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   31.229818] tiziano_adr_params_init: Initializing ADR parameter arrays
[   31.229825] tisp_adr_set_params: Writing ADR parameters to registers
[   31.229857] tisp_adr_set_params: ADR parameters written to hardware
[   31.229863] tisp_event_set_cb: Setting callback for event 18
[   31.229869] tisp_event_set_cb: Event 18 callback set to c0685da0
[   31.229875] tisp_event_set_cb: Setting callback for event 2
[   31.229881] tisp_event_set_cb: Event 2 callback set to c0684880
[   31.229886] tiziano_adr_init: ADR processing initialized successfully
[   31.229892] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   31.229897] tiziano_bcsh_init: Initializing BCSH processing
[   31.229903] tiziano_ydns_init: Initializing YDNS processing
[   31.229907] tiziano_rdns_init: Initializing RDNS processing
[   31.229913] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   31.229926] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x20a8000 (Binary Ninja EXACT) ***
[   31.229933] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x20a9000 (Binary Ninja EXACT) ***
[   31.229940] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x20aa000 (Binary Ninja EXACT) ***
[   31.229947] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x20ab000 (Binary Ninja EXACT) ***
[   31.229953] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x20ac000 (Binary Ninja EXACT) ***
[   31.229961] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x20ac800 (Binary Ninja EXACT) ***
[   31.229967] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x20ad000 (Binary Ninja EXACT) ***
[   31.229974] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x20ad800 (Binary Ninja EXACT) ***
[   31.229981] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   31.229987] *** tisp_init: AE0 buffer allocated at 0x020a8000 ***
[   31.229993] *** CRITICAL FIX: data_b2f3c initialized to 0x820a8000 (prevents stack corruption) ***
[   31.230001] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x2080000 (Binary Ninja EXACT) ***
[   31.230008] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x2081000 (Binary Ninja EXACT) ***
[   31.230015] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x2082000 (Binary Ninja EXACT) ***
[   31.230022] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x2083000 (Binary Ninja EXACT) ***
[   31.230029] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x2084000 (Binary Ninja EXACT) ***
[   31.230036] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x2084800 (Binary Ninja EXACT) ***
[   31.230043] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x2085000 (Binary Ninja EXACT) ***
[   31.230049] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x2085800 (Binary Ninja EXACT) ***
[   31.230056] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   31.230062] *** tisp_init: AE1 buffer allocated at 0x02080000 ***
[   31.230067] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   31.230073] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   31.230080] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   31.230086] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   31.230093] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   31.230098] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   31.230105] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   31.230113] tiziano_ae_params_refresh: Refreshing AE parameters
[   31.230123] tiziano_ae_params_refresh: AE parameters refreshed
[   31.230129] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   31.230135] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   31.230141] tiziano_ae_para_addr: Setting up AE parameter addresses
[   31.230146] tiziano_ae_para_addr: AE parameter addresses configured
[   31.230153] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   31.230159] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   31.230166] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   31.230173] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   31.230180] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   31.230187] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   31.230193] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   31.230200] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b716814 (Binary Ninja EXACT) ***
[   31.230207] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   31.230213] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   31.230220] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   31.230227] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   31.230233] tiziano_ae_set_hardware_param: Parameters written to AE0
[   31.230239] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   31.230245] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   31.230252] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   31.230258] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   31.230265] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   31.230271] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   31.230278] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   31.230284] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   31.230291] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   31.230297] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   31.230304] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   31.230310] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   31.230316] tiziano_ae_set_hardware_param: Parameters written to AE1
[   31.230321] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   31.230329] *** system_irq_func_set: Registered handler c0685a84 at index 10 ***
[   31.248151] *** system_irq_func_set: Registered handler c0685b9c at index 27 ***
[   31.258231] *** system_irq_func_set: Registered handler c0685a84 at index 26 ***
[   31.278441] *** system_irq_func_set: Registered handler c0685c84 at index 29 ***
[   31.298665] *** system_irq_func_set: Registered handler c0685c10 at index 28 ***
[   31.306335] *** system_irq_func_set: Registered handler c0685cf8 at index 30 ***
[   31.318611] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 300.000 ms)
[   31.318626] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 300.000 ms)
[   31.320998] *** system_irq_func_set: Registered handler c0685d4c at index 20 ***
[   31.338911] *** system_irq_func_set: Registered handler c0685da0 at index 18 ***
[   31.359123] *** system_irq_func_set: Registered handler c0685df4 at index 31 ***
[   31.366785] *** system_irq_func_set: Registered handler c0685e48 at index 11 ***
[   31.384581] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   31.384604] tiziano_deflicker_expt: Generated 119 LUT entries
[   31.384611] tisp_event_set_cb: Setting callback for event 1
[   31.384618] tisp_event_set_cb: Event 1 callback set to c0685684
[   31.384623] tisp_event_set_cb: Setting callback for event 6
[   31.384630] tisp_event_set_cb: Event 6 callback set to c0684be4
[   31.384635] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   31.384641] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   31.384649] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   31.384656] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   31.384663] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   31.384667] tiziano_awb_init: AWB hardware blocks enabled
[   31.384673] tiziano_gamma_init: Initializing Gamma processing
[   31.384679] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   31.384738] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   31.384743] tiziano_gib_init: Initializing GIB processing
[   31.384749] tiziano_lsc_init: Initializing LSC processing
[   31.384754] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   31.384761] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   31.384767] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   31.384774] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   31.384779] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   31.384836] tiziano_ccm_init: Initializing Color Correction Matrix
[   31.384841] tiziano_ccm_init: Using linear CCM parameters
[   31.384847] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   31.384853] jz_isp_ccm: EV=64, CT=9984
[   31.384859] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   31.384865] cm_control: saturation=128
[   31.384871] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   31.384877] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   31.384882] tiziano_ccm_init: CCM initialized successfully
[   31.384887] tiziano_dmsc_init: Initializing DMSC processing
[   31.384892] tiziano_sharpen_init: Initializing Sharpening
[   31.384897] tiziano_sharpen_init: Using linear sharpening parameters
[   31.384903] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   31.384910] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   31.384915] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   31.384941] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   31.384948] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   31.384953] tiziano_sharpen_init: Sharpening initialized successfully
[   31.384959] tiziano_sdns_init: Initializing SDNS processing
[   31.384967] tiziano_sdns_init: Using linear SDNS parameters
d[   31.384973] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   31.384979] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   31.384985] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   31.385017] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   31.385024] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   31.385029] tiziano_sdns_init: SDNS processing initialized successfully
[   31.385036] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   31.385041] tiziano_mdns_init: Using linear MDNS parameters
[   31.385051] tiziano_mdns_init: MDNS processing initialized successfully
[   31.385057] tiziano_clm_init: Initializing CLM processing
[   31.385061] tiziano_dpc_init: Initializing DPC processing
[   31.385067] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   31.385073] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   31.385079] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   31.385085] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   31.385099] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   31.385106] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   31.385111] tiziano_hldc_init: Initializing HLDC processing
[   31.385118] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   31.385124] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   31.385131] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   31.385137] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   31.385145] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   31.385151] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   31.385158] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   31.385165] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   31.385172] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   31.385179] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   31.385185] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   31.385192] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   31.385199] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   31.385204] tiziano_adr_params_refresh: Refreshing ADR parameters
[   31.385210] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   31.385215] tiziano_adr_params_init: Initializing ADR parameter arrays
[   31.385222] tisp_adr_set_params: Writing ADR parameters to registers
[   31.385254] tisp_adr_set_params: ADR parameters written to hardware
[   31.385260] tisp_event_set_cb: Setting callback for event 18
[   31.385266] tisp_event_set_cb: Event 18 callback set to c0685da0
[   31.385272] tisp_event_set_cb: Setting callback for event 2
[   31.385278] tisp_event_set_cb: Event 2 callback set to c0684880
[   31.385283] tiziano_adr_init: ADR processing initialized successfully
[   31.385289] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   31.385295] tiziano_bcsh_init: Initializing BCSH processing
[   31.385299] tiziano_ydns_init: Initializing YDNS processing
[   31.385305] tiziano_rdns_init: Initializing RDNS processing
[   31.385310] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   31.385315] tisp_event_init: Initializing ISP event system
[   31.385322] tisp_event_init: SAFE event system initialized with 20 nodes
[   31.385328] tisp_event_set_cb: Setting callback for event 4
[   31.385334] tisp_event_set_cb: Event 4 callback set to c06848ac
[   31.385340] tisp_event_set_cb: Setting callback for event 5
[   31.385346] tisp_event_set_cb: Event 5 callback set to c0684d74
[   31.385351] tisp_event_set_cb: Setting callback for event 7
[   31.385358] tisp_event_set_cb: Event 7 callback set to c0684940
[   31.385363] tisp_event_set_cb: Setting callback for event 9
[   31.385370] tisp_event_set_cb: Event 9 callback set to c06849c8
[   31.385375] tisp_event_set_cb: Setting callback for event 8
[   31.385381] tisp_event_set_cb: Event 8 callback set to c0684a8c
[   31.385387] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   31.385393] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   31.385399] tisp_param_operate_init: Initializing parameter operations
[   31.385407] tisp_netlink_init: Initializing netlink communication
[   31.385412] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   31.385442] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   31.385455] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   31.385467] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   31.385473] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   31.385479] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   31.385484] tisp_code_create_tuning_node: Device already created, skipping
[   31.385490] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   31.385496] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   31.385502] *** ispcore_core_ops_init: Second tisp_init completed ***
[   31.385507] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   31.385517] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   31.385524] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   31.385529] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   31.385535] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   31.385541] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   31.385545] ispcore_core_ops_init: Complete, result=0<6>[   31.385551] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   31.385557] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   31.385565] *** SENSOR_INIT: gc2053 enable=1 ***
[   31.385572] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   31.385578] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   31.385583] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   31.385589] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   31.385597] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   31.385603] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   31.385609] csi_video_s_stream: sd=85f92000, enable=1
[   31.385615] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.385623] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   31.385629] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   31.385635] csi_video_s_stream: Stream ON - CSI state set to 4
[   31.385641] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   31.385648] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   31.385655] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f92400, enable=1 ***
[   31.385661] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   31.385666] *** vic_core_s_stream: STREAM ON ***
[   31.385671] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   31.385677] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   31.385683] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.385691] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   31.385697] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   31.385703] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   31.385708] *** STREAMING: Configuring CPM registers for VIC access ***
[   31.409189] STREAMING: CPM clocks configured for VIC access
[   31.409202] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   31.409209] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   31.409216] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   31.409222] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   31.409228] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   31.409234] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   31.409240] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   31.409246] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   31.409255] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   31.409262] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   31.409269] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   31.409275] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   31.409280] *** VIC unlock: Commands written, checking VIC status register ***
[   31.409287] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   31.409293] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   31.409299] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   31.409304] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   31.409310] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   31.409316] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   31.409392] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   31.409400] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   31.409407] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   31.409414] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   31.409422] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   31.409428] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   31.409436] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   31.409442] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   31.409448] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   31.409454] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   31.409460] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   31.409465] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   31.409471] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   31.409477] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   31.409483] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   31.409490] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   31.409496] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   31.409501] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
m[   31.409507] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   31.409514] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   31.409520] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   31.409528] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   31.409537] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   31.409544] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   31.409549] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   31.409557] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   31.409563] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   31.409568] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   31.409574] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   31.409580] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   31.409586] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   31.409591] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   31.409597] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   31.428052] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=8056c000 ***
[   31.448241] *** VIC IRQ: Got vic_dev=85f92400 ***
[   31.453123] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f92400 ***
[   31.469170] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   31.475247] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   31.485356] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   31.499162] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   31.518435] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   31.526344] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.526358] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4790.000 ms)
[   31.526368] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   31.526378] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 4790.000 ms)
[   31.526392] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.526408] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4790.000 ms)
[   31.526418] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4790.000 ms)
[   31.526433] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.529357] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.529370] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   31.529380] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   31.529389] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   31.529398] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   31.529407] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.529416] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   31.529426] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   31.529434] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   31.529444] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   31.529453] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   31.529462] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   31.529471] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   31.529480] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   31.529489] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.529498] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.529507] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.529516] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.529526] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   31.529534] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   31.529544] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.529553] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   31.529562] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   31.529571] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   31.529580] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   31.529589] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   31.529598] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   31.529608] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   31.529620] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   31.529629] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   31.529638] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   31.529648] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   31.529657] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   31.529666] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.529675] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   31.529684] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   31.529693] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   31.529702] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   31.529711] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   31.529720] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.529730] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   31.529739] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.529748] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   31.529757] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.529766] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   31.529775] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.529784] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.529794] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   31.529803] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
	[   31.529812] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   31.529821] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   31.529830] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   31.529840] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.529849] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   31.529858] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   31.529867] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   31.529876] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   31.529886] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   31.529894] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.529904] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   31.529912] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   31.529922] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   31.529931] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   31.529940] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   31.529949] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.529958] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   31.529967] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.529976] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   31.529986] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.529994] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   31.530004] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.530013] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.530022] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   31.530031] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   31.530040] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   31.530050] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   31.530059] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   31.530068] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.530077] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   31.530086] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   31.530096] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   31.530105] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   31.530114] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   31.530123] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.530132] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   31.530141] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   31.530150] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   31.530160] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   31.530168] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   31.530178] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.530187] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   31.530196] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.530206] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   31.530214] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.530224] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   31.530233] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.530242] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.530252] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   31.530260] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   31.530270] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   31.530279] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   31.530288] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   31.530297] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.530307] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   31.530316] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   31.530325] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   31.530334] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   31.530344] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   31.530352] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.530362] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   31.530370] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   31.530380] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   31.530389] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   31.530398] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   31.530407] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.530416] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   31.530426] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.530435] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   31.530444] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.530453] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   31.530462] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.530472] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.530480] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   31.530490] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   31.530499] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   31.530508] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   31.530517] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   31.530526] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.530686] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4710.000 ms)
[   31.530694] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.530704] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4710.000 ms)
[   31.530872] *** VIC IRQ: About to read reg 0x1e8 ***
[   31.535998] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
root@ing-wyze-cam3-a000 ~# dmesg 
[   31.230310] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   31.230316] tiziano_ae_set_hardware_param: Parameters written to AE1
[   31.230321] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   31.230329] *** system_irq_func_set: Registered handler c0685a84 at index 10 ***
[   31.248151] *** system_irq_func_set: Registered handler c0685b9c at index 27 ***
[   31.258231] *** system_irq_func_set: Registered handler c0685a84 at index 26 ***
[   31.278441] *** system_irq_func_set: Registered handler c0685c84 at index 29 ***
[   31.298665] *** system_irq_func_set: Registered handler c0685c10 at index 28 ***
[   31.306335] *** system_irq_func_set: Registered handler c0685cf8 at index 30 ***
[   31.318611] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 300.000 ms)
[   31.318626] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 300.000 ms)
[   31.320998] *** system_irq_func_set: Registered handler c0685d4c at index 20 ***
[   31.338911] *** system_irq_func_set: Registered handler c0685da0 at index 18 ***
[   31.359123] *** system_irq_func_set: Registered handler c0685df4 at index 31 ***
[   31.366785] *** system_irq_func_set: Registered handler c0685e48 at index 11 ***
[   31.384581] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   31.384604] tiziano_deflicker_expt: Generated 119 LUT entries
[   31.384611] tisp_event_set_cb: Setting callback for event 1
[   31.384618] tisp_event_set_cb: Event 1 callback set to c0685684
[   31.384623] tisp_event_set_cb: Setting callback for event 6
[   31.384630] tisp_event_set_cb: Event 6 callback set to c0684be4
[   31.384635] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   31.384641] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   31.384649] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   31.384656] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   31.384663] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   31.384667] tiziano_awb_init: AWB hardware blocks enabled
[   31.384673] tiziano_gamma_init: Initializing Gamma processing
[   31.384679] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   31.384738] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   31.384743] tiziano_gib_init: Initializing GIB processing
[   31.384749] tiziano_lsc_init: Initializing LSC processing
[   31.384754] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   31.384761] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   31.384767] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   31.384774] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   31.384779] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   31.384836] tiziano_ccm_init: Initializing Color Correction Matrix
[   31.384841] tiziano_ccm_init: Using linear CCM parameters
[   31.384847] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   31.384853] jz_isp_ccm: EV=64, CT=9984
[   31.384859] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   31.384865] cm_control: saturation=128
[   31.384871] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   31.384877] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   31.384882] tiziano_ccm_init: CCM initialized successfully
[   31.384887] tiziano_dmsc_init: Initializing DMSC processing
[   31.384892] tiziano_sharpen_init: Initializing Sharpening
[   31.384897] tiziano_sharpen_init: Using linear sharpening parameters
[   31.384903] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   31.384910] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   31.384915] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   31.384941] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   31.384948] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   31.384953] tiziano_sharpen_init: Sharpening initialized successfully
[   31.384959] tiziano_sdns_init: Initializing SDNS processing
[   31.384967] tiziano_sdns_init: Using linear SDNS parameters
[   31.384973] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   31.384979] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   31.384985] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   31.385017] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   31.385024] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   31.385029] tiziano_sdns_init: SDNS processing initialized successfully
[   31.385036] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   31.385041] tiziano_mdns_init: Using linear MDNS parameters
[   31.385051] tiziano_mdns_init: MDNS processing initialized successfully
[   31.385057] tiziano_clm_init: Initializing CLM processing
[   31.385061] tiziano_dpc_init: Initializing DPC processing
[   31.385067] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   31.385073] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   31.385079] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   31.385085] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   31.385099] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   31.385106] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   31.385111] tiziano_hldc_init: Initializing HLDC processing
[   31.385118] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   31.385124] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   31.385131] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   31.385137] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   31.385145] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   31.385151] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   31.385158] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   31.385165] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   31.385172] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   31.385179] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   31.385185] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   31.385192] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   31.385199] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   31.385204] tiziano_adr_params_refresh: Refreshing ADR parameters
[   31.385210] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   31.385215] tiziano_adr_params_init: Initializing ADR parameter arrays
[   31.385222] tisp_adr_set_params: Writing ADR parameters to registers
[   31.385254] tisp_adr_set_params: ADR parameters written to hardware
[   31.385260] tisp_event_set_cb: Setting callback for event 18
[   31.385266] tisp_event_set_cb: Event 18 callback set to c0685da0
[   31.385272] tisp_event_set_cb: Setting callback for event 2
[   31.385278] tisp_event_set_cb: Event 2 callback set to c0684880
[   31.385283] tiziano_adr_init: ADR processing initialized successfully
[   31.385289] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   31.385295] tiziano_bcsh_init: Initializing BCSH processing
[   31.385299] tiziano_ydns_init: Initializing YDNS processing
[   31.385305] tiziano_rdns_init: Initializing RDNS processing
[   31.385310] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   31.385315] tisp_event_init: Initializing ISP event system
[   31.385322] tisp_event_init: SAFE event system initialized with 20 nodes
[   31.385328] tisp_event_set_cb: Setting callback for event 4
[   31.385334] tisp_event_set_cb: Event 4 callback set to c06848ac
[   31.385340] tisp_event_set_cb: Setting callback for event 5
[   31.385346] tisp_event_set_cb: Event 5 callback set to c0684d74
[   31.385351] tisp_event_set_cb: Setting callback for event 7
[   31.385358] tisp_event_set_cb: Event 7 callback set to c0684940
[   31.385363] tisp_event_set_cb: Setting callback for event 9
[   31.385370] tisp_event_set_cb: Event 9 callback set to c06849c8
[   31.385375] tisp_event_set_cb: Setting callback for event 8
[   31.385381] tisp_event_set_cb: Event 8 callback set to c0684a8c
[   31.385387] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   31.385393] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   31.385399] tisp_param_operate_init: Initializing parameter operations
[   31.385407] tisp_netlink_init: Initializing netlink communication
[   31.385412] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   31.385442] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   31.385455] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   31.385467] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   31.385473] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   31.385479] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   31.385484] tisp_code_create_tuning_node: Device already created, skipping
[   31.385490] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   31.385496] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   31.385502] *** ispcore_core_ops_init: Second tisp_init completed ***
[   31.385507] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   31.385517] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   31.385524] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   31.385529] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   31.385535] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   31.385541] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   31.385545] ispcore_core_ops_init: Complete, result=0<6>[   31.385551] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   31.385557] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   31.385565] *** SENSOR_INIT: gc2053 enable=1 ***
[   31.385572] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   31.385578] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   31.385583] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   31.385589] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   31.385597] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   31.385603] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   31.385609] csi_video_s_stream: sd=85f92000, enable=1
[   31.385615] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.385623] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   31.385629] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   31.385635] csi_video_s_stream: Stream ON - CSI state set to 4
[   31.385641] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   31.385648] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   31.385655] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f92400, enable=1 ***
[   31.385661] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   31.385666] *** vic_core_s_stream: STREAM ON ***
[   31.385671] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   31.385677] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   31.385683] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.385691] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   31.385697] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   31.385703] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   31.385708] *** STREAMING: Configuring CPM registers for VIC access ***
[   31.409189] STREAMING: CPM clocks configured for VIC access
[   31.409202] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   31.409209] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   31.409216] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   31.409222] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   31.409228] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   31.409234] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   31.409240] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   31.409246] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   31.409255] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   31.409262] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   31.409269] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   31.409275] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   31.409280] *** VIC unlock: Commands written, checking VIC status register ***
[   31.409287] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   31.409293] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   31.409299] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   31.409304] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   31.409310] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   31.409316] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   31.409392] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   31.409400] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   31.409407] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   31.409414] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   31.409422] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   31.409428] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   31.409436] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   31.409442] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   31.409448] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   31.409454] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   31.409460] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   31.409465] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   31.409471] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   31.409477] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   31.409483] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   31.409490] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   31.409496] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   31.409501] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   31.409507] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   31.409514] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   31.409520] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   31.409528] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   31.409537] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   31.409544] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   31.409549] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   31.409557] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   31.409563] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   31.409568] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   31.409574] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   31.409580] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   31.409586] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   31.409591] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   31.409597] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   31.428052] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=8056c000 ***
[   31.448241] *** VIC IRQ: Got vic_dev=85f92400 ***
[   31.453123] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f92400 ***
[   31.469170] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   31.475247] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   31.485356] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   31.499162] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   31.518435] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   31.526344] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.526358] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4790.000 ms)
[   31.526368] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   31.526378] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 4790.000 ms)
[   31.526392] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.526408] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4790.000 ms)
[   31.526418] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4790.000 ms)
[   31.526433] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.529357] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.529370] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   31.529380] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   31.529389] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   31.529398] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   31.529407] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.529416] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   31.529426] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   31.529434] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   31.529444] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   31.529453] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   31.529462] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   31.529471] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   31.529480] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   31.529489] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.529498] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.529507] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.529516] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.529526] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   31.529534] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   31.529544] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.529553] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   31.529562] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   31.529571] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   31.529580] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   31.529589] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   31.529598] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   31.529608] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   31.529620] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   31.529629] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   31.529638] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   31.529648] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   31.529657] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   31.529666] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.529675] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   31.529684] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   31.529693] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   31.529702] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   31.529711] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   31.529720] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.529730] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   31.529739] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.529748] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   31.529757] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.529766] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   31.529775] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.529784] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.529794] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   31.529803] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   31.529812] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   31.529821] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   31.529830] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   31.529840] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.529849] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   31.529858] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   31.529867] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   31.529876] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   31.529886] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   31.529894] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.529904] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   31.529912] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   31.529922] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   31.529931] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   31.529940] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   31.529949] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.529958] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   31.529967] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.529976] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   31.529986] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.529994] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   31.530004] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.530013] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.530022] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   31.530031] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   31.530040] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   31.530050] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   31.530059] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   31.530068] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.530077] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   31.530086] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   31.530096] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   31.530105] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   31.530114] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   31.530123] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.530132] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   31.530141] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   31.530150] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   31.530160] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   31.530168] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   31.530178] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.530187] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   31.530196] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.530206] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   31.530214] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.530224] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   31.530233] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.530242] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.530252] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   31.530260] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   31.530270] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   31.530279] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   31.530288] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   31.530297] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.530307] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   31.530316] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   31.530325] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   31.530334] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   31.530344] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   31.530352] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.530362] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   31.530370] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   31.530380] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   31.530389] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   31.530398] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   31.530407] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.530416] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   31.530426] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.530435] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   31.530444] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.530453] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   31.530462] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.530472] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.530480] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   31.530490] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   31.530499] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   31.530508] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   31.530517] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   31.530526] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.530686] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4710.000 ms)
[   31.530694] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.530704] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4710.000 ms)
[   31.530872] *** VIC IRQ: About to read reg 0x1e8 ***
[   31.535998] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   31.559182] *** VIC IRQ: About to read reg 0x1e0 ***
[   31.569166] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   31.574014] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   31.589114] *** VIC IRQ: Read v1_10 = 0x0 ***
[   31.599212] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   31.605492] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   31.628173] *** VIC IRQ: Register writes completed ***
[   31.639186] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   31.651380] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   31.664632] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   31.679169] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   31.697960] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   31.697970] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   31.697978] *** VIC FRAME DONE: Frame completion signaled ***
[   31.697986] *** VIC TEST 2: Manual frame done function returned -1066704004 ***
[   31.697992] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   31.697998] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   31.698004] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   31.698012] ispvic_frame_channel_qbuf: arg1=85f92400, arg2=  (null)
[   31.698019] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   31.698025] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   31.698031] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   31.698038] ispvic_frame_channel_s_stream: arg1=85f92400, arg2=1
[   31.698044] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f92400
[   31.698050] ispvic_frame_channel_s_stream[2489]: streamon
[   31.698056] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   31.698062] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   31.698068] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   31.698074] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   31.698081] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   31.698086] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   31.698094] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   31.698100] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   31.698106] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   31.698111] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   31.698116] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   31.698123] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   31.698130] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   31.698138] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   31.698146] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   31.698153] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   31.698161] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   31.698167] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   31.698172] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   31.698178] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   31.698185] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   31.698191] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   31.698196] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   31.698203] ispvic_frame_channel_qbuf: arg1=85f92400, arg2=  (null)
[   31.698208] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   31.698220] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[   31.698228] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b ***
[   31.698290] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   31.698300] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   31.698307] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   31.698316] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   31.698322] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   31.698328] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   31.698334] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   31.698340] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   31.698350] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   31.698356] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   31.699390] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   31.699396] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   31.699402] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   31.699408] tx_vic_enable_irq: VIC interrupts already enabled
[   31.699414] *** tx_vic_enable_irq: completed successfully ***
[   31.699419] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   31.699425] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   31.699431] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   31.699438] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   31.699445] *** vin_s_stream: SAFE implementation - sd=85ffac00, enable=1 ***
[   31.699452] vin_s_stream: VIN state = 3, enable = 1
[   31.699458] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.699466] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   31.699473] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   31.699479] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   31.699485] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   31.699490] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   31.699497] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   31.699504] gc2053: s_stream called with enable=1
[   31.699512] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.699518] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.699524] gc2053: About to write streaming registers for interface 1
[   31.699530] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.699540] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   31.699858] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.699866] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.699874] sensor_write: reg=0x3e val=0x91, client=855c1e00, adapter=i2c0, addr=0x37
[   31.700192] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.700200] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.700206] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.700213] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.700219] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.700225] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.700231] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   31.700238] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   31.700244] gc2053: s_stream called with enable=1
[   31.700250] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.700256] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.700262] gc2053: About to write streaming registers for interface 1
[   31.700268] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.700277] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   31.700588] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.700596] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.700604] sensor_write: reg=0x3e val=0x91, client=855c1e00, adapter=i2c0, addr=0x37
[   31.700917] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.700924] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.700930] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.700937] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.700943] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.700948] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.700954] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   31.700992] ISP IOCTL: cmd=0x800456d0 arg=0x7f953680
[   31.701000] TX_ISP_VIDEO_LINK_SETUP: config=0
[   31.701006] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   31.701012] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   31.701019] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   31.701025] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   31.701032] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   31.701038] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   31.701044] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   31.701050] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   31.701057] csi_video_s_stream: sd=85f92000, enable=1
[   31.701062] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.701070] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   31.701076] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   31.701082] csi_video_s_stream: Stream ON - CSI state set to 4
[   31.701088] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f92400, enable=1 ***
[   31.701094] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   31.701100] *** vic_core_s_stream: STREAM ON ***
[   31.701105] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   31.701112] *** vin_s_stream: SAFE implementation - sd=85ffac00, enable=1 ***
[   31.701118] vin_s_stream: VIN state = 4, enable = 1
[   31.701123] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.701130] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   31.701136] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   31.701142] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   31.701148] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   31.701154] gc2053: s_stream called with enable=1
[   31.701160] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.701166] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.701172] gc2053: About to write streaming registers for interface 1
[   31.701178] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.701187] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   31.701500] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.701507] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.701516] sensor_write: reg=0x3e val=0x91, client=855c1e00, adapter=i2c0, addr=0x37
[   31.701832] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.701838] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.701845] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.701851] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.701857] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.701863] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.701870] gc2053: s_stream called with enable=1
[   31.701876] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.701882] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.701888] gc2053: About to write streaming registers for interface 1
[   31.701894] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.701902] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   31.702216] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.702223] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.702232] sensor_write: reg=0x3e val=0x91, client=855c1e00, adapter=i2c0, addr=0x37
[   31.702544] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.702552] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.702558] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.702564] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.702570] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.702576] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.737127] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 4910.000 ms)
[   32.208245] ISP M0 device open called from pid 2376
[   32.208278] *** REFERENCE DRIVER IMPLEMENTATION ***
[   32.208286] ISP M0 tuning buffer allocated: 82088000 (size=0x500c, aligned)
[   32.208293] tisp_par_ioctl global variable set: 82088000
[   32.208344] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[INFO:Opus.cpp]: Encoder bitrate: 40000
[   32.208352] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   32.208358] isp_core_tuning_init: Initializing tuning data structure
[   32.208377] isp_core_tuning_init: Tuning data structure initialized at 820d8000
[   32.208383] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   32.208389] *** SAFE: mode_flag properly initialized using struct member access ***
[   32.208395] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 820d8000
[   32.208401] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   32.208407] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   32.208413] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.208421] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.208427] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.208433] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.208438] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.208461] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   32.208469] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   32.208475] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   32.208483] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   32.208489] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   32.208496] CRITICAL: Cannot access saturation field at 820d8024 - PREVENTING BadVA CRASH
[   32.208859] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.208871] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   32.208879] Set control: cmd=0x980901 value=128
[   32.208941] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.208949] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   32.208955] Set control: cmd=0x98091b value=128
[   32.209012] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.209019] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   32.209026] Set control: cmd=0x980902 value=128
[   32.209033] tisp_bcsh_saturation: saturation=128
[   32.209037] tiziano_bcsh_update: Updating BCSH parameters
[   32.209045]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   32.209051] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   32.209106] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.209114] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   32.209121] Set control: cmd=0x980900 value=128
[   32.211110] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.211160] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   32.211168] Set control: cmd=0x980901 value=128
[   32.211313] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.211323] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   32.211330] Set control: cmd=0x98091b value=128
[   32.211456] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.211466] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   32.211473] Set control: cmd=0x980902 value=128
[   32.211479] tisp_bcsh_saturation: saturation=128
[   32.211484] tiziano_bcsh_update: Updating BCSH parameters
[   32.211491]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   32.211497] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   32.211616] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.211625] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   32.211632] Set control: cmd=0x980900 value=128
[   32.211761] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.211771] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.211777] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.211909] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.211918] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.211924] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.212043] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.212052] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   32.212059] Set control: cmd=0x980914 value=0
[   32.212173] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.212183] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   32.212189] Set control: cmd=0x980915 value=0
[   32.212304] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.212312] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.212318] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.212447] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   32.212457] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   32.212465] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   32.212472] csi_video_s_stream: sd=85f92000, enable=0
[   32.212477] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.212487] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   32.212493] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   32.212499] csi_video_s_stream: Stream OFF - CSI state set to 3
[   32.212507] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f92400, enable=0 ***
[   32.212513] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   32.212518] *** vic_core_s_stream: STREAM OFF ***
[   32.212523] vic_core_s_stream: Stream OFF - state 4 -> 3
[   32.212530] *** vin_s_stream: SAFE implementation - sd=85ffac00, enable=0 ***
[   32.212537] vin_s_stream: VIN state = 4, enable = 0
[   32.212541] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.212549] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   32.212555] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   32.212561] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   32.212567] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   32.212575] gc2053: s_stream called with enable=0
[   32.212581] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   32.212588] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   32.212594] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   32.212603] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   32.212925] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.212934] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.212943] sensor_write: reg=0x3e val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   32.213619] sensor_write: reg=0x3e val=0x00 SUCCESS
[   32.213629] sensor_write_array: reg[2] 0x3e=0x00 OK
[   32.213636] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.213643] gc2053: Sensor hardware streaming stopped
[   32.213649] gc2053: s_stream called with enable=0
[   32.213656] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   32.213662] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   32.213667] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   32.213677] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   32.213991] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.213997] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.214006] sensor_write: reg=0x3e val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   32.217096] sensor_write: reg=0x3e val=0x00 SUCCESS
[   32.217109] sensor_write_array: reg[2] 0x3e=0x00 OK
[   32.217116] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.217123] gc2053: Sensor hardware streaming stopped
[   32.217139] ISP IOCTL: cmd=0x800456d1 arg=0x7f953680
[   32.217146] tx_isp_video_link_destroy: Destroying links for config 0
[   32.217154] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   32.217163] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.217170] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   32.217177] Set control: cmd=0x8000164 value=1
[   32.217185] ISP IOCTL: cmd=0x800456d0 arg=0x7f953680
[   32.217191] TX_ISP_VIDEO_LINK_SETUP: config=0
[   32.217197] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   32.217202] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   32.217209] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   32.217215] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   32.217221] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   32.217227] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   32.217235] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   32.217241] *** tx_isp_video_link_stream: All activate_module calls complete ***
d[INFO:WS.cpp]: Server started on port 8089
[   32.217247] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   32.217254] csi_video_s_stream: sd=85f92000, enable=1
[   32.217260] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.217268] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   32.217275] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   32.217281] csi_video_s_stream: Stream ON - CSI state set to 4
[   32.217287] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f92400, enable=1 ***
[   32.217294] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   32.217299] *** vic_core_s_stream: STREAM ON ***
[   32.217304] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   32.217310] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   32.217316] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.217323] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   32.217329] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   32.217335] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   32.217341] *** STREAMING: Configuring CPM registers for VIC access ***
[   32.217456] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.217465] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.217471] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.217477] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.217482] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.239190] STREAMING: CPM clocks configured for VIC access
[   32.239204] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   32.239211] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   32.239217] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   32.239223] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   32.239230] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   32.239236] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   32.239241] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   32.239247] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   32.239256] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   32.239263] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   32.239270] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   32.239275] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   32.239281] *** VIC unlock: Commands written, checking VIC status register ***
[   32.239287] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   32.239293] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   32.239299] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   32.239305] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   32.239310] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   32.239316] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   32.239391] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   32.239399] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   32.239405] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   32.239413] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   32.239419] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   32.239426] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   32.239432] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   32.239438] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   32.239444] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   32.239450] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   32.239455] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   32.239461] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   32.239467] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   32.239473] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   32.239479] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   32.239485] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   32.239491] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   32.239497] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   32.239504] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   32.239510] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   32.239518] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   32.239527] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   32.239533] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   32.239539] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   32.239546] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   32.239552] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   32.239558] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   32.239563] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   32.239569] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   32.239575] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   32.239580] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   32.239586] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   32.257879] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=8056c000 ***
[   32.278067] *** VIC IRQ: Got vic_dev=85f92400 ***
[   32.282947] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f92400 ***
[   32.299160] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   32.305237] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   32.313116] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 580.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[   31.385683] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.385691] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   31.385697] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   31.385703] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   31.385708] *** STREAMING: Configuring CPM registers for VIC access ***
[   31.409189] STREAMING: CPM clocks configured for VIC access
[   31.409202] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   31.409209] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   31.409216] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   31.409222] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   31.409228] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   31.409234] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   31.409240] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   31.409246] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   31.409255] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   31.409262] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   31.409269] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   31.409275] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   31.409280] *** VIC unlock: Commands written, checking VIC status register ***
[   31.409287] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   31.409293] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   31.409299] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   31.409304] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   31.409310] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   31.409316] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   31.409392] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   31.409400] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   31.409407] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   31.409414] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   31.409422] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   31.409428] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   31.409436] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   31.409442] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   31.409448] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   31.409454] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   31.409460] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   31.409465] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   31.409471] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   31.409477] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   31.409483] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   31.409490] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   31.409496] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   31.409501] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   31.409507] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   31.409514] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   31.409520] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   31.409528] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   31.409537] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   31.409544] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   31.409549] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   31.409557] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   31.409563] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   31.409568] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   31.409574] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   31.409580] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   31.409586] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   31.409591] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   31.409597] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   31.428052] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=8056c000 ***
[   31.448241] *** VIC IRQ: Got vic_dev=85f92400 ***
[   31.453123] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f92400 ***
[   31.469170] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   31.475247] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   31.485356] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   31.499162] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   31.518435] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   31.526344] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.526358] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4790.000 ms)
[   31.526368] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   31.526378] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 4790.000 ms)
[   31.526392] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.526408] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4790.000 ms)
[   31.526418] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4790.000 ms)
[   31.526433] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.529357] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.529370] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   31.529380] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   31.529389] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   31.529398] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   31.529407] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.529416] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   31.529426] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   31.529434] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   31.529444] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   31.529453] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   31.529462] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   31.529471] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   31.529480] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   31.529489] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.529498] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.529507] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.529516] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.529526] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   31.529534] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   31.529544] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.529553] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   31.529562] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   31.529571] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   31.529580] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   31.529589] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   31.529598] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   31.529608] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   31.529620] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   31.529629] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   31.529638] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   31.529648] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   31.529657] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   31.529666] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.529675] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   31.529684] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   31.529693] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   31.529702] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   31.529711] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   31.529720] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.529730] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   31.529739] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.529748] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   31.529757] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.529766] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   31.529775] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.529784] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.529794] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   31.529803] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   31.529812] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   31.529821] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   31.529830] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   31.529840] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.529849] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   31.529858] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   31.529867] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   31.529876] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   31.529886] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   31.529894] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.529904] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   31.529912] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   31.529922] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   31.529931] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   31.529940] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   31.529949] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.529958] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   31.529967] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.529976] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   31.529986] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.529994] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   31.530004] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.530013] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.530022] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   31.530031] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   31.530040] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   31.530050] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   31.530059] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   31.530068] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.530077] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   31.530086] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   31.530096] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   31.530105] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   31.530114] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   31.530123] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.530132] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   31.530141] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   31.530150] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   31.530160] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   31.530168] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   31.530178] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.530187] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   31.530196] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.530206] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   31.530214] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.530224] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   31.530233] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.530242] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.530252] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   31.530260] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   31.530270] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   31.530279] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   31.530288] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   31.530297] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.530307] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   31.530316] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   31.530325] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   31.530334] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   31.530344] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   31.530352] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.530362] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   31.530370] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   31.530380] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   31.530389] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   31.530398] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   31.530407] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   31.530416] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   31.530426] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.530435] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   31.530444] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.530453] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   31.530462] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   31.530472] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.530480] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   31.530490] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   31.530499] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   31.530508] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   31.530517] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   31.530526] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.530686] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4710.000 ms)
[   31.530694] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.530704] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4710.000 ms)
[   31.530872] *** VIC IRQ: About to read reg 0x1e8 ***
[   31.535998] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   31.559182] *** VIC IRQ: About to read reg 0x1e0 ***
[   31.569166] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   31.574014] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   31.589114] *** VIC IRQ: Read v1_10 = 0x0 ***
[   31.599212] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   31.605492] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   31.628173] *** VIC IRQ: Register writes completed ***
[   31.639186] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   31.651380] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   31.664632] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   31.679169] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   31.697960] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   31.697970] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   31.697978] *** VIC FRAME DONE: Frame completion signaled ***
[   31.697986] *** VIC TEST 2: Manual frame done function returned -1066704004 ***
[   31.697992] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   31.697998] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   31.698004] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   31.698012] ispvic_frame_channel_qbuf: arg1=85f92400, arg2=  (null)
[   31.698019] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   31.698025] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   31.698031] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   31.698038] ispvic_frame_channel_s_stream: arg1=85f92400, arg2=1
[   31.698044] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f92400
[   31.698050] ispvic_frame_channel_s_stream[2489]: streamon
[   31.698056] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   31.698062] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   31.698068] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   31.698074] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   31.698081] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   31.698086] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   31.698094] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   31.698100] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   31.698106] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   31.698111] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   31.698116] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   31.698123] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   31.698130] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   31.698138] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   31.698146] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   31.698153] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   31.698161] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   31.698167] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   31.698172] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   31.698178] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   31.698185] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   31.698191] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   31.698196] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   31.698203] ispvic_frame_channel_qbuf: arg1=85f92400, arg2=  (null)
[   31.698208] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   31.698220] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[   31.698228] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b ***
[   31.698290] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   31.698300] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   31.698307] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   31.698316] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   31.698322] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   31.698328] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   31.698334] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   31.698340] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   31.698350] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   31.698356] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   31.699390] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   31.699396] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   31.699402] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   31.699408] tx_vic_enable_irq: VIC interrupts already enabled
[   31.699414] *** tx_vic_enable_irq: completed successfully ***
[   31.699419] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   31.699425] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   31.699431] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   31.699438] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   31.699445] *** vin_s_stream: SAFE implementation - sd=85ffac00, enable=1 ***
[   31.699452] vin_s_stream: VIN state = 3, enable = 1
[   31.699458] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.699466] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   31.699473] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   31.699479] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   31.699485] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   31.699490] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   31.699497] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   31.699504] gc2053: s_stream called with enable=1
[   31.699512] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.699518] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.699524] gc2053: About to write streaming registers for interface 1
[   31.699530] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.699540] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   31.699858] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.699866] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.699874] sensor_write: reg=0x3e val=0x91, client=855c1e00, adapter=i2c0, addr=0x37
[   31.700192] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.700200] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.700206] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.700213] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.700219] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.700225] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.700231] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   31.700238] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   31.700244] gc2053: s_stream called with enable=1
[   31.700250] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.700256] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.700262] gc2053: About to write streaming registers for interface 1
[   31.700268] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.700277] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   31.700588] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.700596] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.700604] sensor_write: reg=0x3e val=0x91, client=855c1e00, adapter=i2c0, addr=0x37
[   31.700917] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.700924] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.700930] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.700937] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.700943] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.700948] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.700954] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   31.700992] ISP IOCTL: cmd=0x800456d0 arg=0x7f953680
[   31.701000] TX_ISP_VIDEO_LINK_SETUP: config=0
[   31.701006] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   31.701012] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   31.701019] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   31.701025] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   31.701032] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   31.701038] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   31.701044] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   31.701050] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   31.701057] csi_video_s_stream: sd=85f92000, enable=1
[   31.701062] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.701070] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   31.701076] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   31.701082] csi_video_s_stream: Stream ON - CSI state set to 4
[   31.701088] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f92400, enable=1 ***
[   31.701094] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   31.701100] *** vic_core_s_stream: STREAM ON ***
[   31.701105] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   31.701112] *** vin_s_stream: SAFE implementation - sd=85ffac00, enable=1 ***
[   31.701118] vin_s_stream: VIN state = 4, enable = 1
[   31.701123] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.701130] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   31.701136] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   31.701142] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   31.701148] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   31.701154] gc2053: s_stream called with enable=1
[   31.701160] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.701166] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.701172] gc2053: About to write streaming registers for interface 1
[   31.701178] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.701187] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   31.701500] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.701507] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.701516] sensor_write: reg=0x3e val=0x91, client=855c1e00, adapter=i2c0, addr=0x37
[   31.701832] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.701838] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.701845] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.701851] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.701857] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.701863] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.701870] gc2053: s_stream called with enable=1
[   31.701876] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.701882] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.701888] gc2053: About to write streaming registers for interface 1
[   31.701894] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.701902] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   31.702216] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.702223] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.702232] sensor_write: reg=0x3e val=0x91, client=855c1e00, adapter=i2c0, addr=0x37
[   31.702544] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.702552] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.702558] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.702564] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.702570] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.702576] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.737127] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 4910.000 ms)
[   32.208245] ISP M0 device open called from pid 2376
[   32.208278] *** REFERENCE DRIVER IMPLEMENTATION ***
[   32.208286] ISP M0 tuning buffer allocated: 82088000 (size=0x500c, aligned)
[   32.208293] tisp_par_ioctl global variable set: 82088000
[   32.208344] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   32.208352] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   32.208358] isp_core_tuning_init: Initializing tuning data structure
[   32.208377] isp_core_tuning_init: Tuning data structure initialized at 820d8000
[   32.208383] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   32.208389] *** SAFE: mode_flag properly initialized using struct member access ***
[   32.208395] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 820d8000
[   32.208401] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   32.208407] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   32.208413] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.208421] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.208427] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.208433] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.208438] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.208461] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   32.208469] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   32.208475] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   32.208483] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   32.208489] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   32.208496] CRITICAL: Cannot access saturation field at 820d8024 - PREVENTING BadVA CRASH
[   32.208859] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.208871] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   32.208879] Set control: cmd=0x980901 value=128
[   32.208941] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.208949] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   32.208955] Set control: cmd=0x98091b value=128
[   32.209012] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.209019] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   32.209026] Set control: cmd=0x980902 value=128
[   32.209033] tisp_bcsh_saturation: saturation=128
[   32.209037] tiziano_bcsh_update: Updating BCSH parameters
[   32.209045]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   32.209051] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   32.209106] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.209114] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   32.209121] Set control: cmd=0x980900 value=128
[   32.211110] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.211160] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   32.211168] Set control: cmd=0x980901 value=128
[   32.211313] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.211323] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   32.211330] Set control: cmd=0x98091b value=128
[   32.211456] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.211466] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   32.211473] Set control: cmd=0x980902 value=128
[   32.211479] tisp_bcsh_saturation: saturation=128
[   32.211484] tiziano_bcsh_update: Updating BCSH parameters
[   32.211491]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   32.211497] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   32.211616] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.211625] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   32.211632] Set control: cmd=0x980900 value=128
[   32.211761] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.211771] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.211777] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.211909] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.211918] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.211924] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.212043] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.212052] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   32.212059] Set control: cmd=0x980914 value=0
[   32.212173] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.212183] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   32.212189] Set control: cmd=0x980915 value=0
[   32.212304] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.212312] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.212318] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.212447] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   32.212457] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   32.212465] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   32.212472] csi_video_s_stream: sd=85f92000, enable=0
[   32.212477] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.212487] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   32.212493] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   32.212499] csi_video_s_stream: Stream OFF - CSI state set to 3
[   32.212507] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f92400, enable=0 ***
[   32.212513] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   32.212518] *** vic_core_s_stream: STREAM OFF ***
[   32.212523] vic_core_s_stream: Stream OFF - state 4 -> 3
[   32.212530] *** vin_s_stream: SAFE implementation - sd=85ffac00, enable=0 ***
[   32.212537] vin_s_stream: VIN state = 4, enable = 0
[   32.212541] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.212549] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   32.212555] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   32.212561] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   32.212567] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   32.212575] gc2053: s_stream called with enable=0
[   32.212581] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   32.212588] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   32.212594] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   32.212603] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   32.212925] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.212934] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.212943] sensor_write: reg=0x3e val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   32.213619] sensor_write: reg=0x3e val=0x00 SUCCESS
[   32.213629] sensor_write_array: reg[2] 0x3e=0x00 OK
[   32.213636] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.213643] gc2053: Sensor hardware streaming stopped
[   32.213649] gc2053: s_stream called with enable=0
[   32.213656] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   32.213662] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   32.213667] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   32.213677] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   32.213991] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.213997] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.214006] sensor_write: reg=0x3e val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   32.217096] sensor_write: reg=0x3e val=0x00 SUCCESS
[   32.217109] sensor_write_array: reg[2] 0x3e=0x00 OK
[   32.217116] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.217123] gc2053: Sensor hardware streaming stopped
[   32.217139] ISP IOCTL: cmd=0x800456d1 arg=0x7f953680
[   32.217146] tx_isp_video_link_destroy: Destroying links for config 0
[   32.217154] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   32.217163] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.217170] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   32.217177] Set control: cmd=0x8000164 value=1
[   32.217185] ISP IOCTL: cmd=0x800456d0 arg=0x7f953680
[   32.217191] TX_ISP_VIDEO_LINK_SETUP: config=0
[   32.217197] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   32.217202] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   32.217209] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   32.217215] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   32.217221] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   32.217227] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   32.217235] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   32.217241] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   32.217247] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   32.217254] csi_video_s_stream: sd=85f92000, enable=1
[   32.217260] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.217268] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   32.217275] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   32.217281] csi_video_s_stream: Stream ON - CSI state set to 4
[   32.217287] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f92400, enable=1 ***
[   32.217294] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   32.217299] *** vic_core_s_stream: STREAM ON ***
[   32.217304] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   32.217310] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   32.217316] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.217323] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   32.217329] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   32.217335] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   32.217341] *** STREAMING: Configuring CPM registers for VIC access ***
[   32.217456] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.217465] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.217471] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.217477] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.217482] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.239190] STREAMING: CPM clocks configured for VIC access
[   32.239204] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   32.239211] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   32.239217] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   32.239223] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   32.239230] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   32.239236] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   32.239241] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   32.239247] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   32.239256] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   32.239263] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   32.239270] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   32.239275] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   32.239281] *** VIC unlock: Commands written, checking VIC status register ***
[   32.239287] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   32.239293] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   32.239299] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   32.239305] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   32.239310] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   32.239316] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   32.239391] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   32.239399] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   32.239405] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   32.239413] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   32.239419] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   32.239426] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   32.239432] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   32.239438] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   32.239444] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   32.239450] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   32.239455] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   32.239461] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   32.239467] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   32.239473] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   32.239479] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   32.239485] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   32.239491] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   32.239497] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   32.239504] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   32.239510] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   32.239518] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   32.239527] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   32.239533] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   32.239539] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   32.239546] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   32.239552] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   32.239558] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   32.239563] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   32.239569] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   32.239575] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   32.239580] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   32.239586] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   32.257879] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=8056c000 ***
[   32.278067] *** VIC IRQ: Got vic_dev=85f92400 ***
[   32.282947] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f92400 ***
[   32.299160] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   32.305237] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   32.313116] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 580.000 ms)
[   32.319174] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   32.339421] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   32.358461] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   32.368556] *** VIC IRQ: About to read reg 0x1e8 ***
[   32.378665] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   32.398871] *** VIC IRQ: About to read reg 0x1e0 ***
[   32.405157] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   32.419165] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   32.424163] *** VIC IRQ: Read v1_10 = 0x0 ***
[   32.428649] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   32.442019] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   32.458633] *** VIC IRQ: Register writes completed ***
[   32.468744] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   32.488942] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   32.495169] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   32.509175] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   32.527968] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   32.527978] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   32.527986] *** VIC FRAME DONE: Frame completion signaled ***
[   32.527993] *** VIC TEST 2: Manual frame done function returned -1066704004 ***
[   32.527999] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   32.528005] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   32.528011] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   32.528020] ispvic_frame_channel_qbuf: arg1=85f92400, arg2=  (null)
[   32.528026] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   32.528032] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   32.528038] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   32.528045] ispvic_frame_channel_s_stream: arg1=85f92400, arg2=1
[   32.528051] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f92400
[   32.528057] ispvic_frame_channel_s_stream[2489]: streamon
[   32.528064] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   32.528070] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   32.528075] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   32.528081] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   32.528088] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   32.528094] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   32.528101] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   32.528107] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   32.528113] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   32.528118] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   32.528124] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   32.528131] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   32.528138] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   32.528146] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   32.528153] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   32.528161] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   32.528169] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   32.528175] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   32.528180] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   32.528186] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   32.528193] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   32.528199] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   32.528204] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   32.528211] ispvic_frame_channel_qbuf: arg1=85f92400, arg2=  (null)
[   32.528216] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   32.528227] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[   32.528235] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b ***
[   32.528297] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   32.528308] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   32.528315] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   32.528324] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   32.528330] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   32.528335] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   32.528342] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   32.528347] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   32.528358] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   32.528364] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   32.529399] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   32.529406] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   32.529411] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   32.529417] tx_vic_enable_irq: VIC interrupts already enabled
[   32.529423] *** tx_vic_enable_irq: completed successfully ***
[   32.529428] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   32.529433] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   32.529441] *** vin_s_stream: SAFE implementation - sd=85ffac00, enable=1 ***
[   32.529448] vin_s_stream: VIN state = 3, enable = 1
[   32.529454] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.529463] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   32.529469] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   32.529475] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   32.529481] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   32.529489] gc2053: s_stream called with enable=1
[   32.529497] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   32.529503] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   32.529509] gc2053: About to write streaming registers for interface 1
[   32.529515] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   32.529525] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   32.529843] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.529851] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.529859] sensor_write: reg=0x3e val=0x91, client=855c1e00, adapter=i2c0, addr=0x37
[   32.530179] sensor_write: reg=0x3e val=0x91 SUCCESS
[   32.530186] sensor_write_array: reg[2] 0x3e=0x91 OK
[   32.530193] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.530199] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   32.530205] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   32.530211] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   32.530217] gc2053: s_stream called with enable=1
[   32.530224] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   32.530230] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   32.530236] gc2053: About to write streaming registers for interface 1
[   32.530242] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   32.530251] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   32.530565] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.530572] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.530580] sensor_write: reg=0x3e val=0x91, client=855c1e00, adapter=i2c0, addr=0x37
[   32.530893] sensor_write: reg=0x3e val=0x91 SUCCESS
[   32.530901] sensor_write_array: reg[2] 0x3e=0x91 OK
[   32.530907] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.530913] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   32.530919] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   32.530925] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   32.531163] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.531174] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   32.531181] Set control: cmd=0x980918 value=2
[   32.531322] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.531332] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.531338] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.531469] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.531478] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.531484] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.531609] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.531617] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.531623] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.531731] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.531739] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.531745] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.531894] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.531904] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.531909] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.532031] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.532041] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.532046] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.532168] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.532177] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.532182] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.538112] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.538125] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.538131] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.538425] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.538435] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.538441] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.538576] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.538585] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.538591] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.546959] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 230.000 ms)
[   32.812547] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   32.812559] codec_codec_ctl: set sample rate...
[   32.812691] codec_codec_ctl: set device...
warn: shm_init,53shm init already
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
dmset jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# dmesg 
[   31.699485] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   31.699490] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   31.699497] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   31.699504] gc2053: s_stream called with enable=1
[   31.699512] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.699518] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.699524] gc2053: About to write streaming registers for interface 1
[   31.699530] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.699540] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   31.699858] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.699866] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.699874] sensor_write: reg=0x3e val=0x91, client=855c1e00, adapter=i2c0, addr=0x37
[   31.700192] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.700200] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.700206] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.700213] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.700219] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.700225] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.700231] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   31.700238] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   31.700244] gc2053: s_stream called with enable=1
[   31.700250] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.700256] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.700262] gc2053: About to write streaming registers for interface 1
[   31.700268] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.700277] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   31.700588] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.700596] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.700604] sensor_write: reg=0x3e val=0x91, client=855c1e00, adapter=i2c0, addr=0x37
[   31.700917] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.700924] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.700930] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.700937] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.700943] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.700948] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.700954] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   31.700992] ISP IOCTL: cmd=0x800456d0 arg=0x7f953680
[   31.701000] TX_ISP_VIDEO_LINK_SETUP: config=0
[   31.701006] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   31.701012] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   31.701019] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   31.701025] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   31.701032] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   31.701038] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   31.701044] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   31.701050] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   31.701057] csi_video_s_stream: sd=85f92000, enable=1
[   31.701062] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.701070] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   31.701076] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   31.701082] csi_video_s_stream: Stream ON - CSI state set to 4
[   31.701088] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f92400, enable=1 ***
[   31.701094] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   31.701100] *** vic_core_s_stream: STREAM ON ***
[   31.701105] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   31.701112] *** vin_s_stream: SAFE implementation - sd=85ffac00, enable=1 ***
[   31.701118] vin_s_stream: VIN state = 4, enable = 1
[   31.701123] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.701130] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   31.701136] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   31.701142] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   31.701148] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   31.701154] gc2053: s_stream called with enable=1
[   31.701160] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.701166] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.701172] gc2053: About to write streaming registers for interface 1
[   31.701178] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.701187] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   31.701500] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.701507] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.701516] sensor_write: reg=0x3e val=0x91, client=855c1e00, adapter=i2c0, addr=0x37
[   31.701832] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.701838] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.701845] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.701851] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.701857] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.701863] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.701870] gc2053: s_stream called with enable=1
[   31.701876] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   31.701882] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.701888] gc2053: About to write streaming registers for interface 1
[   31.701894] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.701902] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   31.702216] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.702223] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.702232] sensor_write: reg=0x3e val=0x91, client=855c1e00, adapter=i2c0, addr=0x37
[   31.702544] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.702552] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.702558] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.702564] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.702570] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.702576] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.737127] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 4910.000 ms)
[   32.208245] ISP M0 device open called from pid 2376
[   32.208278] *** REFERENCE DRIVER IMPLEMENTATION ***
[   32.208286] ISP M0 tuning buffer allocated: 82088000 (size=0x500c, aligned)
[   32.208293] tisp_par_ioctl global variable set: 82088000
[   32.208344] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   32.208352] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   32.208358] isp_core_tuning_init: Initializing tuning data structure
[   32.208377] isp_core_tuning_init: Tuning data structure initialized at 820d8000
[   32.208383] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   32.208389] *** SAFE: mode_flag properly initialized using struct member access ***
[   32.208395] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 820d8000
[   32.208401] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   32.208407] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   32.208413] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.208421] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.208427] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.208433] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.208438] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.208461] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   32.208469] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   32.208475] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   32.208483] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   32.208489] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   32.208496] CRITICAL: Cannot access saturation field at 820d8024 - PREVENTING BadVA CRASH
[   32.208859] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.208871] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   32.208879] Set control: cmd=0x980901 value=128
[   32.208941] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.208949] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   32.208955] Set control: cmd=0x98091b value=128
[   32.209012] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.209019] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   32.209026] Set control: cmd=0x980902 value=128
[   32.209033] tisp_bcsh_saturation: saturation=128
[   32.209037] tiziano_bcsh_update: Updating BCSH parameters
[   32.209045]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   32.209051] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   32.209106] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.209114] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   32.209121] Set control: cmd=0x980900 value=128
[   32.211110] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.211160] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   32.211168] Set control: cmd=0x980901 value=128
[   32.211313] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.211323] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   32.211330] Set control: cmd=0x98091b value=128
[   32.211456] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.211466] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   32.211473] Set control: cmd=0x980902 value=128
[   32.211479] tisp_bcsh_saturation: saturation=128
[   32.211484] tiziano_bcsh_update: Updating BCSH parameters
[   32.211491]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   32.211497] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   32.211616] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.211625] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   32.211632] Set control: cmd=0x980900 value=128
[   32.211761] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.211771] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.211777] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.211909] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.211918] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.211924] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.212043] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.212052] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   32.212059] Set control: cmd=0x980914 value=0
[   32.212173] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.212183] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   32.212189] Set control: cmd=0x980915 value=0
[   32.212304] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.212312] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.212318] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.212447] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   32.212457] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   32.212465] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   32.212472] csi_video_s_stream: sd=85f92000, enable=0
[   32.212477] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.212487] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   32.212493] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   32.212499] csi_video_s_stream: Stream OFF - CSI state set to 3
[   32.212507] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f92400, enable=0 ***
[   32.212513] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   32.212518] *** vic_core_s_stream: STREAM OFF ***
[   32.212523] vic_core_s_stream: Stream OFF - state 4 -> 3
[   32.212530] *** vin_s_stream: SAFE implementation - sd=85ffac00, enable=0 ***
[   32.212537] vin_s_stream: VIN state = 4, enable = 0
[   32.212541] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.212549] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   32.212555] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   32.212561] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   32.212567] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   32.212575] gc2053: s_stream called with enable=0
[   32.212581] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   32.212588] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   32.212594] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   32.212603] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   32.212925] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.212934] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.212943] sensor_write: reg=0x3e val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   32.213619] sensor_write: reg=0x3e val=0x00 SUCCESS
[   32.213629] sensor_write_array: reg[2] 0x3e=0x00 OK
[   32.213636] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.213643] gc2053: Sensor hardware streaming stopped
[   32.213649] gc2053: s_stream called with enable=0
[   32.213656] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   32.213662] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   32.213667] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   32.213677] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   32.213991] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.213997] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.214006] sensor_write: reg=0x3e val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   32.217096] sensor_write: reg=0x3e val=0x00 SUCCESS
[   32.217109] sensor_write_array: reg[2] 0x3e=0x00 OK
[   32.217116] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.217123] gc2053: Sensor hardware streaming stopped
[   32.217139] ISP IOCTL: cmd=0x800456d1 arg=0x7f953680
[   32.217146] tx_isp_video_link_destroy: Destroying links for config 0
[   32.217154] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   32.217163] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.217170] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   32.217177] Set control: cmd=0x8000164 value=1
[   32.217185] ISP IOCTL: cmd=0x800456d0 arg=0x7f953680
[   32.217191] TX_ISP_VIDEO_LINK_SETUP: config=0
[   32.217197] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   32.217202] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   32.217209] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   32.217215] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   32.217221] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   32.217227] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   32.217235] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   32.217241] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   32.217247] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   32.217254] csi_video_s_stream: sd=85f92000, enable=1
[   32.217260] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.217268] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   32.217275] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   32.217281] csi_video_s_stream: Stream ON - CSI state set to 4
[   32.217287] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f92400, enable=1 ***
[   32.217294] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   32.217299] *** vic_core_s_stream: STREAM ON ***
[   32.217304] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   32.217310] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   32.217316] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.217323] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   32.217329] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   32.217335] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   32.217341] *** STREAMING: Configuring CPM registers for VIC access ***
[   32.217456] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.217465] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.217471] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.217477] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.217482] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.239190] STREAMING: CPM clocks configured for VIC access
[   32.239204] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   32.239211] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   32.239217] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   32.239223] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   32.239230] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   32.239236] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   32.239241] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   32.239247] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   32.239256] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   32.239263] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   32.239270] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   32.239275] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   32.239281] *** VIC unlock: Commands written, checking VIC status register ***
[   32.239287] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   32.239293] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   32.239299] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   32.239305] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   32.239310] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   32.239316] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   32.239391] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   32.239399] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   32.239405] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   32.239413] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   32.239419] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   32.239426] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   32.239432] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   32.239438] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   32.239444] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   32.239450] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   32.239455] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   32.239461] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   32.239467] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   32.239473] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   32.239479] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   32.239485] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   32.239491] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   32.239497] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   32.239504] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   32.239510] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   32.239518] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   32.239527] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   32.239533] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   32.239539] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   32.239546] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   32.239552] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   32.239558] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   32.239563] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   32.239569] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   32.239575] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   32.239580] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   32.239586] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   32.257879] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=8056c000 ***
[   32.278067] *** VIC IRQ: Got vic_dev=85f92400 ***
[   32.282947] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f92400 ***
[   32.299160] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   32.305237] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   32.313116] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 580.000 ms)
[   32.319174] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   32.339421] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   32.358461] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   32.368556] *** VIC IRQ: About to read reg 0x1e8 ***
[   32.378665] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   32.398871] *** VIC IRQ: About to read reg 0x1e0 ***
[   32.405157] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   32.419165] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   32.424163] *** VIC IRQ: Read v1_10 = 0x0 ***
[   32.428649] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   32.442019] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   32.458633] *** VIC IRQ: Register writes completed ***
[   32.468744] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   32.488942] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   32.495169] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   32.509175] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   32.527968] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   32.527978] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   32.527986] *** VIC FRAME DONE: Frame completion signaled ***
[   32.527993] *** VIC TEST 2: Manual frame done function returned -1066704004 ***
[   32.527999] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   32.528005] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   32.528011] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   32.528020] ispvic_frame_channel_qbuf: arg1=85f92400, arg2=  (null)
[   32.528026] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   32.528032] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   32.528038] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   32.528045] ispvic_frame_channel_s_stream: arg1=85f92400, arg2=1
[   32.528051] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f92400
[   32.528057] ispvic_frame_channel_s_stream[2489]: streamon
[   32.528064] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   32.528070] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   32.528075] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   32.528081] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   32.528088] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   32.528094] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   32.528101] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   32.528107] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   32.528113] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   32.528118] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   32.528124] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   32.528131] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   32.528138] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   32.528146] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   32.528153] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   32.528161] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   32.528169] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   32.528175] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   32.528180] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   32.528186] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   32.528193] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   32.528199] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   32.528204] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   32.528211] ispvic_frame_channel_qbuf: arg1=85f92400, arg2=  (null)
[   32.528216] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   32.528227] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[   32.528235] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b ***
[   32.528297] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   32.528308] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   32.528315] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   32.528324] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   32.528330] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   32.528335] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   32.528342] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   32.528347] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   32.528358] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   32.528364] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   32.529399] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   32.529406] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   32.529411] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   32.529417] tx_vic_enable_irq: VIC interrupts already enabled
[   32.529423] *** tx_vic_enable_irq: completed successfully ***
[   32.529428] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   32.529433] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   32.529441] *** vin_s_stream: SAFE implementation - sd=85ffac00, enable=1 ***
[   32.529448] vin_s_stream: VIN state = 3, enable = 1
[   32.529454] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.529463] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   32.529469] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   32.529475] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   32.529481] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   32.529489] gc2053: s_stream called with enable=1
[   32.529497] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   32.529503] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   32.529509] gc2053: About to write streaming registers for interface 1
[   32.529515] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   32.529525] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   32.529843] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.529851] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.529859] sensor_write: reg=0x3e val=0x91, client=855c1e00, adapter=i2c0, addr=0x37
[   32.530179] sensor_write: reg=0x3e val=0x91 SUCCESS
[   32.530186] sensor_write_array: reg[2] 0x3e=0x91 OK
[   32.530193] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.530199] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   32.530205] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   32.530211] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   32.530217] gc2053: s_stream called with enable=1
[   32.530224] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   32.530230] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   32.530236] gc2053: About to write streaming registers for interface 1
[   32.530242] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   32.530251] sensor_write: reg=0xfe val=0x00, client=855c1e00, adapter=i2c0, addr=0x37
[   32.530565] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.530572] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.530580] sensor_write: reg=0x3e val=0x91, client=855c1e00, adapter=i2c0, addr=0x37
[   32.530893] sensor_write: reg=0x3e val=0x91 SUCCESS
[   32.530901] sensor_write_array: reg[2] 0x3e=0x91 OK
[   32.530907] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.530913] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   32.530919] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   32.530925] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   32.531163] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.531174] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   32.531181] Set control: cmd=0x980918 value=2
[   32.531322] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.531332] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.531338] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.531469] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.531478] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.531484] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.531609] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.531617] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.531623] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.531731] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.531739] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.531745] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.531894] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.531904] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.531909] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.532031] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.532041] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.532046] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.532168] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.532177] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.532182] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.538112] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.538125] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.538131] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.538425] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.538435] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.538441] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.538576] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.538585] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.538591] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.546959] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 230.000 ms)
[   32.812547] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   32.812559] codec_codec_ctl: set sample rate...
[   32.812691] codec_codec_ctl: set device...
[   33.217738] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.217750] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   33.217757] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   33.217763] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   33.217768] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   33.269188] codec_set_device: set device: MIC...
[   33.639927] *** FRAME CHANNEL OPEN: minor=54 ***
[   33.639939] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   33.639945] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   33.639952] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   33.639957] *** SAFE: Frame channel device stored in file->private_data ***
[   33.639963] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   33.639972] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   33.639990] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   33.639997] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   33.640005] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   33.640601] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   33.640613] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   33.640619] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   33.640627] Channel 0: Request 4 buffers, type=1 memory=2
[   33.640633] Channel 0: USERPTR mode - client will provide buffers
[   33.640639] Channel 0: USERPTR mode - 4 user buffers expected
[   33.640649] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 820f2680 ***
[   33.640655] *** Channel 0: VIC active_buffer_count set to 4 ***
[   33.640661] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   33.640667] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   33.640691] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.640698] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.640705] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.640711] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.640718] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   33.640725] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   33.640733] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.640739] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   33.640746] *** Channel 0: QBUF - Queue buffer index=0 ***
[   33.640752] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   33.640759] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   33.640766] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.640773] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.640779] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   33.640788] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   33.640795] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   33.640803] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=820f2680, vbm_buffer_count=1 ***
[   33.640810] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   33.640817] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   33.640823] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.640833] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.640841] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.640847] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.640853] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.640860] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   33.640867] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   33.640874] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.640881] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   33.640887] *** Channel 0: QBUF - Queue buffer index=1 ***
[   33.640893] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   33.640900] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   33.640907] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.640913] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.640919] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   33.640927] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   33.640935] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   33.640942] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=820f2680, vbm_buffer_count=2 ***
[   33.640949] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   33.640955] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   33.640961] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.640970] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.640977] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.640983] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.640989] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.640996] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   33.641003] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   33.641010] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.641017] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   33.641023] *** Channel 0: QBUF - Queue buffer index=2 ***
[   33.641029] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   33.641036] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   33.641042] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.641048] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.641055] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   33.641063] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   33.641070] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   33.641078] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=820f2680, vbm_buffer_count=3 ***
[   33.641085] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   33.641091] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   33.641097] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.641105] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.641112] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.641118] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.641124] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.641131] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   33.641139] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   33.641146] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.641153] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   33.641159] *** Channel 0: QBUF - Queue buffer index=3 ***
[   33.641165] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   33.641171] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   33.641178] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.641183] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.641190] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   33.641198] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   33.641206] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   33.641213] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=820f2680, vbm_buffer_count=4 ***
[   33.641220] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   33.641227] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   33.641233] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.641324] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   33.641334] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   33.641341] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   33.641347] Channel 0: STREAMON - Enqueuing buffers in driver
[   33.641353] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   33.649979] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.649993] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.649999] *** Channel 0: Frame completion wait ***
[   33.650005] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.650011] *** Channel 0: Frame wait returned 10 ***
[   33.650017] *** Channel 0: Frame was ready, consuming it ***
[   33.650123] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.650132] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.650139] *** Channel 0: DQBUF - dequeue buffer request ***
[   33.650144] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.650154] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   33.650161] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   33.650167] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.650186] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.650193] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.650199] *** Channel 0: Frame completion wait ***
[   33.650205] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.709461] *** FRAME CHANNEL OPEN: minor=53 ***
[   33.709473] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   33.709479] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   33.709486] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   33.709492] *** SAFE: Frame channel device stored in file->private_data ***
[   33.709498] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   33.709506] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   33.709525] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   33.709532] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   33.709540] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   33.710473] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   33.710485] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   33.710491] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   33.710499] Channel 1: Request 2 buffers, type=1 memory=2
[   33.710505] Channel 1: USERPTR mode - client will provide buffers
[   33.710511] Channel 1: USERPTR mode - 2 user buffers expected
[   33.710521] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 820f2500 ***
[   33.710527] *** Channel 1: VIC active_buffer_count set to 2 ***
[   33.710533] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   33.710540] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   33.710553] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.710561] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.710567] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.710573] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   33.710580] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   33.710588] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   33.710595] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.710602] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   33.710608] *** Channel 1: QBUF - Queue buffer index=0 ***
[   33.710614] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   33.710621] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   33.710629] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   33.710637] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   33.710645] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   33.710653] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=820f2500, vbm_buffer_count=1 ***
[   33.710659] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   33.710667] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   33.710673] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   33.710683] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.710690] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.710696] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.710702] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   33.710709] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   33.710717] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   33.710723] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.710731] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   33.710737] *** Channel 1: QBUF - Queue buffer index=1 ***
[   33.710743] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   33.710749] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   33.710756] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   33.710764] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   33.710772] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   33.710779] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=820f2500, vbm_buffer_count=2 ***
[   33.710786] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   33.710793] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   33.710799] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   33.710893] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   33.710903] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   33.710910] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   33.710916] Channel 1: STREAMON - Enqueuing buffers in driver
[   33.710923] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   33.716272] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.716285] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.716291] *** Channel 1: Frame completion wait ***
[   33.716297] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.716304] *** Channel 1: Frame wait returned 10 ***
[   33.716309] *** Channel 1: Frame was ready, consuming it ***
[   33.716366] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.716374] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.716380] *** Channel 1: DQBUF - dequeue buffer request ***
[   33.716386] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.716397] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   33.716403] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   33.716409] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.716424] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.716431] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.716437] *** Channel 1: Frame completion wait ***
[   33.716443] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.749181] *** Channel 0: Frame wait returned 0 ***
[   33.749192] *** Channel 0: Frame wait timeout/error, generating frame ***
[   33.749214] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.749221] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.749227] *** Channel 0: Frame completion wait ***
[   33.749233] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.749239] *** Channel 0: Frame wait returned 10 ***
[   33.749245] *** Channel 0: Frame was ready, consuming it ***
[   33.749253] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.749259] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.749265] *** Channel 0: Frame completion wait ***
[   33.749271] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.809179] *** Channel 1: Frame wait returned 0 ***
[   33.809191] *** Channel 1: Frame wait timeout/error, generating frame ***
[   33.809213] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.809221] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.809227] *** Channel 1: Frame completion wait ***
[   33.809233] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.809239] *** Channel 1: Frame wait returned 10 ***
[   33.809245] *** Channel 1: Frame was ready, consuming it ***
[   33.809253] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.809259] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.809265] *** Channel 1: Frame completion wait ***
[   33.809271] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.849181] *** Channel 0: DQBUF wait returned 0 ***
[   33.849193] *** Channel 0: DQBUF timeout, generating frame ***
[   33.849202] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   33.849241] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.849249] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   33.849255] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   33.849261] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   33.849267] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   33.849384] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.849394] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.849401] *** Channel 0: DQBUF - dequeue buffer request ***
[   33.849407] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.849416] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   33.849423] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   33.849429] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.849447] *** Channel 0: Frame wait returned 0 ***
[   33.849454] *** Channel 0: Frame wait timeout/error, generating frame ***
[   33.849465] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.849473] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.849479] *** Channel 0: Frame completion wait ***
[   33.849485] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.849491] *** Channel 0: Frame wait returned 10 ***
[   33.849497] *** Channel 0: Frame was ready, consuming it ***
[   33.849504] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.849511] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.849517] *** Channel 0: Frame completion wait ***
[   33.849523] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.859273] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.859287] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.859293] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.859300] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.859307] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   33.859315] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   33.859321] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.859329] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   33.859335] *** Channel 0: QBUF - Queue buffer index=0 ***
[   33.859341] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   33.859349] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   33.859356] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.859363] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.859369] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   33.859377] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   33.859385] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   33.859393] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=820f2680, vbm_buffer_count=4 ***
[   33.859400] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   33.859407] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   33.859419] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.859487] *** Channel 0: Frame wait returned 9 ***
[   33.859495] *** Channel 0: Frame was ready, consuming it ***
[   33.859508] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.859515] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.859521] *** Channel 0: Frame completion wait ***
[   33.859527] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.909169] *** Channel 1: DQBUF wait returned 0 ***
[   33.909181] *** Channel 1: DQBUF timeout, generating frame ***
[   33.909190] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   33.909298] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.909306] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.909313] *** Channel 1: DQBUF - dequeue buffer request ***
[   33.909319] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.909329] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81133400 (name=gc2053) ***
[   33.909336] *** tx_isp_get_sensor: Found real sensor: 81133400 ***
[   33.909343] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.909359] *** Channel 1: Frame wait returned 0 ***
[   33.909366] *** Channel 1: Frame wait timeout/error, generating frame ***
[   33.909394] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.909402] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.909408] *** Channel 1: Frame completion wait ***
[   33.909414] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.909420] *** Channel 1: Frame wait returned 10 ***
[   33.909426] *** Channel 1: Frame was ready, consuming it ***
[   33.909434] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.909441] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.909446] *** Channel 1: Frame completion wait ***
[   33.909452] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.911088] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.911101] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.911108] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.911114] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   33.911121] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   33.911129] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   33.911136] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.911143] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   33.911149] *** Channel 1: QBUF - Queue buffer index=0 ***
[   33.911155] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   33.911163] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   33.911171] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   33.911179] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   33.911187] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   33.911194] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=820f2500, vbm_buffer_count=2 ***
[   33.911201] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   33.911208] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   33.911220] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   33.911284] *** Channel 1: Frame wait returned 10 ***
[   33.911291] *** Channel 1: Frame was ready, consuming it ***
[   33.911304] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.911311] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.911317] *** Channel 1: Frame completion wait ***
[   33.911323] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.959166] *** Channel 0: Frame wait returned 0 ***
[   33.959178] *** Channel 0: Frame wait timeout/error, generating frame ***
[   33.959200] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.959208] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.959214] *** Channel 0: Frame completion wait ***
[   33.959220] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.959226] *** Channel 0: Frame wait returned 10 ***
[   33.959231] *** Channel 0: Frame was ready, consuming it ***
[   33.959239] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.959246] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.959251] *** Channel 0: Frame completion wait ***
[   33.959257] *** Channel 0: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:       8137   jz-intc  jz-timerost
 14:         44   jz-intc  ipu
 15:      68312   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:       8033   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        385   jz-intc  uart1
 68:        159   jz-intc  jz-i2c.0
 70:         16   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 0 added to session
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 1 added to session
