
RTC_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026c4  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002858  08002858  00012858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002888  08002888  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002888  08002888  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002888  08002888  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002888  08002888  00012888  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800288c  0800288c  0001288c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002890  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000054  2000000c  0800289c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000060  0800289c  00020060  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000060d4  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001217  00000000  00000000  00026110  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000510  00000000  00000000  00027328  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000468  00000000  00000000  00027838  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001ee57  00000000  00000000  00027ca0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005abc  00000000  00000000  00046af7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000bc8ca  00000000  00000000  0004c5b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00108e7d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000012a0  00000000  00000000  00108ef8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08002840 	.word	0x08002840

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08002840 	.word	0x08002840

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	HAL_RTC_SetTime(&hrtc, &timeStruct, RTC_FORMAT_BCD);
 80001d8:	2201      	movs	r2, #1
 80001da:	4911      	ldr	r1, [pc, #68]	; (8000220 <main+0x4c>)
 80001dc:	4811      	ldr	r0, [pc, #68]	; (8000224 <main+0x50>)
 80001de:	f002 f8b0 	bl	8002342 <HAL_RTC_SetTime>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001e2:	f000 f9d9 	bl	8000598 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001e6:	f000 f81f 	bl	8000228 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001ea:	f000 f8db 	bl	80003a4 <MX_GPIO_Init>
  MX_RTC_Init();
 80001ee:	f000 f87f 	bl	80002f0 <MX_RTC_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_RTC_GetTime(&hrtc, &timeStruct, RTC_FORMAT_BIN);
 80001f2:	2200      	movs	r2, #0
 80001f4:	490a      	ldr	r1, [pc, #40]	; (8000220 <main+0x4c>)
 80001f6:	480b      	ldr	r0, [pc, #44]	; (8000224 <main+0x50>)
 80001f8:	f002 f960 	bl	80024bc <HAL_RTC_GetTime>
	  HAL_Delay(1000);
 80001fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000200:	f000 fa30 	bl	8000664 <HAL_Delay>

    /* USER CODE END WHILE */

	  if(timeStruct.Seconds > 50){
 8000204:	4b06      	ldr	r3, [pc, #24]	; (8000220 <main+0x4c>)
 8000206:	789b      	ldrb	r3, [r3, #2]
 8000208:	2b32      	cmp	r3, #50	; 0x32
 800020a:	d9f2      	bls.n	80001f2 <main+0x1e>
	  HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 800020c:	2120      	movs	r1, #32
 800020e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000212:	f000 fcd1 	bl	8000bb8 <HAL_GPIO_TogglePin>
	  	HAL_Delay(1000);
 8000216:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800021a:	f000 fa23 	bl	8000664 <HAL_Delay>
	  HAL_RTC_GetTime(&hrtc, &timeStruct, RTC_FORMAT_BIN);
 800021e:	e7e8      	b.n	80001f2 <main+0x1e>
 8000220:	20000028 	.word	0x20000028
 8000224:	2000003c 	.word	0x2000003c

08000228 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	b0a6      	sub	sp, #152	; 0x98
 800022c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800022e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000232:	2228      	movs	r2, #40	; 0x28
 8000234:	2100      	movs	r1, #0
 8000236:	4618      	mov	r0, r3
 8000238:	f002 fafa 	bl	8002830 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800023c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000240:	2200      	movs	r2, #0
 8000242:	601a      	str	r2, [r3, #0]
 8000244:	605a      	str	r2, [r3, #4]
 8000246:	609a      	str	r2, [r3, #8]
 8000248:	60da      	str	r2, [r3, #12]
 800024a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800024c:	1d3b      	adds	r3, r7, #4
 800024e:	2258      	movs	r2, #88	; 0x58
 8000250:	2100      	movs	r1, #0
 8000252:	4618      	mov	r0, r3
 8000254:	f002 faec 	bl	8002830 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000258:	230a      	movs	r3, #10
 800025a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800025c:	2301      	movs	r3, #1
 800025e:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000260:	2310      	movs	r3, #16
 8000262:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000266:	2301      	movs	r3, #1
 8000268:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800026c:	2302      	movs	r3, #2
 800026e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000272:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000276:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 800027a:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 800027e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000282:	2300      	movs	r3, #0
 8000284:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000288:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800028c:	4618      	mov	r0, r3
 800028e:	f000 fcad 	bl	8000bec <HAL_RCC_OscConfig>
 8000292:	4603      	mov	r3, r0
 8000294:	2b00      	cmp	r3, #0
 8000296:	d001      	beq.n	800029c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000298:	f000 f8c2 	bl	8000420 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800029c:	230f      	movs	r3, #15
 800029e:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002a0:	2302      	movs	r3, #2
 80002a2:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002a4:	2300      	movs	r3, #0
 80002a6:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002ac:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ae:	2300      	movs	r3, #0
 80002b0:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002b2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80002b6:	2102      	movs	r1, #2
 80002b8:	4618      	mov	r0, r3
 80002ba:	f001 fbad 	bl	8001a18 <HAL_RCC_ClockConfig>
 80002be:	4603      	mov	r3, r0
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d001      	beq.n	80002c8 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80002c4:	f000 f8ac 	bl	8000420 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80002c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002cc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80002ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80002d2:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002d4:	1d3b      	adds	r3, r7, #4
 80002d6:	4618      	mov	r0, r3
 80002d8:	f001 fd84 	bl	8001de4 <HAL_RCCEx_PeriphCLKConfig>
 80002dc:	4603      	mov	r3, r0
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d001      	beq.n	80002e6 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80002e2:	f000 f89d 	bl	8000420 <Error_Handler>
  }
} // end SystemClockConfig
 80002e6:	bf00      	nop
 80002e8:	3798      	adds	r7, #152	; 0x98
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bd80      	pop	{r7, pc}
	...

080002f0 <MX_RTC_Init>:
  * @param None
  * @retval None
  */

static void MX_RTC_Init(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b086      	sub	sp, #24
 80002f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80002f6:	1d3b      	adds	r3, r7, #4
 80002f8:	2200      	movs	r2, #0
 80002fa:	601a      	str	r2, [r3, #0]
 80002fc:	605a      	str	r2, [r3, #4]
 80002fe:	609a      	str	r2, [r3, #8]
 8000300:	60da      	str	r2, [r3, #12]
 8000302:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000304:	2300      	movs	r3, #0
 8000306:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000308:	4b24      	ldr	r3, [pc, #144]	; (800039c <MX_RTC_Init+0xac>)
 800030a:	4a25      	ldr	r2, [pc, #148]	; (80003a0 <MX_RTC_Init+0xb0>)
 800030c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800030e:	4b23      	ldr	r3, [pc, #140]	; (800039c <MX_RTC_Init+0xac>)
 8000310:	2200      	movs	r2, #0
 8000312:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000314:	4b21      	ldr	r3, [pc, #132]	; (800039c <MX_RTC_Init+0xac>)
 8000316:	227f      	movs	r2, #127	; 0x7f
 8000318:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800031a:	4b20      	ldr	r3, [pc, #128]	; (800039c <MX_RTC_Init+0xac>)
 800031c:	22ff      	movs	r2, #255	; 0xff
 800031e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000320:	4b1e      	ldr	r3, [pc, #120]	; (800039c <MX_RTC_Init+0xac>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000326:	4b1d      	ldr	r3, [pc, #116]	; (800039c <MX_RTC_Init+0xac>)
 8000328:	2200      	movs	r2, #0
 800032a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800032c:	4b1b      	ldr	r3, [pc, #108]	; (800039c <MX_RTC_Init+0xac>)
 800032e:	2200      	movs	r2, #0
 8000330:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000332:	481a      	ldr	r0, [pc, #104]	; (800039c <MX_RTC_Init+0xac>)
 8000334:	f001 ff74 	bl	8002220 <HAL_RTC_Init>
 8000338:	4603      	mov	r3, r0
 800033a:	2b00      	cmp	r3, #0
 800033c:	d001      	beq.n	8000342 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800033e:	f000 f86f 	bl	8000420 <Error_Handler>
  /* USER CODE END Check_RTC_BKUP */
  // yeah I think I got that yup just a question though
  //
  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x11;
 8000342:	2311      	movs	r3, #17
 8000344:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x59;
 8000346:	2359      	movs	r3, #89	; 0x59
 8000348:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x45;
 800034a:	2345      	movs	r3, #69	; 0x45
 800034c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800034e:	2300      	movs	r3, #0
 8000350:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000352:	2300      	movs	r3, #0
 8000354:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000356:	1d3b      	adds	r3, r7, #4
 8000358:	2201      	movs	r2, #1
 800035a:	4619      	mov	r1, r3
 800035c:	480f      	ldr	r0, [pc, #60]	; (800039c <MX_RTC_Init+0xac>)
 800035e:	f001 fff0 	bl	8002342 <HAL_RTC_SetTime>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d001      	beq.n	800036c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000368:	f000 f85a 	bl	8000420 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 800036c:	2305      	movs	r3, #5
 800036e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000370:	2301      	movs	r3, #1
 8000372:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x22;
 8000374:	2322      	movs	r3, #34	; 0x22
 8000376:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x20;
 8000378:	2320      	movs	r3, #32
 800037a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800037c:	463b      	mov	r3, r7
 800037e:	2201      	movs	r2, #1
 8000380:	4619      	mov	r1, r3
 8000382:	4806      	ldr	r0, [pc, #24]	; (800039c <MX_RTC_Init+0xac>)
 8000384:	f002 f8f8 	bl	8002578 <HAL_RTC_SetDate>
 8000388:	4603      	mov	r3, r0
 800038a:	2b00      	cmp	r3, #0
 800038c:	d001      	beq.n	8000392 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800038e:	f000 f847 	bl	8000420 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000392:	bf00      	nop
 8000394:	3718      	adds	r7, #24
 8000396:	46bd      	mov	sp, r7
 8000398:	bd80      	pop	{r7, pc}
 800039a:	bf00      	nop
 800039c:	2000003c 	.word	0x2000003c
 80003a0:	40002800 	.word	0x40002800

080003a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b088      	sub	sp, #32
 80003a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003aa:	f107 030c 	add.w	r3, r7, #12
 80003ae:	2200      	movs	r2, #0
 80003b0:	601a      	str	r2, [r3, #0]
 80003b2:	605a      	str	r2, [r3, #4]
 80003b4:	609a      	str	r2, [r3, #8]
 80003b6:	60da      	str	r2, [r3, #12]
 80003b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003ba:	4b18      	ldr	r3, [pc, #96]	; (800041c <MX_GPIO_Init+0x78>)
 80003bc:	695b      	ldr	r3, [r3, #20]
 80003be:	4a17      	ldr	r2, [pc, #92]	; (800041c <MX_GPIO_Init+0x78>)
 80003c0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80003c4:	6153      	str	r3, [r2, #20]
 80003c6:	4b15      	ldr	r3, [pc, #84]	; (800041c <MX_GPIO_Init+0x78>)
 80003c8:	695b      	ldr	r3, [r3, #20]
 80003ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80003ce:	60bb      	str	r3, [r7, #8]
 80003d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003d2:	4b12      	ldr	r3, [pc, #72]	; (800041c <MX_GPIO_Init+0x78>)
 80003d4:	695b      	ldr	r3, [r3, #20]
 80003d6:	4a11      	ldr	r2, [pc, #68]	; (800041c <MX_GPIO_Init+0x78>)
 80003d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003dc:	6153      	str	r3, [r2, #20]
 80003de:	4b0f      	ldr	r3, [pc, #60]	; (800041c <MX_GPIO_Init+0x78>)
 80003e0:	695b      	ldr	r3, [r3, #20]
 80003e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003e6:	607b      	str	r3, [r7, #4]
 80003e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80003ea:	2200      	movs	r2, #0
 80003ec:	2120      	movs	r1, #32
 80003ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003f2:	f000 fbc9 	bl	8000b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 80003f6:	2320      	movs	r3, #32
 80003f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003fa:	2301      	movs	r3, #1
 80003fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003fe:	2300      	movs	r3, #0
 8000400:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000402:	2300      	movs	r3, #0
 8000404:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8000406:	f107 030c 	add.w	r3, r7, #12
 800040a:	4619      	mov	r1, r3
 800040c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000410:	f000 fa30 	bl	8000874 <HAL_GPIO_Init>

}
 8000414:	bf00      	nop
 8000416:	3720      	adds	r7, #32
 8000418:	46bd      	mov	sp, r7
 800041a:	bd80      	pop	{r7, pc}
 800041c:	40021000 	.word	0x40021000

08000420 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000420:	b480      	push	{r7}
 8000422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000424:	bf00      	nop
 8000426:	46bd      	mov	sp, r7
 8000428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042c:	4770      	bx	lr
	...

08000430 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000436:	4b0f      	ldr	r3, [pc, #60]	; (8000474 <HAL_MspInit+0x44>)
 8000438:	699b      	ldr	r3, [r3, #24]
 800043a:	4a0e      	ldr	r2, [pc, #56]	; (8000474 <HAL_MspInit+0x44>)
 800043c:	f043 0301 	orr.w	r3, r3, #1
 8000440:	6193      	str	r3, [r2, #24]
 8000442:	4b0c      	ldr	r3, [pc, #48]	; (8000474 <HAL_MspInit+0x44>)
 8000444:	699b      	ldr	r3, [r3, #24]
 8000446:	f003 0301 	and.w	r3, r3, #1
 800044a:	607b      	str	r3, [r7, #4]
 800044c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800044e:	4b09      	ldr	r3, [pc, #36]	; (8000474 <HAL_MspInit+0x44>)
 8000450:	69db      	ldr	r3, [r3, #28]
 8000452:	4a08      	ldr	r2, [pc, #32]	; (8000474 <HAL_MspInit+0x44>)
 8000454:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000458:	61d3      	str	r3, [r2, #28]
 800045a:	4b06      	ldr	r3, [pc, #24]	; (8000474 <HAL_MspInit+0x44>)
 800045c:	69db      	ldr	r3, [r3, #28]
 800045e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000462:	603b      	str	r3, [r7, #0]
 8000464:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000466:	2007      	movs	r0, #7
 8000468:	f000 f9d0 	bl	800080c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800046c:	bf00      	nop
 800046e:	3708      	adds	r7, #8
 8000470:	46bd      	mov	sp, r7
 8000472:	bd80      	pop	{r7, pc}
 8000474:	40021000 	.word	0x40021000

08000478 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000478:	b480      	push	{r7}
 800047a:	b085      	sub	sp, #20
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	4a0d      	ldr	r2, [pc, #52]	; (80004bc <HAL_RTC_MspInit+0x44>)
 8000486:	4293      	cmp	r3, r2
 8000488:	d111      	bne.n	80004ae <HAL_RTC_MspInit+0x36>
 800048a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800048e:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000490:	68fb      	ldr	r3, [r7, #12]
 8000492:	fa93 f3a3 	rbit	r3, r3
 8000496:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000498:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800049a:	fab3 f383 	clz	r3, r3
 800049e:	b2db      	uxtb	r3, r3
 80004a0:	461a      	mov	r2, r3
 80004a2:	4b07      	ldr	r3, [pc, #28]	; (80004c0 <HAL_RTC_MspInit+0x48>)
 80004a4:	4413      	add	r3, r2
 80004a6:	009b      	lsls	r3, r3, #2
 80004a8:	461a      	mov	r2, r3
 80004aa:	2301      	movs	r3, #1
 80004ac:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80004ae:	bf00      	nop
 80004b0:	3714      	adds	r7, #20
 80004b2:	46bd      	mov	sp, r7
 80004b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b8:	4770      	bx	lr
 80004ba:	bf00      	nop
 80004bc:	40002800 	.word	0x40002800
 80004c0:	10908100 	.word	0x10908100

080004c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80004c8:	bf00      	nop
 80004ca:	46bd      	mov	sp, r7
 80004cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d0:	4770      	bx	lr

080004d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004d2:	b480      	push	{r7}
 80004d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004d6:	e7fe      	b.n	80004d6 <HardFault_Handler+0x4>

080004d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004dc:	e7fe      	b.n	80004dc <MemManage_Handler+0x4>

080004de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004de:	b480      	push	{r7}
 80004e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004e2:	e7fe      	b.n	80004e2 <BusFault_Handler+0x4>

080004e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004e4:	b480      	push	{r7}
 80004e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004e8:	e7fe      	b.n	80004e8 <UsageFault_Handler+0x4>

080004ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004ea:	b480      	push	{r7}
 80004ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004ee:	bf00      	nop
 80004f0:	46bd      	mov	sp, r7
 80004f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f6:	4770      	bx	lr

080004f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004fc:	bf00      	nop
 80004fe:	46bd      	mov	sp, r7
 8000500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000504:	4770      	bx	lr

08000506 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000506:	b480      	push	{r7}
 8000508:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800050a:	bf00      	nop
 800050c:	46bd      	mov	sp, r7
 800050e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000512:	4770      	bx	lr

08000514 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000518:	f000 f884 	bl	8000624 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800051c:	bf00      	nop
 800051e:	bd80      	pop	{r7, pc}

08000520 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000524:	4b06      	ldr	r3, [pc, #24]	; (8000540 <SystemInit+0x20>)
 8000526:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800052a:	4a05      	ldr	r2, [pc, #20]	; (8000540 <SystemInit+0x20>)
 800052c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000530:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000534:	bf00      	nop
 8000536:	46bd      	mov	sp, r7
 8000538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop
 8000540:	e000ed00 	.word	0xe000ed00

08000544 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000544:	f8df d034 	ldr.w	sp, [pc, #52]	; 800057c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000548:	480d      	ldr	r0, [pc, #52]	; (8000580 <LoopForever+0x6>)
  ldr r1, =_edata
 800054a:	490e      	ldr	r1, [pc, #56]	; (8000584 <LoopForever+0xa>)
  ldr r2, =_sidata
 800054c:	4a0e      	ldr	r2, [pc, #56]	; (8000588 <LoopForever+0xe>)
  movs r3, #0
 800054e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000550:	e002      	b.n	8000558 <LoopCopyDataInit>

08000552 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000552:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000554:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000556:	3304      	adds	r3, #4

08000558 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000558:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800055a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800055c:	d3f9      	bcc.n	8000552 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800055e:	4a0b      	ldr	r2, [pc, #44]	; (800058c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000560:	4c0b      	ldr	r4, [pc, #44]	; (8000590 <LoopForever+0x16>)
  movs r3, #0
 8000562:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000564:	e001      	b.n	800056a <LoopFillZerobss>

08000566 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000566:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000568:	3204      	adds	r2, #4

0800056a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800056a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800056c:	d3fb      	bcc.n	8000566 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800056e:	f7ff ffd7 	bl	8000520 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000572:	f002 f939 	bl	80027e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000576:	f7ff fe2d 	bl	80001d4 <main>

0800057a <LoopForever>:

LoopForever:
    b LoopForever
 800057a:	e7fe      	b.n	800057a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800057c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000580:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000584:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000588:	08002890 	.word	0x08002890
  ldr r2, =_sbss
 800058c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000590:	20000060 	.word	0x20000060

08000594 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000594:	e7fe      	b.n	8000594 <ADC1_2_IRQHandler>
	...

08000598 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800059c:	4b08      	ldr	r3, [pc, #32]	; (80005c0 <HAL_Init+0x28>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	4a07      	ldr	r2, [pc, #28]	; (80005c0 <HAL_Init+0x28>)
 80005a2:	f043 0310 	orr.w	r3, r3, #16
 80005a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005a8:	2003      	movs	r0, #3
 80005aa:	f000 f92f 	bl	800080c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005ae:	2000      	movs	r0, #0
 80005b0:	f000 f808 	bl	80005c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005b4:	f7ff ff3c 	bl	8000430 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005b8:	2300      	movs	r3, #0
}
 80005ba:	4618      	mov	r0, r3
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	40022000 	.word	0x40022000

080005c4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005cc:	4b12      	ldr	r3, [pc, #72]	; (8000618 <HAL_InitTick+0x54>)
 80005ce:	681a      	ldr	r2, [r3, #0]
 80005d0:	4b12      	ldr	r3, [pc, #72]	; (800061c <HAL_InitTick+0x58>)
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	4619      	mov	r1, r3
 80005d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005da:	fbb3 f3f1 	udiv	r3, r3, r1
 80005de:	fbb2 f3f3 	udiv	r3, r2, r3
 80005e2:	4618      	mov	r0, r3
 80005e4:	f000 f939 	bl	800085a <HAL_SYSTICK_Config>
 80005e8:	4603      	mov	r3, r0
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d001      	beq.n	80005f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005ee:	2301      	movs	r3, #1
 80005f0:	e00e      	b.n	8000610 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	2b0f      	cmp	r3, #15
 80005f6:	d80a      	bhi.n	800060e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005f8:	2200      	movs	r2, #0
 80005fa:	6879      	ldr	r1, [r7, #4]
 80005fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000600:	f000 f90f 	bl	8000822 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000604:	4a06      	ldr	r2, [pc, #24]	; (8000620 <HAL_InitTick+0x5c>)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800060a:	2300      	movs	r3, #0
 800060c:	e000      	b.n	8000610 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800060e:	2301      	movs	r3, #1
}
 8000610:	4618      	mov	r0, r3
 8000612:	3708      	adds	r7, #8
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	20000000 	.word	0x20000000
 800061c:	20000008 	.word	0x20000008
 8000620:	20000004 	.word	0x20000004

08000624 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000628:	4b06      	ldr	r3, [pc, #24]	; (8000644 <HAL_IncTick+0x20>)
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	461a      	mov	r2, r3
 800062e:	4b06      	ldr	r3, [pc, #24]	; (8000648 <HAL_IncTick+0x24>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4413      	add	r3, r2
 8000634:	4a04      	ldr	r2, [pc, #16]	; (8000648 <HAL_IncTick+0x24>)
 8000636:	6013      	str	r3, [r2, #0]
}
 8000638:	bf00      	nop
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop
 8000644:	20000008 	.word	0x20000008
 8000648:	2000005c 	.word	0x2000005c

0800064c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000650:	4b03      	ldr	r3, [pc, #12]	; (8000660 <HAL_GetTick+0x14>)
 8000652:	681b      	ldr	r3, [r3, #0]
}
 8000654:	4618      	mov	r0, r3
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	2000005c 	.word	0x2000005c

08000664 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800066c:	f7ff ffee 	bl	800064c <HAL_GetTick>
 8000670:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800067c:	d005      	beq.n	800068a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800067e:	4b09      	ldr	r3, [pc, #36]	; (80006a4 <HAL_Delay+0x40>)
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	461a      	mov	r2, r3
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	4413      	add	r3, r2
 8000688:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800068a:	bf00      	nop
 800068c:	f7ff ffde 	bl	800064c <HAL_GetTick>
 8000690:	4602      	mov	r2, r0
 8000692:	68bb      	ldr	r3, [r7, #8]
 8000694:	1ad3      	subs	r3, r2, r3
 8000696:	68fa      	ldr	r2, [r7, #12]
 8000698:	429a      	cmp	r2, r3
 800069a:	d8f7      	bhi.n	800068c <HAL_Delay+0x28>
  {
  }
}
 800069c:	bf00      	nop
 800069e:	3710      	adds	r7, #16
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	20000008 	.word	0x20000008

080006a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b085      	sub	sp, #20
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	f003 0307 	and.w	r3, r3, #7
 80006b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006b8:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <__NVIC_SetPriorityGrouping+0x44>)
 80006ba:	68db      	ldr	r3, [r3, #12]
 80006bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006be:	68ba      	ldr	r2, [r7, #8]
 80006c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006c4:	4013      	ands	r3, r2
 80006c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006cc:	68bb      	ldr	r3, [r7, #8]
 80006ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006da:	4a04      	ldr	r2, [pc, #16]	; (80006ec <__NVIC_SetPriorityGrouping+0x44>)
 80006dc:	68bb      	ldr	r3, [r7, #8]
 80006de:	60d3      	str	r3, [r2, #12]
}
 80006e0:	bf00      	nop
 80006e2:	3714      	adds	r7, #20
 80006e4:	46bd      	mov	sp, r7
 80006e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ea:	4770      	bx	lr
 80006ec:	e000ed00 	.word	0xe000ed00

080006f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006f4:	4b04      	ldr	r3, [pc, #16]	; (8000708 <__NVIC_GetPriorityGrouping+0x18>)
 80006f6:	68db      	ldr	r3, [r3, #12]
 80006f8:	0a1b      	lsrs	r3, r3, #8
 80006fa:	f003 0307 	and.w	r3, r3, #7
}
 80006fe:	4618      	mov	r0, r3
 8000700:	46bd      	mov	sp, r7
 8000702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000706:	4770      	bx	lr
 8000708:	e000ed00 	.word	0xe000ed00

0800070c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800070c:	b480      	push	{r7}
 800070e:	b083      	sub	sp, #12
 8000710:	af00      	add	r7, sp, #0
 8000712:	4603      	mov	r3, r0
 8000714:	6039      	str	r1, [r7, #0]
 8000716:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000718:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800071c:	2b00      	cmp	r3, #0
 800071e:	db0a      	blt.n	8000736 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000720:	683b      	ldr	r3, [r7, #0]
 8000722:	b2da      	uxtb	r2, r3
 8000724:	490c      	ldr	r1, [pc, #48]	; (8000758 <__NVIC_SetPriority+0x4c>)
 8000726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800072a:	0112      	lsls	r2, r2, #4
 800072c:	b2d2      	uxtb	r2, r2
 800072e:	440b      	add	r3, r1
 8000730:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000734:	e00a      	b.n	800074c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000736:	683b      	ldr	r3, [r7, #0]
 8000738:	b2da      	uxtb	r2, r3
 800073a:	4908      	ldr	r1, [pc, #32]	; (800075c <__NVIC_SetPriority+0x50>)
 800073c:	79fb      	ldrb	r3, [r7, #7]
 800073e:	f003 030f 	and.w	r3, r3, #15
 8000742:	3b04      	subs	r3, #4
 8000744:	0112      	lsls	r2, r2, #4
 8000746:	b2d2      	uxtb	r2, r2
 8000748:	440b      	add	r3, r1
 800074a:	761a      	strb	r2, [r3, #24]
}
 800074c:	bf00      	nop
 800074e:	370c      	adds	r7, #12
 8000750:	46bd      	mov	sp, r7
 8000752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000756:	4770      	bx	lr
 8000758:	e000e100 	.word	0xe000e100
 800075c:	e000ed00 	.word	0xe000ed00

08000760 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000760:	b480      	push	{r7}
 8000762:	b089      	sub	sp, #36	; 0x24
 8000764:	af00      	add	r7, sp, #0
 8000766:	60f8      	str	r0, [r7, #12]
 8000768:	60b9      	str	r1, [r7, #8]
 800076a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	f003 0307 	and.w	r3, r3, #7
 8000772:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000774:	69fb      	ldr	r3, [r7, #28]
 8000776:	f1c3 0307 	rsb	r3, r3, #7
 800077a:	2b04      	cmp	r3, #4
 800077c:	bf28      	it	cs
 800077e:	2304      	movcs	r3, #4
 8000780:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000782:	69fb      	ldr	r3, [r7, #28]
 8000784:	3304      	adds	r3, #4
 8000786:	2b06      	cmp	r3, #6
 8000788:	d902      	bls.n	8000790 <NVIC_EncodePriority+0x30>
 800078a:	69fb      	ldr	r3, [r7, #28]
 800078c:	3b03      	subs	r3, #3
 800078e:	e000      	b.n	8000792 <NVIC_EncodePriority+0x32>
 8000790:	2300      	movs	r3, #0
 8000792:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000794:	f04f 32ff 	mov.w	r2, #4294967295
 8000798:	69bb      	ldr	r3, [r7, #24]
 800079a:	fa02 f303 	lsl.w	r3, r2, r3
 800079e:	43da      	mvns	r2, r3
 80007a0:	68bb      	ldr	r3, [r7, #8]
 80007a2:	401a      	ands	r2, r3
 80007a4:	697b      	ldr	r3, [r7, #20]
 80007a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007a8:	f04f 31ff 	mov.w	r1, #4294967295
 80007ac:	697b      	ldr	r3, [r7, #20]
 80007ae:	fa01 f303 	lsl.w	r3, r1, r3
 80007b2:	43d9      	mvns	r1, r3
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007b8:	4313      	orrs	r3, r2
         );
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	3724      	adds	r7, #36	; 0x24
 80007be:	46bd      	mov	sp, r7
 80007c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c4:	4770      	bx	lr
	...

080007c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	3b01      	subs	r3, #1
 80007d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007d8:	d301      	bcc.n	80007de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007da:	2301      	movs	r3, #1
 80007dc:	e00f      	b.n	80007fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007de:	4a0a      	ldr	r2, [pc, #40]	; (8000808 <SysTick_Config+0x40>)
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	3b01      	subs	r3, #1
 80007e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007e6:	210f      	movs	r1, #15
 80007e8:	f04f 30ff 	mov.w	r0, #4294967295
 80007ec:	f7ff ff8e 	bl	800070c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007f0:	4b05      	ldr	r3, [pc, #20]	; (8000808 <SysTick_Config+0x40>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007f6:	4b04      	ldr	r3, [pc, #16]	; (8000808 <SysTick_Config+0x40>)
 80007f8:	2207      	movs	r2, #7
 80007fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007fc:	2300      	movs	r3, #0
}
 80007fe:	4618      	mov	r0, r3
 8000800:	3708      	adds	r7, #8
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	e000e010 	.word	0xe000e010

0800080c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000814:	6878      	ldr	r0, [r7, #4]
 8000816:	f7ff ff47 	bl	80006a8 <__NVIC_SetPriorityGrouping>
}
 800081a:	bf00      	nop
 800081c:	3708      	adds	r7, #8
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}

08000822 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000822:	b580      	push	{r7, lr}
 8000824:	b086      	sub	sp, #24
 8000826:	af00      	add	r7, sp, #0
 8000828:	4603      	mov	r3, r0
 800082a:	60b9      	str	r1, [r7, #8]
 800082c:	607a      	str	r2, [r7, #4]
 800082e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000830:	2300      	movs	r3, #0
 8000832:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000834:	f7ff ff5c 	bl	80006f0 <__NVIC_GetPriorityGrouping>
 8000838:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800083a:	687a      	ldr	r2, [r7, #4]
 800083c:	68b9      	ldr	r1, [r7, #8]
 800083e:	6978      	ldr	r0, [r7, #20]
 8000840:	f7ff ff8e 	bl	8000760 <NVIC_EncodePriority>
 8000844:	4602      	mov	r2, r0
 8000846:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800084a:	4611      	mov	r1, r2
 800084c:	4618      	mov	r0, r3
 800084e:	f7ff ff5d 	bl	800070c <__NVIC_SetPriority>
}
 8000852:	bf00      	nop
 8000854:	3718      	adds	r7, #24
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}

0800085a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800085a:	b580      	push	{r7, lr}
 800085c:	b082      	sub	sp, #8
 800085e:	af00      	add	r7, sp, #0
 8000860:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000862:	6878      	ldr	r0, [r7, #4]
 8000864:	f7ff ffb0 	bl	80007c8 <SysTick_Config>
 8000868:	4603      	mov	r3, r0
}
 800086a:	4618      	mov	r0, r3
 800086c:	3708      	adds	r7, #8
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
	...

08000874 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000874:	b480      	push	{r7}
 8000876:	b087      	sub	sp, #28
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
 800087c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800087e:	2300      	movs	r3, #0
 8000880:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000882:	e160      	b.n	8000b46 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	681a      	ldr	r2, [r3, #0]
 8000888:	2101      	movs	r1, #1
 800088a:	697b      	ldr	r3, [r7, #20]
 800088c:	fa01 f303 	lsl.w	r3, r1, r3
 8000890:	4013      	ands	r3, r2
 8000892:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	2b00      	cmp	r3, #0
 8000898:	f000 8152 	beq.w	8000b40 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	685b      	ldr	r3, [r3, #4]
 80008a0:	2b01      	cmp	r3, #1
 80008a2:	d00b      	beq.n	80008bc <HAL_GPIO_Init+0x48>
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	685b      	ldr	r3, [r3, #4]
 80008a8:	2b02      	cmp	r3, #2
 80008aa:	d007      	beq.n	80008bc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008b0:	2b11      	cmp	r3, #17
 80008b2:	d003      	beq.n	80008bc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	685b      	ldr	r3, [r3, #4]
 80008b8:	2b12      	cmp	r3, #18
 80008ba:	d130      	bne.n	800091e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	689b      	ldr	r3, [r3, #8]
 80008c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80008c2:	697b      	ldr	r3, [r7, #20]
 80008c4:	005b      	lsls	r3, r3, #1
 80008c6:	2203      	movs	r2, #3
 80008c8:	fa02 f303 	lsl.w	r3, r2, r3
 80008cc:	43db      	mvns	r3, r3
 80008ce:	693a      	ldr	r2, [r7, #16]
 80008d0:	4013      	ands	r3, r2
 80008d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	68da      	ldr	r2, [r3, #12]
 80008d8:	697b      	ldr	r3, [r7, #20]
 80008da:	005b      	lsls	r3, r3, #1
 80008dc:	fa02 f303 	lsl.w	r3, r2, r3
 80008e0:	693a      	ldr	r2, [r7, #16]
 80008e2:	4313      	orrs	r3, r2
 80008e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	693a      	ldr	r2, [r7, #16]
 80008ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	685b      	ldr	r3, [r3, #4]
 80008f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80008f2:	2201      	movs	r2, #1
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	fa02 f303 	lsl.w	r3, r2, r3
 80008fa:	43db      	mvns	r3, r3
 80008fc:	693a      	ldr	r2, [r7, #16]
 80008fe:	4013      	ands	r3, r2
 8000900:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	685b      	ldr	r3, [r3, #4]
 8000906:	091b      	lsrs	r3, r3, #4
 8000908:	f003 0201 	and.w	r2, r3, #1
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	fa02 f303 	lsl.w	r3, r2, r3
 8000912:	693a      	ldr	r2, [r7, #16]
 8000914:	4313      	orrs	r3, r2
 8000916:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	693a      	ldr	r2, [r7, #16]
 800091c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	68db      	ldr	r3, [r3, #12]
 8000922:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	005b      	lsls	r3, r3, #1
 8000928:	2203      	movs	r2, #3
 800092a:	fa02 f303 	lsl.w	r3, r2, r3
 800092e:	43db      	mvns	r3, r3
 8000930:	693a      	ldr	r2, [r7, #16]
 8000932:	4013      	ands	r3, r2
 8000934:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	689a      	ldr	r2, [r3, #8]
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	005b      	lsls	r3, r3, #1
 800093e:	fa02 f303 	lsl.w	r3, r2, r3
 8000942:	693a      	ldr	r2, [r7, #16]
 8000944:	4313      	orrs	r3, r2
 8000946:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	693a      	ldr	r2, [r7, #16]
 800094c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	685b      	ldr	r3, [r3, #4]
 8000952:	2b02      	cmp	r3, #2
 8000954:	d003      	beq.n	800095e <HAL_GPIO_Init+0xea>
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	685b      	ldr	r3, [r3, #4]
 800095a:	2b12      	cmp	r3, #18
 800095c:	d123      	bne.n	80009a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800095e:	697b      	ldr	r3, [r7, #20]
 8000960:	08da      	lsrs	r2, r3, #3
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	3208      	adds	r2, #8
 8000966:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800096a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800096c:	697b      	ldr	r3, [r7, #20]
 800096e:	f003 0307 	and.w	r3, r3, #7
 8000972:	009b      	lsls	r3, r3, #2
 8000974:	220f      	movs	r2, #15
 8000976:	fa02 f303 	lsl.w	r3, r2, r3
 800097a:	43db      	mvns	r3, r3
 800097c:	693a      	ldr	r2, [r7, #16]
 800097e:	4013      	ands	r3, r2
 8000980:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	691a      	ldr	r2, [r3, #16]
 8000986:	697b      	ldr	r3, [r7, #20]
 8000988:	f003 0307 	and.w	r3, r3, #7
 800098c:	009b      	lsls	r3, r3, #2
 800098e:	fa02 f303 	lsl.w	r3, r2, r3
 8000992:	693a      	ldr	r2, [r7, #16]
 8000994:	4313      	orrs	r3, r2
 8000996:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000998:	697b      	ldr	r3, [r7, #20]
 800099a:	08da      	lsrs	r2, r3, #3
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	3208      	adds	r2, #8
 80009a0:	6939      	ldr	r1, [r7, #16]
 80009a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	005b      	lsls	r3, r3, #1
 80009b0:	2203      	movs	r2, #3
 80009b2:	fa02 f303 	lsl.w	r3, r2, r3
 80009b6:	43db      	mvns	r3, r3
 80009b8:	693a      	ldr	r2, [r7, #16]
 80009ba:	4013      	ands	r3, r2
 80009bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	685b      	ldr	r3, [r3, #4]
 80009c2:	f003 0203 	and.w	r2, r3, #3
 80009c6:	697b      	ldr	r3, [r7, #20]
 80009c8:	005b      	lsls	r3, r3, #1
 80009ca:	fa02 f303 	lsl.w	r3, r2, r3
 80009ce:	693a      	ldr	r2, [r7, #16]
 80009d0:	4313      	orrs	r3, r2
 80009d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	693a      	ldr	r2, [r7, #16]
 80009d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	685b      	ldr	r3, [r3, #4]
 80009de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	f000 80ac 	beq.w	8000b40 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009e8:	4b5e      	ldr	r3, [pc, #376]	; (8000b64 <HAL_GPIO_Init+0x2f0>)
 80009ea:	699b      	ldr	r3, [r3, #24]
 80009ec:	4a5d      	ldr	r2, [pc, #372]	; (8000b64 <HAL_GPIO_Init+0x2f0>)
 80009ee:	f043 0301 	orr.w	r3, r3, #1
 80009f2:	6193      	str	r3, [r2, #24]
 80009f4:	4b5b      	ldr	r3, [pc, #364]	; (8000b64 <HAL_GPIO_Init+0x2f0>)
 80009f6:	699b      	ldr	r3, [r3, #24]
 80009f8:	f003 0301 	and.w	r3, r3, #1
 80009fc:	60bb      	str	r3, [r7, #8]
 80009fe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a00:	4a59      	ldr	r2, [pc, #356]	; (8000b68 <HAL_GPIO_Init+0x2f4>)
 8000a02:	697b      	ldr	r3, [r7, #20]
 8000a04:	089b      	lsrs	r3, r3, #2
 8000a06:	3302      	adds	r3, #2
 8000a08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	f003 0303 	and.w	r3, r3, #3
 8000a14:	009b      	lsls	r3, r3, #2
 8000a16:	220f      	movs	r2, #15
 8000a18:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1c:	43db      	mvns	r3, r3
 8000a1e:	693a      	ldr	r2, [r7, #16]
 8000a20:	4013      	ands	r3, r2
 8000a22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000a2a:	d025      	beq.n	8000a78 <HAL_GPIO_Init+0x204>
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	4a4f      	ldr	r2, [pc, #316]	; (8000b6c <HAL_GPIO_Init+0x2f8>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	d01f      	beq.n	8000a74 <HAL_GPIO_Init+0x200>
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	4a4e      	ldr	r2, [pc, #312]	; (8000b70 <HAL_GPIO_Init+0x2fc>)
 8000a38:	4293      	cmp	r3, r2
 8000a3a:	d019      	beq.n	8000a70 <HAL_GPIO_Init+0x1fc>
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	4a4d      	ldr	r2, [pc, #308]	; (8000b74 <HAL_GPIO_Init+0x300>)
 8000a40:	4293      	cmp	r3, r2
 8000a42:	d013      	beq.n	8000a6c <HAL_GPIO_Init+0x1f8>
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	4a4c      	ldr	r2, [pc, #304]	; (8000b78 <HAL_GPIO_Init+0x304>)
 8000a48:	4293      	cmp	r3, r2
 8000a4a:	d00d      	beq.n	8000a68 <HAL_GPIO_Init+0x1f4>
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	4a4b      	ldr	r2, [pc, #300]	; (8000b7c <HAL_GPIO_Init+0x308>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d007      	beq.n	8000a64 <HAL_GPIO_Init+0x1f0>
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	4a4a      	ldr	r2, [pc, #296]	; (8000b80 <HAL_GPIO_Init+0x30c>)
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d101      	bne.n	8000a60 <HAL_GPIO_Init+0x1ec>
 8000a5c:	2306      	movs	r3, #6
 8000a5e:	e00c      	b.n	8000a7a <HAL_GPIO_Init+0x206>
 8000a60:	2307      	movs	r3, #7
 8000a62:	e00a      	b.n	8000a7a <HAL_GPIO_Init+0x206>
 8000a64:	2305      	movs	r3, #5
 8000a66:	e008      	b.n	8000a7a <HAL_GPIO_Init+0x206>
 8000a68:	2304      	movs	r3, #4
 8000a6a:	e006      	b.n	8000a7a <HAL_GPIO_Init+0x206>
 8000a6c:	2303      	movs	r3, #3
 8000a6e:	e004      	b.n	8000a7a <HAL_GPIO_Init+0x206>
 8000a70:	2302      	movs	r3, #2
 8000a72:	e002      	b.n	8000a7a <HAL_GPIO_Init+0x206>
 8000a74:	2301      	movs	r3, #1
 8000a76:	e000      	b.n	8000a7a <HAL_GPIO_Init+0x206>
 8000a78:	2300      	movs	r3, #0
 8000a7a:	697a      	ldr	r2, [r7, #20]
 8000a7c:	f002 0203 	and.w	r2, r2, #3
 8000a80:	0092      	lsls	r2, r2, #2
 8000a82:	4093      	lsls	r3, r2
 8000a84:	693a      	ldr	r2, [r7, #16]
 8000a86:	4313      	orrs	r3, r2
 8000a88:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a8a:	4937      	ldr	r1, [pc, #220]	; (8000b68 <HAL_GPIO_Init+0x2f4>)
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	089b      	lsrs	r3, r3, #2
 8000a90:	3302      	adds	r3, #2
 8000a92:	693a      	ldr	r2, [r7, #16]
 8000a94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a98:	4b3a      	ldr	r3, [pc, #232]	; (8000b84 <HAL_GPIO_Init+0x310>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	43db      	mvns	r3, r3
 8000aa2:	693a      	ldr	r2, [r7, #16]
 8000aa4:	4013      	ands	r3, r2
 8000aa6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	685b      	ldr	r3, [r3, #4]
 8000aac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d003      	beq.n	8000abc <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000ab4:	693a      	ldr	r2, [r7, #16]
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000abc:	4a31      	ldr	r2, [pc, #196]	; (8000b84 <HAL_GPIO_Init+0x310>)
 8000abe:	693b      	ldr	r3, [r7, #16]
 8000ac0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000ac2:	4b30      	ldr	r3, [pc, #192]	; (8000b84 <HAL_GPIO_Init+0x310>)
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	43db      	mvns	r3, r3
 8000acc:	693a      	ldr	r2, [r7, #16]
 8000ace:	4013      	ands	r3, r2
 8000ad0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	685b      	ldr	r3, [r3, #4]
 8000ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d003      	beq.n	8000ae6 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000ade:	693a      	ldr	r2, [r7, #16]
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	4313      	orrs	r3, r2
 8000ae4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ae6:	4a27      	ldr	r2, [pc, #156]	; (8000b84 <HAL_GPIO_Init+0x310>)
 8000ae8:	693b      	ldr	r3, [r7, #16]
 8000aea:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000aec:	4b25      	ldr	r3, [pc, #148]	; (8000b84 <HAL_GPIO_Init+0x310>)
 8000aee:	689b      	ldr	r3, [r3, #8]
 8000af0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	43db      	mvns	r3, r3
 8000af6:	693a      	ldr	r2, [r7, #16]
 8000af8:	4013      	ands	r3, r2
 8000afa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	685b      	ldr	r3, [r3, #4]
 8000b00:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d003      	beq.n	8000b10 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000b08:	693a      	ldr	r2, [r7, #16]
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	4313      	orrs	r3, r2
 8000b0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b10:	4a1c      	ldr	r2, [pc, #112]	; (8000b84 <HAL_GPIO_Init+0x310>)
 8000b12:	693b      	ldr	r3, [r7, #16]
 8000b14:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b16:	4b1b      	ldr	r3, [pc, #108]	; (8000b84 <HAL_GPIO_Init+0x310>)
 8000b18:	68db      	ldr	r3, [r3, #12]
 8000b1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	43db      	mvns	r3, r3
 8000b20:	693a      	ldr	r2, [r7, #16]
 8000b22:	4013      	ands	r3, r2
 8000b24:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	685b      	ldr	r3, [r3, #4]
 8000b2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d003      	beq.n	8000b3a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000b32:	693a      	ldr	r2, [r7, #16]
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	4313      	orrs	r3, r2
 8000b38:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b3a:	4a12      	ldr	r2, [pc, #72]	; (8000b84 <HAL_GPIO_Init+0x310>)
 8000b3c:	693b      	ldr	r3, [r7, #16]
 8000b3e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	3301      	adds	r3, #1
 8000b44:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	681a      	ldr	r2, [r3, #0]
 8000b4a:	697b      	ldr	r3, [r7, #20]
 8000b4c:	fa22 f303 	lsr.w	r3, r2, r3
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	f47f ae97 	bne.w	8000884 <HAL_GPIO_Init+0x10>
  }
}
 8000b56:	bf00      	nop
 8000b58:	371c      	adds	r7, #28
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	40021000 	.word	0x40021000
 8000b68:	40010000 	.word	0x40010000
 8000b6c:	48000400 	.word	0x48000400
 8000b70:	48000800 	.word	0x48000800
 8000b74:	48000c00 	.word	0x48000c00
 8000b78:	48001000 	.word	0x48001000
 8000b7c:	48001400 	.word	0x48001400
 8000b80:	48001800 	.word	0x48001800
 8000b84:	40010400 	.word	0x40010400

08000b88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
 8000b90:	460b      	mov	r3, r1
 8000b92:	807b      	strh	r3, [r7, #2]
 8000b94:	4613      	mov	r3, r2
 8000b96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b98:	787b      	ldrb	r3, [r7, #1]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d003      	beq.n	8000ba6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b9e:	887a      	ldrh	r2, [r7, #2]
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ba4:	e002      	b.n	8000bac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ba6:	887a      	ldrh	r2, [r7, #2]
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000bac:	bf00      	nop
 8000bae:	370c      	adds	r7, #12
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr

08000bb8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b085      	sub	sp, #20
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	460b      	mov	r3, r1
 8000bc2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	695b      	ldr	r3, [r3, #20]
 8000bc8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000bca:	887a      	ldrh	r2, [r7, #2]
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	4013      	ands	r3, r2
 8000bd0:	041a      	lsls	r2, r3, #16
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	43d9      	mvns	r1, r3
 8000bd6:	887b      	ldrh	r3, [r7, #2]
 8000bd8:	400b      	ands	r3, r1
 8000bda:	431a      	orrs	r2, r3
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	619a      	str	r2, [r3, #24]
}
 8000be0:	bf00      	nop
 8000be2:	3714      	adds	r7, #20
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr

08000bec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	1d3b      	adds	r3, r7, #4
 8000bf6:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000bf8:	1d3b      	adds	r3, r7, #4
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d102      	bne.n	8000c06 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000c00:	2301      	movs	r3, #1
 8000c02:	f000 bf01 	b.w	8001a08 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c06:	1d3b      	adds	r3, r7, #4
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f003 0301 	and.w	r3, r3, #1
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	f000 8160 	beq.w	8000ed6 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000c16:	4bae      	ldr	r3, [pc, #696]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	f003 030c 	and.w	r3, r3, #12
 8000c1e:	2b04      	cmp	r3, #4
 8000c20:	d00c      	beq.n	8000c3c <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c22:	4bab      	ldr	r3, [pc, #684]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	f003 030c 	and.w	r3, r3, #12
 8000c2a:	2b08      	cmp	r3, #8
 8000c2c:	d159      	bne.n	8000ce2 <HAL_RCC_OscConfig+0xf6>
 8000c2e:	4ba8      	ldr	r3, [pc, #672]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000c36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c3a:	d152      	bne.n	8000ce2 <HAL_RCC_OscConfig+0xf6>
 8000c3c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c40:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c44:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000c48:	fa93 f3a3 	rbit	r3, r3
 8000c4c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  return result;
 8000c50:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c54:	fab3 f383 	clz	r3, r3
 8000c58:	b2db      	uxtb	r3, r3
 8000c5a:	095b      	lsrs	r3, r3, #5
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	f043 0301 	orr.w	r3, r3, #1
 8000c62:	b2db      	uxtb	r3, r3
 8000c64:	2b01      	cmp	r3, #1
 8000c66:	d102      	bne.n	8000c6e <HAL_RCC_OscConfig+0x82>
 8000c68:	4b99      	ldr	r3, [pc, #612]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	e015      	b.n	8000c9a <HAL_RCC_OscConfig+0xae>
 8000c6e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c72:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c76:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000c7a:	fa93 f3a3 	rbit	r3, r3
 8000c7e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000c82:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c86:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000c8a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000c8e:	fa93 f3a3 	rbit	r3, r3
 8000c92:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000c96:	4b8e      	ldr	r3, [pc, #568]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c9a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000c9e:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000ca2:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000ca6:	fa92 f2a2 	rbit	r2, r2
 8000caa:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8000cae:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000cb2:	fab2 f282 	clz	r2, r2
 8000cb6:	b2d2      	uxtb	r2, r2
 8000cb8:	f042 0220 	orr.w	r2, r2, #32
 8000cbc:	b2d2      	uxtb	r2, r2
 8000cbe:	f002 021f 	and.w	r2, r2, #31
 8000cc2:	2101      	movs	r1, #1
 8000cc4:	fa01 f202 	lsl.w	r2, r1, r2
 8000cc8:	4013      	ands	r3, r2
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	f000 8102 	beq.w	8000ed4 <HAL_RCC_OscConfig+0x2e8>
 8000cd0:	1d3b      	adds	r3, r7, #4
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	f040 80fc 	bne.w	8000ed4 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8000cdc:	2301      	movs	r3, #1
 8000cde:	f000 be93 	b.w	8001a08 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ce2:	1d3b      	adds	r3, r7, #4
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cec:	d106      	bne.n	8000cfc <HAL_RCC_OscConfig+0x110>
 8000cee:	4b78      	ldr	r3, [pc, #480]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4a77      	ldr	r2, [pc, #476]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000cf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cf8:	6013      	str	r3, [r2, #0]
 8000cfa:	e030      	b.n	8000d5e <HAL_RCC_OscConfig+0x172>
 8000cfc:	1d3b      	adds	r3, r7, #4
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d10c      	bne.n	8000d20 <HAL_RCC_OscConfig+0x134>
 8000d06:	4b72      	ldr	r3, [pc, #456]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	4a71      	ldr	r2, [pc, #452]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000d0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d10:	6013      	str	r3, [r2, #0]
 8000d12:	4b6f      	ldr	r3, [pc, #444]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	4a6e      	ldr	r2, [pc, #440]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000d18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d1c:	6013      	str	r3, [r2, #0]
 8000d1e:	e01e      	b.n	8000d5e <HAL_RCC_OscConfig+0x172>
 8000d20:	1d3b      	adds	r3, r7, #4
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d2a:	d10c      	bne.n	8000d46 <HAL_RCC_OscConfig+0x15a>
 8000d2c:	4b68      	ldr	r3, [pc, #416]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a67      	ldr	r2, [pc, #412]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000d32:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d36:	6013      	str	r3, [r2, #0]
 8000d38:	4b65      	ldr	r3, [pc, #404]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a64      	ldr	r2, [pc, #400]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000d3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d42:	6013      	str	r3, [r2, #0]
 8000d44:	e00b      	b.n	8000d5e <HAL_RCC_OscConfig+0x172>
 8000d46:	4b62      	ldr	r3, [pc, #392]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4a61      	ldr	r2, [pc, #388]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000d4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d50:	6013      	str	r3, [r2, #0]
 8000d52:	4b5f      	ldr	r3, [pc, #380]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a5e      	ldr	r2, [pc, #376]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000d58:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d5c:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d5e:	1d3b      	adds	r3, r7, #4
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d059      	beq.n	8000e1c <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d68:	f7ff fc70 	bl	800064c <HAL_GetTick>
 8000d6c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d70:	e00a      	b.n	8000d88 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d72:	f7ff fc6b 	bl	800064c <HAL_GetTick>
 8000d76:	4602      	mov	r2, r0
 8000d78:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000d7c:	1ad3      	subs	r3, r2, r3
 8000d7e:	2b64      	cmp	r3, #100	; 0x64
 8000d80:	d902      	bls.n	8000d88 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8000d82:	2303      	movs	r3, #3
 8000d84:	f000 be40 	b.w	8001a08 <HAL_RCC_OscConfig+0xe1c>
 8000d88:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d8c:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d90:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8000d94:	fa93 f3a3 	rbit	r3, r3
 8000d98:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8000d9c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000da0:	fab3 f383 	clz	r3, r3
 8000da4:	b2db      	uxtb	r3, r3
 8000da6:	095b      	lsrs	r3, r3, #5
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	f043 0301 	orr.w	r3, r3, #1
 8000dae:	b2db      	uxtb	r3, r3
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d102      	bne.n	8000dba <HAL_RCC_OscConfig+0x1ce>
 8000db4:	4b46      	ldr	r3, [pc, #280]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	e015      	b.n	8000de6 <HAL_RCC_OscConfig+0x1fa>
 8000dba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dbe:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dc2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8000dc6:	fa93 f3a3 	rbit	r3, r3
 8000dca:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000dce:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dd2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000dd6:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000dda:	fa93 f3a3 	rbit	r3, r3
 8000dde:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000de2:	4b3b      	ldr	r3, [pc, #236]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000de6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000dea:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000dee:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000df2:	fa92 f2a2 	rbit	r2, r2
 8000df6:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8000dfa:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000dfe:	fab2 f282 	clz	r2, r2
 8000e02:	b2d2      	uxtb	r2, r2
 8000e04:	f042 0220 	orr.w	r2, r2, #32
 8000e08:	b2d2      	uxtb	r2, r2
 8000e0a:	f002 021f 	and.w	r2, r2, #31
 8000e0e:	2101      	movs	r1, #1
 8000e10:	fa01 f202 	lsl.w	r2, r1, r2
 8000e14:	4013      	ands	r3, r2
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d0ab      	beq.n	8000d72 <HAL_RCC_OscConfig+0x186>
 8000e1a:	e05c      	b.n	8000ed6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e1c:	f7ff fc16 	bl	800064c <HAL_GetTick>
 8000e20:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e24:	e00a      	b.n	8000e3c <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e26:	f7ff fc11 	bl	800064c <HAL_GetTick>
 8000e2a:	4602      	mov	r2, r0
 8000e2c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000e30:	1ad3      	subs	r3, r2, r3
 8000e32:	2b64      	cmp	r3, #100	; 0x64
 8000e34:	d902      	bls.n	8000e3c <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8000e36:	2303      	movs	r3, #3
 8000e38:	f000 bde6 	b.w	8001a08 <HAL_RCC_OscConfig+0xe1c>
 8000e3c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e40:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e44:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000e48:	fa93 f3a3 	rbit	r3, r3
 8000e4c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8000e50:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e54:	fab3 f383 	clz	r3, r3
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	095b      	lsrs	r3, r3, #5
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	f043 0301 	orr.w	r3, r3, #1
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	2b01      	cmp	r3, #1
 8000e66:	d102      	bne.n	8000e6e <HAL_RCC_OscConfig+0x282>
 8000e68:	4b19      	ldr	r3, [pc, #100]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	e015      	b.n	8000e9a <HAL_RCC_OscConfig+0x2ae>
 8000e6e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e72:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e76:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000e7a:	fa93 f3a3 	rbit	r3, r3
 8000e7e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000e82:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e86:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000e8a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000e8e:	fa93 f3a3 	rbit	r3, r3
 8000e92:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000e96:	4b0e      	ldr	r3, [pc, #56]	; (8000ed0 <HAL_RCC_OscConfig+0x2e4>)
 8000e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e9a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e9e:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000ea2:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000ea6:	fa92 f2a2 	rbit	r2, r2
 8000eaa:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8000eae:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000eb2:	fab2 f282 	clz	r2, r2
 8000eb6:	b2d2      	uxtb	r2, r2
 8000eb8:	f042 0220 	orr.w	r2, r2, #32
 8000ebc:	b2d2      	uxtb	r2, r2
 8000ebe:	f002 021f 	and.w	r2, r2, #31
 8000ec2:	2101      	movs	r1, #1
 8000ec4:	fa01 f202 	lsl.w	r2, r1, r2
 8000ec8:	4013      	ands	r3, r2
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d1ab      	bne.n	8000e26 <HAL_RCC_OscConfig+0x23a>
 8000ece:	e002      	b.n	8000ed6 <HAL_RCC_OscConfig+0x2ea>
 8000ed0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ed4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ed6:	1d3b      	adds	r3, r7, #4
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f003 0302 	and.w	r3, r3, #2
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	f000 8170 	beq.w	80011c6 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000ee6:	4bd0      	ldr	r3, [pc, #832]	; (8001228 <HAL_RCC_OscConfig+0x63c>)
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	f003 030c 	and.w	r3, r3, #12
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d00c      	beq.n	8000f0c <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000ef2:	4bcd      	ldr	r3, [pc, #820]	; (8001228 <HAL_RCC_OscConfig+0x63c>)
 8000ef4:	685b      	ldr	r3, [r3, #4]
 8000ef6:	f003 030c 	and.w	r3, r3, #12
 8000efa:	2b08      	cmp	r3, #8
 8000efc:	d16d      	bne.n	8000fda <HAL_RCC_OscConfig+0x3ee>
 8000efe:	4bca      	ldr	r3, [pc, #808]	; (8001228 <HAL_RCC_OscConfig+0x63c>)
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000f06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000f0a:	d166      	bne.n	8000fda <HAL_RCC_OscConfig+0x3ee>
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f12:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000f16:	fa93 f3a3 	rbit	r3, r3
 8000f1a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8000f1e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f22:	fab3 f383 	clz	r3, r3
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	095b      	lsrs	r3, r3, #5
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	f043 0301 	orr.w	r3, r3, #1
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d102      	bne.n	8000f3c <HAL_RCC_OscConfig+0x350>
 8000f36:	4bbc      	ldr	r3, [pc, #752]	; (8001228 <HAL_RCC_OscConfig+0x63c>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	e013      	b.n	8000f64 <HAL_RCC_OscConfig+0x378>
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f42:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000f46:	fa93 f3a3 	rbit	r3, r3
 8000f4a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8000f4e:	2302      	movs	r3, #2
 8000f50:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000f54:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000f58:	fa93 f3a3 	rbit	r3, r3
 8000f5c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000f60:	4bb1      	ldr	r3, [pc, #708]	; (8001228 <HAL_RCC_OscConfig+0x63c>)
 8000f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f64:	2202      	movs	r2, #2
 8000f66:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8000f6a:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000f6e:	fa92 f2a2 	rbit	r2, r2
 8000f72:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8000f76:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000f7a:	fab2 f282 	clz	r2, r2
 8000f7e:	b2d2      	uxtb	r2, r2
 8000f80:	f042 0220 	orr.w	r2, r2, #32
 8000f84:	b2d2      	uxtb	r2, r2
 8000f86:	f002 021f 	and.w	r2, r2, #31
 8000f8a:	2101      	movs	r1, #1
 8000f8c:	fa01 f202 	lsl.w	r2, r1, r2
 8000f90:	4013      	ands	r3, r2
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d007      	beq.n	8000fa6 <HAL_RCC_OscConfig+0x3ba>
 8000f96:	1d3b      	adds	r3, r7, #4
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	68db      	ldr	r3, [r3, #12]
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d002      	beq.n	8000fa6 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	f000 bd31 	b.w	8001a08 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fa6:	4ba0      	ldr	r3, [pc, #640]	; (8001228 <HAL_RCC_OscConfig+0x63c>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fae:	1d3b      	adds	r3, r7, #4
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	691b      	ldr	r3, [r3, #16]
 8000fb4:	21f8      	movs	r1, #248	; 0xf8
 8000fb6:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fba:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8000fbe:	fa91 f1a1 	rbit	r1, r1
 8000fc2:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8000fc6:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000fca:	fab1 f181 	clz	r1, r1
 8000fce:	b2c9      	uxtb	r1, r1
 8000fd0:	408b      	lsls	r3, r1
 8000fd2:	4995      	ldr	r1, [pc, #596]	; (8001228 <HAL_RCC_OscConfig+0x63c>)
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fd8:	e0f5      	b.n	80011c6 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fda:	1d3b      	adds	r3, r7, #4
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	68db      	ldr	r3, [r3, #12]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	f000 8085 	beq.w	80010f0 <HAL_RCC_OscConfig+0x504>
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fec:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000ff0:	fa93 f3a3 	rbit	r3, r3
 8000ff4:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8000ff8:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ffc:	fab3 f383 	clz	r3, r3
 8001000:	b2db      	uxtb	r3, r3
 8001002:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001006:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800100a:	009b      	lsls	r3, r3, #2
 800100c:	461a      	mov	r2, r3
 800100e:	2301      	movs	r3, #1
 8001010:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001012:	f7ff fb1b 	bl	800064c <HAL_GetTick>
 8001016:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800101a:	e00a      	b.n	8001032 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800101c:	f7ff fb16 	bl	800064c <HAL_GetTick>
 8001020:	4602      	mov	r2, r0
 8001022:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001026:	1ad3      	subs	r3, r2, r3
 8001028:	2b02      	cmp	r3, #2
 800102a:	d902      	bls.n	8001032 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800102c:	2303      	movs	r3, #3
 800102e:	f000 bceb 	b.w	8001a08 <HAL_RCC_OscConfig+0xe1c>
 8001032:	2302      	movs	r3, #2
 8001034:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001038:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800103c:	fa93 f3a3 	rbit	r3, r3
 8001040:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8001044:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001048:	fab3 f383 	clz	r3, r3
 800104c:	b2db      	uxtb	r3, r3
 800104e:	095b      	lsrs	r3, r3, #5
 8001050:	b2db      	uxtb	r3, r3
 8001052:	f043 0301 	orr.w	r3, r3, #1
 8001056:	b2db      	uxtb	r3, r3
 8001058:	2b01      	cmp	r3, #1
 800105a:	d102      	bne.n	8001062 <HAL_RCC_OscConfig+0x476>
 800105c:	4b72      	ldr	r3, [pc, #456]	; (8001228 <HAL_RCC_OscConfig+0x63c>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	e013      	b.n	800108a <HAL_RCC_OscConfig+0x49e>
 8001062:	2302      	movs	r3, #2
 8001064:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001068:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 800106c:	fa93 f3a3 	rbit	r3, r3
 8001070:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001074:	2302      	movs	r3, #2
 8001076:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800107a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800107e:	fa93 f3a3 	rbit	r3, r3
 8001082:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001086:	4b68      	ldr	r3, [pc, #416]	; (8001228 <HAL_RCC_OscConfig+0x63c>)
 8001088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800108a:	2202      	movs	r2, #2
 800108c:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001090:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001094:	fa92 f2a2 	rbit	r2, r2
 8001098:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 800109c:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80010a0:	fab2 f282 	clz	r2, r2
 80010a4:	b2d2      	uxtb	r2, r2
 80010a6:	f042 0220 	orr.w	r2, r2, #32
 80010aa:	b2d2      	uxtb	r2, r2
 80010ac:	f002 021f 	and.w	r2, r2, #31
 80010b0:	2101      	movs	r1, #1
 80010b2:	fa01 f202 	lsl.w	r2, r1, r2
 80010b6:	4013      	ands	r3, r2
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d0af      	beq.n	800101c <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010bc:	4b5a      	ldr	r3, [pc, #360]	; (8001228 <HAL_RCC_OscConfig+0x63c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010c4:	1d3b      	adds	r3, r7, #4
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	691b      	ldr	r3, [r3, #16]
 80010ca:	21f8      	movs	r1, #248	; 0xf8
 80010cc:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010d0:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 80010d4:	fa91 f1a1 	rbit	r1, r1
 80010d8:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 80010dc:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80010e0:	fab1 f181 	clz	r1, r1
 80010e4:	b2c9      	uxtb	r1, r1
 80010e6:	408b      	lsls	r3, r1
 80010e8:	494f      	ldr	r1, [pc, #316]	; (8001228 <HAL_RCC_OscConfig+0x63c>)
 80010ea:	4313      	orrs	r3, r2
 80010ec:	600b      	str	r3, [r1, #0]
 80010ee:	e06a      	b.n	80011c6 <HAL_RCC_OscConfig+0x5da>
 80010f0:	2301      	movs	r3, #1
 80010f2:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010f6:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80010fa:	fa93 f3a3 	rbit	r3, r3
 80010fe:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8001102:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001106:	fab3 f383 	clz	r3, r3
 800110a:	b2db      	uxtb	r3, r3
 800110c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001110:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001114:	009b      	lsls	r3, r3, #2
 8001116:	461a      	mov	r2, r3
 8001118:	2300      	movs	r3, #0
 800111a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800111c:	f7ff fa96 	bl	800064c <HAL_GetTick>
 8001120:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001124:	e00a      	b.n	800113c <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001126:	f7ff fa91 	bl	800064c <HAL_GetTick>
 800112a:	4602      	mov	r2, r0
 800112c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	2b02      	cmp	r3, #2
 8001134:	d902      	bls.n	800113c <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8001136:	2303      	movs	r3, #3
 8001138:	f000 bc66 	b.w	8001a08 <HAL_RCC_OscConfig+0xe1c>
 800113c:	2302      	movs	r3, #2
 800113e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001142:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001146:	fa93 f3a3 	rbit	r3, r3
 800114a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 800114e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001152:	fab3 f383 	clz	r3, r3
 8001156:	b2db      	uxtb	r3, r3
 8001158:	095b      	lsrs	r3, r3, #5
 800115a:	b2db      	uxtb	r3, r3
 800115c:	f043 0301 	orr.w	r3, r3, #1
 8001160:	b2db      	uxtb	r3, r3
 8001162:	2b01      	cmp	r3, #1
 8001164:	d102      	bne.n	800116c <HAL_RCC_OscConfig+0x580>
 8001166:	4b30      	ldr	r3, [pc, #192]	; (8001228 <HAL_RCC_OscConfig+0x63c>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	e013      	b.n	8001194 <HAL_RCC_OscConfig+0x5a8>
 800116c:	2302      	movs	r3, #2
 800116e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001172:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001176:	fa93 f3a3 	rbit	r3, r3
 800117a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800117e:	2302      	movs	r3, #2
 8001180:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001184:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001188:	fa93 f3a3 	rbit	r3, r3
 800118c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001190:	4b25      	ldr	r3, [pc, #148]	; (8001228 <HAL_RCC_OscConfig+0x63c>)
 8001192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001194:	2202      	movs	r2, #2
 8001196:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800119a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800119e:	fa92 f2a2 	rbit	r2, r2
 80011a2:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 80011a6:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80011aa:	fab2 f282 	clz	r2, r2
 80011ae:	b2d2      	uxtb	r2, r2
 80011b0:	f042 0220 	orr.w	r2, r2, #32
 80011b4:	b2d2      	uxtb	r2, r2
 80011b6:	f002 021f 	and.w	r2, r2, #31
 80011ba:	2101      	movs	r1, #1
 80011bc:	fa01 f202 	lsl.w	r2, r1, r2
 80011c0:	4013      	ands	r3, r2
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d1af      	bne.n	8001126 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011c6:	1d3b      	adds	r3, r7, #4
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f003 0308 	and.w	r3, r3, #8
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	f000 80da 	beq.w	800138a <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011d6:	1d3b      	adds	r3, r7, #4
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	695b      	ldr	r3, [r3, #20]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d069      	beq.n	80012b4 <HAL_RCC_OscConfig+0x6c8>
 80011e0:	2301      	movs	r3, #1
 80011e2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80011ea:	fa93 f3a3 	rbit	r3, r3
 80011ee:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80011f2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011f6:	fab3 f383 	clz	r3, r3
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	461a      	mov	r2, r3
 80011fe:	4b0b      	ldr	r3, [pc, #44]	; (800122c <HAL_RCC_OscConfig+0x640>)
 8001200:	4413      	add	r3, r2
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	461a      	mov	r2, r3
 8001206:	2301      	movs	r3, #1
 8001208:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800120a:	f7ff fa1f 	bl	800064c <HAL_GetTick>
 800120e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001212:	e00d      	b.n	8001230 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001214:	f7ff fa1a 	bl	800064c <HAL_GetTick>
 8001218:	4602      	mov	r2, r0
 800121a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800121e:	1ad3      	subs	r3, r2, r3
 8001220:	2b02      	cmp	r3, #2
 8001222:	d905      	bls.n	8001230 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8001224:	2303      	movs	r3, #3
 8001226:	e3ef      	b.n	8001a08 <HAL_RCC_OscConfig+0xe1c>
 8001228:	40021000 	.word	0x40021000
 800122c:	10908120 	.word	0x10908120
 8001230:	2302      	movs	r3, #2
 8001232:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001236:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800123a:	fa93 f2a3 	rbit	r2, r3
 800123e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001248:	2202      	movs	r2, #2
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	fa93 f2a3 	rbit	r2, r3
 8001256:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800125a:	601a      	str	r2, [r3, #0]
 800125c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001260:	2202      	movs	r2, #2
 8001262:	601a      	str	r2, [r3, #0]
 8001264:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	fa93 f2a3 	rbit	r2, r3
 800126e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001272:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001274:	4ba4      	ldr	r3, [pc, #656]	; (8001508 <HAL_RCC_OscConfig+0x91c>)
 8001276:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001278:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800127c:	2102      	movs	r1, #2
 800127e:	6019      	str	r1, [r3, #0]
 8001280:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	fa93 f1a3 	rbit	r1, r3
 800128a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800128e:	6019      	str	r1, [r3, #0]
  return result;
 8001290:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	fab3 f383 	clz	r3, r3
 800129a:	b2db      	uxtb	r3, r3
 800129c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	f003 031f 	and.w	r3, r3, #31
 80012a6:	2101      	movs	r1, #1
 80012a8:	fa01 f303 	lsl.w	r3, r1, r3
 80012ac:	4013      	ands	r3, r2
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d0b0      	beq.n	8001214 <HAL_RCC_OscConfig+0x628>
 80012b2:	e06a      	b.n	800138a <HAL_RCC_OscConfig+0x79e>
 80012b4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80012b8:	2201      	movs	r2, #1
 80012ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012bc:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	fa93 f2a3 	rbit	r2, r3
 80012c6:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80012ca:	601a      	str	r2, [r3, #0]
  return result;
 80012cc:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80012d0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012d2:	fab3 f383 	clz	r3, r3
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	461a      	mov	r2, r3
 80012da:	4b8c      	ldr	r3, [pc, #560]	; (800150c <HAL_RCC_OscConfig+0x920>)
 80012dc:	4413      	add	r3, r2
 80012de:	009b      	lsls	r3, r3, #2
 80012e0:	461a      	mov	r2, r3
 80012e2:	2300      	movs	r3, #0
 80012e4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012e6:	f7ff f9b1 	bl	800064c <HAL_GetTick>
 80012ea:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012ee:	e009      	b.n	8001304 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012f0:	f7ff f9ac 	bl	800064c <HAL_GetTick>
 80012f4:	4602      	mov	r2, r0
 80012f6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80012fa:	1ad3      	subs	r3, r2, r3
 80012fc:	2b02      	cmp	r3, #2
 80012fe:	d901      	bls.n	8001304 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8001300:	2303      	movs	r3, #3
 8001302:	e381      	b.n	8001a08 <HAL_RCC_OscConfig+0xe1c>
 8001304:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001308:	2202      	movs	r2, #2
 800130a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800130c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	fa93 f2a3 	rbit	r2, r3
 8001316:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001320:	2202      	movs	r2, #2
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	fa93 f2a3 	rbit	r2, r3
 800132e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001338:	2202      	movs	r2, #2
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	fa93 f2a3 	rbit	r2, r3
 8001346:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800134a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800134c:	4b6e      	ldr	r3, [pc, #440]	; (8001508 <HAL_RCC_OscConfig+0x91c>)
 800134e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001350:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001354:	2102      	movs	r1, #2
 8001356:	6019      	str	r1, [r3, #0]
 8001358:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	fa93 f1a3 	rbit	r1, r3
 8001362:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001366:	6019      	str	r1, [r3, #0]
  return result;
 8001368:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	fab3 f383 	clz	r3, r3
 8001372:	b2db      	uxtb	r3, r3
 8001374:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001378:	b2db      	uxtb	r3, r3
 800137a:	f003 031f 	and.w	r3, r3, #31
 800137e:	2101      	movs	r1, #1
 8001380:	fa01 f303 	lsl.w	r3, r1, r3
 8001384:	4013      	ands	r3, r2
 8001386:	2b00      	cmp	r3, #0
 8001388:	d1b2      	bne.n	80012f0 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800138a:	1d3b      	adds	r3, r7, #4
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f003 0304 	and.w	r3, r3, #4
 8001394:	2b00      	cmp	r3, #0
 8001396:	f000 8157 	beq.w	8001648 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800139a:	2300      	movs	r3, #0
 800139c:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013a0:	4b59      	ldr	r3, [pc, #356]	; (8001508 <HAL_RCC_OscConfig+0x91c>)
 80013a2:	69db      	ldr	r3, [r3, #28]
 80013a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d112      	bne.n	80013d2 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013ac:	4b56      	ldr	r3, [pc, #344]	; (8001508 <HAL_RCC_OscConfig+0x91c>)
 80013ae:	69db      	ldr	r3, [r3, #28]
 80013b0:	4a55      	ldr	r2, [pc, #340]	; (8001508 <HAL_RCC_OscConfig+0x91c>)
 80013b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013b6:	61d3      	str	r3, [r2, #28]
 80013b8:	4b53      	ldr	r3, [pc, #332]	; (8001508 <HAL_RCC_OscConfig+0x91c>)
 80013ba:	69db      	ldr	r3, [r3, #28]
 80013bc:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80013c0:	f107 030c 	add.w	r3, r7, #12
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	f107 030c 	add.w	r3, r7, #12
 80013ca:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80013cc:	2301      	movs	r3, #1
 80013ce:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013d2:	4b4f      	ldr	r3, [pc, #316]	; (8001510 <HAL_RCC_OscConfig+0x924>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d11a      	bne.n	8001414 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013de:	4b4c      	ldr	r3, [pc, #304]	; (8001510 <HAL_RCC_OscConfig+0x924>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a4b      	ldr	r2, [pc, #300]	; (8001510 <HAL_RCC_OscConfig+0x924>)
 80013e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013e8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013ea:	f7ff f92f 	bl	800064c <HAL_GetTick>
 80013ee:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013f2:	e009      	b.n	8001408 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013f4:	f7ff f92a 	bl	800064c <HAL_GetTick>
 80013f8:	4602      	mov	r2, r0
 80013fa:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	2b64      	cmp	r3, #100	; 0x64
 8001402:	d901      	bls.n	8001408 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8001404:	2303      	movs	r3, #3
 8001406:	e2ff      	b.n	8001a08 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001408:	4b41      	ldr	r3, [pc, #260]	; (8001510 <HAL_RCC_OscConfig+0x924>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001410:	2b00      	cmp	r3, #0
 8001412:	d0ef      	beq.n	80013f4 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001414:	1d3b      	adds	r3, r7, #4
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	689b      	ldr	r3, [r3, #8]
 800141a:	2b01      	cmp	r3, #1
 800141c:	d106      	bne.n	800142c <HAL_RCC_OscConfig+0x840>
 800141e:	4b3a      	ldr	r3, [pc, #232]	; (8001508 <HAL_RCC_OscConfig+0x91c>)
 8001420:	6a1b      	ldr	r3, [r3, #32]
 8001422:	4a39      	ldr	r2, [pc, #228]	; (8001508 <HAL_RCC_OscConfig+0x91c>)
 8001424:	f043 0301 	orr.w	r3, r3, #1
 8001428:	6213      	str	r3, [r2, #32]
 800142a:	e02f      	b.n	800148c <HAL_RCC_OscConfig+0x8a0>
 800142c:	1d3b      	adds	r3, r7, #4
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d10c      	bne.n	8001450 <HAL_RCC_OscConfig+0x864>
 8001436:	4b34      	ldr	r3, [pc, #208]	; (8001508 <HAL_RCC_OscConfig+0x91c>)
 8001438:	6a1b      	ldr	r3, [r3, #32]
 800143a:	4a33      	ldr	r2, [pc, #204]	; (8001508 <HAL_RCC_OscConfig+0x91c>)
 800143c:	f023 0301 	bic.w	r3, r3, #1
 8001440:	6213      	str	r3, [r2, #32]
 8001442:	4b31      	ldr	r3, [pc, #196]	; (8001508 <HAL_RCC_OscConfig+0x91c>)
 8001444:	6a1b      	ldr	r3, [r3, #32]
 8001446:	4a30      	ldr	r2, [pc, #192]	; (8001508 <HAL_RCC_OscConfig+0x91c>)
 8001448:	f023 0304 	bic.w	r3, r3, #4
 800144c:	6213      	str	r3, [r2, #32]
 800144e:	e01d      	b.n	800148c <HAL_RCC_OscConfig+0x8a0>
 8001450:	1d3b      	adds	r3, r7, #4
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	2b05      	cmp	r3, #5
 8001458:	d10c      	bne.n	8001474 <HAL_RCC_OscConfig+0x888>
 800145a:	4b2b      	ldr	r3, [pc, #172]	; (8001508 <HAL_RCC_OscConfig+0x91c>)
 800145c:	6a1b      	ldr	r3, [r3, #32]
 800145e:	4a2a      	ldr	r2, [pc, #168]	; (8001508 <HAL_RCC_OscConfig+0x91c>)
 8001460:	f043 0304 	orr.w	r3, r3, #4
 8001464:	6213      	str	r3, [r2, #32]
 8001466:	4b28      	ldr	r3, [pc, #160]	; (8001508 <HAL_RCC_OscConfig+0x91c>)
 8001468:	6a1b      	ldr	r3, [r3, #32]
 800146a:	4a27      	ldr	r2, [pc, #156]	; (8001508 <HAL_RCC_OscConfig+0x91c>)
 800146c:	f043 0301 	orr.w	r3, r3, #1
 8001470:	6213      	str	r3, [r2, #32]
 8001472:	e00b      	b.n	800148c <HAL_RCC_OscConfig+0x8a0>
 8001474:	4b24      	ldr	r3, [pc, #144]	; (8001508 <HAL_RCC_OscConfig+0x91c>)
 8001476:	6a1b      	ldr	r3, [r3, #32]
 8001478:	4a23      	ldr	r2, [pc, #140]	; (8001508 <HAL_RCC_OscConfig+0x91c>)
 800147a:	f023 0301 	bic.w	r3, r3, #1
 800147e:	6213      	str	r3, [r2, #32]
 8001480:	4b21      	ldr	r3, [pc, #132]	; (8001508 <HAL_RCC_OscConfig+0x91c>)
 8001482:	6a1b      	ldr	r3, [r3, #32]
 8001484:	4a20      	ldr	r2, [pc, #128]	; (8001508 <HAL_RCC_OscConfig+0x91c>)
 8001486:	f023 0304 	bic.w	r3, r3, #4
 800148a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800148c:	1d3b      	adds	r3, r7, #4
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d06a      	beq.n	800156c <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001496:	f7ff f8d9 	bl	800064c <HAL_GetTick>
 800149a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800149e:	e00b      	b.n	80014b8 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014a0:	f7ff f8d4 	bl	800064c <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d901      	bls.n	80014b8 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 80014b4:	2303      	movs	r3, #3
 80014b6:	e2a7      	b.n	8001a08 <HAL_RCC_OscConfig+0xe1c>
 80014b8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80014bc:	2202      	movs	r2, #2
 80014be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014c0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	fa93 f2a3 	rbit	r2, r3
 80014ca:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80014ce:	601a      	str	r2, [r3, #0]
 80014d0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80014d4:	2202      	movs	r2, #2
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	fa93 f2a3 	rbit	r2, r3
 80014e2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80014e6:	601a      	str	r2, [r3, #0]
  return result;
 80014e8:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80014ec:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014ee:	fab3 f383 	clz	r3, r3
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	095b      	lsrs	r3, r3, #5
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	f043 0302 	orr.w	r3, r3, #2
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	2b02      	cmp	r3, #2
 8001500:	d108      	bne.n	8001514 <HAL_RCC_OscConfig+0x928>
 8001502:	4b01      	ldr	r3, [pc, #4]	; (8001508 <HAL_RCC_OscConfig+0x91c>)
 8001504:	6a1b      	ldr	r3, [r3, #32]
 8001506:	e013      	b.n	8001530 <HAL_RCC_OscConfig+0x944>
 8001508:	40021000 	.word	0x40021000
 800150c:	10908120 	.word	0x10908120
 8001510:	40007000 	.word	0x40007000
 8001514:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001518:	2202      	movs	r2, #2
 800151a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800151c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	fa93 f2a3 	rbit	r2, r3
 8001526:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	4bc0      	ldr	r3, [pc, #768]	; (8001830 <HAL_RCC_OscConfig+0xc44>)
 800152e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001530:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001534:	2102      	movs	r1, #2
 8001536:	6011      	str	r1, [r2, #0]
 8001538:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800153c:	6812      	ldr	r2, [r2, #0]
 800153e:	fa92 f1a2 	rbit	r1, r2
 8001542:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001546:	6011      	str	r1, [r2, #0]
  return result;
 8001548:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800154c:	6812      	ldr	r2, [r2, #0]
 800154e:	fab2 f282 	clz	r2, r2
 8001552:	b2d2      	uxtb	r2, r2
 8001554:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001558:	b2d2      	uxtb	r2, r2
 800155a:	f002 021f 	and.w	r2, r2, #31
 800155e:	2101      	movs	r1, #1
 8001560:	fa01 f202 	lsl.w	r2, r1, r2
 8001564:	4013      	ands	r3, r2
 8001566:	2b00      	cmp	r3, #0
 8001568:	d09a      	beq.n	80014a0 <HAL_RCC_OscConfig+0x8b4>
 800156a:	e063      	b.n	8001634 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800156c:	f7ff f86e 	bl	800064c <HAL_GetTick>
 8001570:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001574:	e00b      	b.n	800158e <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001576:	f7ff f869 	bl	800064c <HAL_GetTick>
 800157a:	4602      	mov	r2, r0
 800157c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	f241 3288 	movw	r2, #5000	; 0x1388
 8001586:	4293      	cmp	r3, r2
 8001588:	d901      	bls.n	800158e <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e23c      	b.n	8001a08 <HAL_RCC_OscConfig+0xe1c>
 800158e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001592:	2202      	movs	r2, #2
 8001594:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001596:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	fa93 f2a3 	rbit	r2, r3
 80015a0:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80015a4:	601a      	str	r2, [r3, #0]
 80015a6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80015aa:	2202      	movs	r2, #2
 80015ac:	601a      	str	r2, [r3, #0]
 80015ae:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	fa93 f2a3 	rbit	r2, r3
 80015b8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80015bc:	601a      	str	r2, [r3, #0]
  return result;
 80015be:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80015c2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015c4:	fab3 f383 	clz	r3, r3
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	095b      	lsrs	r3, r3, #5
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	f043 0302 	orr.w	r3, r3, #2
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	2b02      	cmp	r3, #2
 80015d6:	d102      	bne.n	80015de <HAL_RCC_OscConfig+0x9f2>
 80015d8:	4b95      	ldr	r3, [pc, #596]	; (8001830 <HAL_RCC_OscConfig+0xc44>)
 80015da:	6a1b      	ldr	r3, [r3, #32]
 80015dc:	e00d      	b.n	80015fa <HAL_RCC_OscConfig+0xa0e>
 80015de:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80015e2:	2202      	movs	r2, #2
 80015e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015e6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	fa93 f2a3 	rbit	r2, r3
 80015f0:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	4b8e      	ldr	r3, [pc, #568]	; (8001830 <HAL_RCC_OscConfig+0xc44>)
 80015f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015fa:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80015fe:	2102      	movs	r1, #2
 8001600:	6011      	str	r1, [r2, #0]
 8001602:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001606:	6812      	ldr	r2, [r2, #0]
 8001608:	fa92 f1a2 	rbit	r1, r2
 800160c:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001610:	6011      	str	r1, [r2, #0]
  return result;
 8001612:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001616:	6812      	ldr	r2, [r2, #0]
 8001618:	fab2 f282 	clz	r2, r2
 800161c:	b2d2      	uxtb	r2, r2
 800161e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001622:	b2d2      	uxtb	r2, r2
 8001624:	f002 021f 	and.w	r2, r2, #31
 8001628:	2101      	movs	r1, #1
 800162a:	fa01 f202 	lsl.w	r2, r1, r2
 800162e:	4013      	ands	r3, r2
 8001630:	2b00      	cmp	r3, #0
 8001632:	d1a0      	bne.n	8001576 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001634:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8001638:	2b01      	cmp	r3, #1
 800163a:	d105      	bne.n	8001648 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800163c:	4b7c      	ldr	r3, [pc, #496]	; (8001830 <HAL_RCC_OscConfig+0xc44>)
 800163e:	69db      	ldr	r3, [r3, #28]
 8001640:	4a7b      	ldr	r2, [pc, #492]	; (8001830 <HAL_RCC_OscConfig+0xc44>)
 8001642:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001646:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001648:	1d3b      	adds	r3, r7, #4
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	699b      	ldr	r3, [r3, #24]
 800164e:	2b00      	cmp	r3, #0
 8001650:	f000 81d9 	beq.w	8001a06 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001654:	4b76      	ldr	r3, [pc, #472]	; (8001830 <HAL_RCC_OscConfig+0xc44>)
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f003 030c 	and.w	r3, r3, #12
 800165c:	2b08      	cmp	r3, #8
 800165e:	f000 81a6 	beq.w	80019ae <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001662:	1d3b      	adds	r3, r7, #4
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	699b      	ldr	r3, [r3, #24]
 8001668:	2b02      	cmp	r3, #2
 800166a:	f040 811e 	bne.w	80018aa <HAL_RCC_OscConfig+0xcbe>
 800166e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001672:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001676:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001678:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	fa93 f2a3 	rbit	r2, r3
 8001682:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001686:	601a      	str	r2, [r3, #0]
  return result;
 8001688:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800168c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800168e:	fab3 f383 	clz	r3, r3
 8001692:	b2db      	uxtb	r3, r3
 8001694:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001698:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800169c:	009b      	lsls	r3, r3, #2
 800169e:	461a      	mov	r2, r3
 80016a0:	2300      	movs	r3, #0
 80016a2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016a4:	f7fe ffd2 	bl	800064c <HAL_GetTick>
 80016a8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016ac:	e009      	b.n	80016c2 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016ae:	f7fe ffcd 	bl	800064c <HAL_GetTick>
 80016b2:	4602      	mov	r2, r0
 80016b4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	2b02      	cmp	r3, #2
 80016bc:	d901      	bls.n	80016c2 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
 80016c0:	e1a2      	b.n	8001a08 <HAL_RCC_OscConfig+0xe1c>
 80016c2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80016c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016cc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	fa93 f2a3 	rbit	r2, r3
 80016d6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80016da:	601a      	str	r2, [r3, #0]
  return result;
 80016dc:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80016e0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016e2:	fab3 f383 	clz	r3, r3
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	095b      	lsrs	r3, r3, #5
 80016ea:	b2db      	uxtb	r3, r3
 80016ec:	f043 0301 	orr.w	r3, r3, #1
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d102      	bne.n	80016fc <HAL_RCC_OscConfig+0xb10>
 80016f6:	4b4e      	ldr	r3, [pc, #312]	; (8001830 <HAL_RCC_OscConfig+0xc44>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	e01b      	b.n	8001734 <HAL_RCC_OscConfig+0xb48>
 80016fc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001700:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001704:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001706:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	fa93 f2a3 	rbit	r2, r3
 8001710:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001714:	601a      	str	r2, [r3, #0]
 8001716:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800171a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800171e:	601a      	str	r2, [r3, #0]
 8001720:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	fa93 f2a3 	rbit	r2, r3
 800172a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	4b3f      	ldr	r3, [pc, #252]	; (8001830 <HAL_RCC_OscConfig+0xc44>)
 8001732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001734:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001738:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800173c:	6011      	str	r1, [r2, #0]
 800173e:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001742:	6812      	ldr	r2, [r2, #0]
 8001744:	fa92 f1a2 	rbit	r1, r2
 8001748:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800174c:	6011      	str	r1, [r2, #0]
  return result;
 800174e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001752:	6812      	ldr	r2, [r2, #0]
 8001754:	fab2 f282 	clz	r2, r2
 8001758:	b2d2      	uxtb	r2, r2
 800175a:	f042 0220 	orr.w	r2, r2, #32
 800175e:	b2d2      	uxtb	r2, r2
 8001760:	f002 021f 	and.w	r2, r2, #31
 8001764:	2101      	movs	r1, #1
 8001766:	fa01 f202 	lsl.w	r2, r1, r2
 800176a:	4013      	ands	r3, r2
 800176c:	2b00      	cmp	r3, #0
 800176e:	d19e      	bne.n	80016ae <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001770:	4b2f      	ldr	r3, [pc, #188]	; (8001830 <HAL_RCC_OscConfig+0xc44>)
 8001772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001774:	f023 020f 	bic.w	r2, r3, #15
 8001778:	1d3b      	adds	r3, r7, #4
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800177e:	492c      	ldr	r1, [pc, #176]	; (8001830 <HAL_RCC_OscConfig+0xc44>)
 8001780:	4313      	orrs	r3, r2
 8001782:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001784:	4b2a      	ldr	r3, [pc, #168]	; (8001830 <HAL_RCC_OscConfig+0xc44>)
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 800178c:	1d3b      	adds	r3, r7, #4
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	6a19      	ldr	r1, [r3, #32]
 8001792:	1d3b      	adds	r3, r7, #4
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	69db      	ldr	r3, [r3, #28]
 8001798:	430b      	orrs	r3, r1
 800179a:	4925      	ldr	r1, [pc, #148]	; (8001830 <HAL_RCC_OscConfig+0xc44>)
 800179c:	4313      	orrs	r3, r2
 800179e:	604b      	str	r3, [r1, #4]
 80017a0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80017a4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80017a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017aa:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	fa93 f2a3 	rbit	r2, r3
 80017b4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80017b8:	601a      	str	r2, [r3, #0]
  return result;
 80017ba:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80017be:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017c0:	fab3 f383 	clz	r3, r3
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80017ca:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	461a      	mov	r2, r3
 80017d2:	2301      	movs	r3, #1
 80017d4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d6:	f7fe ff39 	bl	800064c <HAL_GetTick>
 80017da:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017de:	e009      	b.n	80017f4 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017e0:	f7fe ff34 	bl	800064c <HAL_GetTick>
 80017e4:	4602      	mov	r2, r0
 80017e6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80017ea:	1ad3      	subs	r3, r2, r3
 80017ec:	2b02      	cmp	r3, #2
 80017ee:	d901      	bls.n	80017f4 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80017f0:	2303      	movs	r3, #3
 80017f2:	e109      	b.n	8001a08 <HAL_RCC_OscConfig+0xe1c>
 80017f4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80017f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017fe:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	fa93 f2a3 	rbit	r2, r3
 8001808:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800180c:	601a      	str	r2, [r3, #0]
  return result;
 800180e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001812:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001814:	fab3 f383 	clz	r3, r3
 8001818:	b2db      	uxtb	r3, r3
 800181a:	095b      	lsrs	r3, r3, #5
 800181c:	b2db      	uxtb	r3, r3
 800181e:	f043 0301 	orr.w	r3, r3, #1
 8001822:	b2db      	uxtb	r3, r3
 8001824:	2b01      	cmp	r3, #1
 8001826:	d105      	bne.n	8001834 <HAL_RCC_OscConfig+0xc48>
 8001828:	4b01      	ldr	r3, [pc, #4]	; (8001830 <HAL_RCC_OscConfig+0xc44>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	e01e      	b.n	800186c <HAL_RCC_OscConfig+0xc80>
 800182e:	bf00      	nop
 8001830:	40021000 	.word	0x40021000
 8001834:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001838:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800183c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800183e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	fa93 f2a3 	rbit	r2, r3
 8001848:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800184c:	601a      	str	r2, [r3, #0]
 800184e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001852:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	fa93 f2a3 	rbit	r2, r3
 8001862:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	4b6a      	ldr	r3, [pc, #424]	; (8001a14 <HAL_RCC_OscConfig+0xe28>)
 800186a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800186c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001870:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001874:	6011      	str	r1, [r2, #0]
 8001876:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800187a:	6812      	ldr	r2, [r2, #0]
 800187c:	fa92 f1a2 	rbit	r1, r2
 8001880:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001884:	6011      	str	r1, [r2, #0]
  return result;
 8001886:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800188a:	6812      	ldr	r2, [r2, #0]
 800188c:	fab2 f282 	clz	r2, r2
 8001890:	b2d2      	uxtb	r2, r2
 8001892:	f042 0220 	orr.w	r2, r2, #32
 8001896:	b2d2      	uxtb	r2, r2
 8001898:	f002 021f 	and.w	r2, r2, #31
 800189c:	2101      	movs	r1, #1
 800189e:	fa01 f202 	lsl.w	r2, r1, r2
 80018a2:	4013      	ands	r3, r2
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d09b      	beq.n	80017e0 <HAL_RCC_OscConfig+0xbf4>
 80018a8:	e0ad      	b.n	8001a06 <HAL_RCC_OscConfig+0xe1a>
 80018aa:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80018ae:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80018b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018b4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	fa93 f2a3 	rbit	r2, r3
 80018be:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018c2:	601a      	str	r2, [r3, #0]
  return result;
 80018c4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018c8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018ca:	fab3 f383 	clz	r3, r3
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80018d4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	461a      	mov	r2, r3
 80018dc:	2300      	movs	r3, #0
 80018de:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e0:	f7fe feb4 	bl	800064c <HAL_GetTick>
 80018e4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018e8:	e009      	b.n	80018fe <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018ea:	f7fe feaf 	bl	800064c <HAL_GetTick>
 80018ee:	4602      	mov	r2, r0
 80018f0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d901      	bls.n	80018fe <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80018fa:	2303      	movs	r3, #3
 80018fc:	e084      	b.n	8001a08 <HAL_RCC_OscConfig+0xe1c>
 80018fe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001902:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001906:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001908:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	fa93 f2a3 	rbit	r2, r3
 8001912:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001916:	601a      	str	r2, [r3, #0]
  return result;
 8001918:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800191c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800191e:	fab3 f383 	clz	r3, r3
 8001922:	b2db      	uxtb	r3, r3
 8001924:	095b      	lsrs	r3, r3, #5
 8001926:	b2db      	uxtb	r3, r3
 8001928:	f043 0301 	orr.w	r3, r3, #1
 800192c:	b2db      	uxtb	r3, r3
 800192e:	2b01      	cmp	r3, #1
 8001930:	d102      	bne.n	8001938 <HAL_RCC_OscConfig+0xd4c>
 8001932:	4b38      	ldr	r3, [pc, #224]	; (8001a14 <HAL_RCC_OscConfig+0xe28>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	e01b      	b.n	8001970 <HAL_RCC_OscConfig+0xd84>
 8001938:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800193c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001940:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001942:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	fa93 f2a3 	rbit	r2, r3
 800194c:	f107 0320 	add.w	r3, r7, #32
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	f107 031c 	add.w	r3, r7, #28
 8001956:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	f107 031c 	add.w	r3, r7, #28
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	fa93 f2a3 	rbit	r2, r3
 8001966:	f107 0318 	add.w	r3, r7, #24
 800196a:	601a      	str	r2, [r3, #0]
 800196c:	4b29      	ldr	r3, [pc, #164]	; (8001a14 <HAL_RCC_OscConfig+0xe28>)
 800196e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001970:	f107 0214 	add.w	r2, r7, #20
 8001974:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001978:	6011      	str	r1, [r2, #0]
 800197a:	f107 0214 	add.w	r2, r7, #20
 800197e:	6812      	ldr	r2, [r2, #0]
 8001980:	fa92 f1a2 	rbit	r1, r2
 8001984:	f107 0210 	add.w	r2, r7, #16
 8001988:	6011      	str	r1, [r2, #0]
  return result;
 800198a:	f107 0210 	add.w	r2, r7, #16
 800198e:	6812      	ldr	r2, [r2, #0]
 8001990:	fab2 f282 	clz	r2, r2
 8001994:	b2d2      	uxtb	r2, r2
 8001996:	f042 0220 	orr.w	r2, r2, #32
 800199a:	b2d2      	uxtb	r2, r2
 800199c:	f002 021f 	and.w	r2, r2, #31
 80019a0:	2101      	movs	r1, #1
 80019a2:	fa01 f202 	lsl.w	r2, r1, r2
 80019a6:	4013      	ands	r3, r2
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d19e      	bne.n	80018ea <HAL_RCC_OscConfig+0xcfe>
 80019ac:	e02b      	b.n	8001a06 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019ae:	1d3b      	adds	r3, r7, #4
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	699b      	ldr	r3, [r3, #24]
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d101      	bne.n	80019bc <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e025      	b.n	8001a08 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80019bc:	4b15      	ldr	r3, [pc, #84]	; (8001a14 <HAL_RCC_OscConfig+0xe28>)
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80019c4:	4b13      	ldr	r3, [pc, #76]	; (8001a14 <HAL_RCC_OscConfig+0xe28>)
 80019c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019c8:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80019cc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80019d0:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 80019d4:	1d3b      	adds	r3, r7, #4
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	69db      	ldr	r3, [r3, #28]
 80019da:	429a      	cmp	r2, r3
 80019dc:	d111      	bne.n	8001a02 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80019de:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80019e2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80019e6:	1d3b      	adds	r3, r7, #4
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d108      	bne.n	8001a02 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80019f0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80019f4:	f003 020f 	and.w	r2, r3, #15
 80019f8:	1d3b      	adds	r3, r7, #4
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d001      	beq.n	8001a06 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e000      	b.n	8001a08 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8001a06:	2300      	movs	r3, #0
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	40021000 	.word	0x40021000

08001a18 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b09e      	sub	sp, #120	; 0x78
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001a22:	2300      	movs	r3, #0
 8001a24:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d101      	bne.n	8001a30 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	e162      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a30:	4b90      	ldr	r3, [pc, #576]	; (8001c74 <HAL_RCC_ClockConfig+0x25c>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f003 0307 	and.w	r3, r3, #7
 8001a38:	683a      	ldr	r2, [r7, #0]
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	d910      	bls.n	8001a60 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a3e:	4b8d      	ldr	r3, [pc, #564]	; (8001c74 <HAL_RCC_ClockConfig+0x25c>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f023 0207 	bic.w	r2, r3, #7
 8001a46:	498b      	ldr	r1, [pc, #556]	; (8001c74 <HAL_RCC_ClockConfig+0x25c>)
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a4e:	4b89      	ldr	r3, [pc, #548]	; (8001c74 <HAL_RCC_ClockConfig+0x25c>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f003 0307 	and.w	r3, r3, #7
 8001a56:	683a      	ldr	r2, [r7, #0]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d001      	beq.n	8001a60 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e14a      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f003 0302 	and.w	r3, r3, #2
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d008      	beq.n	8001a7e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a6c:	4b82      	ldr	r3, [pc, #520]	; (8001c78 <HAL_RCC_ClockConfig+0x260>)
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	497f      	ldr	r1, [pc, #508]	; (8001c78 <HAL_RCC_ClockConfig+0x260>)
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f003 0301 	and.w	r3, r3, #1
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	f000 80dc 	beq.w	8001c44 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d13c      	bne.n	8001b0e <HAL_RCC_ClockConfig+0xf6>
 8001a94:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a98:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a9a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001a9c:	fa93 f3a3 	rbit	r3, r3
 8001aa0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001aa2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aa4:	fab3 f383 	clz	r3, r3
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	095b      	lsrs	r3, r3, #5
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	f043 0301 	orr.w	r3, r3, #1
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d102      	bne.n	8001abe <HAL_RCC_ClockConfig+0xa6>
 8001ab8:	4b6f      	ldr	r3, [pc, #444]	; (8001c78 <HAL_RCC_ClockConfig+0x260>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	e00f      	b.n	8001ade <HAL_RCC_ClockConfig+0xc6>
 8001abe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ac2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ac6:	fa93 f3a3 	rbit	r3, r3
 8001aca:	667b      	str	r3, [r7, #100]	; 0x64
 8001acc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ad0:	663b      	str	r3, [r7, #96]	; 0x60
 8001ad2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001ad4:	fa93 f3a3 	rbit	r3, r3
 8001ad8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001ada:	4b67      	ldr	r3, [pc, #412]	; (8001c78 <HAL_RCC_ClockConfig+0x260>)
 8001adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ade:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001ae2:	65ba      	str	r2, [r7, #88]	; 0x58
 8001ae4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001ae6:	fa92 f2a2 	rbit	r2, r2
 8001aea:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001aec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001aee:	fab2 f282 	clz	r2, r2
 8001af2:	b2d2      	uxtb	r2, r2
 8001af4:	f042 0220 	orr.w	r2, r2, #32
 8001af8:	b2d2      	uxtb	r2, r2
 8001afa:	f002 021f 	and.w	r2, r2, #31
 8001afe:	2101      	movs	r1, #1
 8001b00:	fa01 f202 	lsl.w	r2, r1, r2
 8001b04:	4013      	ands	r3, r2
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d17b      	bne.n	8001c02 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e0f3      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	2b02      	cmp	r3, #2
 8001b14:	d13c      	bne.n	8001b90 <HAL_RCC_ClockConfig+0x178>
 8001b16:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b1a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b1c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b1e:	fa93 f3a3 	rbit	r3, r3
 8001b22:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001b24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b26:	fab3 f383 	clz	r3, r3
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	095b      	lsrs	r3, r3, #5
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	f043 0301 	orr.w	r3, r3, #1
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d102      	bne.n	8001b40 <HAL_RCC_ClockConfig+0x128>
 8001b3a:	4b4f      	ldr	r3, [pc, #316]	; (8001c78 <HAL_RCC_ClockConfig+0x260>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	e00f      	b.n	8001b60 <HAL_RCC_ClockConfig+0x148>
 8001b40:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b44:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001b48:	fa93 f3a3 	rbit	r3, r3
 8001b4c:	647b      	str	r3, [r7, #68]	; 0x44
 8001b4e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b52:	643b      	str	r3, [r7, #64]	; 0x40
 8001b54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b56:	fa93 f3a3 	rbit	r3, r3
 8001b5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b5c:	4b46      	ldr	r3, [pc, #280]	; (8001c78 <HAL_RCC_ClockConfig+0x260>)
 8001b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b60:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b64:	63ba      	str	r2, [r7, #56]	; 0x38
 8001b66:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b68:	fa92 f2a2 	rbit	r2, r2
 8001b6c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001b6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001b70:	fab2 f282 	clz	r2, r2
 8001b74:	b2d2      	uxtb	r2, r2
 8001b76:	f042 0220 	orr.w	r2, r2, #32
 8001b7a:	b2d2      	uxtb	r2, r2
 8001b7c:	f002 021f 	and.w	r2, r2, #31
 8001b80:	2101      	movs	r1, #1
 8001b82:	fa01 f202 	lsl.w	r2, r1, r2
 8001b86:	4013      	ands	r3, r2
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d13a      	bne.n	8001c02 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e0b2      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x2de>
 8001b90:	2302      	movs	r3, #2
 8001b92:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b96:	fa93 f3a3 	rbit	r3, r3
 8001b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001b9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b9e:	fab3 f383 	clz	r3, r3
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	095b      	lsrs	r3, r3, #5
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	f043 0301 	orr.w	r3, r3, #1
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d102      	bne.n	8001bb8 <HAL_RCC_ClockConfig+0x1a0>
 8001bb2:	4b31      	ldr	r3, [pc, #196]	; (8001c78 <HAL_RCC_ClockConfig+0x260>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	e00d      	b.n	8001bd4 <HAL_RCC_ClockConfig+0x1bc>
 8001bb8:	2302      	movs	r3, #2
 8001bba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bbe:	fa93 f3a3 	rbit	r3, r3
 8001bc2:	627b      	str	r3, [r7, #36]	; 0x24
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	623b      	str	r3, [r7, #32]
 8001bc8:	6a3b      	ldr	r3, [r7, #32]
 8001bca:	fa93 f3a3 	rbit	r3, r3
 8001bce:	61fb      	str	r3, [r7, #28]
 8001bd0:	4b29      	ldr	r3, [pc, #164]	; (8001c78 <HAL_RCC_ClockConfig+0x260>)
 8001bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd4:	2202      	movs	r2, #2
 8001bd6:	61ba      	str	r2, [r7, #24]
 8001bd8:	69ba      	ldr	r2, [r7, #24]
 8001bda:	fa92 f2a2 	rbit	r2, r2
 8001bde:	617a      	str	r2, [r7, #20]
  return result;
 8001be0:	697a      	ldr	r2, [r7, #20]
 8001be2:	fab2 f282 	clz	r2, r2
 8001be6:	b2d2      	uxtb	r2, r2
 8001be8:	f042 0220 	orr.w	r2, r2, #32
 8001bec:	b2d2      	uxtb	r2, r2
 8001bee:	f002 021f 	and.w	r2, r2, #31
 8001bf2:	2101      	movs	r1, #1
 8001bf4:	fa01 f202 	lsl.w	r2, r1, r2
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d101      	bne.n	8001c02 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e079      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c02:	4b1d      	ldr	r3, [pc, #116]	; (8001c78 <HAL_RCC_ClockConfig+0x260>)
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	f023 0203 	bic.w	r2, r3, #3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	491a      	ldr	r1, [pc, #104]	; (8001c78 <HAL_RCC_ClockConfig+0x260>)
 8001c10:	4313      	orrs	r3, r2
 8001c12:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c14:	f7fe fd1a 	bl	800064c <HAL_GetTick>
 8001c18:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c1a:	e00a      	b.n	8001c32 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c1c:	f7fe fd16 	bl	800064c <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d901      	bls.n	8001c32 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e061      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c32:	4b11      	ldr	r3, [pc, #68]	; (8001c78 <HAL_RCC_ClockConfig+0x260>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	f003 020c 	and.w	r2, r3, #12
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d1eb      	bne.n	8001c1c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c44:	4b0b      	ldr	r3, [pc, #44]	; (8001c74 <HAL_RCC_ClockConfig+0x25c>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 0307 	and.w	r3, r3, #7
 8001c4c:	683a      	ldr	r2, [r7, #0]
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d214      	bcs.n	8001c7c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c52:	4b08      	ldr	r3, [pc, #32]	; (8001c74 <HAL_RCC_ClockConfig+0x25c>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f023 0207 	bic.w	r2, r3, #7
 8001c5a:	4906      	ldr	r1, [pc, #24]	; (8001c74 <HAL_RCC_ClockConfig+0x25c>)
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c62:	4b04      	ldr	r3, [pc, #16]	; (8001c74 <HAL_RCC_ClockConfig+0x25c>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 0307 	and.w	r3, r3, #7
 8001c6a:	683a      	ldr	r2, [r7, #0]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d005      	beq.n	8001c7c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e040      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x2de>
 8001c74:	40022000 	.word	0x40022000
 8001c78:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f003 0304 	and.w	r3, r3, #4
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d008      	beq.n	8001c9a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c88:	4b1d      	ldr	r3, [pc, #116]	; (8001d00 <HAL_RCC_ClockConfig+0x2e8>)
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	491a      	ldr	r1, [pc, #104]	; (8001d00 <HAL_RCC_ClockConfig+0x2e8>)
 8001c96:	4313      	orrs	r3, r2
 8001c98:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0308 	and.w	r3, r3, #8
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d009      	beq.n	8001cba <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ca6:	4b16      	ldr	r3, [pc, #88]	; (8001d00 <HAL_RCC_ClockConfig+0x2e8>)
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	691b      	ldr	r3, [r3, #16]
 8001cb2:	00db      	lsls	r3, r3, #3
 8001cb4:	4912      	ldr	r1, [pc, #72]	; (8001d00 <HAL_RCC_ClockConfig+0x2e8>)
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001cba:	f000 f829 	bl	8001d10 <HAL_RCC_GetSysClockFreq>
 8001cbe:	4601      	mov	r1, r0
 8001cc0:	4b0f      	ldr	r3, [pc, #60]	; (8001d00 <HAL_RCC_ClockConfig+0x2e8>)
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001cc8:	22f0      	movs	r2, #240	; 0xf0
 8001cca:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	fa92 f2a2 	rbit	r2, r2
 8001cd2:	60fa      	str	r2, [r7, #12]
  return result;
 8001cd4:	68fa      	ldr	r2, [r7, #12]
 8001cd6:	fab2 f282 	clz	r2, r2
 8001cda:	b2d2      	uxtb	r2, r2
 8001cdc:	40d3      	lsrs	r3, r2
 8001cde:	4a09      	ldr	r2, [pc, #36]	; (8001d04 <HAL_RCC_ClockConfig+0x2ec>)
 8001ce0:	5cd3      	ldrb	r3, [r2, r3]
 8001ce2:	fa21 f303 	lsr.w	r3, r1, r3
 8001ce6:	4a08      	ldr	r2, [pc, #32]	; (8001d08 <HAL_RCC_ClockConfig+0x2f0>)
 8001ce8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001cea:	4b08      	ldr	r3, [pc, #32]	; (8001d0c <HAL_RCC_ClockConfig+0x2f4>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7fe fc68 	bl	80005c4 <HAL_InitTick>
  
  return HAL_OK;
 8001cf4:	2300      	movs	r3, #0
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3778      	adds	r7, #120	; 0x78
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	40021000 	.word	0x40021000
 8001d04:	08002858 	.word	0x08002858
 8001d08:	20000000 	.word	0x20000000
 8001d0c:	20000004 	.word	0x20000004

08001d10 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b08b      	sub	sp, #44	; 0x2c
 8001d14:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d16:	2300      	movs	r3, #0
 8001d18:	61fb      	str	r3, [r7, #28]
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61bb      	str	r3, [r7, #24]
 8001d1e:	2300      	movs	r3, #0
 8001d20:	627b      	str	r3, [r7, #36]	; 0x24
 8001d22:	2300      	movs	r3, #0
 8001d24:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001d26:	2300      	movs	r3, #0
 8001d28:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001d2a:	4b2a      	ldr	r3, [pc, #168]	; (8001dd4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	f003 030c 	and.w	r3, r3, #12
 8001d36:	2b04      	cmp	r3, #4
 8001d38:	d002      	beq.n	8001d40 <HAL_RCC_GetSysClockFreq+0x30>
 8001d3a:	2b08      	cmp	r3, #8
 8001d3c:	d003      	beq.n	8001d46 <HAL_RCC_GetSysClockFreq+0x36>
 8001d3e:	e03f      	b.n	8001dc0 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d40:	4b25      	ldr	r3, [pc, #148]	; (8001dd8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001d42:	623b      	str	r3, [r7, #32]
      break;
 8001d44:	e03f      	b.n	8001dc6 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001d4c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001d50:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d52:	68ba      	ldr	r2, [r7, #8]
 8001d54:	fa92 f2a2 	rbit	r2, r2
 8001d58:	607a      	str	r2, [r7, #4]
  return result;
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	fab2 f282 	clz	r2, r2
 8001d60:	b2d2      	uxtb	r2, r2
 8001d62:	40d3      	lsrs	r3, r2
 8001d64:	4a1d      	ldr	r2, [pc, #116]	; (8001ddc <HAL_RCC_GetSysClockFreq+0xcc>)
 8001d66:	5cd3      	ldrb	r3, [r2, r3]
 8001d68:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001d6a:	4b1a      	ldr	r3, [pc, #104]	; (8001dd4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d6e:	f003 030f 	and.w	r3, r3, #15
 8001d72:	220f      	movs	r2, #15
 8001d74:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d76:	693a      	ldr	r2, [r7, #16]
 8001d78:	fa92 f2a2 	rbit	r2, r2
 8001d7c:	60fa      	str	r2, [r7, #12]
  return result;
 8001d7e:	68fa      	ldr	r2, [r7, #12]
 8001d80:	fab2 f282 	clz	r2, r2
 8001d84:	b2d2      	uxtb	r2, r2
 8001d86:	40d3      	lsrs	r3, r2
 8001d88:	4a15      	ldr	r2, [pc, #84]	; (8001de0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001d8a:	5cd3      	ldrb	r3, [r2, r3]
 8001d8c:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d008      	beq.n	8001daa <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001d98:	4a0f      	ldr	r2, [pc, #60]	; (8001dd8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	fb02 f303 	mul.w	r3, r2, r3
 8001da6:	627b      	str	r3, [r7, #36]	; 0x24
 8001da8:	e007      	b.n	8001dba <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001daa:	4a0b      	ldr	r2, [pc, #44]	; (8001dd8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	fbb2 f2f3 	udiv	r2, r2, r3
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	fb02 f303 	mul.w	r3, r2, r3
 8001db8:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dbc:	623b      	str	r3, [r7, #32]
      break;
 8001dbe:	e002      	b.n	8001dc6 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001dc0:	4b05      	ldr	r3, [pc, #20]	; (8001dd8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001dc2:	623b      	str	r3, [r7, #32]
      break;
 8001dc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001dc6:	6a3b      	ldr	r3, [r7, #32]
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	372c      	adds	r7, #44	; 0x2c
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	007a1200 	.word	0x007a1200
 8001ddc:	08002868 	.word	0x08002868
 8001de0:	08002878 	.word	0x08002878

08001de4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b092      	sub	sp, #72	; 0x48
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001dec:	2300      	movs	r3, #0
 8001dee:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8001df0:	2300      	movs	r3, #0
 8001df2:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8001df4:	2300      	movs	r3, #0
 8001df6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	f000 80d4 	beq.w	8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e08:	4b4e      	ldr	r3, [pc, #312]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e0a:	69db      	ldr	r3, [r3, #28]
 8001e0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d10e      	bne.n	8001e32 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e14:	4b4b      	ldr	r3, [pc, #300]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e16:	69db      	ldr	r3, [r3, #28]
 8001e18:	4a4a      	ldr	r2, [pc, #296]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e1e:	61d3      	str	r3, [r2, #28]
 8001e20:	4b48      	ldr	r3, [pc, #288]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e22:	69db      	ldr	r3, [r3, #28]
 8001e24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e28:	60bb      	str	r3, [r7, #8]
 8001e2a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e32:	4b45      	ldr	r3, [pc, #276]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d118      	bne.n	8001e70 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e3e:	4b42      	ldr	r3, [pc, #264]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a41      	ldr	r2, [pc, #260]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e48:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e4a:	f7fe fbff 	bl	800064c <HAL_GetTick>
 8001e4e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e50:	e008      	b.n	8001e64 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e52:	f7fe fbfb 	bl	800064c <HAL_GetTick>
 8001e56:	4602      	mov	r2, r0
 8001e58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e5a:	1ad3      	subs	r3, r2, r3
 8001e5c:	2b64      	cmp	r3, #100	; 0x64
 8001e5e:	d901      	bls.n	8001e64 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001e60:	2303      	movs	r3, #3
 8001e62:	e1d6      	b.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e64:	4b38      	ldr	r3, [pc, #224]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d0f0      	beq.n	8001e52 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001e70:	4b34      	ldr	r3, [pc, #208]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e72:	6a1b      	ldr	r3, [r3, #32]
 8001e74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e78:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001e7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	f000 8084 	beq.w	8001f8a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e8a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d07c      	beq.n	8001f8a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001e90:	4b2c      	ldr	r3, [pc, #176]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e92:	6a1b      	ldr	r3, [r3, #32]
 8001e94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e98:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e9e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ea2:	fa93 f3a3 	rbit	r3, r3
 8001ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001eaa:	fab3 f383 	clz	r3, r3
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	4b26      	ldr	r3, [pc, #152]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001eb4:	4413      	add	r3, r2
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	461a      	mov	r2, r3
 8001eba:	2301      	movs	r3, #1
 8001ebc:	6013      	str	r3, [r2, #0]
 8001ebe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ec2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ec6:	fa93 f3a3 	rbit	r3, r3
 8001eca:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001ecc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ece:	fab3 f383 	clz	r3, r3
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	4b1d      	ldr	r3, [pc, #116]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001ed8:	4413      	add	r3, r2
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	461a      	mov	r2, r3
 8001ede:	2300      	movs	r3, #0
 8001ee0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001ee2:	4a18      	ldr	r2, [pc, #96]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ee4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ee6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001ee8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d04b      	beq.n	8001f8a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef2:	f7fe fbab 	bl	800064c <HAL_GetTick>
 8001ef6:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ef8:	e00a      	b.n	8001f10 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001efa:	f7fe fba7 	bl	800064c <HAL_GetTick>
 8001efe:	4602      	mov	r2, r0
 8001f00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d901      	bls.n	8001f10 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	e180      	b.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8001f10:	2302      	movs	r3, #2
 8001f12:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f16:	fa93 f3a3 	rbit	r3, r3
 8001f1a:	627b      	str	r3, [r7, #36]	; 0x24
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	623b      	str	r3, [r7, #32]
 8001f20:	6a3b      	ldr	r3, [r7, #32]
 8001f22:	fa93 f3a3 	rbit	r3, r3
 8001f26:	61fb      	str	r3, [r7, #28]
  return result;
 8001f28:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f2a:	fab3 f383 	clz	r3, r3
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	095b      	lsrs	r3, r3, #5
 8001f32:	b2db      	uxtb	r3, r3
 8001f34:	f043 0302 	orr.w	r3, r3, #2
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d108      	bne.n	8001f50 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8001f3e:	4b01      	ldr	r3, [pc, #4]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f40:	6a1b      	ldr	r3, [r3, #32]
 8001f42:	e00d      	b.n	8001f60 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8001f44:	40021000 	.word	0x40021000
 8001f48:	40007000 	.word	0x40007000
 8001f4c:	10908100 	.word	0x10908100
 8001f50:	2302      	movs	r3, #2
 8001f52:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f54:	69bb      	ldr	r3, [r7, #24]
 8001f56:	fa93 f3a3 	rbit	r3, r3
 8001f5a:	617b      	str	r3, [r7, #20]
 8001f5c:	4ba0      	ldr	r3, [pc, #640]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f60:	2202      	movs	r2, #2
 8001f62:	613a      	str	r2, [r7, #16]
 8001f64:	693a      	ldr	r2, [r7, #16]
 8001f66:	fa92 f2a2 	rbit	r2, r2
 8001f6a:	60fa      	str	r2, [r7, #12]
  return result;
 8001f6c:	68fa      	ldr	r2, [r7, #12]
 8001f6e:	fab2 f282 	clz	r2, r2
 8001f72:	b2d2      	uxtb	r2, r2
 8001f74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f78:	b2d2      	uxtb	r2, r2
 8001f7a:	f002 021f 	and.w	r2, r2, #31
 8001f7e:	2101      	movs	r1, #1
 8001f80:	fa01 f202 	lsl.w	r2, r1, r2
 8001f84:	4013      	ands	r3, r2
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d0b7      	beq.n	8001efa <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001f8a:	4b95      	ldr	r3, [pc, #596]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001f8c:	6a1b      	ldr	r3, [r3, #32]
 8001f8e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	4992      	ldr	r1, [pc, #584]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f9c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d105      	bne.n	8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fa4:	4b8e      	ldr	r3, [pc, #568]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001fa6:	69db      	ldr	r3, [r3, #28]
 8001fa8:	4a8d      	ldr	r2, [pc, #564]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001faa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fae:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 0301 	and.w	r3, r3, #1
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d008      	beq.n	8001fce <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001fbc:	4b88      	ldr	r3, [pc, #544]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc0:	f023 0203 	bic.w	r2, r3, #3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	4985      	ldr	r1, [pc, #532]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0302 	and.w	r3, r3, #2
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d008      	beq.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001fda:	4b81      	ldr	r3, [pc, #516]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fde:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	68db      	ldr	r3, [r3, #12]
 8001fe6:	497e      	ldr	r1, [pc, #504]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f003 0304 	and.w	r3, r3, #4
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d008      	beq.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001ff8:	4b79      	ldr	r3, [pc, #484]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	691b      	ldr	r3, [r3, #16]
 8002004:	4976      	ldr	r1, [pc, #472]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002006:	4313      	orrs	r3, r2
 8002008:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 0320 	and.w	r3, r3, #32
 8002012:	2b00      	cmp	r3, #0
 8002014:	d008      	beq.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002016:	4b72      	ldr	r3, [pc, #456]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201a:	f023 0210 	bic.w	r2, r3, #16
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	69db      	ldr	r3, [r3, #28]
 8002022:	496f      	ldr	r1, [pc, #444]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002024:	4313      	orrs	r3, r2
 8002026:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002030:	2b00      	cmp	r3, #0
 8002032:	d008      	beq.n	8002046 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002034:	4b6a      	ldr	r3, [pc, #424]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002040:	4967      	ldr	r1, [pc, #412]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002042:	4313      	orrs	r3, r2
 8002044:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800204e:	2b00      	cmp	r3, #0
 8002050:	d008      	beq.n	8002064 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002052:	4b63      	ldr	r3, [pc, #396]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002056:	f023 0220 	bic.w	r2, r3, #32
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6a1b      	ldr	r3, [r3, #32]
 800205e:	4960      	ldr	r1, [pc, #384]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002060:	4313      	orrs	r3, r2
 8002062:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d008      	beq.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002070:	4b5b      	ldr	r3, [pc, #364]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002074:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800207c:	4958      	ldr	r1, [pc, #352]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800207e:	4313      	orrs	r3, r2
 8002080:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 0308 	and.w	r3, r3, #8
 800208a:	2b00      	cmp	r3, #0
 800208c:	d008      	beq.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800208e:	4b54      	ldr	r3, [pc, #336]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002092:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	695b      	ldr	r3, [r3, #20]
 800209a:	4951      	ldr	r1, [pc, #324]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800209c:	4313      	orrs	r3, r2
 800209e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f003 0310 	and.w	r3, r3, #16
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d008      	beq.n	80020be <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80020ac:	4b4c      	ldr	r3, [pc, #304]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	699b      	ldr	r3, [r3, #24]
 80020b8:	4949      	ldr	r1, [pc, #292]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020ba:	4313      	orrs	r3, r2
 80020bc:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d008      	beq.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80020ca:	4b45      	ldr	r3, [pc, #276]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d6:	4942      	ldr	r1, [pc, #264]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020d8:	4313      	orrs	r3, r2
 80020da:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d008      	beq.n	80020fa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80020e8:	4b3d      	ldr	r3, [pc, #244]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ec:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020f4:	493a      	ldr	r1, [pc, #232]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020f6:	4313      	orrs	r3, r2
 80020f8:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002102:	2b00      	cmp	r3, #0
 8002104:	d008      	beq.n	8002118 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002106:	4b36      	ldr	r3, [pc, #216]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800210a:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002112:	4933      	ldr	r1, [pc, #204]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002114:	4313      	orrs	r3, r2
 8002116:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d008      	beq.n	8002136 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002124:	4b2e      	ldr	r3, [pc, #184]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002128:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002130:	492b      	ldr	r1, [pc, #172]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002132:	4313      	orrs	r3, r2
 8002134:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d008      	beq.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002142:	4b27      	ldr	r3, [pc, #156]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214e:	4924      	ldr	r1, [pc, #144]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002150:	4313      	orrs	r3, r2
 8002152:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d008      	beq.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002160:	4b1f      	ldr	r3, [pc, #124]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002162:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002164:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800216c:	491c      	ldr	r1, [pc, #112]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800216e:	4313      	orrs	r3, r2
 8002170:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d008      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 800217e:	4b18      	ldr	r3, [pc, #96]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002182:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800218a:	4915      	ldr	r1, [pc, #84]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800218c:	4313      	orrs	r3, r2
 800218e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002198:	2b00      	cmp	r3, #0
 800219a:	d008      	beq.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800219c:	4b10      	ldr	r3, [pc, #64]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800219e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021a8:	490d      	ldr	r1, [pc, #52]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021aa:	4313      	orrs	r3, r2
 80021ac:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d008      	beq.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80021ba:	4b09      	ldr	r3, [pc, #36]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021c6:	4906      	ldr	r1, [pc, #24]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021c8:	4313      	orrs	r3, r2
 80021ca:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d00c      	beq.n	80021f2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80021d8:	4b01      	ldr	r3, [pc, #4]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021dc:	e002      	b.n	80021e4 <HAL_RCCEx_PeriphCLKConfig+0x400>
 80021de:	bf00      	nop
 80021e0:	40021000 	.word	0x40021000
 80021e4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ec:	490b      	ldr	r1, [pc, #44]	; (800221c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80021ee:	4313      	orrs	r3, r2
 80021f0:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d008      	beq.n	8002210 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80021fe:	4b07      	ldr	r3, [pc, #28]	; (800221c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002202:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800220a:	4904      	ldr	r1, [pc, #16]	; (800221c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800220c:	4313      	orrs	r3, r2
 800220e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3748      	adds	r7, #72	; 0x48
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	40021000 	.word	0x40021000

08002220 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d101      	bne.n	8002232 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e083      	b.n	800233a <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	7f5b      	ldrb	r3, [r3, #29]
 8002236:	b2db      	uxtb	r3, r3
 8002238:	2b00      	cmp	r3, #0
 800223a:	d105      	bne.n	8002248 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2200      	movs	r2, #0
 8002240:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f7fe f918 	bl	8000478 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2202      	movs	r2, #2
 800224c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	22ca      	movs	r2, #202	; 0xca
 8002254:	625a      	str	r2, [r3, #36]	; 0x24
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	2253      	movs	r2, #83	; 0x53
 800225c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f000 fa59 	bl	8002716 <RTC_EnterInitMode>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d008      	beq.n	800227c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	22ff      	movs	r2, #255	; 0xff
 8002270:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2204      	movs	r2, #4
 8002276:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e05e      	b.n	800233a <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	6812      	ldr	r2, [r2, #0]
 8002286:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800228a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800228e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	6899      	ldr	r1, [r3, #8]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685a      	ldr	r2, [r3, #4]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	691b      	ldr	r3, [r3, #16]
 800229e:	431a      	orrs	r2, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	695b      	ldr	r3, [r3, #20]
 80022a4:	431a      	orrs	r2, r3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	430a      	orrs	r2, r1
 80022ac:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	68d2      	ldr	r2, [r2, #12]
 80022b6:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	6919      	ldr	r1, [r3, #16]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	041a      	lsls	r2, r3, #16
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	430a      	orrs	r2, r1
 80022ca:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	68da      	ldr	r2, [r3, #12]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80022da:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	f003 0320 	and.w	r3, r3, #32
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d10e      	bne.n	8002308 <HAL_RTC_Init+0xe8>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80022ea:	6878      	ldr	r0, [r7, #4]
 80022ec:	f000 f9eb 	bl	80026c6 <HAL_RTC_WaitForSynchro>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d008      	beq.n	8002308 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	22ff      	movs	r2, #255	; 0xff
 80022fc:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2204      	movs	r2, #4
 8002302:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e018      	b.n	800233a <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002316:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	699a      	ldr	r2, [r3, #24]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	430a      	orrs	r2, r1
 8002328:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	22ff      	movs	r2, #255	; 0xff
 8002330:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2201      	movs	r2, #1
 8002336:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8002338:	2300      	movs	r3, #0
  }
}
 800233a:	4618      	mov	r0, r3
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}

08002342 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002342:	b590      	push	{r4, r7, lr}
 8002344:	b087      	sub	sp, #28
 8002346:	af00      	add	r7, sp, #0
 8002348:	60f8      	str	r0, [r7, #12]
 800234a:	60b9      	str	r1, [r7, #8]
 800234c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800234e:	2300      	movs	r3, #0
 8002350:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	7f1b      	ldrb	r3, [r3, #28]
 8002356:	2b01      	cmp	r3, #1
 8002358:	d101      	bne.n	800235e <HAL_RTC_SetTime+0x1c>
 800235a:	2302      	movs	r3, #2
 800235c:	e0aa      	b.n	80024b4 <HAL_RTC_SetTime+0x172>
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2201      	movs	r2, #1
 8002362:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2202      	movs	r2, #2
 8002368:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d126      	bne.n	80023be <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800237a:	2b00      	cmp	r3, #0
 800237c:	d102      	bne.n	8002384 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	2200      	movs	r2, #0
 8002382:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	4618      	mov	r0, r3
 800238a:	f000 f9f0 	bl	800276e <RTC_ByteToBcd2>
 800238e:	4603      	mov	r3, r0
 8002390:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	785b      	ldrb	r3, [r3, #1]
 8002396:	4618      	mov	r0, r3
 8002398:	f000 f9e9 	bl	800276e <RTC_ByteToBcd2>
 800239c:	4603      	mov	r3, r0
 800239e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80023a0:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	789b      	ldrb	r3, [r3, #2]
 80023a6:	4618      	mov	r0, r3
 80023a8:	f000 f9e1 	bl	800276e <RTC_ByteToBcd2>
 80023ac:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80023ae:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	78db      	ldrb	r3, [r3, #3]
 80023b6:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80023b8:	4313      	orrs	r3, r2
 80023ba:	617b      	str	r3, [r7, #20]
 80023bc:	e018      	b.n	80023f0 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d102      	bne.n	80023d2 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	2200      	movs	r2, #0
 80023d0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	785b      	ldrb	r3, [r3, #1]
 80023dc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80023de:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80023e0:	68ba      	ldr	r2, [r7, #8]
 80023e2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80023e4:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	78db      	ldrb	r3, [r3, #3]
 80023ea:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80023ec:	4313      	orrs	r3, r2
 80023ee:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	22ca      	movs	r2, #202	; 0xca
 80023f6:	625a      	str	r2, [r3, #36]	; 0x24
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2253      	movs	r2, #83	; 0x53
 80023fe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002400:	68f8      	ldr	r0, [r7, #12]
 8002402:	f000 f988 	bl	8002716 <RTC_EnterInitMode>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d00b      	beq.n	8002424 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	22ff      	movs	r2, #255	; 0xff
 8002412:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	2204      	movs	r2, #4
 8002418:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	2200      	movs	r2, #0
 800241e:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e047      	b.n	80024b4 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800242e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002432:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	689a      	ldr	r2, [r3, #8]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002442:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	6899      	ldr	r1, [r3, #8]
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	68da      	ldr	r2, [r3, #12]
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	691b      	ldr	r3, [r3, #16]
 8002452:	431a      	orrs	r2, r3
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	430a      	orrs	r2, r1
 800245a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	68da      	ldr	r2, [r3, #12]
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800246a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	f003 0320 	and.w	r3, r3, #32
 8002476:	2b00      	cmp	r3, #0
 8002478:	d111      	bne.n	800249e <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800247a:	68f8      	ldr	r0, [r7, #12]
 800247c:	f000 f923 	bl	80026c6 <HAL_RTC_WaitForSynchro>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d00b      	beq.n	800249e <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	22ff      	movs	r2, #255	; 0xff
 800248c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2204      	movs	r2, #4
 8002492:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2200      	movs	r2, #0
 8002498:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e00a      	b.n	80024b4 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	22ff      	movs	r2, #255	; 0xff
 80024a4:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2201      	movs	r2, #1
 80024aa:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2200      	movs	r2, #0
 80024b0:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80024b2:	2300      	movs	r3, #0
  }
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	371c      	adds	r7, #28
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd90      	pop	{r4, r7, pc}

080024bc <HAL_RTC_GetTime>:
  * @note   Call HAL_RTC_GetDate() after HAL_RTC_GetTime() to unlock the values
  *         in the higher-order calendar shadow registers.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b086      	sub	sp, #24
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	60f8      	str	r0, [r7, #12]
 80024c4:	60b9      	str	r1, [r7, #8]
 80024c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80024c8:	2300      	movs	r3, #0
 80024ca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	691b      	ldr	r3, [r3, #16]
 80024dc:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80024ee:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80024f2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	0c1b      	lsrs	r3, r3, #16
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80024fe:	b2da      	uxtb	r2, r3
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	0a1b      	lsrs	r3, r3, #8
 8002508:	b2db      	uxtb	r3, r3
 800250a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800250e:	b2da      	uxtb	r2, r3
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	b2db      	uxtb	r3, r3
 8002518:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800251c:	b2da      	uxtb	r2, r3
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	0c1b      	lsrs	r3, r3, #16
 8002526:	b2db      	uxtb	r3, r3
 8002528:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800252c:	b2da      	uxtb	r2, r3
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d11a      	bne.n	800256e <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	4618      	mov	r0, r3
 800253e:	f000 f934 	bl	80027aa <RTC_Bcd2ToByte>
 8002542:	4603      	mov	r3, r0
 8002544:	461a      	mov	r2, r3
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	785b      	ldrb	r3, [r3, #1]
 800254e:	4618      	mov	r0, r3
 8002550:	f000 f92b 	bl	80027aa <RTC_Bcd2ToByte>
 8002554:	4603      	mov	r3, r0
 8002556:	461a      	mov	r2, r3
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	789b      	ldrb	r3, [r3, #2]
 8002560:	4618      	mov	r0, r3
 8002562:	f000 f922 	bl	80027aa <RTC_Bcd2ToByte>
 8002566:	4603      	mov	r3, r0
 8002568:	461a      	mov	r2, r3
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800256e:	2300      	movs	r3, #0
}
 8002570:	4618      	mov	r0, r3
 8002572:	3718      	adds	r7, #24
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002578:	b590      	push	{r4, r7, lr}
 800257a:	b087      	sub	sp, #28
 800257c:	af00      	add	r7, sp, #0
 800257e:	60f8      	str	r0, [r7, #12]
 8002580:	60b9      	str	r1, [r7, #8]
 8002582:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002584:	2300      	movs	r3, #0
 8002586:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	7f1b      	ldrb	r3, [r3, #28]
 800258c:	2b01      	cmp	r3, #1
 800258e:	d101      	bne.n	8002594 <HAL_RTC_SetDate+0x1c>
 8002590:	2302      	movs	r3, #2
 8002592:	e094      	b.n	80026be <HAL_RTC_SetDate+0x146>
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2201      	movs	r2, #1
 8002598:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2202      	movs	r2, #2
 800259e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d10e      	bne.n	80025c4 <HAL_RTC_SetDate+0x4c>
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	785b      	ldrb	r3, [r3, #1]
 80025aa:	f003 0310 	and.w	r3, r3, #16
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d008      	beq.n	80025c4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	785b      	ldrb	r3, [r3, #1]
 80025b6:	f023 0310 	bic.w	r3, r3, #16
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	330a      	adds	r3, #10
 80025be:	b2da      	uxtb	r2, r3
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d11c      	bne.n	8002604 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	78db      	ldrb	r3, [r3, #3]
 80025ce:	4618      	mov	r0, r3
 80025d0:	f000 f8cd 	bl	800276e <RTC_ByteToBcd2>
 80025d4:	4603      	mov	r3, r0
 80025d6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	785b      	ldrb	r3, [r3, #1]
 80025dc:	4618      	mov	r0, r3
 80025de:	f000 f8c6 	bl	800276e <RTC_ByteToBcd2>
 80025e2:	4603      	mov	r3, r0
 80025e4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80025e6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	789b      	ldrb	r3, [r3, #2]
 80025ec:	4618      	mov	r0, r3
 80025ee:	f000 f8be 	bl	800276e <RTC_ByteToBcd2>
 80025f2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80025f4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80025fe:	4313      	orrs	r3, r2
 8002600:	617b      	str	r3, [r7, #20]
 8002602:	e00e      	b.n	8002622 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	78db      	ldrb	r3, [r3, #3]
 8002608:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	785b      	ldrb	r3, [r3, #1]
 800260e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002610:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8002612:	68ba      	ldr	r2, [r7, #8]
 8002614:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8002616:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800261e:	4313      	orrs	r3, r2
 8002620:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	22ca      	movs	r2, #202	; 0xca
 8002628:	625a      	str	r2, [r3, #36]	; 0x24
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	2253      	movs	r2, #83	; 0x53
 8002630:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002632:	68f8      	ldr	r0, [r7, #12]
 8002634:	f000 f86f 	bl	8002716 <RTC_EnterInitMode>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d00b      	beq.n	8002656 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	22ff      	movs	r2, #255	; 0xff
 8002644:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	2204      	movs	r2, #4
 800264a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2200      	movs	r2, #0
 8002650:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e033      	b.n	80026be <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002660:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002664:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	68da      	ldr	r2, [r3, #12]
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002674:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	f003 0320 	and.w	r3, r3, #32
 8002680:	2b00      	cmp	r3, #0
 8002682:	d111      	bne.n	80026a8 <HAL_RTC_SetDate+0x130>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002684:	68f8      	ldr	r0, [r7, #12]
 8002686:	f000 f81e 	bl	80026c6 <HAL_RTC_WaitForSynchro>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d00b      	beq.n	80026a8 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	22ff      	movs	r2, #255	; 0xff
 8002696:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2204      	movs	r2, #4
 800269c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2200      	movs	r2, #0
 80026a2:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e00a      	b.n	80026be <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	22ff      	movs	r2, #255	; 0xff
 80026ae:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2201      	movs	r2, #1
 80026b4:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2200      	movs	r2, #0
 80026ba:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80026bc:	2300      	movs	r3, #0
  }
}
 80026be:	4618      	mov	r0, r3
 80026c0:	371c      	adds	r7, #28
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd90      	pop	{r4, r7, pc}

080026c6 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80026c6:	b580      	push	{r7, lr}
 80026c8:	b084      	sub	sp, #16
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80026ce:	2300      	movs	r3, #0
 80026d0:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	68da      	ldr	r2, [r3, #12]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80026e0:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80026e2:	f7fd ffb3 	bl	800064c <HAL_GetTick>
 80026e6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80026e8:	e009      	b.n	80026fe <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80026ea:	f7fd ffaf 	bl	800064c <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80026f8:	d901      	bls.n	80026fe <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	e007      	b.n	800270e <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	f003 0320 	and.w	r3, r3, #32
 8002708:	2b00      	cmp	r3, #0
 800270a:	d0ee      	beq.n	80026ea <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800270c:	2300      	movs	r3, #0
}
 800270e:	4618      	mov	r0, r3
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - HAL_OK : RTC is in Init mode
  *          - HAL_TIMEOUT : RTC is not in Init mode and in Timeout
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002716:	b580      	push	{r7, lr}
 8002718:	b084      	sub	sp, #16
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800271e:	2300      	movs	r3, #0
 8002720:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800272c:	2b00      	cmp	r3, #0
 800272e:	d119      	bne.n	8002764 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f04f 32ff 	mov.w	r2, #4294967295
 8002738:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800273a:	f7fd ff87 	bl	800064c <HAL_GetTick>
 800273e:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002740:	e009      	b.n	8002756 <RTC_EnterInitMode+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002742:	f7fd ff83 	bl	800064c <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002750:	d901      	bls.n	8002756 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8002752:	2303      	movs	r3, #3
 8002754:	e007      	b.n	8002766 <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002760:	2b00      	cmp	r3, #0
 8002762:	d0ee      	beq.n	8002742 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8002764:	2300      	movs	r3, #0
}
 8002766:	4618      	mov	r0, r3
 8002768:	3710      	adds	r7, #16
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}

0800276e <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800276e:	b480      	push	{r7}
 8002770:	b085      	sub	sp, #20
 8002772:	af00      	add	r7, sp, #0
 8002774:	4603      	mov	r3, r0
 8002776:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002778:	2300      	movs	r3, #0
 800277a:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800277c:	e005      	b.n	800278a <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	3301      	adds	r3, #1
 8002782:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8002784:	79fb      	ldrb	r3, [r7, #7]
 8002786:	3b0a      	subs	r3, #10
 8002788:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 800278a:	79fb      	ldrb	r3, [r7, #7]
 800278c:	2b09      	cmp	r3, #9
 800278e:	d8f6      	bhi.n	800277e <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	b2db      	uxtb	r3, r3
 8002794:	011b      	lsls	r3, r3, #4
 8002796:	b2da      	uxtb	r2, r3
 8002798:	79fb      	ldrb	r3, [r7, #7]
 800279a:	4313      	orrs	r3, r2
 800279c:	b2db      	uxtb	r3, r3
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3714      	adds	r7, #20
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr

080027aa <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80027aa:	b480      	push	{r7}
 80027ac:	b085      	sub	sp, #20
 80027ae:	af00      	add	r7, sp, #0
 80027b0:	4603      	mov	r3, r0
 80027b2:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80027b4:	2300      	movs	r3, #0
 80027b6:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 80027b8:	79fb      	ldrb	r3, [r7, #7]
 80027ba:	091b      	lsrs	r3, r3, #4
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	461a      	mov	r2, r3
 80027c0:	4613      	mov	r3, r2
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	4413      	add	r3, r2
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0FU));
 80027ca:	79fb      	ldrb	r3, [r7, #7]
 80027cc:	f003 030f 	and.w	r3, r3, #15
 80027d0:	b2da      	uxtb	r2, r3
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	4413      	add	r3, r2
 80027d8:	b2db      	uxtb	r3, r3
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3714      	adds	r7, #20
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
	...

080027e8 <__libc_init_array>:
 80027e8:	b570      	push	{r4, r5, r6, lr}
 80027ea:	4e0d      	ldr	r6, [pc, #52]	; (8002820 <__libc_init_array+0x38>)
 80027ec:	4c0d      	ldr	r4, [pc, #52]	; (8002824 <__libc_init_array+0x3c>)
 80027ee:	1ba4      	subs	r4, r4, r6
 80027f0:	10a4      	asrs	r4, r4, #2
 80027f2:	2500      	movs	r5, #0
 80027f4:	42a5      	cmp	r5, r4
 80027f6:	d109      	bne.n	800280c <__libc_init_array+0x24>
 80027f8:	4e0b      	ldr	r6, [pc, #44]	; (8002828 <__libc_init_array+0x40>)
 80027fa:	4c0c      	ldr	r4, [pc, #48]	; (800282c <__libc_init_array+0x44>)
 80027fc:	f000 f820 	bl	8002840 <_init>
 8002800:	1ba4      	subs	r4, r4, r6
 8002802:	10a4      	asrs	r4, r4, #2
 8002804:	2500      	movs	r5, #0
 8002806:	42a5      	cmp	r5, r4
 8002808:	d105      	bne.n	8002816 <__libc_init_array+0x2e>
 800280a:	bd70      	pop	{r4, r5, r6, pc}
 800280c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002810:	4798      	blx	r3
 8002812:	3501      	adds	r5, #1
 8002814:	e7ee      	b.n	80027f4 <__libc_init_array+0xc>
 8002816:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800281a:	4798      	blx	r3
 800281c:	3501      	adds	r5, #1
 800281e:	e7f2      	b.n	8002806 <__libc_init_array+0x1e>
 8002820:	08002888 	.word	0x08002888
 8002824:	08002888 	.word	0x08002888
 8002828:	08002888 	.word	0x08002888
 800282c:	0800288c 	.word	0x0800288c

08002830 <memset>:
 8002830:	4402      	add	r2, r0
 8002832:	4603      	mov	r3, r0
 8002834:	4293      	cmp	r3, r2
 8002836:	d100      	bne.n	800283a <memset+0xa>
 8002838:	4770      	bx	lr
 800283a:	f803 1b01 	strb.w	r1, [r3], #1
 800283e:	e7f9      	b.n	8002834 <memset+0x4>

08002840 <_init>:
 8002840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002842:	bf00      	nop
 8002844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002846:	bc08      	pop	{r3}
 8002848:	469e      	mov	lr, r3
 800284a:	4770      	bx	lr

0800284c <_fini>:
 800284c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800284e:	bf00      	nop
 8002850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002852:	bc08      	pop	{r3}
 8002854:	469e      	mov	lr, r3
 8002856:	4770      	bx	lr
