# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Dec2_4En_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying /home/tiago/intelFPGA_lite/22.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/tiago/Desktop/LSD/aula7_1/Dec2_4En.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:14:54 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work /home/tiago/Desktop/LSD/aula7_1/Dec2_4En.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 10:14:54 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vcom -reportprogress 300 -work work /home/tiago/Desktop/LSD/aula7_1/test.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:17:24 on Apr 23,2024
# vcom -reportprogress 300 -work work /home/tiago/Desktop/LSD/aula7_1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 10:17:24 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
# Load canceled
# Load canceled
vcom -reportprogress 300 -work work /home/tiago/Desktop/LSD/aula7_1/test.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:22:22 on Apr 23,2024
# vcom -reportprogress 300 -work work /home/tiago/Desktop/LSD/aula7_1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 10:22:22 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/tiago/Desktop/LSD/aula7_1/test.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:22:34 on Apr 23,2024
# vcom -reportprogress 300 -work work /home/tiago/Desktop/LSD/aula7_1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 10:22:34 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
vsim rtl_work.dec2_4en_tb(stimulus)
# vsim rtl_work.dec2_4en_tb(stimulus) 
# Start time: 10:24:39 on Apr 23,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_4en_tb(stimulus)#1
# Loading work.dec2_4en(behavioral)#1
add wave -position end  sim:/dec2_4en_tb/s_enable
add wave -position end  sim:/dec2_4en_tb/s_inputs
add wave -position end  sim:/dec2_4en_tb/s_outputs
run -continue
# Causality operation skipped due to absence of debug database file
run
run -all
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit
# End time: 10:43:48 on Apr 23,2024, Elapsed time: 0:19:09
# Errors: 0, Warnings: 0
