// Seed: 3298382475
module module_0 (
    input tri0 id_0,
    input tri0 id_1
);
  wire id_3;
  module_2 modCall_1 ();
  wire id_4;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri id_3,
    output supply0 id_4,
    input wor id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_5
  );
endmodule
module module_2 ();
  initial begin : LABEL_0
    id_1 <= "";
  end
  always id_2 <= id_2;
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  initial disable id_7;
endmodule
