; SMT-LIBv2 description generated by Yosys 0.9 (git sha1 UNKNOWN, clang 9.0.0 -march=x86-64 -mtune=generic -O2 -fno-plt -fPIC -Os)
; yosys-smt2-module single_port_bram
(declare-sort |single_port_bram_s| 0)
(declare-fun |single_port_bram_is| (|single_port_bram_s|) Bool)
; yosys-smt2-register r_PAST_VALID 1
; yosys-smt2-wire r_PAST_VALID 1
(declare-fun |single_port_bram#0| (|single_port_bram_s|) (_ BitVec 1)) ; \r_PAST_VALID
(define-fun |single_port_bram_n r_PAST_VALID| ((state |single_port_bram_s|)) Bool (= ((_ extract 0 0) (|single_port_bram#0| state)) #b1))
; yosys-smt2-output o_READ_DATA 8
; yosys-smt2-register o_READ_DATA 8
; yosys-smt2-wire o_READ_DATA 8
(declare-fun |single_port_bram#1| (|single_port_bram_s|) (_ BitVec 8)) ; \o_READ_DATA
(define-fun |single_port_bram_n o_READ_DATA| ((state |single_port_bram_s|)) (_ BitVec 8) (|single_port_bram#1| state))
; yosys-smt2-input i_WRITE_ENABLE 1
; yosys-smt2-wire i_WRITE_ENABLE 1
(declare-fun |single_port_bram#2| (|single_port_bram_s|) Bool) ; \i_WRITE_ENABLE
(define-fun |single_port_bram_n i_WRITE_ENABLE| ((state |single_port_bram_s|)) Bool (|single_port_bram#2| state))
; yosys-smt2-input i_WRITE_DATA 8
; yosys-smt2-wire i_WRITE_DATA 8
(declare-fun |single_port_bram#3| (|single_port_bram_s|) (_ BitVec 8)) ; \i_WRITE_DATA
(define-fun |single_port_bram_n i_WRITE_DATA| ((state |single_port_bram_s|)) (_ BitVec 8) (|single_port_bram#3| state))
; yosys-smt2-input i_WRITE_ADDRESS 4
; yosys-smt2-wire i_WRITE_ADDRESS 4
(declare-fun |single_port_bram#4| (|single_port_bram_s|) (_ BitVec 4)) ; \i_WRITE_ADDRESS
(define-fun |single_port_bram_n i_WRITE_ADDRESS| ((state |single_port_bram_s|)) (_ BitVec 4) (|single_port_bram#4| state))
; yosys-smt2-input i_READ_ENABLE 1
; yosys-smt2-wire i_READ_ENABLE 1
(declare-fun |single_port_bram#5| (|single_port_bram_s|) Bool) ; \i_READ_ENABLE
(define-fun |single_port_bram_n i_READ_ENABLE| ((state |single_port_bram_s|)) Bool (|single_port_bram#5| state))
; yosys-smt2-input i_READ_ADDRESS 4
; yosys-smt2-wire i_READ_ADDRESS 4
(declare-fun |single_port_bram#6| (|single_port_bram_s|) (_ BitVec 4)) ; \i_READ_ADDRESS
(define-fun |single_port_bram_n i_READ_ADDRESS| ((state |single_port_bram_s|)) (_ BitVec 4) (|single_port_bram#6| state))
; yosys-smt2-input i_CLK 1
; yosys-smt2-wire i_CLK 1
(declare-fun |single_port_bram#7| (|single_port_bram_s|) Bool) ; \i_CLK
(define-fun |single_port_bram_n i_CLK| ((state |single_port_bram_s|)) Bool (|single_port_bram#7| state))
; yosys-smt2-register $past$single_port_bram.v:37$7$0 4
(declare-fun |single_port_bram#8| (|single_port_bram_s|) (_ BitVec 4)) ; $past$single_port_bram.v:37$7$0
(define-fun |single_port_bram_n $past$single_port_bram.v:37$7$0| ((state |single_port_bram_s|)) (_ BitVec 4) (|single_port_bram#8| state))
; yosys-smt2-register $past$single_port_bram.v:35$5$0 8
(declare-fun |single_port_bram#9| (|single_port_bram_s|) (_ BitVec 8)) ; $past$single_port_bram.v:35$5$0
(define-fun |single_port_bram_n $past$single_port_bram.v:35$5$0| ((state |single_port_bram_s|)) (_ BitVec 8) (|single_port_bram#9| state))
; yosys-smt2-register $past$single_port_bram.v:35$4$0 4
(declare-fun |single_port_bram#10| (|single_port_bram_s|) (_ BitVec 4)) ; $past$single_port_bram.v:35$4$0
(define-fun |single_port_bram_n $past$single_port_bram.v:35$4$0| ((state |single_port_bram_s|)) (_ BitVec 4) (|single_port_bram#10| state))
; yosys-smt2-register $formal$single_port_bram.v:39$13_EN 1
(declare-fun |single_port_bram#11| (|single_port_bram_s|) (_ BitVec 1)) ; $formal$single_port_bram.v:39$13_EN
(define-fun |single_port_bram_n $formal$single_port_bram.v:39$13_EN| ((state |single_port_bram_s|)) Bool (= ((_ extract 0 0) (|single_port_bram#11| state)) #b1))
; yosys-smt2-register $formal$single_port_bram.v:39$13_CHECK 1
(declare-fun |single_port_bram#12| (|single_port_bram_s|) (_ BitVec 1)) ; $formal$single_port_bram.v:39$13_CHECK
(define-fun |single_port_bram_n $formal$single_port_bram.v:39$13_CHECK| ((state |single_port_bram_s|)) Bool (= ((_ extract 0 0) (|single_port_bram#12| state)) #b1))
; yosys-smt2-register $formal$single_port_bram.v:37$12_EN 1
(declare-fun |single_port_bram#13| (|single_port_bram_s|) (_ BitVec 1)) ; $formal$single_port_bram.v:37$12_EN
(define-fun |single_port_bram_n $formal$single_port_bram.v:37$12_EN| ((state |single_port_bram_s|)) Bool (= ((_ extract 0 0) (|single_port_bram#13| state)) #b1))
; yosys-smt2-register $formal$single_port_bram.v:37$12_CHECK 1
(declare-fun |single_port_bram#14| (|single_port_bram_s|) (_ BitVec 1)) ; $formal$single_port_bram.v:37$12_CHECK
(define-fun |single_port_bram_n $formal$single_port_bram.v:37$12_CHECK| ((state |single_port_bram_s|)) Bool (= ((_ extract 0 0) (|single_port_bram#14| state)) #b1))
; yosys-smt2-register $formal$single_port_bram.v:35$11_EN 1
(declare-fun |single_port_bram#15| (|single_port_bram_s|) (_ BitVec 1)) ; $formal$single_port_bram.v:35$11_EN
(define-fun |single_port_bram_n $formal$single_port_bram.v:35$11_EN| ((state |single_port_bram_s|)) Bool (= ((_ extract 0 0) (|single_port_bram#15| state)) #b1))
; yosys-smt2-register $formal$single_port_bram.v:35$11_CHECK 1
(declare-fun |single_port_bram#16| (|single_port_bram_s|) (_ BitVec 1)) ; $formal$single_port_bram.v:35$11_CHECK
(define-fun |single_port_bram_n $formal$single_port_bram.v:35$11_CHECK| ((state |single_port_bram_s|)) Bool (= ((_ extract 0 0) (|single_port_bram#16| state)) #b1))
; yosys-smt2-register $eq$single_port_bram.v:36$51_Y 1
(declare-fun |single_port_bram#17| (|single_port_bram_s|) (_ BitVec 1)) ; $eq$single_port_bram.v:36$51_Y
(define-fun |single_port_bram_n $eq$single_port_bram.v:36$51_Y| ((state |single_port_bram_s|)) Bool (= ((_ extract 0 0) (|single_port_bram#17| state)) #b1))
; yosys-smt2-register $eq$single_port_bram.v:34$48_Y 1
(declare-fun |single_port_bram#18| (|single_port_bram_s|) (_ BitVec 1)) ; $eq$single_port_bram.v:34$48_Y
(define-fun |single_port_bram_n $eq$single_port_bram.v:34$48_Y| ((state |single_port_bram_s|)) Bool (= ((_ extract 0 0) (|single_port_bram#18| state)) #b1))
; yosys-smt2-register $and$single_port_bram.v:32$43_Y 1
(declare-fun |single_port_bram#19| (|single_port_bram_s|) (_ BitVec 1)) ; $and$single_port_bram.v:32$43_Y
(define-fun |single_port_bram_n $and$single_port_bram.v:32$43_Y| ((state |single_port_bram_s|)) Bool (= ((_ extract 0 0) (|single_port_bram#19| state)) #b1))
(define-fun |single_port_bram#20| ((state |single_port_bram_s|)) Bool (distinct (|single_port_bram#6| state) (|single_port_bram#4| state))) ; $0$formal$single_port_bram.v:31$10_CHECK[0:0]$32
; yosys-smt2-assume 0 single_port_bram.v:31
(define-fun |single_port_bram_u 0| ((state |single_port_bram_s|)) Bool (or (|single_port_bram#20| state) (not true))) ; $assume$single_port_bram.v:31$57
(define-fun |single_port_bram#21| ((state |single_port_bram_s|)) Bool (distinct (|single_port_bram#19| state) (ite (|single_port_bram#7| state) #b1 #b0))) ; $0$formal$single_port_bram.v:30$9_CHECK[0:0]$30
; yosys-smt2-assume 1 single_port_bram.v:30
(define-fun |single_port_bram_u 1| ((state |single_port_bram_s|)) Bool (or (|single_port_bram#21| state) (not true))) ; $assume$single_port_bram.v:30$56
; yosys-smt2-assert 0 single_port_bram.v:39
(define-fun |single_port_bram_a 0| ((state |single_port_bram_s|)) Bool (or (= ((_ extract 0 0) (|single_port_bram#12| state)) #b1) (not (= ((_ extract 0 0) (|single_port_bram#11| state)) #b1)))) ; $assert$single_port_bram.v:39$60
; yosys-smt2-assert 1 single_port_bram.v:37
(define-fun |single_port_bram_a 1| ((state |single_port_bram_s|)) Bool (or (= ((_ extract 0 0) (|single_port_bram#14| state)) #b1) (not (= ((_ extract 0 0) (|single_port_bram#13| state)) #b1)))) ; $assert$single_port_bram.v:37$59
; yosys-smt2-assert 2 single_port_bram.v:35
(define-fun |single_port_bram_a 2| ((state |single_port_bram_s|)) Bool (or (= ((_ extract 0 0) (|single_port_bram#16| state)) #b1) (not (= ((_ extract 0 0) (|single_port_bram#15| state)) #b1)))) ; $assert$single_port_bram.v:35$58
; yosys-smt2-anyseq single_port_bram#22 1 $auto$setundef.cc:524:execute$141
(declare-fun |single_port_bram#22| (|single_port_bram_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2305:Anyseq$142
; yosys-smt2-anyseq single_port_bram#23 1 $auto$setundef.cc:524:execute$139
(declare-fun |single_port_bram#23| (|single_port_bram_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2305:Anyseq$140
; yosys-smt2-memory r_RAM 4 8 3 1 sync
(declare-fun |single_port_bram#24#0| (|single_port_bram_s|) (Array (_ BitVec 4) (_ BitVec 8))) ; r_RAM
(define-fun |single_port_bram_m r_RAM| ((state |single_port_bram_s|)) (Array (_ BitVec 4) (_ BitVec 8)) (|single_port_bram#24#0| state))
(define-fun |single_port_bram_m:R0A r_RAM| ((state |single_port_bram_s|)) (_ BitVec 4) (|single_port_bram#6| state)) ; \i_READ_ADDRESS
(define-fun |single_port_bram#25| ((state |single_port_bram_s|)) (_ BitVec 8) (select (|single_port_bram#24#0| state) (|single_port_bram_m:R0A r_RAM| state))) ; $memrd$\r_RAM$single_port_bram.v:15$16_DATA
(define-fun |single_port_bram_m:R0D r_RAM| ((state |single_port_bram_s|)) (_ BitVec 8) (|single_port_bram#25| state))
(define-fun |single_port_bram_m:R1A r_RAM| ((state |single_port_bram_s|)) (_ BitVec 4) (|single_port_bram#10| state)) ; $past$single_port_bram.v:35$4$0
(define-fun |single_port_bram#26| ((state |single_port_bram_s|)) (_ BitVec 8) (select (|single_port_bram#24#0| state) (|single_port_bram_m:R1A r_RAM| state))) ; $memrd$\r_RAM$single_port_bram.v:35$49_DATA
(define-fun |single_port_bram_m:R1D r_RAM| ((state |single_port_bram_s|)) (_ BitVec 8) (|single_port_bram#26| state))
(define-fun |single_port_bram_m:R2A r_RAM| ((state |single_port_bram_s|)) (_ BitVec 4) (|single_port_bram#8| state)) ; $past$single_port_bram.v:37$7$0
(define-fun |single_port_bram#27| ((state |single_port_bram_s|)) (_ BitVec 8) (select (|single_port_bram#24#0| state) (|single_port_bram_m:R2A r_RAM| state))) ; $memrd$\r_RAM$single_port_bram.v:37$52_DATA
(define-fun |single_port_bram_m:R2D r_RAM| ((state |single_port_bram_s|)) (_ BitVec 8) (|single_port_bram#27| state))
(define-fun |single_port_bram#28| ((state |single_port_bram_s|)) Bool (= (|single_port_bram#26| state) (|single_port_bram#9| state))) ; $eq$single_port_bram.v:35$50_Y
(define-fun |single_port_bram#29| ((state |single_port_bram_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|single_port_bram#18| state)) #b1) (ite (|single_port_bram#28| state) #b1 #b0) (|single_port_bram#23| state))) ; $procmux$77_Y
(define-fun |single_port_bram#30| ((state |single_port_bram_s|)) Bool (not (or  (= ((_ extract 0 0) (|single_port_bram#19| state)) #b1) false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false))) ; $logic_not$single_port_bram.v:32$44_Y
(define-fun |single_port_bram#31| ((state |single_port_bram_s|)) Bool (and (or  (|single_port_bram#30| state) false) (or  (|single_port_bram#7| state) false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false))) ; $logic_and$single_port_bram.v:32$46_Y
(define-fun |single_port_bram#32| ((state |single_port_bram_s|)) Bool (and (or  (= ((_ extract 0 0) (|single_port_bram#0| state)) #b1) false) (or  (|single_port_bram#31| state) false))) ; $logic_and$single_port_bram.v:32$47_Y
(define-fun |single_port_bram#33| ((state |single_port_bram_s|)) (_ BitVec 1) (ite (|single_port_bram#32| state) (|single_port_bram#29| state) (|single_port_bram#22| state))) ; $0$formal$single_port_bram.v:35$11_CHECK[0:0]$34
(define-fun |single_port_bram#34| ((state |single_port_bram_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|single_port_bram#18| state)) #b1) #b1 #b0)) ; $procmux$73_Y
(define-fun |single_port_bram#35| ((state |single_port_bram_s|)) (_ BitVec 1) (ite (|single_port_bram#32| state) (|single_port_bram#34| state) #b0)) ; $0$formal$single_port_bram.v:35$11_EN[0:0]$35
; yosys-smt2-anyseq single_port_bram#36 1 $auto$setundef.cc:524:execute$145
(declare-fun |single_port_bram#36| (|single_port_bram_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2305:Anyseq$146
; yosys-smt2-anyseq single_port_bram#37 1 $auto$setundef.cc:524:execute$143
(declare-fun |single_port_bram#37| (|single_port_bram_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2305:Anyseq$144
(define-fun |single_port_bram#38| ((state |single_port_bram_s|)) Bool (= (|single_port_bram#1| state) (|single_port_bram#27| state))) ; $eq$single_port_bram.v:37$53_Y
(define-fun |single_port_bram#39| ((state |single_port_bram_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|single_port_bram#17| state)) #b1) (ite (|single_port_bram#38| state) #b1 #b0) (|single_port_bram#37| state))) ; $procmux$87_Y
(define-fun |single_port_bram#40| ((state |single_port_bram_s|)) (_ BitVec 1) (ite (|single_port_bram#32| state) (|single_port_bram#39| state) (|single_port_bram#36| state))) ; $0$formal$single_port_bram.v:37$12_CHECK[0:0]$36
(define-fun |single_port_bram#41| ((state |single_port_bram_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|single_port_bram#17| state)) #b1) #b1 #b0)) ; $procmux$82_Y
(define-fun |single_port_bram#42| ((state |single_port_bram_s|)) (_ BitVec 1) (ite (|single_port_bram#32| state) (|single_port_bram#41| state) #b0)) ; $0$formal$single_port_bram.v:37$12_EN[0:0]$37
; yosys-smt2-anyseq single_port_bram#43 1 $auto$setundef.cc:524:execute$149
(declare-fun |single_port_bram#43| (|single_port_bram_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2305:Anyseq$150
(define-fun |single_port_bram#44| ((state |single_port_bram_s|)) Bool (not (or  (= ((_ extract 0 0) (|single_port_bram#1| state)) #b1) (= ((_ extract 1 1) (|single_port_bram#1| state)) #b1) (= ((_ extract 2 2) (|single_port_bram#1| state)) #b1) (= ((_ extract 3 3) (|single_port_bram#1| state)) #b1) (= ((_ extract 4 4) (|single_port_bram#1| state)) #b1) (= ((_ extract 5 5) (|single_port_bram#1| state)) #b1) (= ((_ extract 6 6) (|single_port_bram#1| state)) #b1) (= ((_ extract 7 7) (|single_port_bram#1| state)) #b1)))) ; $eq$single_port_bram.v:39$54_Y
; yosys-smt2-anyseq single_port_bram#45 1 $auto$setundef.cc:524:execute$147
(declare-fun |single_port_bram#45| (|single_port_bram_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2305:Anyseq$148
(define-fun |single_port_bram#46| ((state |single_port_bram_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|single_port_bram#17| state)) #b1) (|single_port_bram#45| state) (ite (|single_port_bram#44| state) #b1 #b0))) ; $procmux$97_Y
(define-fun |single_port_bram#47| ((state |single_port_bram_s|)) (_ BitVec 1) (ite (|single_port_bram#32| state) (|single_port_bram#46| state) (|single_port_bram#43| state))) ; $0$formal$single_port_bram.v:39$13_CHECK[0:0]$38
(define-fun |single_port_bram#48| ((state |single_port_bram_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|single_port_bram#17| state)) #b1) #b0 #b1)) ; $procmux$92_Y
(define-fun |single_port_bram#49| ((state |single_port_bram_s|)) (_ BitVec 1) (ite (|single_port_bram#32| state) (|single_port_bram#48| state) #b0)) ; $0$formal$single_port_bram.v:39$13_EN[0:0]$39
(define-fun |single_port_bram#50| ((state |single_port_bram_s|)) (_ BitVec 8) (ite (|single_port_bram#5| state) (|single_port_bram#25| state) #b00000000)) ; $0\o_READ_DATA[7:0]
; yosys-smt2-anyseq single_port_bram#51 4 $auto$setundef.cc:524:execute$137
(declare-fun |single_port_bram#51| (|single_port_bram_s|) (_ BitVec 4)) ; $auto$rtlil.cc:2305:Anyseq$138
(define-fun |single_port_bram#52| ((state |single_port_bram_s|)) (_ BitVec 4) (ite (|single_port_bram#2| state) (|single_port_bram#4| state) (|single_port_bram#51| state))) ; $0$memwr$\r_RAM$single_port_bram.v:22$8_ADDR[3:0]$18
; yosys-smt2-anyseq single_port_bram#53 8 $auto$setundef.cc:524:execute$135
(declare-fun |single_port_bram#53| (|single_port_bram_s|) (_ BitVec 8)) ; $auto$rtlil.cc:2305:Anyseq$136
(define-fun |single_port_bram#54| ((state |single_port_bram_s|)) (_ BitVec 8) (ite (|single_port_bram#2| state) (|single_port_bram#3| state) (|single_port_bram#53| state))) ; $0$memwr$\r_RAM$single_port_bram.v:22$8_DATA[7:0]$19
(define-fun |single_port_bram#55| ((state |single_port_bram_s|)) (_ BitVec 1) (ite (|single_port_bram#2| state) #b1 #b0)) ; $0$memwr$\r_RAM$single_port_bram.v:22$8_EN[7:0]$20 [7]
(define-fun |single_port_bram_m:W0A r_RAM| ((state |single_port_bram_s|)) (_ BitVec 4) (|single_port_bram#52| state)) ; $0$memwr$\r_RAM$single_port_bram.v:22$8_ADDR[3:0]$18
(define-fun |single_port_bram_m:W0D r_RAM| ((state |single_port_bram_s|)) (_ BitVec 8) (|single_port_bram#54| state)) ; $0$memwr$\r_RAM$single_port_bram.v:22$8_DATA[7:0]$19
(define-fun |single_port_bram_m:W0M r_RAM| ((state |single_port_bram_s|)) (_ BitVec 8) (concat (|single_port_bram#55| state) (concat (|single_port_bram#55| state) (concat (|single_port_bram#55| state) (concat (|single_port_bram#55| state) (concat (|single_port_bram#55| state) (concat (|single_port_bram#55| state) (concat (|single_port_bram#55| state) (|single_port_bram#55| state))))))))) ; { $0$memwr$\r_RAM$single_port_bram.v:22$8_EN[7:0]$20 [7] $0$memwr$\r_RAM$single_port_bram.v:22$8_EN[7:0]$20 [7] $0$memwr$\r_RAM$single_port_bram.v:22$8_EN[7:0]$20 [7] $0$memwr$\r_RAM$single_port_bram.v:22$8_EN[7:0]$20 [7] $0$memwr$\r_RAM$single_port_bram.v:22$8_EN[7:0]$20 [7] $0$memwr$\r_RAM$single_port_bram.v:22$8_EN[7:0]$20 [7] $0$memwr$\r_RAM$single_port_bram.v:22$8_EN[7:0]$20 [7] $0$memwr$\r_RAM$single_port_bram.v:22$8_EN[7:0]$20 [7] }
(define-fun |single_port_bram#24#1| ((state |single_port_bram_s|)) (Array (_ BitVec 4) (_ BitVec 8)) (store (|single_port_bram#24#0| state) (|single_port_bram_m:W0A r_RAM| state) (bvor (bvand (|single_port_bram_m:W0D r_RAM| state) (|single_port_bram_m:W0M r_RAM| state)) (bvand (select (|single_port_bram#24#0| state) (|single_port_bram_m:W0A r_RAM| state)) (bvnot (|single_port_bram_m:W0M r_RAM| state)))))) ; r_RAM
(define-fun |single_port_bram_a| ((state |single_port_bram_s|)) Bool (and
  (|single_port_bram_a 0| state)
  (|single_port_bram_a 1| state)
  (|single_port_bram_a 2| state)
))
(define-fun |single_port_bram_u| ((state |single_port_bram_s|)) Bool (and
  (|single_port_bram_u 0| state)
  (|single_port_bram_u 1| state)
))
(define-fun |single_port_bram_i| ((state |single_port_bram_s|)) Bool (and
  (= (= ((_ extract 0 0) (|single_port_bram#0| state)) #b1) false) ; r_PAST_VALID
  (= (|single_port_bram#1| state) #b00000000) ; o_READ_DATA
  (= (= ((_ extract 0 0) (|single_port_bram#11| state)) #b1) false) ; $formal$single_port_bram.v:39$13_EN
  (= (= ((_ extract 0 0) (|single_port_bram#13| state)) #b1) false) ; $formal$single_port_bram.v:37$12_EN
  (= (= ((_ extract 0 0) (|single_port_bram#15| state)) #b1) false) ; $formal$single_port_bram.v:35$11_EN
))
(define-fun |single_port_bram_h| ((state |single_port_bram_s|)) Bool true)
(define-fun |single_port_bram_t| ((state |single_port_bram_s|) (next_state |single_port_bram_s|)) Bool (and
  (= (ite (|single_port_bram#7| state) #b1 #b0) (|single_port_bram#19| next_state)) ; $procdff$111 $and$single_port_bram.v:32$43_Y
  (= (ite (|single_port_bram#2| state) #b1 #b0) (|single_port_bram#18| next_state)) ; $procdff$113 $eq$single_port_bram.v:34$48_Y
  (= (ite (|single_port_bram#5| state) #b1 #b0) (|single_port_bram#17| next_state)) ; $procdff$116 $eq$single_port_bram.v:36$51_Y
  (= (|single_port_bram#33| state) (|single_port_bram#16| next_state)) ; $procdff$122 $formal$single_port_bram.v:35$11_CHECK
  (= (|single_port_bram#35| state) (|single_port_bram#15| next_state)) ; $procdff$123 $formal$single_port_bram.v:35$11_EN
  (= (|single_port_bram#40| state) (|single_port_bram#14| next_state)) ; $procdff$124 $formal$single_port_bram.v:37$12_CHECK
  (= (|single_port_bram#42| state) (|single_port_bram#13| next_state)) ; $procdff$125 $formal$single_port_bram.v:37$12_EN
  (= (|single_port_bram#47| state) (|single_port_bram#12| next_state)) ; $procdff$126 $formal$single_port_bram.v:39$13_CHECK
  (= (|single_port_bram#49| state) (|single_port_bram#11| next_state)) ; $procdff$127 $formal$single_port_bram.v:39$13_EN
  (= (|single_port_bram#4| state) (|single_port_bram#10| next_state)) ; $procdff$114 $past$single_port_bram.v:35$4$0
  (= (|single_port_bram#3| state) (|single_port_bram#9| next_state)) ; $procdff$115 $past$single_port_bram.v:35$5$0
  (= (|single_port_bram#6| state) (|single_port_bram#8| next_state)) ; $procdff$117 $past$single_port_bram.v:37$7$0
  (= (|single_port_bram#50| state) (|single_port_bram#1| next_state)) ; $procdff$131 \o_READ_DATA
  (= #b1 (|single_port_bram#0| next_state)) ; $procdff$110 \r_PAST_VALID
  (= (|single_port_bram#24#1| state) (|single_port_bram#24#0| next_state)) ; r_RAM
)) ; end of module single_port_bram
; yosys-smt2-topmod single_port_bram
; end of yosys output
