Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu May 02 03:17:32 2024
| Host         : LAPTOP-BQSABBDP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: addition (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multiplication (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: subtraction (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.611        0.000                      0                   19        0.254        0.000                      0                   19        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.611        0.000                      0                   19        0.254        0.000                      0                   19        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.611ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.696ns (69.713%)  route 0.737ns (30.287%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.720     5.323    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  inst_time_mux/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  inst_time_mux/curr_state_reg[2]/Q
                         net (fo=1, routed)           0.737     6.578    inst_time_mux/curr_state_reg_n_0_[2]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.082 r  inst_time_mux/curr_state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    inst_time_mux/curr_state_reg[0]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.199 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.316    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.433 r  inst_time_mux/curr_state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.433    inst_time_mux/curr_state_reg[12]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.756 r  inst_time_mux/curr_state_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.756    inst_time_mux/curr_state_reg[16]_i_1_n_6
    SLICE_X2Y68          FDRE                                         r  inst_time_mux/curr_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.595    15.018    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  inst_time_mux/curr_state_reg[17]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X2Y68          FDRE (Setup_fdre_C_D)        0.109    15.366    inst_time_mux/curr_state_reg[17]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -7.756    
  -------------------------------------------------------------------
                         slack                                  7.611    

Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 1.612ns (68.630%)  route 0.737ns (31.370%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.720     5.323    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  inst_time_mux/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  inst_time_mux/curr_state_reg[2]/Q
                         net (fo=1, routed)           0.737     6.578    inst_time_mux/curr_state_reg_n_0_[2]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.082 r  inst_time_mux/curr_state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    inst_time_mux/curr_state_reg[0]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.199 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.316    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.433 r  inst_time_mux/curr_state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.433    inst_time_mux/curr_state_reg[12]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.672 r  inst_time_mux/curr_state_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.672    inst_time_mux/curr_state_reg[16]_i_1_n_5
    SLICE_X2Y68          FDRE                                         r  inst_time_mux/curr_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.595    15.018    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  inst_time_mux/curr_state_reg[18]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X2Y68          FDRE (Setup_fdre_C_D)        0.109    15.366    inst_time_mux/curr_state_reg[18]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  7.695    

Slack (MET) :             7.715ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 1.592ns (68.361%)  route 0.737ns (31.639%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.720     5.323    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  inst_time_mux/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  inst_time_mux/curr_state_reg[2]/Q
                         net (fo=1, routed)           0.737     6.578    inst_time_mux/curr_state_reg_n_0_[2]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.082 r  inst_time_mux/curr_state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    inst_time_mux/curr_state_reg[0]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.199 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.316    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.433 r  inst_time_mux/curr_state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.433    inst_time_mux/curr_state_reg[12]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.652 r  inst_time_mux/curr_state_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.652    inst_time_mux/curr_state_reg[16]_i_1_n_7
    SLICE_X2Y68          FDRE                                         r  inst_time_mux/curr_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.595    15.018    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  inst_time_mux/curr_state_reg[16]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X2Y68          FDRE (Setup_fdre_C_D)        0.109    15.366    inst_time_mux/curr_state_reg[16]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  7.715    

Slack (MET) :             7.730ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 1.579ns (68.183%)  route 0.737ns (31.817%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.720     5.323    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  inst_time_mux/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  inst_time_mux/curr_state_reg[2]/Q
                         net (fo=1, routed)           0.737     6.578    inst_time_mux/curr_state_reg_n_0_[2]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.082 r  inst_time_mux/curr_state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    inst_time_mux/curr_state_reg[0]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.199 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.316    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.639 r  inst_time_mux/curr_state_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.639    inst_time_mux/curr_state_reg[12]_i_1_n_6
    SLICE_X2Y67          FDRE                                         r  inst_time_mux/curr_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.597    15.020    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  inst_time_mux/curr_state_reg[13]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y67          FDRE (Setup_fdre_C_D)        0.109    15.368    inst_time_mux/curr_state_reg[13]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  7.730    

Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.571ns (68.073%)  route 0.737ns (31.927%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.720     5.323    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  inst_time_mux/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  inst_time_mux/curr_state_reg[2]/Q
                         net (fo=1, routed)           0.737     6.578    inst_time_mux/curr_state_reg_n_0_[2]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.082 r  inst_time_mux/curr_state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    inst_time_mux/curr_state_reg[0]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.199 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.316    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.631 r  inst_time_mux/curr_state_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.631    inst_time_mux/curr_state_reg[12]_i_1_n_4
    SLICE_X2Y67          FDRE                                         r  inst_time_mux/curr_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.597    15.020    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  inst_time_mux/curr_state_reg[15]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y67          FDRE (Setup_fdre_C_D)        0.109    15.368    inst_time_mux/curr_state_reg[15]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                  7.738    

Slack (MET) :             7.814ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 1.495ns (66.985%)  route 0.737ns (33.015%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.720     5.323    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  inst_time_mux/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  inst_time_mux/curr_state_reg[2]/Q
                         net (fo=1, routed)           0.737     6.578    inst_time_mux/curr_state_reg_n_0_[2]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.082 r  inst_time_mux/curr_state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    inst_time_mux/curr_state_reg[0]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.199 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.316    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.555 r  inst_time_mux/curr_state_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.555    inst_time_mux/curr_state_reg[12]_i_1_n_5
    SLICE_X2Y67          FDRE                                         r  inst_time_mux/curr_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.597    15.020    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  inst_time_mux/curr_state_reg[14]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y67          FDRE (Setup_fdre_C_D)        0.109    15.368    inst_time_mux/curr_state_reg[14]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  7.814    

Slack (MET) :             7.834ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 1.475ns (66.687%)  route 0.737ns (33.313%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.720     5.323    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  inst_time_mux/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  inst_time_mux/curr_state_reg[2]/Q
                         net (fo=1, routed)           0.737     6.578    inst_time_mux/curr_state_reg_n_0_[2]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.082 r  inst_time_mux/curr_state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    inst_time_mux/curr_state_reg[0]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.199 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.316    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.535 r  inst_time_mux/curr_state_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.535    inst_time_mux/curr_state_reg[12]_i_1_n_7
    SLICE_X2Y67          FDRE                                         r  inst_time_mux/curr_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.597    15.020    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  inst_time_mux/curr_state_reg[12]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y67          FDRE (Setup_fdre_C_D)        0.109    15.368    inst_time_mux/curr_state_reg[12]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  7.834    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 1.462ns (66.490%)  route 0.737ns (33.510%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.720     5.323    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  inst_time_mux/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  inst_time_mux/curr_state_reg[2]/Q
                         net (fo=1, routed)           0.737     6.578    inst_time_mux/curr_state_reg_n_0_[2]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.082 r  inst_time_mux/curr_state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    inst_time_mux/curr_state_reg[0]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.199 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.522 r  inst_time_mux/curr_state_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.522    inst_time_mux/curr_state_reg[8]_i_1_n_6
    SLICE_X2Y66          FDRE                                         r  inst_time_mux/curr_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.598    15.021    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  inst_time_mux/curr_state_reg[9]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y66          FDRE (Setup_fdre_C_D)        0.109    15.369    inst_time_mux/curr_state_reg[9]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.856ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.454ns (66.368%)  route 0.737ns (33.632%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.720     5.323    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  inst_time_mux/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  inst_time_mux/curr_state_reg[2]/Q
                         net (fo=1, routed)           0.737     6.578    inst_time_mux/curr_state_reg_n_0_[2]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.082 r  inst_time_mux/curr_state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    inst_time_mux/curr_state_reg[0]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.199 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.514 r  inst_time_mux/curr_state_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.514    inst_time_mux/curr_state_reg[8]_i_1_n_4
    SLICE_X2Y66          FDRE                                         r  inst_time_mux/curr_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.598    15.021    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  inst_time_mux/curr_state_reg[11]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y66          FDRE (Setup_fdre_C_D)        0.109    15.369    inst_time_mux/curr_state_reg[11]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  7.856    

Slack (MET) :             7.932ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 1.378ns (65.159%)  route 0.737ns (34.841%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.720     5.323    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  inst_time_mux/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  inst_time_mux/curr_state_reg[2]/Q
                         net (fo=1, routed)           0.737     6.578    inst_time_mux/curr_state_reg_n_0_[2]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.082 r  inst_time_mux/curr_state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    inst_time_mux/curr_state_reg[0]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.199 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.438 r  inst_time_mux/curr_state_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.438    inst_time_mux/curr_state_reg[8]_i_1_n_5
    SLICE_X2Y66          FDRE                                         r  inst_time_mux/curr_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.598    15.021    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  inst_time_mux/curr_state_reg[10]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y66          FDRE (Setup_fdre_C_D)        0.109    15.369    inst_time_mux/curr_state_reg[10]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  7.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.599     1.518    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  inst_time_mux/curr_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  inst_time_mux/curr_state_reg[10]/Q
                         net (fo=1, routed)           0.114     1.797    inst_time_mux/curr_state_reg_n_0_[10]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  inst_time_mux/curr_state_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    inst_time_mux/curr_state_reg[8]_i_1_n_5
    SLICE_X2Y66          FDRE                                         r  inst_time_mux/curr_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.870     2.035    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  inst_time_mux/curr_state_reg[10]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.134     1.652    inst_time_mux/curr_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.598     1.517    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  inst_time_mux/curr_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  inst_time_mux/curr_state_reg[14]/Q
                         net (fo=1, routed)           0.114     1.796    inst_time_mux/curr_state_reg_n_0_[14]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  inst_time_mux/curr_state_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    inst_time_mux/curr_state_reg[12]_i_1_n_5
    SLICE_X2Y67          FDRE                                         r  inst_time_mux/curr_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.869     2.034    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  inst_time_mux/curr_state_reg[14]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.134     1.651    inst_time_mux/curr_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.600     1.519    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  inst_time_mux/curr_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  inst_time_mux/curr_state_reg[6]/Q
                         net (fo=1, routed)           0.114     1.798    inst_time_mux/curr_state_reg_n_0_[6]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.908 r  inst_time_mux/curr_state_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    inst_time_mux/curr_state_reg[4]_i_1_n_5
    SLICE_X2Y65          FDRE                                         r  inst_time_mux/curr_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.871     2.036    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  inst_time_mux/curr_state_reg[6]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.134     1.653    inst_time_mux/curr_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.597     1.516    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  inst_time_mux/curr_state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  inst_time_mux/curr_state_reg[18]/Q
                         net (fo=21, routed)          0.127     1.807    inst_time_mux/p_0_in[1]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  inst_time_mux/curr_state_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    inst_time_mux/curr_state_reg[16]_i_1_n_5
    SLICE_X2Y68          FDRE                                         r  inst_time_mux/curr_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.868     2.033    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  inst_time_mux/curr_state_reg[18]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134     1.650    inst_time_mux/curr_state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.599     1.518    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  inst_time_mux/curr_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  inst_time_mux/curr_state_reg[10]/Q
                         net (fo=1, routed)           0.114     1.797    inst_time_mux/curr_state_reg_n_0_[10]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.943 r  inst_time_mux/curr_state_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    inst_time_mux/curr_state_reg[8]_i_1_n_4
    SLICE_X2Y66          FDRE                                         r  inst_time_mux/curr_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.870     2.035    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  inst_time_mux/curr_state_reg[11]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.134     1.652    inst_time_mux/curr_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.598     1.517    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  inst_time_mux/curr_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  inst_time_mux/curr_state_reg[14]/Q
                         net (fo=1, routed)           0.114     1.796    inst_time_mux/curr_state_reg_n_0_[14]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.942 r  inst_time_mux/curr_state_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    inst_time_mux/curr_state_reg[12]_i_1_n_4
    SLICE_X2Y67          FDRE                                         r  inst_time_mux/curr_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.869     2.034    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  inst_time_mux/curr_state_reg[15]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.134     1.651    inst_time_mux/curr_state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.600     1.519    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  inst_time_mux/curr_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  inst_time_mux/curr_state_reg[6]/Q
                         net (fo=1, routed)           0.114     1.798    inst_time_mux/curr_state_reg_n_0_[6]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.944 r  inst_time_mux/curr_state_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.944    inst_time_mux/curr_state_reg[4]_i_1_n_4
    SLICE_X2Y65          FDRE                                         r  inst_time_mux/curr_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.871     2.036    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  inst_time_mux/curr_state_reg[7]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.134     1.653    inst_time_mux/curr_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.600     1.519    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  inst_time_mux/curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  inst_time_mux/curr_state_reg[0]/Q
                         net (fo=1, routed)           0.163     1.846    inst_time_mux/curr_state_reg_n_0_[0]
    SLICE_X2Y64          LUT1 (Prop_lut1_I0_O)        0.045     1.891 r  inst_time_mux/curr_state[0]_i_5/O
                         net (fo=1, routed)           0.000     1.891    inst_time_mux/curr_state[0]_i_5_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.961 r  inst_time_mux/curr_state_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    inst_time_mux/curr_state_reg[0]_i_1_n_7
    SLICE_X2Y64          FDRE                                         r  inst_time_mux/curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.872     2.037    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  inst_time_mux/curr_state_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.134     1.653    inst_time_mux/curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.598     1.517    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  inst_time_mux/curr_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  inst_time_mux/curr_state_reg[12]/Q
                         net (fo=1, routed)           0.170     1.852    inst_time_mux/curr_state_reg_n_0_[12]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.967 r  inst_time_mux/curr_state_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.967    inst_time_mux/curr_state_reg[12]_i_1_n_7
    SLICE_X2Y67          FDRE                                         r  inst_time_mux/curr_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.869     2.034    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  inst_time_mux/curr_state_reg[12]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.134     1.651    inst_time_mux/curr_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.600     1.519    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  inst_time_mux/curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  inst_time_mux/curr_state_reg[4]/Q
                         net (fo=1, routed)           0.170     1.854    inst_time_mux/curr_state_reg_n_0_[4]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.969 r  inst_time_mux/curr_state_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.969    inst_time_mux/curr_state_reg[4]_i_1_n_7
    SLICE_X2Y65          FDRE                                         r  inst_time_mux/curr_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.871     2.036    inst_time_mux/clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  inst_time_mux/curr_state_reg[4]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.134     1.653    inst_time_mux/curr_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y64     inst_time_mux/curr_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y66     inst_time_mux/curr_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y66     inst_time_mux/curr_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y67     inst_time_mux/curr_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y67     inst_time_mux/curr_state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y67     inst_time_mux/curr_state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y67     inst_time_mux/curr_state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y68     inst_time_mux/curr_state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y68     inst_time_mux/curr_state_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     inst_time_mux/curr_state_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     inst_time_mux/curr_state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     inst_time_mux/curr_state_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     inst_time_mux/curr_state_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     inst_time_mux/curr_state_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     inst_time_mux/curr_state_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     inst_time_mux/curr_state_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     inst_time_mux/curr_state_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     inst_time_mux/curr_state_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     inst_time_mux/curr_state_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     inst_time_mux/curr_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     inst_time_mux/curr_state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     inst_time_mux/curr_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     inst_time_mux/curr_state_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     inst_time_mux/curr_state_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     inst_time_mux/curr_state_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     inst_time_mux/curr_state_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     inst_time_mux/curr_state_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y64     inst_time_mux/curr_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y64     inst_time_mux/curr_state_reg[0]/C



