set_min_delay 4.0 -from {clk1 clk2} -rise_from and1 -through pin* -fall_to pin* -ignore_clock_latency -reset_path
