<profile>

<section name = "Vitis HLS Report for 'Axi_Transfer'" level="0">
<item name = "Date">Tue Jan  5 16:17:21 2021
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">deeplib</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 0 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">10, 10, 0.100 us, 0.100 us, 10, 10, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 62, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 148, -</column>
<column name="Register">-, -, 113, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_376">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_382">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_388">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_394">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_400">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_406">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_541">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_544">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_548">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_551">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_555">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_558">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_562">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_565">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_subdone">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_subdone">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_subdone">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_subdone">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_subdone">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_subdone">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">50, 11, 1, 11</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="in_data_TDATA_blk_n">9, 2, 1, 2</column>
<column name="out_data_TDATA">62, 15, 8, 120</column>
<column name="out_data_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_port_reg_value_r">32, 0, 32, 0</column>
<column name="in_data_read_1_reg_168">8, 0, 8, 0</column>
<column name="in_data_read_2_reg_189">8, 0, 8, 0</column>
<column name="in_data_read_3_reg_195">8, 0, 8, 0</column>
<column name="in_data_read_reg_162">8, 0, 8, 0</column>
<column name="loop_read_reg_158">1, 0, 1, 0</column>
<column name="p_1_reg_179">8, 0, 8, 0</column>
<column name="p_2_reg_184">8, 0, 8, 0</column>
<column name="p_s_reg_174">8, 0, 8, 0</column>
<column name="trunc_ln324_1_reg_201">1, 0, 1, 0</column>
<column name="trunc_ln324_2_reg_206">1, 0, 1, 0</column>
<column name="trunc_ln324_3_reg_211">4, 0, 4, 0</column>
<column name="trunc_ln324_4_reg_216">1, 0, 1, 0</column>
<column name="trunc_ln324_5_reg_221">4, 0, 4, 0</column>
<column name="trunc_ln324_6_reg_226">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Axi_Transfer, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Axi_Transfer, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Axi_Transfer, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Axi_Transfer, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Axi_Transfer, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Axi_Transfer, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, Axi_Transfer, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, Axi_Transfer, return value</column>
<column name="in_data_TDATA_blk_n">out, 1, ap_ctrl_hs, Axi_Transfer, return value</column>
<column name="out_data_TDATA_blk_n">out, 1, ap_ctrl_hs, Axi_Transfer, return value</column>
<column name="in_data_TVALID">in, 1, axis, in_data, pointer</column>
<column name="in_data_TDATA">in, 8, axis, in_data, pointer</column>
<column name="in_data_TREADY">out, 1, axis, in_data, pointer</column>
<column name="out_data_TREADY">in, 1, axis, out_data, pointer</column>
<column name="out_data_TDATA">out, 8, axis, out_data, pointer</column>
<column name="out_data_TVALID">out, 1, axis, out_data, pointer</column>
<column name="value_r">in, 32, ap_none, value_r, scalar</column>
<column name="loop_r">in, 1, ap_none, loop_r, scalar</column>
</table>
</item>
</section>
</profile>
