// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_a_e
//
// Generated
//  by:  wig
//  on:  Thu Jan 27 08:05:00 2005
//  cmd: h:/work/mix_new/mix/mix_0.pl -strip -nodelta ../../generic.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_a_e.v,v 1.1 2005/01/27 07:11:21 wig Exp $
// $Date: 2005/01/27 07:11:21 $
// $Log: inst_a_e.v,v $
// Revision 1.1  2005/01/27 07:11:21  wig
// added verilogovervhdl testcase
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.48 2005/01/26 14:01:45 wig Exp 
//
// Generator: mix_0.pl Revision: 1.33 , wilfried.gaensheimer@micronas.com
// (C) 2003 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns / 1ps

//
//
// Start of Generated Module rtl of inst_a_e
//

	// No `defines in this module


module inst_a_e
	//
	// Generated module inst_a
	//
		(
		);
		// End of generated module header


    // Internal signals

		//
		// Generated Signal List
		//
		//
		// End of Generated Signal List
		//


    // %COMPILER_OPTS%

	// Generated Signal Assignments


    //
    // Generated Instances
    // wiring ...

	// Generated Instances and Port Mappings
		// Generated Instance Port Map for inst_1
		inst_1_e	#(
			.FOO(16)
		) inst_1 (

		);
		// End of Generated Instance Port Map for inst_1

		// Generated Instance Port Map for inst_10
		inst_10_e	#(
			.FOO(32)
		) inst_10 (

		);
		// End of Generated Instance Port Map for inst_10

		// Generated Instance Port Map for inst_2
		inst_2_e	#(
			.FOO(16)
		) inst_2 (

		);
		// End of Generated Instance Port Map for inst_2

		// Generated Instance Port Map for inst_3
		inst_3_e	#(
			.FOO(16)
		) inst_3 (

		);
		// End of Generated Instance Port Map for inst_3

		// Generated Instance Port Map for inst_4
		inst_4_e	#(
			.FOO(16)
		) inst_4 (

		);
		// End of Generated Instance Port Map for inst_4

		// Generated Instance Port Map for inst_5
		inst_5_e	#(
			.FOO(16)
		) inst_5 (

		);
		// End of Generated Instance Port Map for inst_5

		// Generated Instance Port Map for inst_6
		inst_6_e	#(
			.FOO(32)
		) inst_6 (

		);
		// End of Generated Instance Port Map for inst_6

		// Generated Instance Port Map for inst_7
		inst_7_e	#(
			.FOO(32)
		) inst_7 (

		);
		// End of Generated Instance Port Map for inst_7

		// Generated Instance Port Map for inst_8
		inst_8_e	#(
			.FOO(32)
		) inst_8 (

		);
		// End of Generated Instance Port Map for inst_8

		// Generated Instance Port Map for inst_9
		inst_9_e	#(
			.FOO(32)
		) inst_9 (

		);
		// End of Generated Instance Port Map for inst_9

		// Generated Instance Port Map for inst_aa
		inst_aa_e	#(
			.NO_DEFAULT("nodefault"), // __W_ILLEGAL_PARAM
			.NO_NAME("noname"), // __W_ILLEGAL_PARAM
			.WIDTH(15)
		) inst_aa (

		);
		// End of Generated Instance Port Map for inst_aa

		// Generated Instance Port Map for inst_ab
		inst_ab_einst_ab (

		);
		// End of Generated Instance Port Map for inst_ab

		// Generated Instance Port Map for inst_ac
		inst_ac_einst_ac (

		);
		// End of Generated Instance Port Map for inst_ac

		// Generated Instance Port Map for inst_ad
		inst_ad_einst_ad (

		);
		// End of Generated Instance Port Map for inst_ad

		// Generated Instance Port Map for inst_ae
		inst_ae_einst_ae (

		);
		// End of Generated Instance Port Map for inst_ae



endmodule
//
// End of Generated Module rtl of inst_a_e
//
//
//!End of Module/s
// --------------------------------------------------------------
