NewProject(C:\work\fpga\dcc_v2p\pcores\tlb_bram_v1_00_a\devl\projnav\tlb_bram.npl)
SetProperty(Top-Level Module Type, HDL)
SetProperty(Synthesis Tool, XST (VHDL/Verilog))
SetProperty(Simulator, ModelSim)
SetPreference(PathType, Absolute)
AddLibrary(tlb_bram_v1_00_a, C:\work\fpga\dcc_v2p\/pcores, TRUE)
AddSource(C:\work\fpga\dcc_v2p\/pcores/tlb_bram_v1_00_a/hdl/verilog/tlb_bram.v, Verilog Design File)
MoveToLibrary(C:\work\fpga\dcc_v2p\/pcores/tlb_bram_v1_00_a/hdl/verilog/tlb_bram.v, tlb_bram_v1_00_a)
CloseProject()
