static void F_1 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nint V_4 ;\r\nint V_5 ;\r\nint V_6 = 0 ;\r\nT_1 V_7 [ V_8 ] ;\r\nfor ( V_4 = 0 ; V_4 < V_8 ; V_4 ++ )\r\nV_7 [ V_4 ] = - 1 ;\r\nfor ( V_5 = 0 ; V_5 < V_9 [ V_1 ] . V_10 ; V_5 ++ ) {\r\nint V_11 ;\r\nif ( ! V_9 [ V_1 ] . V_12 [ V_2 ] [ V_5 ] ) {\r\nif ( ! V_9 [ V_1 ] . V_13 [ V_2 ] [ V_5 ] ||\r\nV_3 <= 0 )\r\ncontinue;\r\nV_3 -- ;\r\nV_6 = V_8 ;\r\n} else\r\nV_6 = V_8 /\r\nV_9 [ V_1 ] . V_12 [ V_2 ] [ V_5 ] ;\r\nV_11 = 0 ;\r\nwhile ( V_11 < V_8 ) {\r\nif ( V_7 [ V_11 ] >= 0 )\r\nV_11 ++ ;\r\nelse {\r\nV_7 [ V_11 ] = V_5 ;\r\nV_11 += V_6 ;\r\n}\r\n}\r\n}\r\nV_5 = 0 ;\r\nfor ( V_4 = 0 ; V_4 < V_8 ; V_4 ++ ) {\r\nif ( V_7 [ V_4 ] < 0 ) {\r\nint V_14 = V_5 ;\r\nwhile ( ! V_9 [ V_1 ] . V_13 [ V_2 ] [ V_5 ] ) {\r\nV_5 = ( V_5 + 1 ) %\r\nV_9 [ V_1 ] . V_10 ;\r\nif ( V_5 == V_14 )\r\nbreak;\r\n}\r\nV_7 [ V_4 ] = V_5 ;\r\nV_5 = ( V_5 + 1 ) % V_9 [ V_1 ] . V_10 ;\r\n}\r\nif ( V_1 == 0 ) {\r\nif ( V_2 == V_15 )\r\nF_2 ( V_16 , V_17 ,\r\nV_18 , V_4 , V_7 [ V_4 ] ) ;\r\nelse if ( V_2 == V_19 )\r\nF_2 ( V_16 , V_17 ,\r\nV_20 , V_4 , V_7 [ V_4 ] ) ;\r\n} else {\r\nF_2 ( V_21 , V_22 ,\r\nV_23 , V_4 , V_7 [ V_4 ] ) ;\r\n}\r\n}\r\n}\r\nstatic void F_3 ( void )\r\n{\r\nstatic int V_24 ;\r\nif ( V_24 )\r\nreturn;\r\nV_24 = 1 ;\r\nV_9 [ 0 ] . V_13 [ V_15 ] [ 11 ] = 1 ;\r\nV_9 [ 0 ] . V_13 [ V_15 ] [ 12 ] = 1 ;\r\nF_1 ( 0 , V_15 , 0 ) ;\r\nF_1 ( 0 , V_19 , 0 ) ;\r\nF_1 ( 1 , V_15 , 0 ) ;\r\nif ( F_4 ( V_25 , V_26 ,\r\nV_27 , L_1 , NULL ) )\r\nF_5 ( V_28 L_2 ) ;\r\nif ( F_4 ( V_29 , V_30 ,\r\nV_27 , L_1 , NULL ) )\r\nF_5 ( V_28 L_2 ) ;\r\n#ifndef F_6\r\nF_7 ( F_8 ( & V_31 ) , & V_32 - & V_31 ,\r\nF_9 ( V_33 , V_34 ) ,\r\nV_35 , NULL ) ;\r\n#endif\r\nF_10 ( V_21 , V_22 , V_36 , 3 ) ;\r\nF_10 ( V_21 , V_22 , V_37 , 3 ) ;\r\nF_10 ( V_21 , V_22 , V_38 , 3 ) ;\r\nF_10 ( V_21 , V_22 , V_39 , 3 ) ;\r\nF_10 ( V_21 , V_22 , V_40 , 3 ) ;\r\nF_10 ( V_21 , V_22 , V_41 , 3 ) ;\r\nF_10 ( V_21 , V_22 , V_42 , 3 ) ;\r\nF_10 ( V_21 , V_22 , V_43 , 3 ) ;\r\nF_10 ( V_21 , V_22 , V_44 , 3 ) ;\r\n}\r\nint F_11 ( int V_5 , int V_2 ,\r\nunsigned long V_45 )\r\n{\r\nint V_46 ;\r\nint V_47 = 0 ;\r\nint V_48 = 0 ;\r\nint V_49 ;\r\nint V_1 = 0 ;\r\nF_3 () ;\r\nif ( V_5 & 0xffff0000 ) {\r\nV_1 = 1 ;\r\nV_5 >>= 16 ;\r\n}\r\nfor ( V_46 = 0 ; V_46 < V_9 [ V_1 ] . V_10 ; V_46 ++ ) {\r\nV_47 += V_9 [ V_1 ] . V_12 [ V_2 ] [ V_46 ] ;\r\nV_48 += V_9 [ V_1 ] . V_13 [ V_2 ] [ V_46 ] ;\r\n}\r\nV_49 = V_45 == 0\r\n? 0 : V_8 / ( V_50 [ V_2 ] / V_45 ) ;\r\nif ( V_47 + V_49 > V_8 )\r\nreturn - V_51 ;\r\nV_9 [ V_1 ] . V_13 [ V_2 ] [ V_5 ] = 1 ;\r\nV_9 [ V_1 ] . V_12 [ V_2 ] [ V_5 ] = V_49 ;\r\nF_1 ( V_1 , V_2 , V_8 - V_47 ) ;\r\nif ( V_1 == 0 )\r\nF_11 ( 8 << 16 ,\r\nV_15 , V_45 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_12 ( int V_5 , int V_2 )\r\n{\r\nint V_46 ;\r\nint V_47 = 0 ;\r\nint V_1 = 0 ;\r\nif ( V_5 & 0xffff0000 )\r\nV_1 = 1 ;\r\nV_9 [ V_1 ] . V_12 [ V_2 ] [ V_5 ] = 0 ;\r\nV_9 [ V_1 ] . V_13 [ V_2 ] [ V_5 ] = 0 ;\r\nfor ( V_46 = 0 ; V_46 < V_9 [ V_1 ] . V_10 ; V_46 ++ )\r\nV_47 += V_9 [ V_1 ] . V_12 [ V_2 ] [ V_46 ] ;\r\nF_1 ( V_1 , V_2 , V_8 - V_47 ) ;\r\n}\r\nint F_7 ( unsigned long V_52 , unsigned long V_53 ,\r\nunsigned long V_54 , unsigned long V_55 ,\r\nT_2 * V_56 )\r\n{\r\nint V_46 ;\r\nint V_1 ;\r\nint V_57 [ 2 ] ;\r\nint V_58 = 0 ;\r\nF_3 () ;\r\nif ( V_52 > 0x80000000 ) {\r\nF_5 ( V_28 L_3\r\nL_4 , V_52 ) ;\r\nreturn - V_59 ;\r\n}\r\nF_13 ( & V_60 ) ;\r\nif ( V_54 & 0xffff )\r\nV_57 [ 0 ] = 1 ;\r\nif ( V_54 & 0xffff0000 )\r\nV_57 [ 1 ] = 1 ;\r\nfor ( V_1 = 0 ; V_1 < V_61 ; V_1 ++ ) {\r\nif ( ! V_57 [ V_1 ] )\r\ncontinue;\r\nfor ( V_46 = 0 ; V_46 < V_62 ; V_46 ++ ) {\r\nif ( ! V_63 [ V_1 ] [ V_46 ] . V_57 ) {\r\nunsigned V_64 ;\r\nif ( V_1 )\r\nV_64 = F_14 ( V_21 ,\r\nV_22 , V_65 ) ;\r\nelse\r\nV_64 = F_14 ( V_16 ,\r\nV_17 , V_65 ) ;\r\nV_63 [ V_1 ] [ V_46 ] . V_57 = 1 ;\r\nV_63 [ V_1 ] [ V_46 ] . V_52 = V_52 ;\r\nV_63 [ V_1 ] [ V_46 ] . V_66 = V_52 + V_53 ;\r\nV_63 [ V_1 ] [ V_46 ] . V_56 = V_56 ;\r\nV_58 |= ( V_46 + 1 ) << ( V_1 + 8 ) ;\r\nif ( V_1 ) {\r\nF_10 ( V_67 ,\r\nV_63 [ V_1 ] [ V_46 ] . V_68 ,\r\nV_69 ,\r\nV_63 [ V_1 ] [ V_46 ] . V_52 ) ;\r\nF_10 ( V_67 ,\r\nV_63 [ V_1 ] [ V_46 ] . V_68 ,\r\nV_70 ,\r\nV_63 [ V_1 ] [ V_46 ] . V_66 ) ;\r\nF_10 ( V_67 ,\r\nV_63 [ V_1 ] [ V_46 ] . V_68 ,\r\nV_71 , V_55 ) ;\r\nF_10 ( V_67 ,\r\nV_63 [ V_1 ] [ V_46 ] . V_68 ,\r\nV_72 ,\r\nV_54 & 0xffff ) ;\r\n} else {\r\nF_10 ( V_73 ,\r\nV_63 [ V_1 ] [ V_46 ] . V_68 ,\r\nV_69 ,\r\nV_63 [ V_1 ] [ V_46 ] . V_52 ) ;\r\nF_10 ( V_73 ,\r\nV_63 [ V_1 ] [ V_46 ] . V_68 ,\r\nV_70 ,\r\nV_63 [ V_1 ] [ V_46 ] . V_66 ) ;\r\nF_10 ( V_73 ,\r\nV_63 [ V_1 ] [ V_46 ] . V_68 ,\r\nV_71 , V_55 ) ;\r\nF_10 ( V_73 ,\r\nV_63 [ V_1 ] [ V_46 ] . V_68 ,\r\nV_72 , V_54 >> 16 ) ;\r\n}\r\nif ( V_46 == 0 )\r\nV_64 |= 1 ;\r\nelse if ( V_46 == 1 )\r\nV_64 |= 2 ;\r\nelse if ( V_46 == 2 )\r\nV_64 |= 4 ;\r\nelse if ( V_46 == 3 )\r\nV_64 |= 8 ;\r\nif ( V_1 )\r\nF_10 ( V_21 , V_22 ,\r\nV_65 , V_64 ) ;\r\nelse\r\nF_10 ( V_16 , V_17 ,\r\nV_65 , V_64 ) ;\r\nF_15 ( & V_60 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nF_15 ( & V_60 ) ;\r\nif ( V_58 )\r\nreturn V_58 ;\r\nelse\r\nreturn - V_51 ;\r\n}\r\nint F_16 ( int V_74 )\r\n{\r\nint V_1 ;\r\nint V_64 ;\r\nF_3 () ;\r\nF_13 ( & V_60 ) ;\r\nfor ( V_1 = 0 ; V_1 < V_61 ; V_1 ++ ) {\r\nint V_75 ;\r\nif ( V_1 )\r\nV_64 = F_14 ( V_21 , V_22 ,\r\nV_65 ) ;\r\nelse\r\nV_64 = F_14 ( V_16 , V_17 ,\r\nV_65 ) ;\r\nV_75 = ( V_74 & ( 0xff << ( V_1 + 8 ) ) ) >> ( V_1 + 8 ) ;\r\nif ( V_75 == 0 )\r\ncontinue;\r\nV_75 -- ;\r\nif ( ( V_75 >= V_62 ) || ( ! V_63 [ V_1 ] [ V_75 ] . V_57 ) ) {\r\nF_15 ( & V_60 ) ;\r\nreturn - V_76 ;\r\n}\r\nmemset ( & V_63 [ V_1 ] [ V_75 ] , 0 ,\r\nsizeof( struct V_77 ) ) ;\r\nif ( V_75 == 0 )\r\nV_64 &= ~ 1 ;\r\nelse if ( V_75 == 1 )\r\nV_64 &= ~ 2 ;\r\nelse if ( V_75 == 2 )\r\nV_64 &= ~ 4 ;\r\nelse if ( V_75 == 3 )\r\nV_64 &= ~ 8 ;\r\nif ( V_1 )\r\nF_10 ( V_21 , V_22 , V_65 ,\r\nV_64 ) ;\r\nelse\r\nF_10 ( V_16 , V_17 , V_65 ,\r\nV_64 ) ;\r\n}\r\nF_15 ( & V_60 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_3\r\nV_26 ( int V_78 , void * V_79 )\r\n{\r\nT_4 V_80 =\r\nF_17 ( V_16 , V_17 , V_81 ) ;\r\nT_5 V_82 ;\r\nT_6 V_83 ;\r\nT_7 V_84 ;\r\nT_8 V_85 ;\r\nT_9 V_86 ;\r\nT_10 V_87 = { 0 } ;\r\nT_11 V_88 = {\r\n. V_89 = 1 , . V_90 = 1 , . V_91 = 1 , . V_92 = 1\r\n} ;\r\nstruct V_77 * V_93 ;\r\nunsigned V_1 = ( unsigned ) V_79 ;\r\nV_80 = F_17 ( V_16 , V_17 , V_81 ) ;\r\nif ( V_80 . V_89 )\r\nV_93 = & V_63 [ V_1 ] [ 0 ] ;\r\nelse if ( V_80 . V_90 )\r\nV_93 = & V_63 [ V_1 ] [ 1 ] ;\r\nelse if ( V_80 . V_91 )\r\nV_93 = & V_63 [ V_1 ] [ 2 ] ;\r\nelse if ( V_80 . V_92 )\r\nV_93 = & V_63 [ V_1 ] [ 3 ] ;\r\nelse\r\nreturn V_94 ;\r\nV_82 = F_17 ( V_73 , V_93 -> V_68 , V_95 ) ;\r\nV_83 = F_17 ( V_73 , V_93 -> V_68 , V_96 ) ;\r\nV_84 = F_17 ( V_73 , V_93 -> V_68 , V_97 ) ;\r\nV_85 = F_17 ( V_73 , V_93 -> V_68 , V_98 ) ;\r\nV_86 = F_17 ( V_73 , V_93 -> V_68 , V_99 ) ;\r\nF_5 ( V_100 L_5 ) ;\r\nF_5 ( V_100 L_6 ,\r\nF_18 ( int , T_5 , V_82 ) ,\r\nF_18 ( int , T_6 , V_83 ) ,\r\nF_18 ( int , T_7 , V_84 ) ,\r\nF_18 ( int , T_8 , V_85 ) ,\r\nF_18 ( int , T_9 , V_86 ) ) ;\r\nF_19 ( V_73 , V_93 -> V_68 , V_101 , V_87 ) ;\r\nF_19 ( V_16 , V_17 , V_102 , V_88 ) ;\r\nF_5 ( V_100 L_7 , ( unsigned ) F_20 () ) ;\r\nif ( V_93 -> V_56 )\r\nV_93 -> V_56 () ;\r\nreturn V_103 ;\r\n}\r\nstatic T_3\r\nV_30 ( int V_78 , void * V_79 )\r\n{\r\nT_12 V_80 =\r\nF_17 ( V_21 , V_22 , V_81 ) ;\r\nT_13 V_82 ;\r\nT_14 V_83 ;\r\nT_15 V_84 ;\r\nT_16 V_85 ;\r\nT_17 V_86 ;\r\nT_18 V_87 = { 0 } ;\r\nT_19 V_88 = {\r\n. V_89 = 1 , . V_90 = 1 , . V_91 = 1 , . V_92 = 1\r\n} ;\r\nstruct V_77 * V_93 ;\r\nunsigned V_1 = ( unsigned ) V_79 ;\r\nV_80 = F_17 ( V_21 , V_22 , V_81 ) ;\r\nif ( V_80 . V_89 )\r\nV_93 = & V_63 [ V_1 ] [ 0 ] ;\r\nelse if ( V_80 . V_90 )\r\nV_93 = & V_63 [ V_1 ] [ 1 ] ;\r\nelse if ( V_80 . V_91 )\r\nV_93 = & V_63 [ V_1 ] [ 2 ] ;\r\nelse if ( V_80 . V_92 )\r\nV_93 = & V_63 [ V_1 ] [ 3 ] ;\r\nelse\r\nreturn V_94 ;\r\nV_82 = F_17 ( V_67 , V_93 -> V_68 , V_95 ) ;\r\nV_83 = F_17 ( V_67 , V_93 -> V_68 , V_96 ) ;\r\nV_84 = F_17 ( V_67 , V_93 -> V_68 , V_97 ) ;\r\nV_85 = F_17 ( V_67 , V_93 -> V_68 , V_98 ) ;\r\nV_86 = F_17 ( V_67 , V_93 -> V_68 , V_99 ) ;\r\nF_5 ( V_100 L_5 ) ;\r\nF_5 ( V_100 L_6 ,\r\nF_18 ( int , T_13 , V_82 ) ,\r\nF_18 ( int , T_14 , V_83 ) ,\r\nF_18 ( int , T_15 , V_84 ) ,\r\nF_18 ( int , T_16 , V_85 ) ,\r\nF_18 ( int , T_17 , V_86 ) ) ;\r\nF_19 ( V_67 , V_93 -> V_68 , V_101 , V_87 ) ;\r\nF_19 ( V_21 , V_22 , V_102 , V_88 ) ;\r\nF_5 ( V_100 L_7 , ( unsigned ) F_20 () -> V_104 ) ;\r\nif ( V_93 -> V_56 )\r\nV_93 -> V_56 () ;\r\nreturn V_103 ;\r\n}
