# VHDL-Pipelined-Fir (WIP)
## Decription
VHDL Pipelined Fir implementation with the following features:
- S16.16 operands (input, output, coefficients).
- Saturation and Rounding **Only** at output stage.
- Supports up to 60 coefficients.
- Test benchs developed in Python using CocoTb