Loading plugins phase: Elapsed time ==> 0s.330ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Administrator\Desktop\CV\Cyclic_Volt\Electrochemical_dev.cydsn\Electrochemical_dev.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Administrator\Desktop\CV\Cyclic_Volt\Electrochemical_dev.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.306ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.096ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Electrochemical_dev.v
Program  :   D:\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Administrator\Desktop\CV\Cyclic_Volt\Electrochemical_dev.cydsn\Electrochemical_dev.cyprj -dcpsoc3 Electrochemical_dev.v -verilog
======================================================================

======================================================================
Compiling:  Electrochemical_dev.v
Program  :   D:\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Administrator\Desktop\CV\Cyclic_Volt\Electrochemical_dev.cydsn\Electrochemical_dev.cyprj -dcpsoc3 Electrochemical_dev.v -verilog
======================================================================

======================================================================
Compiling:  Electrochemical_dev.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Administrator\Desktop\CV\Cyclic_Volt\Electrochemical_dev.cydsn\Electrochemical_dev.cyprj -dcpsoc3 -verilog Electrochemical_dev.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Nov 10 23:34:02 2020


======================================================================
Compiling:  Electrochemical_dev.v
Program  :   vpp
Options  :    -yv2 -q10 Electrochemical_dev.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Nov 10 23:34:02 2020

Flattening file 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Electrochemical_dev.ctl'.
D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Electrochemical_dev.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Administrator\Desktop\CV\Cyclic_Volt\Electrochemical_dev.cydsn\Electrochemical_dev.cyprj -dcpsoc3 -verilog Electrochemical_dev.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Nov 10 23:34:03 2020

Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Administrator\Desktop\CV\Cyclic_Volt\Electrochemical_dev.cydsn\codegentemp\Electrochemical_dev.ctl'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Administrator\Desktop\CV\Cyclic_Volt\Electrochemical_dev.cydsn\codegentemp\Electrochemical_dev.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Electrochemical_dev.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Administrator\Desktop\CV\Cyclic_Volt\Electrochemical_dev.cydsn\Electrochemical_dev.cyprj -dcpsoc3 -verilog Electrochemical_dev.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Nov 10 23:34:03 2020

Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Administrator\Desktop\CV\Cyclic_Volt\Electrochemical_dev.cydsn\codegentemp\Electrochemical_dev.ctl'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Administrator\Desktop\CV\Cyclic_Volt\Electrochemical_dev.cydsn\codegentemp\Electrochemical_dev.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\DVDAC_source:Net_80\
	\DVDAC_source:Net_9\
	\ADC_DelSig:Net_268\
	\ADC_DelSig:Net_270\
	\UART:BUART:HalfDuplexSend\
	\UART:BUART:FinalAddrMode_2\
	\UART:BUART:FinalAddrMode_1\
	\UART:BUART:FinalAddrMode_0\
	\UART:BUART:reset_sr\
	Net_33
	Net_34
	\PWM_isr:PWMUDB:km_run\
	\PWM_isr:PWMUDB:ctrl_cmpmode2_2\
	\PWM_isr:PWMUDB:ctrl_cmpmode2_1\
	\PWM_isr:PWMUDB:ctrl_cmpmode2_0\
	\PWM_isr:PWMUDB:ctrl_cmpmode1_2\
	\PWM_isr:PWMUDB:ctrl_cmpmode1_1\
	\PWM_isr:PWMUDB:ctrl_cmpmode1_0\
	\PWM_isr:PWMUDB:capt_rising\
	\PWM_isr:PWMUDB:capt_falling\
	\PWM_isr:PWMUDB:trig_rise\
	\PWM_isr:PWMUDB:trig_fall\
	\PWM_isr:PWMUDB:sc_kill\
	\PWM_isr:PWMUDB:min_kill\
	\PWM_isr:PWMUDB:km_tc\
	\PWM_isr:PWMUDB:db_tc\
	\PWM_isr:PWMUDB:dith_sel\
	\PWM_isr:PWMUDB:compare2\
	\PWM_isr:Net_101\
	Net_127
	Net_128
	\PWM_isr:PWMUDB:cmp2\
	\PWM_isr:PWMUDB:MODULE_1:b_31\
	\PWM_isr:PWMUDB:MODULE_1:b_30\
	\PWM_isr:PWMUDB:MODULE_1:b_29\
	\PWM_isr:PWMUDB:MODULE_1:b_28\
	\PWM_isr:PWMUDB:MODULE_1:b_27\
	\PWM_isr:PWMUDB:MODULE_1:b_26\
	\PWM_isr:PWMUDB:MODULE_1:b_25\
	\PWM_isr:PWMUDB:MODULE_1:b_24\
	\PWM_isr:PWMUDB:MODULE_1:b_23\
	\PWM_isr:PWMUDB:MODULE_1:b_22\
	\PWM_isr:PWMUDB:MODULE_1:b_21\
	\PWM_isr:PWMUDB:MODULE_1:b_20\
	\PWM_isr:PWMUDB:MODULE_1:b_19\
	\PWM_isr:PWMUDB:MODULE_1:b_18\
	\PWM_isr:PWMUDB:MODULE_1:b_17\
	\PWM_isr:PWMUDB:MODULE_1:b_16\
	\PWM_isr:PWMUDB:MODULE_1:b_15\
	\PWM_isr:PWMUDB:MODULE_1:b_14\
	\PWM_isr:PWMUDB:MODULE_1:b_13\
	\PWM_isr:PWMUDB:MODULE_1:b_12\
	\PWM_isr:PWMUDB:MODULE_1:b_11\
	\PWM_isr:PWMUDB:MODULE_1:b_10\
	\PWM_isr:PWMUDB:MODULE_1:b_9\
	\PWM_isr:PWMUDB:MODULE_1:b_8\
	\PWM_isr:PWMUDB:MODULE_1:b_7\
	\PWM_isr:PWMUDB:MODULE_1:b_6\
	\PWM_isr:PWMUDB:MODULE_1:b_5\
	\PWM_isr:PWMUDB:MODULE_1:b_4\
	\PWM_isr:PWMUDB:MODULE_1:b_3\
	\PWM_isr:PWMUDB:MODULE_1:b_2\
	\PWM_isr:PWMUDB:MODULE_1:b_1\
	\PWM_isr:PWMUDB:MODULE_1:b_0\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_129
	Net_126
	\PWM_isr:Net_113\
	\PWM_isr:Net_107\
	\PWM_isr:Net_114\

    Synthesized names
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 146 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \DVDAC_source:VDAC8:Net_83\ to zero
Aliasing \DVDAC_source:VDAC8:Net_81\ to zero
Aliasing \DVDAC_source:VDAC8:Net_82\ to zero
Aliasing one to tmpOE__Counter_electrode_net_0
Aliasing tmpOE__Reference_electrode_net_0 to tmpOE__Counter_electrode_net_0
Aliasing \TIA:Net_37\ to zero
Aliasing \TIA:Net_52\ to zero
Aliasing \TIA:Net_38\ to zero
Aliasing \TIA:Net_39\ to zero
Aliasing \ADC_DelSig:Net_482\ to zero
Aliasing \ADC_DelSig:Net_252\ to zero
Aliasing \ADC_DelSig:soc\ to tmpOE__Counter_electrode_net_0
Aliasing \VDAC8_TIA:Net_83\ to zero
Aliasing \VDAC8_TIA:Net_81\ to zero
Aliasing \VDAC8_TIA:Net_82\ to zero
Aliasing tmpOE__Working_electrode_net_0 to tmpOE__Counter_electrode_net_0
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing tmpOE__Tx_1_net_0 to tmpOE__Counter_electrode_net_0
Aliasing \PWM_isr:PWMUDB:hwCapture\ to zero
Aliasing \PWM_isr:PWMUDB:trig_out\ to tmpOE__Counter_electrode_net_0
Aliasing Net_156 to zero
Aliasing \PWM_isr:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_isr:PWMUDB:ltch_kill_reg\\R\ to \PWM_isr:PWMUDB:runmode_enable\\R\
Aliasing \PWM_isr:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_isr:PWMUDB:min_kill_reg\\R\ to \PWM_isr:PWMUDB:runmode_enable\\R\
Aliasing \PWM_isr:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_isr:PWMUDB:final_kill\ to tmpOE__Counter_electrode_net_0
Aliasing \PWM_isr:PWMUDB:dith_count_1\\R\ to \PWM_isr:PWMUDB:runmode_enable\\R\
Aliasing \PWM_isr:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_isr:PWMUDB:dith_count_0\\R\ to \PWM_isr:PWMUDB:runmode_enable\\R\
Aliasing \PWM_isr:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_isr:PWMUDB:cs_addr_0\ to \PWM_isr:PWMUDB:runmode_enable\\R\
Aliasing \PWM_isr:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_isr:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Counter_electrode_net_0
Aliasing tmpOE__PIN_CAP_net_0 to tmpOE__Counter_electrode_net_0
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \PWM_isr:PWMUDB:min_kill_reg\\D\ to tmpOE__Counter_electrode_net_0
Aliasing \PWM_isr:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_isr:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_isr:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Counter_electrode_net_0
Removing Rhs of wire \DVDAC_source:Net_12\[3] = \DVDAC_source:Net_21\[14]
Removing Lhs of wire \DVDAC_source:VDAC8:Net_83\[7] = zero[4]
Removing Lhs of wire \DVDAC_source:VDAC8:Net_81\[8] = zero[4]
Removing Lhs of wire \DVDAC_source:VDAC8:Net_82\[9] = zero[4]
Removing Lhs of wire one[27] = tmpOE__Counter_electrode_net_0[23]
Removing Lhs of wire tmpOE__Reference_electrode_net_0[30] = tmpOE__Counter_electrode_net_0[23]
Removing Lhs of wire \TIA:Net_37\[38] = zero[4]
Removing Lhs of wire \TIA:Net_52\[39] = zero[4]
Removing Lhs of wire \TIA:Net_38\[40] = zero[4]
Removing Lhs of wire \TIA:Net_39\[41] = zero[4]
Removing Rhs of wire \ADC_DelSig:Net_488\[52] = \ADC_DelSig:Net_250\[87]
Removing Lhs of wire \ADC_DelSig:Net_481\[54] = zero[4]
Removing Lhs of wire \ADC_DelSig:Net_482\[55] = zero[4]
Removing Lhs of wire \ADC_DelSig:Net_252\[89] = zero[4]
Removing Lhs of wire \ADC_DelSig:soc\[91] = tmpOE__Counter_electrode_net_0[23]
Removing Lhs of wire \VDAC8_TIA:Net_83\[95] = zero[4]
Removing Lhs of wire \VDAC8_TIA:Net_81\[96] = zero[4]
Removing Lhs of wire \VDAC8_TIA:Net_82\[97] = zero[4]
Removing Lhs of wire tmpOE__Working_electrode_net_0[101] = tmpOE__Counter_electrode_net_0[23]
Removing Lhs of wire \UART:Net_61\[108] = \UART:Net_9\[107]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[112] = zero[4]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[114] = zero[4]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[115] = zero[4]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[119] = zero[4]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[130] = \UART:BUART:tx_bitclk_dp\[166]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[176] = \UART:BUART:tx_counter_dp\[167]
Removing Lhs of wire \UART:BUART:tx_status_6\[177] = zero[4]
Removing Lhs of wire \UART:BUART:tx_status_5\[178] = zero[4]
Removing Lhs of wire \UART:BUART:tx_status_4\[179] = zero[4]
Removing Lhs of wire \UART:BUART:tx_status_1\[181] = \UART:BUART:tx_fifo_empty\[144]
Removing Lhs of wire \UART:BUART:tx_status_3\[183] = \UART:BUART:tx_fifo_notfull\[143]
Removing Lhs of wire tmpOE__Tx_1_net_0[191] = tmpOE__Counter_electrode_net_0[23]
Removing Lhs of wire \PWM_isr:PWMUDB:ctrl_enable\[210] = \PWM_isr:PWMUDB:control_7\[202]
Removing Lhs of wire \PWM_isr:PWMUDB:hwCapture\[220] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:hwEnable\[221] = \PWM_isr:PWMUDB:control_7\[202]
Removing Lhs of wire \PWM_isr:PWMUDB:trig_out\[225] = tmpOE__Counter_electrode_net_0[23]
Removing Lhs of wire \PWM_isr:PWMUDB:runmode_enable\\R\[227] = zero[4]
Removing Lhs of wire Net_156[228] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:runmode_enable\\S\[229] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:final_enable\[230] = \PWM_isr:PWMUDB:runmode_enable\[226]
Removing Lhs of wire \PWM_isr:PWMUDB:ltch_kill_reg\\R\[234] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:ltch_kill_reg\\S\[235] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:min_kill_reg\\R\[236] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:min_kill_reg\\S\[237] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:final_kill\[240] = tmpOE__Counter_electrode_net_0[23]
Removing Lhs of wire \PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_1\[244] = \PWM_isr:PWMUDB:MODULE_1:g2:a0:s_1\[510]
Removing Lhs of wire \PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_0\[246] = \PWM_isr:PWMUDB:MODULE_1:g2:a0:s_0\[511]
Removing Lhs of wire \PWM_isr:PWMUDB:dith_count_1\\R\[247] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:dith_count_1\\S\[248] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:dith_count_0\\R\[249] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:dith_count_0\\S\[250] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:cs_addr_2\[252] = \PWM_isr:PWMUDB:tc_i\[232]
Removing Lhs of wire \PWM_isr:PWMUDB:cs_addr_1\[253] = \PWM_isr:PWMUDB:runmode_enable\[226]
Removing Lhs of wire \PWM_isr:PWMUDB:cs_addr_0\[254] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:pwm1_i\[341] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:pwm2_i\[343] = zero[4]
Removing Rhs of wire \PWM_isr:Net_96\[346] = \PWM_isr:PWMUDB:pwm_i_reg\[338]
Removing Rhs of wire \PWM_isr:PWMUDB:pwm_temp\[349] = \PWM_isr:PWMUDB:cmp1\[350]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_23\[392] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_22\[393] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_21\[394] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_20\[395] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_19\[396] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_18\[397] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_17\[398] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_16\[399] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_15\[400] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_14\[401] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_13\[402] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_12\[403] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_11\[404] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_10\[405] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_9\[406] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_8\[407] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_7\[408] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_6\[409] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_5\[410] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_4\[411] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_3\[412] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_2\[413] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_1\[414] = \PWM_isr:PWMUDB:MODIN1_1\[415]
Removing Lhs of wire \PWM_isr:PWMUDB:MODIN1_1\[415] = \PWM_isr:PWMUDB:dith_count_1\[243]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_0\[416] = \PWM_isr:PWMUDB:MODIN1_0\[417]
Removing Lhs of wire \PWM_isr:PWMUDB:MODIN1_0\[417] = \PWM_isr:PWMUDB:dith_count_0\[245]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[549] = tmpOE__Counter_electrode_net_0[23]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[550] = tmpOE__Counter_electrode_net_0[23]
Removing Rhs of wire Net_138[551] = \PWM_isr:Net_96\[346]
Removing Lhs of wire tmpOE__PIN_CAP_net_0[563] = tmpOE__Counter_electrode_net_0[23]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[572] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:min_kill_reg\\D\[582] = tmpOE__Counter_electrode_net_0[23]
Removing Lhs of wire \PWM_isr:PWMUDB:prevCapture\\D\[583] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:trig_last\\D\[584] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:ltch_kill_reg\\D\[587] = tmpOE__Counter_electrode_net_0[23]
Removing Lhs of wire \PWM_isr:PWMUDB:pwm_i_reg\\D\[590] = \PWM_isr:PWMUDB:pwm_i\[339]
Removing Lhs of wire \PWM_isr:PWMUDB:pwm1_i_reg\\D\[591] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:pwm2_i_reg\\D\[592] = zero[4]

------------------------------------------------------
Aliased 0 equations, 96 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Counter_electrode_net_0' (cost = 0):
tmpOE__Counter_electrode_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:compare1\' (cost = 2):
\PWM_isr:PWMUDB:compare1\ <= (\PWM_isr:PWMUDB:cmp1_less\
	OR \PWM_isr:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:pwm_temp\' (cost = 2):
\PWM_isr:PWMUDB:pwm_temp\ <= (\PWM_isr:PWMUDB:cmp1_less\
	OR \PWM_isr:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_isr:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_isr:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_isr:PWMUDB:dith_count_1\ and \PWM_isr:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_isr:PWMUDB:dith_count_0\ and \PWM_isr:PWMUDB:dith_count_1\)
	OR (not \PWM_isr:PWMUDB:dith_count_1\ and \PWM_isr:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 27 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_isr:PWMUDB:final_capture\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \PWM_isr:PWMUDB:final_capture\[256] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[520] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[530] = zero[4]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[540] = zero[4]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[579] = \UART:BUART:tx_ctrl_mark_last\[187]
Removing Lhs of wire \PWM_isr:PWMUDB:runmode_enable\\D\[585] = \PWM_isr:PWMUDB:control_7\[202]

------------------------------------------------------
Aliased 0 equations, 6 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : D:\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Administrator\Desktop\CV\Cyclic_Volt\Electrochemical_dev.cydsn\Electrochemical_dev.cyprj -dcpsoc3 Electrochemical_dev.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.193ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Tuesday, 10 November 2020 23:34:03
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Administrator\Desktop\CV\Cyclic_Volt\Electrochemical_dev.cydsn\Electrochemical_dev.cyprj -d CY8C5888LTI-LP097 Electrochemical_dev.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.110ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_isr:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_isr:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_isr:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_isr:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock DVDAC_source_BUS_CLK to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock'. Fanout=1, Signal=Net_83
    Digital Clock 1: Automatic-assigning  clock 'ADC_DelSig_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig:Net_93\
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'DVDAC_source_IntClock'. Fanout=2, Signal=\DVDAC_source:Net_12\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_theACLK'. Fanout=1, Signal=\ADC_DelSig:Net_488\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_isr:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
</CYPRESSTAG>
Info: plm.M0038: The pin named Working_electrode(0) at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Counter_electrode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Counter_electrode(0)__PA ,
            analog_term => Net_8 ,
            pad => Counter_electrode(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Reference_electrode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Reference_electrode(0)__PA ,
            analog_term => Net_143 ,
            pad => Reference_electrode(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Working_electrode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Working_electrode(0)__PA ,
            analog_term => Net_178 ,
            pad => Working_electrode(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_27 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PIN_CAP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PIN_CAP(0)__PA ,
            analog_term => Net_144 ,
            annotation => Net_148 ,
            pad => PIN_CAP(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_27, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_27 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=Net_141, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_138
        );
        Output = Net_141 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\PWM_isr:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_83) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_isr:PWMUDB:control_7\
        );
        Output = \PWM_isr:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_138, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_83) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_isr:PWMUDB:runmode_enable\ * \PWM_isr:PWMUDB:cmp1_eq\
            + \PWM_isr:PWMUDB:runmode_enable\ * \PWM_isr:PWMUDB:cmp1_less\
        );
        Output = Net_138 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_isr:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_83 ,
            cs_addr_2 => \PWM_isr:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_isr:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_isr:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_isr:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_isr:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_83 ,
            cs_addr_2 => \PWM_isr:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_isr:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_isr:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_isr:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_isr:PWMUDB:tc_i\ ,
            chain_in => \PWM_isr:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_isr:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_isr:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_83 ,
            control_7 => \PWM_isr:PWMUDB:control_7\ ,
            control_6 => \PWM_isr:PWMUDB:control_6\ ,
            control_5 => \PWM_isr:PWMUDB:control_5\ ,
            control_4 => \PWM_isr:PWMUDB:control_4\ ,
            control_3 => \PWM_isr:PWMUDB:control_3\ ,
            control_2 => \PWM_isr:PWMUDB:control_2\ ,
            control_1 => \PWM_isr:PWMUDB:control_1\ ,
            control_0 => \PWM_isr:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\DVDAC_source:DMA\
        PORT MAP (
            dmareq => \DVDAC_source:Net_12_local\ ,
            termin => zero ,
            termout => \DVDAC_source:Net_19\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_16 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_dac
        PORT MAP (
            interrupt => Net_138 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_adc
        PORT MAP (
            interrupt => Net_141 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :    8 :   40 :   48 : 16.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   13 :  179 :  192 :  6.77 %
  Unique P-terms              :   24 :  360 :  384 :  6.25 %
  Total P-terms               :   27 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    1 :   23 :   24 :  4.17 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Control Registers         :    1 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    2 :    2 :    4 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.312ms
Tech Mapping phase: Elapsed time ==> 0s.530ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(3)][IoId=(6)] : Counter_electrode(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : PIN_CAP(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Reference_electrode(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Working_electrode(0) (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \Opamp_Aux:ABuf\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\
VIDAC[3]@[FFB(VIDAC,3)] : \DVDAC_source:VDAC8:viDAC8\
SC[0]@[FFB(SC,0)] : \TIA:SC\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_TIA:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 27% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 67% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(3)][IoId=(6)] : Counter_electrode(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : PIN_CAP(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Reference_electrode(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Working_electrode(0) (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \Opamp_Aux:ABuf\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\
VIDAC[3]@[FFB(VIDAC,3)] : \DVDAC_source:VDAC8:viDAC8\
SC[2]@[FFB(SC,2)] : \TIA:SC\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_TIA:viDAC8\

Analog Placement phase: Elapsed time ==> 1s.104ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_8 {
    p3_6
  }
  Net: Net_144 {
    opamp_1_vplus
    agr5_x_opamp_1_vplus
    agr5
    agr5_x_vidac_3_vout
    vidac_3_vout
    agr5_x_p3_1
    p3_1
  }
  Net: Net_143 {
    opamp_1_vminus
    opamp_1_vminus_x_p3_4
    p3_4
  }
  Net: Net_178 {
    sc_2_vin
    agl4_x_sc_2_vin
    agl4
    agl4_x_p0_0
    p0_0
  }
  Net: Net_12 {
    sc_2_vout
    agl6_x_sc_2_vout
    agl6
    agl6_x_dsm_0_vplus
    dsm_0_vplus
  }
  Net: Net_14 {
    vidac_2_vout
    agl5_x_vidac_2_vout
    agl5
    agl5_x_sc_2_vref
    sc_2_vref
    agl5_x_dsm_0_vminus
    dsm_0_vminus
  }
  Net: \ADC_DelSig:Net_249\ {
  }
  Net: \ADC_DelSig:Net_257\ {
  }
  Net: \ADC_DelSig:Net_109\ {
  }
  Net: \ADC_DelSig:Net_34\ {
  }
  Net: \DVDAC_source:VDAC8:Net_77\ {
  }
  Net: \VDAC8_TIA:Net_77\ {
  }
}
Map of item to net {
  p3_6                                             -> Net_8
  opamp_1_vplus                                    -> Net_144
  agr5_x_opamp_1_vplus                             -> Net_144
  agr5                                             -> Net_144
  agr5_x_vidac_3_vout                              -> Net_144
  vidac_3_vout                                     -> Net_144
  agr5_x_p3_1                                      -> Net_144
  p3_1                                             -> Net_144
  opamp_1_vminus                                   -> Net_143
  opamp_1_vminus_x_p3_4                            -> Net_143
  p3_4                                             -> Net_143
  sc_2_vin                                         -> Net_178
  agl4_x_sc_2_vin                                  -> Net_178
  agl4                                             -> Net_178
  agl4_x_p0_0                                      -> Net_178
  p0_0                                             -> Net_178
  sc_2_vout                                        -> Net_12
  agl6_x_sc_2_vout                                 -> Net_12
  agl6                                             -> Net_12
  agl6_x_dsm_0_vplus                               -> Net_12
  dsm_0_vplus                                      -> Net_12
  vidac_2_vout                                     -> Net_14
  agl5_x_vidac_2_vout                              -> Net_14
  agl5                                             -> Net_14
  agl5_x_sc_2_vref                                 -> Net_14
  sc_2_vref                                        -> Net_14
  agl5_x_dsm_0_vminus                              -> Net_14
  dsm_0_vminus                                     -> Net_14
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.309ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :   44 :   48 :   8.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.75
                   Pterms :            6.75
               Macrocells :            3.25
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.120ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       5.00 :       3.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
datapathcell: Name =\PWM_isr:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_83 ,
        cs_addr_2 => \PWM_isr:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_isr:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_isr:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_isr:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_27, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_27 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_isr:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_83) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_isr:PWMUDB:control_7\
        );
        Output = \PWM_isr:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_138, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_83) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_isr:PWMUDB:runmode_enable\ * \PWM_isr:PWMUDB:cmp1_eq\
            + \PWM_isr:PWMUDB:runmode_enable\ * \PWM_isr:PWMUDB:cmp1_less\
        );
        Output = Net_138 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_141, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_138
        );
        Output = Net_141 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_isr:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_83 ,
        cs_addr_2 => \PWM_isr:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_isr:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_isr:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_isr:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_isr:PWMUDB:tc_i\ ,
        chain_in => \PWM_isr:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_isr:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM_isr:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_83 ,
        control_7 => \PWM_isr:PWMUDB:control_7\ ,
        control_6 => \PWM_isr:PWMUDB:control_6\ ,
        control_5 => \PWM_isr:PWMUDB:control_5\ ,
        control_4 => \PWM_isr:PWMUDB:control_4\ ,
        control_3 => \PWM_isr:PWMUDB:control_3\ ,
        control_2 => \PWM_isr:PWMUDB:control_2\ ,
        control_1 => \PWM_isr:PWMUDB:control_1\ ,
        control_0 => \PWM_isr:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_adc
        PORT MAP (
            interrupt => Net_141 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_dac
        PORT MAP (
            interrupt => Net_138 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_16 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\DVDAC_source:DMA\
        PORT MAP (
            dmareq => \DVDAC_source:Net_12_local\ ,
            termin => zero ,
            termout => \DVDAC_source:Net_19\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Working_electrode(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Working_electrode(0)__PA ,
        analog_term => Net_178 ,
        pad => Working_electrode(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = PIN_CAP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PIN_CAP(0)__PA ,
        analog_term => Net_144 ,
        annotation => Net_148 ,
        pad => PIN_CAP(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Reference_electrode(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Reference_electrode(0)__PA ,
        analog_term => Net_143 ,
        pad => Reference_electrode(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Counter_electrode(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Counter_electrode(0)__PA ,
        analog_term => Net_8 ,
        pad => Counter_electrode(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_27 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_83 ,
            dclk_0 => Net_83_local ,
            dclk_glb_1 => \ADC_DelSig:Net_93\ ,
            dclk_1 => \ADC_DelSig:Net_93_local\ ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ ,
            dclk_glb_3 => \DVDAC_source:Net_12\ ,
            dclk_3 => \DVDAC_source:Net_12_local\ ,
            aclk_glb_0 => \ADC_DelSig:Net_488\ ,
            aclk_0 => \ADC_DelSig:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig:Net_488_adig_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig:DSM\
        PORT MAP (
            aclock => \ADC_DelSig:Net_488\ ,
            vplus => Net_12 ,
            vminus => Net_14 ,
            reset_dec => \ADC_DelSig:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig:Net_249\ ,
            ext_pin_2 => \ADC_DelSig:Net_257\ ,
            ext_vssa => \ADC_DelSig:Net_109\ ,
            qtz_ref => \ADC_DelSig:Net_34\ ,
            dec_clock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig:DEC\
        PORT MAP (
            aclock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig:mod_reset\ ,
            interrupt => Net_16 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,2): 
    sccell: Name =\TIA:SC\
        PORT MAP (
            vref => Net_14 ,
            vin => Net_178 ,
            modout => \TIA:Net_60\ ,
            vout => Net_12 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\VDAC8_TIA:viDAC8\
        PORT MAP (
            vout => Net_14 ,
            iout => \VDAC8_TIA:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\DVDAC_source:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => \DVDAC_source:Net_12_local\ ,
            vout => Net_144 ,
            iout => \DVDAC_source:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,1): 
    abufcell: Name =\Opamp_Aux:ABuf\
        PORT MAP (
            vplus => Net_144 ,
            vminus => Net_143 ,
            vout => Net_8 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+----------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |   Working_electrode(0) | Analog(Net_178)
-----+-----+-------+-----------+------------------+------------------------+----------------
   3 |   1 |     * |      NONE |      HI_Z_ANALOG |             PIN_CAP(0) | Analog(Net_144)
     |   4 |     * |      NONE |      HI_Z_ANALOG | Reference_electrode(0) | Analog(Net_143)
     |   6 |     * |      NONE |      HI_Z_ANALOG |   Counter_electrode(0) | Analog(Net_8)
-----+-----+-------+-----------+------------------+------------------------+----------------
  12 |   7 |     * |      NONE |         CMOS_OUT |                Tx_1(0) | In(Net_27)
--------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.038ms
Digital Placement phase: Elapsed time ==> 1s.385ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"D:\PSoC Creator\4.3\PSoC Creator\bin/sjrouter.exe" --xml-path "D:\PSoC Creator\4.3\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Electrochemical_dev_r.vh2" --pcf-path "Electrochemical_dev.pco" --des-name "Electrochemical_dev" --dsf-path "Electrochemical_dev.dsf" --sdc-path "Electrochemical_dev.sdc" --lib-path "Electrochemical_dev_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.447ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.404ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.096ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Electrochemical_dev_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.345ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.216ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.000ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.011ms
API generation phase: Elapsed time ==> 1s.687ms
Dependency generation phase: Elapsed time ==> 0s.026ms
Cleanup phase: Elapsed time ==> 0s.002ms
