###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov 15 14:44:24 2016
#  Command:           optDesign -postRoute -drv
###############################################################
Path 1: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin56_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [2]                                      (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.365
+ Time Given                   -3.927
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.812
- Arrival Time                  3.538
= Slack Time                   -5.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            0.720
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [2] ^ |         | 0.178 |       |   0.720 |   -4.629 | 
     | \tx_core/axi_master /U714                          | A ^ -> Y v           | INVX2   | 0.123 | 0.113 |   0.833 |   -4.516 | 
     | \tx_core/axi_master /U822                          | A v -> Y v           | XOR2X1  | 0.023 | 0.056 |   0.889 |   -4.461 | 
     | \tx_core/axi_master /U170                          | A v -> Y ^           | INVX1   | 0.478 | 0.010 |   0.898 |   -4.451 | 
     | \tx_core/axi_master /U171                          | A ^ -> Y v           | NOR2X1  | 0.127 | 0.147 |   1.046 |   -4.304 | 
     | \tx_core/axi_master /U238                          | A v -> Y v           | AND2X2  | 0.036 | 0.065 |   1.111 |   -4.238 | 
     | \tx_core/axi_master /U442                          | A v -> Y ^           | INVX1   | 0.478 | 0.012 |   1.123 |   -4.227 | 
     | \tx_core/axi_master /U443                          | A ^ -> Y v           | INVX1   | 0.101 | 0.139 |   1.262 |   -4.088 | 
     | \tx_core/axi_master /U196                          | A v -> Y ^           | NAND2X1 | 0.177 | 0.143 |   1.405 |   -3.944 | 
     | \tx_core/axi_master /U160                          | A ^ -> Y v           | INVX1   | 0.007 | 0.073 |   1.478 |   -3.871 | 
     | \tx_core/axi_master /U498                          | A v -> Y ^           | INVX1   | 0.478 | 0.003 |   1.481 |   -3.869 | 
     | \tx_core/axi_master /U237                          | B ^ -> Y v           | NOR2X1  | 0.292 | 0.139 |   1.620 |   -3.729 | 
     | \tx_core/axi_master /U725                          | A v -> Y ^           | NAND3X1 | 0.364 | 0.318 |   1.938 |   -3.411 | 
     | \tx_core/axi_master /U130                          | A ^ -> Y v           | AOI21X1 | 0.061 | 0.134 |   2.072 |   -3.277 | 
     | \tx_core/axi_master /U485                          | A v -> Y ^           | INVX1   | 0.045 | 0.058 |   2.130 |   -3.219 | 
     | \tx_core/axi_master /U222                          | A ^ -> Y v           | NOR2X1  | 0.292 | 0.030 |   2.160 |   -3.189 | 
     | \tx_core/axi_master /U195                          | A v -> Y ^           | NAND3X1 | 0.069 | 0.132 |   2.292 |   -3.057 | 
     | \tx_core/axi_master /U88                           | A ^ -> Y v           | INVX1   | 0.007 | 0.032 |   2.324 |   -3.025 | 
     | \tx_core/axi_master /U499                          | A v -> Y ^           | INVX1   | 0.097 | 0.077 |   2.401 |   -2.948 | 
     | \tx_core/tx_crc/crcpkt1 /U399                      | A ^ -> Y v           | INVX2   | 0.163 | 0.081 |   2.483 |   -2.867 | 
     | \tx_core/tx_crc/crcpkt1 /U447                      | C v -> Y ^           | NAND3X1 | 0.153 | 0.084 |   2.567 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433                      | A ^ -> Y ^           | BUFX2   | 0.041 | 0.056 |   2.623 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231                      | A ^ -> Y ^           | OR2X2   | 0.281 | 0.158 |   2.780 |   -2.569 | 
     | \tx_core/tx_crc/crcpkt1 /U448                      | A ^ -> Y v           | INVX2   | 0.180 | 0.170 |   2.951 |   -2.399 | 
     | \tx_core/tx_crc/crcpkt1 /U228                      | B v -> Y v           | AND2X2  | 0.188 | 0.109 |   3.059 |   -2.290 | 
     | \tx_core/tx_crc/crcpkt1 /U5062                     | B v -> Y ^           | NOR3X1  | 0.062 | 0.096 |   3.155 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804          | A ^ -> Y ^           | BUFX4   | 0.038 | 0.037 |   3.193 |   -2.157 | 
     | \tx_core/tx_crc/crcpkt1 /U60                       | B ^ -> Y ^           | AND2X1  | 0.184 | 0.141 |   3.334 |   -2.015 | 
     | \tx_core/tx_crc/crcpkt1 /U209                      | A ^ -> Y v           | INVX1   | 0.105 | 0.134 |   3.468 |   -1.882 | 
     | \tx_core/tx_crc/crcpkt1 /U457                      | B v -> Y v           | OR2X1   | 0.007 | 0.067 |   3.535 |   -1.815 | 
     | \tx_core/tx_crc/crcpkt1 /U458                      | A v -> Y ^           | INVX1   | 0.478 | 0.003 |   3.538 |   -1.812 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la | D ^                  | LATCH   | 0.478 | 0.000 |   3.538 |   -1.812 | 
     | tch                                                |                      |         |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    7.075 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    7.138 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    7.277 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    7.348 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y v   | INVX8 | 0.245 | 0.231 |   2.229 |    7.579 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/U1 | A v -> Y ^   | INVX8 | 0.140 | 0.135 |   2.365 |    7.714 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la | CLK ^        | LATCH | 0.140 | 0.000 |   2.365 |    7.715 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin64_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [2]                                      (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.249
+ Time Given                   -3.901
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.902
- Arrival Time                  3.356
= Slack Time                   -5.259
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            0.720
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [2] ^ |         | 0.178 |       |   0.720 |   -4.538 | 
     | \tx_core/axi_master /U714                          | A ^ -> Y v           | INVX2   | 0.123 | 0.113 |   0.833 |   -4.425 | 
     | \tx_core/axi_master /U822                          | A v -> Y v           | XOR2X1  | 0.023 | 0.056 |   0.889 |   -4.370 | 
     | \tx_core/axi_master /U170                          | A v -> Y ^           | INVX1   | 0.478 | 0.010 |   0.898 |   -4.360 | 
     | \tx_core/axi_master /U171                          | A ^ -> Y v           | NOR2X1  | 0.127 | 0.147 |   1.046 |   -4.213 | 
     | \tx_core/axi_master /U238                          | A v -> Y v           | AND2X2  | 0.036 | 0.065 |   1.111 |   -4.147 | 
     | \tx_core/axi_master /U442                          | A v -> Y ^           | INVX1   | 0.478 | 0.012 |   1.123 |   -4.136 | 
     | \tx_core/axi_master /U443                          | A ^ -> Y v           | INVX1   | 0.101 | 0.139 |   1.262 |   -3.997 | 
     | \tx_core/axi_master /U196                          | A v -> Y ^           | NAND2X1 | 0.177 | 0.143 |   1.405 |   -3.853 | 
     | \tx_core/axi_master /U160                          | A ^ -> Y v           | INVX1   | 0.007 | 0.073 |   1.478 |   -3.781 | 
     | \tx_core/axi_master /U498                          | A v -> Y ^           | INVX1   | 0.478 | 0.003 |   1.481 |   -3.778 | 
     | \tx_core/axi_master /U237                          | B ^ -> Y v           | NOR2X1  | 0.292 | 0.139 |   1.620 |   -3.638 | 
     | \tx_core/axi_master /U725                          | A v -> Y ^           | NAND3X1 | 0.364 | 0.318 |   1.938 |   -3.321 | 
     | \tx_core/axi_master /U130                          | A ^ -> Y v           | AOI21X1 | 0.061 | 0.134 |   2.072 |   -3.186 | 
     | \tx_core/axi_master /U485                          | A v -> Y ^           | INVX1   | 0.045 | 0.058 |   2.130 |   -3.128 | 
     | \tx_core/axi_master /U222                          | A ^ -> Y v           | NOR2X1  | 0.292 | 0.030 |   2.160 |   -3.098 | 
     | \tx_core/axi_master /U195                          | A v -> Y ^           | NAND3X1 | 0.069 | 0.132 |   2.292 |   -2.966 | 
     | \tx_core/axi_master /U88                           | A ^ -> Y v           | INVX1   | 0.007 | 0.032 |   2.324 |   -2.934 | 
     | \tx_core/axi_master /U499                          | A v -> Y ^           | INVX1   | 0.097 | 0.077 |   2.401 |   -2.857 | 
     | \tx_core/tx_crc/crcpkt1 /U399                      | A ^ -> Y v           | INVX2   | 0.163 | 0.081 |   2.483 |   -2.776 | 
     | \tx_core/tx_crc/crcpkt1 /U447                      | C v -> Y ^           | NAND3X1 | 0.153 | 0.084 |   2.567 |   -2.692 | 
     | \tx_core/tx_crc/crcpkt1 /U433                      | A ^ -> Y ^           | BUFX2   | 0.041 | 0.056 |   2.623 |   -2.636 | 
     | \tx_core/tx_crc/crcpkt1 /U231                      | A ^ -> Y ^           | OR2X2   | 0.281 | 0.158 |   2.780 |   -2.478 | 
     | \tx_core/tx_crc/crcpkt1 /U448                      | A ^ -> Y v           | INVX2   | 0.180 | 0.170 |   2.951 |   -2.308 | 
     | \tx_core/tx_crc/crcpkt1 /U228                      | B v -> Y v           | AND2X2  | 0.188 | 0.109 |   3.059 |   -2.199 | 
     | \tx_core/tx_crc/crcpkt1 /U5062                     | B v -> Y ^           | NOR3X1  | 0.062 | 0.096 |   3.155 |   -2.103 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804          | A ^ -> Y ^           | BUFX4   | 0.038 | 0.037 |   3.193 |   -2.066 | 
     | \tx_core/tx_crc/crcpkt1 /U59                       | A ^ -> Y ^           | AND2X1  | 0.037 | 0.037 |   3.230 |   -2.029 | 
     | \tx_core/tx_crc/crcpkt1 /U105                      | A ^ -> Y v           | INVX1   | 0.026 | 0.034 |   3.264 |   -1.994 | 
     | \tx_core/tx_crc/crcpkt1 /U459                      | B v -> Y v           | OR2X1   | 0.045 | 0.074 |   3.338 |   -1.920 | 
     | \tx_core/tx_crc/crcpkt1 /U460                      | A v -> Y ^           | INVX1   | 0.478 | 0.018 |   3.356 |   -1.902 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/la | D ^                  | LATCH   | 0.478 | 0.000 |   3.356 |   -1.902 | 
     | tch                                                |                      |         |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.984 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    7.047 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    7.187 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    7.257 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8 | 0.223 | 0.158 |   2.157 |    7.415 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/U1 | A v -> Y ^   | INVX8 | 0.117 | 0.092 |   2.248 |    7.507 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/la | CLK ^        | LATCH | 0.117 | 0.000 |   2.249 |    7.507 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin48_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [2]                                      (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.259
+ Time Given                   -3.909
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.900
- Arrival Time                  3.329
= Slack Time                   -5.229
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            0.720
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [2] ^ |         | 0.178 |       |   0.720 |   -4.509 | 
     | \tx_core/axi_master /U714                          | A ^ -> Y v           | INVX2   | 0.123 | 0.113 |   0.833 |   -4.396 | 
     | \tx_core/axi_master /U822                          | A v -> Y v           | XOR2X1  | 0.023 | 0.056 |   0.889 |   -4.340 | 
     | \tx_core/axi_master /U170                          | A v -> Y ^           | INVX1   | 0.478 | 0.010 |   0.898 |   -4.330 | 
     | \tx_core/axi_master /U171                          | A ^ -> Y v           | NOR2X1  | 0.127 | 0.147 |   1.046 |   -4.183 | 
     | \tx_core/axi_master /U238                          | A v -> Y v           | AND2X2  | 0.036 | 0.065 |   1.111 |   -4.118 | 
     | \tx_core/axi_master /U442                          | A v -> Y ^           | INVX1   | 0.478 | 0.012 |   1.123 |   -4.106 | 
     | \tx_core/axi_master /U443                          | A ^ -> Y v           | INVX1   | 0.101 | 0.139 |   1.262 |   -3.967 | 
     | \tx_core/axi_master /U196                          | A v -> Y ^           | NAND2X1 | 0.177 | 0.143 |   1.405 |   -3.823 | 
     | \tx_core/axi_master /U160                          | A ^ -> Y v           | INVX1   | 0.007 | 0.073 |   1.478 |   -3.751 | 
     | \tx_core/axi_master /U498                          | A v -> Y ^           | INVX1   | 0.478 | 0.003 |   1.481 |   -3.748 | 
     | \tx_core/axi_master /U237                          | B ^ -> Y v           | NOR2X1  | 0.292 | 0.139 |   1.620 |   -3.609 | 
     | \tx_core/axi_master /U725                          | A v -> Y ^           | NAND3X1 | 0.364 | 0.318 |   1.938 |   -3.291 | 
     | \tx_core/axi_master /U130                          | A ^ -> Y v           | AOI21X1 | 0.061 | 0.134 |   2.072 |   -3.157 | 
     | \tx_core/axi_master /U485                          | A v -> Y ^           | INVX1   | 0.045 | 0.058 |   2.130 |   -3.099 | 
     | \tx_core/axi_master /U222                          | A ^ -> Y v           | NOR2X1  | 0.292 | 0.030 |   2.160 |   -3.069 | 
     | \tx_core/axi_master /U195                          | A v -> Y ^           | NAND3X1 | 0.069 | 0.132 |   2.292 |   -2.936 | 
     | \tx_core/axi_master /U88                           | A ^ -> Y v           | INVX1   | 0.007 | 0.032 |   2.324 |   -2.905 | 
     | \tx_core/axi_master /U499                          | A v -> Y ^           | INVX1   | 0.097 | 0.077 |   2.401 |   -2.828 | 
     | \tx_core/tx_crc/crcpkt1 /U399                      | A ^ -> Y v           | INVX2   | 0.163 | 0.081 |   2.483 |   -2.746 | 
     | \tx_core/tx_crc/crcpkt1 /U447                      | C v -> Y ^           | NAND3X1 | 0.153 | 0.084 |   2.567 |   -2.662 | 
     | \tx_core/tx_crc/crcpkt1 /U433                      | A ^ -> Y ^           | BUFX2   | 0.041 | 0.056 |   2.623 |   -2.606 | 
     | \tx_core/tx_crc/crcpkt1 /U231                      | A ^ -> Y ^           | OR2X2   | 0.281 | 0.158 |   2.780 |   -2.448 | 
     | \tx_core/tx_crc/crcpkt1 /U448                      | A ^ -> Y v           | INVX2   | 0.180 | 0.170 |   2.951 |   -2.278 | 
     | \tx_core/tx_crc/crcpkt1 /U228                      | B v -> Y v           | AND2X2  | 0.188 | 0.109 |   3.059 |   -2.169 | 
     | \tx_core/tx_crc/crcpkt1 /U5062                     | B v -> Y ^           | NOR3X1  | 0.062 | 0.096 |   3.155 |   -2.073 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804          | A ^ -> Y ^           | BUFX4   | 0.038 | 0.037 |   3.193 |   -2.036 | 
     | \tx_core/tx_crc/crcpkt1 /U59                       | A ^ -> Y ^           | AND2X1  | 0.037 | 0.037 |   3.230 |   -1.999 | 
     | \tx_core/tx_crc/crcpkt1 /U105                      | A ^ -> Y v           | INVX1   | 0.026 | 0.034 |   3.264 |   -1.965 | 
     | \tx_core/tx_crc/crcpkt1 /U455                      | A v -> Y v           | OR2X1   | 0.030 | 0.057 |   3.321 |   -1.908 | 
     | \tx_core/tx_crc/crcpkt1 /U456                      | A v -> Y ^           | INVX1   | 0.478 | 0.008 |   3.329 |   -1.900 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/la | D ^                  | LATCH   | 0.478 | 0.000 |   3.329 |   -1.900 | 
     | tch                                                |                      |         |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.954 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    7.018 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    7.157 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    7.227 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8 | 0.223 | 0.158 |   2.157 |    7.386 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/U1 | A v -> Y ^   | INVX8 | 0.124 | 0.102 |   2.259 |    7.488 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/la | CLK ^        | LATCH | 0.124 | 0.000 |   2.259 |    7.488 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin64_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [8]                                      (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.463
+ Time Given                   -3.942
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.729
- Arrival Time                  3.308
= Slack Time                   -5.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.089
     = Beginpoint Arrival Time            0.689
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [8] ^ |         | 0.120 |       |   0.689 |   -4.348 | 
     | \tx_core/axi_master /U686                          | A ^ -> Y v           | INVX1   | 0.101 | 0.115 |   0.804 |   -4.234 | 
     | \tx_core/axi_master /U293                          | B v -> Y v           | OR2X2   | 0.020 | 0.070 |   0.874 |   -4.164 | 
     | \tx_core/axi_master /U294                          | A v -> Y ^           | INVX1   | 0.478 | 0.003 |   0.877 |   -4.160 | 
     | \tx_core/axi_master /U454                          | A ^ -> Y v           | INVX1   | 0.098 | 0.137 |   1.014 |   -4.023 | 
     | \tx_core/axi_master /U455                          | A v -> Y ^           | INVX1   | 0.016 | 0.034 |   1.048 |   -3.989 | 
     | \tx_core/axi_master /U106                          | A ^ -> Y v           | NOR2X1  | 0.292 | 0.016 |   1.065 |   -3.973 | 
     | \tx_core/axi_master /U474                          | B v -> Y v           | AND2X2  | 0.059 | 0.106 |   1.171 |   -3.867 | 
     | \tx_core/axi_master /U475                          | A v -> Y ^           | INVX1   | 0.478 | 0.024 |   1.195 |   -3.843 | 
     | \tx_core/axi_master /U855                          | C ^ -> Y v           | NOR3X1  | 0.153 | 0.164 |   1.359 |   -3.679 | 
     | \tx_core/axi_master /U227                          | A v -> Y ^           | NAND2X1 | 0.041 | 0.076 |   1.435 |   -3.602 | 
     | \tx_core/axi_master /U185                          | B ^ -> Y v           | NOR2X1  | 0.292 | 0.029 |   1.465 |   -3.573 | 
     | \tx_core/axi_master /U135                          | C v -> Y ^           | NAND3X1 | 0.267 | 0.240 |   1.705 |   -3.333 | 
     | \tx_core/axi_master /U64                           | A ^ -> Y v           | INVX1   | 0.007 | 0.095 |   1.800 |   -3.238 | 
     | \tx_core/axi_master /U59                           | A v -> Y ^           | INVX1   | 0.377 | 0.245 |   2.045 |   -2.993 | 
     | \tx_core/axi_master /U870                          | B ^ -> Y v           | AOI21X1 | 0.161 | 0.169 |   2.214 |   -2.824 | 
     | \tx_core/axi_master /U477                          | A v -> Y ^           | INVX1   | 0.026 | 0.078 |   2.292 |   -2.746 | 
     | \tx_core/axi_master /U501                          | B ^ -> Y v           | NOR3X1  | 0.067 | 0.059 |   2.351 |   -2.687 | 
     | \tx_core/axi_master /U94                           | B v -> Y ^           | NAND2X1 | 0.113 | 0.087 |   2.438 |   -2.600 | 
     | \tx_core/tx_crc/crcpkt0 /U416                      | A ^ -> Y v           | INVX1   | 0.009 | 0.049 |   2.487 |   -2.551 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B v -> Y ^           | NAND3X1 | 0.116 | 0.082 |   2.569 |   -2.469 | 
     | \tx_core/tx_crc/crcpkt0 /U461                      | A ^ -> Y v           | INVX1   | 0.017 | 0.055 |   2.624 |   -2.414 | 
     | \tx_core/tx_crc/crcpkt0 /U67                       | A v -> Y ^           | INVX1   | 0.478 | 0.003 |   2.626 |   -2.411 | 
     | \tx_core/tx_crc/crcpkt0 /U422                      | A ^ -> Y ^           | BUFX2   | 0.208 | 0.069 |   2.696 |   -2.342 | 
     | \tx_core/tx_crc/crcpkt0 /U243                      | A ^ -> Y ^           | OR2X2   | 0.101 | 0.099 |   2.795 |   -2.242 | 
     | \tx_core/tx_crc/crcpkt0 /U2029                     | A ^ -> Y v           | INVX1   | 0.165 | 0.147 |   2.942 |   -2.096 | 
     | \tx_core/tx_crc/crcpkt0 /U239                      | B v -> Y v           | AND2X1  | 0.157 | 0.123 |   3.065 |   -1.973 | 
     | \tx_core/tx_crc/crcpkt0 /U5079                     | C v -> Y ^           | NOR3X1  | 0.119 | 0.107 |   3.172 |   -1.866 | 
     | \tx_core/tx_crc/crcpkt0 /U149                      | A ^ -> Y ^           | AND2X1  | 0.037 | 0.033 |   3.205 |   -1.833 | 
     | \tx_core/tx_crc/crcpkt0 /U236                      | A ^ -> Y v           | INVX1   | 0.022 | 0.032 |   3.237 |   -1.801 | 
     | \tx_core/tx_crc/crcpkt0 /U471                      | B v -> Y v           | OR2X1   | 0.029 | 0.062 |   3.299 |   -1.738 | 
     | \tx_core/tx_crc/crcpkt0 /U472                      | A v -> Y ^           | INVX1   | 0.478 | 0.009 |   3.308 |   -1.730 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/la | D ^                  | LATCH   | 0.478 | 0.000 |   3.308 |   -1.729 | 
     | tch                                                |                      |         |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.763 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.826 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.966 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.280 | 0.094 |   2.022 |    7.060 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8 | 0.269 | 0.305 |   2.327 |    7.365 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/U1 | A v -> Y ^   | INVX8 | 0.151 | 0.134 |   2.462 |    7.500 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/la | CLK ^        | LATCH | 0.151 | 0.001 |   2.463 |    7.500 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin24_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [8]                                      (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.491
+ Time Given                   -3.945
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.704
- Arrival Time                  3.334
= Slack Time                   -5.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.089
     = Beginpoint Arrival Time            0.689
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [8] ^ |         | 0.120 |       |   0.689 |   -4.348 | 
     | \tx_core/axi_master /U686                          | A ^ -> Y v           | INVX1   | 0.101 | 0.115 |   0.804 |   -4.234 | 
     | \tx_core/axi_master /U293                          | B v -> Y v           | OR2X2   | 0.020 | 0.070 |   0.874 |   -4.164 | 
     | \tx_core/axi_master /U294                          | A v -> Y ^           | INVX1   | 0.478 | 0.003 |   0.877 |   -4.160 | 
     | \tx_core/axi_master /U454                          | A ^ -> Y v           | INVX1   | 0.098 | 0.137 |   1.014 |   -4.023 | 
     | \tx_core/axi_master /U455                          | A v -> Y ^           | INVX1   | 0.016 | 0.034 |   1.048 |   -3.989 | 
     | \tx_core/axi_master /U106                          | A ^ -> Y v           | NOR2X1  | 0.292 | 0.016 |   1.065 |   -3.973 | 
     | \tx_core/axi_master /U474                          | B v -> Y v           | AND2X2  | 0.059 | 0.106 |   1.171 |   -3.867 | 
     | \tx_core/axi_master /U475                          | A v -> Y ^           | INVX1   | 0.478 | 0.024 |   1.195 |   -3.843 | 
     | \tx_core/axi_master /U855                          | C ^ -> Y v           | NOR3X1  | 0.153 | 0.164 |   1.359 |   -3.679 | 
     | \tx_core/axi_master /U227                          | A v -> Y ^           | NAND2X1 | 0.041 | 0.076 |   1.435 |   -3.602 | 
     | \tx_core/axi_master /U185                          | B ^ -> Y v           | NOR2X1  | 0.292 | 0.029 |   1.465 |   -3.573 | 
     | \tx_core/axi_master /U135                          | C v -> Y ^           | NAND3X1 | 0.267 | 0.240 |   1.705 |   -3.333 | 
     | \tx_core/axi_master /U64                           | A ^ -> Y v           | INVX1   | 0.007 | 0.095 |   1.800 |   -3.238 | 
     | \tx_core/axi_master /U59                           | A v -> Y ^           | INVX1   | 0.377 | 0.245 |   2.045 |   -2.993 | 
     | \tx_core/axi_master /U870                          | B ^ -> Y v           | AOI21X1 | 0.161 | 0.169 |   2.214 |   -2.824 | 
     | \tx_core/axi_master /U477                          | A v -> Y ^           | INVX1   | 0.026 | 0.078 |   2.292 |   -2.746 | 
     | \tx_core/axi_master /U501                          | B ^ -> Y v           | NOR3X1  | 0.067 | 0.059 |   2.351 |   -2.687 | 
     | \tx_core/axi_master /U94                           | B v -> Y ^           | NAND2X1 | 0.113 | 0.087 |   2.438 |   -2.600 | 
     | \tx_core/tx_crc/crcpkt0 /U416                      | A ^ -> Y v           | INVX1   | 0.009 | 0.049 |   2.487 |   -2.551 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B v -> Y ^           | NAND3X1 | 0.116 | 0.082 |   2.569 |   -2.469 | 
     | \tx_core/tx_crc/crcpkt0 /U461                      | A ^ -> Y v           | INVX1   | 0.017 | 0.055 |   2.624 |   -2.414 | 
     | \tx_core/tx_crc/crcpkt0 /U67                       | A v -> Y ^           | INVX1   | 0.478 | 0.003 |   2.626 |   -2.411 | 
     | \tx_core/tx_crc/crcpkt0 /U422                      | A ^ -> Y ^           | BUFX2   | 0.208 | 0.069 |   2.696 |   -2.342 | 
     | \tx_core/tx_crc/crcpkt0 /U243                      | A ^ -> Y ^           | OR2X2   | 0.101 | 0.099 |   2.795 |   -2.242 | 
     | \tx_core/tx_crc/crcpkt0 /U2029                     | A ^ -> Y v           | INVX1   | 0.165 | 0.147 |   2.942 |   -2.096 | 
     | \tx_core/tx_crc/crcpkt0 /U239                      | B v -> Y v           | AND2X1  | 0.157 | 0.123 |   3.065 |   -1.973 | 
     | \tx_core/tx_crc/crcpkt0 /U5079                     | C v -> Y ^           | NOR3X1  | 0.119 | 0.107 |   3.172 |   -1.866 | 
     | \tx_core/tx_crc/crcpkt0 /U152                      | B ^ -> Y ^           | AND2X1  | 0.037 | 0.046 |   3.218 |   -1.820 | 
     | \tx_core/tx_crc/crcpkt0 /U238                      | A ^ -> Y v           | INVX1   | 0.021 | 0.031 |   3.249 |   -1.789 | 
     | \tx_core/tx_crc/crcpkt0 /U465                      | B v -> Y v           | OR2X1   | 0.054 | 0.068 |   3.316 |   -1.721 | 
     | \tx_core/tx_crc/crcpkt0 /U466                      | A v -> Y ^           | INVX1   | 0.478 | 0.018 |   3.334 |   -1.704 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/la | D ^                  | LATCH   | 0.478 | 0.000 |   3.334 |   -1.704 | 
     | tch                                                |                      |         |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.763 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.826 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.966 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.280 | 0.094 |   2.023 |    7.060 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8 | 0.281 | 0.330 |   2.352 |    7.390 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/U1 | A v -> Y ^   | INVX8 | 0.161 | 0.139 |   2.491 |    7.528 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/la | CLK ^        | LATCH | 0.161 | 0.000 |   2.491 |    7.529 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin48_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [8]                                      (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.462
+ Time Given                   -3.942
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.731
- Arrival Time                  3.299
= Slack Time                   -5.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.089
     = Beginpoint Arrival Time            0.689
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [8] ^ |         | 0.120 |       |   0.689 |   -4.340 | 
     | \tx_core/axi_master /U686                          | A ^ -> Y v           | INVX1   | 0.101 | 0.115 |   0.804 |   -4.225 | 
     | \tx_core/axi_master /U293                          | B v -> Y v           | OR2X2   | 0.020 | 0.070 |   0.874 |   -4.156 | 
     | \tx_core/axi_master /U294                          | A v -> Y ^           | INVX1   | 0.478 | 0.003 |   0.877 |   -4.152 | 
     | \tx_core/axi_master /U454                          | A ^ -> Y v           | INVX1   | 0.098 | 0.137 |   1.014 |   -4.015 | 
     | \tx_core/axi_master /U455                          | A v -> Y ^           | INVX1   | 0.016 | 0.034 |   1.048 |   -3.981 | 
     | \tx_core/axi_master /U106                          | A ^ -> Y v           | NOR2X1  | 0.292 | 0.016 |   1.065 |   -3.965 | 
     | \tx_core/axi_master /U474                          | B v -> Y v           | AND2X2  | 0.059 | 0.106 |   1.171 |   -3.859 | 
     | \tx_core/axi_master /U475                          | A v -> Y ^           | INVX1   | 0.478 | 0.024 |   1.195 |   -3.834 | 
     | \tx_core/axi_master /U855                          | C ^ -> Y v           | NOR3X1  | 0.153 | 0.164 |   1.359 |   -3.671 | 
     | \tx_core/axi_master /U227                          | A v -> Y ^           | NAND2X1 | 0.041 | 0.076 |   1.435 |   -3.594 | 
     | \tx_core/axi_master /U185                          | B ^ -> Y v           | NOR2X1  | 0.292 | 0.029 |   1.465 |   -3.565 | 
     | \tx_core/axi_master /U135                          | C v -> Y ^           | NAND3X1 | 0.267 | 0.240 |   1.705 |   -3.325 | 
     | \tx_core/axi_master /U64                           | A ^ -> Y v           | INVX1   | 0.007 | 0.095 |   1.800 |   -3.230 | 
     | \tx_core/axi_master /U59                           | A v -> Y ^           | INVX1   | 0.377 | 0.245 |   2.045 |   -2.984 | 
     | \tx_core/axi_master /U870                          | B ^ -> Y v           | AOI21X1 | 0.161 | 0.169 |   2.214 |   -2.816 | 
     | \tx_core/axi_master /U477                          | A v -> Y ^           | INVX1   | 0.026 | 0.078 |   2.292 |   -2.738 | 
     | \tx_core/axi_master /U501                          | B ^ -> Y v           | NOR3X1  | 0.067 | 0.059 |   2.351 |   -2.679 | 
     | \tx_core/axi_master /U94                           | B v -> Y ^           | NAND2X1 | 0.113 | 0.087 |   2.438 |   -2.592 | 
     | \tx_core/tx_crc/crcpkt0 /U416                      | A ^ -> Y v           | INVX1   | 0.009 | 0.049 |   2.487 |   -2.543 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B v -> Y ^           | NAND3X1 | 0.116 | 0.082 |   2.569 |   -2.461 | 
     | \tx_core/tx_crc/crcpkt0 /U461                      | A ^ -> Y v           | INVX1   | 0.017 | 0.055 |   2.624 |   -2.406 | 
     | \tx_core/tx_crc/crcpkt0 /U67                       | A v -> Y ^           | INVX1   | 0.478 | 0.003 |   2.626 |   -2.403 | 
     | \tx_core/tx_crc/crcpkt0 /U422                      | A ^ -> Y ^           | BUFX2   | 0.208 | 0.069 |   2.696 |   -2.334 | 
     | \tx_core/tx_crc/crcpkt0 /U243                      | A ^ -> Y ^           | OR2X2   | 0.101 | 0.099 |   2.795 |   -2.234 | 
     | \tx_core/tx_crc/crcpkt0 /U2029                     | A ^ -> Y v           | INVX1   | 0.165 | 0.147 |   2.942 |   -2.088 | 
     | \tx_core/tx_crc/crcpkt0 /U239                      | B v -> Y v           | AND2X1  | 0.157 | 0.123 |   3.065 |   -1.965 | 
     | \tx_core/tx_crc/crcpkt0 /U5079                     | C v -> Y ^           | NOR3X1  | 0.119 | 0.107 |   3.172 |   -1.858 | 
     | \tx_core/tx_crc/crcpkt0 /U149                      | A ^ -> Y ^           | AND2X1  | 0.037 | 0.033 |   3.205 |   -1.824 | 
     | \tx_core/tx_crc/crcpkt0 /U236                      | A ^ -> Y v           | INVX1   | 0.022 | 0.032 |   3.237 |   -1.793 | 
     | \tx_core/tx_crc/crcpkt0 /U1737                     | B v -> Y v           | OR2X1   | 0.029 | 0.049 |   3.286 |   -1.743 | 
     | \tx_core/tx_crc/crcpkt0 /U1738                     | A v -> Y ^           | INVX1   | 0.478 | 0.013 |   3.299 |   -1.731 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/la | D ^                  | LATCH   | 0.478 | 0.000 |   3.299 |   -1.731 | 
     | tch                                                |                      |         |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.755 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.818 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.958 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.280 | 0.094 |   2.022 |    7.052 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8 | 0.269 | 0.305 |   2.327 |    7.357 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/U1 | A v -> Y ^   | INVX8 | 0.151 | 0.133 |   2.461 |    7.490 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/la | CLK ^        | LATCH | 0.151 | 0.001 |   2.462 |    7.491 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin56_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [8]                                      (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.484
+ Time Given                   -3.944
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.710
- Arrival Time                  3.306
= Slack Time                   -5.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.089
     = Beginpoint Arrival Time            0.689
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [8] ^ |         | 0.120 |       |   0.689 |   -4.327 | 
     | \tx_core/axi_master /U686                          | A ^ -> Y v           | INVX1   | 0.101 | 0.115 |   0.804 |   -4.212 | 
     | \tx_core/axi_master /U293                          | B v -> Y v           | OR2X2   | 0.020 | 0.070 |   0.874 |   -4.142 | 
     | \tx_core/axi_master /U294                          | A v -> Y ^           | INVX1   | 0.478 | 0.003 |   0.877 |   -4.138 | 
     | \tx_core/axi_master /U454                          | A ^ -> Y v           | INVX1   | 0.098 | 0.137 |   1.014 |   -4.002 | 
     | \tx_core/axi_master /U455                          | A v -> Y ^           | INVX1   | 0.016 | 0.034 |   1.048 |   -3.967 | 
     | \tx_core/axi_master /U106                          | A ^ -> Y v           | NOR2X1  | 0.292 | 0.016 |   1.065 |   -3.951 | 
     | \tx_core/axi_master /U474                          | B v -> Y v           | AND2X2  | 0.059 | 0.106 |   1.171 |   -3.845 | 
     | \tx_core/axi_master /U475                          | A v -> Y ^           | INVX1   | 0.478 | 0.024 |   1.195 |   -3.821 | 
     | \tx_core/axi_master /U855                          | C ^ -> Y v           | NOR3X1  | 0.153 | 0.164 |   1.359 |   -3.657 | 
     | \tx_core/axi_master /U227                          | A v -> Y ^           | NAND2X1 | 0.041 | 0.076 |   1.435 |   -3.581 | 
     | \tx_core/axi_master /U185                          | B ^ -> Y v           | NOR2X1  | 0.292 | 0.029 |   1.465 |   -3.551 | 
     | \tx_core/axi_master /U135                          | C v -> Y ^           | NAND3X1 | 0.267 | 0.240 |   1.705 |   -3.311 | 
     | \tx_core/axi_master /U64                           | A ^ -> Y v           | INVX1   | 0.007 | 0.095 |   1.800 |   -3.216 | 
     | \tx_core/axi_master /U59                           | A v -> Y ^           | INVX1   | 0.377 | 0.245 |   2.045 |   -2.971 | 
     | \tx_core/axi_master /U870                          | B ^ -> Y v           | AOI21X1 | 0.161 | 0.169 |   2.214 |   -2.802 | 
     | \tx_core/axi_master /U477                          | A v -> Y ^           | INVX1   | 0.026 | 0.078 |   2.292 |   -2.724 | 
     | \tx_core/axi_master /U501                          | B ^ -> Y v           | NOR3X1  | 0.067 | 0.059 |   2.351 |   -2.665 | 
     | \tx_core/axi_master /U94                           | B v -> Y ^           | NAND2X1 | 0.113 | 0.087 |   2.438 |   -2.578 | 
     | \tx_core/tx_crc/crcpkt0 /U416                      | A ^ -> Y v           | INVX1   | 0.009 | 0.049 |   2.487 |   -2.529 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B v -> Y ^           | NAND3X1 | 0.116 | 0.082 |   2.569 |   -2.447 | 
     | \tx_core/tx_crc/crcpkt0 /U461                      | A ^ -> Y v           | INVX1   | 0.017 | 0.055 |   2.624 |   -2.392 | 
     | \tx_core/tx_crc/crcpkt0 /U67                       | A v -> Y ^           | INVX1   | 0.478 | 0.003 |   2.626 |   -2.389 | 
     | \tx_core/tx_crc/crcpkt0 /U422                      | A ^ -> Y ^           | BUFX2   | 0.208 | 0.069 |   2.696 |   -2.320 | 
     | \tx_core/tx_crc/crcpkt0 /U243                      | A ^ -> Y ^           | OR2X2   | 0.101 | 0.099 |   2.795 |   -2.221 | 
     | \tx_core/tx_crc/crcpkt0 /U2029                     | A ^ -> Y v           | INVX1   | 0.165 | 0.147 |   2.942 |   -2.074 | 
     | \tx_core/tx_crc/crcpkt0 /U239                      | B v -> Y v           | AND2X1  | 0.157 | 0.123 |   3.065 |   -1.951 | 
     | \tx_core/tx_crc/crcpkt0 /U5079                     | C v -> Y ^           | NOR3X1  | 0.119 | 0.107 |   3.172 |   -1.844 | 
     | \tx_core/tx_crc/crcpkt0 /U152                      | B ^ -> Y ^           | AND2X1  | 0.037 | 0.046 |   3.218 |   -1.798 | 
     | \tx_core/tx_crc/crcpkt0 /U238                      | A ^ -> Y v           | INVX1   | 0.021 | 0.031 |   3.249 |   -1.767 | 
     | \tx_core/tx_crc/crcpkt0 /U469                      | B v -> Y v           | OR2X1   | 0.028 | 0.050 |   3.298 |   -1.717 | 
     | \tx_core/tx_crc/crcpkt0 /U470                      | A v -> Y ^           | INVX1   | 0.478 | 0.007 |   3.306 |   -1.710 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/la | D ^                  | LATCH   | 0.478 | 0.000 |   3.306 |   -1.710 | 
     | tch                                                |                      |         |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.741 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.805 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.944 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.280 | 0.094 |   2.023 |    7.038 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8 | 0.281 | 0.330 |   2.352 |    7.368 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/U1 | A v -> Y ^   | INVX8 | 0.161 | 0.131 |   2.483 |    7.499 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/la | CLK ^        | LATCH | 0.161 | 0.000 |   2.484 |    7.499 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin40_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [2]                                      (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.393
+ Time Given                   -3.962
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.819
- Arrival Time                  3.142
= Slack Time                   -4.961
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            0.720
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [2] ^ |         | 0.178 |       |   0.720 |   -4.240 | 
     | \tx_core/axi_master /U714                          | A ^ -> Y v           | INVX2   | 0.123 | 0.113 |   0.833 |   -4.127 | 
     | \tx_core/axi_master /U822                          | A v -> Y v           | XOR2X1  | 0.023 | 0.056 |   0.889 |   -4.072 | 
     | \tx_core/axi_master /U170                          | A v -> Y ^           | INVX1   | 0.478 | 0.010 |   0.899 |   -4.062 | 
     | \tx_core/axi_master /U171                          | A ^ -> Y v           | NOR2X1  | 0.127 | 0.147 |   1.046 |   -3.915 | 
     | \tx_core/axi_master /U238                          | A v -> Y v           | AND2X2  | 0.036 | 0.065 |   1.111 |   -3.850 | 
     | \tx_core/axi_master /U442                          | A v -> Y ^           | INVX1   | 0.478 | 0.012 |   1.123 |   -3.838 | 
     | \tx_core/axi_master /U443                          | A ^ -> Y v           | INVX1   | 0.101 | 0.139 |   1.262 |   -3.699 | 
     | \tx_core/axi_master /U196                          | A v -> Y ^           | NAND2X1 | 0.177 | 0.143 |   1.405 |   -3.555 | 
     | \tx_core/axi_master /U160                          | A ^ -> Y v           | INVX1   | 0.007 | 0.073 |   1.478 |   -3.483 | 
     | \tx_core/axi_master /U498                          | A v -> Y ^           | INVX1   | 0.478 | 0.003 |   1.481 |   -3.480 | 
     | \tx_core/axi_master /U237                          | B ^ -> Y v           | NOR2X1  | 0.292 | 0.139 |   1.620 |   -3.340 | 
     | \tx_core/axi_master /U725                          | A v -> Y ^           | NAND3X1 | 0.364 | 0.318 |   1.938 |   -3.023 | 
     | \tx_core/axi_master /U130                          | A ^ -> Y v           | AOI21X1 | 0.061 | 0.134 |   2.072 |   -2.888 | 
     | \tx_core/axi_master /U485                          | A v -> Y ^           | INVX1   | 0.045 | 0.058 |   2.130 |   -2.830 | 
     | \tx_core/axi_master /U222                          | A ^ -> Y v           | NOR2X1  | 0.292 | 0.030 |   2.160 |   -2.801 | 
     | \tx_core/axi_master /U195                          | A v -> Y ^           | NAND3X1 | 0.069 | 0.132 |   2.292 |   -2.668 | 
     | \tx_core/axi_master /U88                           | A ^ -> Y v           | INVX1   | 0.007 | 0.032 |   2.324 |   -2.637 | 
     | \tx_core/axi_master /U499                          | A v -> Y ^           | INVX1   | 0.097 | 0.077 |   2.401 |   -2.559 | 
     | \tx_core/tx_crc/crcpkt1 /U399                      | A ^ -> Y v           | INVX2   | 0.163 | 0.081 |   2.483 |   -2.478 | 
     | \tx_core/tx_crc/crcpkt1 /U447                      | C v -> Y ^           | NAND3X1 | 0.153 | 0.084 |   2.567 |   -2.394 | 
     | \tx_core/tx_crc/crcpkt1 /U433                      | A ^ -> Y ^           | BUFX2   | 0.041 | 0.056 |   2.623 |   -2.338 | 
     | \tx_core/tx_crc/crcpkt1 /U231                      | A ^ -> Y ^           | OR2X2   | 0.281 | 0.158 |   2.780 |   -2.180 | 
     | \tx_core/tx_crc/crcpkt1 /U448                      | A ^ -> Y v           | INVX2   | 0.180 | 0.170 |   2.951 |   -2.010 | 
     | \tx_core/tx_crc/crcpkt1 /U227                      | B v -> Y v           | AND2X1  | 0.076 | 0.127 |   3.078 |   -1.883 | 
     | \tx_core/tx_crc/crcpkt1 /U453                      | A v -> Y v           | OR2X1   | 0.021 | 0.055 |   3.133 |   -1.827 | 
     | \tx_core/tx_crc/crcpkt1 /U454                      | A v -> Y ^           | INVX1   | 0.478 | 0.009 |   3.142 |   -1.819 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/la | D ^                  | LATCH   | 0.478 | 0.000 |   3.142 |   -1.819 | 
     | tch                                                |                      |         |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.686 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.750 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.889 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    6.959 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8 | 0.223 | 0.158 |   2.157 |    7.118 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8 | 0.177 | 0.236 |   2.392 |    7.353 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/la | CLK ^        | LATCH | 0.177 | 0.000 |   2.393 |    7.354 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin16_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [1]                                      (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.382
+ Time Given                   -3.926
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.793
- Arrival Time                  3.140
= Slack Time                   -4.933
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.143
     = Beginpoint Arrival Time            0.743
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [1] ^ |         | 0.219 |       |   0.743 |   -4.191 | 
     | \tx_core/axi_master /U1034                         | A ^ -> Y v           | INVX1   | 0.153 | 0.180 |   0.923 |   -4.010 | 
     | \tx_core/axi_master /U376                          | A v -> Y v           | AND2X2  | 0.049 | 0.084 |   1.008 |   -3.926 | 
     | \tx_core/axi_master /U610                          | A v -> Y ^           | INVX1   | 0.478 | 0.022 |   1.030 |   -3.904 | 
     | \tx_core/axi_master /U173                          | A ^ -> Y v           | NAND2X1 | 0.085 | 0.122 |   1.151 |   -3.782 | 
     | \tx_core/axi_master /U504                          | A v -> Y ^           | INVX1   | 0.015 | 0.029 |   1.180 |   -3.753 | 
     | \tx_core/axi_master /U169                          | B ^ -> Y v           | NAND2X1 | 0.250 | 0.017 |   1.197 |   -3.736 | 
     | \tx_core/axi_master /U151                          | A v -> Y ^           | INVX1   | 0.140 | 0.168 |   1.365 |   -3.568 | 
     | \tx_core/axi_master /U152                          | B ^ -> Y v           | NAND3X1 | 0.120 | 0.118 |   1.483 |   -3.451 | 
     | \tx_core/axi_master /U365                          | B v -> Y v           | OR2X2   | 0.024 | 0.081 |   1.564 |   -3.369 | 
     | \tx_core/axi_master /U366                          | A v -> Y ^           | INVX1   | 0.478 | 0.010 |   1.574 |   -3.359 | 
     | \tx_core/axi_master /U725                          | C ^ -> Y v           | NAND3X1 | 0.258 | 0.213 |   1.787 |   -3.146 | 
     | \tx_core/axi_master /U130                          | A v -> Y ^           | AOI21X1 | 0.049 | 0.137 |   1.924 |   -3.009 | 
     | \tx_core/axi_master /U485                          | A ^ -> Y v           | INVX1   | 0.045 | 0.051 |   1.976 |   -2.958 | 
     | \tx_core/axi_master /U222                          | A v -> Y ^           | NOR2X1  | 0.041 | 0.047 |   2.022 |   -2.911 | 
     | \tx_core/axi_master /U195                          | A ^ -> Y v           | NAND3X1 | 0.024 | 0.028 |   2.050 |   -2.883 | 
     | \tx_core/axi_master /U88                           | A v -> Y ^           | INVX1   | 0.478 | 0.006 |   2.056 |   -2.877 | 
     | \tx_core/axi_master /U499                          | A ^ -> Y v           | INVX1   | 0.165 | 0.185 |   2.241 |   -2.692 | 
     | \tx_core/tx_crc/crcpkt1 /U399                      | A v -> Y ^           | INVX2   | 0.212 | 0.150 |   2.391 |   -2.543 | 
     | \tx_core/tx_crc/crcpkt1 /U447                      | C ^ -> Y v           | NAND3X1 | 0.097 | 0.071 |   2.462 |   -2.472 | 
     | \tx_core/tx_crc/crcpkt1 /U433                      | A v -> Y v           | BUFX2   | 0.028 | 0.059 |   2.521 |   -2.413 | 
     | \tx_core/tx_crc/crcpkt1 /U231                      | A v -> Y v           | OR2X2   | 0.165 | 0.106 |   2.627 |   -2.306 | 
     | \tx_core/tx_crc/crcpkt1 /U448                      | A v -> Y ^           | INVX2   | 0.188 | 0.209 |   2.836 |   -2.097 | 
     | \tx_core/tx_crc/crcpkt1 /U230                      | A ^ -> Y ^           | AND2X1  | 0.009 | 0.032 |   2.868 |   -2.065 | 
     | \tx_core/tx_crc/crcpkt1 /U1882                     | A ^ -> Y v           | INVX1   | 0.039 | 0.034 |   2.902 |   -2.032 | 
     | \tx_core/tx_crc/crcpkt1 /U5060                     | C v -> Y ^           | NOR3X1  | 0.072 | 0.045 |   2.947 |   -1.986 | 
     | \tx_core/tx_crc/crcpkt1 /U218                      | A ^ -> Y ^           | AND2X1  | 0.029 | 0.033 |   2.980 |   -1.954 | 
     | \tx_core/tx_crc/crcpkt1 /U737                      | A ^ -> Y v           | INVX1   | 0.081 | 0.065 |   3.044 |   -1.889 | 
     | \tx_core/tx_crc/crcpkt1 /U449                      | B v -> Y v           | OR2X1   | 0.034 | 0.080 |   3.124 |   -1.809 | 
     | \tx_core/tx_crc/crcpkt1 /U450                      | A v -> Y ^           | INVX1   | 0.478 | 0.016 |   3.140 |   -1.793 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/la | D ^                  | LATCH   | 0.478 | 0.000 |   3.140 |   -1.793 | 
     | tch                                                |                      |         |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.658 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.722 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.861 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    6.932 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y v   | INVX8 | 0.245 | 0.231 |   2.229 |    7.163 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/U1 | A v -> Y ^   | INVX8 | 0.139 | 0.153 |   2.382 |    7.315 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/la | CLK ^        | LATCH | 0.139 | 0.000 |   2.382 |    7.316 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin40_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [8]                                      (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.483
+ Time Given                   -3.944
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.710
- Arrival Time                  3.132
= Slack Time                   -4.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.089
     = Beginpoint Arrival Time            0.689
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [8] ^ |         | 0.120 |       |   0.689 |   -4.153 | 
     | \tx_core/axi_master /U686                          | A ^ -> Y v           | INVX1   | 0.101 | 0.115 |   0.804 |   -4.038 | 
     | \tx_core/axi_master /U293                          | B v -> Y v           | OR2X2   | 0.020 | 0.070 |   0.874 |   -3.968 | 
     | \tx_core/axi_master /U294                          | A v -> Y ^           | INVX1   | 0.478 | 0.003 |   0.877 |   -3.965 | 
     | \tx_core/axi_master /U454                          | A ^ -> Y v           | INVX1   | 0.098 | 0.137 |   1.014 |   -3.828 | 
     | \tx_core/axi_master /U455                          | A v -> Y ^           | INVX1   | 0.016 | 0.034 |   1.048 |   -3.794 | 
     | \tx_core/axi_master /U106                          | A ^ -> Y v           | NOR2X1  | 0.292 | 0.016 |   1.065 |   -3.778 | 
     | \tx_core/axi_master /U474                          | B v -> Y v           | AND2X2  | 0.059 | 0.106 |   1.171 |   -3.672 | 
     | \tx_core/axi_master /U475                          | A v -> Y ^           | INVX1   | 0.478 | 0.024 |   1.195 |   -3.647 | 
     | \tx_core/axi_master /U855                          | C ^ -> Y v           | NOR3X1  | 0.153 | 0.164 |   1.359 |   -3.483 | 
     | \tx_core/axi_master /U227                          | A v -> Y ^           | NAND2X1 | 0.041 | 0.076 |   1.435 |   -3.407 | 
     | \tx_core/axi_master /U185                          | B ^ -> Y v           | NOR2X1  | 0.292 | 0.029 |   1.465 |   -3.378 | 
     | \tx_core/axi_master /U135                          | C v -> Y ^           | NAND3X1 | 0.267 | 0.240 |   1.705 |   -3.137 | 
     | \tx_core/axi_master /U64                           | A ^ -> Y v           | INVX1   | 0.007 | 0.095 |   1.800 |   -3.043 | 
     | \tx_core/axi_master /U59                           | A v -> Y ^           | INVX1   | 0.377 | 0.245 |   2.045 |   -2.797 | 
     | \tx_core/axi_master /U870                          | B ^ -> Y v           | AOI21X1 | 0.161 | 0.169 |   2.214 |   -2.628 | 
     | \tx_core/axi_master /U477                          | A v -> Y ^           | INVX1   | 0.026 | 0.078 |   2.292 |   -2.550 | 
     | \tx_core/axi_master /U501                          | B ^ -> Y v           | NOR3X1  | 0.067 | 0.059 |   2.351 |   -2.491 | 
     | \tx_core/axi_master /U94                           | B v -> Y ^           | NAND2X1 | 0.113 | 0.087 |   2.438 |   -2.404 | 
     | \tx_core/tx_crc/crcpkt0 /U416                      | A ^ -> Y v           | INVX1   | 0.009 | 0.049 |   2.487 |   -2.356 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B v -> Y ^           | NAND3X1 | 0.116 | 0.082 |   2.569 |   -2.273 | 
     | \tx_core/tx_crc/crcpkt0 /U461                      | A ^ -> Y v           | INVX1   | 0.017 | 0.055 |   2.624 |   -2.219 | 
     | \tx_core/tx_crc/crcpkt0 /U67                       | A v -> Y ^           | INVX1   | 0.478 | 0.003 |   2.626 |   -2.216 | 
     | \tx_core/tx_crc/crcpkt0 /U422                      | A ^ -> Y ^           | BUFX2   | 0.208 | 0.069 |   2.696 |   -2.146 | 
     | \tx_core/tx_crc/crcpkt0 /U243                      | A ^ -> Y ^           | OR2X2   | 0.101 | 0.099 |   2.795 |   -2.047 | 
     | \tx_core/tx_crc/crcpkt0 /U2029                     | A ^ -> Y v           | INVX1   | 0.165 | 0.147 |   2.942 |   -1.900 | 
     | \tx_core/tx_crc/crcpkt0 /U239                      | B v -> Y v           | AND2X1  | 0.157 | 0.123 |   3.065 |   -1.777 | 
     | \tx_core/tx_crc/crcpkt0 /U467                      | A v -> Y v           | OR2X1   | 0.023 | 0.062 |   3.127 |   -1.716 | 
     | \tx_core/tx_crc/crcpkt0 /U468                      | A v -> Y ^           | INVX1   | 0.478 | 0.005 |   3.132 |   -1.710 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/la | D ^                  | LATCH   | 0.478 | 0.000 |   3.132 |   -1.710 | 
     | tch                                                |                      |         |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.567 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.631 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.770 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.280 | 0.094 |   2.023 |    6.865 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8 | 0.281 | 0.330 |   2.352 |    7.194 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8 | 0.161 | 0.131 |   2.483 |    7.325 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/la | CLK ^        | LATCH | 0.161 | 0.000 |   2.483 |    7.326 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin16_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [3]                                      (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.485
+ Time Given                   -3.944
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.709
- Arrival Time                  3.046
= Slack Time                   -4.755
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [3] v |         | 0.047 |       |   0.633 |   -4.122 | 
     | \tx_core/axi_master /U2396                         | A v -> Y ^           | INVX1   | 0.304 | 0.216 |   0.849 |   -3.906 | 
     | \tx_core/axi_master /U52                           | B ^ -> Y ^           | OR2X1   | 0.028 | 0.078 |   0.928 |   -3.828 | 
     | \tx_core/axi_master /U291                          | A ^ -> Y v           | INVX1   | 0.010 | 0.020 |   0.948 |   -3.807 | 
     | \tx_core/axi_master /U462                          | A v -> Y ^           | INVX1   | 0.478 | 0.001 |   0.948 |   -3.807 | 
     | \tx_core/axi_master /U463                          | A ^ -> Y v           | INVX1   | 0.102 | 0.139 |   1.088 |   -3.667 | 
     | \tx_core/axi_master /U61                           | A v -> Y ^           | NOR2X1  | 0.128 | 0.123 |   1.211 |   -3.545 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v           | NAND2X1 | 0.025 | 0.054 |   1.265 |   -3.490 | 
     | \tx_core/axi_master /U153                          | A v -> Y ^           | INVX1   | 0.478 | 0.009 |   1.274 |   -3.481 | 
     | \tx_core/axi_master /U154                          | A ^ -> Y v           | NAND2X1 | 0.082 | 0.119 |   1.394 |   -3.361 | 
     | \tx_core/axi_master /U186                          | B v -> Y ^           | NOR2X1  | 0.031 | 0.050 |   1.443 |   -3.312 | 
     | \tx_core/axi_master /U135                          | A ^ -> Y v           | NAND3X1 | 0.122 | 0.086 |   1.530 |   -3.225 | 
     | \tx_core/axi_master /U64                           | A v -> Y ^           | INVX1   | 0.011 | 0.051 |   1.580 |   -3.175 | 
     | \tx_core/axi_master /U59                           | A ^ -> Y v           | INVX1   | 0.246 | 0.169 |   1.750 |   -3.006 | 
     | \tx_core/axi_master /U870                          | B v -> Y ^           | AOI21X1 | 0.191 | 0.202 |   1.951 |   -2.804 | 
     | \tx_core/axi_master /U477                          | A ^ -> Y v           | INVX1   | 0.015 | 0.082 |   2.034 |   -2.721 | 
     | \tx_core/axi_master /U501                          | B v -> Y ^           | NOR3X1  | 0.121 | 0.087 |   2.121 |   -2.634 | 
     | \tx_core/axi_master /U94                           | B ^ -> Y v           | NAND2X1 | 0.055 | 0.072 |   2.193 |   -2.562 | 
     | \tx_core/tx_crc/crcpkt0 /U416                      | A v -> Y ^           | INVX1   | 0.478 | 0.024 |   2.217 |   -2.538 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B ^ -> Y v           | NAND3X1 | 0.129 | 0.148 |   2.365 |   -2.390 | 
     | \tx_core/tx_crc/crcpkt0 /U461                      | A v -> Y ^           | INVX1   | 0.015 | 0.058 |   2.423 |   -2.332 | 
     | \tx_core/tx_crc/crcpkt0 /U67                       | A ^ -> Y v           | INVX1   | 0.011 | 0.017 |   2.439 |   -2.316 | 
     | \tx_core/tx_crc/crcpkt0 /U422                      | A v -> Y v           | BUFX2   | 0.110 | 0.077 |   2.516 |   -2.239 | 
     | \tx_core/tx_crc/crcpkt0 /U243                      | A v -> Y v           | OR2X2   | 0.060 | 0.095 |   2.611 |   -2.144 | 
     | \tx_core/tx_crc/crcpkt0 /U2029                     | A v -> Y ^           | INVX1   | 0.252 | 0.187 |   2.798 |   -1.957 | 
     | \tx_core/tx_crc/crcpkt0 /U241                      | A ^ -> Y ^           | AND2X1  | 0.008 | 0.029 |   2.826 |   -1.929 | 
     | \tx_core/tx_crc/crcpkt0 /U1917                     | A ^ -> Y v           | INVX1   | 0.044 | 0.037 |   2.864 |   -1.891 | 
     | \tx_core/tx_crc/crcpkt0 /U5077                     | C v -> Y ^           | NOR3X1  | 0.087 | 0.056 |   2.920 |   -1.835 | 
     | \tx_core/tx_crc/crcpkt0 /U237                      | A ^ -> Y ^           | AND2X1  | 0.014 | 0.032 |   2.951 |   -1.804 | 
     | \tx_core/tx_crc/crcpkt0 /U758                      | A ^ -> Y v           | INVX1   | 0.041 | 0.038 |   2.989 |   -1.766 | 
     | \tx_core/tx_crc/crcpkt0 /U463                      | B v -> Y v           | OR2X1   | 0.011 | 0.053 |   3.042 |   -1.713 | 
     | \tx_core/tx_crc/crcpkt0 /U464                      | A v -> Y ^           | INVX1   | 0.478 | 0.004 |   3.046 |   -1.709 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/la | D ^                  | LATCH   | 0.478 | 0.000 |   3.046 |   -1.709 | 
     | tch                                                |                      |         |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.480 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.544 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.683 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.280 | 0.094 |   2.023 |    6.778 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8 | 0.281 | 0.330 |   2.352 |    7.107 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/U1 | A v -> Y ^   | INVX8 | 0.160 | 0.132 |   2.484 |    7.239 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/la | CLK ^        | LATCH | 0.160 | 0.001 |   2.484 |    7.240 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin64_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [27]                                     (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.399
+ Time Given                   -3.907
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.758
- Arrival Time                  2.825
= Slack Time                   -4.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.084
     = Beginpoint Arrival Time            0.684
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [27] ^ |         | 0.112 |       |   0.684 |   -3.899 | 
     | \tx_core/axi_master /U1135                         | A ^ -> Y v            | INVX1   | 0.073 | 0.094 |   0.778 |   -3.804 | 
     | \tx_core/axi_master /U2403                         | A v -> Y ^            | INVX1   | 0.331 | 0.235 |   1.013 |   -3.570 | 
     | \tx_core/axi_master /U735                          | D ^ -> Y v            | AOI22X1 | 0.072 | 0.101 |   1.114 |   -3.469 | 
     | \tx_core/axi_master /U343                          | B v -> Y v            | AND2X2  | 0.016 | 0.055 |   1.169 |   -3.414 | 
     | \tx_core/axi_master /U344                          | A v -> Y ^            | INVX1   | 0.478 | 0.005 |   1.174 |   -3.409 | 
     | \tx_core/axi_master /U242                          | A ^ -> Y v            | NOR2X1  | 0.125 | 0.145 |   1.319 |   -3.264 | 
     | \tx_core/axi_master /U58                           | B v -> Y v            | AND2X2  | 0.073 | 0.109 |   1.428 |   -3.155 | 
     | \tx_core/axi_master /U57                           | C v -> Y ^            | NAND3X1 | 0.050 | 0.058 |   1.486 |   -3.097 | 
     | \tx_core/axi_master /U241                          | A ^ -> Y ^            | OR2X2   | 0.249 | 0.142 |   1.627 |   -2.955 | 
     | \tx_core/axi_master /U175                          | A ^ -> Y v            | NAND2X1 | 0.030 | 0.125 |   1.753 |   -2.830 | 
     | \tx_core/axi_master /U745                          | C v -> Y ^            | NAND3X1 | 0.046 | 0.041 |   1.794 |   -2.789 | 
     | \tx_core/axi_master /U239                          | B ^ -> Y v            | NOR2X1  | 0.292 | 0.027 |   1.821 |   -2.762 | 
     | \tx_core/axi_master /U156                          | B v -> Y v            | AND2X2  | 0.062 | 0.112 |   1.933 |   -2.650 | 
     | \tx_core/axi_master /U247                          | A v -> Y v            | AND2X2  | 0.038 | 0.069 |   2.001 |   -2.581 | 
     | \tx_core/tx_crc/crcpkt2 /U34                       | A v -> Y v            | BUFX2   | 0.038 | 0.065 |   2.067 |   -2.516 | 
     | \tx_core/tx_crc/crcpkt2 /U487                      | A v -> Y ^            | INVX1   | 0.010 | 0.031 |   2.098 |   -2.485 | 
     | \tx_core/tx_crc/crcpkt2 /U306                      | B ^ -> Y ^            | OR2X1   | 0.021 | 0.050 |   2.148 |   -2.435 | 
     | \tx_core/tx_crc/crcpkt2 /U507                      | A ^ -> Y v            | INVX1   | 0.014 | 0.021 |   2.169 |   -2.414 | 
     | \tx_core/tx_crc/crcpkt2 /U36                       | A v -> Y v            | AND2X2  | 0.011 | 0.034 |   2.203 |   -2.380 | 
     | \tx_core/tx_crc/crcpkt2 /U2179                     | A v -> Y ^            | INVX1   | 0.304 | 0.205 |   2.408 |   -2.174 | 
     | \tx_core/tx_crc/crcpkt2 /U301                      | B ^ -> Y ^            | OR2X1   | 0.013 | 0.061 |   2.469 |   -2.113 | 
     | \tx_core/tx_crc/crcpkt2 /U2068                     | A ^ -> Y v            | INVX1   | 0.094 | 0.073 |   2.542 |   -2.041 | 
     | \tx_core/tx_crc/crcpkt2 /U645                      | B v -> Y v            | OR2X1   | 0.011 | 0.062 |   2.604 |   -1.979 | 
     | \tx_core/tx_crc/crcpkt2 /U300                      | A v -> Y ^            | INVX1   | 0.007 | 0.016 |   2.620 |   -1.963 | 
     | \tx_core/tx_crc/crcpkt2 /U119                      | A ^ -> Y ^            | AND2X1  | 0.034 | 0.031 |   2.650 |   -1.932 | 
     | \tx_core/tx_crc/crcpkt2 /U298                      | A ^ -> Y v            | INVX1   | 0.038 | 0.042 |   2.692 |   -1.891 | 
     | \tx_core/tx_crc/crcpkt2 /U5211                     | C v -> Y ^            | NOR3X1  | 0.061 | 0.040 |   2.732 |   -1.850 | 
     | \tx_core/tx_crc/crcpkt2 /U5212                     | C ^ -> Y v            | OAI21X1 | 0.017 | 0.035 |   2.767 |   -1.816 | 
     | \tx_core/tx_crc/crcpkt2 /U519                      | B v -> Y v            | OR2X1   | 0.019 | 0.054 |   2.820 |   -1.762 | 
     | \tx_core/tx_crc/crcpkt2 /U520                      | A v -> Y ^            | INVX1   | 0.478 | 0.004 |   2.825 |   -1.758 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/la | D ^                   | LATCH   | 0.478 | 0.000 |   2.825 |   -1.758 | 
     | tch                                                |                       |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.308 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.372 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.511 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    6.581 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8 | 0.243 | 0.300 |   2.298 |    6.881 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/U1 | A v -> Y ^   | INVX8 | 0.132 | 0.100 |   2.398 |    6.981 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/la | CLK ^        | LATCH | 0.132 | 0.000 |   2.399 |    6.981 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][3][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][3][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \clks.rst                                                           
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.326
+ Time Given                   -3.906
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.830
- Arrival Time                  2.691
= Slack Time                   -4.521
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.120 |       |   0.000 |   -4.521 | 
     | U3647                                              | A v -> Y ^   | INVX1   | 0.303 | 1.230 |   1.231 |   -3.291 | 
     | U1639                                              | A ^ -> Y ^   | OR2X1   | 0.013 | 0.063 |   1.294 |   -3.228 | 
     | U1640                                              | A ^ -> Y v   | INVX1   | 0.038 | 0.035 |   1.328 |   -3.193 | 
     | U1448                                              | A v -> Y v   | BUFX4   | 0.188 | 0.072 |   1.400 |   -3.121 | 
     | U3731                                              | D v -> Y ^   | AOI22X1 | 0.138 | 0.229 |   1.629 |   -2.892 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.011 | 0.060 |   1.689 |   -2.832 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.022 | 0.055 |   1.745 |   -2.777 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.478 | 0.014 |   1.759 |   -2.762 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.022 | 0.278 |   2.037 |   -2.485 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.023 |   2.059 |   -2.462 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.058 | 0.030 |   2.089 |   -2.432 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.227 | 0.143 |   2.232 |   -2.289 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.096 | 0.145 |   2.378 |   -2.144 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.009 | 0.063 |   2.440 |   -2.081 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.012 | 0.024 |   2.464 |   -2.057 | 
     | \tx_core/dma_reg_tx /U5                            | B ^ -> Y ^   | AND2X1  | 0.093 | 0.082 |   2.545 |   -1.976 | 
     | \tx_core/dma_reg_tx /U8                            | A ^ -> Y v   | INVX1   | 0.064 | 0.079 |   2.625 |   -1.897 | 
     | \tx_core/dma_reg_tx /U148                          | B v -> Y v   | OR2X1   | 0.017 | 0.062 |   2.687 |   -1.834 | 
     | \tx_core/dma_reg_tx /U149                          | A v -> Y ^   | INVX1   | 0.478 | 0.004 |   2.691 |   -1.830 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   2.691 |   -1.830 | 
     | ][3][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.246 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.310 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.449 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    6.520 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.232 | 0.236 |   2.234 |    6.756 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.120 | 0.091 |   2.326 |    6.847 | 
     | ][3][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.120 | 0.000 |   2.326 |    6.847 | 
     | ][3][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][5][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][5][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \clks.rst                                                           
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.326
+ Time Given                   -3.906
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.830
- Arrival Time                  2.689
= Slack Time                   -4.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.120 |       |   0.000 |   -4.519 | 
     | U3647                                              | A v -> Y ^   | INVX1   | 0.303 | 1.230 |   1.231 |   -3.288 | 
     | U1639                                              | A ^ -> Y ^   | OR2X1   | 0.013 | 0.063 |   1.294 |   -3.225 | 
     | U1640                                              | A ^ -> Y v   | INVX1   | 0.038 | 0.035 |   1.328 |   -3.191 | 
     | U1448                                              | A v -> Y v   | BUFX4   | 0.188 | 0.072 |   1.400 |   -3.118 | 
     | U3731                                              | D v -> Y ^   | AOI22X1 | 0.138 | 0.229 |   1.629 |   -2.890 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.011 | 0.060 |   1.689 |   -2.829 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.022 | 0.055 |   1.745 |   -2.774 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.478 | 0.014 |   1.759 |   -2.760 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.022 | 0.278 |   2.037 |   -2.482 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.023 |   2.059 |   -2.460 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.058 | 0.030 |   2.089 |   -2.429 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.227 | 0.143 |   2.232 |   -2.286 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.096 | 0.145 |   2.378 |   -2.141 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.009 | 0.063 |   2.440 |   -2.079 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.012 | 0.024 |   2.464 |   -2.055 | 
     | \tx_core/dma_reg_tx /U5                            | B ^ -> Y ^   | AND2X1  | 0.093 | 0.082 |   2.545 |   -1.973 | 
     | \tx_core/dma_reg_tx /U8                            | A ^ -> Y v   | INVX1   | 0.064 | 0.079 |   2.625 |   -1.894 | 
     | \tx_core/dma_reg_tx /U144                          | B v -> Y v   | OR2X1   | 0.014 | 0.060 |   2.685 |   -1.834 | 
     | \tx_core/dma_reg_tx /U145                          | A v -> Y ^   | INVX1   | 0.478 | 0.004 |   2.689 |   -1.830 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   2.689 |   -1.830 | 
     | ][5][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.244 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.308 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.447 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    6.517 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.232 | 0.236 |   2.234 |    6.753 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.120 | 0.092 |   2.326 |    6.845 | 
     | ][5][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.120 | 0.000 |   2.326 |    6.845 | 
     | ][5][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][6][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][6][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \clks.rst                                                           
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.334
+ Time Given                   -3.907
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.823
- Arrival Time                  2.690
= Slack Time                   -4.513
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.120 |       |   0.000 |   -4.513 | 
     | U3647                                              | A v -> Y ^   | INVX1   | 0.303 | 1.230 |   1.231 |   -3.283 | 
     | U1639                                              | A ^ -> Y ^   | OR2X1   | 0.013 | 0.063 |   1.294 |   -3.220 | 
     | U1640                                              | A ^ -> Y v   | INVX1   | 0.038 | 0.035 |   1.328 |   -3.185 | 
     | U1448                                              | A v -> Y v   | BUFX4   | 0.188 | 0.072 |   1.400 |   -3.113 | 
     | U3731                                              | D v -> Y ^   | AOI22X1 | 0.138 | 0.229 |   1.629 |   -2.884 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.011 | 0.060 |   1.689 |   -2.824 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.022 | 0.055 |   1.745 |   -2.769 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.478 | 0.014 |   1.759 |   -2.755 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.022 | 0.278 |   2.037 |   -2.477 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.023 |   2.059 |   -2.454 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.058 | 0.030 |   2.089 |   -2.424 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.227 | 0.143 |   2.232 |   -2.281 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.096 | 0.145 |   2.378 |   -2.136 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.009 | 0.063 |   2.440 |   -2.073 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.012 | 0.024 |   2.464 |   -2.050 | 
     | \tx_core/dma_reg_tx /U5                            | B ^ -> Y ^   | AND2X1  | 0.093 | 0.082 |   2.545 |   -1.968 | 
     | \tx_core/dma_reg_tx /U8                            | A ^ -> Y v   | INVX1   | 0.064 | 0.079 |   2.625 |   -1.889 | 
     | \tx_core/dma_reg_tx /U142                          | B v -> Y v   | OR2X1   | 0.017 | 0.061 |   2.686 |   -1.828 | 
     | \tx_core/dma_reg_tx /U143                          | A v -> Y ^   | INVX1   | 0.478 | 0.004 |   2.690 |   -1.823 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   2.690 |   -1.823 | 
     | ][6][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.238 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.302 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.441 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    6.512 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.232 | 0.236 |   2.234 |    6.748 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.122 | 0.099 |   2.333 |    6.847 | 
     | ][6][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.122 | 0.000 |   2.334 |    6.847 | 
     | ][6][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][2][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][2][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \clks.rst                                                           
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.334
+ Time Given                   -3.907
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.823
- Arrival Time                  2.689
= Slack Time                   -4.512
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.120 |       |   0.000 |   -4.512 | 
     | U3647                                              | A v -> Y ^   | INVX1   | 0.303 | 1.230 |   1.231 |   -3.281 | 
     | U1639                                              | A ^ -> Y ^   | OR2X1   | 0.013 | 0.063 |   1.294 |   -3.218 | 
     | U1640                                              | A ^ -> Y v   | INVX1   | 0.038 | 0.035 |   1.328 |   -3.184 | 
     | U1448                                              | A v -> Y v   | BUFX4   | 0.188 | 0.072 |   1.400 |   -3.111 | 
     | U3731                                              | D v -> Y ^   | AOI22X1 | 0.138 | 0.229 |   1.629 |   -2.883 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.011 | 0.060 |   1.689 |   -2.822 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.022 | 0.055 |   1.745 |   -2.767 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.478 | 0.014 |   1.759 |   -2.753 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.022 | 0.278 |   2.037 |   -2.475 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.023 |   2.059 |   -2.453 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.058 | 0.030 |   2.089 |   -2.422 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.227 | 0.143 |   2.232 |   -2.279 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.096 | 0.145 |   2.378 |   -2.134 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.009 | 0.063 |   2.440 |   -2.072 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.012 | 0.024 |   2.464 |   -2.048 | 
     | \tx_core/dma_reg_tx /U4                            | B ^ -> Y ^   | AND2X1  | 0.114 | 0.095 |   2.559 |   -1.953 | 
     | \tx_core/dma_reg_tx /U1054                         | A ^ -> Y v   | INVX1   | 0.035 | 0.067 |   2.625 |   -1.886 | 
     | \tx_core/dma_reg_tx /U150                          | B v -> Y v   | OR2X1   | 0.019 | 0.057 |   2.682 |   -1.830 | 
     | \tx_core/dma_reg_tx /U151                          | A v -> Y ^   | INVX1   | 0.478 | 0.007 |   2.689 |   -1.823 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   2.689 |   -1.823 | 
     | ][2][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.237 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.301 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.440 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    6.510 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.232 | 0.236 |   2.234 |    6.746 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.122 | 0.099 |   2.334 |    6.846 | 
     | ][2][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.122 | 0.000 |   2.334 |    6.846 | 
     | ][2][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][1][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][1][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \clks.rst                                                           
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.326
+ Time Given                   -3.906
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.830
- Arrival Time                  2.671
= Slack Time                   -4.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.120 |       |   0.000 |   -4.500 | 
     | U3647                                              | A v -> Y ^   | INVX1   | 0.303 | 1.230 |   1.231 |   -3.270 | 
     | U1639                                              | A ^ -> Y ^   | OR2X1   | 0.013 | 0.063 |   1.294 |   -3.207 | 
     | U1640                                              | A ^ -> Y v   | INVX1   | 0.038 | 0.035 |   1.328 |   -3.172 | 
     | U1448                                              | A v -> Y v   | BUFX4   | 0.188 | 0.072 |   1.400 |   -3.100 | 
     | U3731                                              | D v -> Y ^   | AOI22X1 | 0.138 | 0.229 |   1.629 |   -2.871 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.011 | 0.060 |   1.689 |   -2.811 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.022 | 0.055 |   1.745 |   -2.756 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.478 | 0.014 |   1.759 |   -2.742 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.022 | 0.278 |   2.037 |   -2.464 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.023 |   2.059 |   -2.441 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.058 | 0.030 |   2.089 |   -2.411 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.227 | 0.143 |   2.232 |   -2.268 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.096 | 0.145 |   2.378 |   -2.123 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.009 | 0.063 |   2.440 |   -2.060 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.012 | 0.024 |   2.464 |   -2.037 | 
     | \tx_core/dma_reg_tx /U4                            | B ^ -> Y ^   | AND2X1  | 0.114 | 0.095 |   2.559 |   -1.942 | 
     | \tx_core/dma_reg_tx /U7                            | A ^ -> Y v   | INVX1   | 0.022 | 0.058 |   2.617 |   -1.884 | 
     | \tx_core/dma_reg_tx /U152                          | B v -> Y v   | OR2X1   | 0.014 | 0.051 |   2.668 |   -1.833 | 
     | \tx_core/dma_reg_tx /U153                          | A v -> Y ^   | INVX1   | 0.478 | 0.003 |   2.671 |   -1.830 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   2.671 |   -1.830 | 
     | ][1][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.226 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.289 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.428 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    6.499 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.232 | 0.236 |   2.234 |    6.735 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.120 | 0.092 |   2.326 |    6.827 | 
     | ][1][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.120 | 0.000 |   2.326 |    6.827 | 
     | ][1][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin16_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [27]                                     (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.408
+ Time Given                   -3.909
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.751
- Arrival Time                  2.676
= Slack Time                   -4.427
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.084
     = Beginpoint Arrival Time            0.684
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [27] ^ |         | 0.112 |       |   0.684 |   -3.743 | 
     | \tx_core/axi_master /U1135                         | A ^ -> Y v            | INVX1   | 0.073 | 0.094 |   0.778 |   -3.649 | 
     | \tx_core/axi_master /U2403                         | A v -> Y ^            | INVX1   | 0.331 | 0.235 |   1.013 |   -3.414 | 
     | \tx_core/axi_master /U735                          | D ^ -> Y v            | AOI22X1 | 0.072 | 0.101 |   1.114 |   -3.313 | 
     | \tx_core/axi_master /U343                          | B v -> Y v            | AND2X2  | 0.016 | 0.055 |   1.169 |   -3.259 | 
     | \tx_core/axi_master /U344                          | A v -> Y ^            | INVX1   | 0.478 | 0.005 |   1.174 |   -3.254 | 
     | \tx_core/axi_master /U242                          | A ^ -> Y v            | NOR2X1  | 0.125 | 0.145 |   1.319 |   -3.109 | 
     | \tx_core/axi_master /U58                           | B v -> Y v            | AND2X2  | 0.073 | 0.109 |   1.428 |   -2.999 | 
     | \tx_core/axi_master /U57                           | C v -> Y ^            | NAND3X1 | 0.050 | 0.058 |   1.486 |   -2.942 | 
     | \tx_core/axi_master /U241                          | A ^ -> Y ^            | OR2X2   | 0.249 | 0.142 |   1.627 |   -2.800 | 
     | \tx_core/axi_master /U175                          | A ^ -> Y v            | NAND2X1 | 0.030 | 0.125 |   1.753 |   -2.675 | 
     | \tx_core/axi_master /U745                          | C v -> Y ^            | NAND3X1 | 0.046 | 0.041 |   1.794 |   -2.633 | 
     | \tx_core/axi_master /U239                          | B ^ -> Y v            | NOR2X1  | 0.292 | 0.027 |   1.821 |   -2.606 | 
     | \tx_core/axi_master /U156                          | B v -> Y v            | AND2X2  | 0.062 | 0.112 |   1.933 |   -2.495 | 
     | \tx_core/axi_master /U247                          | A v -> Y v            | AND2X2  | 0.038 | 0.069 |   2.001 |   -2.426 | 
     | \tx_core/tx_crc/crcpkt2 /U34                       | A v -> Y v            | BUFX2   | 0.038 | 0.065 |   2.067 |   -2.360 | 
     | \tx_core/tx_crc/crcpkt2 /U487                      | A v -> Y ^            | INVX1   | 0.010 | 0.031 |   2.098 |   -2.329 | 
     | \tx_core/tx_crc/crcpkt2 /U306                      | B ^ -> Y ^            | OR2X1   | 0.021 | 0.050 |   2.148 |   -2.279 | 
     | \tx_core/tx_crc/crcpkt2 /U507                      | A ^ -> Y v            | INVX1   | 0.014 | 0.021 |   2.169 |   -2.258 | 
     | \tx_core/tx_crc/crcpkt2 /U36                       | A v -> Y v            | AND2X2  | 0.011 | 0.034 |   2.203 |   -2.224 | 
     | \tx_core/tx_crc/crcpkt2 /U2179                     | A v -> Y ^            | INVX1   | 0.304 | 0.205 |   2.408 |   -2.019 | 
     | \tx_core/tx_crc/crcpkt2 /U303                      | B ^ -> Y ^            | OR2X1   | 0.017 | 0.063 |   2.472 |   -1.955 | 
     | \tx_core/tx_crc/crcpkt2 /U640                      | A ^ -> Y v            | INVX1   | 0.036 | 0.034 |   2.506 |   -1.921 | 
     | \tx_core/tx_crc/crcpkt2 /U2184                     | A v -> Y ^            | INVX1   | 0.004 | 0.026 |   2.532 |   -1.895 | 
     | \tx_core/tx_crc/crcpkt2 /U113                      | B ^ -> Y ^            | AND2X1  | 0.047 | 0.052 |   2.584 |   -1.844 | 
     | \tx_core/tx_crc/crcpkt2 /U280                      | A ^ -> Y v            | INVX1   | 0.023 | 0.036 |   2.620 |   -1.808 | 
     | \tx_core/tx_crc/crcpkt2 /U513                      | B v -> Y v            | OR2X1   | 0.016 | 0.052 |   2.672 |   -1.755 | 
     | \tx_core/tx_crc/crcpkt2 /U514                      | A v -> Y ^            | INVX1   | 0.478 | 0.004 |   2.676 |   -1.751 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/la | D ^                   | LATCH   | 0.478 | 0.000 |   2.676 |   -1.751 | 
     | tch                                                |                       |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.152 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.216 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.355 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    6.426 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8 | 0.243 | 0.300 |   2.298 |    6.725 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/U1 | A v -> Y ^   | INVX8 | 0.134 | 0.110 |   2.408 |    6.835 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/la | CLK ^        | LATCH | 0.134 | 0.000 |   2.408 |    6.835 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin40_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [27]                                     (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.415
+ Time Given                   -3.910
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.745
- Arrival Time                  2.677
= Slack Time                   -4.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.084
     = Beginpoint Arrival Time            0.684
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [27] ^ |         | 0.112 |       |   0.684 |   -3.737 | 
     | \tx_core/axi_master /U1135                         | A ^ -> Y v            | INVX1   | 0.073 | 0.094 |   0.778 |   -3.643 | 
     | \tx_core/axi_master /U2403                         | A v -> Y ^            | INVX1   | 0.331 | 0.235 |   1.013 |   -3.409 | 
     | \tx_core/axi_master /U735                          | D ^ -> Y v            | AOI22X1 | 0.072 | 0.101 |   1.114 |   -3.308 | 
     | \tx_core/axi_master /U343                          | B v -> Y v            | AND2X2  | 0.016 | 0.055 |   1.169 |   -3.253 | 
     | \tx_core/axi_master /U344                          | A v -> Y ^            | INVX1   | 0.478 | 0.005 |   1.174 |   -3.248 | 
     | \tx_core/axi_master /U242                          | A ^ -> Y v            | NOR2X1  | 0.125 | 0.145 |   1.319 |   -3.103 | 
     | \tx_core/axi_master /U58                           | B v -> Y v            | AND2X2  | 0.073 | 0.109 |   1.428 |   -2.994 | 
     | \tx_core/axi_master /U57                           | C v -> Y ^            | NAND3X1 | 0.050 | 0.058 |   1.486 |   -2.936 | 
     | \tx_core/axi_master /U241                          | A ^ -> Y ^            | OR2X2   | 0.249 | 0.142 |   1.627 |   -2.794 | 
     | \tx_core/axi_master /U175                          | A ^ -> Y v            | NAND2X1 | 0.030 | 0.125 |   1.753 |   -2.669 | 
     | \tx_core/axi_master /U745                          | C v -> Y ^            | NAND3X1 | 0.046 | 0.041 |   1.794 |   -2.628 | 
     | \tx_core/axi_master /U239                          | B ^ -> Y v            | NOR2X1  | 0.292 | 0.027 |   1.821 |   -2.600 | 
     | \tx_core/axi_master /U156                          | B v -> Y v            | AND2X2  | 0.062 | 0.112 |   1.933 |   -2.489 | 
     | \tx_core/axi_master /U247                          | A v -> Y v            | AND2X2  | 0.038 | 0.069 |   2.001 |   -2.420 | 
     | \tx_core/tx_crc/crcpkt2 /U34                       | A v -> Y v            | BUFX2   | 0.038 | 0.065 |   2.067 |   -2.355 | 
     | \tx_core/tx_crc/crcpkt2 /U487                      | A v -> Y ^            | INVX1   | 0.010 | 0.031 |   2.098 |   -2.324 | 
     | \tx_core/tx_crc/crcpkt2 /U306                      | B ^ -> Y ^            | OR2X1   | 0.021 | 0.050 |   2.148 |   -2.273 | 
     | \tx_core/tx_crc/crcpkt2 /U507                      | A ^ -> Y v            | INVX1   | 0.014 | 0.021 |   2.169 |   -2.252 | 
     | \tx_core/tx_crc/crcpkt2 /U36                       | A v -> Y v            | AND2X2  | 0.011 | 0.034 |   2.203 |   -2.218 | 
     | \tx_core/tx_crc/crcpkt2 /U2179                     | A v -> Y ^            | INVX1   | 0.304 | 0.205 |   2.408 |   -2.013 | 
     | \tx_core/tx_crc/crcpkt2 /U303                      | B ^ -> Y ^            | OR2X1   | 0.017 | 0.063 |   2.472 |   -1.950 | 
     | \tx_core/tx_crc/crcpkt2 /U640                      | A ^ -> Y v            | INVX1   | 0.036 | 0.034 |   2.506 |   -1.915 | 
     | \tx_core/tx_crc/crcpkt2 /U2184                     | A v -> Y ^            | INVX1   | 0.004 | 0.026 |   2.532 |   -1.890 | 
     | \tx_core/tx_crc/crcpkt2 /U113                      | B ^ -> Y ^            | AND2X1  | 0.047 | 0.052 |   2.584 |   -1.838 | 
     | \tx_core/tx_crc/crcpkt2 /U280                      | A ^ -> Y v            | INVX1   | 0.023 | 0.036 |   2.620 |   -1.802 | 
     | \tx_core/tx_crc/crcpkt2 /U515                      | B v -> Y v            | OR2X1   | 0.017 | 0.053 |   2.673 |   -1.748 | 
     | \tx_core/tx_crc/crcpkt2 /U516                      | A v -> Y ^            | INVX1   | 0.478 | 0.003 |   2.676 |   -1.745 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/la | D ^                   | LATCH   | 0.478 | 0.000 |   2.677 |   -1.745 | 
     | tch                                                |                       |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.146 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.210 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.349 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    6.420 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8 | 0.243 | 0.300 |   2.298 |    6.720 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8 | 0.135 | 0.116 |   2.414 |    6.836 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/la | CLK ^        | LATCH | 0.135 | 0.000 |   2.415 |    6.836 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Latch Borrowed Time Check with Pin \tx_core/axi_master /\link_
addr_2_fifo/clk_gate_data_mem_reg[1] /latch/CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/clk_gate_data_mem_reg[1] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [27]                                                 
(^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.333
+ Time Given                   -3.926
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.843
- Arrival Time                  2.051
= Slack Time                   -3.893
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.084
     = Beginpoint Arrival Time            0.684
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [27] ^ |         | 0.112 |       |   0.684 |   -3.209 | 
     | \tx_core/axi_master /U1135                         | A ^ -> Y v            | INVX1   | 0.073 | 0.094 |   0.778 |   -3.115 | 
     | \tx_core/axi_master /U2403                         | A v -> Y ^            | INVX1   | 0.331 | 0.235 |   1.013 |   -2.881 | 
     | \tx_core/axi_master /U735                          | D ^ -> Y v            | AOI22X1 | 0.072 | 0.101 |   1.114 |   -2.779 | 
     | \tx_core/axi_master /U343                          | B v -> Y v            | AND2X2  | 0.016 | 0.055 |   1.169 |   -2.725 | 
     | \tx_core/axi_master /U344                          | A v -> Y ^            | INVX1   | 0.478 | 0.005 |   1.173 |   -2.720 | 
     | \tx_core/axi_master /U242                          | A ^ -> Y v            | NOR2X1  | 0.125 | 0.145 |   1.319 |   -2.575 | 
     | \tx_core/axi_master /U58                           | B v -> Y v            | AND2X2  | 0.073 | 0.109 |   1.428 |   -2.465 | 
     | \tx_core/axi_master /U17                           | B v -> Y v            | AND2X1  | 0.020 | 0.064 |   1.492 |   -2.401 | 
     | \tx_core/axi_master /U1150                         | C v -> Y ^            | NAND3X1 | 0.098 | 0.073 |   1.565 |   -2.328 | 
     | \tx_core/axi_master /U2551                         | A ^ -> Y v            | INVX1   | 0.098 | 0.099 |   1.664 |   -2.229 | 
     | \tx_core/axi_master /U551                          | B v -> Y v            | OR2X1   | 0.007 | 0.061 |   1.725 |   -2.168 | 
     | \tx_core/axi_master /U1548                         | A v -> Y ^            | INVX1   | 0.009 | 0.021 |   1.746 |   -2.147 | 
     | \tx_core/axi_master /U3294                         | C ^ -> Y v            | NAND3X1 | 0.013 | 0.009 |   1.755 |   -2.138 | 
     | \tx_core/axi_master /U1181                         | A v -> Y v            | BUFX2   | 0.010 | 0.039 |   1.794 |   -2.099 | 
     | \tx_core/axi_master /U536                          | B v -> Y v            | AND2X1  | 0.018 | 0.044 |   1.839 |   -2.054 | 
     | \tx_core/axi_master /U1176                         | A v -> Y ^            | INVX1   | 0.006 | 0.022 |   1.861 |   -2.032 | 
     | \tx_core/axi_master /U522                          | B ^ -> Y ^            | AND2X1  | 0.035 | 0.044 |   1.905 |   -1.988 | 
     | \tx_core/axi_master /U1183                         | A ^ -> Y v            | INVX1   | 0.095 | 0.076 |   1.981 |   -1.912 | 
     | \tx_core/axi_master /U1164                         | B v -> Y v            | OR2X1   | 0.007 | 0.063 |   2.044 |   -1.849 | 
     | \tx_core/axi_master /U1165                         | A v -> Y ^            | INVX1   | 0.478 | 0.006 |   2.050 |   -1.843 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | D ^                   | LATCH   | 0.478 | 0.000 |   2.051 |   -1.843 | 
     | ta_mem_reg[1] /latch                               |                       |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    5.618 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    5.682 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    5.821 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.280 | 0.094 |   2.023 |    5.916 | 
     | FECTS_clks_clk___L4_I5                             | A ^ -> Y v   | INVX8 | 0.243 | 0.207 |   2.230 |    6.123 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | A v -> Y ^   | INVX8 | 0.132 | 0.103 |   2.333 |    6.226 | 
     | ta_mem_reg[1] /U1                                  |              |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | CLK ^        | LATCH | 0.132 | 0.000 |   2.333 |    6.227 | 
     | ta_mem_reg[1] /latch                               |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Latch Borrowed Time Check with Pin \tx_core/axi_master /\link_
addr_2_fifo/clk_gate_data_mem_reg[0] /latch/CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/clk_gate_data_mem_reg[0] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [27]                                                 
(^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.335
+ Time Given                   -3.926
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.841
- Arrival Time                  2.049
= Slack Time                   -3.890
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.084
     = Beginpoint Arrival Time            0.684
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [27] ^ |         | 0.112 |       |   0.684 |   -3.206 | 
     | \tx_core/axi_master /U1135                         | A ^ -> Y v            | INVX1   | 0.073 | 0.094 |   0.778 |   -3.112 | 
     | \tx_core/axi_master /U2403                         | A v -> Y ^            | INVX1   | 0.331 | 0.235 |   1.013 |   -2.878 | 
     | \tx_core/axi_master /U735                          | D ^ -> Y v            | AOI22X1 | 0.072 | 0.101 |   1.114 |   -2.776 | 
     | \tx_core/axi_master /U343                          | B v -> Y v            | AND2X2  | 0.016 | 0.055 |   1.169 |   -2.722 | 
     | \tx_core/axi_master /U344                          | A v -> Y ^            | INVX1   | 0.478 | 0.005 |   1.173 |   -2.717 | 
     | \tx_core/axi_master /U242                          | A ^ -> Y v            | NOR2X1  | 0.125 | 0.145 |   1.319 |   -2.572 | 
     | \tx_core/axi_master /U58                           | B v -> Y v            | AND2X2  | 0.073 | 0.109 |   1.428 |   -2.462 | 
     | \tx_core/axi_master /U17                           | B v -> Y v            | AND2X1  | 0.020 | 0.064 |   1.492 |   -2.398 | 
     | \tx_core/axi_master /U1150                         | C v -> Y ^            | NAND3X1 | 0.098 | 0.073 |   1.565 |   -2.325 | 
     | \tx_core/axi_master /U2551                         | A ^ -> Y v            | INVX1   | 0.098 | 0.099 |   1.664 |   -2.226 | 
     | \tx_core/axi_master /U551                          | B v -> Y v            | OR2X1   | 0.007 | 0.061 |   1.725 |   -2.165 | 
     | \tx_core/axi_master /U1548                         | A v -> Y ^            | INVX1   | 0.009 | 0.021 |   1.746 |   -2.144 | 
     | \tx_core/axi_master /U3294                         | C ^ -> Y v            | NAND3X1 | 0.013 | 0.009 |   1.755 |   -2.135 | 
     | \tx_core/axi_master /U1181                         | A v -> Y v            | BUFX2   | 0.010 | 0.039 |   1.794 |   -2.096 | 
     | \tx_core/axi_master /U536                          | B v -> Y v            | AND2X1  | 0.018 | 0.044 |   1.839 |   -2.051 | 
     | \tx_core/axi_master /U1176                         | A v -> Y ^            | INVX1   | 0.006 | 0.022 |   1.861 |   -2.029 | 
     | \tx_core/axi_master /U522                          | B ^ -> Y ^            | AND2X1  | 0.035 | 0.044 |   1.905 |   -1.985 | 
     | \tx_core/axi_master /U1183                         | A ^ -> Y v            | INVX1   | 0.095 | 0.076 |   1.981 |   -1.909 | 
     | \tx_core/axi_master /U1162                         | B v -> Y v            | OR2X1   | 0.009 | 0.064 |   2.045 |   -1.845 | 
     | \tx_core/axi_master /U1163                         | A v -> Y ^            | INVX1   | 0.478 | 0.004 |   2.049 |   -1.842 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | D ^                   | LATCH   | 0.478 | 0.000 |   2.049 |   -1.841 | 
     | ta_mem_reg[0] /latch                               |                       |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    5.615 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    5.679 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    5.818 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.280 | 0.094 |   2.023 |    5.913 | 
     | FECTS_clks_clk___L4_I5                             | A ^ -> Y v   | INVX8 | 0.243 | 0.207 |   2.230 |    6.120 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | A v -> Y ^   | INVX8 | 0.132 | 0.104 |   2.334 |    6.225 | 
     | ta_mem_reg[0] /U1                                  |              |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | CLK ^        | LATCH | 0.132 | 0.000 |   2.334 |    6.225 | 
     | ta_mem_reg[0] /latch                               |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][23] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][23] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                                               (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.692
- Setup                         5.208
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -1.316
- Arrival Time                  1.437
= Slack Time                   -2.753
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.645
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RVALID  ^ |          | 0.052 |       |   0.645 |   -2.108 | 
     | \tx_core/axi_master /U720                          | A ^ -> Y v         | INVX1    | 0.034 | 0.045 |   0.690 |   -2.063 | 
     | \tx_core/axi_master /U719                          | C v -> Y ^         | NOR3X1   | 0.049 | 0.031 |   0.721 |   -2.032 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A ^ -> Y ^         | BUFX2    | 0.219 | 0.137 |   0.858 |   -1.895 | 
     | \tx_core/axi_master /U91                           | C ^ -> Y v         | NAND3X1  | 0.034 | 0.102 |   0.960 |   -1.793 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^         | INVX1    | 0.018 | 0.034 |   0.994 |   -1.759 | 
     | \tx_core/axi_master /U228                          | A ^ -> Y ^         | AND2X2   | 0.064 | 0.068 |   1.062 |   -1.691 | 
     | \tx_core/axi_master /U87                           | A ^ -> Y v         | INVX4    | 0.107 | 0.056 |   1.118 |   -1.635 | 
     | \tx_core/axi_master /U246                          | A v -> Y ^         | INVX4    | 0.282 | 0.164 |   1.283 |   -1.471 | 
     | \tx_core/axi_master /U830                          | S ^ -> Y v         | MUX2X1   | 0.037 | 0.133 |   1.416 |   -1.337 | 
     | \tx_core/axi_master /U2676                         | A v -> Y ^         | INVX1    | 0.001 | 0.021 |   1.437 |   -1.316 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.001 | 0.000 |   1.437 |   -1.316 | 
     | g[1][23]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.753 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.789 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.982 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8    | 0.088 | 0.051 |   0.280 |    3.033 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8    | 0.138 | 0.112 |   0.392 |    3.145 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B ^ -> Y ^   | AND2X2   | 0.111 | 0.112 |   0.504 |    3.257 | 
     | ta_mem_reg[1] /main_gate                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A ^ -> Y v   | INVX8    | 0.100 | 0.053 |   0.557 |    3.310 | 
     | 8___L1_I0                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A v -> Y ^   | INVX8    | 0.144 | 0.078 |   0.635 |    3.388 | 
     | 8___L2_I2                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.212 | 0.057 |   0.692 |    3.446 | 
     | g[1][23]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][31] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                                               (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.688
- Setup                         5.113
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -1.225
- Arrival Time                  1.453
= Slack Time                   -2.678
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.645
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RVALID  ^ |          | 0.052 |       |   0.645 |   -2.033 | 
     | \tx_core/axi_master /U720                          | A ^ -> Y v         | INVX1    | 0.034 | 0.045 |   0.690 |   -1.988 | 
     | \tx_core/axi_master /U719                          | C v -> Y ^         | NOR3X1   | 0.049 | 0.031 |   0.721 |   -1.957 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A ^ -> Y ^         | BUFX2    | 0.219 | 0.137 |   0.858 |   -1.820 | 
     | \tx_core/axi_master /U91                           | C ^ -> Y v         | NAND3X1  | 0.034 | 0.102 |   0.960 |   -1.718 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^         | INVX1    | 0.018 | 0.034 |   0.994 |   -1.684 | 
     | \tx_core/axi_master /U228                          | A ^ -> Y ^         | AND2X2   | 0.064 | 0.068 |   1.062 |   -1.616 | 
     | \tx_core/axi_master /U87                           | A ^ -> Y v         | INVX4    | 0.107 | 0.056 |   1.118 |   -1.560 | 
     | \tx_core/axi_master /U246                          | A v -> Y ^         | INVX4    | 0.282 | 0.164 |   1.283 |   -1.395 | 
     | \tx_core/axi_master /U2714                         | S ^ -> Y v         | MUX2X1   | 0.048 | 0.142 |   1.424 |   -1.254 | 
     | \tx_core/axi_master /U2715                         | A v -> Y ^         | INVX1    | 0.004 | 0.029 |   1.453 |   -1.225 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.004 | 0.000 |   1.453 |   -1.225 | 
     | g[1][31]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.678 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.713 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.907 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8    | 0.088 | 0.051 |   0.280 |    2.958 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8    | 0.138 | 0.112 |   0.392 |    3.070 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B ^ -> Y ^   | AND2X2   | 0.111 | 0.112 |   0.504 |    3.182 | 
     | ta_mem_reg[1] /main_gate                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A ^ -> Y v   | INVX8    | 0.100 | 0.053 |   0.557 |    3.235 | 
     | 8___L1_I0                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A v -> Y ^   | INVX8    | 0.144 | 0.078 |   0.635 |    3.313 | 
     | 8___L2_I2                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.211 | 0.053 |   0.688 |    3.366 | 
     | g[1][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][17] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][17] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                                               (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.694
- Setup                         5.037
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -1.144
- Arrival Time                  1.489
= Slack Time                   -2.632
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.645
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RVALID  ^ |          | 0.052 |       |   0.645 |   -1.988 | 
     | \tx_core/axi_master /U720                          | A ^ -> Y v         | INVX1    | 0.034 | 0.045 |   0.690 |   -1.942 | 
     | \tx_core/axi_master /U719                          | C v -> Y ^         | NOR3X1   | 0.049 | 0.031 |   0.721 |   -1.911 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A ^ -> Y ^         | BUFX2    | 0.219 | 0.137 |   0.858 |   -1.774 | 
     | \tx_core/axi_master /U91                           | C ^ -> Y v         | NAND3X1  | 0.034 | 0.102 |   0.960 |   -1.672 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^         | INVX1    | 0.018 | 0.034 |   0.994 |   -1.638 | 
     | \tx_core/axi_master /U228                          | A ^ -> Y ^         | AND2X2   | 0.064 | 0.068 |   1.062 |   -1.570 | 
     | \tx_core/axi_master /U87                           | A ^ -> Y v         | INVX4    | 0.107 | 0.056 |   1.118 |   -1.514 | 
     | \tx_core/axi_master /U310                          | A v -> Y ^         | INVX8    | 0.220 | 0.113 |   1.231 |   -1.401 | 
     | \tx_core/axi_master /U761                          | S ^ -> Y v         | MUX2X1   | 0.053 | 0.224 |   1.455 |   -1.177 | 
     | \tx_core/axi_master /U2648                         | A v -> Y ^         | INVX1    | 0.009 | 0.033 |   1.489 |   -1.144 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.009 | 0.000 |   1.489 |   -1.144 | 
     | g[1][17]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.632 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.668 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.861 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8    | 0.088 | 0.051 |   0.280 |    2.912 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8    | 0.138 | 0.112 |   0.392 |    3.025 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B ^ -> Y ^   | AND2X2   | 0.111 | 0.112 |   0.504 |    3.136 | 
     | ta_mem_reg[1] /main_gate                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A ^ -> Y v   | INVX8    | 0.100 | 0.053 |   0.557 |    3.189 | 
     | 8___L1_I0                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A v -> Y ^   | INVX8    | 0.144 | 0.078 |   0.635 |    3.267 | 
     | 8___L2_I2                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.212 | 0.059 |   0.694 |    3.326 | 
     | g[1][17]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][10] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][10] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.689
- Setup                         4.996
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -1.107
- Arrival Time                  1.500
= Slack Time                   -2.607
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.099
     = Beginpoint Arrival Time            0.699
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [2] ^ |          | 0.144 |       |   0.699 |   -1.908 | 
     | \tx_core/axi_master /U184                          | B ^ -> Y v         | NOR2X1   | 0.140 | 0.146 |   0.845 |   -1.762 | 
     | \tx_core/axi_master /U91                           | B v -> Y ^         | NAND3X1  | 0.075 | 0.107 |   0.952 |   -1.655 | 
     | \tx_core/axi_master /U180                          | A ^ -> Y v         | INVX1    | 0.030 | 0.049 |   1.001 |   -1.606 | 
     | \tx_core/axi_master /U228                          | A v -> Y v         | AND2X2   | 0.037 | 0.061 |   1.061 |   -1.545 | 
     | \tx_core/axi_master /U87                           | A v -> Y ^         | INVX4    | 0.131 | 0.072 |   1.134 |   -1.473 | 
     | \tx_core/axi_master /U310                          | A ^ -> Y v         | INVX8    | 0.170 | 0.082 |   1.216 |   -1.391 | 
     | \tx_core/axi_master /U508                          | B v -> Y v         | AND2X1   | 0.007 | 0.213 |   1.429 |   -1.178 | 
     | \tx_core/axi_master /U1063                         | A v -> Y ^         | INVX1    | 0.009 | 0.021 |   1.450 |   -1.157 | 
     | \tx_core/axi_master /U1149                         | C ^ -> Y v         | OAI21X1  | 0.047 | 0.016 |   1.467 |   -1.140 | 
     | \tx_core/axi_master /U2622                         | A v -> Y ^         | INVX1    | 0.010 | 0.033 |   1.499 |   -1.108 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.010 | 0.000 |   1.500 |   -1.107 | 
     | g[1][10]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.607 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.642 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.836 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8    | 0.088 | 0.051 |   0.280 |    2.886 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8    | 0.138 | 0.112 |   0.392 |    2.999 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B ^ -> Y ^   | AND2X2   | 0.111 | 0.112 |   0.504 |    3.110 | 
     | ta_mem_reg[1] /main_gate                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A ^ -> Y v   | INVX8    | 0.100 | 0.053 |   0.557 |    3.164 | 
     | 8___L1_I0                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A v -> Y ^   | INVX8    | 0.144 | 0.078 |   0.635 |    3.242 | 
     | 8___L2_I2                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.212 | 0.054 |   0.689 |    3.295 | 
     | g[1][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][29] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][29] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                                               (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.688
- Setup                         4.781
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -0.893
- Arrival Time                  1.455
= Slack Time                   -2.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.645
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RVALID  ^ |          | 0.052 |       |   0.645 |   -1.703 | 
     | \tx_core/axi_master /U720                          | A ^ -> Y v         | INVX1    | 0.034 | 0.045 |   0.690 |   -1.657 | 
     | \tx_core/axi_master /U719                          | C v -> Y ^         | NOR3X1   | 0.049 | 0.031 |   0.721 |   -1.627 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A ^ -> Y ^         | BUFX2    | 0.219 | 0.137 |   0.858 |   -1.490 | 
     | \tx_core/axi_master /U91                           | C ^ -> Y v         | NAND3X1  | 0.034 | 0.102 |   0.960 |   -1.388 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^         | INVX1    | 0.018 | 0.034 |   0.994 |   -1.354 | 
     | \tx_core/axi_master /U228                          | A ^ -> Y ^         | AND2X2   | 0.064 | 0.068 |   1.062 |   -1.286 | 
     | \tx_core/axi_master /U87                           | A ^ -> Y v         | INVX4    | 0.107 | 0.056 |   1.118 |   -1.229 | 
     | \tx_core/axi_master /U246                          | A v -> Y ^         | INVX4    | 0.282 | 0.164 |   1.283 |   -1.065 | 
     | \tx_core/axi_master /U2702                         | S ^ -> Y v         | MUX2X1   | 0.040 | 0.135 |   1.417 |   -0.930 | 
     | \tx_core/axi_master /U2703                         | A v -> Y ^         | INVX1    | 0.020 | 0.037 |   1.454 |   -0.894 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.020 | 0.000 |   1.455 |   -0.893 | 
     | g[1][29]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.348 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.383 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.577 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8    | 0.088 | 0.051 |   0.280 |    2.627 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8    | 0.138 | 0.112 |   0.392 |    2.740 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B ^ -> Y ^   | AND2X2   | 0.111 | 0.112 |   0.504 |    2.851 | 
     | ta_mem_reg[1] /main_gate                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A ^ -> Y v   | INVX8    | 0.100 | 0.053 |   0.557 |    2.905 | 
     | 8___L1_I0                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A v -> Y ^   | INVX8    | 0.144 | 0.078 |   0.635 |    2.983 | 
     | 8___L2_I2                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.211 | 0.053 |   0.688 |    3.036 | 
     | g[1][29]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.676
- Setup                         1.924
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.952
- Arrival Time                  3.857
= Slack Time                   -1.905
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [3] ^ |          | 0.125 |       |   0.687 |   -1.218 | 
     | \tx_core/axi_master /U254                 | A ^ -> Y v         | INVX1    | 0.003 | 0.053 |   0.740 |   -1.165 | 
     | \tx_core/axi_master /U255                 | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   0.744 |   -1.160 | 
     | \tx_core/axi_master /U840                 | C ^ -> Y v         | NOR3X1   | 0.116 | 0.150 |   0.895 |   -1.010 | 
     | \tx_core/axi_master /FE_OFCC851_n914      | A v -> Y v         | BUFX4    | 0.052 | 0.076 |   0.971 |   -0.934 | 
     | \tx_core/axi_master /U122                 | A v -> Y ^         | NAND2X1  | 0.058 | 0.060 |   1.031 |   -0.874 | 
     | \tx_core/axi_master /U562                 | A ^ -> Y v         | INVX1    | 0.034 | 0.046 |   1.078 |   -0.827 | 
     | \tx_core/axi_master /U182                 | B v -> Y v         | OR2X2    | 0.013 | 0.054 |   1.132 |   -0.773 | 
     | \tx_core/axi_master /U74                  | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   1.136 |   -0.769 | 
     | \tx_core/axi_master /U75                  | A ^ -> Y ^         | AND2X2   | 0.226 | 0.109 |   1.245 |   -0.660 | 
     | \tx_core/axi_master /U385                 | A ^ -> Y v         | INVX4    | 0.100 | 0.073 |   1.318 |   -0.587 | 
     | \tx_core/axi_master /U900                 | A v -> Y ^         | INVX8    | 0.123 | 0.061 |   1.379 |   -0.526 | 
     | \tx_core/axi_master /U2932                | S ^ -> Y v         | MUX2X1   | 0.027 | 0.173 |   1.552 |   -0.353 | 
     | \tx_core/axi_master /FE_OFC45_n2676       | A v -> Y v         | BUFX2    | 0.256 | 0.104 |   1.655 |   -0.249 | 
     | \tx_core/axi_master /U25                  | A v -> Y ^         | INVX1    | 0.161 | 0.271 |   1.926 |    0.021 | 
     | \tx_core/tx_crc/crcpkt0 /U61              | B ^ -> Y ^         | OR2X2    | 0.045 | 0.078 |   2.004 |    0.100 | 
     | \tx_core/tx_crc/crcpkt0 /U62              | A ^ -> Y v         | INVX1    | 0.013 | 0.028 |   2.033 |    0.128 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | B v -> Y ^         | NAND3X1  | 0.161 | 0.112 |   2.145 |    0.240 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.058 | 0.102 |   2.247 |    0.342 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.375 | 0.120 |   2.367 |    0.462 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.506 | 0.453 |   2.819 |    0.915 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.105 | 0.180 |   2.999 |    1.094 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.046 | 0.076 |   3.076 |    1.171 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.057 | 0.073 |   3.149 |    1.244 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.160 | 0.078 |   3.227 |    1.322 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.180 | 0.144 |   3.371 |    1.466 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.419 | 0.178 |   3.549 |    1.644 | 
     | \tx_core/tx_crc/crcpkt0 /U2591            | C ^ -> Y v         | AOI22X1  | 0.140 | 0.258 |   3.806 |    1.902 | 
     | \tx_core/tx_crc/crcpkt0 /U2592            | A v -> Y ^         | INVX1    | 0.002 | 0.050 |   3.857 |    1.952 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] | D ^                | DFFPOSX1 | 0.002 | 0.000 |   3.857 |    1.952 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.905 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.940 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.134 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    2.178 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.355 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.465 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.506 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.105 | 0.058 |   0.660 |    2.564 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]          | CLK ^        | DFFPOSX1 | 0.115 | 0.016 |   0.676 |    2.581 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.678
- Setup                         1.784
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.094
- Arrival Time                  3.995
= Slack Time                   -1.901
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [3] ^ |          | 0.125 |       |   0.687 |   -1.214 | 
     | \tx_core/axi_master /U254                 | A ^ -> Y v         | INVX1    | 0.003 | 0.053 |   0.740 |   -1.161 | 
     | \tx_core/axi_master /U255                 | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   0.744 |   -1.157 | 
     | \tx_core/axi_master /U840                 | C ^ -> Y v         | NOR3X1   | 0.116 | 0.150 |   0.895 |   -1.006 | 
     | \tx_core/axi_master /FE_OFCC851_n914      | A v -> Y v         | BUFX4    | 0.052 | 0.076 |   0.971 |   -0.930 | 
     | \tx_core/axi_master /U122                 | A v -> Y ^         | NAND2X1  | 0.058 | 0.060 |   1.031 |   -0.870 | 
     | \tx_core/axi_master /U562                 | A ^ -> Y v         | INVX1    | 0.034 | 0.046 |   1.078 |   -0.823 | 
     | \tx_core/axi_master /U182                 | B v -> Y v         | OR2X2    | 0.013 | 0.054 |   1.132 |   -0.770 | 
     | \tx_core/axi_master /U74                  | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   1.136 |   -0.765 | 
     | \tx_core/axi_master /U75                  | A ^ -> Y ^         | AND2X2   | 0.226 | 0.109 |   1.245 |   -0.656 | 
     | \tx_core/axi_master /U385                 | A ^ -> Y v         | INVX4    | 0.100 | 0.073 |   1.318 |   -0.583 | 
     | \tx_core/axi_master /U900                 | A v -> Y ^         | INVX8    | 0.123 | 0.061 |   1.379 |   -0.522 | 
     | \tx_core/axi_master /U2932                | S ^ -> Y v         | MUX2X1   | 0.027 | 0.173 |   1.552 |   -0.349 | 
     | \tx_core/axi_master /FE_OFC45_n2676       | A v -> Y v         | BUFX2    | 0.256 | 0.104 |   1.655 |   -0.246 | 
     | \tx_core/axi_master /U25                  | A v -> Y ^         | INVX1    | 0.161 | 0.271 |   1.926 |    0.025 | 
     | \tx_core/tx_crc/crcpkt0 /U61              | B ^ -> Y ^         | OR2X2    | 0.045 | 0.078 |   2.004 |    0.103 | 
     | \tx_core/tx_crc/crcpkt0 /U62              | A ^ -> Y v         | INVX1    | 0.013 | 0.028 |   2.033 |    0.132 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | B v -> Y ^         | NAND3X1  | 0.161 | 0.112 |   2.145 |    0.244 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.058 | 0.102 |   2.247 |    0.346 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.375 | 0.120 |   2.367 |    0.466 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.506 | 0.453 |   2.819 |    0.918 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.105 | 0.180 |   2.999 |    1.098 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.046 | 0.076 |   3.076 |    1.175 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.057 | 0.073 |   3.149 |    1.248 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.160 | 0.078 |   3.227 |    1.325 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.180 | 0.144 |   3.371 |    1.470 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.419 | 0.178 |   3.549 |    1.648 | 
     | \tx_core/tx_crc/crcpkt0 /U223             | A ^ -> Y ^         | AND2X1   | 0.031 | 0.404 |   3.952 |    2.051 | 
     | \tx_core/tx_crc/crcpkt0 /U765             | A ^ -> Y v         | INVX1    | 0.012 | 0.023 |   3.975 |    2.074 | 
     | \tx_core/tx_crc/crcpkt0 /U2777            | C v -> Y ^         | OAI21X1  | 0.025 | 0.020 |   3.995 |    2.094 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[2] | D ^                | DFFPOSX1 | 0.025 | 0.000 |   3.995 |    2.094 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.901 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.936 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.130 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    2.174 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.352 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.461 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.502 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.105 | 0.058 |   0.660 |    2.561 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[2]          | CLK ^        | DFFPOSX1 | 0.116 | 0.019 |   0.678 |    2.579 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][7] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][7] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.659
- Setup                         4.297
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -0.438
- Arrival Time                  1.428
= Slack Time                   -1.866
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.645
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RVALID  ^ |          | 0.052 |       |   0.645 |   -1.221 | 
     | \tx_core/axi_master /U720                          | A ^ -> Y v         | INVX1    | 0.034 | 0.045 |   0.690 |   -1.176 | 
     | \tx_core/axi_master /U719                          | C v -> Y ^         | NOR3X1   | 0.049 | 0.031 |   0.721 |   -1.145 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A ^ -> Y ^         | BUFX2    | 0.219 | 0.137 |   0.858 |   -1.008 | 
     | \tx_core/axi_master /U91                           | C ^ -> Y v         | NAND3X1  | 0.034 | 0.102 |   0.960 |   -0.906 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^         | INVX1    | 0.018 | 0.034 |   0.994 |   -0.872 | 
     | \tx_core/axi_master /U228                          | A ^ -> Y ^         | AND2X2   | 0.064 | 0.068 |   1.062 |   -0.804 | 
     | \tx_core/axi_master /U87                           | A ^ -> Y v         | INVX4    | 0.107 | 0.056 |   1.118 |   -0.748 | 
     | \tx_core/axi_master /U246                          | A v -> Y ^         | INVX4    | 0.282 | 0.164 |   1.283 |   -0.584 | 
     | \tx_core/axi_master /U2608                         | S ^ -> Y v         | MUX2X1   | 0.035 | 0.123 |   1.405 |   -0.461 | 
     | \tx_core/axi_master /U2609                         | A v -> Y ^         | INVX1    | 0.001 | 0.023 |   1.428 |   -0.438 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.001 | 0.000 |   1.428 |   -0.438 | 
     | g[1][7]                                            |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.866 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.902 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.095 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8    | 0.088 | 0.051 |   0.280 |    2.146 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8    | 0.138 | 0.112 |   0.392 |    2.258 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B ^ -> Y ^   | AND2X2   | 0.111 | 0.112 |   0.504 |    2.370 | 
     | ta_mem_reg[1] /main_gate                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A ^ -> Y v   | INVX8    | 0.100 | 0.053 |   0.557 |    2.423 | 
     | 8___L1_I0                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A v -> Y ^   | INVX8    | 0.144 | 0.078 |   0.635 |    2.501 | 
     | 8___L2_I2                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.185 | 0.024 |   0.659 |    2.525 | 
     | g[1][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][14] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                                               (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.658
- Setup                         4.219
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -0.360
- Arrival Time                  1.486
= Slack Time                   -1.846
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.645
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RVALID  ^ |          | 0.052 |       |   0.645 |   -1.201 | 
     | \tx_core/axi_master /U720                          | A ^ -> Y v         | INVX1    | 0.034 | 0.045 |   0.690 |   -1.156 | 
     | \tx_core/axi_master /U719                          | C v -> Y ^         | NOR3X1   | 0.049 | 0.031 |   0.721 |   -1.125 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A ^ -> Y ^         | BUFX2    | 0.219 | 0.137 |   0.858 |   -0.988 | 
     | \tx_core/axi_master /U91                           | C ^ -> Y v         | NAND3X1  | 0.034 | 0.102 |   0.960 |   -0.886 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^         | INVX1    | 0.018 | 0.034 |   0.994 |   -0.852 | 
     | \tx_core/axi_master /U228                          | A ^ -> Y ^         | AND2X2   | 0.064 | 0.068 |   1.062 |   -0.784 | 
     | \tx_core/axi_master /U87                           | A ^ -> Y v         | INVX4    | 0.107 | 0.056 |   1.118 |   -0.728 | 
     | \tx_core/axi_master /U310                          | A v -> Y ^         | INVX8    | 0.220 | 0.113 |   1.231 |   -0.615 | 
     | \tx_core/axi_master /U2638                         | S ^ -> Y v         | MUX2X1   | 0.068 | 0.219 |   1.451 |   -0.395 | 
     | \tx_core/axi_master /U2639                         | A v -> Y ^         | INVX1    | 0.006 | 0.035 |   1.486 |   -0.360 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.006 | 0.000 |   1.486 |   -0.360 | 
     | g[1][14]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.846 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.882 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.075 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8    | 0.088 | 0.051 |   0.280 |    2.126 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8    | 0.138 | 0.112 |   0.392 |    2.238 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B ^ -> Y ^   | AND2X2   | 0.111 | 0.112 |   0.504 |    2.350 | 
     | ta_mem_reg[1] /main_gate                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A ^ -> Y v   | INVX8    | 0.100 | 0.053 |   0.557 |    2.403 | 
     | 8___L1_I0                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A v -> Y ^   | INVX8    | 0.144 | 0.078 |   0.635 |    2.481 | 
     | 8___L2_I2                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.185 | 0.023 |   0.658 |    2.504 | 
     | g[1][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.674
- Setup                         1.685
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.189
- Arrival Time                  4.007
= Slack Time                   -1.817
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [3] ^ |          | 0.125 |       |   0.687 |   -1.130 | 
     | \tx_core/axi_master /U254                 | A ^ -> Y v         | INVX1    | 0.003 | 0.053 |   0.740 |   -1.077 | 
     | \tx_core/axi_master /U255                 | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   0.744 |   -1.073 | 
     | \tx_core/axi_master /U840                 | C ^ -> Y v         | NOR3X1   | 0.116 | 0.150 |   0.895 |   -0.923 | 
     | \tx_core/axi_master /FE_OFCC851_n914      | A v -> Y v         | BUFX4    | 0.052 | 0.076 |   0.971 |   -0.846 | 
     | \tx_core/axi_master /U122                 | A v -> Y ^         | NAND2X1  | 0.058 | 0.060 |   1.031 |   -0.786 | 
     | \tx_core/axi_master /U562                 | A ^ -> Y v         | INVX1    | 0.034 | 0.046 |   1.078 |   -0.740 | 
     | \tx_core/axi_master /U182                 | B v -> Y v         | OR2X2    | 0.013 | 0.054 |   1.132 |   -0.686 | 
     | \tx_core/axi_master /U74                  | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   1.136 |   -0.681 | 
     | \tx_core/axi_master /U75                  | A ^ -> Y ^         | AND2X2   | 0.226 | 0.109 |   1.245 |   -0.573 | 
     | \tx_core/axi_master /U385                 | A ^ -> Y v         | INVX4    | 0.100 | 0.073 |   1.318 |   -0.500 | 
     | \tx_core/axi_master /U900                 | A v -> Y ^         | INVX8    | 0.123 | 0.061 |   1.379 |   -0.438 | 
     | \tx_core/axi_master /U2932                | S ^ -> Y v         | MUX2X1   | 0.027 | 0.173 |   1.552 |   -0.266 | 
     | \tx_core/axi_master /FE_OFC45_n2676       | A v -> Y v         | BUFX2    | 0.256 | 0.104 |   1.655 |   -0.162 | 
     | \tx_core/axi_master /U25                  | A v -> Y ^         | INVX1    | 0.161 | 0.271 |   1.926 |    0.109 | 
     | \tx_core/tx_crc/crcpkt0 /U61              | B ^ -> Y ^         | OR2X2    | 0.045 | 0.078 |   2.004 |    0.187 | 
     | \tx_core/tx_crc/crcpkt0 /U62              | A ^ -> Y v         | INVX1    | 0.013 | 0.028 |   2.033 |    0.215 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | B v -> Y ^         | NAND3X1  | 0.161 | 0.112 |   2.145 |    0.328 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.058 | 0.102 |   2.247 |    0.429 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.375 | 0.120 |   2.367 |    0.549 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.506 | 0.453 |   2.819 |    1.002 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.105 | 0.180 |   2.999 |    1.182 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.046 | 0.076 |   3.076 |    1.258 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.057 | 0.073 |   3.149 |    1.332 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.160 | 0.078 |   3.227 |    1.409 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.180 | 0.144 |   3.371 |    1.553 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.419 | 0.178 |   3.549 |    1.731 | 
     | \tx_core/tx_crc/crcpkt0 /U232             | A ^ -> Y ^         | AND2X1   | 0.034 | 0.410 |   3.958 |    2.141 | 
     | \tx_core/tx_crc/crcpkt0 /U566             | A ^ -> Y v         | INVX1    | 0.014 | 0.025 |   3.983 |    2.166 | 
     | \tx_core/tx_crc/crcpkt0 /U2925            | C v -> Y ^         | OAI21X1  | 0.029 | 0.024 |   4.007 |    2.189 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[3] | D ^                | DFFPOSX1 | 0.029 | 0.000 |   4.007 |    2.189 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.817 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.853 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.046 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    2.091 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.268 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.377 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.418 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.105 | 0.058 |   0.660 |    2.477 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[3]          | CLK ^        | DFFPOSX1 | 0.114 | 0.014 |   0.674 |    2.491 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[23] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.677
- Setup                         1.852
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.025
- Arrival Time                  3.841
= Slack Time                   -1.817
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [3] ^ |          | 0.125 |       |   0.687 |   -1.130 | 
     | \tx_core/axi_master /U254                  | A ^ -> Y v         | INVX1    | 0.003 | 0.053 |   0.740 |   -1.076 | 
     | \tx_core/axi_master /U255                  | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   0.744 |   -1.072 | 
     | \tx_core/axi_master /U840                  | C ^ -> Y v         | NOR3X1   | 0.116 | 0.150 |   0.895 |   -0.922 | 
     | \tx_core/axi_master /FE_OFCC851_n914       | A v -> Y v         | BUFX4    | 0.052 | 0.076 |   0.971 |   -0.846 | 
     | \tx_core/axi_master /U122                  | A v -> Y ^         | NAND2X1  | 0.058 | 0.060 |   1.031 |   -0.785 | 
     | \tx_core/axi_master /U562                  | A ^ -> Y v         | INVX1    | 0.034 | 0.046 |   1.078 |   -0.739 | 
     | \tx_core/axi_master /U182                  | B v -> Y v         | OR2X2    | 0.013 | 0.054 |   1.132 |   -0.685 | 
     | \tx_core/axi_master /U74                   | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   1.136 |   -0.681 | 
     | \tx_core/axi_master /U75                   | A ^ -> Y ^         | AND2X2   | 0.226 | 0.109 |   1.245 |   -0.572 | 
     | \tx_core/axi_master /U385                  | A ^ -> Y v         | INVX4    | 0.100 | 0.073 |   1.318 |   -0.499 | 
     | \tx_core/axi_master /U900                  | A v -> Y ^         | INVX8    | 0.123 | 0.061 |   1.379 |   -0.438 | 
     | \tx_core/axi_master /U2932                 | S ^ -> Y v         | MUX2X1   | 0.027 | 0.173 |   1.552 |   -0.265 | 
     | \tx_core/axi_master /FE_OFC45_n2676        | A v -> Y v         | BUFX2    | 0.256 | 0.104 |   1.655 |   -0.161 | 
     | \tx_core/axi_master /U25                   | A v -> Y ^         | INVX1    | 0.161 | 0.271 |   1.926 |    0.109 | 
     | \tx_core/tx_crc/crcpkt0 /U61               | B ^ -> Y ^         | OR2X2    | 0.045 | 0.078 |   2.004 |    0.188 | 
     | \tx_core/tx_crc/crcpkt0 /U62               | A ^ -> Y v         | INVX1    | 0.013 | 0.028 |   2.033 |    0.216 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | B v -> Y ^         | NAND3X1  | 0.161 | 0.112 |   2.145 |    0.328 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.058 | 0.102 |   2.247 |    0.430 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.375 | 0.120 |   2.367 |    0.550 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.506 | 0.453 |   2.819 |    1.003 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.105 | 0.180 |   2.999 |    1.182 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.046 | 0.076 |   3.076 |    1.259 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.057 | 0.073 |   3.149 |    1.332 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.160 | 0.078 |   3.227 |    1.410 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.180 | 0.144 |   3.371 |    1.554 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.419 | 0.178 |   3.549 |    1.732 | 
     | \tx_core/tx_crc/crcpkt0 /U4378             | C ^ -> Y v         | AOI22X1  | 0.102 | 0.258 |   3.807 |    1.990 | 
     | \tx_core/tx_crc/crcpkt0 /U4379             | A v -> Y ^         | INVX1    | 0.014 | 0.035 |   3.841 |    2.025 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[23] | D ^                | DFFPOSX1 | 0.014 | 0.000 |   3.841 |    2.025 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.817 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.852 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.046 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    2.090 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.267 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.376 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.418 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.105 | 0.058 |   0.660 |    2.476 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[23]         | CLK ^        | DFFPOSX1 | 0.116 | 0.018 |   0.677 |    2.494 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[27] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[27] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.673
- Setup                         1.650
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.223
- Arrival Time                  4.005
= Slack Time                   -1.782
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [3] ^ |          | 0.125 |       |   0.687 |   -1.095 | 
     | \tx_core/axi_master /U254                  | A ^ -> Y v         | INVX1    | 0.003 | 0.053 |   0.740 |   -1.042 | 
     | \tx_core/axi_master /U255                  | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   0.744 |   -1.037 | 
     | \tx_core/axi_master /U840                  | C ^ -> Y v         | NOR3X1   | 0.116 | 0.150 |   0.895 |   -0.887 | 
     | \tx_core/axi_master /FE_OFCC851_n914       | A v -> Y v         | BUFX4    | 0.052 | 0.076 |   0.971 |   -0.811 | 
     | \tx_core/axi_master /U122                  | A v -> Y ^         | NAND2X1  | 0.058 | 0.060 |   1.031 |   -0.751 | 
     | \tx_core/axi_master /U562                  | A ^ -> Y v         | INVX1    | 0.034 | 0.046 |   1.078 |   -0.704 | 
     | \tx_core/axi_master /U182                  | B v -> Y v         | OR2X2    | 0.013 | 0.054 |   1.132 |   -0.650 | 
     | \tx_core/axi_master /U74                   | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   1.136 |   -0.646 | 
     | \tx_core/axi_master /U75                   | A ^ -> Y ^         | AND2X2   | 0.226 | 0.109 |   1.245 |   -0.537 | 
     | \tx_core/axi_master /U385                  | A ^ -> Y v         | INVX4    | 0.100 | 0.073 |   1.318 |   -0.464 | 
     | \tx_core/axi_master /U900                  | A v -> Y ^         | INVX8    | 0.123 | 0.061 |   1.379 |   -0.403 | 
     | \tx_core/axi_master /U2932                 | S ^ -> Y v         | MUX2X1   | 0.027 | 0.173 |   1.552 |   -0.230 | 
     | \tx_core/axi_master /FE_OFC45_n2676        | A v -> Y v         | BUFX2    | 0.256 | 0.104 |   1.655 |   -0.127 | 
     | \tx_core/axi_master /U25                   | A v -> Y ^         | INVX1    | 0.161 | 0.271 |   1.926 |    0.144 | 
     | \tx_core/tx_crc/crcpkt0 /U61               | B ^ -> Y ^         | OR2X2    | 0.045 | 0.078 |   2.004 |    0.223 | 
     | \tx_core/tx_crc/crcpkt0 /U62               | A ^ -> Y v         | INVX1    | 0.013 | 0.028 |   2.033 |    0.251 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | B v -> Y ^         | NAND3X1  | 0.161 | 0.112 |   2.145 |    0.363 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.058 | 0.102 |   2.247 |    0.465 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.375 | 0.120 |   2.367 |    0.585 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.506 | 0.453 |   2.819 |    1.037 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.105 | 0.180 |   2.999 |    1.217 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.046 | 0.076 |   3.076 |    1.294 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.057 | 0.073 |   3.149 |    1.367 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.160 | 0.078 |   3.227 |    1.445 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.180 | 0.144 |   3.371 |    1.589 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.419 | 0.178 |   3.549 |    1.767 | 
     | \tx_core/tx_crc/crcpkt0 /U222              | A ^ -> Y ^         | AND2X1   | 0.032 | 0.410 |   3.958 |    2.177 | 
     | \tx_core/tx_crc/crcpkt0 /U574              | A ^ -> Y v         | INVX1    | 0.011 | 0.022 |   3.981 |    2.199 | 
     | \tx_core/tx_crc/crcpkt0 /U4566             | C v -> Y ^         | OAI21X1  | 0.032 | 0.024 |   4.005 |    2.223 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[27] | D ^                | DFFPOSX1 | 0.032 | 0.000 |   4.005 |    2.223 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.782 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.817 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.011 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    2.055 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.232 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.342 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.383 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.105 | 0.058 |   0.659 |    2.441 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[27]         | CLK ^        | DFFPOSX1 | 0.113 | 0.014 |   0.673 |    2.455 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][0] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][0] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.651
- Setup                         4.108
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -0.257
- Arrival Time                  1.465
= Slack Time                   -1.722
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.645
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RVALID  ^ |          | 0.052 |       |   0.645 |   -1.077 | 
     | \tx_core/axi_master /U720                          | A ^ -> Y v         | INVX1    | 0.034 | 0.045 |   0.690 |   -1.031 | 
     | \tx_core/axi_master /U719                          | C v -> Y ^         | NOR3X1   | 0.049 | 0.031 |   0.721 |   -1.001 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A ^ -> Y ^         | BUFX2    | 0.219 | 0.137 |   0.858 |   -0.864 | 
     | \tx_core/axi_master /U91                           | C ^ -> Y v         | NAND3X1  | 0.034 | 0.102 |   0.960 |   -0.762 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^         | INVX1    | 0.018 | 0.034 |   0.994 |   -0.728 | 
     | \tx_core/axi_master /U228                          | A ^ -> Y ^         | AND2X2   | 0.064 | 0.068 |   1.062 |   -0.660 | 
     | \tx_core/axi_master /U87                           | A ^ -> Y v         | INVX4    | 0.107 | 0.056 |   1.118 |   -0.603 | 
     | \tx_core/axi_master /U310                          | A v -> Y ^         | INVX8    | 0.220 | 0.113 |   1.231 |   -0.490 | 
     | \tx_core/axi_master /U1090                         | S ^ -> Y v         | MUX2X1   | 0.047 | 0.208 |   1.439 |   -0.283 | 
     | \tx_core/axi_master /U2573                         | A v -> Y ^         | INVX1    | 0.002 | 0.026 |   1.465 |   -0.257 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.002 | 0.000 |   1.465 |   -0.257 | 
     | g[1][0]                                            |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.722 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.757 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    1.951 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8    | 0.088 | 0.051 |   0.280 |    2.001 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8    | 0.138 | 0.112 |   0.392 |    2.114 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B ^ -> Y ^   | AND2X2   | 0.111 | 0.112 |   0.504 |    2.225 | 
     | ta_mem_reg[1] /main_gate                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A ^ -> Y v   | INVX8    | 0.100 | 0.053 |   0.557 |    2.279 | 
     | 8___L1_I0                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A v -> Y ^   | INVX8    | 0.144 | 0.078 |   0.635 |    2.357 | 
     | 8___L2_I2                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.180 | 0.016 |   0.651 |    2.373 | 
     | g[1][0]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.667
- Setup                         1.540
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.327
- Arrival Time                  4.005
= Slack Time                   -1.678
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [3] ^ |          | 0.125 |       |   0.687 |   -0.991 | 
     | \tx_core/axi_master /U254                  | A ^ -> Y v         | INVX1    | 0.003 | 0.053 |   0.740 |   -0.938 | 
     | \tx_core/axi_master /U255                  | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   0.744 |   -0.934 | 
     | \tx_core/axi_master /U840                  | C ^ -> Y v         | NOR3X1   | 0.116 | 0.150 |   0.895 |   -0.783 | 
     | \tx_core/axi_master /FE_OFCC851_n914       | A v -> Y v         | BUFX4    | 0.052 | 0.076 |   0.971 |   -0.707 | 
     | \tx_core/axi_master /U122                  | A v -> Y ^         | NAND2X1  | 0.058 | 0.060 |   1.031 |   -0.647 | 
     | \tx_core/axi_master /U562                  | A ^ -> Y v         | INVX1    | 0.034 | 0.046 |   1.078 |   -0.600 | 
     | \tx_core/axi_master /U182                  | B v -> Y v         | OR2X2    | 0.013 | 0.054 |   1.132 |   -0.546 | 
     | \tx_core/axi_master /U74                   | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   1.136 |   -0.542 | 
     | \tx_core/axi_master /U75                   | A ^ -> Y ^         | AND2X2   | 0.226 | 0.109 |   1.245 |   -0.433 | 
     | \tx_core/axi_master /U385                  | A ^ -> Y v         | INVX4    | 0.100 | 0.073 |   1.318 |   -0.360 | 
     | \tx_core/axi_master /U900                  | A v -> Y ^         | INVX8    | 0.123 | 0.061 |   1.379 |   -0.299 | 
     | \tx_core/axi_master /U2932                 | S ^ -> Y v         | MUX2X1   | 0.027 | 0.173 |   1.552 |   -0.126 | 
     | \tx_core/axi_master /FE_OFC45_n2676        | A v -> Y v         | BUFX2    | 0.256 | 0.104 |   1.655 |   -0.023 | 
     | \tx_core/axi_master /U25                   | A v -> Y ^         | INVX1    | 0.161 | 0.271 |   1.926 |    0.248 | 
     | \tx_core/tx_crc/crcpkt0 /U61               | B ^ -> Y ^         | OR2X2    | 0.045 | 0.078 |   2.004 |    0.327 | 
     | \tx_core/tx_crc/crcpkt0 /U62               | A ^ -> Y v         | INVX1    | 0.013 | 0.028 |   2.033 |    0.355 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | B v -> Y ^         | NAND3X1  | 0.161 | 0.112 |   2.145 |    0.467 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.058 | 0.102 |   2.247 |    0.569 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.375 | 0.120 |   2.367 |    0.689 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.506 | 0.453 |   2.819 |    1.141 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.105 | 0.180 |   2.999 |    1.321 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.046 | 0.076 |   3.076 |    1.398 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.057 | 0.073 |   3.149 |    1.471 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.160 | 0.078 |   3.227 |    1.549 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.180 | 0.144 |   3.371 |    1.693 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.419 | 0.178 |   3.549 |    1.871 | 
     | \tx_core/tx_crc/crcpkt0 /U221              | A ^ -> Y ^         | AND2X1   | 0.032 | 0.409 |   3.958 |    2.280 | 
     | \tx_core/tx_crc/crcpkt0 /U767              | A ^ -> Y v         | INVX1    | 0.011 | 0.023 |   3.981 |    2.303 | 
     | \tx_core/tx_crc/crcpkt0 /U3721             | C v -> Y ^         | OAI21X1  | 0.031 | 0.024 |   4.005 |    2.327 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12] | D ^                | DFFPOSX1 | 0.031 | 0.000 |   4.005 |    2.327 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.678 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.713 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    1.907 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    1.951 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.129 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.238 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.279 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.105 | 0.058 |   0.660 |    2.337 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12]         | CLK ^        | DFFPOSX1 | 0.109 | 0.008 |   0.667 |    2.345 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.678
- Setup                         1.536
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.342
- Arrival Time                  4.019
= Slack Time                   -1.677
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [3] ^ |          | 0.125 |       |   0.687 |   -0.990 | 
     | \tx_core/axi_master /U254                  | A ^ -> Y v         | INVX1    | 0.003 | 0.053 |   0.740 |   -0.937 | 
     | \tx_core/axi_master /U255                  | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   0.744 |   -0.933 | 
     | \tx_core/axi_master /U840                  | C ^ -> Y v         | NOR3X1   | 0.116 | 0.150 |   0.895 |   -0.782 | 
     | \tx_core/axi_master /FE_OFCC851_n914       | A v -> Y v         | BUFX4    | 0.052 | 0.076 |   0.971 |   -0.706 | 
     | \tx_core/axi_master /U122                  | A v -> Y ^         | NAND2X1  | 0.058 | 0.060 |   1.031 |   -0.646 | 
     | \tx_core/axi_master /U562                  | A ^ -> Y v         | INVX1    | 0.034 | 0.046 |   1.078 |   -0.599 | 
     | \tx_core/axi_master /U182                  | B v -> Y v         | OR2X2    | 0.013 | 0.054 |   1.132 |   -0.546 | 
     | \tx_core/axi_master /U74                   | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   1.136 |   -0.541 | 
     | \tx_core/axi_master /U75                   | A ^ -> Y ^         | AND2X2   | 0.226 | 0.109 |   1.245 |   -0.432 | 
     | \tx_core/axi_master /U385                  | A ^ -> Y v         | INVX4    | 0.100 | 0.073 |   1.318 |   -0.359 | 
     | \tx_core/axi_master /U900                  | A v -> Y ^         | INVX8    | 0.123 | 0.061 |   1.379 |   -0.298 | 
     | \tx_core/axi_master /U2932                 | S ^ -> Y v         | MUX2X1   | 0.027 | 0.173 |   1.552 |   -0.125 | 
     | \tx_core/axi_master /FE_OFC45_n2676        | A v -> Y v         | BUFX2    | 0.256 | 0.104 |   1.655 |   -0.022 | 
     | \tx_core/axi_master /U25                   | A v -> Y ^         | INVX1    | 0.161 | 0.271 |   1.926 |    0.249 | 
     | \tx_core/tx_crc/crcpkt0 /U61               | B ^ -> Y ^         | OR2X2    | 0.045 | 0.078 |   2.004 |    0.327 | 
     | \tx_core/tx_crc/crcpkt0 /U62               | A ^ -> Y v         | INVX1    | 0.013 | 0.028 |   2.033 |    0.356 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | B v -> Y ^         | NAND3X1  | 0.161 | 0.112 |   2.145 |    0.468 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.058 | 0.102 |   2.247 |    0.570 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.375 | 0.120 |   2.367 |    0.690 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.506 | 0.453 |   2.819 |    1.142 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.105 | 0.180 |   2.999 |    1.322 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.046 | 0.076 |   3.076 |    1.399 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.057 | 0.073 |   3.149 |    1.472 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.160 | 0.078 |   3.227 |    1.550 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.180 | 0.144 |   3.371 |    1.694 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.419 | 0.178 |   3.549 |    1.872 | 
     | \tx_core/tx_crc/crcpkt0 /U229              | A ^ -> Y ^         | AND2X1   | 0.032 | 0.424 |   3.973 |    2.296 | 
     | \tx_core/tx_crc/crcpkt0 /U768              | A ^ -> Y v         | INVX1    | 0.013 | 0.023 |   3.997 |    2.320 | 
     | \tx_core/tx_crc/crcpkt0 /U3792             | C v -> Y ^         | OAI21X1  | 0.028 | 0.022 |   4.019 |    2.342 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13] | D ^                | DFFPOSX1 | 0.028 | 0.000 |   4.019 |    2.342 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.677 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.712 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    1.906 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    1.950 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.128 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.237 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.278 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.102 | 0.062 |   0.663 |    2.340 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13]         | CLK ^        | DFFPOSX1 | 0.108 | 0.015 |   0.678 |    2.355 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.676
- Setup                         1.514
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.362
- Arrival Time                  4.010
= Slack Time                   -1.648
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [3] ^ |          | 0.125 |       |   0.687 |   -0.961 | 
     | \tx_core/axi_master /U254                 | A ^ -> Y v         | INVX1    | 0.003 | 0.053 |   0.740 |   -0.907 | 
     | \tx_core/axi_master /U255                 | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   0.744 |   -0.903 | 
     | \tx_core/axi_master /U840                 | C ^ -> Y v         | NOR3X1   | 0.116 | 0.150 |   0.895 |   -0.753 | 
     | \tx_core/axi_master /FE_OFCC851_n914      | A v -> Y v         | BUFX4    | 0.052 | 0.076 |   0.971 |   -0.677 | 
     | \tx_core/axi_master /U122                 | A v -> Y ^         | NAND2X1  | 0.058 | 0.060 |   1.031 |   -0.616 | 
     | \tx_core/axi_master /U562                 | A ^ -> Y v         | INVX1    | 0.034 | 0.046 |   1.078 |   -0.570 | 
     | \tx_core/axi_master /U182                 | B v -> Y v         | OR2X2    | 0.013 | 0.054 |   1.132 |   -0.516 | 
     | \tx_core/axi_master /U74                  | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   1.136 |   -0.512 | 
     | \tx_core/axi_master /U75                  | A ^ -> Y ^         | AND2X2   | 0.226 | 0.109 |   1.245 |   -0.403 | 
     | \tx_core/axi_master /U385                 | A ^ -> Y v         | INVX4    | 0.100 | 0.073 |   1.318 |   -0.330 | 
     | \tx_core/axi_master /U900                 | A v -> Y ^         | INVX8    | 0.123 | 0.061 |   1.379 |   -0.269 | 
     | \tx_core/axi_master /U2932                | S ^ -> Y v         | MUX2X1   | 0.027 | 0.173 |   1.552 |   -0.096 | 
     | \tx_core/axi_master /FE_OFC45_n2676       | A v -> Y v         | BUFX2    | 0.256 | 0.104 |   1.655 |    0.008 | 
     | \tx_core/axi_master /U25                  | A v -> Y ^         | INVX1    | 0.161 | 0.271 |   1.926 |    0.279 | 
     | \tx_core/tx_crc/crcpkt0 /U61              | B ^ -> Y ^         | OR2X2    | 0.045 | 0.078 |   2.004 |    0.357 | 
     | \tx_core/tx_crc/crcpkt0 /U62              | A ^ -> Y v         | INVX1    | 0.013 | 0.028 |   2.033 |    0.385 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | B v -> Y ^         | NAND3X1  | 0.161 | 0.112 |   2.145 |    0.497 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.058 | 0.102 |   2.247 |    0.599 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.375 | 0.120 |   2.367 |    0.719 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.506 | 0.453 |   2.819 |    1.172 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.105 | 0.180 |   2.999 |    1.352 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.046 | 0.076 |   3.076 |    1.428 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.057 | 0.073 |   3.149 |    1.501 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.160 | 0.078 |   3.227 |    1.579 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.180 | 0.144 |   3.371 |    1.723 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.419 | 0.178 |   3.549 |    1.901 | 
     | \tx_core/tx_crc/crcpkt0 /U233             | A ^ -> Y ^         | AND2X1   | 0.029 | 0.419 |   3.967 |    2.320 | 
     | \tx_core/tx_crc/crcpkt0 /U841             | A ^ -> Y v         | INVX1    | 0.012 | 0.022 |   3.989 |    2.342 | 
     | \tx_core/tx_crc/crcpkt0 /U3172            | C v -> Y ^         | OAI21X1  | 0.025 | 0.020 |   4.010 |    2.362 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[5] | D ^                | DFFPOSX1 | 0.025 | 0.000 |   4.010 |    2.362 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.648 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.683 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    1.877 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    1.921 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.098 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.207 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.249 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.102 | 0.062 |   0.663 |    2.310 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[5]          | CLK ^        | DFFPOSX1 | 0.107 | 0.014 |   0.676 |    2.324 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[20] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.677
- Setup                         1.495
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.383
- Arrival Time                  4.022
= Slack Time                   -1.639
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [3] ^ |          | 0.125 |       |   0.687 |   -0.952 | 
     | \tx_core/axi_master /U254                  | A ^ -> Y v         | INVX1    | 0.003 | 0.053 |   0.740 |   -0.898 | 
     | \tx_core/axi_master /U255                  | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   0.744 |   -0.894 | 
     | \tx_core/axi_master /U840                  | C ^ -> Y v         | NOR3X1   | 0.116 | 0.150 |   0.895 |   -0.744 | 
     | \tx_core/axi_master /FE_OFCC851_n914       | A v -> Y v         | BUFX4    | 0.052 | 0.076 |   0.971 |   -0.668 | 
     | \tx_core/axi_master /U122                  | A v -> Y ^         | NAND2X1  | 0.058 | 0.060 |   1.031 |   -0.607 | 
     | \tx_core/axi_master /U562                  | A ^ -> Y v         | INVX1    | 0.034 | 0.046 |   1.078 |   -0.561 | 
     | \tx_core/axi_master /U182                  | B v -> Y v         | OR2X2    | 0.013 | 0.054 |   1.132 |   -0.507 | 
     | \tx_core/axi_master /U74                   | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   1.136 |   -0.503 | 
     | \tx_core/axi_master /U75                   | A ^ -> Y ^         | AND2X2   | 0.226 | 0.109 |   1.245 |   -0.394 | 
     | \tx_core/axi_master /U385                  | A ^ -> Y v         | INVX4    | 0.100 | 0.073 |   1.318 |   -0.321 | 
     | \tx_core/axi_master /U900                  | A v -> Y ^         | INVX8    | 0.123 | 0.061 |   1.379 |   -0.260 | 
     | \tx_core/axi_master /U2932                 | S ^ -> Y v         | MUX2X1   | 0.027 | 0.173 |   1.552 |   -0.087 | 
     | \tx_core/axi_master /FE_OFC45_n2676        | A v -> Y v         | BUFX2    | 0.256 | 0.104 |   1.655 |    0.017 | 
     | \tx_core/axi_master /U25                   | A v -> Y ^         | INVX1    | 0.161 | 0.271 |   1.926 |    0.287 | 
     | \tx_core/tx_crc/crcpkt0 /U61               | B ^ -> Y ^         | OR2X2    | 0.045 | 0.078 |   2.004 |    0.366 | 
     | \tx_core/tx_crc/crcpkt0 /U62               | A ^ -> Y v         | INVX1    | 0.013 | 0.028 |   2.033 |    0.394 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | B v -> Y ^         | NAND3X1  | 0.161 | 0.112 |   2.145 |    0.506 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.058 | 0.102 |   2.247 |    0.608 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.375 | 0.120 |   2.367 |    0.728 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.506 | 0.453 |   2.819 |    1.181 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.105 | 0.180 |   2.999 |    1.360 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.046 | 0.076 |   3.076 |    1.437 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.057 | 0.073 |   3.149 |    1.510 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.160 | 0.078 |   3.227 |    1.588 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.180 | 0.144 |   3.371 |    1.732 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.419 | 0.178 |   3.549 |    1.910 | 
     | \tx_core/tx_crc/crcpkt0 /U234              | A ^ -> Y ^         | AND2X1   | 0.034 | 0.424 |   3.973 |    2.335 | 
     | \tx_core/tx_crc/crcpkt0 /U571              | A ^ -> Y v         | INVX1    | 0.012 | 0.023 |   3.997 |    2.358 | 
     | \tx_core/tx_crc/crcpkt0 /U4231             | C v -> Y ^         | OAI21X1  | 0.032 | 0.025 |   4.021 |    2.383 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[20] | D ^                | DFFPOSX1 | 0.032 | 0.000 |   4.022 |    2.383 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.639 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.674 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    1.868 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    1.912 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.089 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.198 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.240 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.102 | 0.062 |   0.663 |    2.301 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[20]         | CLK ^        | DFFPOSX1 | 0.108 | 0.015 |   0.677 |    2.316 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_data32_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/latch/D (v) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [2]                                     (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.388
+ Time Given                   -0.702
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                 1.435
- Arrival Time                  3.060
= Slack Time                   -1.625
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            0.720
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [2] ^ |         | 0.178 |       |   0.720 |   -0.904 | 
     | \tx_core/axi_master /U714                          | A ^ -> Y v           | INVX2   | 0.123 | 0.113 |   0.833 |   -0.791 | 
     | \tx_core/axi_master /U822                          | A v -> Y v           | XOR2X1  | 0.023 | 0.056 |   0.889 |   -0.736 | 
     | \tx_core/axi_master /U170                          | A v -> Y ^           | INVX1   | 0.478 | 0.010 |   0.899 |   -0.726 | 
     | \tx_core/axi_master /U171                          | A ^ -> Y v           | NOR2X1  | 0.127 | 0.147 |   1.046 |   -0.579 | 
     | \tx_core/axi_master /U238                          | A v -> Y v           | AND2X2  | 0.036 | 0.065 |   1.111 |   -0.514 | 
     | \tx_core/axi_master /U442                          | A v -> Y ^           | INVX1   | 0.478 | 0.012 |   1.123 |   -0.502 | 
     | \tx_core/axi_master /U443                          | A ^ -> Y v           | INVX1   | 0.101 | 0.139 |   1.262 |   -0.363 | 
     | \tx_core/axi_master /U196                          | A v -> Y ^           | NAND2X1 | 0.177 | 0.143 |   1.405 |   -0.219 | 
     | \tx_core/axi_master /U160                          | A ^ -> Y v           | INVX1   | 0.007 | 0.073 |   1.478 |   -0.147 | 
     | \tx_core/axi_master /U498                          | A v -> Y ^           | INVX1   | 0.478 | 0.003 |   1.481 |   -0.144 | 
     | \tx_core/axi_master /U237                          | B ^ -> Y v           | NOR2X1  | 0.292 | 0.139 |   1.620 |   -0.005 | 
     | \tx_core/axi_master /U725                          | A v -> Y ^           | NAND3X1 | 0.364 | 0.318 |   1.938 |    0.313 | 
     | \tx_core/axi_master /U130                          | A ^ -> Y v           | AOI21X1 | 0.061 | 0.134 |   2.072 |    0.447 | 
     | \tx_core/axi_master /U485                          | A v -> Y ^           | INVX1   | 0.045 | 0.058 |   2.130 |    0.505 | 
     | \tx_core/axi_master /U222                          | A ^ -> Y v           | NOR2X1  | 0.292 | 0.030 |   2.160 |    0.535 | 
     | \tx_core/axi_master /U195                          | A v -> Y ^           | NAND3X1 | 0.069 | 0.132 |   2.292 |    0.668 | 
     | \tx_core/axi_master /U88                           | A ^ -> Y v           | INVX1   | 0.007 | 0.032 |   2.324 |    0.699 | 
     | \tx_core/axi_master /U499                          | A v -> Y ^           | INVX1   | 0.097 | 0.077 |   2.401 |    0.776 | 
     | \tx_core/tx_crc/crcpkt1 /U399                      | A ^ -> Y v           | INVX2   | 0.163 | 0.081 |   2.483 |    0.858 | 
     | \tx_core/tx_crc/crcpkt1 /U447                      | C v -> Y ^           | NAND3X1 | 0.153 | 0.084 |   2.567 |    0.942 | 
     | \tx_core/tx_crc/crcpkt1 /U433                      | A ^ -> Y ^           | BUFX2   | 0.041 | 0.056 |   2.623 |    0.998 | 
     | \tx_core/tx_crc/crcpkt1 /U231                      | A ^ -> Y ^           | OR2X2   | 0.281 | 0.158 |   2.780 |    1.156 | 
     | \tx_core/tx_crc/crcpkt1 /U448                      | A ^ -> Y v           | INVX2   | 0.180 | 0.170 |   2.951 |    1.326 | 
     | \tx_core/tx_crc/crcpkt1 /U228                      | B v -> Y v           | AND2X2  | 0.188 | 0.109 |   3.059 |    1.435 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/lat | D v                  | LATCH   | 0.188 | 0.001 |   3.060 |    1.435 | 
     | ch                                                 |                      |         |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    3.350 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    3.414 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    3.553 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    3.623 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8 | 0.223 | 0.158 |   2.157 |    3.782 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/U1  | A v -> Y ^   | INVX8 | 0.176 | 0.231 |   2.387 |    4.012 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/lat | CLK ^        | LATCH | 0.176 | 0.001 |   2.388 |    4.013 | 
     | ch                                                 |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[14] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.677
- Setup                         1.478
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.399
- Arrival Time                  4.020
= Slack Time                   -1.620
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [3] ^ |          | 0.125 |       |   0.687 |   -0.933 | 
     | \tx_core/axi_master /U254                  | A ^ -> Y v         | INVX1    | 0.003 | 0.053 |   0.740 |   -0.880 | 
     | \tx_core/axi_master /U255                  | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   0.744 |   -0.876 | 
     | \tx_core/axi_master /U840                  | C ^ -> Y v         | NOR3X1   | 0.116 | 0.150 |   0.895 |   -0.725 | 
     | \tx_core/axi_master /FE_OFCC851_n914       | A v -> Y v         | BUFX4    | 0.052 | 0.076 |   0.971 |   -0.649 | 
     | \tx_core/axi_master /U122                  | A v -> Y ^         | NAND2X1  | 0.058 | 0.060 |   1.031 |   -0.589 | 
     | \tx_core/axi_master /U562                  | A ^ -> Y v         | INVX1    | 0.034 | 0.046 |   1.078 |   -0.543 | 
     | \tx_core/axi_master /U182                  | B v -> Y v         | OR2X2    | 0.013 | 0.054 |   1.132 |   -0.489 | 
     | \tx_core/axi_master /U74                   | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   1.136 |   -0.484 | 
     | \tx_core/axi_master /U75                   | A ^ -> Y ^         | AND2X2   | 0.226 | 0.109 |   1.245 |   -0.375 | 
     | \tx_core/axi_master /U385                  | A ^ -> Y v         | INVX4    | 0.100 | 0.073 |   1.318 |   -0.303 | 
     | \tx_core/axi_master /U900                  | A v -> Y ^         | INVX8    | 0.123 | 0.061 |   1.379 |   -0.241 | 
     | \tx_core/axi_master /U2932                 | S ^ -> Y v         | MUX2X1   | 0.027 | 0.173 |   1.552 |   -0.068 | 
     | \tx_core/axi_master /FE_OFC45_n2676        | A v -> Y v         | BUFX2    | 0.256 | 0.104 |   1.655 |    0.035 | 
     | \tx_core/axi_master /U25                   | A v -> Y ^         | INVX1    | 0.161 | 0.271 |   1.926 |    0.306 | 
     | \tx_core/tx_crc/crcpkt0 /U61               | B ^ -> Y ^         | OR2X2    | 0.045 | 0.078 |   2.004 |    0.384 | 
     | \tx_core/tx_crc/crcpkt0 /U62               | A ^ -> Y v         | INVX1    | 0.013 | 0.028 |   2.033 |    0.413 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | B v -> Y ^         | NAND3X1  | 0.161 | 0.112 |   2.145 |    0.525 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.058 | 0.102 |   2.247 |    0.627 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.375 | 0.120 |   2.367 |    0.746 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.506 | 0.453 |   2.819 |    1.199 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.105 | 0.180 |   2.999 |    1.379 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.046 | 0.076 |   3.076 |    1.455 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.057 | 0.073 |   3.149 |    1.529 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.160 | 0.078 |   3.227 |    1.606 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.180 | 0.144 |   3.371 |    1.750 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.419 | 0.178 |   3.549 |    1.929 | 
     | \tx_core/tx_crc/crcpkt0 /U220              | A ^ -> Y ^         | AND2X1   | 0.030 | 0.419 |   3.968 |    2.347 | 
     | \tx_core/tx_crc/crcpkt0 /U569              | A ^ -> Y v         | INVX1    | 0.016 | 0.025 |   3.993 |    2.372 | 
     | \tx_core/tx_crc/crcpkt0 /U3867             | C v -> Y ^         | OAI21X1  | 0.033 | 0.027 |   4.020 |    2.399 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[14] | D ^                | DFFPOSX1 | 0.033 | 0.000 |   4.020 |    2.399 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.620 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.656 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    1.849 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    1.893 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.071 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.180 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.221 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.102 | 0.062 |   0.663 |    2.283 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[14]         | CLK ^        | DFFPOSX1 | 0.108 | 0.014 |   0.677 |    2.297 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[15] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[15] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.674
- Setup                         1.478
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.396
- Arrival Time                  4.016
= Slack Time                   -1.620
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [3] ^ |          | 0.125 |       |   0.687 |   -0.933 | 
     | \tx_core/axi_master /U254                  | A ^ -> Y v         | INVX1    | 0.003 | 0.053 |   0.740 |   -0.879 | 
     | \tx_core/axi_master /U255                  | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   0.744 |   -0.875 | 
     | \tx_core/axi_master /U840                  | C ^ -> Y v         | NOR3X1   | 0.116 | 0.150 |   0.895 |   -0.725 | 
     | \tx_core/axi_master /FE_OFCC851_n914       | A v -> Y v         | BUFX4    | 0.052 | 0.076 |   0.971 |   -0.649 | 
     | \tx_core/axi_master /U122                  | A v -> Y ^         | NAND2X1  | 0.058 | 0.060 |   1.031 |   -0.588 | 
     | \tx_core/axi_master /U562                  | A ^ -> Y v         | INVX1    | 0.034 | 0.046 |   1.078 |   -0.542 | 
     | \tx_core/axi_master /U182                  | B v -> Y v         | OR2X2    | 0.013 | 0.054 |   1.132 |   -0.488 | 
     | \tx_core/axi_master /U74                   | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   1.136 |   -0.484 | 
     | \tx_core/axi_master /U75                   | A ^ -> Y ^         | AND2X2   | 0.226 | 0.109 |   1.245 |   -0.375 | 
     | \tx_core/axi_master /U385                  | A ^ -> Y v         | INVX4    | 0.100 | 0.073 |   1.318 |   -0.302 | 
     | \tx_core/axi_master /U900                  | A v -> Y ^         | INVX8    | 0.123 | 0.061 |   1.379 |   -0.241 | 
     | \tx_core/axi_master /U2932                 | S ^ -> Y v         | MUX2X1   | 0.027 | 0.173 |   1.552 |   -0.068 | 
     | \tx_core/axi_master /FE_OFC45_n2676        | A v -> Y v         | BUFX2    | 0.256 | 0.104 |   1.655 |    0.036 | 
     | \tx_core/axi_master /U25                   | A v -> Y ^         | INVX1    | 0.161 | 0.271 |   1.926 |    0.306 | 
     | \tx_core/tx_crc/crcpkt0 /U61               | B ^ -> Y ^         | OR2X2    | 0.045 | 0.078 |   2.004 |    0.385 | 
     | \tx_core/tx_crc/crcpkt0 /U62               | A ^ -> Y v         | INVX1    | 0.013 | 0.028 |   2.033 |    0.413 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | B v -> Y ^         | NAND3X1  | 0.161 | 0.112 |   2.145 |    0.525 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.058 | 0.102 |   2.247 |    0.627 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.375 | 0.120 |   2.367 |    0.747 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.506 | 0.453 |   2.819 |    1.200 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.105 | 0.180 |   2.999 |    1.379 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.046 | 0.076 |   3.076 |    1.456 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.057 | 0.073 |   3.149 |    1.529 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.160 | 0.078 |   3.227 |    1.607 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.180 | 0.144 |   3.371 |    1.751 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.419 | 0.178 |   3.549 |    1.929 | 
     | \tx_core/tx_crc/crcpkt0 /U231              | A ^ -> Y ^         | AND2X1   | 0.030 | 0.422 |   3.971 |    2.351 | 
     | \tx_core/tx_crc/crcpkt0 /U570              | A ^ -> Y v         | INVX1    | 0.013 | 0.023 |   3.993 |    2.374 | 
     | \tx_core/tx_crc/crcpkt0 /U3937             | C v -> Y ^         | OAI21X1  | 0.028 | 0.023 |   4.016 |    2.396 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[15] | D ^                | DFFPOSX1 | 0.028 | 0.000 |   4.016 |    2.396 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.620 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.655 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    1.849 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    1.893 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.070 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.179 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.221 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.102 | 0.062 |   0.663 |    2.282 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[15]         | CLK ^        | DFFPOSX1 | 0.106 | 0.012 |   0.674 |    2.294 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.672
- Setup                         1.497
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.376
- Arrival Time                  3.983
= Slack Time                   -1.607
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [3] ^ |          | 0.125 |       |   0.687 |   -0.920 | 
     | \tx_core/axi_master /U254                 | A ^ -> Y v         | INVX1    | 0.003 | 0.053 |   0.740 |   -0.867 | 
     | \tx_core/axi_master /U255                 | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   0.744 |   -0.863 | 
     | \tx_core/axi_master /U840                 | C ^ -> Y v         | NOR3X1   | 0.116 | 0.150 |   0.895 |   -0.713 | 
     | \tx_core/axi_master /FE_OFCC851_n914      | A v -> Y v         | BUFX4    | 0.052 | 0.076 |   0.971 |   -0.636 | 
     | \tx_core/axi_master /U122                 | A v -> Y ^         | NAND2X1  | 0.058 | 0.060 |   1.031 |   -0.576 | 
     | \tx_core/axi_master /U562                 | A ^ -> Y v         | INVX1    | 0.034 | 0.046 |   1.078 |   -0.530 | 
     | \tx_core/axi_master /U182                 | B v -> Y v         | OR2X2    | 0.013 | 0.054 |   1.132 |   -0.476 | 
     | \tx_core/axi_master /U74                  | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   1.136 |   -0.471 | 
     | \tx_core/axi_master /U75                  | A ^ -> Y ^         | AND2X2   | 0.226 | 0.109 |   1.245 |   -0.362 | 
     | \tx_core/axi_master /U385                 | A ^ -> Y v         | INVX4    | 0.100 | 0.073 |   1.318 |   -0.290 | 
     | \tx_core/axi_master /U900                 | A v -> Y ^         | INVX8    | 0.123 | 0.061 |   1.379 |   -0.228 | 
     | \tx_core/axi_master /U2932                | S ^ -> Y v         | MUX2X1   | 0.027 | 0.173 |   1.552 |   -0.055 | 
     | \tx_core/axi_master /FE_OFC45_n2676       | A v -> Y v         | BUFX2    | 0.256 | 0.104 |   1.655 |    0.048 | 
     | \tx_core/axi_master /U25                  | A v -> Y ^         | INVX1    | 0.161 | 0.271 |   1.926 |    0.319 | 
     | \tx_core/tx_crc/crcpkt0 /U61              | B ^ -> Y ^         | OR2X2    | 0.045 | 0.078 |   2.004 |    0.397 | 
     | \tx_core/tx_crc/crcpkt0 /U62              | A ^ -> Y v         | INVX1    | 0.013 | 0.028 |   2.033 |    0.425 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | B v -> Y ^         | NAND3X1  | 0.161 | 0.112 |   2.145 |    0.538 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.058 | 0.102 |   2.247 |    0.639 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.375 | 0.120 |   2.367 |    0.759 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.506 | 0.453 |   2.819 |    1.212 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.105 | 0.180 |   2.999 |    1.392 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.046 | 0.076 |   3.076 |    1.468 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.057 | 0.073 |   3.149 |    1.542 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.160 | 0.078 |   3.227 |    1.619 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.180 | 0.144 |   3.371 |    1.763 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.419 | 0.178 |   3.549 |    1.941 | 
     | \tx_core/tx_crc/crcpkt0 /U228             | A ^ -> Y ^         | AND2X1   | 0.030 | 0.389 |   3.938 |    2.331 | 
     | \tx_core/tx_crc/crcpkt0 /U567             | A ^ -> Y v         | INVX1    | 0.014 | 0.024 |   3.962 |    2.354 | 
     | \tx_core/tx_crc/crcpkt0 /U3367            | C v -> Y ^         | OAI21X1  | 0.025 | 0.021 |   3.983 |    2.376 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[7] | D ^                | DFFPOSX1 | 0.025 | 0.000 |   3.983 |    2.376 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.607 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.643 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    1.836 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    1.881 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.058 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.167 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.208 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.104 | 0.067 |   0.668 |    2.275 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[7]          | CLK ^        | DFFPOSX1 | 0.106 | 0.005 |   0.672 |    2.280 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[10] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.671
- Setup                         1.426
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.445
- Arrival Time                  4.008
= Slack Time                   -1.563
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [3] ^ |          | 0.125 |       |   0.687 |   -0.876 | 
     | \tx_core/axi_master /U254                  | A ^ -> Y v         | INVX1    | 0.003 | 0.053 |   0.740 |   -0.823 | 
     | \tx_core/axi_master /U255                  | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   0.744 |   -0.819 | 
     | \tx_core/axi_master /U840                  | C ^ -> Y v         | NOR3X1   | 0.116 | 0.150 |   0.895 |   -0.669 | 
     | \tx_core/axi_master /FE_OFCC851_n914       | A v -> Y v         | BUFX4    | 0.052 | 0.076 |   0.971 |   -0.592 | 
     | \tx_core/axi_master /U122                  | A v -> Y ^         | NAND2X1  | 0.058 | 0.060 |   1.031 |   -0.532 | 
     | \tx_core/axi_master /U562                  | A ^ -> Y v         | INVX1    | 0.034 | 0.046 |   1.078 |   -0.486 | 
     | \tx_core/axi_master /U182                  | B v -> Y v         | OR2X2    | 0.013 | 0.054 |   1.132 |   -0.432 | 
     | \tx_core/axi_master /U74                   | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   1.136 |   -0.428 | 
     | \tx_core/axi_master /U75                   | A ^ -> Y ^         | AND2X2   | 0.226 | 0.109 |   1.245 |   -0.319 | 
     | \tx_core/axi_master /U385                  | A ^ -> Y v         | INVX4    | 0.100 | 0.073 |   1.318 |   -0.246 | 
     | \tx_core/axi_master /U900                  | A v -> Y ^         | INVX8    | 0.123 | 0.061 |   1.379 |   -0.184 | 
     | \tx_core/axi_master /U2932                 | S ^ -> Y v         | MUX2X1   | 0.027 | 0.173 |   1.552 |   -0.012 | 
     | \tx_core/axi_master /FE_OFC45_n2676        | A v -> Y v         | BUFX2    | 0.256 | 0.104 |   1.655 |    0.092 | 
     | \tx_core/axi_master /U25                   | A v -> Y ^         | INVX1    | 0.161 | 0.271 |   1.926 |    0.363 | 
     | \tx_core/tx_crc/crcpkt0 /U61               | B ^ -> Y ^         | OR2X2    | 0.045 | 0.078 |   2.004 |    0.441 | 
     | \tx_core/tx_crc/crcpkt0 /U62               | A ^ -> Y v         | INVX1    | 0.013 | 0.028 |   2.033 |    0.469 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | B v -> Y ^         | NAND3X1  | 0.161 | 0.112 |   2.145 |    0.581 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.058 | 0.102 |   2.247 |    0.683 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.375 | 0.120 |   2.367 |    0.803 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.506 | 0.453 |   2.819 |    1.256 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.105 | 0.180 |   2.999 |    1.436 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.046 | 0.076 |   3.076 |    1.512 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.057 | 0.073 |   3.149 |    1.586 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.160 | 0.078 |   3.227 |    1.663 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.180 | 0.144 |   3.371 |    1.807 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.419 | 0.178 |   3.549 |    1.985 | 
     | \tx_core/tx_crc/crcpkt0 /U224              | A ^ -> Y ^         | AND2X1   | 0.027 | 0.413 |   3.962 |    2.398 | 
     | \tx_core/tx_crc/crcpkt0 /U766              | A ^ -> Y v         | INVX1    | 0.012 | 0.021 |   3.983 |    2.420 | 
     | \tx_core/tx_crc/crcpkt0 /U3597             | C v -> Y ^         | OAI21X1  | 0.032 | 0.025 |   4.008 |    2.445 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[10] | D ^                | DFFPOSX1 | 0.032 | 0.000 |   4.008 |    2.445 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.563 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.599 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    1.792 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    1.837 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.014 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.123 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.164 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.102 | 0.062 |   0.663 |    2.226 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[10]         | CLK ^        | DFFPOSX1 | 0.106 | 0.008 |   0.671 |    2.234 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[8] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.600
- Setup                         1.998
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.801
- Arrival Time                  3.335
= Slack Time                   -1.534
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |         Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                      |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RRESP [1] ^ |          | 0.082 |       |   0.664 |   -0.869 | 
     | \tx_core/axi_master /U719                 | B ^ -> Y v           | NOR3X1   | 0.028 | 0.048 |   0.712 |   -0.821 | 
     | \tx_core/axi_master /FE_OFC54_n2890       | A v -> Y v           | BUFX2    | 0.160 | 0.094 |   0.806 |   -0.727 | 
     | \tx_core/axi_master /U42                  | B v -> Y v           | AND2X1   | 0.010 | 0.097 |   0.904 |   -0.630 | 
     | \tx_core/axi_master /U347                 | A v -> Y ^           | INVX1    | 0.478 | 0.005 |   0.908 |   -0.626 | 
     | \tx_core/axi_master /U204                 | C ^ -> Y v           | AOI21X1  | 0.135 | 0.151 |   1.059 |   -0.475 | 
     | \tx_core/axi_master /U86                  | A v -> Y v           | AND2X2   | 0.142 | 0.114 |   1.173 |   -0.360 | 
     | \tx_core/axi_master /U817                 | A v -> Y ^           | INVX8    | 0.091 | 0.103 |   1.277 |   -0.257 | 
     | \tx_core/axi_master /U109                 | B ^ -> Y v           | NAND2X1  | 0.250 | 0.038 |   1.315 |   -0.219 | 
     | \tx_core/axi_master /U108                 | C v -> Y ^           | OAI21X1  | 0.111 | 0.144 |   1.459 |   -0.075 | 
     | \tx_core/tx_crc/crcpkt2 /U17              | A ^ -> Y v           | INVX1    | 0.024 | 0.057 |   1.516 |   -0.018 | 
     | \tx_core/tx_crc/crcpkt2 /U48              | A v -> Y v           | AND2X2   | 0.019 | 0.049 |   1.564 |    0.031 | 
     | \tx_core/tx_crc/crcpkt2 /U102             | A v -> Y ^           | INVX1    | 0.478 | 0.004 |   1.568 |    0.035 | 
     | \tx_core/tx_crc/crcpkt2 /U470             | A ^ -> Y v           | INVX1    | 0.114 | 0.148 |   1.716 |    0.183 | 
     | \tx_core/tx_crc/crcpkt2 /U499             | B v -> Y v           | AND2X1   | 0.016 | 0.060 |   1.776 |    0.242 | 
     | \tx_core/tx_crc/crcpkt2 /U835             | B v -> Y v           | AND2X2   | 0.219 | 0.105 |   1.880 |    0.347 | 
     | \tx_core/tx_crc/crcpkt2 /U5009            | A v -> Y ^           | INVX2    | 0.490 | 0.358 |   2.238 |    0.704 | 
     | \tx_core/tx_crc/crcpkt2 /U2186            | A ^ -> Y v           | NAND3X1  | 0.117 | 0.117 |   2.355 |    0.821 | 
     | \tx_core/tx_crc/crcpkt2 /U1397            | A v -> Y ^           | INVX1    | 0.014 | 0.040 |   2.395 |    0.861 | 
     | \tx_core/tx_crc/crcpkt2 /U1398            | A ^ -> Y v           | INVX1    | 0.084 | 0.067 |   2.461 |    0.928 | 
     | \tx_core/tx_crc/crcpkt2 /U2508            | C v -> Y ^           | NOR3X1   | 0.051 | 0.048 |   2.510 |    0.976 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC1_n3549    | A ^ -> Y ^           | BUFX4    | 0.256 | 0.113 |   2.623 |    1.089 | 
     | \tx_core/tx_crc/crcpkt2 /U281             | A ^ -> Y v           | INVX2    | 0.308 | 0.278 |   2.901 |    1.367 | 
     | \tx_core/tx_crc/crcpkt2 /U918             | A v -> Y ^           | INVX8    | 0.454 | 0.212 |   3.113 |    1.579 | 
     | \tx_core/tx_crc/crcpkt2 /U3586            | C ^ -> Y v           | AOI22X1  | 0.115 | 0.183 |   3.296 |    1.762 | 
     | \tx_core/tx_crc/crcpkt2 /U3587            | A v -> Y ^           | INVX1    | 0.014 | 0.039 |   3.335 |    1.801 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[8] | D ^                  | DFFPOSX1 | 0.014 | 0.000 |   3.335 |    1.801 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.534 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.569 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    1.763 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.273 |    1.807 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8    | 0.113 | 0.094 |   0.368 |    1.901 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.099 | 0.097 |   0.465 |    1.998 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.070 | 0.041 |   0.506 |    2.040 | 
     | \tx_core/tx_crc/crcpkt2 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.107 | 0.073 |   0.579 |    2.112 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[8]          | CLK ^        | DFFPOSX1 | 0.120 | 0.021 |   0.600 |    2.133 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.671
- Setup                         1.525
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.346
- Arrival Time                  3.851
= Slack Time                   -1.505
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [3] ^ |          | 0.125 |       |   0.687 |   -0.818 | 
     | \tx_core/axi_master /U254                 | A ^ -> Y v         | INVX1    | 0.003 | 0.053 |   0.740 |   -0.765 | 
     | \tx_core/axi_master /U255                 | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   0.744 |   -0.761 | 
     | \tx_core/axi_master /U840                 | C ^ -> Y v         | NOR3X1   | 0.116 | 0.150 |   0.895 |   -0.611 | 
     | \tx_core/axi_master /FE_OFCC851_n914      | A v -> Y v         | BUFX4    | 0.052 | 0.076 |   0.971 |   -0.534 | 
     | \tx_core/axi_master /U122                 | A v -> Y ^         | NAND2X1  | 0.058 | 0.060 |   1.031 |   -0.474 | 
     | \tx_core/axi_master /U562                 | A ^ -> Y v         | INVX1    | 0.034 | 0.046 |   1.078 |   -0.428 | 
     | \tx_core/axi_master /U182                 | B v -> Y v         | OR2X2    | 0.013 | 0.054 |   1.132 |   -0.374 | 
     | \tx_core/axi_master /U74                  | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   1.136 |   -0.369 | 
     | \tx_core/axi_master /U75                  | A ^ -> Y ^         | AND2X2   | 0.226 | 0.109 |   1.245 |   -0.260 | 
     | \tx_core/axi_master /U385                 | A ^ -> Y v         | INVX4    | 0.100 | 0.073 |   1.318 |   -0.188 | 
     | \tx_core/axi_master /U900                 | A v -> Y ^         | INVX8    | 0.123 | 0.061 |   1.379 |   -0.126 | 
     | \tx_core/axi_master /U2932                | S ^ -> Y v         | MUX2X1   | 0.027 | 0.173 |   1.552 |    0.047 | 
     | \tx_core/axi_master /FE_OFC45_n2676       | A v -> Y v         | BUFX2    | 0.256 | 0.104 |   1.655 |    0.150 | 
     | \tx_core/axi_master /U25                  | A v -> Y ^         | INVX1    | 0.161 | 0.271 |   1.926 |    0.421 | 
     | \tx_core/tx_crc/crcpkt0 /U61              | B ^ -> Y ^         | OR2X2    | 0.045 | 0.078 |   2.004 |    0.499 | 
     | \tx_core/tx_crc/crcpkt0 /U62              | A ^ -> Y v         | INVX1    | 0.013 | 0.028 |   2.033 |    0.527 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | B v -> Y ^         | NAND3X1  | 0.161 | 0.112 |   2.145 |    0.640 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.058 | 0.102 |   2.247 |    0.741 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.375 | 0.120 |   2.367 |    0.861 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.506 | 0.453 |   2.819 |    1.314 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.105 | 0.180 |   2.999 |    1.494 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.046 | 0.076 |   3.076 |    1.570 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.057 | 0.073 |   3.149 |    1.644 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.160 | 0.078 |   3.227 |    1.721 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.180 | 0.144 |   3.371 |    1.865 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.419 | 0.178 |   3.549 |    2.043 | 
     | \tx_core/tx_crc/crcpkt0 /U3440            | C ^ -> Y v         | AOI22X1  | 0.137 | 0.255 |   3.804 |    2.298 | 
     | \tx_core/tx_crc/crcpkt0 /U3441            | A v -> Y ^         | INVX1    | 0.015 | 0.047 |   3.851 |    2.346 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8] | D ^                | DFFPOSX1 | 0.015 | 0.000 |   3.851 |    2.346 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.505 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.541 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    1.734 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    1.779 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    1.956 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.065 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.106 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.104 | 0.067 |   0.668 |    2.173 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8]          | CLK ^        | DFFPOSX1 | 0.105 | 0.003 |   0.671 |    2.176 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[19] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.670
- Setup                         1.537
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.332
- Arrival Time                  3.832
= Slack Time                   -1.499
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [3] ^ |          | 0.125 |       |   0.687 |   -0.812 | 
     | \tx_core/axi_master /U254                  | A ^ -> Y v         | INVX1    | 0.003 | 0.053 |   0.740 |   -0.759 | 
     | \tx_core/axi_master /U255                  | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   0.744 |   -0.755 | 
     | \tx_core/axi_master /U840                  | C ^ -> Y v         | NOR3X1   | 0.116 | 0.150 |   0.895 |   -0.604 | 
     | \tx_core/axi_master /FE_OFCC851_n914       | A v -> Y v         | BUFX4    | 0.052 | 0.076 |   0.971 |   -0.528 | 
     | \tx_core/axi_master /U122                  | A v -> Y ^         | NAND2X1  | 0.058 | 0.060 |   1.031 |   -0.468 | 
     | \tx_core/axi_master /U562                  | A ^ -> Y v         | INVX1    | 0.034 | 0.046 |   1.078 |   -0.422 | 
     | \tx_core/axi_master /U182                  | B v -> Y v         | OR2X2    | 0.013 | 0.054 |   1.132 |   -0.368 | 
     | \tx_core/axi_master /U74                   | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   1.136 |   -0.363 | 
     | \tx_core/axi_master /U75                   | A ^ -> Y ^         | AND2X2   | 0.226 | 0.109 |   1.245 |   -0.254 | 
     | \tx_core/axi_master /U385                  | A ^ -> Y v         | INVX4    | 0.100 | 0.073 |   1.318 |   -0.182 | 
     | \tx_core/axi_master /U900                  | A v -> Y ^         | INVX8    | 0.123 | 0.061 |   1.379 |   -0.120 | 
     | \tx_core/axi_master /U2932                 | S ^ -> Y v         | MUX2X1   | 0.027 | 0.173 |   1.552 |    0.053 | 
     | \tx_core/axi_master /FE_OFC45_n2676        | A v -> Y v         | BUFX2    | 0.256 | 0.104 |   1.655 |    0.156 | 
     | \tx_core/axi_master /U25                   | A v -> Y ^         | INVX1    | 0.161 | 0.271 |   1.926 |    0.427 | 
     | \tx_core/tx_crc/crcpkt0 /U61               | B ^ -> Y ^         | OR2X2    | 0.045 | 0.078 |   2.004 |    0.505 | 
     | \tx_core/tx_crc/crcpkt0 /U62               | A ^ -> Y v         | INVX1    | 0.013 | 0.028 |   2.033 |    0.533 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | B v -> Y ^         | NAND3X1  | 0.161 | 0.112 |   2.145 |    0.646 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.058 | 0.102 |   2.247 |    0.747 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.375 | 0.120 |   2.367 |    0.867 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.506 | 0.453 |   2.819 |    1.320 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.105 | 0.180 |   2.999 |    1.500 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.046 | 0.076 |   3.076 |    1.576 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.057 | 0.073 |   3.149 |    1.650 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.160 | 0.078 |   3.227 |    1.727 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.180 | 0.144 |   3.371 |    1.871 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.419 | 0.178 |   3.549 |    2.049 | 
     | \tx_core/tx_crc/crcpkt0 /U4172             | C ^ -> Y v         | AOI22X1  | 0.101 | 0.250 |   3.798 |    2.299 | 
     | \tx_core/tx_crc/crcpkt0 /U4173             | A v -> Y ^         | INVX1    | 0.013 | 0.033 |   3.832 |    2.332 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[19] | D ^                | DFFPOSX1 | 0.013 | 0.000 |   3.832 |    2.332 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.499 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.535 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    1.728 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    1.772 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    1.950 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.059 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.100 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.104 | 0.067 |   0.667 |    2.167 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[19]         | CLK ^        | DFFPOSX1 | 0.105 | 0.002 |   0.670 |    2.169 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[0] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.677
- Setup                         1.604
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.273
- Arrival Time                  3.769
= Slack Time                   -1.496
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [3] ^ |          | 0.125 |       |   0.687 |   -0.809 | 
     | \tx_core/axi_master /U254                 | A ^ -> Y v         | INVX1    | 0.003 | 0.053 |   0.740 |   -0.755 | 
     | \tx_core/axi_master /U255                 | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   0.744 |   -0.751 | 
     | \tx_core/axi_master /U840                 | C ^ -> Y v         | NOR3X1   | 0.116 | 0.150 |   0.895 |   -0.601 | 
     | \tx_core/axi_master /FE_OFCC851_n914      | A v -> Y v         | BUFX4    | 0.052 | 0.076 |   0.971 |   -0.525 | 
     | \tx_core/axi_master /U122                 | A v -> Y ^         | NAND2X1  | 0.058 | 0.060 |   1.031 |   -0.464 | 
     | \tx_core/axi_master /U562                 | A ^ -> Y v         | INVX1    | 0.034 | 0.046 |   1.078 |   -0.418 | 
     | \tx_core/axi_master /U182                 | B v -> Y v         | OR2X2    | 0.013 | 0.054 |   1.132 |   -0.364 | 
     | \tx_core/axi_master /U74                  | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   1.136 |   -0.360 | 
     | \tx_core/axi_master /U75                  | A ^ -> Y ^         | AND2X2   | 0.226 | 0.109 |   1.245 |   -0.251 | 
     | \tx_core/axi_master /U385                 | A ^ -> Y v         | INVX4    | 0.100 | 0.073 |   1.318 |   -0.178 | 
     | \tx_core/axi_master /U900                 | A v -> Y ^         | INVX8    | 0.123 | 0.061 |   1.379 |   -0.116 | 
     | \tx_core/axi_master /U2932                | S ^ -> Y v         | MUX2X1   | 0.027 | 0.173 |   1.552 |    0.056 | 
     | \tx_core/axi_master /FE_OFC45_n2676       | A v -> Y v         | BUFX2    | 0.256 | 0.104 |   1.655 |    0.160 | 
     | \tx_core/axi_master /U25                  | A v -> Y ^         | INVX1    | 0.161 | 0.271 |   1.926 |    0.431 | 
     | \tx_core/tx_crc/crcpkt0 /U61              | B ^ -> Y ^         | OR2X2    | 0.045 | 0.078 |   2.004 |    0.509 | 
     | \tx_core/tx_crc/crcpkt0 /U62              | A ^ -> Y v         | INVX1    | 0.013 | 0.028 |   2.033 |    0.537 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | B v -> Y ^         | NAND3X1  | 0.161 | 0.112 |   2.145 |    0.649 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.058 | 0.102 |   2.247 |    0.751 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.375 | 0.120 |   2.367 |    0.871 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.506 | 0.453 |   2.819 |    1.324 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.105 | 0.180 |   2.999 |    1.504 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.046 | 0.076 |   3.076 |    1.580 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.057 | 0.073 |   3.149 |    1.653 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.160 | 0.078 |   3.227 |    1.731 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.180 | 0.144 |   3.371 |    1.875 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.419 | 0.178 |   3.549 |    2.053 | 
     | \tx_core/tx_crc/crcpkt0 /U2370            | C ^ -> Y v         | AOI22X1  | 0.092 | 0.191 |   3.740 |    2.244 | 
     | \tx_core/tx_crc/crcpkt0 /U2371            | A v -> Y ^         | INVX1    | 0.012 | 0.029 |   3.769 |    2.273 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[0] | D ^                | DFFPOSX1 | 0.012 | 0.000 |   3.769 |    2.273 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.496 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.531 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    1.725 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    1.769 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    1.946 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.055 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.096 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.104 | 0.067 |   0.668 |    2.163 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[0]          | CLK ^        | DFFPOSX1 | 0.107 | 0.010 |   0.678 |    2.173 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[18] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.674
- Setup                         1.899
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.976
- Arrival Time                  3.465
= Slack Time                   -1.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [3] ^ |          | 0.125 |       |   0.687 |   -0.802 | 
     | \tx_core/axi_master /U254                  | A ^ -> Y v         | INVX1    | 0.003 | 0.053 |   0.740 |   -0.749 | 
     | \tx_core/axi_master /U255                  | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   0.744 |   -0.744 | 
     | \tx_core/axi_master /U840                  | C ^ -> Y v         | NOR3X1   | 0.116 | 0.150 |   0.895 |   -0.594 | 
     | \tx_core/axi_master /FE_OFCC851_n914       | A v -> Y v         | BUFX4    | 0.052 | 0.076 |   0.971 |   -0.518 | 
     | \tx_core/axi_master /U122                  | A v -> Y ^         | NAND2X1  | 0.058 | 0.060 |   1.031 |   -0.458 | 
     | \tx_core/axi_master /U562                  | A ^ -> Y v         | INVX1    | 0.034 | 0.046 |   1.078 |   -0.411 | 
     | \tx_core/axi_master /U182                  | B v -> Y v         | OR2X2    | 0.013 | 0.054 |   1.132 |   -0.357 | 
     | \tx_core/axi_master /U74                   | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   1.136 |   -0.353 | 
     | \tx_core/axi_master /U75                   | A ^ -> Y ^         | AND2X2   | 0.226 | 0.109 |   1.245 |   -0.244 | 
     | \tx_core/axi_master /U385                  | A ^ -> Y v         | INVX4    | 0.100 | 0.073 |   1.318 |   -0.171 | 
     | \tx_core/axi_master /U900                  | A v -> Y ^         | INVX8    | 0.123 | 0.061 |   1.379 |   -0.110 | 
     | \tx_core/axi_master /U2932                 | S ^ -> Y v         | MUX2X1   | 0.027 | 0.173 |   1.552 |    0.063 | 
     | \tx_core/axi_master /FE_OFC45_n2676        | A v -> Y v         | BUFX2    | 0.256 | 0.104 |   1.655 |    0.166 | 
     | \tx_core/axi_master /U25                   | A v -> Y ^         | INVX1    | 0.161 | 0.271 |   1.926 |    0.437 | 
     | \tx_core/tx_crc/crcpkt0 /U61               | B ^ -> Y ^         | OR2X2    | 0.045 | 0.078 |   2.004 |    0.516 | 
     | \tx_core/tx_crc/crcpkt0 /U62               | A ^ -> Y v         | INVX1    | 0.013 | 0.028 |   2.033 |    0.544 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | B v -> Y ^         | NAND3X1  | 0.161 | 0.112 |   2.145 |    0.656 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.058 | 0.102 |   2.247 |    0.758 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.375 | 0.120 |   2.367 |    0.878 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.506 | 0.453 |   2.819 |    1.331 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.105 | 0.180 |   2.999 |    1.510 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.046 | 0.076 |   3.076 |    1.587 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.057 | 0.073 |   3.149 |    1.660 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.160 | 0.078 |   3.227 |    1.738 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.180 | 0.144 |   3.371 |    1.882 | 
     | \tx_core/tx_crc/crcpkt0 /U4125             | C ^ -> Y v         | AOI22X1  | 0.045 | 0.070 |   3.441 |    1.952 | 
     | \tx_core/tx_crc/crcpkt0 /U4126             | A v -> Y ^         | INVX1    | 0.000 | 0.024 |   3.465 |    1.976 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[18] | D ^                | DFFPOSX1 | 0.000 | 0.000 |   3.465 |    1.976 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.489 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.524 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    1.718 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    1.762 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    1.939 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.049 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.090 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.105 | 0.058 |   0.660 |    2.148 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[18]         | CLK ^        | DFFPOSX1 | 0.114 | 0.015 |   0.674 |    2.163 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.676
- Setup                         1.557
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.319
- Arrival Time                  3.806
= Slack Time                   -1.487
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [3] ^ |          | 0.125 |       |   0.687 |   -0.800 | 
     | \tx_core/axi_master /U254                 | A ^ -> Y v         | INVX1    | 0.003 | 0.053 |   0.740 |   -0.747 | 
     | \tx_core/axi_master /U255                 | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   0.744 |   -0.743 | 
     | \tx_core/axi_master /U840                 | C ^ -> Y v         | NOR3X1   | 0.116 | 0.150 |   0.895 |   -0.592 | 
     | \tx_core/axi_master /FE_OFCC851_n914      | A v -> Y v         | BUFX4    | 0.052 | 0.076 |   0.971 |   -0.516 | 
     | \tx_core/axi_master /U122                 | A v -> Y ^         | NAND2X1  | 0.058 | 0.060 |   1.031 |   -0.456 | 
     | \tx_core/axi_master /U562                 | A ^ -> Y v         | INVX1    | 0.034 | 0.046 |   1.078 |   -0.410 | 
     | \tx_core/axi_master /U182                 | B v -> Y v         | OR2X2    | 0.013 | 0.054 |   1.132 |   -0.356 | 
     | \tx_core/axi_master /U74                  | A v -> Y ^         | INVX1    | 0.478 | 0.004 |   1.136 |   -0.351 | 
     | \tx_core/axi_master /U75                  | A ^ -> Y ^         | AND2X2   | 0.226 | 0.109 |   1.245 |   -0.242 | 
     | \tx_core/axi_master /U385                 | A ^ -> Y v         | INVX4    | 0.100 | 0.073 |   1.318 |   -0.170 | 
     | \tx_core/axi_master /U900                 | A v -> Y ^         | INVX8    | 0.123 | 0.061 |   1.379 |   -0.108 | 
     | \tx_core/axi_master /U2932                | S ^ -> Y v         | MUX2X1   | 0.027 | 0.173 |   1.552 |    0.065 | 
     | \tx_core/axi_master /FE_OFC45_n2676       | A v -> Y v         | BUFX2    | 0.256 | 0.104 |   1.655 |    0.168 | 
     | \tx_core/axi_master /U25                  | A v -> Y ^         | INVX1    | 0.161 | 0.271 |   1.926 |    0.439 | 
     | \tx_core/tx_crc/crcpkt0 /U61              | B ^ -> Y ^         | OR2X2    | 0.045 | 0.078 |   2.004 |    0.517 | 
     | \tx_core/tx_crc/crcpkt0 /U62              | A ^ -> Y v         | INVX1    | 0.013 | 0.028 |   2.033 |    0.545 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | B v -> Y ^         | NAND3X1  | 0.161 | 0.112 |   2.145 |    0.658 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.058 | 0.102 |   2.247 |    0.759 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.375 | 0.120 |   2.367 |    0.879 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.506 | 0.453 |   2.819 |    1.332 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.105 | 0.180 |   2.999 |    1.512 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.046 | 0.076 |   3.076 |    1.588 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.057 | 0.073 |   3.149 |    1.662 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.160 | 0.078 |   3.227 |    1.739 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.180 | 0.144 |   3.371 |    1.883 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.419 | 0.178 |   3.549 |    2.061 | 
     | \tx_core/tx_crc/crcpkt0 /U3031            | C ^ -> Y v         | AOI22X1  | 0.103 | 0.220 |   3.769 |    2.281 | 
     | \tx_core/tx_crc/crcpkt0 /U3032            | A v -> Y ^         | INVX1    | 0.018 | 0.038 |   3.806 |    2.319 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4] | D ^                | DFFPOSX1 | 0.018 | 0.000 |   3.806 |    2.319 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.487 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.523 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    1.716 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    1.761 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    1.938 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.047 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.088 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.104 | 0.067 |   0.668 |    2.155 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4]          | CLK ^        | DFFPOSX1 | 0.107 | 0.009 |   0.676 |    2.164 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[31] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[31] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.594
- Setup                         1.976
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.818
- Arrival Time                  3.301
= Slack Time                   -1.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |         Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                      |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RRESP [1] ^ |          | 0.082 |       |   0.664 |   -0.819 | 
     | \tx_core/axi_master /U719                  | B ^ -> Y v           | NOR3X1   | 0.028 | 0.048 |   0.712 |   -0.771 | 
     | \tx_core/axi_master /FE_OFC54_n2890        | A v -> Y v           | BUFX2    | 0.160 | 0.094 |   0.806 |   -0.677 | 
     | \tx_core/axi_master /U42                   | B v -> Y v           | AND2X1   | 0.010 | 0.097 |   0.904 |   -0.580 | 
     | \tx_core/axi_master /U347                  | A v -> Y ^           | INVX1    | 0.478 | 0.005 |   0.908 |   -0.575 | 
     | \tx_core/axi_master /U204                  | C ^ -> Y v           | AOI21X1  | 0.135 | 0.151 |   1.059 |   -0.425 | 
     | \tx_core/axi_master /U86                   | A v -> Y v           | AND2X2   | 0.142 | 0.114 |   1.173 |   -0.310 | 
     | \tx_core/axi_master /U817                  | A v -> Y ^           | INVX8    | 0.091 | 0.103 |   1.277 |   -0.207 | 
     | \tx_core/axi_master /U109                  | B ^ -> Y v           | NAND2X1  | 0.250 | 0.038 |   1.315 |   -0.169 | 
     | \tx_core/axi_master /U108                  | C v -> Y ^           | OAI21X1  | 0.111 | 0.144 |   1.459 |   -0.025 | 
     | \tx_core/tx_crc/crcpkt2 /U17               | A ^ -> Y v           | INVX1    | 0.024 | 0.057 |   1.516 |    0.032 | 
     | \tx_core/tx_crc/crcpkt2 /U48               | A v -> Y v           | AND2X2   | 0.019 | 0.049 |   1.564 |    0.081 | 
     | \tx_core/tx_crc/crcpkt2 /U102              | A v -> Y ^           | INVX1    | 0.478 | 0.004 |   1.568 |    0.085 | 
     | \tx_core/tx_crc/crcpkt2 /U470              | A ^ -> Y v           | INVX1    | 0.114 | 0.148 |   1.716 |    0.233 | 
     | \tx_core/tx_crc/crcpkt2 /U499              | B v -> Y v           | AND2X1   | 0.016 | 0.060 |   1.776 |    0.292 | 
     | \tx_core/tx_crc/crcpkt2 /U835              | B v -> Y v           | AND2X2   | 0.219 | 0.105 |   1.880 |    0.397 | 
     | \tx_core/tx_crc/crcpkt2 /U5009             | A v -> Y ^           | INVX2    | 0.490 | 0.358 |   2.238 |    0.754 | 
     | \tx_core/tx_crc/crcpkt2 /U2186             | A ^ -> Y v           | NAND3X1  | 0.117 | 0.117 |   2.355 |    0.871 | 
     | \tx_core/tx_crc/crcpkt2 /U1397             | A v -> Y ^           | INVX1    | 0.014 | 0.040 |   2.395 |    0.911 | 
     | \tx_core/tx_crc/crcpkt2 /U1398             | A ^ -> Y v           | INVX1    | 0.084 | 0.067 |   2.461 |    0.978 | 
     | \tx_core/tx_crc/crcpkt2 /U2508             | C v -> Y ^           | NOR3X1   | 0.051 | 0.048 |   2.510 |    1.026 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC1_n3549     | A ^ -> Y ^           | BUFX4    | 0.256 | 0.113 |   2.623 |    1.140 | 
     | \tx_core/tx_crc/crcpkt2 /U281              | A ^ -> Y v           | INVX2    | 0.308 | 0.278 |   2.901 |    1.417 | 
     | \tx_core/tx_crc/crcpkt2 /U111              | A v -> Y ^           | INVX4    | 0.386 | 0.250 |   3.151 |    1.667 | 
     | \tx_core/tx_crc/crcpkt2 /U4922             | C ^ -> Y v           | AOI22X1  | 0.066 | 0.129 |   3.280 |    1.796 | 
     | \tx_core/tx_crc/crcpkt2 /U4923             | A v -> Y ^           | INVX1    | 0.014 | 0.022 |   3.301 |    1.818 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[31] | D ^                  | DFFPOSX1 | 0.014 | 0.000 |   3.301 |    1.818 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.484 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.519 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    1.713 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.274 |    1.757 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8    | 0.113 | 0.094 |   0.368 |    1.852 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.099 | 0.097 |   0.465 |    1.949 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.070 | 0.041 |   0.506 |    1.990 | 
     | \tx_core/tx_crc/crcpkt2 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.107 | 0.073 |   0.579 |    2.062 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[31]         | CLK ^        | DFFPOSX1 | 0.119 | 0.015 |   0.594 |    2.077 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

