{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637708177234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637708177235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 23 16:56:17 2021 " "Processing started: Tue Nov 23 16:56:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637708177235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708177235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708177235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637708177709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637708177709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment7_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment7_deco " "Found entity 1: segment7_deco" {  } { { "segment7_deco.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/segment7_deco.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/bin2bcd.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extend.sv(13) " "Verilog HDL warning at Extend.sv(13): extended using \"x\" or \"z\"" {  } { { "Extend.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Extend.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637708192937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file Extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "Extend.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT out Demux_1_to_16.sv(4) " "Verilog HDL Declaration information at Demux_1_to_16.sv(4): object \"OUT\" differs only in case from object \"out\" in the same scope" {  } { { "Demux_1_to_16.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Demux_1_to_16.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637708192939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Demux_1_to_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file Demux_1_to_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1_to_16 " "Found entity 1: Demux_1_to_16" {  } { { "Demux_1_to_16.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Demux_1_to_16.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register.sv 1 1 " "Found 1 design units, including 1 entities, in source file Register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Register.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_2_to_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file Mux_2_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_to_1 " "Found entity 1: Mux_2_to_1" {  } { { "Mux_2_to_1.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Mux_2_to_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_16_to_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file Mux_16_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16_to_1 " "Found entity 1: Mux_16_to_1" {  } { { "Mux_16_to_1.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Mux_16_to_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.sv 1 1 " "Found 1 design units, including 1 entities, in source file PC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/PC.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Plus4.sv 1 1 " "Found 1 design units, including 1 entities, in source file Plus4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Plus4 " "Found entity 1: Plus4" {  } { { "Plus4.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Plus4.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataMemory.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.sv 1 1 " "Found 1 design units, including 1 entities, in source file RegisterFile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RegisterFile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALU.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MainDecoder.sv(34) " "Verilog HDL warning at MainDecoder.sv(34): extended using \"x\" or \"z\"" {  } { { "MainDecoder.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/MainDecoder.sv" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637708192949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MainDecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file MainDecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "MainDecoder.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/MainDecoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_Logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file PC_Logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Logic " "Found entity 1: PC_Logic" {  } { { "PC_Logic.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/PC_Logic.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALUDecoder.sv(17) " "Verilog HDL warning at ALUDecoder.sv(17): extended using \"x\" or \"z\"" {  } { { "ALUDecoder.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALUDecoder.sv" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637708192954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALUDecoder.sv(19) " "Verilog HDL warning at ALUDecoder.sv(19): extended using \"x\" or \"z\"" {  } { { "ALUDecoder.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALUDecoder.sv" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637708192954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUDecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALUDecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "ALUDecoder.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALUDecoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConditionalLogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file ConditionalLogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionalLogic " "Found entity 1: ConditionalLogic" {  } { { "ConditionalLogic.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ConditionalLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file Decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Decoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ControlUnit.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_tb " "Found entity 1: ControlUnit_tb" {  } { { "ControlUnit_tb.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ControlUnit_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUControlDeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALUControlDeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControlDeco " "Found entity 1: ALUControlDeco" {  } { { "ALUControlDeco.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALUControlDeco.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_tb " "Found entity 1: Alu_tb" {  } { { "Alu_tb.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Alu_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataPath.sv 1 1 " "Found 1 design units, including 1 entities, in source file DataPath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/InstructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemoryRam.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemoryRam.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemoryRam " "Found entity 1: DataMemoryRam" {  } { { "DataMemoryRam.v" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataMemoryRam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/CPU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file Processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeMem.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeMem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeMem " "Found entity 1: writeMem" {  } { { "writeMem.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/writeMem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Chipset.sv 1 1 " "Found 1 design units, including 1 entities, in source file Chipset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Chipset " "Found entity 1: Chipset" {  } { { "Chipset.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Chipset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/processor_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romtb.sv 1 1 " "Found 1 design units, including 1 entities, in source file romtb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 romtb " "Found entity 1: romtb" {  } { { "romtb.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/romtb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romtest.v 1 1 " "Found 1 design units, including 1 entities, in source file romtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 romtest " "Found entity 1: romtest" {  } { { "romtest.v" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/romtest.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tb " "Found entity 1: ram_tb" {  } { { "ram_tb.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ram_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708192971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708192971 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o1 ALU.sv(28) " "Verilog HDL Implicit Net warning at ALU.sv(28): created implicit net for \"o1\"" {  } { { "ALU.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALU.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708192971 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o2 ALU.sv(29) " "Verilog HDL Implicit Net warning at ALU.sv(29): created implicit net for \"o2\"" {  } { { "ALU.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALU.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708192971 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o3 ALU.sv(30) " "Verilog HDL Implicit Net warning at ALU.sv(30): created implicit net for \"o3\"" {  } { { "ALU.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALU.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708192972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637708193052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romtest romtest:Rom " "Elaborating entity \"romtest\" for hierarchy \"romtest:Rom\"" {  } { { "Processor.sv" "Rom" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708193066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romtest:Rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romtest:Rom\|altsyncram:altsyncram_component\"" {  } { { "romtest.v" "altsyncram_component" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/romtest.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708193131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romtest:Rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romtest:Rom\|altsyncram:altsyncram_component\"" {  } { { "romtest.v" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/romtest.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708193134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romtest:Rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"romtest:Rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708193135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708193135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708193135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Instructions.mif " "Parameter \"init_file\" = \"Instructions.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708193135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708193135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708193135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708193135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708193135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708193135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708193135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708193135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708193135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708193135 ""}  } { { "romtest.v" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/romtest.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637708193135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4me1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4me1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4me1 " "Found entity 1: altsyncram_4me1" {  } { { "db/altsyncram_4me1.tdf" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_4me1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708193270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708193270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4me1 romtest:Rom\|altsyncram:altsyncram_component\|altsyncram_4me1:auto_generated " "Elaborating entity \"altsyncram_4me1\" for hierarchy \"romtest:Rom\|altsyncram:altsyncram_component\|altsyncram_4me1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708193271 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "111 65536 0 37 10 " "111 out of 65536 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 37 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1 3 " "Addresses ranging from 1 to 3 are not initialized" {  } { { "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1637708193300 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "5 7 " "Addresses ranging from 5 to 7 are not initialized" {  } { { "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1637708193300 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9 11 " "Addresses ranging from 9 to 11 are not initialized" {  } { { "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1637708193300 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "13 15 " "Addresses ranging from 13 to 15 are not initialized" {  } { { "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1637708193300 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "17 19 " "Addresses ranging from 17 to 19 are not initialized" {  } { { "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1637708193300 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "21 23 " "Addresses ranging from 21 to 23 are not initialized" {  } { { "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1637708193300 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "25 27 " "Addresses ranging from 25 to 27 are not initialized" {  } { { "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1637708193300 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "29 31 " "Addresses ranging from 29 to 31 are not initialized" {  } { { "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1637708193300 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "33 35 " "Addresses ranging from 33 to 35 are not initialized" {  } { { "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1637708193300 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "37 39 " "Addresses ranging from 37 to 39 are not initialized" {  } { { "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1637708193300 ""}  } { { "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Instructions.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1637708193300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708195553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708195553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a romtest:Rom\|altsyncram:altsyncram_component\|altsyncram_4me1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"romtest:Rom\|altsyncram:altsyncram_component\|altsyncram_4me1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_4me1.tdf" "rden_decode" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_4me1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708195553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708195610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708195610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb romtest:Rom\|altsyncram:altsyncram_component\|altsyncram_4me1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"romtest:Rom\|altsyncram:altsyncram_component\|altsyncram_4me1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_4me1.tdf" "mux2" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_4me1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708195610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:Ram " "Elaborating entity \"RAM\" for hierarchy \"RAM:Ram\"" {  } { { "Processor.sv" "Ram" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708195642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:Ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:Ram\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708195652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:Ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:Ram\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708195654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:Ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:Ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708195655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708195655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ramdata.mif " "Parameter \"init_file\" = \"ramdata.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708195655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708195655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708195655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708195655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708195655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708195655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708195655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708195655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708195655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708195655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708195655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708195655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708195655 ""}  } { { "RAM.v" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637708195655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lun1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lun1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lun1 " "Found entity 1: altsyncram_lun1" {  } { { "db/altsyncram_lun1.tdf" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_lun1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708195727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708195727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lun1 RAM:Ram\|altsyncram:altsyncram_component\|altsyncram_lun1:auto_generated " "Elaborating entity \"altsyncram_lun1\" for hierarchy \"RAM:Ram\|altsyncram:altsyncram_component\|altsyncram_lun1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708195728 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2 65536 0 1 1 " "2 out of 65536 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 1 " "Addresses ranging from 0 to 1 are not initialized" {  } { { "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ramdata.mif" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ramdata.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1637708195747 ""}  } { { "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ramdata.mif" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ramdata.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1637708195747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708196222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708196222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla RAM:Ram\|altsyncram:altsyncram_component\|altsyncram_lun1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"RAM:Ram\|altsyncram:altsyncram_component\|altsyncram_lun1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_lun1.tdf" "decode3" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_lun1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708196287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708196287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb RAM:Ram\|altsyncram:altsyncram_component\|altsyncram_lun1:auto_generated\|mux_tfb:mux2 " "Elaborating entity \"mux_tfb\" for hierarchy \"RAM:Ram\|altsyncram:altsyncram_component\|altsyncram_lun1:auto_generated\|mux_tfb:mux2\"" {  } { { "db/altsyncram_lun1.tdf" "mux2" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_lun1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "Processor.sv" "cpu" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit CPU:cpu\|ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"CPU:cpu\|ControlUnit:CU\"" {  } { { "CPU.sv" "CU" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/CPU.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder " "Elaborating entity \"Decoder\" for hierarchy \"CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder\"" {  } { { "ControlUnit.sv" "CUDecoder" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ControlUnit.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder\|MainDecoder:MainDeco " "Elaborating entity \"MainDecoder\" for hierarchy \"CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder\|MainDecoder:MainDeco\"" {  } { { "Decoder.sv" "MainDeco" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Decoder.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoder CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder\|ALUDecoder:ALUDeco " "Elaborating entity \"ALUDecoder\" for hierarchy \"CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder\|ALUDecoder:ALUDeco\"" {  } { { "Decoder.sv" "ALUDeco" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Decoder.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Logic CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder\|PC_Logic:PcLogic " "Elaborating entity \"PC_Logic\" for hierarchy \"CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder\|PC_Logic:PcLogic\"" {  } { { "Decoder.sv" "PcLogic" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Decoder.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionalLogic CPU:cpu\|ControlUnit:CU\|ConditionalLogic:CLogic " "Elaborating entity \"ConditionalLogic\" for hierarchy \"CPU:cpu\|ControlUnit:CU\|ConditionalLogic:CLogic\"" {  } { { "ControlUnit.sv" "CLogic" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ControlUnit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register CPU:cpu\|ControlUnit:CU\|ConditionalLogic:CLogic\|Register:R1 " "Elaborating entity \"Register\" for hierarchy \"CPU:cpu\|ControlUnit:CU\|ConditionalLogic:CLogic\|Register:R1\"" {  } { { "ConditionalLogic.sv" "R1" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ConditionalLogic.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath CPU:cpu\|DataPath:DP " "Elaborating entity \"DataPath\" for hierarchy \"CPU:cpu\|DataPath:DP\"" {  } { { "CPU.sv" "DP" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/CPU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 CPU:cpu\|DataPath:DP\|Mux_2_to_1:PCSrcMux " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"CPU:cpu\|DataPath:DP\|Mux_2_to_1:PCSrcMux\"" {  } { { "DataPath.sv" "PCSrcMux" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:cpu\|DataPath:DP\|PC:PCReg " "Elaborating entity \"PC\" for hierarchy \"CPU:cpu\|DataPath:DP\|PC:PCReg\"" {  } { { "DataPath.sv" "PCReg" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Plus4 CPU:cpu\|DataPath:DP\|Plus4:PCAdder1 " "Elaborating entity \"Plus4\" for hierarchy \"CPU:cpu\|DataPath:DP\|Plus4:PCAdder1\"" {  } { { "DataPath.sv" "PCAdder1" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Plus4.sv(9) " "Verilog HDL assignment warning at Plus4.sv(9): truncated value with size 32 to match size of target (16)" {  } { { "Plus4.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Plus4.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637708196327 "|Processor|CPU:cpu|DataPath:DP|Plus4:PCAdder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 CPU:cpu\|DataPath:DP\|Mux_2_to_1:ra1mux " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"CPU:cpu\|DataPath:DP\|Mux_2_to_1:ra1mux\"" {  } { { "DataPath.sv" "ra1mux" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile CPU:cpu\|DataPath:DP\|RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"CPU:cpu\|DataPath:DP\|RegisterFile:RegFile\"" {  } { { "DataPath.sv" "RegFile" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1_to_16 CPU:cpu\|DataPath:DP\|RegisterFile:RegFile\|Demux_1_to_16:DEMUX " "Elaborating entity \"Demux_1_to_16\" for hierarchy \"CPU:cpu\|DataPath:DP\|RegisterFile:RegFile\|Demux_1_to_16:DEMUX\"" {  } { { "RegisterFile.sv" "DEMUX" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RegisterFile.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register CPU:cpu\|DataPath:DP\|RegisterFile:RegFile\|Register:REG00 " "Elaborating entity \"Register\" for hierarchy \"CPU:cpu\|DataPath:DP\|RegisterFile:RegFile\|Register:REG00\"" {  } { { "RegisterFile.sv" "REG00" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RegisterFile.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16_to_1 CPU:cpu\|DataPath:DP\|RegisterFile:RegFile\|Mux_16_to_1:MUX_RD1 " "Elaborating entity \"Mux_16_to_1\" for hierarchy \"CPU:cpu\|DataPath:DP\|RegisterFile:RegFile\|Mux_16_to_1:MUX_RD1\"" {  } { { "RegisterFile.sv" "MUX_RD1" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RegisterFile.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend CPU:cpu\|DataPath:DP\|Extend:Ext " "Elaborating entity \"Extend\" for hierarchy \"CPU:cpu\|DataPath:DP\|Extend:Ext\"" {  } { { "DataPath.sv" "Ext" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 CPU:cpu\|DataPath:DP\|Mux_2_to_1:SrcBMux " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"CPU:cpu\|DataPath:DP\|Mux_2_to_1:SrcBMux\"" {  } { { "DataPath.sv" "SrcBMux" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControlDeco CPU:cpu\|DataPath:DP\|ALUControlDeco:AluDeco " "Elaborating entity \"ALUControlDeco\" for hierarchy \"CPU:cpu\|DataPath:DP\|ALUControlDeco:AluDeco\"" {  } { { "DataPath.sv" "AluDeco" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:cpu\|DataPath:DP\|ALU:Alu " "Elaborating entity \"ALU\" for hierarchy \"CPU:cpu\|DataPath:DP\|ALU:Alu\"" {  } { { "DataPath.sv" "Alu" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeMem writeMem:wm " "Elaborating entity \"writeMem\" for hierarchy \"writeMem:wm\"" {  } { { "Processor.sv" "wm" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196377 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bytePos writeMem.sv(33) " "Verilog HDL Always Construct warning at writeMem.sv(33): variable \"bytePos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "writeMem.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/writeMem.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637708196379 "|Processor|writeMem:wm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 Mux_2_to_1:muxDataRam " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"Mux_2_to_1:muxDataRam\"" {  } { { "Processor.sv" "muxDataRam" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chipset Chipset:chipset " "Elaborating entity \"Chipset\" for hierarchy \"Chipset:chipset\"" {  } { { "Processor.sv" "chipset" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196383 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Chipset.sv(6) " "Verilog HDL Case Statement warning at Chipset.sv(6): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Chipset.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Chipset.sv" 6 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1637708196384 "|Processor|Chipset:chipset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:bcd_deco " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:bcd_deco\"" {  } { { "Processor.sv" "bcd_deco" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196385 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(21) " "Verilog HDL assignment warning at bin2bcd.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/bin2bcd.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637708196386 "|Processor|bin2bcd:bcd_deco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(27) " "Verilog HDL assignment warning at bin2bcd.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/bin2bcd.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637708196386 "|Processor|bin2bcd:bcd_deco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(29) " "Verilog HDL assignment warning at bin2bcd.sv(29): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/bin2bcd.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637708196386 "|Processor|bin2bcd:bcd_deco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_deco segment7_deco:seg1 " "Elaborating entity \"segment7_deco\" for hierarchy \"segment7_deco:seg1\"" {  } { { "Processor.sv" "seg1" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708196386 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637708202861 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/output_files/Proyecto.map.smsg " "Generated suppressed messages file /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/output_files/Proyecto.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708206777 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637708207200 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708207200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1672 " "Implemented 1672 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637708207538 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637708207538 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1325 " "Implemented 1325 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637708207538 ""} { "Info" "ICUT_CUT_TM_RAMS" "320 " "Implemented 320 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637708207538 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637708207538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637708207573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 23 16:56:47 2021 " "Processing ended: Tue Nov 23 16:56:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637708207573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637708207573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637708207573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708207573 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1637708209652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637708209652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 23 16:56:48 2021 " "Processing started: Tue Nov 23 16:56:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637708209652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1637708209652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proyecto -c Proyecto " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Proyecto -c Proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1637708209652 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1637708209717 ""}
{ "Info" "0" "" "Project  = Proyecto" {  } {  } 0 0 "Project  = Proyecto" 0 0 "Fitter" 0 0 1637708209718 ""}
{ "Info" "0" "" "Revision = Proyecto" {  } {  } 0 0 "Revision = Proyecto" 0 0 "Fitter" 0 0 1637708209718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1637708210003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1637708210004 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Proyecto 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Proyecto\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1637708210024 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1637708210113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1637708210113 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:Ram\|altsyncram:altsyncram_component\|altsyncram_lun1:auto_generated\|ram_block1a32 " "Atom \"RAM:Ram\|altsyncram:altsyncram_component\|altsyncram_lun1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1637708210269 "|Processor|RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ram_block1a32"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1637708210269 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1637708210851 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1637708210899 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1637708211110 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1637708211227 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1637708229565 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 1096 global CLKCTRL_G6 " "clk~inputCLKENA0 with 1096 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1637708229770 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 508 global CLKCTRL_G2 " "rst~inputCLKENA0 with 508 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1637708229770 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1637708229770 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1637708229770 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst~inputCLKENA0 CLKCTRL_G2 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst~inputCLKENA0, placed at CLKCTRL_G2" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst PIN_AE12 " "Refclk input I/O pad rst is placed onto PIN_AE12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1637708229771 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1637708229771 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1637708229771 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637708229772 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1637708229811 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637708229815 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637708229824 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1637708229833 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1637708229833 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1637708229838 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1637708229841 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1637708229846 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1637708229846 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637708230066 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyecto.sdc " "Synopsys Design Constraints File file not found: 'Proyecto.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1637708245765 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1637708245765 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1637708245819 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1637708245819 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1637708245820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1637708245912 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1637708246426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:47 " "Fitter placement preparation operations ending: elapsed time is 00:00:47" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637708293193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1637708351640 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1637708376446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:25 " "Fitter placement operations ending: elapsed time is 00:00:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637708376447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1637708378656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X33_Y23 X44_Y34 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34" {  } { { "loc" "" { Generic "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34"} { { 12 { 0 ""} 33 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1637708404623 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1637708404623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1637708454669 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1637708454669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:03 " "Fitter routing operations ending: elapsed time is 00:01:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637708454673 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 14.28 " "Total time spent on timing analysis during the Fitter is 14.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1637708459065 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637708459204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637708465248 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637708465253 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637708470917 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:19 " "Fitter post-fit operations ending: elapsed time is 00:00:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637708478293 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/output_files/Proyecto.fit.smsg " "Generated suppressed messages file /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/output_files/Proyecto.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1637708479107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1631 " "Peak virtual memory: 1631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637708480646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 23 17:01:20 2021 " "Processing ended: Tue Nov 23 17:01:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637708480646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:32 " "Elapsed time: 00:04:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637708480646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:40 " "Total CPU time (on all processors): 00:06:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637708480646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1637708480646 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1637708482160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637708482160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 23 17:01:21 2021 " "Processing started: Tue Nov 23 17:01:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637708482160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1637708482160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Proyecto -c Proyecto " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Proyecto -c Proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1637708482161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1637708483281 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1637708496321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "552 " "Peak virtual memory: 552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637708496963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 23 17:01:36 2021 " "Processing ended: Tue Nov 23 17:01:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637708496963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637708496963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637708496963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1637708496963 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1637708497248 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1637708498324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637708498325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 23 17:01:38 2021 " "Processing started: Tue Nov 23 17:01:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637708498325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1637708498325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Proyecto -c Proyecto " "Command: quartus_sta Proyecto -c Proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1637708498325 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1637708498392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1637708499523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1637708499523 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637708499616 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637708499616 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyecto.sdc " "Synopsys Design Constraints File file not found: 'Proyecto.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1637708501024 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1637708501024 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637708501070 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637708501070 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1637708501124 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637708501124 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1637708501128 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1637708501135 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1637708516923 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637708516923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.446 " "Worst-case setup slack is -13.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708516926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708516926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.446          -68577.238 clk  " "  -13.446          -68577.238 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708516926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637708516926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708519250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708519250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 clk  " "    0.384               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708519250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637708519250 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637708519253 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637708519256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708519267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708519267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -20279.276 clk  " "   -2.174          -20279.276 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708519267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637708519267 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637708519427 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637708519427 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1637708519432 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1637708519509 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1637708527148 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637708527517 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1637708532721 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637708532721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.177 " "Worst-case setup slack is -13.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708532722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708532722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.177          -66777.241 clk  " "  -13.177          -66777.241 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708532722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637708532722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708534396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708534396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 clk  " "    0.384               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708534396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637708534396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637708534397 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637708534398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708534403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708534403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -20266.831 clk  " "   -2.174          -20266.831 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708534403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637708534403 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637708534535 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637708534535 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1637708534537 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1637708534778 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1637708541150 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637708541506 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1637708543438 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637708543438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.921 " "Worst-case setup slack is -7.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708543439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708543439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.921          -40195.317 clk  " "   -7.921          -40195.317 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708543439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637708543439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.210 " "Worst-case hold slack is 0.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708545278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708545278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 clk  " "    0.210               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708545278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637708545278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637708545279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637708545280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708545290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708545290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -19966.888 clk  " "   -2.174          -19966.888 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708545290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637708545290 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637708545444 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637708545444 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1637708545448 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637708545858 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1637708547960 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637708547960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.051 " "Worst-case setup slack is -7.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708547961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708547961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.051          -35593.428 clk  " "   -7.051          -35593.428 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708547961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637708547961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.200 " "Worst-case hold slack is 0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708549909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708549909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 clk  " "    0.200               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708549909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637708549909 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637708549910 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637708549911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708549917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708549917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -19980.536 clk  " "   -2.174          -19980.536 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637708549917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637708549917 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637708550040 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637708550040 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1637708551947 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1637708551961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1028 " "Peak virtual memory: 1028 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637708552024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 23 17:02:32 2021 " "Processing ended: Tue Nov 23 17:02:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637708552024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637708552024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637708552024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1637708552024 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1637708553444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637708553444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 23 17:02:33 2021 " "Processing started: Tue Nov 23 17:02:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637708553444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1637708553444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Proyecto -c Proyecto " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Proyecto -c Proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1637708553445 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1637708554817 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1637708554915 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Proyecto.svo /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/simulation/modelsim/ simulation " "Generated file Proyecto.svo in folder \"/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1637708555794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "740 " "Peak virtual memory: 740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637708555924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 23 17:02:35 2021 " "Processing ended: Tue Nov 23 17:02:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637708555924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637708555924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637708555924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1637708555924 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus Prime Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1637708556135 ""}
