#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaab45ba640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaab4596ec0 .scope autofunction.vec4.s64, "pow10" "pow10" 3 6, 3 6 0, S_0xaaaab45ba640;
 .timescale 0 0;
v0xaaaab4589790_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaab4596ec0
TD_$unit.pow10 ;
    %load/vec4 v0xaaaab4589790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaaab4544310 .scope module, "aoc4_tb" "aoc4_tb" 4 4;
 .timescale 0 0;
v0xaaaab45e2c90_0 .net *"_ivl_1", 3 0, L_0xaaaab45e4930;  1 drivers
v0xaaaab45e2d90_0 .var/2s "c", 31 0;
v0xaaaab45e2e70_0 .var "clock", 0 0;
v0xaaaab45e2f40_0 .var/2s "col_i", 31 0;
v0xaaaab45e3000_0 .var "core_executing", 0 0;
v0xaaaab45e3110_0 .var/2u "cycle_count", 63 0;
v0xaaaab45e31f0_0 .net "done", 0 0, v0xaaaab45e1710_0;  1 drivers
v0xaaaab45e3290_0 .var/2s "fd", 31 0;
v0xaaaab45e3350_0 .net "mem_ack_out", 0 0, L_0xaaaab4600110;  1 drivers
v0xaaaab45e3420_0 .net "mem_busy_out", 0 0, v0xaaaab45e1ae0_0;  1 drivers
v0xaaaab45e34f0_0 .var "pad_en", 0 0;
v0xaaaab45e3590_0 .var "partial_row_vec", 3 0;
v0xaaaab45e3630_0 .var "reset", 0 0;
v0xaaaab45e36d0_0 .var/2s "row_i", 31 0;
v0xaaaab45e37b0_0 .var "run", 0 0;
v0xaaaab45e3880_0 .net "tb_col_addr_dbg", 3 0, L_0xaaaab45e4b10;  1 drivers
v0xaaaab45e3940_0 .var "tb_packet", 14 0;
v0xaaaab45e3b40_0 .net "tb_partial_vec_dbg", 3 0, L_0xaaaab45e4bb0;  1 drivers
v0xaaaab45e3c00_0 .net "tb_read_en_dbg", 0 0, L_0xaaaab45e4d80;  1 drivers
v0xaaaab45e3cc0_0 .net "tb_row_addr_dbg", 1 0, L_0xaaaab45e4a20;  1 drivers
v0xaaaab45e3da0_0 .net "tb_staging_dbg", 0 0, L_0xaaaab45e4e90;  1 drivers
v0xaaaab45e3e60_0 .net "tb_write_en_dbg", 0 0, L_0xaaaab45e4cb0;  1 drivers
v0xaaaab45e3f20_0 .net/2s "updates", 31 0, v0xaaaab45e24d0_0;  1 drivers
L_0xaaaab45e4930 .part v0xaaaab45e3940_0, 11, 4;
L_0xaaaab45e4a20 .part L_0xaaaab45e4930, 0, 2;
L_0xaaaab45e4b10 .part v0xaaaab45e3940_0, 3, 4;
L_0xaaaab45e4bb0 .part v0xaaaab45e3940_0, 7, 4;
L_0xaaaab45e4cb0 .part v0xaaaab45e3940_0, 2, 1;
L_0xaaaab45e4d80 .part v0xaaaab45e3940_0, 1, 1;
L_0xaaaab45e4e90 .part v0xaaaab45e3940_0, 0, 1;
S_0xaaaab4597740 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 134, 4 134 0, S_0xaaaab4544310;
 .timescale 0 0;
v0xaaaab4554570_0 .var/2s "i", 31 0;
S_0xaaaab45435c0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 135, 4 135 0, S_0xaaaab4544310;
 .timescale 0 0;
v0xaaaab4554820_0 .var/2s "i", 31 0;
S_0xaaaab4543a30 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 136, 4 136 0, S_0xaaaab4544310;
 .timescale 0 0;
v0xaaaab455a870_0 .var/2s "i", 31 0;
S_0xaaaab4543150 .scope module, "dut" "top" 4 27, 5 4 0, S_0xaaaab4544310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 15 "tb_packet_in";
    .port_info 3 /INPUT 1 "run_in";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /OUTPUT 1 "mem_ack_out";
    .port_info 6 /OUTPUT 1 "mem_busy_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 32 "updates_out";
v0xaaaab45e0d10_0 .net *"_ivl_0", 3 0, L_0xaaaab45f5030;  1 drivers
v0xaaaab45e0dd0_0 .net *"_ivl_19", 3 0, L_0xaaaab45f85e0;  1 drivers
v0xaaaab45e0eb0_0 .net *"_ivl_26", 0 0, L_0xaaaab45f8b80;  1 drivers
v0xaaaab45e0fa0_0 .net *"_ivl_39", 3 0, L_0xaaaab45fbf40;  1 drivers
v0xaaaab45e1080_0 .net *"_ivl_45", 0 0, L_0xaaaab45fc380;  1 drivers
v0xaaaab45e11b0_0 .net *"_ivl_6", 0 0, L_0xaaaab45f54f0;  1 drivers
L_0xffffa7b28de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaab45e1290_0 .net/2u *"_ivl_61", 1 0, L_0xffffa7b28de0;  1 drivers
v0xaaaab45e1370_0 .net *"_ivl_72", 1 0, L_0xaaaab4600460;  1 drivers
v0xaaaab45e1450_0 .net "ack", 2 0, L_0xaaaab45ffd10;  1 drivers
v0xaaaab45e1530 .array "bank_partial_vec_out", 0 2;
v0xaaaab45e1530_0 .net v0xaaaab45e1530 0, 3 0, L_0xaaaab45f8570; 1 drivers
v0xaaaab45e1530_1 .net v0xaaaab45e1530 1, 3 0, L_0xaaaab45fbbe0; 1 drivers
v0xaaaab45e1530_2 .net v0xaaaab45e1530 2, 3 0, L_0xaaaab45ffea0; 1 drivers
v0xaaaab45e1670_0 .net "clock", 0 0, v0xaaaab45e2e70_0;  1 drivers
v0xaaaab45e1710_0 .var "done_out", 0 0;
v0xaaaab45e17d0 .array "mach_col_addr", 0 2;
v0xaaaab45e17d0_0 .net v0xaaaab45e17d0 0, 3 0, v0xaaaab45cd8e0_0; 1 drivers
v0xaaaab45e17d0_1 .net v0xaaaab45e17d0 1, 3 0, v0xaaaab45d5590_0; 1 drivers
v0xaaaab45e17d0_2 .net v0xaaaab45e17d0 2, 3 0, v0xaaaab45dd4c0_0; 1 drivers
v0xaaaab45e1910 .array "mach_row_addr", 0 2;
v0xaaaab45e1910_0 .net v0xaaaab45e1910 0, 1 0, L_0xaaaab45f6d40; 1 drivers
v0xaaaab45e1910_1 .net v0xaaaab45e1910 1, 1 0, L_0xaaaab45fa580; 1 drivers
v0xaaaab45e1910_2 .net v0xaaaab45e1910 2, 1 0, L_0xaaaab45fdff0; 1 drivers
v0xaaaab45e1a40_0 .net "mem_ack_out", 0 0, L_0xaaaab4600110;  alias, 1 drivers
v0xaaaab45e1ae0_0 .var "mem_busy_out", 0 0;
v0xaaaab45e1b80_0 .net "pad_en", 0 0, v0xaaaab45e34f0_0;  1 drivers
v0xaaaab45e1d30_0 .net "reset", 0 0, v0xaaaab45e3630_0;  1 drivers
v0xaaaab45e1dd0_0 .net "run_in", 0 0, v0xaaaab45e37b0_0;  1 drivers
v0xaaaab45e1e70_0 .var "sync", 1 0;
v0xaaaab45e1f30_0 .net "sync_ack_out", 2 0, L_0xaaaab45fe280;  1 drivers
v0xaaaab45e2010_0 .net "sync_end", 0 0, L_0xaaaab46002a0;  1 drivers
v0xaaaab45e20d0_0 .net "sync_init", 0 0, L_0xaaaab45fff60;  1 drivers
v0xaaaab45e2170_0 .net "sync_last_row_req_out", 2 0, L_0xaaaab45fe100;  1 drivers
v0xaaaab45e2250_0 .net "tb_packet_in", 14 0, v0xaaaab45e3940_0;  1 drivers
v0xaaaab45e2330_0 .net "tb_packet_row_addr_dbg", 3 0, L_0xaaaab4600200;  1 drivers
v0xaaaab45e2410_0 .net "tb_packet_write_en_dbg", 0 0, L_0xaaaab46003c0;  1 drivers
v0xaaaab45e24d0_0 .var/2s "updates_out", 31 0;
L_0xaaaab45f5030 .functor MUXZ 4, L_0xaaaab45f8430, L_0xaaaab45fbbe0, L_0xaaaab46002a0, C4<>;
L_0xffffa7b280a8 .functor BUFT 1, C4<xxxx>, C4<0>, C4<0>, C4<0>;
L_0xaaaab45f5130 .functor MUXZ 4, L_0xaaaab45f5030, L_0xffffa7b280a8, L_0xaaaab45fff60, C4<>;
L_0xaaaab45f5300 .part L_0xaaaab45ffd10, 1, 1;
L_0xaaaab45f53a0 .part L_0xaaaab45ffd10, 0, 1;
L_0xaaaab45f54f0 .functor MUXZ 1, L_0xaaaab45f53a0, L_0xaaaab45f5300, L_0xaaaab46002a0, C4<>;
L_0xffffa7b280f0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0xaaaab45f5680 .functor MUXZ 1, L_0xaaaab45f54f0, L_0xffffa7b280f0, L_0xaaaab45fff60, C4<>;
L_0xaaaab45f6e50 .part v0xaaaab45e3940_0, 0, 1;
L_0xaaaab45f7000 .part v0xaaaab45e3940_0, 11, 4;
L_0xaaaab45f7370 .part v0xaaaab45e3940_0, 11, 4;
L_0xaaaab45f85e0 .functor MUXZ 4, L_0xaaaab45fbaa0, L_0xaaaab45ffea0, L_0xaaaab46002a0, C4<>;
L_0xaaaab45f86e0 .functor MUXZ 4, L_0xaaaab45f85e0, L_0xaaaab45f8570, L_0xaaaab45fff60, C4<>;
L_0xaaaab45f8820 .part L_0xaaaab45ffd10, 0, 1;
L_0xaaaab45f8930 .part L_0xaaaab45ffd10, 2, 1;
L_0xaaaab45f8a60 .part L_0xaaaab45ffd10, 1, 1;
L_0xaaaab45f8b80 .functor MUXZ 1, L_0xaaaab45f8a60, L_0xaaaab45f8930, L_0xaaaab46002a0, C4<>;
L_0xaaaab45f8cb0 .functor MUXZ 1, L_0xaaaab45f8b80, L_0xaaaab45f8820, L_0xaaaab45fff60, C4<>;
L_0xaaaab45fa690 .part v0xaaaab45e3940_0, 0, 1;
L_0xaaaab45fa730 .part v0xaaaab45e3940_0, 11, 4;
L_0xaaaab45faaf0 .part v0xaaaab45e3940_0, 11, 4;
L_0xffffa7b289a8 .functor BUFT 1, C4<xxxx>, C4<0>, C4<0>, C4<0>;
L_0xaaaab45fbf40 .functor MUXZ 4, L_0xaaaab45ffbd0, L_0xffffa7b289a8, L_0xaaaab46002a0, C4<>;
L_0xaaaab45fa7d0 .functor MUXZ 4, L_0xaaaab45fbf40, L_0xaaaab45fbbe0, L_0xaaaab45fff60, C4<>;
L_0xaaaab45fc180 .part L_0xaaaab45ffd10, 1, 1;
L_0xaaaab45fc2e0 .part L_0xaaaab45ffd10, 2, 1;
L_0xffffa7b289f0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0xaaaab45fc380 .functor MUXZ 1, L_0xaaaab45fc2e0, L_0xffffa7b289f0, L_0xaaaab46002a0, C4<>;
L_0xaaaab45fc590 .functor MUXZ 1, L_0xaaaab45fc380, L_0xaaaab45fc180, L_0xaaaab45fff60, C4<>;
L_0xaaaab45fe100 .concat8 [ 1 1 1 0], v0xaaaab45cf1a0_0, v0xaaaab45d7060_0, v0xaaaab45def90_0;
L_0xaaaab45fe280 .concat8 [ 1 1 1 0], L_0xaaaab455a690, L_0xaaaab45f99a0, L_0xaaaab45fd200;
L_0xaaaab45fe320 .part v0xaaaab45e3940_0, 0, 1;
L_0xaaaab45fe510 .part v0xaaaab45e3940_0, 11, 4;
L_0xaaaab45fe890 .part v0xaaaab45e3940_0, 11, 4;
L_0xaaaab45ffd10 .concat8 [ 1 1 1 0], L_0xaaaab45f7ff0, L_0xaaaab45fb770, L_0xaaaab45ff850;
L_0xaaaab45fff60 .cmp/ne 2, v0xaaaab45e1e70_0, L_0xffffa7b28de0;
L_0xaaaab4600110 .reduce/or L_0xaaaab45ffd10;
L_0xaaaab4600200 .part v0xaaaab45e3940_0, 11, 4;
L_0xaaaab46003c0 .part v0xaaaab45e3940_0, 2, 1;
L_0xaaaab4600460 .part L_0xaaaab45fe100, 0, 2;
L_0xaaaab46002a0 .reduce/and L_0xaaaab4600460;
S_0xaaaab4542ca0 .scope generate, "mach_gen[0]" "mach_gen[0]" 5 35, 5 35 0, S_0xaaaab4543150;
 .timescale 0 0;
P_0xaaaab45c9830 .param/l "end_row" 1 5 44, +C4<00000000000000000000000000000011>;
P_0xaaaab45c9870 .param/l "mach_i" 0 5 35, +C4<00>;
P_0xaaaab45c98b0 .param/l "start_row" 1 5 43, C4<00000000000000000000000000000000>;
L_0xaaaab45f76c0 .functor AND 1, L_0xaaaab45f7230, L_0xaaaab45f7550, C4<1>, C4<1>;
L_0xaaaab45f77d0 .functor AND 1, L_0xaaaab45f6e50, L_0xaaaab45f76c0, C4<1>, C4<1>;
L_0xaaaab45f8570 .functor BUFZ 4, L_0xaaaab45f8430, C4<0000>, C4<0000>, C4<0000>;
v0xaaaab45cf6c0_0 .net *"_ivl_10", 0 0, L_0xaaaab45f53a0;  1 drivers
v0xaaaab45cf7c0_0 .net *"_ivl_13", 0 0, L_0xaaaab45f6e50;  1 drivers
L_0xffffa7b282e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45cf8a0_0 .net/2u *"_ivl_14", 31 0, L_0xffffa7b282e8;  1 drivers
v0xaaaab45cf960_0 .net *"_ivl_16", 3 0, L_0xaaaab45f7000;  1 drivers
v0xaaaab45cfa40_0 .net *"_ivl_17", 31 0, L_0xaaaab45f70f0;  1 drivers
L_0xffffa7b28330 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45cfb70_0 .net *"_ivl_20", 27 0, L_0xffffa7b28330;  1 drivers
v0xaaaab45cfc50_0 .net *"_ivl_21", 0 0, L_0xaaaab45f7230;  1 drivers
v0xaaaab45cfd10_0 .net *"_ivl_23", 3 0, L_0xaaaab45f7370;  1 drivers
v0xaaaab45cfdf0_0 .net *"_ivl_24", 31 0, L_0xaaaab45f7410;  1 drivers
L_0xffffa7b28378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45cfed0_0 .net *"_ivl_27", 27 0, L_0xffffa7b28378;  1 drivers
L_0xffffa7b283c0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaab45cffb0_0 .net/2u *"_ivl_28", 31 0, L_0xffffa7b283c0;  1 drivers
v0xaaaab45d0090_0 .net *"_ivl_30", 0 0, L_0xaaaab45f7550;  1 drivers
v0xaaaab45d0150_0 .net *"_ivl_33", 0 0, L_0xaaaab45f76c0;  1 drivers
v0xaaaab45d0210_0 .net *"_ivl_4", 3 0, L_0xffffa7b280a8;  1 drivers
v0xaaaab45d02f0_0 .net *"_ivl_7", 0 0, L_0xffffa7b280f0;  1 drivers
v0xaaaab45d03d0_0 .net *"_ivl_9", 0 0, L_0xaaaab45f5300;  1 drivers
v0xaaaab45d04b0_0 .var "col_addr_in", 3 0;
L_0xffffa7b28060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaab45d0570_0 .net/2s "end_row_dbg", 31 0, L_0xffffa7b28060;  1 drivers
v0xaaaab45d0630_0 .net "local_bank_partial_vec_out", 3 0, L_0xaaaab45f8430;  1 drivers
v0xaaaab45d0720_0 .net "local_read_en", 0 0, L_0xaaaab45f5d20;  1 drivers
v0xaaaab45d07f0_0 .net "mach_ack_in", 0 0, L_0xaaaab45f5680;  1 drivers
v0xaaaab45d08c0_0 .net "mach_partial_vec_in", 3 0, L_0xaaaab45f5130;  1 drivers
v0xaaaab45d0990_0 .net "mach_partial_vec_out", 3 0, L_0xaaaab45f6af0;  1 drivers
v0xaaaab45d0a60_0 .net "mach_write_en", 0 0, L_0xaaaab45f66f0;  1 drivers
v0xaaaab45d0b30_0 .var "partial_vec_in", 3 0;
v0xaaaab45d0c00_0 .var "read_en", 0 0;
v0xaaaab45d0cd0_0 .var "row_addr_in", 1 0;
L_0xffffa7b28018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45d0d70_0 .net/2s "start_row_dbg", 31 0, L_0xffffa7b28018;  1 drivers
v0xaaaab45d0e10_0 .net "tb_packet_in_range", 0 0, L_0xaaaab45f77d0;  1 drivers
v0xaaaab45d0eb0_0 .var "write_en", 0 0;
E_0xaaaab44d0560/0 .event edge, v0xaaaab45e2250_0, v0xaaaab45e2250_0, v0xaaaab45e2250_0, v0xaaaab45e2250_0;
E_0xaaaab44d0560/1 .event edge, v0xaaaab45e2250_0, v0xaaaab45d0e10_0, v0xaaaab45e2250_0, v0xaaaab45ce220_0;
E_0xaaaab44d0560/2 .event edge, v0xaaaab45cf0e0_0, v0xaaaab45e2010_0, v0xaaaab45ceb40_0, v0xaaaab45d5590_0;
E_0xaaaab44d0560/3 .event edge, v0xaaaab45cd8e0_0, v0xaaaab45ce540_0, v0xaaaab45cf400_0;
E_0xaaaab44d0560 .event/or E_0xaaaab44d0560/0, E_0xaaaab44d0560/1, E_0xaaaab44d0560/2, E_0xaaaab44d0560/3;
L_0xaaaab45f70f0 .concat [ 4 28 0 0], L_0xaaaab45f7000, L_0xffffa7b28330;
L_0xaaaab45f7230 .cmp/ge 32, L_0xaaaab45f70f0, L_0xffffa7b282e8;
L_0xaaaab45f7410 .concat [ 4 28 0 0], L_0xaaaab45f7370, L_0xffffa7b28378;
L_0xaaaab45f7550 .cmp/ge 32, L_0xffffa7b283c0, L_0xaaaab45f7410;
S_0xaaaab45c9ab0 .scope module, "bank" "mem" 5 92, 6 5 0, S_0xaaaab4542ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /INPUT 2 "row_addr_in";
    .port_info 6 /INPUT 4 "partial_vec_in";
    .port_info 7 /INPUT 4 "col_addr_in";
    .port_info 8 /OUTPUT 1 "ack_out";
    .port_info 9 /OUTPUT 4 "partial_vec_out";
enum0xaaaab44a3360 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH_SAVE" 2'b01,
   "WRITEBACK" 2'b10
 ;
L_0xaaaab45f7980 .functor AND 1, v0xaaaab45cb770_0, L_0xaaaab45f78e0, C4<1>, C4<1>;
L_0xaaaab45f7a40 .functor OR 1, v0xaaaab45d0c00_0, v0xaaaab45d0eb0_0, C4<0>, C4<0>;
L_0xaaaab45f7c40 .functor AND 1, L_0xaaaab45f7a40, L_0xaaaab45f7b50, C4<1>, C4<1>;
L_0xaaaab45f7e90 .functor OR 1, L_0xaaaab45f7c40, L_0xaaaab45f7d50, C4<0>, C4<0>;
L_0xaaaab45f7f80 .functor AND 1, L_0xaaaab45f7980, v0xaaaab45d0c00_0, C4<1>, C4<1>;
L_0xaaaab45f7ff0 .functor OR 1, L_0xaaaab45f7f80, L_0xaaaab45f7d50, C4<0>, C4<0>;
L_0xffffa7b28498 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaaab45f8320 .functor AND 32, L_0xaaaab45f80f0, L_0xffffa7b28498, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaaab45ca7e0_0 .net *"_ivl_0", 0 0, L_0xaaaab45f78e0;  1 drivers
L_0xffffa7b28408 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaab45ca8c0_0 .net/2u *"_ivl_10", 1 0, L_0xffffa7b28408;  1 drivers
v0xaaaab45ca9a0_0 .net *"_ivl_17", 0 0, L_0xaaaab45f7f80;  1 drivers
v0xaaaab45caa40_0 .net *"_ivl_20", 31 0, L_0xaaaab45f80f0;  1 drivers
L_0xffffa7b28450 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45cab20_0 .net *"_ivl_23", 27 0, L_0xffffa7b28450;  1 drivers
v0xaaaab45cac50_0 .net/2u *"_ivl_24", 31 0, L_0xffffa7b28498;  1 drivers
v0xaaaab45cad30_0 .net *"_ivl_26", 31 0, L_0xaaaab45f8320;  1 drivers
v0xaaaab45cae10_0 .net *"_ivl_5", 0 0, L_0xaaaab45f7a40;  1 drivers
v0xaaaab45caed0_0 .net *"_ivl_7", 0 0, L_0xaaaab45f7b50;  1 drivers
v0xaaaab45caf90_0 .net "ack_out", 0 0, L_0xaaaab45f7ff0;  1 drivers
v0xaaaab45cb050_0 .net "addr_saved", 0 0, L_0xaaaab45f7980;  1 drivers
v0xaaaab45cb110_0 .net "bank_read_data", 11 0, v0xaaaab45ca450_0;  1 drivers
v0xaaaab45cb1d0_0 .var "bank_vec_addr_saved", 1 0;
v0xaaaab45cb290_0 .var "bank_vec_stable", 11 0;
v0xaaaab45cb380_0 .net "clock", 0 0, v0xaaaab45e2e70_0;  alias, 1 drivers
v0xaaaab45cb450_0 .net "col_addr_in", 3 0, v0xaaaab45d04b0_0;  1 drivers
v0xaaaab45cb4f0_0 .var "dirty_list", 3 0;
v0xaaaab45cb5d0_0 .net "fetch_en", 0 0, L_0xaaaab45f7c40;  1 drivers
v0xaaaab45cb690_0 .var "fetch_state", 1 0;
v0xaaaab45cb770_0 .var "mem_init", 0 0;
v0xaaaab45cb830_0 .var "next_fetch_state", 1 0;
v0xaaaab45cb910_0 .net "pad_en", 0 0, v0xaaaab45e34f0_0;  alias, 1 drivers
v0xaaaab45cb9d0_0 .net "partial_vec_in", 3 0, v0xaaaab45d0b30_0;  1 drivers
v0xaaaab45cbab0_0 .net "partial_vec_out", 3 0, L_0xaaaab45f8430;  alias, 1 drivers
v0xaaaab45cbb90_0 .net "read_en", 0 0, v0xaaaab45d0c00_0;  1 drivers
v0xaaaab45cbc50_0 .net "reset", 0 0, v0xaaaab45e3630_0;  alias, 1 drivers
v0xaaaab45cbd10_0 .net "row_addr_in", 1 0, v0xaaaab45d0cd0_0;  1 drivers
v0xaaaab45cbe00_0 .net "write_en", 0 0, v0xaaaab45d0eb0_0;  1 drivers
v0xaaaab45cbea0_0 .net "writeback_commit", 0 0, L_0xaaaab45f7d50;  1 drivers
E_0xaaaab44a00b0 .event edge, v0xaaaab45cb690_0, v0xaaaab45cb5d0_0, v0xaaaab45cb050_0, v0xaaaab45cbe00_0;
L_0xaaaab45f78e0 .cmp/eq 2, v0xaaaab45d0cd0_0, v0xaaaab45cb1d0_0;
L_0xaaaab45f7b50 .reduce/nor L_0xaaaab45f7980;
L_0xaaaab45f7d50 .cmp/eq 2, v0xaaaab45cb690_0, L_0xffffa7b28408;
L_0xaaaab45f80f0 .concat [ 4 28 0 0], v0xaaaab45d04b0_0, L_0xffffa7b28450;
L_0xaaaab45f8430 .part/v v0xaaaab45cb290_0, L_0xaaaab45f8320, 4;
S_0xaaaab45c9e20 .scope module, "data" "single_port_sync_ram" 6 31, 7 3 0, S_0xaaaab45c9ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 2 "addr";
    .port_info 2 /INPUT 12 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 12 "read_data";
P_0xaaaab4507ee0 .param/l "ADDR_WIDTH" 0 7 4, +C4<00000000000000000000000000000010>;
P_0xaaaab4507f20 .param/l "DEPTH" 0 7 5, +C4<0000000000000000000000000000000100>;
v0xaaaab45ca100_0 .net "addr", 1 0, v0xaaaab45d0cd0_0;  alias, 1 drivers
v0xaaaab45ca200_0 .net "bank_en", 0 0, L_0xaaaab45f7e90;  1 drivers
v0xaaaab45ca2c0_0 .net "clock", 0 0, v0xaaaab45e2e70_0;  alias, 1 drivers
v0xaaaab45ca390 .array "mem", 0 3, 11 0;
v0xaaaab45ca450_0 .var "read_data", 11 0;
v0xaaaab45ca580_0 .net "write_data", 11 0, v0xaaaab45cb290_0;  1 drivers
v0xaaaab45ca660_0 .net "write_en", 0 0, L_0xaaaab45f7d50;  alias, 1 drivers
E_0xaaaab45bbda0 .event posedge, v0xaaaab45ca2c0_0;
S_0xaaaab45cc0f0 .scope module, "mach" "freemachine" 5 57, 8 1 0, S_0xaaaab4542ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /INPUT 1 "sync_init_in";
    .port_info 6 /OUTPUT 32 "updates_out";
    .port_info 7 /OUTPUT 1 "changed_out";
    .port_info 8 /OUTPUT 1 "done_out";
    .port_info 9 /OUTPUT 1 "write_en_out";
    .port_info 10 /OUTPUT 1 "read_en_out";
    .port_info 11 /OUTPUT 1 "sync_last_row_req_out";
    .port_info 12 /OUTPUT 1 "sync_ack_out";
    .port_info 13 /OUTPUT 2 "row_addr_out";
    .port_info 14 /OUTPUT 4 "col_addr_out";
    .port_info 15 /OUTPUT 4 "partial_vec_out";
P_0xaaaab45cc2a0 .param/l "end_row" 0 8 3, +C4<00000000000000000000000000000011>;
P_0xaaaab45cc2e0 .param/l "log2_mod" 1 8 17, +C4<00000000000000000000000000000010>;
P_0xaaaab45cc320 .param/l "start_row" 0 8 2, C4<00000000000000000000000000000000>;
L_0xaaaab457e170 .functor AND 1, v0xaaaab45cdc40_0, L_0xaaaab45f5850, C4<1>, C4<1>;
v0xaaaab45ce600_0 .array/port v0xaaaab45ce600, 0;
L_0xaaaab4589670 .functor BUFZ 12, v0xaaaab45ce600_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaab45ce600_1 .array/port v0xaaaab45ce600, 1;
L_0xaaaab4584670 .functor BUFZ 12, v0xaaaab45ce600_1, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaab45ce600_2 .array/port v0xaaaab45ce600, 2;
L_0xaaaab4554450 .functor BUFZ 12, v0xaaaab45ce600_2, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0xaaaab45575a0 .functor OR 1, L_0xaaaab45f66f0, L_0xaaaab457e170, C4<0>, C4<0>;
L_0xaaaab455a690 .functor AND 1, L_0xaaaab45fff60, L_0xaaaab45f6060, C4<1>, C4<1>;
L_0xaaaab4565f30 .functor XOR 1, v0xaaaab45ce300_0, L_0xaaaab45fff60, C4<0>, C4<0>;
L_0xaaaab45f6250 .functor AND 1, L_0xaaaab45fff60, L_0xaaaab4565f30, C4<1>, C4<1>;
L_0xaaaab45f6470 .functor OR 1, L_0xaaaab45f66f0, L_0xaaaab455a690, C4<0>, C4<0>;
L_0xaaaab45f66f0 .functor XOR 1, L_0xaaaab45f64e0, L_0xaaaab45f6580, C4<0>, C4<0>;
L_0xaaaab45f6d40 .functor BUFZ 2, v0xaaaab45cec00_0, C4<00>, C4<00>, C4<00>;
v0xaaaab45cc6f0_0 .net *"_ivl_1", 0 0, L_0xaaaab45f5850;  1 drivers
v0xaaaab45cc7d0_0 .net *"_ivl_13", 33 0, L_0xaaaab45f59c0;  1 drivers
L_0xffffa7b28138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45cc8b0_0 .net *"_ivl_16", 31 0, L_0xffffa7b28138;  1 drivers
L_0xffffa7b28180 .functor BUFT 1, C4<0000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaab45cc9a0_0 .net/2u *"_ivl_17", 33 0, L_0xffffa7b28180;  1 drivers
v0xaaaab45cca80_0 .net *"_ivl_22", 0 0, L_0xaaaab45575a0;  1 drivers
L_0xffffa7b281c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaab45ccb90_0 .net/2u *"_ivl_23", 0 0, L_0xffffa7b281c8;  1 drivers
v0xaaaab45ccc70_0 .net *"_ivl_27", 31 0, L_0xaaaab45f5ee0;  1 drivers
L_0xffffa7b28210 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45ccd50_0 .net *"_ivl_30", 29 0, L_0xffffa7b28210;  1 drivers
L_0xffffa7b28258 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaab45cce30_0 .net/2u *"_ivl_31", 31 0, L_0xffffa7b28258;  1 drivers
v0xaaaab45ccf10_0 .net *"_ivl_33", 0 0, L_0xaaaab45f6060;  1 drivers
v0xaaaab45ccfd0_0 .net *"_ivl_37", 0 0, L_0xaaaab4565f30;  1 drivers
v0xaaaab45cd090_0 .net *"_ivl_44", 0 0, L_0xaaaab45f64e0;  1 drivers
v0xaaaab45cd170_0 .net *"_ivl_46", 0 0, L_0xaaaab45f6580;  1 drivers
L_0xffffa7b282a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45cd250_0 .net/2u *"_ivl_49", 31 0, L_0xffffa7b282a0;  1 drivers
v0xaaaab45cd330_0 .net *"_ivl_51", 0 0, L_0xaaaab45f6860;  1 drivers
v0xaaaab45cd3f0_0 .net *"_ivl_55", 3 0, L_0xaaaab45f6900;  1 drivers
v0xaaaab45cd4d0_0 .net *"_ivl_58", 3 0, L_0xaaaab45f6a50;  1 drivers
v0xaaaab45cd6c0_0 .net "ack_in", 0 0, L_0xaaaab45f5680;  alias, 1 drivers
v0xaaaab45cd780_0 .var "changed_out", 0 0;
v0xaaaab45cd840_0 .net "clock", 0 0, v0xaaaab45e2e70_0;  alias, 1 drivers
v0xaaaab45cd8e0_0 .var "col_addr_out", 3 0;
v0xaaaab45cd9c0_0 .var/2s "col_i", 31 0;
v0xaaaab45cdaa0_0 .var "degree", 3 0;
v0xaaaab45cdb80_0 .net "done_out", 0 0, L_0xaaaab457e170;  1 drivers
v0xaaaab45cdc40_0 .var "done_out_buf", 0 0;
v0xaaaab45cdd00_0 .var "insert_reg", 1 0;
v0xaaaab45cdde0_0 .net "next_last_row", 0 0, L_0xaaaab45f5b90;  1 drivers
v0xaaaab45cdea0_0 .var "next_regs_0", 11 0;
v0xaaaab45cdf80_0 .var "next_regs_1", 11 0;
v0xaaaab45ce060_0 .var "next_regs_2", 11 0;
v0xaaaab45ce140_0 .net "partial_vec_in", 3 0, L_0xaaaab45f5130;  alias, 1 drivers
v0xaaaab45ce220_0 .net "partial_vec_out", 3 0, L_0xaaaab45f6af0;  alias, 1 drivers
v0xaaaab45ce300_0 .var "prev_sync", 0 0;
v0xaaaab45ce3c0_0 .var "prune", 0 0;
v0xaaaab45ce480_0 .var "read_en_buf", 0 0;
v0xaaaab45ce540_0 .net "read_en_out", 0 0, L_0xaaaab45f5d20;  alias, 1 drivers
v0xaaaab45ce600 .array "regs", 0 2, 11 0;
v0xaaaab45ce740_0 .net "regs_dbg_0", 11 0, L_0xaaaab4589670;  1 drivers
v0xaaaab45ce820_0 .net "regs_dbg_1", 11 0, L_0xaaaab4584670;  1 drivers
v0xaaaab45ce900_0 .net "regs_dbg_2", 11 0, L_0xaaaab4554450;  1 drivers
v0xaaaab45ce9e0_0 .var "regs_valid", 0 0;
v0xaaaab45ceaa0_0 .net "reset", 0 0, v0xaaaab45e3630_0;  alias, 1 drivers
v0xaaaab45ceb40_0 .net "row_addr_out", 1 0, L_0xaaaab45f6d40;  alias, 1 drivers
v0xaaaab45cec00_0 .var "row_addr_out_buf", 1 0;
v0xaaaab45cece0_0 .var/2s "row_i", 31 0;
o0xffffa7b72218 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaab45cedc0_0 .net "run", 0 0, o0xffffa7b72218;  0 drivers
v0xaaaab45cee80_0 .net "stall", 0 0, L_0xaaaab45f6470;  1 drivers
v0xaaaab45cef40_0 .var "store_parity", 1 0;
v0xaaaab45cf020_0 .net "sync_ack_out", 0 0, L_0xaaaab455a690;  1 drivers
v0xaaaab45cf0e0_0 .net "sync_init_in", 0 0, L_0xaaaab45fff60;  alias, 1 drivers
v0xaaaab45cf1a0_0 .var "sync_last_row_req_out", 0 0;
v0xaaaab45cf260_0 .net "sync_valid", 0 0, L_0xaaaab45f6250;  1 drivers
v0xaaaab45cf320_0 .var/2s "updates_out", 31 0;
v0xaaaab45cf400_0 .net "write_en_out", 0 0, L_0xaaaab45f66f0;  alias, 1 drivers
E_0xaaaab45bbd60/0 .event edge, v0xaaaab45ce600_0, v0xaaaab45ce600_0, v0xaaaab45ce600_0, v0xaaaab45ce600_1;
E_0xaaaab45bbd60/1 .event edge, v0xaaaab45ce600_1, v0xaaaab45ce600_2, v0xaaaab45ce600_2, v0xaaaab45ce600_2;
E_0xaaaab45bbd60/2 .event edge, v0xaaaab45ce600_1, v0xaaaab45ce600_0, v0xaaaab45ce600_1, v0xaaaab45ce600_2;
E_0xaaaab45bbd60/3 .event edge, v0xaaaab45cd9c0_0;
E_0xaaaab45bbd60 .event/or E_0xaaaab45bbd60/0, E_0xaaaab45bbd60/1, E_0xaaaab45bbd60/2, E_0xaaaab45bbd60/3;
L_0xaaaab45f5850 .reduce/nor L_0xaaaab45f66f0;
L_0xaaaab45f59c0 .concat [ 2 32 0 0], v0xaaaab45cec00_0, L_0xffffa7b28138;
L_0xaaaab45f5b90 .cmp/eq 34, L_0xaaaab45f59c0, L_0xffffa7b28180;
L_0xaaaab45f5d20 .functor MUXZ 1, v0xaaaab45ce480_0, L_0xffffa7b281c8, L_0xaaaab45575a0, C4<>;
L_0xaaaab45f5ee0 .concat [ 2 30 0 0], v0xaaaab45cdd00_0, L_0xffffa7b28210;
L_0xaaaab45f6060 .cmp/eq 32, L_0xaaaab45f5ee0, L_0xffffa7b28258;
L_0xaaaab45f64e0 .part v0xaaaab45cef40_0, 0, 1;
L_0xaaaab45f6580 .part v0xaaaab45cef40_0, 1, 1;
L_0xaaaab45f6860 .cmp/eq 32, v0xaaaab45cd9c0_0, L_0xffffa7b282a0;
L_0xaaaab45f6900 .part v0xaaaab45ce600_0, 8, 4;
L_0xaaaab45f6a50 .part v0xaaaab45ce600_1, 8, 4;
L_0xaaaab45f6af0 .functor MUXZ 4, L_0xaaaab45f6a50, L_0xaaaab45f6900, L_0xaaaab45f6860, C4<>;
S_0xaaaab45d0f50 .scope generate, "mach_gen[1]" "mach_gen[1]" 5 35, 5 35 0, S_0xaaaab4543150;
 .timescale 0 0;
P_0xaaaab45d1130 .param/l "end_row" 1 5 44, +C4<00000000000000000000000000000111>;
P_0xaaaab45d1170 .param/l "mach_i" 0 5 35, +C4<01>;
P_0xaaaab45d11b0 .param/l "start_row" 1 5 43, C4<00000000000000000000000000000100>;
L_0xaaaab45fae40 .functor AND 1, L_0xaaaab45fa9b0, L_0xaaaab45facd0, C4<1>, C4<1>;
L_0xaaaab45faf50 .functor AND 1, L_0xaaaab45fa690, L_0xaaaab45fae40, C4<1>, C4<1>;
L_0xaaaab45fbbe0 .functor BUFZ 4, L_0xaaaab45fbaa0, C4<0000>, C4<0000>, C4<0000>;
v0xaaaab45d7560_0 .net *"_ivl_11", 0 0, L_0xaaaab45fa690;  1 drivers
L_0xffffa7b28720 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaab45d7660_0 .net/2u *"_ivl_12", 31 0, L_0xffffa7b28720;  1 drivers
v0xaaaab45d7740_0 .net *"_ivl_14", 3 0, L_0xaaaab45fa730;  1 drivers
v0xaaaab45d7830_0 .net *"_ivl_15", 31 0, L_0xaaaab45fa870;  1 drivers
L_0xffffa7b28768 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45d7910_0 .net *"_ivl_18", 27 0, L_0xffffa7b28768;  1 drivers
v0xaaaab45d79f0_0 .net *"_ivl_19", 0 0, L_0xaaaab45fa9b0;  1 drivers
v0xaaaab45d7ab0_0 .net *"_ivl_21", 3 0, L_0xaaaab45faaf0;  1 drivers
v0xaaaab45d7b90_0 .net *"_ivl_22", 31 0, L_0xaaaab45fab90;  1 drivers
L_0xffffa7b287b0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45d7c70_0 .net *"_ivl_25", 27 0, L_0xffffa7b287b0;  1 drivers
L_0xffffa7b287f8 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0xaaaab45d7d50_0 .net/2u *"_ivl_26", 31 0, L_0xffffa7b287f8;  1 drivers
v0xaaaab45d7e30_0 .net *"_ivl_28", 0 0, L_0xaaaab45facd0;  1 drivers
v0xaaaab45d7ef0_0 .net *"_ivl_31", 0 0, L_0xaaaab45fae40;  1 drivers
v0xaaaab45d7fb0_0 .net *"_ivl_6", 0 0, L_0xaaaab45f8820;  1 drivers
v0xaaaab45d8090_0 .net *"_ivl_7", 0 0, L_0xaaaab45f8930;  1 drivers
v0xaaaab45d8170_0 .net *"_ivl_8", 0 0, L_0xaaaab45f8a60;  1 drivers
v0xaaaab45d8250_0 .var "col_addr_in", 3 0;
L_0xffffa7b28528 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0xaaaab45d8310_0 .net/2s "end_row_dbg", 31 0, L_0xffffa7b28528;  1 drivers
v0xaaaab45d83d0_0 .net "local_bank_partial_vec_out", 3 0, L_0xaaaab45fbaa0;  1 drivers
v0xaaaab45d84c0_0 .net "local_read_en", 0 0, L_0xaaaab45f9540;  1 drivers
v0xaaaab45d8590_0 .net "mach_ack_in", 0 0, L_0xaaaab45f8cb0;  1 drivers
v0xaaaab45d8660_0 .net "mach_partial_vec_in", 3 0, L_0xaaaab45f86e0;  1 drivers
v0xaaaab45d8730_0 .net "mach_partial_vec_out", 3 0, L_0xaaaab45fa330;  1 drivers
v0xaaaab45d8800_0 .net "mach_write_en", 0 0, L_0xaaaab45f9f30;  1 drivers
v0xaaaab45d88d0_0 .var "partial_vec_in", 3 0;
v0xaaaab45d89a0_0 .var "read_en", 0 0;
v0xaaaab45d8a70_0 .var "row_addr_in", 1 0;
L_0xffffa7b284e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaab45d8b10_0 .net/2s "start_row_dbg", 31 0, L_0xffffa7b284e0;  1 drivers
v0xaaaab45d8bb0_0 .net "tb_packet_in_range", 0 0, L_0xaaaab45faf50;  1 drivers
v0xaaaab45d8c50_0 .var "write_en", 0 0;
E_0xaaaab45d1370/0 .event edge, v0xaaaab45e2250_0, v0xaaaab45e2250_0, v0xaaaab45e2250_0, v0xaaaab45e2250_0;
E_0xaaaab45d1370/1 .event edge, v0xaaaab45e2250_0, v0xaaaab45d8bb0_0, v0xaaaab45e2250_0, v0xaaaab45d5ed0_0;
E_0xaaaab45d1370/2 .event edge, v0xaaaab45cf0e0_0, v0xaaaab45e2010_0, v0xaaaab45d6a00_0, v0xaaaab45dd4c0_0;
E_0xaaaab45d1370/3 .event edge, v0xaaaab45cd8e0_0, v0xaaaab45d5590_0, v0xaaaab45d6400_0, v0xaaaab45d72a0_0;
E_0xaaaab45d1370 .event/or E_0xaaaab45d1370/0, E_0xaaaab45d1370/1, E_0xaaaab45d1370/2, E_0xaaaab45d1370/3;
L_0xaaaab45fa870 .concat [ 4 28 0 0], L_0xaaaab45fa730, L_0xffffa7b28768;
L_0xaaaab45fa9b0 .cmp/ge 32, L_0xaaaab45fa870, L_0xffffa7b28720;
L_0xaaaab45fab90 .concat [ 4 28 0 0], L_0xaaaab45faaf0, L_0xffffa7b287b0;
L_0xaaaab45facd0 .cmp/ge 32, L_0xffffa7b287f8, L_0xaaaab45fab90;
S_0xaaaab45d1440 .scope module, "bank" "mem" 5 92, 6 5 0, S_0xaaaab45d0f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /INPUT 2 "row_addr_in";
    .port_info 6 /INPUT 4 "partial_vec_in";
    .port_info 7 /INPUT 4 "col_addr_in";
    .port_info 8 /OUTPUT 1 "ack_out";
    .port_info 9 /OUTPUT 4 "partial_vec_out";
enum0xaaaab4517850 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH_SAVE" 2'b01,
   "WRITEBACK" 2'b10
 ;
L_0xaaaab45fb100 .functor AND 1, v0xaaaab45d33f0_0, L_0xaaaab45fb060, C4<1>, C4<1>;
L_0xaaaab45fb1c0 .functor OR 1, v0xaaaab45d89a0_0, v0xaaaab45d8c50_0, C4<0>, C4<0>;
L_0xaaaab45fb3c0 .functor AND 1, L_0xaaaab45fb1c0, L_0xaaaab45fb2d0, C4<1>, C4<1>;
L_0xaaaab45fb610 .functor OR 1, L_0xaaaab45fb3c0, L_0xaaaab45fb4d0, C4<0>, C4<0>;
L_0xaaaab45fb700 .functor AND 1, L_0xaaaab45fb100, v0xaaaab45d89a0_0, C4<1>, C4<1>;
L_0xaaaab45fb770 .functor OR 1, L_0xaaaab45fb700, L_0xaaaab45fb4d0, C4<0>, C4<0>;
L_0xffffa7b288d0 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaaab45fb990 .functor AND 32, L_0xaaaab45fb870, L_0xffffa7b288d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaaab45d22d0_0 .net *"_ivl_0", 0 0, L_0xaaaab45fb060;  1 drivers
L_0xffffa7b28840 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaab45d23b0_0 .net/2u *"_ivl_10", 1 0, L_0xffffa7b28840;  1 drivers
v0xaaaab45d2490_0 .net *"_ivl_17", 0 0, L_0xaaaab45fb700;  1 drivers
v0xaaaab45d2530_0 .net *"_ivl_20", 31 0, L_0xaaaab45fb870;  1 drivers
L_0xffffa7b28888 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45d2610_0 .net *"_ivl_23", 27 0, L_0xffffa7b28888;  1 drivers
v0xaaaab45d2740_0 .net/2u *"_ivl_24", 31 0, L_0xffffa7b288d0;  1 drivers
v0xaaaab45d2820_0 .net *"_ivl_26", 31 0, L_0xaaaab45fb990;  1 drivers
v0xaaaab45d2900_0 .net *"_ivl_5", 0 0, L_0xaaaab45fb1c0;  1 drivers
v0xaaaab45d29c0_0 .net *"_ivl_7", 0 0, L_0xaaaab45fb2d0;  1 drivers
v0xaaaab45d2a80_0 .net "ack_out", 0 0, L_0xaaaab45fb770;  1 drivers
v0xaaaab45d2b40_0 .net "addr_saved", 0 0, L_0xaaaab45fb100;  1 drivers
v0xaaaab45d2c00_0 .net "bank_read_data", 11 0, v0xaaaab45d1f00_0;  1 drivers
v0xaaaab45d2cc0_0 .var "bank_vec_addr_saved", 1 0;
v0xaaaab45d2d80_0 .var "bank_vec_stable", 11 0;
v0xaaaab45d2e70_0 .net "clock", 0 0, v0xaaaab45e2e70_0;  alias, 1 drivers
v0xaaaab45d2fa0_0 .net "col_addr_in", 3 0, v0xaaaab45d8250_0;  1 drivers
v0xaaaab45d3060_0 .var "dirty_list", 3 0;
v0xaaaab45d3250_0 .net "fetch_en", 0 0, L_0xaaaab45fb3c0;  1 drivers
v0xaaaab45d3310_0 .var "fetch_state", 1 0;
v0xaaaab45d33f0_0 .var "mem_init", 0 0;
v0xaaaab45d34b0_0 .var "next_fetch_state", 1 0;
v0xaaaab45d3590_0 .net "pad_en", 0 0, v0xaaaab45e34f0_0;  alias, 1 drivers
v0xaaaab45d3660_0 .net "partial_vec_in", 3 0, v0xaaaab45d88d0_0;  1 drivers
v0xaaaab45d3720_0 .net "partial_vec_out", 3 0, L_0xaaaab45fbaa0;  alias, 1 drivers
v0xaaaab45d3800_0 .net "read_en", 0 0, v0xaaaab45d89a0_0;  1 drivers
v0xaaaab45d38c0_0 .net "reset", 0 0, v0xaaaab45e3630_0;  alias, 1 drivers
v0xaaaab45d3960_0 .net "row_addr_in", 1 0, v0xaaaab45d8a70_0;  1 drivers
v0xaaaab45d3a20_0 .net "write_en", 0 0, v0xaaaab45d8c50_0;  1 drivers
v0xaaaab45d3ac0_0 .net "writeback_commit", 0 0, L_0xaaaab45fb4d0;  1 drivers
E_0xaaaab45d1740 .event edge, v0xaaaab45d3310_0, v0xaaaab45d3250_0, v0xaaaab45d2b40_0, v0xaaaab45d3a20_0;
L_0xaaaab45fb060 .cmp/eq 2, v0xaaaab45d8a70_0, v0xaaaab45d2cc0_0;
L_0xaaaab45fb2d0 .reduce/nor L_0xaaaab45fb100;
L_0xaaaab45fb4d0 .cmp/eq 2, v0xaaaab45d3310_0, L_0xffffa7b28840;
L_0xaaaab45fb870 .concat [ 4 28 0 0], v0xaaaab45d8250_0, L_0xffffa7b28888;
L_0xaaaab45fbaa0 .part/v v0xaaaab45d2d80_0, L_0xaaaab45fb990, 4;
S_0xaaaab45d17f0 .scope module, "data" "single_port_sync_ram" 6 31, 7 3 0, S_0xaaaab45d1440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 2 "addr";
    .port_info 2 /INPUT 12 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 12 "read_data";
P_0xaaaab44eaab0 .param/l "ADDR_WIDTH" 0 7 4, +C4<00000000000000000000000000000010>;
P_0xaaaab44eaaf0 .param/l "DEPTH" 0 7 5, +C4<0000000000000000000000000000000100>;
v0xaaaab45d1bd0_0 .net "addr", 1 0, v0xaaaab45d8a70_0;  alias, 1 drivers
v0xaaaab45d1cd0_0 .net "bank_en", 0 0, L_0xaaaab45fb610;  1 drivers
v0xaaaab45d1d90_0 .net "clock", 0 0, v0xaaaab45e2e70_0;  alias, 1 drivers
v0xaaaab45d1e60 .array "mem", 0 3, 11 0;
v0xaaaab45d1f00_0 .var "read_data", 11 0;
v0xaaaab45d2030_0 .net "write_data", 11 0, v0xaaaab45d2d80_0;  1 drivers
v0xaaaab45d2110_0 .net "write_en", 0 0, L_0xaaaab45fb4d0;  alias, 1 drivers
S_0xaaaab45d3d10 .scope module, "mach" "freemachine" 5 57, 8 1 0, S_0xaaaab45d0f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /INPUT 1 "sync_init_in";
    .port_info 6 /OUTPUT 32 "updates_out";
    .port_info 7 /OUTPUT 1 "changed_out";
    .port_info 8 /OUTPUT 1 "done_out";
    .port_info 9 /OUTPUT 1 "write_en_out";
    .port_info 10 /OUTPUT 1 "read_en_out";
    .port_info 11 /OUTPUT 1 "sync_last_row_req_out";
    .port_info 12 /OUTPUT 1 "sync_ack_out";
    .port_info 13 /OUTPUT 2 "row_addr_out";
    .port_info 14 /OUTPUT 4 "col_addr_out";
    .port_info 15 /OUTPUT 4 "partial_vec_out";
P_0xaaaab45d3ec0 .param/l "end_row" 0 8 3, +C4<00000000000000000000000000000111>;
P_0xaaaab45d3f00 .param/l "log2_mod" 1 8 17, +C4<00000000000000000000000000000010>;
P_0xaaaab45d3f40 .param/l "start_row" 0 8 2, C4<00000000000000000000000000000100>;
L_0xaaaab45f88c0 .functor AND 1, v0xaaaab45d58f0_0, L_0xaaaab45f8ed0, C4<1>, C4<1>;
v0xaaaab45d64c0_0 .array/port v0xaaaab45d64c0, 0;
L_0xaaaab45f9010 .functor BUFZ 12, v0xaaaab45d64c0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaab45d64c0_1 .array/port v0xaaaab45d64c0, 1;
L_0xaaaab45f9080 .functor BUFZ 12, v0xaaaab45d64c0_1, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaab45d64c0_2 .array/port v0xaaaab45d64c0, 2;
L_0xaaaab45f90f0 .functor BUFZ 12, v0xaaaab45d64c0_2, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0xaaaab45f9480 .functor OR 1, L_0xaaaab45f9f30, L_0xaaaab45f88c0, C4<0>, C4<0>;
L_0xaaaab45f99a0 .functor AND 1, L_0xaaaab45fff60, L_0xaaaab45f97f0, C4<1>, C4<1>;
L_0xaaaab45f9aa0 .functor XOR 1, v0xaaaab45d5fb0_0, L_0xaaaab45fff60, C4<0>, C4<0>;
L_0xaaaab45f9b10 .functor AND 1, L_0xaaaab45fff60, L_0xaaaab45f9aa0, C4<1>, C4<1>;
L_0xaaaab45f9c20 .functor OR 1, L_0xaaaab45f9f30, L_0xaaaab45f99a0, C4<0>, C4<0>;
L_0xaaaab45f9f30 .functor XOR 1, L_0xaaaab45f9d20, L_0xaaaab45f9dc0, C4<0>, C4<0>;
L_0xaaaab45fa580 .functor BUFZ 2, v0xaaaab45d6ae0_0, C4<00>, C4<00>, C4<00>;
v0xaaaab45d4310_0 .net *"_ivl_1", 0 0, L_0xaaaab45f8ed0;  1 drivers
v0xaaaab45d43f0_0 .net *"_ivl_13", 33 0, L_0xaaaab45f9190;  1 drivers
L_0xffffa7b28570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45d44d0_0 .net *"_ivl_16", 31 0, L_0xffffa7b28570;  1 drivers
L_0xffffa7b285b8 .functor BUFT 1, C4<0000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaab45d45c0_0 .net/2u *"_ivl_17", 33 0, L_0xffffa7b285b8;  1 drivers
v0xaaaab45d46a0_0 .net *"_ivl_22", 0 0, L_0xaaaab45f9480;  1 drivers
L_0xffffa7b28600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaab45d47b0_0 .net/2u *"_ivl_23", 0 0, L_0xffffa7b28600;  1 drivers
v0xaaaab45d4890_0 .net *"_ivl_27", 31 0, L_0xaaaab45f9700;  1 drivers
L_0xffffa7b28648 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45d4970_0 .net *"_ivl_30", 29 0, L_0xffffa7b28648;  1 drivers
L_0xffffa7b28690 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaab45d4a50_0 .net/2u *"_ivl_31", 31 0, L_0xffffa7b28690;  1 drivers
v0xaaaab45d4bc0_0 .net *"_ivl_33", 0 0, L_0xaaaab45f97f0;  1 drivers
v0xaaaab45d4c80_0 .net *"_ivl_37", 0 0, L_0xaaaab45f9aa0;  1 drivers
v0xaaaab45d4d40_0 .net *"_ivl_44", 0 0, L_0xaaaab45f9d20;  1 drivers
v0xaaaab45d4e20_0 .net *"_ivl_46", 0 0, L_0xaaaab45f9dc0;  1 drivers
L_0xffffa7b286d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45d4f00_0 .net/2u *"_ivl_49", 31 0, L_0xffffa7b286d8;  1 drivers
v0xaaaab45d4fe0_0 .net *"_ivl_51", 0 0, L_0xaaaab45fa0a0;  1 drivers
v0xaaaab45d50a0_0 .net *"_ivl_55", 3 0, L_0xaaaab45fa140;  1 drivers
v0xaaaab45d5180_0 .net *"_ivl_58", 3 0, L_0xaaaab45fa290;  1 drivers
v0xaaaab45d5370_0 .net "ack_in", 0 0, L_0xaaaab45f8cb0;  alias, 1 drivers
v0xaaaab45d5430_0 .var "changed_out", 0 0;
v0xaaaab45d54f0_0 .net "clock", 0 0, v0xaaaab45e2e70_0;  alias, 1 drivers
v0xaaaab45d5590_0 .var "col_addr_out", 3 0;
v0xaaaab45d5670_0 .var/2s "col_i", 31 0;
v0xaaaab45d5750_0 .var "degree", 3 0;
v0xaaaab45d5830_0 .net "done_out", 0 0, L_0xaaaab45f88c0;  1 drivers
v0xaaaab45d58f0_0 .var "done_out_buf", 0 0;
v0xaaaab45d59b0_0 .var "insert_reg", 1 0;
v0xaaaab45d5a90_0 .net "next_last_row", 0 0, L_0xaaaab45f9310;  1 drivers
v0xaaaab45d5b50_0 .var "next_regs_0", 11 0;
v0xaaaab45d5c30_0 .var "next_regs_1", 11 0;
v0xaaaab45d5d10_0 .var "next_regs_2", 11 0;
v0xaaaab45d5df0_0 .net "partial_vec_in", 3 0, L_0xaaaab45f86e0;  alias, 1 drivers
v0xaaaab45d5ed0_0 .net "partial_vec_out", 3 0, L_0xaaaab45fa330;  alias, 1 drivers
v0xaaaab45d5fb0_0 .var "prev_sync", 0 0;
v0xaaaab45d6280_0 .var "prune", 0 0;
v0xaaaab45d6340_0 .var "read_en_buf", 0 0;
v0xaaaab45d6400_0 .net "read_en_out", 0 0, L_0xaaaab45f9540;  alias, 1 drivers
v0xaaaab45d64c0 .array "regs", 0 2, 11 0;
v0xaaaab45d6600_0 .net "regs_dbg_0", 11 0, L_0xaaaab45f9010;  1 drivers
v0xaaaab45d66e0_0 .net "regs_dbg_1", 11 0, L_0xaaaab45f9080;  1 drivers
v0xaaaab45d67c0_0 .net "regs_dbg_2", 11 0, L_0xaaaab45f90f0;  1 drivers
v0xaaaab45d68a0_0 .var "regs_valid", 0 0;
v0xaaaab45d6960_0 .net "reset", 0 0, v0xaaaab45e3630_0;  alias, 1 drivers
v0xaaaab45d6a00_0 .net "row_addr_out", 1 0, L_0xaaaab45fa580;  alias, 1 drivers
v0xaaaab45d6ae0_0 .var "row_addr_out_buf", 1 0;
v0xaaaab45d6bc0_0 .var/2s "row_i", 31 0;
o0xffffa7b73ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaab45d6ca0_0 .net "run", 0 0, o0xffffa7b73ad8;  0 drivers
v0xaaaab45d6d60_0 .net "stall", 0 0, L_0xaaaab45f9c20;  1 drivers
v0xaaaab45d6e20_0 .var "store_parity", 1 0;
v0xaaaab45d6f00_0 .net "sync_ack_out", 0 0, L_0xaaaab45f99a0;  1 drivers
v0xaaaab45d6fc0_0 .net "sync_init_in", 0 0, L_0xaaaab45fff60;  alias, 1 drivers
v0xaaaab45d7060_0 .var "sync_last_row_req_out", 0 0;
v0xaaaab45d7100_0 .net "sync_valid", 0 0, L_0xaaaab45f9b10;  1 drivers
v0xaaaab45d71c0_0 .var/2s "updates_out", 31 0;
v0xaaaab45d72a0_0 .net "write_en_out", 0 0, L_0xaaaab45f9f30;  alias, 1 drivers
E_0xaaaab45d1af0/0 .event edge, v0xaaaab45d64c0_0, v0xaaaab45d64c0_0, v0xaaaab45d64c0_0, v0xaaaab45d64c0_1;
E_0xaaaab45d1af0/1 .event edge, v0xaaaab45d64c0_1, v0xaaaab45d64c0_2, v0xaaaab45d64c0_2, v0xaaaab45d64c0_2;
E_0xaaaab45d1af0/2 .event edge, v0xaaaab45d64c0_1, v0xaaaab45d64c0_0, v0xaaaab45d64c0_1, v0xaaaab45d64c0_2;
E_0xaaaab45d1af0/3 .event edge, v0xaaaab45d5670_0;
E_0xaaaab45d1af0 .event/or E_0xaaaab45d1af0/0, E_0xaaaab45d1af0/1, E_0xaaaab45d1af0/2, E_0xaaaab45d1af0/3;
L_0xaaaab45f8ed0 .reduce/nor L_0xaaaab45f9f30;
L_0xaaaab45f9190 .concat [ 2 32 0 0], v0xaaaab45d6ae0_0, L_0xffffa7b28570;
L_0xaaaab45f9310 .cmp/eq 34, L_0xaaaab45f9190, L_0xffffa7b285b8;
L_0xaaaab45f9540 .functor MUXZ 1, v0xaaaab45d6340_0, L_0xffffa7b28600, L_0xaaaab45f9480, C4<>;
L_0xaaaab45f9700 .concat [ 2 30 0 0], v0xaaaab45d59b0_0, L_0xffffa7b28648;
L_0xaaaab45f97f0 .cmp/eq 32, L_0xaaaab45f9700, L_0xffffa7b28690;
L_0xaaaab45f9d20 .part v0xaaaab45d6e20_0, 0, 1;
L_0xaaaab45f9dc0 .part v0xaaaab45d6e20_0, 1, 1;
L_0xaaaab45fa0a0 .cmp/eq 32, v0xaaaab45d5670_0, L_0xffffa7b286d8;
L_0xaaaab45fa140 .part v0xaaaab45d64c0_0, 8, 4;
L_0xaaaab45fa290 .part v0xaaaab45d64c0_1, 8, 4;
L_0xaaaab45fa330 .functor MUXZ 4, L_0xaaaab45fa290, L_0xaaaab45fa140, L_0xaaaab45fa0a0, C4<>;
S_0xaaaab45d8cf0 .scope generate, "mach_gen[2]" "mach_gen[2]" 5 35, 5 35 0, S_0xaaaab4543150;
 .timescale 0 0;
P_0xaaaab45d8f00 .param/l "end_row" 1 5 44, +C4<00000000000000000000000000001001>;
P_0xaaaab45d8f40 .param/l "mach_i" 0 5 35, +C4<010>;
P_0xaaaab45d8f80 .param/l "start_row" 1 5 43, C4<00000000000000000000000000001000>;
L_0xaaaab45fef20 .functor AND 1, L_0xaaaab45fe750, L_0xaaaab45fed80, C4<1>, C4<1>;
L_0xaaaab45ff030 .functor AND 1, L_0xaaaab45fe320, L_0xaaaab45fef20, C4<1>, C4<1>;
L_0xaaaab45ffea0 .functor BUFZ 4, L_0xaaaab45ffbd0, C4<0000>, C4<0000>, C4<0000>;
v0xaaaab45df4b0_0 .net *"_ivl_10", 0 0, L_0xaaaab45fc2e0;  1 drivers
v0xaaaab45df5b0_0 .net *"_ivl_13", 0 0, L_0xaaaab45fe320;  1 drivers
L_0xffffa7b28be8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45df690_0 .net/2u *"_ivl_14", 31 0, L_0xffffa7b28be8;  1 drivers
v0xaaaab45df750_0 .net *"_ivl_16", 3 0, L_0xaaaab45fe510;  1 drivers
v0xaaaab45df830_0 .net *"_ivl_17", 31 0, L_0xaaaab45fe5e0;  1 drivers
L_0xffffa7b28c30 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45df960_0 .net *"_ivl_20", 27 0, L_0xffffa7b28c30;  1 drivers
v0xaaaab45dfa40_0 .net *"_ivl_21", 0 0, L_0xaaaab45fe750;  1 drivers
v0xaaaab45dfb00_0 .net *"_ivl_23", 3 0, L_0xaaaab45fe890;  1 drivers
v0xaaaab45dfbe0_0 .net *"_ivl_24", 31 0, L_0xaaaab45fec40;  1 drivers
L_0xffffa7b28c78 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45dfcc0_0 .net *"_ivl_27", 27 0, L_0xffffa7b28c78;  1 drivers
L_0xffffa7b28cc0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0xaaaab45dfda0_0 .net/2u *"_ivl_28", 31 0, L_0xffffa7b28cc0;  1 drivers
v0xaaaab45dfe80_0 .net *"_ivl_30", 0 0, L_0xaaaab45fed80;  1 drivers
v0xaaaab45dff40_0 .net *"_ivl_33", 0 0, L_0xaaaab45fef20;  1 drivers
v0xaaaab45e0000_0 .net *"_ivl_5", 3 0, L_0xffffa7b289a8;  1 drivers
v0xaaaab45e00e0_0 .net *"_ivl_7", 0 0, L_0xaaaab45fc180;  1 drivers
v0xaaaab45e01c0_0 .net *"_ivl_8", 0 0, L_0xffffa7b289f0;  1 drivers
v0xaaaab45e02a0_0 .var "col_addr_in", 3 0;
L_0xffffa7b28960 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0xaaaab45e0360_0 .net/2s "end_row_dbg", 31 0, L_0xffffa7b28960;  1 drivers
v0xaaaab45e0420_0 .net "local_bank_partial_vec_out", 3 0, L_0xaaaab45ffbd0;  1 drivers
v0xaaaab45e04e0_0 .net "local_read_en", 0 0, L_0xaaaab45fcda0;  1 drivers
v0xaaaab45e05b0_0 .net "mach_ack_in", 0 0, L_0xaaaab45fc590;  1 drivers
v0xaaaab45e0680_0 .net "mach_partial_vec_in", 3 0, L_0xaaaab45fa7d0;  1 drivers
v0xaaaab45e0750_0 .net "mach_partial_vec_out", 3 0, L_0xaaaab45fdda0;  1 drivers
v0xaaaab45e0820_0 .net "mach_write_en", 0 0, L_0xaaaab45fd9a0;  1 drivers
v0xaaaab45e08f0_0 .var "partial_vec_in", 3 0;
v0xaaaab45e09c0_0 .var "read_en", 0 0;
v0xaaaab45e0a90_0 .var "row_addr_in", 1 0;
L_0xffffa7b28918 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45e0b30_0 .net/2s "start_row_dbg", 31 0, L_0xffffa7b28918;  1 drivers
v0xaaaab45e0bd0_0 .net "tb_packet_in_range", 0 0, L_0xaaaab45ff030;  1 drivers
v0xaaaab45e0c70_0 .var "write_en", 0 0;
E_0xaaaab45d9120/0 .event edge, v0xaaaab45e2250_0, v0xaaaab45e2250_0, v0xaaaab45e2250_0, v0xaaaab45e2250_0;
E_0xaaaab45d9120/1 .event edge, v0xaaaab45e2250_0, v0xaaaab45e0bd0_0, v0xaaaab45e2250_0, v0xaaaab45dde00_0;
E_0xaaaab45d9120/2 .event edge, v0xaaaab45cf0e0_0, v0xaaaab45e2010_0, v0xaaaab45de930_0, v0xaaaab45d5590_0;
E_0xaaaab45d9120/3 .event edge, v0xaaaab45dd4c0_0, v0xaaaab45de330_0, v0xaaaab45df1f0_0;
E_0xaaaab45d9120 .event/or E_0xaaaab45d9120/0, E_0xaaaab45d9120/1, E_0xaaaab45d9120/2, E_0xaaaab45d9120/3;
L_0xaaaab45fe5e0 .concat [ 4 28 0 0], L_0xaaaab45fe510, L_0xffffa7b28c30;
L_0xaaaab45fe750 .cmp/ge 32, L_0xaaaab45fe5e0, L_0xffffa7b28be8;
L_0xaaaab45fec40 .concat [ 4 28 0 0], L_0xaaaab45fe890, L_0xffffa7b28c78;
L_0xaaaab45fed80 .cmp/ge 32, L_0xffffa7b28cc0, L_0xaaaab45fec40;
S_0xaaaab45d91e0 .scope module, "bank" "mem" 5 92, 6 5 0, S_0xaaaab45d8cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /INPUT 2 "row_addr_in";
    .port_info 6 /INPUT 4 "partial_vec_in";
    .port_info 7 /INPUT 4 "col_addr_in";
    .port_info 8 /OUTPUT 1 "ack_out";
    .port_info 9 /OUTPUT 4 "partial_vec_out";
enum0xaaaab45193d0 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH_SAVE" 2'b01,
   "WRITEBACK" 2'b10
 ;
L_0xaaaab45ff1e0 .functor AND 1, v0xaaaab45db190_0, L_0xaaaab45ff140, C4<1>, C4<1>;
L_0xaaaab45ff2a0 .functor OR 1, v0xaaaab45e09c0_0, v0xaaaab45e0c70_0, C4<0>, C4<0>;
L_0xaaaab45ff4a0 .functor AND 1, L_0xaaaab45ff2a0, L_0xaaaab45ff3b0, C4<1>, C4<1>;
L_0xaaaab45ff6f0 .functor OR 1, L_0xaaaab45ff4a0, L_0xaaaab45ff5b0, C4<0>, C4<0>;
L_0xaaaab45ff7e0 .functor AND 1, L_0xaaaab45ff1e0, v0xaaaab45e09c0_0, C4<1>, C4<1>;
L_0xaaaab45ff850 .functor OR 1, L_0xaaaab45ff7e0, L_0xaaaab45ff5b0, C4<0>, C4<0>;
L_0xffffa7b28d98 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaaab45ffac0 .functor AND 32, L_0xaaaab45ff9a0, L_0xffffa7b28d98, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaaab45da100_0 .net *"_ivl_0", 0 0, L_0xaaaab45ff140;  1 drivers
L_0xffffa7b28d08 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaab45da1e0_0 .net/2u *"_ivl_10", 1 0, L_0xffffa7b28d08;  1 drivers
v0xaaaab45da2c0_0 .net *"_ivl_17", 0 0, L_0xaaaab45ff7e0;  1 drivers
v0xaaaab45da360_0 .net *"_ivl_20", 31 0, L_0xaaaab45ff9a0;  1 drivers
L_0xffffa7b28d50 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45da440_0 .net *"_ivl_23", 27 0, L_0xffffa7b28d50;  1 drivers
v0xaaaab45da570_0 .net/2u *"_ivl_24", 31 0, L_0xffffa7b28d98;  1 drivers
v0xaaaab45da650_0 .net *"_ivl_26", 31 0, L_0xaaaab45ffac0;  1 drivers
v0xaaaab45da730_0 .net *"_ivl_5", 0 0, L_0xaaaab45ff2a0;  1 drivers
v0xaaaab45da7f0_0 .net *"_ivl_7", 0 0, L_0xaaaab45ff3b0;  1 drivers
v0xaaaab45da8b0_0 .net "ack_out", 0 0, L_0xaaaab45ff850;  1 drivers
v0xaaaab45da970_0 .net "addr_saved", 0 0, L_0xaaaab45ff1e0;  1 drivers
v0xaaaab45daa30_0 .net "bank_read_data", 11 0, v0xaaaab45d9d30_0;  1 drivers
v0xaaaab45daaf0_0 .var "bank_vec_addr_saved", 1 0;
v0xaaaab45dabb0_0 .var "bank_vec_stable", 11 0;
v0xaaaab45daca0_0 .net "clock", 0 0, v0xaaaab45e2e70_0;  alias, 1 drivers
v0xaaaab45dad40_0 .net "col_addr_in", 3 0, v0xaaaab45e02a0_0;  1 drivers
v0xaaaab45dae00_0 .var "dirty_list", 3 0;
v0xaaaab45daff0_0 .net "fetch_en", 0 0, L_0xaaaab45ff4a0;  1 drivers
v0xaaaab45db0b0_0 .var "fetch_state", 1 0;
v0xaaaab45db190_0 .var "mem_init", 0 0;
v0xaaaab45db250_0 .var "next_fetch_state", 1 0;
v0xaaaab45db330_0 .net "pad_en", 0 0, v0xaaaab45e34f0_0;  alias, 1 drivers
v0xaaaab45db3d0_0 .net "partial_vec_in", 3 0, v0xaaaab45e08f0_0;  1 drivers
v0xaaaab45db4b0_0 .net "partial_vec_out", 3 0, L_0xaaaab45ffbd0;  alias, 1 drivers
v0xaaaab45db590_0 .net "read_en", 0 0, v0xaaaab45e09c0_0;  1 drivers
v0xaaaab45db650_0 .net "reset", 0 0, v0xaaaab45e3630_0;  alias, 1 drivers
v0xaaaab45db6f0_0 .net "row_addr_in", 1 0, v0xaaaab45e0a90_0;  1 drivers
v0xaaaab45db7b0_0 .net "write_en", 0 0, v0xaaaab45e0c70_0;  1 drivers
v0xaaaab45db850_0 .net "writeback_commit", 0 0, L_0xaaaab45ff5b0;  1 drivers
E_0xaaaab45d94e0 .event edge, v0xaaaab45db0b0_0, v0xaaaab45daff0_0, v0xaaaab45da970_0, v0xaaaab45db7b0_0;
L_0xaaaab45ff140 .cmp/eq 2, v0xaaaab45e0a90_0, v0xaaaab45daaf0_0;
L_0xaaaab45ff3b0 .reduce/nor L_0xaaaab45ff1e0;
L_0xaaaab45ff5b0 .cmp/eq 2, v0xaaaab45db0b0_0, L_0xffffa7b28d08;
L_0xaaaab45ff9a0 .concat [ 4 28 0 0], v0xaaaab45e02a0_0, L_0xffffa7b28d50;
L_0xaaaab45ffbd0 .part/v v0xaaaab45dabb0_0, L_0xaaaab45ffac0, 4;
S_0xaaaab45d9590 .scope module, "data" "single_port_sync_ram" 6 31, 7 3 0, S_0xaaaab45d91e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 2 "addr";
    .port_info 2 /INPUT 12 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 12 "read_data";
P_0xaaaab45b9d30 .param/l "ADDR_WIDTH" 0 7 4, +C4<00000000000000000000000000000010>;
P_0xaaaab45b9d70 .param/l "DEPTH" 0 7 5, +C4<0000000000000000000000000000000100>;
v0xaaaab45d9a00_0 .net "addr", 1 0, v0xaaaab45e0a90_0;  alias, 1 drivers
v0xaaaab45d9b00_0 .net "bank_en", 0 0, L_0xaaaab45ff6f0;  1 drivers
v0xaaaab45d9bc0_0 .net "clock", 0 0, v0xaaaab45e2e70_0;  alias, 1 drivers
v0xaaaab45d9c90 .array "mem", 0 3, 11 0;
v0xaaaab45d9d30_0 .var "read_data", 11 0;
v0xaaaab45d9e60_0 .net "write_data", 11 0, v0xaaaab45dabb0_0;  1 drivers
v0xaaaab45d9f40_0 .net "write_en", 0 0, L_0xaaaab45ff5b0;  alias, 1 drivers
S_0xaaaab45dbaa0 .scope module, "mach" "freemachine" 5 57, 8 1 0, S_0xaaaab45d8cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /INPUT 1 "sync_init_in";
    .port_info 6 /OUTPUT 32 "updates_out";
    .port_info 7 /OUTPUT 1 "changed_out";
    .port_info 8 /OUTPUT 1 "done_out";
    .port_info 9 /OUTPUT 1 "write_en_out";
    .port_info 10 /OUTPUT 1 "read_en_out";
    .port_info 11 /OUTPUT 1 "sync_last_row_req_out";
    .port_info 12 /OUTPUT 1 "sync_ack_out";
    .port_info 13 /OUTPUT 2 "row_addr_out";
    .port_info 14 /OUTPUT 4 "col_addr_out";
    .port_info 15 /OUTPUT 4 "partial_vec_out";
P_0xaaaab45dbc50 .param/l "end_row" 0 8 3, +C4<00000000000000000000000000001001>;
P_0xaaaab45dbc90 .param/l "log2_mod" 1 8 17, +C4<00000000000000000000000000000010>;
P_0xaaaab45dbcd0 .param/l "start_row" 0 8 2, C4<00000000000000000000000000001000>;
L_0xaaaab45fc810 .functor AND 1, v0xaaaab45dd820_0, L_0xaaaab45fc720, C4<1>, C4<1>;
v0xaaaab45de3f0_0 .array/port v0xaaaab45de3f0, 0;
L_0xaaaab45fc8d0 .functor BUFZ 12, v0xaaaab45de3f0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaab45de3f0_1 .array/port v0xaaaab45de3f0, 1;
L_0xaaaab45fc940 .functor BUFZ 12, v0xaaaab45de3f0_1, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaab45de3f0_2 .array/port v0xaaaab45de3f0, 2;
L_0xaaaab45fc9b0 .functor BUFZ 12, v0xaaaab45de3f0_2, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0xaaaab45fcce0 .functor OR 1, L_0xaaaab45fd9a0, L_0xaaaab45fc810, C4<0>, C4<0>;
L_0xaaaab45fd200 .functor AND 1, L_0xaaaab45fff60, L_0xaaaab45fd050, C4<1>, C4<1>;
L_0xaaaab45fd510 .functor XOR 1, v0xaaaab45ddee0_0, L_0xaaaab45fff60, C4<0>, C4<0>;
L_0xaaaab45fd580 .functor AND 1, L_0xaaaab45fff60, L_0xaaaab45fd510, C4<1>, C4<1>;
L_0xaaaab45fd690 .functor OR 1, L_0xaaaab45fd9a0, L_0xaaaab45fd200, C4<0>, C4<0>;
L_0xaaaab45fd9a0 .functor XOR 1, L_0xaaaab45fd790, L_0xaaaab45fd830, C4<0>, C4<0>;
L_0xaaaab45fdff0 .functor BUFZ 2, v0xaaaab45dea10_0, C4<00>, C4<00>, C4<00>;
v0xaaaab45dc130_0 .net *"_ivl_1", 0 0, L_0xaaaab45fc720;  1 drivers
v0xaaaab45dc210_0 .net *"_ivl_13", 33 0, L_0xaaaab45fca20;  1 drivers
L_0xffffa7b28a38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45dc2f0_0 .net *"_ivl_16", 31 0, L_0xffffa7b28a38;  1 drivers
L_0xffffa7b28a80 .functor BUFT 1, C4<0000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45dc3e0_0 .net/2u *"_ivl_17", 33 0, L_0xffffa7b28a80;  1 drivers
v0xaaaab45dc4c0_0 .net *"_ivl_22", 0 0, L_0xaaaab45fcce0;  1 drivers
L_0xffffa7b28ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaab45dc5d0_0 .net/2u *"_ivl_23", 0 0, L_0xffffa7b28ac8;  1 drivers
v0xaaaab45dc6b0_0 .net *"_ivl_27", 31 0, L_0xaaaab45fcf60;  1 drivers
L_0xffffa7b28b10 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45dc790_0 .net *"_ivl_30", 29 0, L_0xffffa7b28b10;  1 drivers
L_0xffffa7b28b58 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaab45dc870_0 .net/2u *"_ivl_31", 31 0, L_0xffffa7b28b58;  1 drivers
v0xaaaab45dc9e0_0 .net *"_ivl_33", 0 0, L_0xaaaab45fd050;  1 drivers
v0xaaaab45dcaa0_0 .net *"_ivl_37", 0 0, L_0xaaaab45fd510;  1 drivers
v0xaaaab45dcb60_0 .net *"_ivl_44", 0 0, L_0xaaaab45fd790;  1 drivers
v0xaaaab45dcc40_0 .net *"_ivl_46", 0 0, L_0xaaaab45fd830;  1 drivers
L_0xffffa7b28ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab45dcd20_0 .net/2u *"_ivl_49", 31 0, L_0xffffa7b28ba0;  1 drivers
v0xaaaab45dce00_0 .net *"_ivl_51", 0 0, L_0xaaaab45fdb10;  1 drivers
v0xaaaab45dcec0_0 .net *"_ivl_55", 3 0, L_0xaaaab45fdbb0;  1 drivers
v0xaaaab45dcfa0_0 .net *"_ivl_58", 3 0, L_0xaaaab45fdd00;  1 drivers
v0xaaaab45dd190_0 .net "ack_in", 0 0, L_0xaaaab45fc590;  alias, 1 drivers
v0xaaaab45dd250_0 .var "changed_out", 0 0;
v0xaaaab45dd310_0 .net "clock", 0 0, v0xaaaab45e2e70_0;  alias, 1 drivers
v0xaaaab45dd4c0_0 .var "col_addr_out", 3 0;
v0xaaaab45dd5a0_0 .var/2s "col_i", 31 0;
v0xaaaab45dd680_0 .var "degree", 3 0;
v0xaaaab45dd760_0 .net "done_out", 0 0, L_0xaaaab45fc810;  1 drivers
v0xaaaab45dd820_0 .var "done_out_buf", 0 0;
v0xaaaab45dd8e0_0 .var "insert_reg", 1 0;
v0xaaaab45dd9c0_0 .net "next_last_row", 0 0, L_0xaaaab45fcb70;  1 drivers
v0xaaaab45dda80_0 .var "next_regs_0", 11 0;
v0xaaaab45ddb60_0 .var "next_regs_1", 11 0;
v0xaaaab45ddc40_0 .var "next_regs_2", 11 0;
v0xaaaab45ddd20_0 .net "partial_vec_in", 3 0, L_0xaaaab45fa7d0;  alias, 1 drivers
v0xaaaab45dde00_0 .net "partial_vec_out", 3 0, L_0xaaaab45fdda0;  alias, 1 drivers
v0xaaaab45ddee0_0 .var "prev_sync", 0 0;
v0xaaaab45de1b0_0 .var "prune", 0 0;
v0xaaaab45de270_0 .var "read_en_buf", 0 0;
v0xaaaab45de330_0 .net "read_en_out", 0 0, L_0xaaaab45fcda0;  alias, 1 drivers
v0xaaaab45de3f0 .array "regs", 0 2, 11 0;
v0xaaaab45de530_0 .net "regs_dbg_0", 11 0, L_0xaaaab45fc8d0;  1 drivers
v0xaaaab45de610_0 .net "regs_dbg_1", 11 0, L_0xaaaab45fc940;  1 drivers
v0xaaaab45de6f0_0 .net "regs_dbg_2", 11 0, L_0xaaaab45fc9b0;  1 drivers
v0xaaaab45de7d0_0 .var "regs_valid", 0 0;
v0xaaaab45de890_0 .net "reset", 0 0, v0xaaaab45e3630_0;  alias, 1 drivers
v0xaaaab45de930_0 .net "row_addr_out", 1 0, L_0xaaaab45fdff0;  alias, 1 drivers
v0xaaaab45dea10_0 .var "row_addr_out_buf", 1 0;
v0xaaaab45deaf0_0 .var/2s "row_i", 31 0;
o0xffffa7b75338 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaab45debd0_0 .net "run", 0 0, o0xffffa7b75338;  0 drivers
v0xaaaab45dec90_0 .net "stall", 0 0, L_0xaaaab45fd690;  1 drivers
v0xaaaab45ded50_0 .var "store_parity", 1 0;
v0xaaaab45dee30_0 .net "sync_ack_out", 0 0, L_0xaaaab45fd200;  1 drivers
v0xaaaab45deef0_0 .net "sync_init_in", 0 0, L_0xaaaab45fff60;  alias, 1 drivers
v0xaaaab45def90_0 .var "sync_last_row_req_out", 0 0;
v0xaaaab45df050_0 .net "sync_valid", 0 0, L_0xaaaab45fd580;  1 drivers
v0xaaaab45df110_0 .var/2s "updates_out", 31 0;
v0xaaaab45df1f0_0 .net "write_en_out", 0 0, L_0xaaaab45fd9a0;  alias, 1 drivers
E_0xaaaab45d9920/0 .event edge, v0xaaaab45de3f0_0, v0xaaaab45de3f0_0, v0xaaaab45de3f0_0, v0xaaaab45de3f0_1;
E_0xaaaab45d9920/1 .event edge, v0xaaaab45de3f0_1, v0xaaaab45de3f0_2, v0xaaaab45de3f0_2, v0xaaaab45de3f0_2;
E_0xaaaab45d9920/2 .event edge, v0xaaaab45de3f0_1, v0xaaaab45de3f0_0, v0xaaaab45de3f0_1, v0xaaaab45de3f0_2;
E_0xaaaab45d9920/3 .event edge, v0xaaaab45dd5a0_0;
E_0xaaaab45d9920 .event/or E_0xaaaab45d9920/0, E_0xaaaab45d9920/1, E_0xaaaab45d9920/2, E_0xaaaab45d9920/3;
L_0xaaaab45fc720 .reduce/nor L_0xaaaab45fd9a0;
L_0xaaaab45fca20 .concat [ 2 32 0 0], v0xaaaab45dea10_0, L_0xffffa7b28a38;
L_0xaaaab45fcb70 .cmp/eq 34, L_0xaaaab45fca20, L_0xffffa7b28a80;
L_0xaaaab45fcda0 .functor MUXZ 1, v0xaaaab45de270_0, L_0xffffa7b28ac8, L_0xaaaab45fcce0, C4<>;
L_0xaaaab45fcf60 .concat [ 2 30 0 0], v0xaaaab45dd8e0_0, L_0xffffa7b28b10;
L_0xaaaab45fd050 .cmp/eq 32, L_0xaaaab45fcf60, L_0xffffa7b28b58;
L_0xaaaab45fd790 .part v0xaaaab45ded50_0, 0, 1;
L_0xaaaab45fd830 .part v0xaaaab45ded50_0, 1, 1;
L_0xaaaab45fdb10 .cmp/eq 32, v0xaaaab45dd5a0_0, L_0xffffa7b28ba0;
L_0xaaaab45fdbb0 .part v0xaaaab45de3f0_0, 8, 4;
L_0xaaaab45fdd00 .part v0xaaaab45de3f0_1, 8, 4;
L_0xaaaab45fdda0 .functor MUXZ 4, L_0xaaaab45fdd00, L_0xaaaab45fdbb0, L_0xaaaab45fdb10, C4<>;
S_0xaaaab45e26d0 .scope task, "write_mem" "write_mem" 4 51, 4 51 0, S_0xaaaab4544310;
 .timescale 0 0;
v0xaaaab45e29f0_0 .var "col_i", 3 0;
v0xaaaab45e2af0_0 .var "partial_vec", 3 0;
v0xaaaab45e2bd0_0 .var "row_i", 3 0;
E_0xaaaab45e28b0 .event negedge, v0xaaaab45e1a40_0;
E_0xaaaab45e2930 .event posedge, v0xaaaab45e1a40_0;
E_0xaaaab45e2990 .event negedge, v0xaaaab45ca2c0_0;
TD_aoc4_tb.write_mem ;
    %wait E_0xaaaab45e2990;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaab45e34f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaab45e3940_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaab45e3940_0, 4, 1;
    %load/vec4 v0xaaaab45e2af0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaab45e3940_0, 4, 4;
    %load/vec4 v0xaaaab45e2bd0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaab45e3940_0, 4, 4;
    %load/vec4 v0xaaaab45e29f0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaab45e3940_0, 4, 4;
    %load/vec4 v0xaaaab45e3350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %wait E_0xaaaab45e2930;
T_1.13 ;
    %wait E_0xaaaab45bbda0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaab45e3940_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaab45e34f0_0, 0, 1;
    %load/vec4 v0xaaaab45e3420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %wait E_0xaaaab45e28b0;
T_1.15 ;
    %end;
S_0xaaaab45a9b80 .scope module, "arb" "arb" 9 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ack_in";
    .port_info 3 /INPUT 3 "reqs_in";
    .port_info 4 /OUTPUT 3 "gnt_out";
    .port_info 5 /OUTPUT 32 "i_out";
o0xffffa7b764d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaab45e4320_0 .net "ack_in", 0 0, o0xffffa7b764d8;  0 drivers
o0xffffa7b76508 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaab45e4400_0 .net "clock", 0 0, o0xffffa7b76508;  0 drivers
v0xaaaab45e44c0_0 .var "gnt_out", 2 0;
v0xaaaab45e45b0_0 .var/2s "i_out", 31 0;
o0xffffa7b76598 .functor BUFZ 3, C4<zzz>; HiZ drive
v0xaaaab45e4690_0 .net "reqs_in", 2 0, o0xffffa7b76598;  0 drivers
o0xffffa7b765c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaab45e4770_0 .net "reset", 0 0, o0xffffa7b765c8;  0 drivers
E_0xaaaab45e4010 .event posedge, v0xaaaab45e4400_0;
S_0xaaaab45e4070 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 9 15, 9 15 0, S_0xaaaab45a9b80;
 .timescale 0 0;
v0xaaaab45e4220_0 .var/2s "req_i", 31 0;
    .scope S_0xaaaab45cc0f0;
T_2 ;
Ewait_0 .event/or E_0xaaaab45bbd60, E_0x0;
    %wait Ewait_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45ce600, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45ce600, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45ce600, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45ce600, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45ce600, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45ce600, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45ce600, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45ce600, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaab45cdaa0_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45ce600, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaab45cdaa0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaab45ce3c0_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45ce600, 4;
    %store/vec4 v0xaaaab45cdea0_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45ce600, 4;
    %store/vec4 v0xaaaab45cdf80_0, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45ce600, 4;
    %store/vec4 v0xaaaab45ce060_0, 0, 12;
    %load/vec4 v0xaaaab45cd9c0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0xaaaab45cdf80_0;
    %store/vec4 v0xaaaab45cdea0_0, 0, 12;
    %load/vec4 v0xaaaab45ce060_0;
    %store/vec4 v0xaaaab45cdf80_0, 0, 12;
    %pushi/vec4 4095, 0, 12;
    %store/vec4 v0xaaaab45ce060_0, 0, 12;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xaaaab45cc0f0;
T_3 ;
    %wait E_0xaaaab45bbda0;
    %load/vec4 v0xaaaab45ceaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45ce300_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xaaaab45cf0e0_0;
    %assign/vec4 v0xaaaab45ce300_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xaaaab45cc0f0;
T_4 ;
    %wait E_0xaaaab45bbda0;
    %load/vec4 v0xaaaab45ceaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 36;
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45ce600, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45ce600, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45ce600, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab45ce9e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaab45cdd00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaaab45cf260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45ce9e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaab45cdd00_0, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45ce600, 0, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xaaaab45cdd00_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0xaaaab45cee80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0xaaaab45cd6c0_0;
    %load/vec4 v0xaaaab45ce9e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0xaaaab45ce140_0;
    %load/vec4 v0xaaaab45cdd00_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaab45cd8e0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaab45ce600, 5, 6;
    %load/vec4 v0xaaaab45cd8e0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.8, 5;
    %load/vec4 v0xaaaab45cdd00_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v0xaaaab45cdd00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaab45cdd00_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab45ce9e0_0, 0;
    %load/vec4 v0xaaaab45ceb40_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45ce600, 0, 4;
T_4.12 ;
T_4.11 ;
T_4.8 ;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0xaaaab45ce9e0_0;
    %load/vec4 v0xaaaab45cdc40_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaab45cf400_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0xaaaab45cdea0_0;
    %load/vec4 v0xaaaab45cdf80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaab45ce060_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45ce600, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45ce600, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45ce600, 0, 4;
    %load/vec4 v0xaaaab45cd9c0_0;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45ce9e0_0, 0;
T_4.16 ;
T_4.14 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaab45cc0f0;
T_5 ;
    %wait E_0xaaaab45bbda0;
    %load/vec4 v0xaaaab45ceaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45cdc40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaab45cf320_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaab45cef40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab45cd780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45cf1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45ce480_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xaaaab45cf260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaab45cd8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab45ce480_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaab45cef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45cdc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45cd780_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaab45cec00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaab45cece0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0xaaaab45cee80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0xaaaab45cd6c0_0;
    %load/vec4 v0xaaaab45ce9e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0xaaaab45cd8e0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %jmp/0xz  T_5.8, 5;
    %load/vec4 v0xaaaab45cd8e0_0;
    %addi 4, 0, 4;
    %assign/vec4 v0xaaaab45cd8e0_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0xaaaab45cdd00_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %load/vec4 v0xaaaab45cf0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xaaaab45cec00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaab45cec00_0, 0;
T_5.12 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaab45cd8e0_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45cf1a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaab45cd9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45ce480_0, 0;
T_5.11 ;
T_5.9 ;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0xaaaab45ce9e0_0;
    %load/vec4 v0xaaaab45cdc40_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaab45cf400_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0xaaaab45cd9c0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_5.16, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaab45cd8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaab45cd9c0_0, 0;
    %load/vec4 v0xaaaab45cece0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaab45cece0_0, 0;
    %load/vec4 v0xaaaab45cece0_0;
    %pad/s 33;
    %cmpi/e 2, 0, 33;
    %jmp/0xz  T_5.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab45cf1a0_0, 0;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab45ce480_0, 0;
    %load/vec4 v0xaaaab45cec00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaab45cec00_0, 0;
T_5.19 ;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v0xaaaab45cd9c0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaab45cd9c0_0, 0;
T_5.17 ;
T_5.14 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaaab45c9e20;
T_6 ;
    %wait E_0xaaaab45bbda0;
    %load/vec4 v0xaaaab45ca200_0;
    %load/vec4 v0xaaaab45ca660_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xaaaab45ca580_0;
    %load/vec4 v0xaaaab45ca100_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45ca390, 0, 4;
T_6.0 ;
    %load/vec4 v0xaaaab45ca200_0;
    %load/vec4 v0xaaaab45ca660_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0xaaaab45ca100_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0xaaaab45ca390, 4;
    %assign/vec4 v0xaaaab45ca450_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaaab45c9ab0;
T_7 ;
Ewait_1 .event/or E_0xaaaab44a00b0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0xaaaab45cb690_0;
    %store/vec4 v0xaaaab45cb830_0, 0, 2;
    %load/vec4 v0xaaaab45cb690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0xaaaab45cb5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaab45cb830_0, 0, 2;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0xaaaab45cb050_0;
    %load/vec4 v0xaaaab45cbe00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaab45cb830_0, 0, 2;
T_7.6 ;
T_7.5 ;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0xaaaab45cbe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaab45cb830_0, 0, 2;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaab45cb830_0, 0, 2;
T_7.9 ;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaab45cb830_0, 0, 2;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xaaaab45c9ab0;
T_8 ;
    %wait E_0xaaaab45bbda0;
    %load/vec4 v0xaaaab45cbc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaab45cb690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45cb770_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaab45cb4f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xaaaab45cb830_0;
    %assign/vec4 v0xaaaab45cb690_0, 0;
    %load/vec4 v0xaaaab45cb690_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0xaaaab45cb4f0_0;
    %load/vec4 v0xaaaab45cbd10_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %load/vec4 v0xaaaab45cb110_0;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %assign/vec4 v0xaaaab45cb290_0, 0;
    %load/vec4 v0xaaaab45cbd10_0;
    %assign/vec4 v0xaaaab45cb1d0_0, 0;
    %load/vec4 v0xaaaab45cbe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0xaaaab45cb9d0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaab45cb450_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaab45cb910_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaab45cb290_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaab45cbd10_0;
    %assign/vec4/off/d v0xaaaab45cb4f0_0, 4, 5;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab45cb770_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0xaaaab45cb050_0;
    %load/vec4 v0xaaaab45cbe00_0;
    %and;
    %load/vec4 v0xaaaab45cb690_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0xaaaab45cb9d0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaab45cb450_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaab45cb910_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaab45cb290_0, 4, 5;
T_8.8 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaaab4542ca0;
T_9 ;
Ewait_2 .event/or E_0xaaaab44d0560, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0xaaaab45e2250_0;
    %parti/u 1, 0, 32;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xaaaab45e2250_0;
    %parti/u 4, 7, 32;
    %store/vec4 v0xaaaab45d0b30_0, 0, 4;
    %load/vec4 v0xaaaab45e2250_0;
    %parti/u 4, 11, 32;
    %pad/u 2;
    %store/vec4 v0xaaaab45d0cd0_0, 0, 2;
    %load/vec4 v0xaaaab45e2250_0;
    %parti/u 4, 3, 32;
    %store/vec4 v0xaaaab45d04b0_0, 0, 4;
    %load/vec4 v0xaaaab45e2250_0;
    %parti/u 1, 1, 32;
    %store/vec4 v0xaaaab45d0c00_0, 0, 1;
    %load/vec4 v0xaaaab45d0e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0xaaaab45e2250_0;
    %parti/u 1, 2, 32;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %store/vec4 v0xaaaab45d0eb0_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xaaaab45d0990_0;
    %store/vec4 v0xaaaab45d0b30_0, 0, 4;
    %load/vec4 v0xaaaab45e20d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.4, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %load/vec4 v0xaaaab45e2010_0;
    %flag_set/vec4 9;
    %jmp/0 T_9.6, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.7, 9;
T_9.6 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45e1910, 4;
    %jmp/0 T_9.7, 9;
 ; End of false expr.
    %blend;
T_9.7;
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
    %store/vec4 v0xaaaab45d0cd0_0, 0, 2;
    %load/vec4 v0xaaaab45e20d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.8, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45e17d0, 4;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %load/vec4 v0xaaaab45e2010_0;
    %flag_set/vec4 9;
    %jmp/0 T_9.10, 9;
    %pushi/vec4 15, 15, 4;
    %jmp/1 T_9.11, 9;
T_9.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45e17d0, 4;
    %jmp/0 T_9.11, 9;
 ; End of false expr.
    %blend;
T_9.11;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %store/vec4 v0xaaaab45d04b0_0, 0, 4;
    %load/vec4 v0xaaaab45e20d0_0;
    %load/vec4 v0xaaaab45d0720_0;
    %or;
    %load/vec4 v0xaaaab45e2010_0;
    %or;
    %store/vec4 v0xaaaab45d0c00_0, 0, 1;
    %load/vec4 v0xaaaab45d0a60_0;
    %store/vec4 v0xaaaab45d0eb0_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xaaaab45d3d10;
T_10 ;
Ewait_3 .event/or E_0xaaaab45d1af0, E_0x0;
    %wait Ewait_3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45d64c0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45d64c0, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45d64c0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45d64c0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45d64c0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45d64c0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45d64c0, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45d64c0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaab45d5750_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45d64c0, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaab45d5750_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaab45d6280_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45d64c0, 4;
    %store/vec4 v0xaaaab45d5b50_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45d64c0, 4;
    %store/vec4 v0xaaaab45d5c30_0, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45d64c0, 4;
    %store/vec4 v0xaaaab45d5d10_0, 0, 12;
    %load/vec4 v0xaaaab45d5670_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0xaaaab45d5c30_0;
    %store/vec4 v0xaaaab45d5b50_0, 0, 12;
    %load/vec4 v0xaaaab45d5d10_0;
    %store/vec4 v0xaaaab45d5c30_0, 0, 12;
    %pushi/vec4 4095, 0, 12;
    %store/vec4 v0xaaaab45d5d10_0, 0, 12;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xaaaab45d3d10;
T_11 ;
    %wait E_0xaaaab45bbda0;
    %load/vec4 v0xaaaab45d6960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45d5fb0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xaaaab45d6fc0_0;
    %assign/vec4 v0xaaaab45d5fb0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xaaaab45d3d10;
T_12 ;
    %wait E_0xaaaab45bbda0;
    %load/vec4 v0xaaaab45d6960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 36;
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45d64c0, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45d64c0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45d64c0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab45d68a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaab45d59b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xaaaab45d7100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45d68a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaab45d59b0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0xaaaab45d6d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0xaaaab45d5370_0;
    %load/vec4 v0xaaaab45d68a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0xaaaab45d5df0_0;
    %load/vec4 v0xaaaab45d59b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaab45d5590_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaab45d64c0, 5, 6;
    %load/vec4 v0xaaaab45d5590_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.8, 5;
    %load/vec4 v0xaaaab45d59b0_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %load/vec4 v0xaaaab45d59b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaab45d59b0_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab45d68a0_0, 0;
    %load/vec4 v0xaaaab45d6a00_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_12.12, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45d64c0, 0, 4;
T_12.12 ;
T_12.11 ;
T_12.8 ;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0xaaaab45d68a0_0;
    %load/vec4 v0xaaaab45d58f0_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaab45d72a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %load/vec4 v0xaaaab45d5b50_0;
    %load/vec4 v0xaaaab45d5c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaab45d5d10_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45d64c0, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45d64c0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45d64c0, 0, 4;
    %load/vec4 v0xaaaab45d5670_0;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45d68a0_0, 0;
T_12.16 ;
T_12.14 ;
T_12.7 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xaaaab45d3d10;
T_13 ;
    %wait E_0xaaaab45bbda0;
    %load/vec4 v0xaaaab45d6960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45d58f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaab45d71c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaab45d6e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab45d5430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45d7060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45d6340_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xaaaab45d7100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaab45d5590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab45d6340_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaab45d6e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45d58f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45d5430_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaab45d6ae0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0xaaaab45d6bc0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0xaaaab45d6d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0xaaaab45d5370_0;
    %load/vec4 v0xaaaab45d68a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0xaaaab45d5590_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %jmp/0xz  T_13.8, 5;
    %load/vec4 v0xaaaab45d5590_0;
    %addi 4, 0, 4;
    %assign/vec4 v0xaaaab45d5590_0, 0;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0xaaaab45d59b0_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %load/vec4 v0xaaaab45d6fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %load/vec4 v0xaaaab45d6ae0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaab45d6ae0_0, 0;
T_13.12 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaab45d5590_0, 0;
    %jmp T_13.11;
T_13.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45d7060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaab45d5670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45d6340_0, 0;
T_13.11 ;
T_13.9 ;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0xaaaab45d68a0_0;
    %load/vec4 v0xaaaab45d58f0_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaab45d72a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %load/vec4 v0xaaaab45d5670_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_13.16, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaab45d5590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaab45d5670_0, 0;
    %load/vec4 v0xaaaab45d6bc0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaab45d6bc0_0, 0;
    %load/vec4 v0xaaaab45d6bc0_0;
    %pad/s 33;
    %cmpi/e 6, 0, 33;
    %jmp/0xz  T_13.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab45d7060_0, 0;
    %jmp T_13.19;
T_13.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab45d6340_0, 0;
    %load/vec4 v0xaaaab45d6ae0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaab45d6ae0_0, 0;
T_13.19 ;
    %jmp T_13.17;
T_13.16 ;
    %load/vec4 v0xaaaab45d5670_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaab45d5670_0, 0;
T_13.17 ;
T_13.14 ;
T_13.7 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xaaaab45d17f0;
T_14 ;
    %wait E_0xaaaab45bbda0;
    %load/vec4 v0xaaaab45d1cd0_0;
    %load/vec4 v0xaaaab45d2110_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0xaaaab45d2030_0;
    %load/vec4 v0xaaaab45d1bd0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45d1e60, 0, 4;
T_14.0 ;
    %load/vec4 v0xaaaab45d1cd0_0;
    %load/vec4 v0xaaaab45d2110_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0xaaaab45d1bd0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0xaaaab45d1e60, 4;
    %assign/vec4 v0xaaaab45d1f00_0, 0;
T_14.2 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xaaaab45d1440;
T_15 ;
Ewait_4 .event/or E_0xaaaab45d1740, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0xaaaab45d3310_0;
    %store/vec4 v0xaaaab45d34b0_0, 0, 2;
    %load/vec4 v0xaaaab45d3310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v0xaaaab45d3250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaab45d34b0_0, 0, 2;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0xaaaab45d2b40_0;
    %load/vec4 v0xaaaab45d3a20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaab45d34b0_0, 0, 2;
T_15.6 ;
T_15.5 ;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v0xaaaab45d3a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaab45d34b0_0, 0, 2;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaab45d34b0_0, 0, 2;
T_15.9 ;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaab45d34b0_0, 0, 2;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xaaaab45d1440;
T_16 ;
    %wait E_0xaaaab45bbda0;
    %load/vec4 v0xaaaab45d38c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaab45d3310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45d33f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaab45d3060_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0xaaaab45d34b0_0;
    %assign/vec4 v0xaaaab45d3310_0, 0;
    %load/vec4 v0xaaaab45d3310_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0xaaaab45d3060_0;
    %load/vec4 v0xaaaab45d3960_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_16.4, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_16.5, 8;
T_16.4 ; End of true expr.
    %load/vec4 v0xaaaab45d2c00_0;
    %jmp/0 T_16.5, 8;
 ; End of false expr.
    %blend;
T_16.5;
    %assign/vec4 v0xaaaab45d2d80_0, 0;
    %load/vec4 v0xaaaab45d3960_0;
    %assign/vec4 v0xaaaab45d2cc0_0, 0;
    %load/vec4 v0xaaaab45d3a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0xaaaab45d3660_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaab45d2fa0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaab45d3590_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaab45d2d80_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaab45d3960_0;
    %assign/vec4/off/d v0xaaaab45d3060_0, 4, 5;
T_16.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab45d33f0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0xaaaab45d2b40_0;
    %load/vec4 v0xaaaab45d3a20_0;
    %and;
    %load/vec4 v0xaaaab45d3310_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0xaaaab45d3660_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaab45d2fa0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaab45d3590_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaab45d2d80_0, 4, 5;
T_16.8 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0xaaaab45d0f50;
T_17 ;
Ewait_5 .event/or E_0xaaaab45d1370, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0xaaaab45e2250_0;
    %parti/u 1, 0, 32;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0xaaaab45e2250_0;
    %parti/u 4, 7, 32;
    %store/vec4 v0xaaaab45d88d0_0, 0, 4;
    %load/vec4 v0xaaaab45e2250_0;
    %parti/u 4, 11, 32;
    %pad/u 2;
    %store/vec4 v0xaaaab45d8a70_0, 0, 2;
    %load/vec4 v0xaaaab45e2250_0;
    %parti/u 4, 3, 32;
    %store/vec4 v0xaaaab45d8250_0, 0, 4;
    %load/vec4 v0xaaaab45e2250_0;
    %parti/u 1, 1, 32;
    %store/vec4 v0xaaaab45d89a0_0, 0, 1;
    %load/vec4 v0xaaaab45d8bb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.2, 8;
    %load/vec4 v0xaaaab45e2250_0;
    %parti/u 1, 2, 32;
    %jmp/1 T_17.3, 8;
T_17.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.3, 8;
 ; End of false expr.
    %blend;
T_17.3;
    %store/vec4 v0xaaaab45d8c50_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0xaaaab45d8730_0;
    %store/vec4 v0xaaaab45d88d0_0, 0, 4;
    %load/vec4 v0xaaaab45e20d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.4, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_17.5, 8;
T_17.4 ; End of true expr.
    %load/vec4 v0xaaaab45e2010_0;
    %flag_set/vec4 9;
    %jmp/0 T_17.6, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_17.7, 9;
T_17.6 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45e1910, 4;
    %jmp/0 T_17.7, 9;
 ; End of false expr.
    %blend;
T_17.7;
    %jmp/0 T_17.5, 8;
 ; End of false expr.
    %blend;
T_17.5;
    %store/vec4 v0xaaaab45d8a70_0, 0, 2;
    %load/vec4 v0xaaaab45e20d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.8, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45e17d0, 4;
    %jmp/1 T_17.9, 8;
T_17.8 ; End of true expr.
    %load/vec4 v0xaaaab45e2010_0;
    %flag_set/vec4 9;
    %jmp/0 T_17.10, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45e17d0, 4;
    %jmp/1 T_17.11, 9;
T_17.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45e17d0, 4;
    %jmp/0 T_17.11, 9;
 ; End of false expr.
    %blend;
T_17.11;
    %jmp/0 T_17.9, 8;
 ; End of false expr.
    %blend;
T_17.9;
    %store/vec4 v0xaaaab45d8250_0, 0, 4;
    %load/vec4 v0xaaaab45e20d0_0;
    %load/vec4 v0xaaaab45d84c0_0;
    %or;
    %load/vec4 v0xaaaab45e2010_0;
    %or;
    %store/vec4 v0xaaaab45d89a0_0, 0, 1;
    %load/vec4 v0xaaaab45d8800_0;
    %store/vec4 v0xaaaab45d8c50_0, 0, 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xaaaab45dbaa0;
T_18 ;
Ewait_6 .event/or E_0xaaaab45d9920, E_0x0;
    %wait Ewait_6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45de3f0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45de3f0, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45de3f0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45de3f0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45de3f0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45de3f0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45de3f0, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45de3f0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaab45dd680_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45de3f0, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaab45dd680_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaab45de1b0_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45de3f0, 4;
    %store/vec4 v0xaaaab45dda80_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45de3f0, 4;
    %store/vec4 v0xaaaab45ddb60_0, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45de3f0, 4;
    %store/vec4 v0xaaaab45ddc40_0, 0, 12;
    %load/vec4 v0xaaaab45dd5a0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0xaaaab45ddb60_0;
    %store/vec4 v0xaaaab45dda80_0, 0, 12;
    %load/vec4 v0xaaaab45ddc40_0;
    %store/vec4 v0xaaaab45ddb60_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0xaaaab45ddc40_0, 0, 12;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0xaaaab45dbaa0;
T_19 ;
    %wait E_0xaaaab45bbda0;
    %load/vec4 v0xaaaab45de890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45ddee0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0xaaaab45deef0_0;
    %assign/vec4 v0xaaaab45ddee0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xaaaab45dbaa0;
T_20 ;
    %wait E_0xaaaab45bbda0;
    %load/vec4 v0xaaaab45de890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 36;
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45de3f0, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45de3f0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45de3f0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab45de7d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaab45dd8e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0xaaaab45df050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45de7d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaab45dd8e0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0xaaaab45dec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0xaaaab45dd190_0;
    %load/vec4 v0xaaaab45de7d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0xaaaab45ddd20_0;
    %load/vec4 v0xaaaab45dd8e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaab45dd4c0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaab45de3f0, 5, 6;
    %load/vec4 v0xaaaab45dd4c0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_20.8, 5;
    %load/vec4 v0xaaaab45dd8e0_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_20.10, 4;
    %load/vec4 v0xaaaab45dd8e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaab45dd8e0_0, 0;
    %jmp T_20.11;
T_20.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab45de7d0_0, 0;
    %load/vec4 v0xaaaab45de930_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_20.12, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45de3f0, 0, 4;
T_20.12 ;
T_20.11 ;
T_20.8 ;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0xaaaab45de7d0_0;
    %load/vec4 v0xaaaab45dd820_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaab45df1f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %load/vec4 v0xaaaab45dda80_0;
    %load/vec4 v0xaaaab45ddb60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaab45ddc40_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45de3f0, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45de3f0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45de3f0, 0, 4;
    %load/vec4 v0xaaaab45dd5a0_0;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45de7d0_0, 0;
T_20.16 ;
T_20.14 ;
T_20.7 ;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0xaaaab45dbaa0;
T_21 ;
    %wait E_0xaaaab45bbda0;
    %load/vec4 v0xaaaab45de890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45dd820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaab45df110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaab45ded50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab45dd250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45def90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45de270_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0xaaaab45df050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaab45dd4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab45de270_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaab45ded50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45dd820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45dd250_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaab45dea10_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0xaaaab45deaf0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0xaaaab45dec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0xaaaab45dd190_0;
    %load/vec4 v0xaaaab45de7d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0xaaaab45dd4c0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %jmp/0xz  T_21.8, 5;
    %load/vec4 v0xaaaab45dd4c0_0;
    %addi 4, 0, 4;
    %assign/vec4 v0xaaaab45dd4c0_0, 0;
    %jmp T_21.9;
T_21.8 ;
    %load/vec4 v0xaaaab45dd8e0_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_21.10, 4;
    %load/vec4 v0xaaaab45deef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %load/vec4 v0xaaaab45dea10_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaab45dea10_0, 0;
T_21.12 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaab45dd4c0_0, 0;
    %jmp T_21.11;
T_21.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45def90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaab45dd5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45de270_0, 0;
T_21.11 ;
T_21.9 ;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0xaaaab45de7d0_0;
    %load/vec4 v0xaaaab45dd820_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaab45df1f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.14, 8;
    %load/vec4 v0xaaaab45dd5a0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_21.16, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaab45dd4c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaab45dd5a0_0, 0;
    %load/vec4 v0xaaaab45deaf0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaab45deaf0_0, 0;
    %load/vec4 v0xaaaab45deaf0_0;
    %pad/s 33;
    %cmpi/e 8, 0, 33;
    %jmp/0xz  T_21.18, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45def90_0, 0;
    %jmp T_21.19;
T_21.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab45de270_0, 0;
    %load/vec4 v0xaaaab45dea10_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaab45dea10_0, 0;
T_21.19 ;
    %jmp T_21.17;
T_21.16 ;
    %load/vec4 v0xaaaab45dd5a0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaab45dd5a0_0, 0;
T_21.17 ;
T_21.14 ;
T_21.7 ;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xaaaab45d9590;
T_22 ;
    %wait E_0xaaaab45bbda0;
    %load/vec4 v0xaaaab45d9b00_0;
    %load/vec4 v0xaaaab45d9f40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0xaaaab45d9e60_0;
    %load/vec4 v0xaaaab45d9a00_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab45d9c90, 0, 4;
T_22.0 ;
    %load/vec4 v0xaaaab45d9b00_0;
    %load/vec4 v0xaaaab45d9f40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0xaaaab45d9a00_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0xaaaab45d9c90, 4;
    %assign/vec4 v0xaaaab45d9d30_0, 0;
T_22.2 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0xaaaab45d91e0;
T_23 ;
Ewait_7 .event/or E_0xaaaab45d94e0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0xaaaab45db0b0_0;
    %store/vec4 v0xaaaab45db250_0, 0, 2;
    %load/vec4 v0xaaaab45db0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %jmp T_23.3;
T_23.0 ;
    %load/vec4 v0xaaaab45daff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaab45db250_0, 0, 2;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0xaaaab45da970_0;
    %load/vec4 v0xaaaab45db7b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaab45db250_0, 0, 2;
T_23.6 ;
T_23.5 ;
    %jmp T_23.3;
T_23.1 ;
    %load/vec4 v0xaaaab45db7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaab45db250_0, 0, 2;
    %jmp T_23.9;
T_23.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaab45db250_0, 0, 2;
T_23.9 ;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaab45db250_0, 0, 2;
    %jmp T_23.3;
T_23.3 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0xaaaab45d91e0;
T_24 ;
    %wait E_0xaaaab45bbda0;
    %load/vec4 v0xaaaab45db650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaab45db0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab45db190_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaab45dae00_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0xaaaab45db250_0;
    %assign/vec4 v0xaaaab45db0b0_0, 0;
    %load/vec4 v0xaaaab45db0b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_24.2, 4;
    %load/vec4 v0xaaaab45dae00_0;
    %load/vec4 v0xaaaab45db6f0_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_24.4, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_24.5, 8;
T_24.4 ; End of true expr.
    %load/vec4 v0xaaaab45daa30_0;
    %jmp/0 T_24.5, 8;
 ; End of false expr.
    %blend;
T_24.5;
    %assign/vec4 v0xaaaab45dabb0_0, 0;
    %load/vec4 v0xaaaab45db6f0_0;
    %assign/vec4 v0xaaaab45daaf0_0, 0;
    %load/vec4 v0xaaaab45db7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0xaaaab45db3d0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaab45dad40_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaab45db330_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaab45dabb0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaab45db6f0_0;
    %assign/vec4/off/d v0xaaaab45dae00_0, 4, 5;
T_24.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab45db190_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0xaaaab45da970_0;
    %load/vec4 v0xaaaab45db7b0_0;
    %and;
    %load/vec4 v0xaaaab45db0b0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %load/vec4 v0xaaaab45db3d0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaab45dad40_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaab45db330_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaab45dabb0_0, 4, 5;
T_24.8 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0xaaaab45d8cf0;
T_25 ;
Ewait_8 .event/or E_0xaaaab45d9120, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0xaaaab45e2250_0;
    %parti/u 1, 0, 32;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0xaaaab45e2250_0;
    %parti/u 4, 7, 32;
    %store/vec4 v0xaaaab45e08f0_0, 0, 4;
    %load/vec4 v0xaaaab45e2250_0;
    %parti/u 4, 11, 32;
    %pad/u 2;
    %store/vec4 v0xaaaab45e0a90_0, 0, 2;
    %load/vec4 v0xaaaab45e2250_0;
    %parti/u 4, 3, 32;
    %store/vec4 v0xaaaab45e02a0_0, 0, 4;
    %load/vec4 v0xaaaab45e2250_0;
    %parti/u 1, 1, 32;
    %store/vec4 v0xaaaab45e09c0_0, 0, 1;
    %load/vec4 v0xaaaab45e0bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.2, 8;
    %load/vec4 v0xaaaab45e2250_0;
    %parti/u 1, 2, 32;
    %jmp/1 T_25.3, 8;
T_25.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.3, 8;
 ; End of false expr.
    %blend;
T_25.3;
    %store/vec4 v0xaaaab45e0c70_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0xaaaab45e0750_0;
    %store/vec4 v0xaaaab45e08f0_0, 0, 4;
    %load/vec4 v0xaaaab45e20d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.4, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_25.5, 8;
T_25.4 ; End of true expr.
    %load/vec4 v0xaaaab45e2010_0;
    %flag_set/vec4 9;
    %jmp/0 T_25.6, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_25.7, 9;
T_25.6 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45e1910, 4;
    %jmp/0 T_25.7, 9;
 ; End of false expr.
    %blend;
T_25.7;
    %jmp/0 T_25.5, 8;
 ; End of false expr.
    %blend;
T_25.5;
    %store/vec4 v0xaaaab45e0a90_0, 0, 2;
    %load/vec4 v0xaaaab45e20d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.8, 8;
    %pushi/vec4 15, 15, 4;
    %jmp/1 T_25.9, 8;
T_25.8 ; End of true expr.
    %load/vec4 v0xaaaab45e2010_0;
    %flag_set/vec4 9;
    %jmp/0 T_25.10, 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45e17d0, 4;
    %jmp/1 T_25.11, 9;
T_25.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaab45e17d0, 4;
    %jmp/0 T_25.11, 9;
 ; End of false expr.
    %blend;
T_25.11;
    %jmp/0 T_25.9, 8;
 ; End of false expr.
    %blend;
T_25.9;
    %store/vec4 v0xaaaab45e02a0_0, 0, 4;
    %load/vec4 v0xaaaab45e20d0_0;
    %load/vec4 v0xaaaab45e04e0_0;
    %or;
    %load/vec4 v0xaaaab45e2010_0;
    %or;
    %store/vec4 v0xaaaab45e09c0_0, 0, 1;
    %load/vec4 v0xaaaab45e0820_0;
    %store/vec4 v0xaaaab45e0c70_0, 0, 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0xaaaab4543150;
T_26 ;
    %wait E_0xaaaab45bbda0;
    %load/vec4 v0xaaaab45e1d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaab45e1e70_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0xaaaab45e1dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xaaaab45e1e70_0, 0;
T_26.2 ;
T_26.1 ;
    %load/vec4 v0xaaaab45e1f30_0;
    %and/r;
    %load/vec4 v0xaaaab45e20d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaab45e1e70_0, 0;
T_26.4 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0xaaaab4544310;
T_27 ;
T_27.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaab45e2e70_0;
    %inv;
    %store/vec4 v0xaaaab45e2e70_0, 0, 1;
    %jmp T_27.0;
    %end;
    .thread T_27;
    .scope S_0xaaaab4544310;
T_28 ;
    %vpi_call/w 4 39 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaab4544310 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0xaaaab4544310;
T_29 ;
    %wait E_0xaaaab45bbda0;
    %load/vec4 v0xaaaab45e3630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaab45e3110_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0xaaaab45e3000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0xaaaab45e3110_0;
    %addi 1, 0, 64;
    %cast2;
    %assign/vec4 v0xaaaab45e3110_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0xaaaab4544310;
T_30 ;
    %vpi_func 4 86 "$fopen" 32, "input4.txt", "r" {0 0 0};
    %cast2;
    %store/vec4 v0xaaaab45e3290_0, 0, 32;
    %load/vec4 v0xaaaab45e3290_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %vpi_call/w 4 87 "$fatal", 32'sb00000000000000000000000000000001, "ERROR: Could not open input4.txt" {0 0 0};
T_30.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaab45e2e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaab45e3630_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaab45e3940_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaab45e3940_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaab45e3940_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaab45e3940_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaab45e36d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaab45e2f40_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaab45e3590_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaab45e37b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaab45e3940_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaab45e3940_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaab45e3000_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_30.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_30.3, 5;
    %jmp/1 T_30.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaab45e2990;
    %jmp T_30.2;
T_30.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaab45e3630_0, 0, 1;
    %wait E_0xaaaab45e2990;
T_30.4 ;
    %load/vec4 v0xaaaab45e3940_0;
    %parti/u 1, 0, 32;
    %flag_set/vec4 8;
    %jmp/0xz T_30.5, 8;
    %vpi_func 4 110 "$fgetc" 32, v0xaaaab45e3290_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaab45e2d90_0, 0, 32;
    %load/vec4 v0xaaaab45e2d90_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_30.6, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaab45e3940_0, 4, 1;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0xaaaab45e2d90_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_30.8, 4;
    %load/vec4 v0xaaaab45e3590_0;
    %store/vec4 v0xaaaab45e2af0_0, 0, 4;
    %load/vec4 v0xaaaab45e36d0_0;
    %pad/s 4;
    %store/vec4 v0xaaaab45e2bd0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaaab45e29f0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaab45e26d0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaab45e2f40_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaab45e36d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaab45e36d0_0, 0, 32;
    %jmp T_30.9;
T_30.8 ;
    %load/vec4 v0xaaaab45e2f40_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xaaaab45e2f40_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %load/vec4 v0xaaaab45e3590_0;
    %store/vec4 v0xaaaab45e2af0_0, 0, 4;
    %load/vec4 v0xaaaab45e36d0_0;
    %pad/s 4;
    %store/vec4 v0xaaaab45e2bd0_0, 0, 4;
    %load/vec4 v0xaaaab45e2f40_0;
    %subi 4, 0, 32;
    %pad/s 4;
    %store/vec4 v0xaaaab45e29f0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaab45e26d0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaab45e3590_0, 0, 4;
T_30.10 ;
    %load/vec4 v0xaaaab45e2d90_0;
    %pushi/vec4 64, 0, 32; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaab45e2f40_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaab45e3590_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaab45e2f40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaab45e2f40_0, 0, 32;
T_30.9 ;
T_30.7 ;
    %jmp T_30.4;
T_30.5 ;
    %load/vec4 v0xaaaab45e2f40_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_30.12, 4;
    %load/vec4 v0xaaaab45e3590_0;
    %store/vec4 v0xaaaab45e2af0_0, 0, 4;
    %load/vec4 v0xaaaab45e36d0_0;
    %pad/s 4;
    %store/vec4 v0xaaaab45e2bd0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaaab45e29f0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaab45e26d0;
    %join;
T_30.12 ;
    %wait E_0xaaaab45e2990;
    %vpi_call/w 4 133 "$display", "Bank_%0d", 32'sb00000000000000000000000000000000 {0 0 0};
    %fork t_1, S_0xaaaab4597740;
    %jmp t_0;
    .scope S_0xaaaab4597740;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaab4554570_0, 0, 32;
T_30.14 ;
    %load/vec4 v0xaaaab4554570_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_30.15, 5;
    %vpi_call/w 4 135 "$display", "%3d: %b", v0xaaaab4554570_0, &A<v0xaaaab45ca390, v0xaaaab4554570_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaab4554570_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaab4554570_0, 0, 32;
    %jmp T_30.14;
T_30.15 ;
    %end;
    .scope S_0xaaaab4544310;
t_0 %join;
    %vpi_call/w 4 134 "$display", "Bank_%0d", 32'sb00000000000000000000000000000001 {0 0 0};
    %fork t_3, S_0xaaaab45435c0;
    %jmp t_2;
    .scope S_0xaaaab45435c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaab4554820_0, 0, 32;
T_30.16 ;
    %load/vec4 v0xaaaab4554820_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_30.17, 5;
    %vpi_call/w 4 136 "$display", "%3d: %b", v0xaaaab4554820_0, &A<v0xaaaab45d1e60, v0xaaaab4554820_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaab4554820_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaab4554820_0, 0, 32;
    %jmp T_30.16;
T_30.17 ;
    %end;
    .scope S_0xaaaab4544310;
t_2 %join;
    %vpi_call/w 4 135 "$display", "Bank_%0d", 32'sb00000000000000000000000000000010 {0 0 0};
    %fork t_5, S_0xaaaab4543a30;
    %jmp t_4;
    .scope S_0xaaaab4543a30;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaab455a870_0, 0, 32;
T_30.18 ;
    %load/vec4 v0xaaaab455a870_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_30.19, 5;
    %vpi_call/w 4 137 "$display", "%3d: %b", v0xaaaab455a870_0, &A<v0xaaaab45d9c90, v0xaaaab455a870_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaab455a870_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaab455a870_0, 0, 32;
    %jmp T_30.18;
T_30.19 ;
    %end;
    .scope S_0xaaaab4544310;
t_4 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaab45e37b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaab45e3000_0, 0, 1;
    %wait E_0xaaaab45e2990;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaab45e37b0_0, 0, 1;
    %pushi/vec4 400, 0, 32;
T_30.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_30.21, 5;
    %jmp/1 T_30.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaab45e2990;
    %jmp T_30.20;
T_30.21 ;
    %pop/vec4 1;
    %vpi_call/w 4 144 "$display" {0 0 0};
    %vpi_call/w 4 148 "$display", "Updates: %0d", v0xaaaab45e3f20_0 {0 0 0};
    %load/vec4 v0xaaaab45e3f20_0;
    %pushi/vec4 8484, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_call/w 4 149 "$display", "Correct: %0b", S<0,vec4,u1> {1 0 0};
    %vpi_call/w 4 150 "$display", "Cycles: %0d", v0xaaaab45e3110_0 {0 0 0};
    %vpi_call/w 4 152 "$finish" {0 0 0};
    %end;
    .thread T_30;
    .scope S_0xaaaab45a9b80;
T_31 ;
    %wait E_0xaaaab45e4010;
    %load/vec4 v0xaaaab45e4770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaaab45e44c0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0xaaaab45e44c0_0;
    %nor/r;
    %load/vec4 v0xaaaab45e4690_0;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %fork t_7, S_0xaaaab45e4070;
    %jmp t_6;
    .scope S_0xaaaab45e4070;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaab45e4220_0, 0, 32;
T_31.4 ;
    %load/vec4 v0xaaaab45e4220_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_31.5, 5;
    %load/vec4 v0xaaaab45e4690_0;
    %load/vec4 v0xaaaab45e4220_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %pushi/vec4 1, 0, 3;
    %load/vec4 v0xaaaab45e4220_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xaaaab45e44c0_0, 0;
    %load/vec4 v0xaaaab45e4220_0;
    %assign/vec4 v0xaaaab45e45b0_0, 0;
T_31.6 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaab45e4220_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaab45e4220_0, 0, 32;
    %jmp T_31.4;
T_31.5 ;
    %end;
    .scope S_0xaaaab45a9b80;
t_6 %join;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0xaaaab45e44c0_0;
    %or/r;
    %load/vec4 v0xaaaab45e4690_0;
    %load/vec4 v0xaaaab45e44c0_0;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaaab45e44c0_0, 0;
T_31.8 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc4_tb.sv";
    "rtl/src/aoc4.sv";
    "rtl/src/aoc4_mem.sv";
    "rtl/src/single_port_ram.sv";
    "rtl/src/aoc4_freemachine.sv";
    "rtl/src/aoc4_arb.sv";
