$date
	Thu Mar 27 13:17:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fetch_tb $end
$var wire 32 ! pc [31:0] $end
$var wire 32 " instr [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ resetn $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ resetn $end
$var reg 32 % instr [31:0] $end
$var reg 32 & pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
bx %
0$
0#
bx "
b0 !
$end
#10000
b110011 "
b110011 %
1#
#20000
1$
0#
#30000
b1 !
b1 &
1#
#40000
0#
#50000
b10 !
b10 &
b10110011 "
b10110011 %
1#
#60000
0#
#70000
b11 !
b11 &
b100001000000010010011 "
b100001000000010010011 %
1#
#80000
0#
