# Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os)

.model AL4S3B_FPGA_Top
.inputs io_pad(0)_$inp io_pad(1)_$inp io_pad(10)_$inp io_pad(11)_$inp io_pad(12)_$inp io_pad(13)_$inp io_pad(14)_$inp io_pad(15)_$inp io_pad(16)_$inp io_pad(17)_$inp io_pad(18)_$inp io_pad(19)_$inp io_pad(2)_$inp io_pad(20)_$inp io_pad(21)_$inp io_pad(22)_$inp io_pad(23)_$inp io_pad(24)_$inp io_pad(25)_$inp io_pad(26)_$inp io_pad(27)_$inp io_pad(28)_$inp io_pad(29)_$inp io_pad(3)_$inp io_pad(30)_$inp io_pad(31)_$inp io_pad(4)_$inp io_pad(5)_$inp io_pad(6)_$inp io_pad(7)_$inp io_pad(8)_$inp io_pad(9)_$inp
.outputs io_pad(0)_$out io_pad(1)_$out io_pad(10)_$out io_pad(11)_$out io_pad(12)_$out io_pad(13)_$out io_pad(14)_$out io_pad(15)_$out io_pad(16)_$out io_pad(17)_$out io_pad(18)_$out io_pad(19)_$out io_pad(2)_$out io_pad(20)_$out io_pad(21)_$out io_pad(22)_$out io_pad(23)_$out io_pad(24)_$out io_pad(25)_$out io_pad(26)_$out io_pad(27)_$out io_pad(28)_$out io_pad(29)_$out io_pad(3)_$out io_pad(30)_$out io_pad(31)_$out io_pad(4)_$out io_pad(5)_$out io_pad(6)_$out io_pad(7)_$out io_pad(8)_$out io_pad(9)_$out
.subckt GND GND=$false
.subckt VCC VCC=$true
.subckt VCC VCC=$undef
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(0) I_EN=$true I_PAD_$inp=io_pad(0)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(0)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(10) I_EN=$true I_PAD_$inp=io_pad(10)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(10)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(11) I_EN=$true I_PAD_$inp=io_pad(11)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(11)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(12) I_EN=$true I_PAD_$inp=io_pad(12)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(12)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(13) I_EN=$true I_PAD_$inp=io_pad(13)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(13)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(14) I_EN=$true I_PAD_$inp=io_pad(14)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(14)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(15) I_EN=$true I_PAD_$inp=io_pad(15)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(15)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(16) I_EN=$true I_PAD_$inp=io_pad(16)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(16)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(17) I_EN=$true I_PAD_$inp=io_pad(17)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(17)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=$techmap6213$iopadmap$AL4S3B_FPGA_Top.io_pad[18].Q I_EN=$true I_PAD_$inp=io_pad(18)_$inp O_DAT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.BREATHE_o O_EN=$true O_PAD_$out=io_pad(18)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(19) I_EN=$true I_PAD_$inp=io_pad(19)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(19)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(1) I_EN=$true I_PAD_$inp=io_pad(1)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(1)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(20) I_EN=$true I_PAD_$inp=io_pad(20)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(20)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=$techmap6216$iopadmap$AL4S3B_FPGA_Top.io_pad[21].Q I_EN=$true I_PAD_$inp=io_pad(21)_$inp O_DAT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.BREATHE_o O_EN=$true O_PAD_$out=io_pad(21)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=$techmap6217$iopadmap$AL4S3B_FPGA_Top.io_pad[22].Q I_EN=$true I_PAD_$inp=io_pad(22)_$inp O_DAT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.BREATHE_o O_EN=$true O_PAD_$out=io_pad(22)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(23) I_EN=$true I_PAD_$inp=io_pad(23)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(23)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(24) I_EN=$true I_PAD_$inp=io_pad(24)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(24)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(25) I_EN=$true I_PAD_$inp=io_pad(25)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(25)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(26) I_EN=$true I_PAD_$inp=io_pad(26)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(26)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(27) I_EN=$true I_PAD_$inp=io_pad(27)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(27)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(28) I_EN=$true I_PAD_$inp=io_pad(28)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(28)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(29) I_EN=$true I_PAD_$inp=io_pad(29)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(29)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(2) I_EN=$true I_PAD_$inp=io_pad(2)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(2)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(30) I_EN=$true I_PAD_$inp=io_pad(30)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(30)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(31) I_EN=$true I_PAD_$inp=io_pad(31)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(31)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(3) I_EN=$true I_PAD_$inp=io_pad(3)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(3)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(4) I_EN=$true I_PAD_$inp=io_pad(4)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(4)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(5) I_EN=$true I_PAD_$inp=io_pad(5)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(5)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(6) I_EN=$true I_PAD_$inp=io_pad(6)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(6)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(7) I_EN=$true I_PAD_$inp=io_pad(7)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(7)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(8) I_EN=$true I_PAD_$inp=io_pad(8)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(8)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.FPGA_IP_BREATHE_o(9) I_EN=$true I_PAD_$inp=io_pad(9)_$inp O_DAT=$false O_EN=$false O_PAD_$out=io_pad(9)_$out
.cname $iopadmap$AL4S3B_FPGA_Top.io_pad[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.RST_IP_i XB1=$true XB2=$true XSL=WB_RST_LUT2_I0.XSL XZ=u_gclkbuff_reset_A
.cname WB_RST_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(24) XZ=WBs_RD_DAT(24)
.cname WBs_RD_DAT_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(14) XZ=WBs_RD_DAT(14)
.cname WBs_RD_DAT_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(12) XZ=WBs_RD_DAT(12)
.cname WBs_RD_DAT_LUT2_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(10) XZ=WBs_RD_DAT(10)
.cname WBs_RD_DAT_LUT2_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(6) XZ=WBs_RD_DAT(6)
.cname WBs_RD_DAT_LUT2_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(4) XZ=WBs_RD_DAT(4)
.cname WBs_RD_DAT_LUT2_O_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(1) XZ=WBs_RD_DAT(1)
.cname WBs_RD_DAT_LUT2_O_6.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(0) XZ=WBs_RD_DAT(0)
.cname WBs_RD_DAT_LUT2_O_7.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 XB1=$false XB2=WBs_RD_DAT_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(16) XZ=WBs_RD_DAT(16)
.cname WBs_RD_DAT_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_4_I0 XA2=WBs_RD_DAT_LUT3_O_4_I0 XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(30) XB1=WBs_RD_DAT_LUT3_O_4_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 XZ=WBs_RD_DAT(30)
.cname WBs_RD_DAT_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(29) XZ=WBs_RD_DAT(29)
.cname WBs_RD_DAT_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_4_I0 XA2=WBs_RD_DAT_LUT3_O_4_I0 XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(26) XB1=WBs_RD_DAT_LUT3_O_4_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 XZ=WBs_RD_DAT(26)
.cname WBs_RD_DAT_LUT3_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_4_I0 XA2=WBs_RD_DAT_LUT3_O_4_I0 XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(21) XB1=WBs_RD_DAT_LUT3_O_4_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 XZ=WBs_RD_DAT(21)
.cname WBs_RD_DAT_LUT3_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=WBs_RD_DAT_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL XZ=WBs_RD_DAT_LUT3_O_4_I0
.cname WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT4_O_I1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL XZ=WBs_RD_DAT_LUT3_O_I0
.cname WBs_RD_DAT_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BSL=WBs_RD_DAT_LUT4_O_I1 CZ=WBs_RD_DAT(31) TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(31) TSL=WBs_RD_DAT_LUT4_O_I1
.cname WBs_RD_DAT_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BSL=WBs_RD_DAT_LUT4_O_I1 CZ=WBs_RD_DAT(28) TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(28) TSL=WBs_RD_DAT_LUT4_O_I1
.cname WBs_RD_DAT_LUT4_O_1.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BSL=WBs_RD_DAT_LUT4_O_I1 CZ=WBs_RD_DAT(15) TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(15) TSL=WBs_RD_DAT_LUT4_O_I1
.cname WBs_RD_DAT_LUT4_O_10.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BSL=WBs_RD_DAT_LUT4_O_I1 CZ=WBs_RD_DAT(13) TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(13) TSL=WBs_RD_DAT_LUT4_O_I1
.cname WBs_RD_DAT_LUT4_O_11.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BSL=WBs_RD_DAT_LUT4_O_I1 CZ=WBs_RD_DAT(11) TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(11) TSL=WBs_RD_DAT_LUT4_O_I1
.cname WBs_RD_DAT_LUT4_O_12.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BSL=WBs_RD_DAT_LUT4_O_I1 CZ=WBs_RD_DAT(9) TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(9) TSL=WBs_RD_DAT_LUT4_O_I1
.cname WBs_RD_DAT_LUT4_O_13.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BA2=$false BAB=WBs_RD_DAT_LUT4_O_I1 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BSL=WBs_RD_DAT_LUT4_O_14_I1 CZ=WBs_RD_DAT(8) TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TA2=$false TAB=WBs_RD_DAT_LUT4_O_I1 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XAB TSL=WBs_RD_DAT_LUT4_O_14_I1
.cname WBs_RD_DAT_LUT4_O_14.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(8) XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 XZ=WBs_RD_DAT_LUT4_O_14_I1
.cname WBs_RD_DAT_LUT4_O_14_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BSL=WBs_RD_DAT_LUT4_O_I1 CZ=WBs_RD_DAT(7) TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(7) TSL=WBs_RD_DAT_LUT4_O_I1
.cname WBs_RD_DAT_LUT4_O_15.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BSL=WBs_RD_DAT_LUT4_O_I1 CZ=WBs_RD_DAT(5) TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(5) TSL=WBs_RD_DAT_LUT4_O_I1
.cname WBs_RD_DAT_LUT4_O_16.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BSL=WBs_RD_DAT_LUT4_O_I1 CZ=WBs_RD_DAT(3) TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(3) TSL=WBs_RD_DAT_LUT4_O_I1
.cname WBs_RD_DAT_LUT4_O_17.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BSL=WBs_RD_DAT_LUT4_O_I1 CZ=WBs_RD_DAT(2) TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(2) TSL=WBs_RD_DAT_LUT4_O_I1
.cname WBs_RD_DAT_LUT4_O_18.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BSL=WBs_RD_DAT_LUT4_O_I1 CZ=WBs_RD_DAT(27) TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(27) TSL=WBs_RD_DAT_LUT4_O_I1
.cname WBs_RD_DAT_LUT4_O_2.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BSL=WBs_RD_DAT_LUT4_O_I1 CZ=WBs_RD_DAT(25) TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(25) TSL=WBs_RD_DAT_LUT4_O_I1
.cname WBs_RD_DAT_LUT4_O_3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BSL=WBs_RD_DAT_LUT4_O_I1 CZ=WBs_RD_DAT(23) TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(23) TSL=WBs_RD_DAT_LUT4_O_I1
.cname WBs_RD_DAT_LUT4_O_4.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BSL=WBs_RD_DAT_LUT4_O_I1 CZ=WBs_RD_DAT(22) TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(22) TSL=WBs_RD_DAT_LUT4_O_I1
.cname WBs_RD_DAT_LUT4_O_5.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BSL=WBs_RD_DAT_LUT4_O_I1 CZ=WBs_RD_DAT(20) TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(20) TSL=WBs_RD_DAT_LUT4_O_I1
.cname WBs_RD_DAT_LUT4_O_6.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BSL=WBs_RD_DAT_LUT4_O_I1 CZ=WBs_RD_DAT(19) TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(19) TSL=WBs_RD_DAT_LUT4_O_I1
.cname WBs_RD_DAT_LUT4_O_7.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BSL=WBs_RD_DAT_LUT4_O_I1 CZ=WBs_RD_DAT(18) TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(18) TSL=WBs_RD_DAT_LUT4_O_I1
.cname WBs_RD_DAT_LUT4_O_8.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL BSL=WBs_RD_DAT_LUT4_O_I1 CZ=WBs_RD_DAT(17) TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(17) TSL=WBs_RD_DAT_LUT4_O_I1
.cname WBs_RD_DAT_LUT4_O_9.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_O XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL
.cname WBs_RD_DAT_LUT4_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1 XB1=$false XB2=$true XSL=WBs_RD_DAT_LUT4_O_I1_LUT2_O_I0 XZ=WBs_RD_DAT_LUT4_O_I1
.cname WBs_RD_DAT_LUT4_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB XZ=WBs_RD_DAT_LUT4_O_I1_LUT2_O_I0
.cname WBs_RD_DAT_LUT4_O_I1_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XA2 XZ=WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1
.cname WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB XZ=WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2
.cname WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=io_pad_dffc_Q_D QEN=$true QRT=io_pad_dffc_Q_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.BREATHE_o
.cname io_pad_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:164.1-170.45|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=io_pad_dffc_Q_1_D QEN=$true QRT=io_pad_dffc_Q_1_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.BREATHE_o
.cname io_pad_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:164.1-170.45|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=io_pad_dffc_Q_1_CLR
.cname io_pad_dffc_Q_1_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:164.1-170.45|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=io_pad_dffc_Q_2_D QEN=$true QRT=io_pad_dffc_Q_2_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.BREATHE_o
.cname io_pad_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:164.1-170.45|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=io_pad_dffc_Q_2_CLR
.cname io_pad_dffc_Q_2_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:164.1-170.45|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=io_pad_dffc_Q_CLR
.cname io_pad_dffc_Q_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:164.1-170.45|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.WBs_ADR_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_ADR_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.XA2
.cname u_AL4S3B_FPGA_IP.WBs_ADR_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0.XA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0.XSL XZ=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.XAB XAB=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.XA2 XZ=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1_O_LUT2_I1.XAB
.cname u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1_O_LUT2_I1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_O XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1_O_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.XA2 XAB=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.XSL XZ=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1_O
.cname u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_STB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XSL
.cname u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(31)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_D_LUT3_O.XSL XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_D_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(30)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O.XAB XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(21)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_10.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XAB XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(20)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_11.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(19)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_12.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(18)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_13.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(17)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_14.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(16)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_15.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(15)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_16.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(14)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_17.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(13)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_18.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(12)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_19.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1_D_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1_D_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(29)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(11)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_20.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(10)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_21.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(9)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_22.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(8)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_23.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TSL XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(7)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_24.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TBS XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(6)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_25.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA2 XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TA2 XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(5)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_26.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(4)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_27.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.XAB XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(3)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_28.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(2)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_29.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2_D_LUT3_O.XSL XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2_D_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(28)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(1)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_30.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(0)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_31.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3_D_LUT3_O.XSL XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3_D_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(27)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4_D_LUT3_O.XSL XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4_D_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(26)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5_D_LUT3_O.XSL XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5_D_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(25)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_6.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6_D_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6_D_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(24)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_7.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(23)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_8.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(22)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_9.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_16_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_16
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_16_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_16_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_19_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_2_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_17_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_17
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_17_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_17_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_19_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_19
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_19_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_19_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_19_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_22_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_22
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_22_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_22_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_2_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_4_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_19_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_19
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_19_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_19_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_19_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_2_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_2_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.XAB QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XA2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XB1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XB1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_2.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_3.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_3.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_3.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_3.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_3.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_2.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_2.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D(7) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D(6) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_1_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_1_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_1_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D(5) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_2_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_2_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_2_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D(4) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_3_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_3_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_3_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D(3) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_4_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_4_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_4_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D(2) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_5_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_5_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_5_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D(1) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_6_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_6_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_6_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_7_D(0) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_7_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_7_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_7_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_7_D(0)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_7_D_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D(7)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D(5)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D(3)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D(1)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D(6)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D(4)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D(2)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1_LUT3_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0.XB2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_dffp_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0.XB2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0.XB2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0.XB2 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1 XZ=io_pad_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2 BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1 TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0 TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XSL XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0 TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2 BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2 TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_dffp_Q_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_dffp_Q_PRE QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0.XB2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_dffp_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:154.1-160.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:78.10-78.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_dffp_Q_PRE
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_dffp_Q_PRE_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:154.1-160.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:77.9-77.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TBS XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TBS TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1 TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1 TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TBS XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TAB BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TBS TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TAB XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:208.5-214.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TAB BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TA2 BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TA2 BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1 TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TA2 TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TA2 TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2 TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D(7) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D(6) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_1_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_1_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_1_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D(5) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_2_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_2_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_2_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D(4) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_3_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_3_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_3_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D(3) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_4_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_4_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_4_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D(2) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_5_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_5_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_5_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D(1) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_6_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_6_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_6_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_7_D(0) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_7_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_7_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_7_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_7_D(0)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_7_D_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D(7)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D(5)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D(3)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D(1)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D(6)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D(4)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D(2)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.XB2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.XB2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.XB2 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1 XZ=io_pad_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.XB2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.XB2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.XB2 XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.XB2 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_dffp_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2 BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1 TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0 BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0 TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XSL XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0 TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2 BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2 TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_dffp_Q_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_dffp_Q_PRE QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.XB2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_dffp_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:154.1-160.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:78.10-78.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_dffp_Q_PRE
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_dffp_Q_PRE_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:154.1-160.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:77.9-77.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_10_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_10_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_10_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_10_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_10_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TBS XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TBS TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1 TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1 TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TBS XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TBS TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:196.5-202.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D(7) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D(6) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_1_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_1_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_1_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D(5) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_2_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_2_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_2_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D(4) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_3_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_3_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_3_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D(3) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_4_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_4_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_4_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D(2) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_5_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_5_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_5_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D(1) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_6_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_6_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_6_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_7_D(0) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_7_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_7_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_7_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_7_D(0)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_7_D_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:144.1-148.33|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D(7)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D(5)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D(3)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D(1)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XA2 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XA2 XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XA2 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D(6)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D(4)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D(2)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XB2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XB2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XB2 XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:136.1-140.37|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1 XZ=io_pad_dffc_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2 BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O.XA2 CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1 TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0 TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O.XAB TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O_I2_LUT2_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O_I2_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TSL XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1 BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2 TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1 TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1 TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XB2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TAB BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_dffp_Q_D TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TAB TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3 TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_dffp_Q_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_dffp_Q_PRE QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_dffp_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:154.1-160.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:78.10-78.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_dffp_Q_PRE
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_dffp_Q_PRE_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:154.1-160.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:77.9-77.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TBS XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TBS TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1 TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1 TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TBS XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA2 BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TBS TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.CLK_IP_i QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_CLR QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:68.10-68.54|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_CLR
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_CLR_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:184.5-190.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/ONION_BREATHE.v:115.1-131.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:67.9-67.34|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0 BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA2 BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA2 BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0 TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA2 TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA2 TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA2 BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA2 BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2 TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA2 TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA2 TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA2 BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA2 BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3 TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA2 TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA2 TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_ONION_BREATHECTRL.v:114.1-163.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-163.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:110.1-125.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:184.5-196.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:110.1-125.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:184.5-196.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:110.1-125.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:184.5-196.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1 TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:110.1-125.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:184.5-196.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XSL XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:78.5-100.6|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:110.1-125.4|/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_IP.v:184.5-196.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt GMUX_IC IC=u_AL4S3B_FPGA_IP.CLK_IP_i IS0=$true IZ=u_AL4S3B_FPGA_IP.WB_CLK
.cname u_gclkbuff_clock
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:64.10-64.76|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:214.11-218.4"
.subckt GMUX_IC IC=u_gclkbuff_reset_A IS0=$true IZ=u_AL4S3B_FPGA_IP.WB_RST
.cname u_gclkbuff_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:62.10-62.74|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:214.11-218.4"
.subckt ASSP Device_ID[0]=$false Device_ID[1]=$false Device_ID[2]=$true Device_ID[3]=$false Device_ID[4]=$false Device_ID[5]=$false Device_ID[6]=$false Device_ID[7]=$false Device_ID[8]=$false Device_ID[9]=$false Device_ID[10]=$false Device_ID[11]=$false Device_ID[12]=$false Device_ID[13]=$false Device_ID[14]=$true Device_ID[15]=$true FB_Busy=$false FB_Int_Clr[0]=$false FB_Int_Clr[1]=$false FB_Int_Clr[2]=$false FB_Int_Clr[3]=$false FB_Int_Clr[4]=$false FB_Int_Clr[5]=$false FB_Int_Clr[6]=$false FB_Int_Clr[7]=$false FB_PKfbData[0]=$false FB_PKfbData[1]=$false FB_PKfbData[2]=$false FB_PKfbData[3]=$false FB_PKfbData[4]=$false FB_PKfbData[5]=$false FB_PKfbData[6]=$false FB_PKfbData[7]=$false FB_PKfbData[8]=$false FB_PKfbData[9]=$false FB_PKfbData[10]=$false FB_PKfbData[11]=$false FB_PKfbData[12]=$false FB_PKfbData[13]=$false FB_PKfbData[14]=$false FB_PKfbData[15]=$false FB_PKfbData[16]=$false FB_PKfbData[17]=$false FB_PKfbData[18]=$false FB_PKfbData[19]=$false FB_PKfbData[20]=$false FB_PKfbData[21]=$false FB_PKfbData[22]=$false FB_PKfbData[23]=$false FB_PKfbData[24]=$false FB_PKfbData[25]=$false FB_PKfbData[26]=$false FB_PKfbData[27]=$false FB_PKfbData[28]=$false FB_PKfbData[29]=$false FB_PKfbData[30]=$false FB_PKfbData[31]=$false FB_PKfbEOF=$false FB_PKfbOverflow=$techmap6065\u_qlal4s3b_cell_macro.FB_PKfbOverflow FB_PKfbPush[0]=$false FB_PKfbPush[1]=$false FB_PKfbPush[2]=$false FB_PKfbPush[3]=$false FB_PKfbSOF=$false FB_Start=$techmap6065\u_qlal4s3b_cell_macro.FB_Start FB_msg_out[0]=$false FB_msg_out[1]=$false FB_msg_out[2]=$false FB_msg_out[3]=$false SDMA_Active[0]=$techmap6065\u_qlal4s3b_cell_macro.SDMA_Active[0] SDMA_Active[1]=$techmap6065\u_qlal4s3b_cell_macro.SDMA_Active[1] SDMA_Active[2]=$techmap6065\u_qlal4s3b_cell_macro.SDMA_Active[2] SDMA_Active[3]=$techmap6065\u_qlal4s3b_cell_macro.SDMA_Active[3] SDMA_Done[0]=$techmap6065\u_qlal4s3b_cell_macro.SDMA_Done[0] SDMA_Done[1]=$techmap6065\u_qlal4s3b_cell_macro.SDMA_Done[1] SDMA_Done[2]=$techmap6065\u_qlal4s3b_cell_macro.SDMA_Done[2] SDMA_Done[3]=$techmap6065\u_qlal4s3b_cell_macro.SDMA_Done[3] SDMA_Req[0]=$false SDMA_Req[1]=$false SDMA_Req[2]=$false SDMA_Req[3]=$false SDMA_Sreq[0]=$false SDMA_Sreq[1]=$false SDMA_Sreq[2]=$false SDMA_Sreq[3]=$false SPIm_PEnable=$false SPIm_PReady=$techmap6065\u_qlal4s3b_cell_macro.SPIm_PReady SPIm_PSlvErr=$techmap6065\u_qlal4s3b_cell_macro.SPIm_PSlvErr SPIm_PWdata[0]=$false SPIm_PWdata[1]=$false SPIm_PWdata[2]=$false SPIm_PWdata[3]=$false SPIm_PWdata[4]=$false SPIm_PWdata[5]=$false SPIm_PWdata[6]=$false SPIm_PWdata[7]=$false SPIm_PWdata[8]=$false SPIm_PWdata[9]=$false SPIm_PWdata[10]=$false SPIm_PWdata[11]=$false SPIm_PWdata[12]=$false SPIm_PWdata[13]=$false SPIm_PWdata[14]=$false SPIm_PWdata[15]=$false SPIm_PWdata[16]=$false SPIm_PWdata[17]=$false SPIm_PWdata[18]=$false SPIm_PWdata[19]=$false SPIm_PWdata[20]=$false SPIm_PWdata[21]=$false SPIm_PWdata[22]=$false SPIm_PWdata[23]=$false SPIm_PWdata[24]=$false SPIm_PWdata[25]=$false SPIm_PWdata[26]=$false SPIm_PWdata[27]=$false SPIm_PWdata[28]=$false SPIm_PWdata[29]=$false SPIm_PWdata[30]=$false SPIm_PWdata[31]=$false SPIm_PWrite=$false SPIm_Paddr[0]=$false SPIm_Paddr[1]=$false SPIm_Paddr[2]=$false SPIm_Paddr[3]=$false SPIm_Paddr[4]=$false SPIm_Paddr[5]=$false SPIm_Paddr[6]=$false SPIm_Paddr[7]=$false SPIm_Paddr[8]=$false SPIm_Paddr[9]=$false SPIm_Paddr[10]=$false SPIm_Paddr[11]=$false SPIm_Paddr[12]=$false SPIm_Paddr[13]=$false SPIm_Paddr[14]=$false SPIm_Paddr[15]=$false SPIm_Prdata[0]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[0] SPIm_Prdata[1]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[1] SPIm_Prdata[2]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[2] SPIm_Prdata[3]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[3] SPIm_Prdata[4]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[4] SPIm_Prdata[5]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[5] SPIm_Prdata[6]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[6] SPIm_Prdata[7]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[7] SPIm_Prdata[8]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[8] SPIm_Prdata[9]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[9] SPIm_Prdata[10]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[10] SPIm_Prdata[11]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[11] SPIm_Prdata[12]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[12] SPIm_Prdata[13]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[13] SPIm_Prdata[14]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[14] SPIm_Prdata[15]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[15] SPIm_Prdata[16]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[16] SPIm_Prdata[17]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[17] SPIm_Prdata[18]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[18] SPIm_Prdata[19]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[19] SPIm_Prdata[20]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[20] SPIm_Prdata[21]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[21] SPIm_Prdata[22]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[22] SPIm_Prdata[23]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[23] SPIm_Prdata[24]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[24] SPIm_Prdata[25]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[25] SPIm_Prdata[26]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[26] SPIm_Prdata[27]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[27] SPIm_Prdata[28]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[28] SPIm_Prdata[29]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[29] SPIm_Prdata[30]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[30] SPIm_Prdata[31]=$techmap6065\u_qlal4s3b_cell_macro.SPIm_Prdata[31] Sensor_Int[0]=$techmap6065\u_qlal4s3b_cell_macro.Sensor_Int[0] Sensor_Int[1]=$techmap6065\u_qlal4s3b_cell_macro.Sensor_Int[1] Sensor_Int[2]=$techmap6065\u_qlal4s3b_cell_macro.Sensor_Int[2] Sensor_Int[3]=$techmap6065\u_qlal4s3b_cell_macro.Sensor_Int[3] Sensor_Int[4]=$techmap6065\u_qlal4s3b_cell_macro.Sensor_Int[4] Sensor_Int[5]=$techmap6065\u_qlal4s3b_cell_macro.Sensor_Int[5] Sensor_Int[6]=$techmap6065\u_qlal4s3b_cell_macro.Sensor_Int[6] Sensor_Int[7]=$techmap6065\u_qlal4s3b_cell_macro.Sensor_Int[7] Sys_Clk0=u_AL4S3B_FPGA_IP.CLK_IP_i Sys_Clk0_Rst=u_AL4S3B_FPGA_IP.RST_IP_i Sys_Clk1=Sys_Clk1 Sys_Clk1_Rst=Sys_Clk1_Rst Sys_PKfb_Clk=$false Sys_PKfb_Rst=$techmap6065\u_qlal4s3b_cell_macro.Sys_PKfb_Rst Sys_PSel=$false Sys_Pclk=$techmap6065\u_qlal4s3b_cell_macro.Sys_Pclk Sys_Pclk_Rst=$techmap6065\u_qlal4s3b_cell_macro.Sys_Pclk_Rst TimeStamp[0]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[0] TimeStamp[1]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[1] TimeStamp[2]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[2] TimeStamp[3]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[3] TimeStamp[4]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[4] TimeStamp[5]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[5] TimeStamp[6]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[6] TimeStamp[7]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[7] TimeStamp[8]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[8] TimeStamp[9]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[9] TimeStamp[10]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[10] TimeStamp[11]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[11] TimeStamp[12]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[12] TimeStamp[13]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[13] TimeStamp[14]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[14] TimeStamp[15]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[15] TimeStamp[16]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[16] TimeStamp[17]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[17] TimeStamp[18]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[18] TimeStamp[19]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[19] TimeStamp[20]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[20] TimeStamp[21]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[21] TimeStamp[22]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[22] TimeStamp[23]=$techmap6065\u_qlal4s3b_cell_macro.TimeStamp[23] WB_CLK=u_AL4S3B_FPGA_IP.WB_CLK WB_RST=WB_RST_LUT2_I0.XSL WBs_ACK=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XSL WBs_ADR[0]=WBs_ADR(0) WBs_ADR[1]=WBs_ADR(1) WBs_ADR[2]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XAB WBs_ADR[3]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XA2 WBs_ADR[4]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O.XAB WBs_ADR[5]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O.XSL WBs_ADR[6]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB WBs_ADR[7]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL WBs_ADR[8]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB WBs_ADR[9]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL WBs_ADR[10]=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0.XSL WBs_ADR[11]=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0.XA1 WBs_ADR[12]=u_AL4S3B_FPGA_IP.WBs_ADR_LUT2_I0.XSL WBs_ADR[13]=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.XAB WBs_ADR[14]=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.XSL WBs_ADR[15]=u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0.XAB WBs_ADR[16]=u_AL4S3B_FPGA_IP.WBs_ADR_LUT2_I0.XAB WBs_BYTE_STB[0]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1.XSL WBs_BYTE_STB[1]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.XSL WBs_BYTE_STB[2]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_2.XSL WBs_BYTE_STB[3]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.XSL WBs_CYC=u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XSL WBs_RD=u_AL4S3B_FPGA_IP.WBs_RD WBs_RD_DAT[0]=WBs_RD_DAT(0) WBs_RD_DAT[1]=WBs_RD_DAT(1) WBs_RD_DAT[2]=WBs_RD_DAT(2) WBs_RD_DAT[3]=WBs_RD_DAT(3) WBs_RD_DAT[4]=WBs_RD_DAT(4) WBs_RD_DAT[5]=WBs_RD_DAT(5) WBs_RD_DAT[6]=WBs_RD_DAT(6) WBs_RD_DAT[7]=WBs_RD_DAT(7) WBs_RD_DAT[8]=WBs_RD_DAT(8) WBs_RD_DAT[9]=WBs_RD_DAT(9) WBs_RD_DAT[10]=WBs_RD_DAT(10) WBs_RD_DAT[11]=WBs_RD_DAT(11) WBs_RD_DAT[12]=WBs_RD_DAT(12) WBs_RD_DAT[13]=WBs_RD_DAT(13) WBs_RD_DAT[14]=WBs_RD_DAT(14) WBs_RD_DAT[15]=WBs_RD_DAT(15) WBs_RD_DAT[16]=WBs_RD_DAT(16) WBs_RD_DAT[17]=WBs_RD_DAT(17) WBs_RD_DAT[18]=WBs_RD_DAT(18) WBs_RD_DAT[19]=WBs_RD_DAT(19) WBs_RD_DAT[20]=WBs_RD_DAT(20) WBs_RD_DAT[21]=WBs_RD_DAT(21) WBs_RD_DAT[22]=WBs_RD_DAT(22) WBs_RD_DAT[23]=WBs_RD_DAT(23) WBs_RD_DAT[24]=WBs_RD_DAT(24) WBs_RD_DAT[25]=WBs_RD_DAT(25) WBs_RD_DAT[26]=WBs_RD_DAT(26) WBs_RD_DAT[27]=WBs_RD_DAT(27) WBs_RD_DAT[28]=WBs_RD_DAT(28) WBs_RD_DAT[29]=WBs_RD_DAT(29) WBs_RD_DAT[30]=WBs_RD_DAT(30) WBs_RD_DAT[31]=WBs_RD_DAT(31) WBs_STB=u_AL4S3B_FPGA_IP.WBs_STB WBs_WE=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.XSL WBs_WR_DAT[0]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D_LUT3_O.XAB WBs_WR_DAT[1]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O.XAB WBs_WR_DAT[2]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21_D_LUT3_O.XAB WBs_WR_DAT[3]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D_LUT3_O.XAB WBs_WR_DAT[4]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20_D_LUT3_O.XAB WBs_WR_DAT[5]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5_D_LUT3_O.XAB WBs_WR_DAT[6]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_19_D_LUT3_O.XAB WBs_WR_DAT[7]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4_D_LUT3_O.XAB WBs_WR_DAT[8]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D_LUT3_O.XAB WBs_WR_DAT[9]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D_LUT3_O.XAB WBs_WR_DAT[10]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17_D_LUT3_O.XAB WBs_WR_DAT[11]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_2_D_LUT3_O.XAB WBs_WR_DAT[12]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16_D_LUT3_O.XAB WBs_WR_DAT[13]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D_LUT3_O.XAB WBs_WR_DAT[14]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15_D_LUT3_O.XAB WBs_WR_DAT[15]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O.XAB WBs_WR_DAT[16]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14_D_LUT3_O.XAB WBs_WR_DAT[17]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13_D_LUT3_O.XAB WBs_WR_DAT[18]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12_D_LUT3_O.XAB WBs_WR_DAT[19]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11_D_LUT3_O.XAB WBs_WR_DAT[20]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10_D_LUT3_O.XAB WBs_WR_DAT[21]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O.XAB WBs_WR_DAT[22]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8_D_LUT3_O.XAB WBs_WR_DAT[23]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7_D_LUT3_O.XAB WBs_WR_DAT[24]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.XAB WBs_WR_DAT[25]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.XAB WBs_WR_DAT[26]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.XAB WBs_WR_DAT[27]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.XAB WBs_WR_DAT[28]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.XAB WBs_WR_DAT[29]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.XAB WBs_WR_DAT[30]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.XAB WBs_WR_DAT[31]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XAB
.cname u_qlal4s3b_cell_macro
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/AL4S3B_FPGA_Top.v:105.5-193.6|/home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:1015.12-1060.4"
.names $false Device_ID(0)
1 1
.names $true Device_ID(14)
1 1
.names WB_RST_LUT2_I0.XSL WB_RST
1 1
.names $false WB_RST_LUT2_I0.I0
1 1
.names $false WB_RST_LUT2_I0.I1
1 1
.names $false WB_RST_LUT2_I0.O
1 1
.names $false WB_RST_LUT2_I0.XA1
1 1
.names $true WB_RST_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.RST_IP_i WB_RST_LUT2_I0.XAB
1 1
.names $true WB_RST_LUT2_I0.XB1
1 1
.names $true WB_RST_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0.XSL WBs_ADR(10)
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0.XA1 WBs_ADR(11)
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR_LUT2_I0.XSL WBs_ADR(12)
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.XAB WBs_ADR(13)
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.XSL WBs_ADR(14)
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0.XAB WBs_ADR(15)
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR_LUT2_I0.XAB WBs_ADR(16)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XAB WBs_ADR(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XA2 WBs_ADR(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O.XAB WBs_ADR(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O.XSL WBs_ADR(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB WBs_ADR(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL WBs_ADR(7)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB WBs_ADR(8)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL WBs_ADR(9)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1.XSL WBs_BYTE_STB(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.XSL WBs_BYTE_STB(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_2.XSL WBs_BYTE_STB(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.XSL WBs_BYTE_STB(3)
1 1
.names $false WBs_RD_DAT_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(24) WBs_RD_DAT_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT2_O_1.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_1.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_1.O
1 1
.names $false WBs_RD_DAT_LUT2_O_1.XA1
1 1
.names $false WBs_RD_DAT_LUT2_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT2_O_1.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O_1.XB1
1 1
.names $true WBs_RD_DAT_LUT2_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(14) WBs_RD_DAT_LUT2_O_1.XSL
1 1
.names $false WBs_RD_DAT_LUT2_O_2.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_2.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_2.O
1 1
.names $false WBs_RD_DAT_LUT2_O_2.XA1
1 1
.names $false WBs_RD_DAT_LUT2_O_2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT2_O_2.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O_2.XB1
1 1
.names $true WBs_RD_DAT_LUT2_O_2.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(12) WBs_RD_DAT_LUT2_O_2.XSL
1 1
.names $false WBs_RD_DAT_LUT2_O_3.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_3.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_3.O
1 1
.names $false WBs_RD_DAT_LUT2_O_3.XA1
1 1
.names $false WBs_RD_DAT_LUT2_O_3.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT2_O_3.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O_3.XB1
1 1
.names $true WBs_RD_DAT_LUT2_O_3.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(10) WBs_RD_DAT_LUT2_O_3.XSL
1 1
.names $false WBs_RD_DAT_LUT2_O_4.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_4.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_4.O
1 1
.names $false WBs_RD_DAT_LUT2_O_4.XA1
1 1
.names $false WBs_RD_DAT_LUT2_O_4.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT2_O_4.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O_4.XB1
1 1
.names $true WBs_RD_DAT_LUT2_O_4.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(6) WBs_RD_DAT_LUT2_O_4.XSL
1 1
.names $false WBs_RD_DAT_LUT2_O_5.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_5.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_5.O
1 1
.names $false WBs_RD_DAT_LUT2_O_5.XA1
1 1
.names $false WBs_RD_DAT_LUT2_O_5.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT2_O_5.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O_5.XB1
1 1
.names $true WBs_RD_DAT_LUT2_O_5.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(4) WBs_RD_DAT_LUT2_O_5.XSL
1 1
.names $false WBs_RD_DAT_LUT2_O_6.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_6.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_6.O
1 1
.names $false WBs_RD_DAT_LUT2_O_6.XA1
1 1
.names $false WBs_RD_DAT_LUT2_O_6.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT2_O_6.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O_6.XB1
1 1
.names $true WBs_RD_DAT_LUT2_O_6.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(1) WBs_RD_DAT_LUT2_O_6.XSL
1 1
.names $false WBs_RD_DAT_LUT2_O_7.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_7.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_7.O
1 1
.names $false WBs_RD_DAT_LUT2_O_7.XA1
1 1
.names $false WBs_RD_DAT_LUT2_O_7.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT2_O_7.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O_7.XB1
1 1
.names $true WBs_RD_DAT_LUT2_O_7.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(0) WBs_RD_DAT_LUT2_O_7.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_I0 WBs_RD_DAT_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_I0 WBs_RD_DAT_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O.XB1
1 1
.names WBs_RD_DAT_LUT3_O_I0 WBs_RD_DAT_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(16) WBs_RD_DAT_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_1.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_1.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_1.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_1.O
1 1
.names WBs_RD_DAT_LUT3_O_4_I0 WBs_RD_DAT_LUT3_O_1.XA1
1 1
.names WBs_RD_DAT_LUT3_O_4_I0 WBs_RD_DAT_LUT3_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(30) WBs_RD_DAT_LUT3_O_1.XAB
1 1
.names WBs_RD_DAT_LUT3_O_4_I0 WBs_RD_DAT_LUT3_O_1.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT3_O_1.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_2.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_2.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_2.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_2.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT3_O_2.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT3_O_2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT3_O_2.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_2.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT3_O_2.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(29) WBs_RD_DAT_LUT3_O_2.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_3.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_3.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_3.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_3.O
1 1
.names WBs_RD_DAT_LUT3_O_4_I0 WBs_RD_DAT_LUT3_O_3.XA1
1 1
.names WBs_RD_DAT_LUT3_O_4_I0 WBs_RD_DAT_LUT3_O_3.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(26) WBs_RD_DAT_LUT3_O_3.XAB
1 1
.names WBs_RD_DAT_LUT3_O_4_I0 WBs_RD_DAT_LUT3_O_3.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_3.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT3_O_3.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_4.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_4.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_4.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_4.O
1 1
.names WBs_RD_DAT_LUT3_O_4_I0 WBs_RD_DAT_LUT3_O_4.XA1
1 1
.names WBs_RD_DAT_LUT3_O_4_I0 WBs_RD_DAT_LUT3_O_4.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(21) WBs_RD_DAT_LUT3_O_4.XAB
1 1
.names WBs_RD_DAT_LUT3_O_4_I0 WBs_RD_DAT_LUT3_O_4.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_4.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT3_O_4.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.XA1
1 1
.names $true WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.XA2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_I0_LUT3_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XAB WBs_RD_DAT_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O.BB2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O.I2
1 1
.names $false WBs_RD_DAT_LUT4_O.I3
1 1
.names $false WBs_RD_DAT_LUT4_O.O
1 1
.names $false WBs_RD_DAT_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(31) WBs_RD_DAT_LUT4_O.TBS
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_1.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_1.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_1.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_1.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_1.BB2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_1.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_1.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_1.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_1.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_1.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_1.O
1 1
.names $false WBs_RD_DAT_LUT4_O_1.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_1.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_1.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_1.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_1.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(28) WBs_RD_DAT_LUT4_O_1.TBS
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_1.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_10.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_10.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_10.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_10.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_10.BB2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_10.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_10.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_10.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_10.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_10.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_10.O
1 1
.names $false WBs_RD_DAT_LUT4_O_10.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_10.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_10.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_10.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_10.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(15) WBs_RD_DAT_LUT4_O_10.TBS
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_10.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_11.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_11.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_11.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_11.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_11.BB2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_11.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_11.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_11.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_11.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_11.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_11.O
1 1
.names $false WBs_RD_DAT_LUT4_O_11.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_11.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_11.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_11.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_11.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(13) WBs_RD_DAT_LUT4_O_11.TBS
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_11.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_12.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_12.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_12.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_12.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_12.BB2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_12.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_12.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_12.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_12.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_12.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_12.O
1 1
.names $false WBs_RD_DAT_LUT4_O_12.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_12.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_12.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_12.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_12.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(11) WBs_RD_DAT_LUT4_O_12.TBS
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_12.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_13.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_13.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_13.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_13.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_13.BB2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_13.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_13.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_13.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_13.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_13.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_13.O
1 1
.names $false WBs_RD_DAT_LUT4_O_13.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_13.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_13.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_13.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_13.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(9) WBs_RD_DAT_LUT4_O_13.TBS
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_13.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_14.BA1
1 1
.names $false WBs_RD_DAT_LUT4_O_14.BA2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_14.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_14.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_14.BB2
1 1
.names WBs_RD_DAT_LUT4_O_14_I1 WBs_RD_DAT_LUT4_O_14.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_14.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_14.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_14.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_14.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_14.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_14.TA1
1 1
.names $false WBs_RD_DAT_LUT4_O_14.TA2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_14.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_14.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_14.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XAB WBs_RD_DAT_LUT4_O_14.TBS
1 1
.names WBs_RD_DAT_LUT4_O_14_I1 WBs_RD_DAT_LUT4_O_14.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_14_I1_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_14_I1_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_14_I1_LUT2_O.O
1 1
.names $true WBs_RD_DAT_LUT4_O_14_I1_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_14_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(8) WBs_RD_DAT_LUT4_O_14_I1_LUT2_O.XAB
1 1
.names $true WBs_RD_DAT_LUT4_O_14_I1_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT4_O_14_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_14_I1_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT4_O_15.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_15.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_15.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_15.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_15.BB2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_15.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_15.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_15.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_15.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_15.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_15.O
1 1
.names $false WBs_RD_DAT_LUT4_O_15.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_15.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_15.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_15.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_15.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(7) WBs_RD_DAT_LUT4_O_15.TBS
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_15.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_16.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_16.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_16.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_16.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_16.BB2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_16.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_16.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_16.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_16.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_16.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_16.O
1 1
.names $false WBs_RD_DAT_LUT4_O_16.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_16.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_16.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_16.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_16.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(5) WBs_RD_DAT_LUT4_O_16.TBS
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_16.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_17.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_17.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_17.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_17.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_17.BB2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_17.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_17.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_17.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_17.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_17.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_17.O
1 1
.names $false WBs_RD_DAT_LUT4_O_17.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_17.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_17.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_17.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_17.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(3) WBs_RD_DAT_LUT4_O_17.TBS
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_17.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_18.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_18.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_18.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_18.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_18.BB2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_18.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_18.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_18.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_18.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_18.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_18.O
1 1
.names $false WBs_RD_DAT_LUT4_O_18.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_18.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_18.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_18.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_18.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(2) WBs_RD_DAT_LUT4_O_18.TBS
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_18.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_2.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_2.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_2.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_2.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_2.BB2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_2.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_2.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_2.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_2.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_2.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_2.O
1 1
.names $false WBs_RD_DAT_LUT4_O_2.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_2.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_2.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_2.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_2.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(27) WBs_RD_DAT_LUT4_O_2.TBS
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_2.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_3.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_3.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_3.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_3.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_3.BB2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_3.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_3.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_3.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_3.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_3.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_3.O
1 1
.names $false WBs_RD_DAT_LUT4_O_3.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_3.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_3.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_3.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_3.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(25) WBs_RD_DAT_LUT4_O_3.TBS
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_3.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_4.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_4.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_4.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_4.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_4.BB2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_4.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_4.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_4.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_4.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_4.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_4.O
1 1
.names $false WBs_RD_DAT_LUT4_O_4.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_4.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_4.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_4.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_4.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(23) WBs_RD_DAT_LUT4_O_4.TBS
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_4.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_5.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_5.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_5.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_5.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_5.BB2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_5.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_5.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_5.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_5.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_5.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_5.O
1 1
.names $false WBs_RD_DAT_LUT4_O_5.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_5.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_5.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_5.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_5.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(22) WBs_RD_DAT_LUT4_O_5.TBS
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_5.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_6.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_6.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_6.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_6.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_6.BB2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_6.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_6.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_6.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_6.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_6.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_6.O
1 1
.names $false WBs_RD_DAT_LUT4_O_6.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_6.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_6.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_6.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_6.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(20) WBs_RD_DAT_LUT4_O_6.TBS
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_6.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_7.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_7.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_7.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_7.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_7.BB2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_7.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_7.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_7.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_7.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_7.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_7.O
1 1
.names $false WBs_RD_DAT_LUT4_O_7.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_7.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_7.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_7.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_7.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(19) WBs_RD_DAT_LUT4_O_7.TBS
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_7.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_8.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_8.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_8.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_8.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_8.BB2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_8.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_8.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_8.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_8.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_8.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_8.O
1 1
.names $false WBs_RD_DAT_LUT4_O_8.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_8.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_8.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_8.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_8.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(18) WBs_RD_DAT_LUT4_O_8.TBS
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_8.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_9.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_9.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_9.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_9.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_9.BB2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_9.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_9.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_9.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_9.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_9.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_9.O
1 1
.names $false WBs_RD_DAT_LUT4_O_9.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_9.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT4_O_9.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_9.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_9.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL(17) WBs_RD_DAT_LUT4_O_9.TBS
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O_9.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL WBs_RD_DAT_LUT4_O_I0
1 1
.names $false WBs_RD_DAT_LUT4_O_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_I0_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT4_O_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1_O WBs_RD_DAT_LUT4_O_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_I0_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT4_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_O WBs_RD_DAT_LUT4_O_I0_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O.XA2
1 1
.names WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1 WBs_RD_DAT_LUT4_O_I1_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT4_O_I1_LUT2_O.XB2
1 1
.names WBs_RD_DAT_LUT4_O_I1_LUT2_O_I0 WBs_RD_DAT_LUT4_O_I1_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O_I0_LUT3_O.O
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL WBs_RD_DAT_LUT4_O_I1_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL WBs_RD_DAT_LUT4_O_I1_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB WBs_RD_DAT_LUT4_O_I1_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O.O
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O.XA2
1 1
.names WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2 WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O.XAB WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XA2 WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O.XSL WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB WBs_RD_DAT_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D_LUT3_O.XAB WBs_WR_DAT(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O.XAB WBs_WR_DAT(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17_D_LUT3_O.XAB WBs_WR_DAT(10)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_2_D_LUT3_O.XAB WBs_WR_DAT(11)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16_D_LUT3_O.XAB WBs_WR_DAT(12)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D_LUT3_O.XAB WBs_WR_DAT(13)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15_D_LUT3_O.XAB WBs_WR_DAT(14)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O.XAB WBs_WR_DAT(15)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14_D_LUT3_O.XAB WBs_WR_DAT(16)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13_D_LUT3_O.XAB WBs_WR_DAT(17)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12_D_LUT3_O.XAB WBs_WR_DAT(18)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11_D_LUT3_O.XAB WBs_WR_DAT(19)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21_D_LUT3_O.XAB WBs_WR_DAT(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10_D_LUT3_O.XAB WBs_WR_DAT(20)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O.XAB WBs_WR_DAT(21)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8_D_LUT3_O.XAB WBs_WR_DAT(22)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7_D_LUT3_O.XAB WBs_WR_DAT(23)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.XAB WBs_WR_DAT(24)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.XAB WBs_WR_DAT(25)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.XAB WBs_WR_DAT(26)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.XAB WBs_WR_DAT(27)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.XAB WBs_WR_DAT(28)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.XAB WBs_WR_DAT(29)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D_LUT3_O.XAB WBs_WR_DAT(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.XAB WBs_WR_DAT(30)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XAB WBs_WR_DAT(31)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20_D_LUT3_O.XAB WBs_WR_DAT(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5_D_LUT3_O.XAB WBs_WR_DAT(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_19_D_LUT3_O.XAB WBs_WR_DAT(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4_D_LUT3_O.XAB WBs_WR_DAT(7)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D_LUT3_O.XAB WBs_WR_DAT(8)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D_LUT3_O.XAB WBs_WR_DAT(9)
1 1
.names $false io_pad_dffc_Q_1_CLR_inv_Q.A
1 1
.names $false io_pad_dffc_Q_1_CLR_inv_Q.Q
1 1
.names $false io_pad_dffc_Q_2_CLR_inv_Q.A
1 1
.names $false io_pad_dffc_Q_2_CLR_inv_Q.Q
1 1
.names $false io_pad_dffc_Q_CLR_inv_Q.A
1 1
.names $false io_pad_dffc_Q_CLR_inv_Q.Q
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_ACK
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XSL u_AL4S3B_FPGA_IP.WBs_ACK_ONION_BREATHECTRL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XAB u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT2_I0.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_ADR_LUT2_I0.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.XA2 u_AL4S3B_FPGA_IP.WBs_ADR_LUT2_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1.XA1
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.XAB u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.XSL u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.XA2 u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1.XSL
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1_O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1_O_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1_O_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1_O_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1_O_LUT2_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1_O_LUT2_I1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1_O_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1_O_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_O u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1_O_LUT2_I1.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA2 u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I0_1_O_LUT2_I1_O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_ADR_LUT3_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XSL u_AL4S3B_FPGA_IP.WBs_CYC
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_STB u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XSL u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_1.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_1.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_1.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_1.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_1.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_1.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_1.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_10.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_10.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_10.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_10.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_10.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_10.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_10.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_11.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_11.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_11.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_11.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_11.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_11.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_11.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_12.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_12.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_12.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_12.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_12.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_12.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_12.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_13.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_13.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_13.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_13.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_13.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_13.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_13.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_14.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_14.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_14.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_14.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_14.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_14.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_14.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_15.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_15.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_15.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_15.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_15.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_15.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_15.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_16.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_16.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_16.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_16.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_16.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_16.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_16.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_17.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_17.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_17.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_17.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_17.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_17.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_17.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_18.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_18.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_18.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_18.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_18.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_18.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_18.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_19.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_19.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_19.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_19.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_19.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_19.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_19.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_2.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_2.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_2.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_2.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_2.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_2.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_2.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_20.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_20.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_20.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_20.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_20.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_20.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_20.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_21.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_21.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_21.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_21.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_21.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_21.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_21.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_22.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_22.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_22.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_22.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_22.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_22.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_22.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_23.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_23.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_23.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_23.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_23.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_23.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_23.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_24.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_24.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_24.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_24.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_24.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_24.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_24.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_25.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_25.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_25.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_25.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_25.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_25.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_25.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_26.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_26.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_26.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_26.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_26.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_26.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_26.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_27.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_27.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_27.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_27.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_27.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_27.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_27.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_28.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_28.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_28.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_28.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_28.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_28.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_28.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_29.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_29.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_29.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_29.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_29.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_29.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_29.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_3.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_3.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_3.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_3.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_3.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_3.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_3.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_30.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_30.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_30.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_30.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_30.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_30.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_30.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_31.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_31.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_31.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_31.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_31.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_31.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_31.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_4.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_4.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_4.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_4.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_4.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_4.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_4.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_5.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_5.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_5.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_5.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_5.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_5.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_5.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_6.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_6.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_6.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_6.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_6.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_6.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_6.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_7.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_7.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_7.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_7.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_7.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_7.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_7.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_8.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_8.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_8.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_8.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_8.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_8.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_8.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_9.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_9.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_9.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_9.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_9.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_9.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_BREATHECTRL_mux4x0_Q_9.S1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.XSL u_AL4S3B_FPGA_IP.WBs_WE
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(10)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(11)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(12)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(13)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(14)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(15)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(16)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(17)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(18)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(19)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(20)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(21)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(22)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(23)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(24)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(25)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(26)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(27)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(28)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(29)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(30)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(7)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(8)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG(9)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_16_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_16_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_16_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_16_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_16_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_16_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_16_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_16_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_16_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_16_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_19_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_D_LUT3_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_2_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(10)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(11)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(12)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(13)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(14)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(15)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(16)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(17)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(18)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(19)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(20)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(21)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(22)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(23)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(24)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(25)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(26)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(27)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(28)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(29)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(30)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(7)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(8)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG(9)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_17_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_17_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_17_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_17_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_17_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_17_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_17_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_17_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_17_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_17_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_19_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_19_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_19_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_19_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_19_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_19_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_19_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_19_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_19_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_19_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_19_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_22_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_22_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_22_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_22_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_22_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_22_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_22_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_22_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_22_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_22_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_D_LUT3_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_2_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_4_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_4_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_4_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_4_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(10)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(11)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(12)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(13)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(14)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(15)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(16)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(17)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(18)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(19)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(20)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(21)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(22)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(23)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(24)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(25)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(26)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(27)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(28)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(29)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(30)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(7)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(8)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG(9)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_19_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_19_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_19_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_19_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_19_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_19_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_19_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_19_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_19_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_2_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_2_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_2_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT2_I0.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT2_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT2_I0.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT2_I0.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT2_I0.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_2.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_2.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_2.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_2.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_2.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_2.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_3.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_3.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_3.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_2.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_2.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_3.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_2.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_2.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_2.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_3.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_3.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_3.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_3.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_3.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_2.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_3.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_2.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_2.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_2.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_2.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_2.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr(7)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_1_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_1_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_2_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_2_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_3_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_3_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_4_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_4_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_5_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_5_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_6_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_6_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_7_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_7_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_7_D_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_7_D_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle(7)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_dffp_Q_PRE_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_dffp_Q_PRE_inv_Q.Q
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(10)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(11)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(12)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(13)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(14)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(15)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(16)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(17)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(18)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(19)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(20)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(21)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(22)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(23)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(7)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(8)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr(9)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_CLR_inv_Q.Q
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_CLR_inv_Q.Q
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT4_O.TB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr(7)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_1_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_1_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_2_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_2_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_3_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_3_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_4_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_4_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_5_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_5_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_6_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_6_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_7_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_7_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_7_D_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_7_D_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle(7)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I0_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT4_O_I3_LUT3_O_I2_LUT4_O_I2_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_dffp_Q_PRE_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_dffp_Q_PRE_inv_Q.Q
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(10)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(11)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(12)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(13)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(14)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(15)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(16)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(17)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(18)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(19)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(20)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(21)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(22)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(23)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(7)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(8)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr(9)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_10_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_10_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_CLR_inv_Q.Q
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_CLR_inv_Q.Q
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr(7)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_1_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_1_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_2_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_2_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_3_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_3_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_4_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_4_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_5_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_5_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_6_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_6_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_7_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_7_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_7_D_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_7_D_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_I2_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle(7)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I0_LUT3_O_I2_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O_I2_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I3_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.TBS
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_dffp_Q_PRE_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_dffp_Q_PRE_inv_Q.Q
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(10)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(11)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(12)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(13)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(14)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(15)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(16)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(17)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(18)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(19)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(20)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(21)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(22)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(23)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(7)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(8)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr(9)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_CLR_inv_Q.Q
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_CLR_inv_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_CLR_inv_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_CLR_inv_Q.Q
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I2_LUT4_O.TB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT4_O_I3_LUT4_O.TB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XB2
1 1
.end
