
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F5)
	S8= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F8)
	S11= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F9)
	S12= FU.OutID1=>A_EX.In                                     Premise(F10)
	S13= A_MEM.Out=>A_WB.In                                     Premise(F11)
	S14= LIMMEXT.Out=>B_EX.In                                   Premise(F12)
	S15= B_MEM.Out=>B_WB.In                                     Premise(F13)
	S16= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F14)
	S17= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F15)
	S18= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F16)
	S19= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F17)
	S20= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F18)
	S21= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F19)
	S22= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F20)
	S23= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F21)
	S24= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F22)
	S25= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F23)
	S26= FU.Bub_ID=>CU_ID.Bub                                   Premise(F24)
	S27= FU.Halt_ID=>CU_ID.Halt                                 Premise(F25)
	S28= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F26)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F27)
	S30= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F28)
	S31= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F29)
	S32= FU.Bub_IF=>CU_IF.Bub                                   Premise(F30)
	S33= FU.Halt_IF=>CU_IF.Halt                                 Premise(F31)
	S34= ICache.Hit=>CU_IF.ICacheHit                            Premise(F32)
	S35= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F33)
	S36= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F34)
	S37= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F35)
	S38= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F36)
	S39= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F37)
	S40= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F38)
	S41= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F39)
	S42= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F40)
	S43= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F41)
	S44= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F42)
	S45= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F43)
	S46= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F44)
	S47= ICache.Hit=>FU.ICacheHit                               Premise(F45)
	S48= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F46)
	S49= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F47)
	S50= IR_EX.Out=>FU.IR_EX                                    Premise(F48)
	S51= IR_ID.Out=>FU.IR_ID                                    Premise(F49)
	S52= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F50)
	S53= IR_MEM.Out=>FU.IR_MEM                                  Premise(F51)
	S54= IR_WB.Out=>FU.IR_WB                                    Premise(F52)
	S55= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F53)
	S56= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F54)
	S57= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F55)
	S58= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F56)
	S59= ALU.Out=>FU.InEX                                       Premise(F57)
	S60= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F58)
	S61= GPR.Rdata1=>FU.InID1                                   Premise(F59)
	S62= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F60)
	S63= ALUOut_MEM.Out=>FU.InMEM                               Premise(F61)
	S64= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F62)
	S65= ALUOut_WB.Out=>FU.InWB                                 Premise(F63)
	S66= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F64)
	S67= IR_ID.Out25_21=>GPR.RReg1                              Premise(F65)
	S68= ALUOut_WB.Out=>GPR.WData                               Premise(F66)
	S69= IR_WB.Out20_16=>GPR.WReg                               Premise(F67)
	S70= IMMU.Addr=>IAddrReg.In                                 Premise(F68)
	S71= PC.Out=>ICache.IEA                                     Premise(F69)
	S72= ICache.IEA=addr                                        Path(S4,S71)
	S73= ICache.Hit=ICacheHit(addr)                             ICache-Search(S72)
	S74= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S73,S34)
	S75= FU.ICacheHit=ICacheHit(addr)                           Path(S73,S47)
	S76= PC.Out=>ICache.IEA                                     Premise(F70)
	S77= IMem.MEM8WordOut=>ICache.WData                         Premise(F71)
	S78= ICache.Out=>ICacheReg.In                               Premise(F72)
	S79= PC.Out=>IMMU.IEA                                       Premise(F73)
	S80= IMMU.IEA=addr                                          Path(S4,S79)
	S81= CP0.ASID=>IMMU.PID                                     Premise(F74)
	S82= IMMU.PID=pid                                           Path(S3,S81)
	S83= IMMU.Addr={pid,addr}                                   IMMU-Search(S82,S80)
	S84= IAddrReg.In={pid,addr}                                 Path(S83,S70)
	S85= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S82,S80)
	S86= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S85,S35)
	S87= IAddrReg.Out=>IMem.RAddr                               Premise(F75)
	S88= ICacheReg.Out=>IRMux.CacheData                         Premise(F76)
	S89= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F77)
	S90= IMem.Out=>IRMux.MemData                                Premise(F78)
	S91= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F79)
	S92= IR_MEM.Out=>IR_DMMU1.In                                Premise(F80)
	S93= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F81)
	S94= IR_ID.Out=>IR_EX.In                                    Premise(F82)
	S95= ICache.Out=>IR_ID.In                                   Premise(F83)
	S96= IRMux.Out=>IR_ID.In                                    Premise(F84)
	S97= ICache.Out=>IR_IMMU.In                                 Premise(F85)
	S98= IR_EX.Out=>IR_MEM.In                                   Premise(F86)
	S99= IR_DMMU2.Out=>IR_WB.In                                 Premise(F87)
	S100= IR_MEM.Out=>IR_WB.In                                  Premise(F88)
	S101= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F89)
	S102= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F90)
	S103= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F91)
	S104= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F92)
	S105= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F93)
	S106= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F94)
	S107= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F95)
	S108= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F96)
	S109= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F97)
	S110= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F98)
	S111= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F99)
	S112= IR_EX.Out31_26=>CU_EX.Op                              Premise(F100)
	S113= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F101)
	S114= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F102)
	S115= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F103)
	S116= IR_ID.Out31_26=>CU_ID.Op                              Premise(F104)
	S117= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F105)
	S118= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F106)
	S119= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F107)
	S120= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F108)
	S121= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F109)
	S122= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F110)
	S123= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F111)
	S124= IR_WB.Out31_26=>CU_WB.Op                              Premise(F112)
	S125= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F113)
	S126= CtrlA_EX=0                                            Premise(F114)
	S127= CtrlB_EX=0                                            Premise(F115)
	S128= CtrlALUOut_MEM=0                                      Premise(F116)
	S129= CtrlALUOut_DMMU1=0                                    Premise(F117)
	S130= CtrlALUOut_DMMU2=0                                    Premise(F118)
	S131= CtrlALUOut_WB=0                                       Premise(F119)
	S132= CtrlA_MEM=0                                           Premise(F120)
	S133= CtrlA_WB=0                                            Premise(F121)
	S134= CtrlB_MEM=0                                           Premise(F122)
	S135= CtrlB_WB=0                                            Premise(F123)
	S136= CtrlICache=0                                          Premise(F124)
	S137= CtrlIMMU=0                                            Premise(F125)
	S138= CtrlIR_DMMU1=0                                        Premise(F126)
	S139= CtrlIR_DMMU2=0                                        Premise(F127)
	S140= CtrlIR_EX=0                                           Premise(F128)
	S141= CtrlIR_ID=0                                           Premise(F129)
	S142= CtrlIR_IMMU=1                                         Premise(F130)
	S143= CtrlIR_MEM=0                                          Premise(F131)
	S144= CtrlIR_WB=0                                           Premise(F132)
	S145= CtrlGPR=0                                             Premise(F133)
	S146= CtrlIAddrReg=1                                        Premise(F134)
	S147= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S84,S146)
	S148= CtrlPC=0                                              Premise(F135)
	S149= CtrlPCInc=0                                           Premise(F136)
	S150= PC[Out]=addr                                          PC-Hold(S1,S148,S149)
	S151= CtrlIMem=0                                            Premise(F137)
	S152= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S151)
	S153= CtrlICacheReg=1                                       Premise(F138)
	S154= CtrlASIDIn=0                                          Premise(F139)
	S155= CtrlCP0=0                                             Premise(F140)
	S156= CP0[ASID]=pid                                         CP0-Hold(S0,S155)
	S157= CtrlEPCIn=0                                           Premise(F141)
	S158= CtrlExCodeIn=0                                        Premise(F142)
	S159= CtrlIRMux=0                                           Premise(F143)
	S160= GPR[rS]=a                                             Premise(F144)

IMMU	S161= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S147)
	S162= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S147)
	S163= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S147)
	S164= PC.Out=addr                                           PC-Out(S150)
	S165= CP0.ASID=pid                                          CP0-Read-ASID(S156)
	S166= A_EX.Out=>ALU.A                                       Premise(F145)
	S167= B_EX.Out=>ALU.B                                       Premise(F146)
	S168= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F147)
	S169= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F148)
	S170= ALU.Out=>ALUOut_MEM.In                                Premise(F149)
	S171= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F150)
	S172= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F151)
	S173= FU.OutID1=>A_EX.In                                    Premise(F152)
	S174= A_MEM.Out=>A_WB.In                                    Premise(F153)
	S175= LIMMEXT.Out=>B_EX.In                                  Premise(F154)
	S176= B_MEM.Out=>B_WB.In                                    Premise(F155)
	S177= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F156)
	S178= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F157)
	S179= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F158)
	S180= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F159)
	S181= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F160)
	S182= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F161)
	S183= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F162)
	S184= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F163)
	S185= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F164)
	S186= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F165)
	S187= FU.Bub_ID=>CU_ID.Bub                                  Premise(F166)
	S188= FU.Halt_ID=>CU_ID.Halt                                Premise(F167)
	S189= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F168)
	S190= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F169)
	S191= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F170)
	S192= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F171)
	S193= FU.Bub_IF=>CU_IF.Bub                                  Premise(F172)
	S194= FU.Halt_IF=>CU_IF.Halt                                Premise(F173)
	S195= ICache.Hit=>CU_IF.ICacheHit                           Premise(F174)
	S196= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F175)
	S197= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F176)
	S198= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F177)
	S199= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F178)
	S200= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F179)
	S201= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F180)
	S202= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F181)
	S203= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F182)
	S204= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F183)
	S205= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F184)
	S206= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F185)
	S207= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F186)
	S208= ICache.Hit=>FU.ICacheHit                              Premise(F187)
	S209= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F188)
	S210= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F189)
	S211= IR_EX.Out=>FU.IR_EX                                   Premise(F190)
	S212= IR_ID.Out=>FU.IR_ID                                   Premise(F191)
	S213= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F192)
	S214= IR_MEM.Out=>FU.IR_MEM                                 Premise(F193)
	S215= IR_WB.Out=>FU.IR_WB                                   Premise(F194)
	S216= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F195)
	S217= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F196)
	S218= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F197)
	S219= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F198)
	S220= ALU.Out=>FU.InEX                                      Premise(F199)
	S221= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F200)
	S222= GPR.Rdata1=>FU.InID1                                  Premise(F201)
	S223= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F202)
	S224= ALUOut_MEM.Out=>FU.InMEM                              Premise(F203)
	S225= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F204)
	S226= ALUOut_WB.Out=>FU.InWB                                Premise(F205)
	S227= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F206)
	S228= IR_ID.Out25_21=>GPR.RReg1                             Premise(F207)
	S229= ALUOut_WB.Out=>GPR.WData                              Premise(F208)
	S230= IR_WB.Out20_16=>GPR.WReg                              Premise(F209)
	S231= IMMU.Addr=>IAddrReg.In                                Premise(F210)
	S232= PC.Out=>ICache.IEA                                    Premise(F211)
	S233= ICache.IEA=addr                                       Path(S164,S232)
	S234= ICache.Hit=ICacheHit(addr)                            ICache-Search(S233)
	S235= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S234,S195)
	S236= FU.ICacheHit=ICacheHit(addr)                          Path(S234,S208)
	S237= PC.Out=>ICache.IEA                                    Premise(F212)
	S238= IMem.MEM8WordOut=>ICache.WData                        Premise(F213)
	S239= ICache.Out=>ICacheReg.In                              Premise(F214)
	S240= PC.Out=>IMMU.IEA                                      Premise(F215)
	S241= IMMU.IEA=addr                                         Path(S164,S240)
	S242= CP0.ASID=>IMMU.PID                                    Premise(F216)
	S243= IMMU.PID=pid                                          Path(S165,S242)
	S244= IMMU.Addr={pid,addr}                                  IMMU-Search(S243,S241)
	S245= IAddrReg.In={pid,addr}                                Path(S244,S231)
	S246= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S243,S241)
	S247= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S246,S196)
	S248= IAddrReg.Out=>IMem.RAddr                              Premise(F217)
	S249= IMem.RAddr={pid,addr}                                 Path(S161,S248)
	S250= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S249,S152)
	S251= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S249,S152)
	S252= ICache.WData=IMemGet8Word({pid,addr})                 Path(S251,S238)
	S253= ICacheReg.Out=>IRMux.CacheData                        Premise(F218)
	S254= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F219)
	S255= IMem.Out=>IRMux.MemData                               Premise(F220)
	S256= IRMux.MemData={12,rS,rD,UIMM}                         Path(S250,S255)
	S257= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S256)
	S258= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F221)
	S259= IR_MEM.Out=>IR_DMMU1.In                               Premise(F222)
	S260= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F223)
	S261= IR_ID.Out=>IR_EX.In                                   Premise(F224)
	S262= ICache.Out=>IR_ID.In                                  Premise(F225)
	S263= IRMux.Out=>IR_ID.In                                   Premise(F226)
	S264= IR_ID.In={12,rS,rD,UIMM}                              Path(S257,S263)
	S265= ICache.Out=>IR_IMMU.In                                Premise(F227)
	S266= IR_EX.Out=>IR_MEM.In                                  Premise(F228)
	S267= IR_DMMU2.Out=>IR_WB.In                                Premise(F229)
	S268= IR_MEM.Out=>IR_WB.In                                  Premise(F230)
	S269= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F231)
	S270= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F232)
	S271= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F233)
	S272= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F234)
	S273= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F235)
	S274= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F236)
	S275= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F237)
	S276= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F238)
	S277= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F239)
	S278= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F240)
	S279= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F241)
	S280= IR_EX.Out31_26=>CU_EX.Op                              Premise(F242)
	S281= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F243)
	S282= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F244)
	S283= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F245)
	S284= IR_ID.Out31_26=>CU_ID.Op                              Premise(F246)
	S285= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F247)
	S286= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F248)
	S287= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F249)
	S288= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F250)
	S289= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F251)
	S290= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F252)
	S291= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F253)
	S292= IR_WB.Out31_26=>CU_WB.Op                              Premise(F254)
	S293= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F255)
	S294= CtrlA_EX=0                                            Premise(F256)
	S295= CtrlB_EX=0                                            Premise(F257)
	S296= CtrlALUOut_MEM=0                                      Premise(F258)
	S297= CtrlALUOut_DMMU1=0                                    Premise(F259)
	S298= CtrlALUOut_DMMU2=0                                    Premise(F260)
	S299= CtrlALUOut_WB=0                                       Premise(F261)
	S300= CtrlA_MEM=0                                           Premise(F262)
	S301= CtrlA_WB=0                                            Premise(F263)
	S302= CtrlB_MEM=0                                           Premise(F264)
	S303= CtrlB_WB=0                                            Premise(F265)
	S304= CtrlICache=1                                          Premise(F266)
	S305= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S233,S252,S304)
	S306= CtrlIMMU=0                                            Premise(F267)
	S307= CtrlIR_DMMU1=0                                        Premise(F268)
	S308= CtrlIR_DMMU2=0                                        Premise(F269)
	S309= CtrlIR_EX=0                                           Premise(F270)
	S310= CtrlIR_ID=1                                           Premise(F271)
	S311= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S264,S310)
	S312= CtrlIR_IMMU=0                                         Premise(F272)
	S313= CtrlIR_MEM=0                                          Premise(F273)
	S314= CtrlIR_WB=0                                           Premise(F274)
	S315= CtrlGPR=0                                             Premise(F275)
	S316= GPR[rS]=a                                             GPR-Hold(S160,S315)
	S317= CtrlIAddrReg=0                                        Premise(F276)
	S318= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S147,S317)
	S319= CtrlPC=0                                              Premise(F277)
	S320= CtrlPCInc=1                                           Premise(F278)
	S321= PC[Out]=addr+4                                        PC-Inc(S150,S319,S320)
	S322= PC[CIA]=addr                                          PC-Inc(S150,S319,S320)
	S323= CtrlIMem=0                                            Premise(F279)
	S324= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S152,S323)
	S325= CtrlICacheReg=0                                       Premise(F280)
	S326= CtrlASIDIn=0                                          Premise(F281)
	S327= CtrlCP0=0                                             Premise(F282)
	S328= CP0[ASID]=pid                                         CP0-Hold(S156,S327)
	S329= CtrlEPCIn=0                                           Premise(F283)
	S330= CtrlExCodeIn=0                                        Premise(F284)
	S331= CtrlIRMux=0                                           Premise(F285)

ID	S332= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S311)
	S333= IR_ID.Out31_26=12                                     IR-Out(S311)
	S334= IR_ID.Out25_21=rS                                     IR-Out(S311)
	S335= IR_ID.Out20_16=rD                                     IR-Out(S311)
	S336= IR_ID.Out15_0=UIMM                                    IR-Out(S311)
	S337= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S318)
	S338= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S318)
	S339= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S318)
	S340= PC.Out=addr+4                                         PC-Out(S321)
	S341= PC.CIA=addr                                           PC-Out(S322)
	S342= PC.CIA31_28=addr[31:28]                               PC-Out(S322)
	S343= CP0.ASID=pid                                          CP0-Read-ASID(S328)
	S344= A_EX.Out=>ALU.A                                       Premise(F286)
	S345= B_EX.Out=>ALU.B                                       Premise(F287)
	S346= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F288)
	S347= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F289)
	S348= ALU.Out=>ALUOut_MEM.In                                Premise(F290)
	S349= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F291)
	S350= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F292)
	S351= FU.OutID1=>A_EX.In                                    Premise(F293)
	S352= A_MEM.Out=>A_WB.In                                    Premise(F294)
	S353= LIMMEXT.Out=>B_EX.In                                  Premise(F295)
	S354= B_MEM.Out=>B_WB.In                                    Premise(F296)
	S355= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F297)
	S356= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F298)
	S357= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F299)
	S358= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F300)
	S359= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F301)
	S360= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F302)
	S361= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F303)
	S362= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F304)
	S363= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F305)
	S364= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F306)
	S365= FU.Bub_ID=>CU_ID.Bub                                  Premise(F307)
	S366= FU.Halt_ID=>CU_ID.Halt                                Premise(F308)
	S367= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F309)
	S368= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F310)
	S369= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F311)
	S370= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F312)
	S371= FU.Bub_IF=>CU_IF.Bub                                  Premise(F313)
	S372= FU.Halt_IF=>CU_IF.Halt                                Premise(F314)
	S373= ICache.Hit=>CU_IF.ICacheHit                           Premise(F315)
	S374= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F316)
	S375= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F317)
	S376= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F318)
	S377= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F319)
	S378= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F320)
	S379= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F321)
	S380= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F322)
	S381= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F323)
	S382= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F324)
	S383= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F325)
	S384= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F326)
	S385= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F327)
	S386= ICache.Hit=>FU.ICacheHit                              Premise(F328)
	S387= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F329)
	S388= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F330)
	S389= IR_EX.Out=>FU.IR_EX                                   Premise(F331)
	S390= IR_ID.Out=>FU.IR_ID                                   Premise(F332)
	S391= FU.IR_ID={12,rS,rD,UIMM}                              Path(S332,S390)
	S392= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F333)
	S393= IR_MEM.Out=>FU.IR_MEM                                 Premise(F334)
	S394= IR_WB.Out=>FU.IR_WB                                   Premise(F335)
	S395= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F336)
	S396= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F337)
	S397= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F338)
	S398= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F339)
	S399= ALU.Out=>FU.InEX                                      Premise(F340)
	S400= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F341)
	S401= GPR.Rdata1=>FU.InID1                                  Premise(F342)
	S402= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F343)
	S403= FU.InID1_RReg=rS                                      Path(S334,S402)
	S404= FU.InID2_RReg=5'b00000                                Premise(F344)
	S405= ALUOut_MEM.Out=>FU.InMEM                              Premise(F345)
	S406= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F346)
	S407= ALUOut_WB.Out=>FU.InWB                                Premise(F347)
	S408= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F348)
	S409= IR_ID.Out25_21=>GPR.RReg1                             Premise(F349)
	S410= GPR.RReg1=rS                                          Path(S334,S409)
	S411= GPR.Rdata1=a                                          GPR-Read(S410,S316)
	S412= FU.InID1=a                                            Path(S411,S401)
	S413= FU.OutID1=FU(a)                                       FU-Forward(S412)
	S414= A_EX.In=FU(a)                                         Path(S413,S351)
	S415= ALUOut_WB.Out=>GPR.WData                              Premise(F350)
	S416= IR_WB.Out20_16=>GPR.WReg                              Premise(F351)
	S417= IMMU.Addr=>IAddrReg.In                                Premise(F352)
	S418= PC.Out=>ICache.IEA                                    Premise(F353)
	S419= ICache.IEA=addr+4                                     Path(S340,S418)
	S420= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S419)
	S421= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S420,S373)
	S422= FU.ICacheHit=ICacheHit(addr+4)                        Path(S420,S386)
	S423= PC.Out=>ICache.IEA                                    Premise(F354)
	S424= IMem.MEM8WordOut=>ICache.WData                        Premise(F355)
	S425= ICache.Out=>ICacheReg.In                              Premise(F356)
	S426= PC.Out=>IMMU.IEA                                      Premise(F357)
	S427= IMMU.IEA=addr+4                                       Path(S340,S426)
	S428= CP0.ASID=>IMMU.PID                                    Premise(F358)
	S429= IMMU.PID=pid                                          Path(S343,S428)
	S430= IMMU.Addr={pid,addr+4}                                IMMU-Search(S429,S427)
	S431= IAddrReg.In={pid,addr+4}                              Path(S430,S417)
	S432= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S429,S427)
	S433= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S432,S374)
	S434= IAddrReg.Out=>IMem.RAddr                              Premise(F359)
	S435= IMem.RAddr={pid,addr}                                 Path(S337,S434)
	S436= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S435,S324)
	S437= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S435,S324)
	S438= ICache.WData=IMemGet8Word({pid,addr})                 Path(S437,S424)
	S439= ICacheReg.Out=>IRMux.CacheData                        Premise(F360)
	S440= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F361)
	S441= IMem.Out=>IRMux.MemData                               Premise(F362)
	S442= IRMux.MemData={12,rS,rD,UIMM}                         Path(S436,S441)
	S443= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S442)
	S444= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F363)
	S445= IR_MEM.Out=>IR_DMMU1.In                               Premise(F364)
	S446= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F365)
	S447= IR_ID.Out=>IR_EX.In                                   Premise(F366)
	S448= IR_EX.In={12,rS,rD,UIMM}                              Path(S332,S447)
	S449= ICache.Out=>IR_ID.In                                  Premise(F367)
	S450= IRMux.Out=>IR_ID.In                                   Premise(F368)
	S451= IR_ID.In={12,rS,rD,UIMM}                              Path(S443,S450)
	S452= ICache.Out=>IR_IMMU.In                                Premise(F369)
	S453= IR_EX.Out=>IR_MEM.In                                  Premise(F370)
	S454= IR_DMMU2.Out=>IR_WB.In                                Premise(F371)
	S455= IR_MEM.Out=>IR_WB.In                                  Premise(F372)
	S456= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F373)
	S457= LIMMEXT.In=UIMM                                       Path(S336,S456)
	S458= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S457)
	S459= B_EX.In={16{0},UIMM}                                  Path(S458,S353)
	S460= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F374)
	S461= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F375)
	S462= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F376)
	S463= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F377)
	S464= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F378)
	S465= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F379)
	S466= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F380)
	S467= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F381)
	S468= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F382)
	S469= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F383)
	S470= IR_EX.Out31_26=>CU_EX.Op                              Premise(F384)
	S471= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F385)
	S472= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F386)
	S473= CU_ID.IRFunc1=rD                                      Path(S335,S472)
	S474= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F387)
	S475= CU_ID.IRFunc2=rS                                      Path(S334,S474)
	S476= IR_ID.Out31_26=>CU_ID.Op                              Premise(F388)
	S477= CU_ID.Op=12                                           Path(S333,S476)
	S478= CU_ID.Func=alu_add                                    CU_ID(S477)
	S479= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F389)
	S480= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F390)
	S481= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F391)
	S482= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F392)
	S483= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F393)
	S484= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F394)
	S485= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F395)
	S486= IR_WB.Out31_26=>CU_WB.Op                              Premise(F396)
	S487= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F397)
	S488= CtrlA_EX=1                                            Premise(F398)
	S489= [A_EX]=FU(a)                                          A_EX-Write(S414,S488)
	S490= CtrlB_EX=1                                            Premise(F399)
	S491= [B_EX]={16{0},UIMM}                                   B_EX-Write(S459,S490)
	S492= CtrlALUOut_MEM=0                                      Premise(F400)
	S493= CtrlALUOut_DMMU1=0                                    Premise(F401)
	S494= CtrlALUOut_DMMU2=0                                    Premise(F402)
	S495= CtrlALUOut_WB=0                                       Premise(F403)
	S496= CtrlA_MEM=0                                           Premise(F404)
	S497= CtrlA_WB=0                                            Premise(F405)
	S498= CtrlB_MEM=0                                           Premise(F406)
	S499= CtrlB_WB=0                                            Premise(F407)
	S500= CtrlICache=0                                          Premise(F408)
	S501= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S305,S500)
	S502= CtrlIMMU=0                                            Premise(F409)
	S503= CtrlIR_DMMU1=0                                        Premise(F410)
	S504= CtrlIR_DMMU2=0                                        Premise(F411)
	S505= CtrlIR_EX=1                                           Premise(F412)
	S506= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S448,S505)
	S507= CtrlIR_ID=0                                           Premise(F413)
	S508= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S311,S507)
	S509= CtrlIR_IMMU=0                                         Premise(F414)
	S510= CtrlIR_MEM=0                                          Premise(F415)
	S511= CtrlIR_WB=0                                           Premise(F416)
	S512= CtrlGPR=0                                             Premise(F417)
	S513= GPR[rS]=a                                             GPR-Hold(S316,S512)
	S514= CtrlIAddrReg=0                                        Premise(F418)
	S515= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S318,S514)
	S516= CtrlPC=0                                              Premise(F419)
	S517= CtrlPCInc=0                                           Premise(F420)
	S518= PC[CIA]=addr                                          PC-Hold(S322,S517)
	S519= PC[Out]=addr+4                                        PC-Hold(S321,S516,S517)
	S520= CtrlIMem=0                                            Premise(F421)
	S521= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S324,S520)
	S522= CtrlICacheReg=0                                       Premise(F422)
	S523= CtrlASIDIn=0                                          Premise(F423)
	S524= CtrlCP0=0                                             Premise(F424)
	S525= CP0[ASID]=pid                                         CP0-Hold(S328,S524)
	S526= CtrlEPCIn=0                                           Premise(F425)
	S527= CtrlExCodeIn=0                                        Premise(F426)
	S528= CtrlIRMux=0                                           Premise(F427)

EX	S529= A_EX.Out=FU(a)                                        A_EX-Out(S489)
	S530= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S489)
	S531= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S489)
	S532= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S491)
	S533= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S491)
	S534= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S491)
	S535= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S506)
	S536= IR_EX.Out31_26=12                                     IR_EX-Out(S506)
	S537= IR_EX.Out25_21=rS                                     IR_EX-Out(S506)
	S538= IR_EX.Out20_16=rD                                     IR_EX-Out(S506)
	S539= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S506)
	S540= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S508)
	S541= IR_ID.Out31_26=12                                     IR-Out(S508)
	S542= IR_ID.Out25_21=rS                                     IR-Out(S508)
	S543= IR_ID.Out20_16=rD                                     IR-Out(S508)
	S544= IR_ID.Out15_0=UIMM                                    IR-Out(S508)
	S545= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S515)
	S546= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S515)
	S547= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S515)
	S548= PC.CIA=addr                                           PC-Out(S518)
	S549= PC.CIA31_28=addr[31:28]                               PC-Out(S518)
	S550= PC.Out=addr+4                                         PC-Out(S519)
	S551= CP0.ASID=pid                                          CP0-Read-ASID(S525)
	S552= A_EX.Out=>ALU.A                                       Premise(F428)
	S553= ALU.A=FU(a)                                           Path(S529,S552)
	S554= B_EX.Out=>ALU.B                                       Premise(F429)
	S555= ALU.B={16{0},UIMM}                                    Path(S532,S554)
	S556= ALU.Func=6'b000000                                    Premise(F430)
	S557= ALU.Out=FU(a)&{16{0},UIMM}                            ALU(S553,S555)
	S558= ALU.Out1_0={FU(a)&{16{0},UIMM}}[1:0]                  ALU(S553,S555)
	S559= ALU.CMP=Compare0(FU(a)&{16{0},UIMM})                  ALU(S553,S555)
	S560= ALU.OV=OverFlow(FU(a)&{16{0},UIMM})                   ALU(S553,S555)
	S561= ALU.CA=Carry(FU(a)&{16{0},UIMM})                      ALU(S553,S555)
	S562= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F431)
	S563= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F432)
	S564= ALU.Out=>ALUOut_MEM.In                                Premise(F433)
	S565= ALUOut_MEM.In=FU(a)&{16{0},UIMM}                      Path(S557,S564)
	S566= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F434)
	S567= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F435)
	S568= FU.OutID1=>A_EX.In                                    Premise(F436)
	S569= A_MEM.Out=>A_WB.In                                    Premise(F437)
	S570= LIMMEXT.Out=>B_EX.In                                  Premise(F438)
	S571= B_MEM.Out=>B_WB.In                                    Premise(F439)
	S572= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F440)
	S573= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F441)
	S574= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F442)
	S575= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F443)
	S576= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F444)
	S577= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F445)
	S578= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F446)
	S579= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F447)
	S580= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F448)
	S581= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F449)
	S582= FU.Bub_ID=>CU_ID.Bub                                  Premise(F450)
	S583= FU.Halt_ID=>CU_ID.Halt                                Premise(F451)
	S584= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F452)
	S585= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F453)
	S586= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F454)
	S587= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F455)
	S588= FU.Bub_IF=>CU_IF.Bub                                  Premise(F456)
	S589= FU.Halt_IF=>CU_IF.Halt                                Premise(F457)
	S590= ICache.Hit=>CU_IF.ICacheHit                           Premise(F458)
	S591= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F459)
	S592= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F460)
	S593= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F461)
	S594= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F462)
	S595= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F463)
	S596= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F464)
	S597= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F465)
	S598= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F466)
	S599= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F467)
	S600= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F468)
	S601= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F469)
	S602= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F470)
	S603= ICache.Hit=>FU.ICacheHit                              Premise(F471)
	S604= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F472)
	S605= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F473)
	S606= IR_EX.Out=>FU.IR_EX                                   Premise(F474)
	S607= FU.IR_EX={12,rS,rD,UIMM}                              Path(S535,S606)
	S608= IR_ID.Out=>FU.IR_ID                                   Premise(F475)
	S609= FU.IR_ID={12,rS,rD,UIMM}                              Path(S540,S608)
	S610= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F476)
	S611= IR_MEM.Out=>FU.IR_MEM                                 Premise(F477)
	S612= IR_WB.Out=>FU.IR_WB                                   Premise(F478)
	S613= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F479)
	S614= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F480)
	S615= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F481)
	S616= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F482)
	S617= ALU.Out=>FU.InEX                                      Premise(F483)
	S618= FU.InEX=FU(a)&{16{0},UIMM}                            Path(S557,S617)
	S619= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F484)
	S620= FU.InEX_WReg=rD                                       Path(S538,S619)
	S621= GPR.Rdata1=>FU.InID1                                  Premise(F485)
	S622= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F486)
	S623= FU.InID1_RReg=rS                                      Path(S542,S622)
	S624= ALUOut_MEM.Out=>FU.InMEM                              Premise(F487)
	S625= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F488)
	S626= ALUOut_WB.Out=>FU.InWB                                Premise(F489)
	S627= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F490)
	S628= IR_ID.Out25_21=>GPR.RReg1                             Premise(F491)
	S629= GPR.RReg1=rS                                          Path(S542,S628)
	S630= GPR.Rdata1=a                                          GPR-Read(S629,S513)
	S631= FU.InID1=a                                            Path(S630,S621)
	S632= FU.OutID1=FU(a)                                       FU-Forward(S631)
	S633= A_EX.In=FU(a)                                         Path(S632,S568)
	S634= ALUOut_WB.Out=>GPR.WData                              Premise(F492)
	S635= IR_WB.Out20_16=>GPR.WReg                              Premise(F493)
	S636= IMMU.Addr=>IAddrReg.In                                Premise(F494)
	S637= PC.Out=>ICache.IEA                                    Premise(F495)
	S638= ICache.IEA=addr+4                                     Path(S550,S637)
	S639= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S638)
	S640= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S639,S590)
	S641= FU.ICacheHit=ICacheHit(addr+4)                        Path(S639,S603)
	S642= PC.Out=>ICache.IEA                                    Premise(F496)
	S643= IMem.MEM8WordOut=>ICache.WData                        Premise(F497)
	S644= ICache.Out=>ICacheReg.In                              Premise(F498)
	S645= PC.Out=>IMMU.IEA                                      Premise(F499)
	S646= IMMU.IEA=addr+4                                       Path(S550,S645)
	S647= CP0.ASID=>IMMU.PID                                    Premise(F500)
	S648= IMMU.PID=pid                                          Path(S551,S647)
	S649= IMMU.Addr={pid,addr+4}                                IMMU-Search(S648,S646)
	S650= IAddrReg.In={pid,addr+4}                              Path(S649,S636)
	S651= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S648,S646)
	S652= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S651,S591)
	S653= IAddrReg.Out=>IMem.RAddr                              Premise(F501)
	S654= IMem.RAddr={pid,addr}                                 Path(S545,S653)
	S655= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S654,S521)
	S656= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S654,S521)
	S657= ICache.WData=IMemGet8Word({pid,addr})                 Path(S656,S643)
	S658= ICacheReg.Out=>IRMux.CacheData                        Premise(F502)
	S659= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F503)
	S660= IMem.Out=>IRMux.MemData                               Premise(F504)
	S661= IRMux.MemData={12,rS,rD,UIMM}                         Path(S655,S660)
	S662= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S661)
	S663= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F505)
	S664= IR_MEM.Out=>IR_DMMU1.In                               Premise(F506)
	S665= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F507)
	S666= IR_ID.Out=>IR_EX.In                                   Premise(F508)
	S667= IR_EX.In={12,rS,rD,UIMM}                              Path(S540,S666)
	S668= ICache.Out=>IR_ID.In                                  Premise(F509)
	S669= IRMux.Out=>IR_ID.In                                   Premise(F510)
	S670= IR_ID.In={12,rS,rD,UIMM}                              Path(S662,S669)
	S671= ICache.Out=>IR_IMMU.In                                Premise(F511)
	S672= IR_EX.Out=>IR_MEM.In                                  Premise(F512)
	S673= IR_MEM.In={12,rS,rD,UIMM}                             Path(S535,S672)
	S674= IR_DMMU2.Out=>IR_WB.In                                Premise(F513)
	S675= IR_MEM.Out=>IR_WB.In                                  Premise(F514)
	S676= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F515)
	S677= LIMMEXT.In=UIMM                                       Path(S544,S676)
	S678= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S677)
	S679= B_EX.In={16{0},UIMM}                                  Path(S678,S570)
	S680= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F516)
	S681= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F517)
	S682= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F518)
	S683= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F519)
	S684= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F520)
	S685= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F521)
	S686= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F522)
	S687= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F523)
	S688= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F524)
	S689= CU_EX.IRFunc1=rD                                      Path(S538,S688)
	S690= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F525)
	S691= CU_EX.IRFunc2=rS                                      Path(S537,S690)
	S692= IR_EX.Out31_26=>CU_EX.Op                              Premise(F526)
	S693= CU_EX.Op=12                                           Path(S536,S692)
	S694= CU_EX.Func=alu_add                                    CU_EX(S693)
	S695= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F527)
	S696= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F528)
	S697= CU_ID.IRFunc1=rD                                      Path(S543,S696)
	S698= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F529)
	S699= CU_ID.IRFunc2=rS                                      Path(S542,S698)
	S700= IR_ID.Out31_26=>CU_ID.Op                              Premise(F530)
	S701= CU_ID.Op=12                                           Path(S541,S700)
	S702= CU_ID.Func=alu_add                                    CU_ID(S701)
	S703= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F531)
	S704= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F532)
	S705= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F533)
	S706= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F534)
	S707= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F535)
	S708= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F536)
	S709= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F537)
	S710= IR_WB.Out31_26=>CU_WB.Op                              Premise(F538)
	S711= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F539)
	S712= CtrlA_EX=0                                            Premise(F540)
	S713= [A_EX]=FU(a)                                          A_EX-Hold(S489,S712)
	S714= CtrlB_EX=0                                            Premise(F541)
	S715= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S491,S714)
	S716= CtrlALUOut_MEM=1                                      Premise(F542)
	S717= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Write(S565,S716)
	S718= CtrlALUOut_DMMU1=0                                    Premise(F543)
	S719= CtrlALUOut_DMMU2=0                                    Premise(F544)
	S720= CtrlALUOut_WB=0                                       Premise(F545)
	S721= CtrlA_MEM=0                                           Premise(F546)
	S722= CtrlA_WB=0                                            Premise(F547)
	S723= CtrlB_MEM=0                                           Premise(F548)
	S724= CtrlB_WB=0                                            Premise(F549)
	S725= CtrlICache=0                                          Premise(F550)
	S726= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S501,S725)
	S727= CtrlIMMU=0                                            Premise(F551)
	S728= CtrlIR_DMMU1=0                                        Premise(F552)
	S729= CtrlIR_DMMU2=0                                        Premise(F553)
	S730= CtrlIR_EX=0                                           Premise(F554)
	S731= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S506,S730)
	S732= CtrlIR_ID=0                                           Premise(F555)
	S733= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S508,S732)
	S734= CtrlIR_IMMU=0                                         Premise(F556)
	S735= CtrlIR_MEM=1                                          Premise(F557)
	S736= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Write(S673,S735)
	S737= CtrlIR_WB=0                                           Premise(F558)
	S738= CtrlGPR=0                                             Premise(F559)
	S739= GPR[rS]=a                                             GPR-Hold(S513,S738)
	S740= CtrlIAddrReg=0                                        Premise(F560)
	S741= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S515,S740)
	S742= CtrlPC=0                                              Premise(F561)
	S743= CtrlPCInc=0                                           Premise(F562)
	S744= PC[CIA]=addr                                          PC-Hold(S518,S743)
	S745= PC[Out]=addr+4                                        PC-Hold(S519,S742,S743)
	S746= CtrlIMem=0                                            Premise(F563)
	S747= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S521,S746)
	S748= CtrlICacheReg=0                                       Premise(F564)
	S749= CtrlASIDIn=0                                          Premise(F565)
	S750= CtrlCP0=0                                             Premise(F566)
	S751= CP0[ASID]=pid                                         CP0-Hold(S525,S750)
	S752= CtrlEPCIn=0                                           Premise(F567)
	S753= CtrlExCodeIn=0                                        Premise(F568)
	S754= CtrlIRMux=0                                           Premise(F569)

MEM	S755= A_EX.Out=FU(a)                                        A_EX-Out(S713)
	S756= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S713)
	S757= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S713)
	S758= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S715)
	S759= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S715)
	S760= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S715)
	S761= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S717)
	S762= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S717)
	S763= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S717)
	S764= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S731)
	S765= IR_EX.Out31_26=12                                     IR_EX-Out(S731)
	S766= IR_EX.Out25_21=rS                                     IR_EX-Out(S731)
	S767= IR_EX.Out20_16=rD                                     IR_EX-Out(S731)
	S768= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S731)
	S769= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S733)
	S770= IR_ID.Out31_26=12                                     IR-Out(S733)
	S771= IR_ID.Out25_21=rS                                     IR-Out(S733)
	S772= IR_ID.Out20_16=rD                                     IR-Out(S733)
	S773= IR_ID.Out15_0=UIMM                                    IR-Out(S733)
	S774= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S736)
	S775= IR_MEM.Out31_26=12                                    IR_MEM-Out(S736)
	S776= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S736)
	S777= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S736)
	S778= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S736)
	S779= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S741)
	S780= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S741)
	S781= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S741)
	S782= PC.CIA=addr                                           PC-Out(S744)
	S783= PC.CIA31_28=addr[31:28]                               PC-Out(S744)
	S784= PC.Out=addr+4                                         PC-Out(S745)
	S785= CP0.ASID=pid                                          CP0-Read-ASID(S751)
	S786= A_EX.Out=>ALU.A                                       Premise(F570)
	S787= ALU.A=FU(a)                                           Path(S755,S786)
	S788= B_EX.Out=>ALU.B                                       Premise(F571)
	S789= ALU.B={16{0},UIMM}                                    Path(S758,S788)
	S790= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F572)
	S791= ALUOut_DMMU1.In=FU(a)&{16{0},UIMM}                    Path(S761,S790)
	S792= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F573)
	S793= ALU.Out=>ALUOut_MEM.In                                Premise(F574)
	S794= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F575)
	S795= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F576)
	S796= ALUOut_WB.In=FU(a)&{16{0},UIMM}                       Path(S761,S795)
	S797= FU.OutID1=>A_EX.In                                    Premise(F577)
	S798= A_MEM.Out=>A_WB.In                                    Premise(F578)
	S799= LIMMEXT.Out=>B_EX.In                                  Premise(F579)
	S800= B_MEM.Out=>B_WB.In                                    Premise(F580)
	S801= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F581)
	S802= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F582)
	S803= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F583)
	S804= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F584)
	S805= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F585)
	S806= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F586)
	S807= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F587)
	S808= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F588)
	S809= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F589)
	S810= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F590)
	S811= FU.Bub_ID=>CU_ID.Bub                                  Premise(F591)
	S812= FU.Halt_ID=>CU_ID.Halt                                Premise(F592)
	S813= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F593)
	S814= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F594)
	S815= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F595)
	S816= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F596)
	S817= FU.Bub_IF=>CU_IF.Bub                                  Premise(F597)
	S818= FU.Halt_IF=>CU_IF.Halt                                Premise(F598)
	S819= ICache.Hit=>CU_IF.ICacheHit                           Premise(F599)
	S820= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F600)
	S821= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F601)
	S822= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F602)
	S823= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F603)
	S824= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F604)
	S825= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F605)
	S826= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F606)
	S827= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F607)
	S828= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F608)
	S829= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F609)
	S830= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F610)
	S831= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F611)
	S832= ICache.Hit=>FU.ICacheHit                              Premise(F612)
	S833= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F613)
	S834= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F614)
	S835= IR_EX.Out=>FU.IR_EX                                   Premise(F615)
	S836= FU.IR_EX={12,rS,rD,UIMM}                              Path(S764,S835)
	S837= IR_ID.Out=>FU.IR_ID                                   Premise(F616)
	S838= FU.IR_ID={12,rS,rD,UIMM}                              Path(S769,S837)
	S839= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F617)
	S840= IR_MEM.Out=>FU.IR_MEM                                 Premise(F618)
	S841= FU.IR_MEM={12,rS,rD,UIMM}                             Path(S774,S840)
	S842= IR_WB.Out=>FU.IR_WB                                   Premise(F619)
	S843= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F620)
	S844= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F621)
	S845= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F622)
	S846= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F623)
	S847= ALU.Out=>FU.InEX                                      Premise(F624)
	S848= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F625)
	S849= FU.InEX_WReg=rD                                       Path(S767,S848)
	S850= GPR.Rdata1=>FU.InID1                                  Premise(F626)
	S851= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F627)
	S852= FU.InID1_RReg=rS                                      Path(S771,S851)
	S853= ALUOut_MEM.Out=>FU.InMEM                              Premise(F628)
	S854= FU.InMEM=FU(a)&{16{0},UIMM}                           Path(S761,S853)
	S855= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F629)
	S856= FU.InMEM_WReg=rD                                      Path(S777,S855)
	S857= ALUOut_WB.Out=>FU.InWB                                Premise(F630)
	S858= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F631)
	S859= IR_ID.Out25_21=>GPR.RReg1                             Premise(F632)
	S860= GPR.RReg1=rS                                          Path(S771,S859)
	S861= GPR.Rdata1=a                                          GPR-Read(S860,S739)
	S862= FU.InID1=a                                            Path(S861,S850)
	S863= FU.OutID1=FU(a)                                       FU-Forward(S862)
	S864= A_EX.In=FU(a)                                         Path(S863,S797)
	S865= ALUOut_WB.Out=>GPR.WData                              Premise(F633)
	S866= IR_WB.Out20_16=>GPR.WReg                              Premise(F634)
	S867= IMMU.Addr=>IAddrReg.In                                Premise(F635)
	S868= PC.Out=>ICache.IEA                                    Premise(F636)
	S869= ICache.IEA=addr+4                                     Path(S784,S868)
	S870= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S869)
	S871= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S870,S819)
	S872= FU.ICacheHit=ICacheHit(addr+4)                        Path(S870,S832)
	S873= PC.Out=>ICache.IEA                                    Premise(F637)
	S874= IMem.MEM8WordOut=>ICache.WData                        Premise(F638)
	S875= ICache.Out=>ICacheReg.In                              Premise(F639)
	S876= PC.Out=>IMMU.IEA                                      Premise(F640)
	S877= IMMU.IEA=addr+4                                       Path(S784,S876)
	S878= CP0.ASID=>IMMU.PID                                    Premise(F641)
	S879= IMMU.PID=pid                                          Path(S785,S878)
	S880= IMMU.Addr={pid,addr+4}                                IMMU-Search(S879,S877)
	S881= IAddrReg.In={pid,addr+4}                              Path(S880,S867)
	S882= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S879,S877)
	S883= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S882,S820)
	S884= IAddrReg.Out=>IMem.RAddr                              Premise(F642)
	S885= IMem.RAddr={pid,addr}                                 Path(S779,S884)
	S886= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S885,S747)
	S887= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S885,S747)
	S888= ICache.WData=IMemGet8Word({pid,addr})                 Path(S887,S874)
	S889= ICacheReg.Out=>IRMux.CacheData                        Premise(F643)
	S890= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F644)
	S891= IMem.Out=>IRMux.MemData                               Premise(F645)
	S892= IRMux.MemData={12,rS,rD,UIMM}                         Path(S886,S891)
	S893= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S892)
	S894= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F646)
	S895= IR_MEM.Out=>IR_DMMU1.In                               Premise(F647)
	S896= IR_DMMU1.In={12,rS,rD,UIMM}                           Path(S774,S895)
	S897= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F648)
	S898= IR_ID.Out=>IR_EX.In                                   Premise(F649)
	S899= IR_EX.In={12,rS,rD,UIMM}                              Path(S769,S898)
	S900= ICache.Out=>IR_ID.In                                  Premise(F650)
	S901= IRMux.Out=>IR_ID.In                                   Premise(F651)
	S902= IR_ID.In={12,rS,rD,UIMM}                              Path(S893,S901)
	S903= ICache.Out=>IR_IMMU.In                                Premise(F652)
	S904= IR_EX.Out=>IR_MEM.In                                  Premise(F653)
	S905= IR_MEM.In={12,rS,rD,UIMM}                             Path(S764,S904)
	S906= IR_DMMU2.Out=>IR_WB.In                                Premise(F654)
	S907= IR_MEM.Out=>IR_WB.In                                  Premise(F655)
	S908= IR_WB.In={12,rS,rD,UIMM}                              Path(S774,S907)
	S909= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F656)
	S910= LIMMEXT.In=UIMM                                       Path(S773,S909)
	S911= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S910)
	S912= B_EX.In={16{0},UIMM}                                  Path(S911,S799)
	S913= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F657)
	S914= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F658)
	S915= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F659)
	S916= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F660)
	S917= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F661)
	S918= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F662)
	S919= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F663)
	S920= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F664)
	S921= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F665)
	S922= CU_EX.IRFunc1=rD                                      Path(S767,S921)
	S923= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F666)
	S924= CU_EX.IRFunc2=rS                                      Path(S766,S923)
	S925= IR_EX.Out31_26=>CU_EX.Op                              Premise(F667)
	S926= CU_EX.Op=12                                           Path(S765,S925)
	S927= CU_EX.Func=alu_add                                    CU_EX(S926)
	S928= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F668)
	S929= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F669)
	S930= CU_ID.IRFunc1=rD                                      Path(S772,S929)
	S931= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F670)
	S932= CU_ID.IRFunc2=rS                                      Path(S771,S931)
	S933= IR_ID.Out31_26=>CU_ID.Op                              Premise(F671)
	S934= CU_ID.Op=12                                           Path(S770,S933)
	S935= CU_ID.Func=alu_add                                    CU_ID(S934)
	S936= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F672)
	S937= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F673)
	S938= CU_MEM.IRFunc1=rD                                     Path(S777,S937)
	S939= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F674)
	S940= CU_MEM.IRFunc2=rS                                     Path(S776,S939)
	S941= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F675)
	S942= CU_MEM.Op=12                                          Path(S775,S941)
	S943= CU_MEM.Func=alu_add                                   CU_MEM(S942)
	S944= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F676)
	S945= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F677)
	S946= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F678)
	S947= IR_WB.Out31_26=>CU_WB.Op                              Premise(F679)
	S948= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F680)
	S949= CtrlA_EX=0                                            Premise(F681)
	S950= [A_EX]=FU(a)                                          A_EX-Hold(S713,S949)
	S951= CtrlB_EX=0                                            Premise(F682)
	S952= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S715,S951)
	S953= CtrlALUOut_MEM=0                                      Premise(F683)
	S954= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S717,S953)
	S955= CtrlALUOut_DMMU1=1                                    Premise(F684)
	S956= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                     ALUOut_DMMU1-Write(S791,S955)
	S957= CtrlALUOut_DMMU2=0                                    Premise(F685)
	S958= CtrlALUOut_WB=1                                       Premise(F686)
	S959= [ALUOut_WB]=FU(a)&{16{0},UIMM}                        ALUOut_WB-Write(S796,S958)
	S960= CtrlA_MEM=0                                           Premise(F687)
	S961= CtrlA_WB=1                                            Premise(F688)
	S962= CtrlB_MEM=0                                           Premise(F689)
	S963= CtrlB_WB=1                                            Premise(F690)
	S964= CtrlICache=0                                          Premise(F691)
	S965= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S726,S964)
	S966= CtrlIMMU=0                                            Premise(F692)
	S967= CtrlIR_DMMU1=1                                        Premise(F693)
	S968= [IR_DMMU1]={12,rS,rD,UIMM}                            IR_DMMU1-Write(S896,S967)
	S969= CtrlIR_DMMU2=0                                        Premise(F694)
	S970= CtrlIR_EX=0                                           Premise(F695)
	S971= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S731,S970)
	S972= CtrlIR_ID=0                                           Premise(F696)
	S973= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S733,S972)
	S974= CtrlIR_IMMU=0                                         Premise(F697)
	S975= CtrlIR_MEM=0                                          Premise(F698)
	S976= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S736,S975)
	S977= CtrlIR_WB=1                                           Premise(F699)
	S978= [IR_WB]={12,rS,rD,UIMM}                               IR_WB-Write(S908,S977)
	S979= CtrlGPR=0                                             Premise(F700)
	S980= GPR[rS]=a                                             GPR-Hold(S739,S979)
	S981= CtrlIAddrReg=0                                        Premise(F701)
	S982= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S741,S981)
	S983= CtrlPC=0                                              Premise(F702)
	S984= CtrlPCInc=0                                           Premise(F703)
	S985= PC[CIA]=addr                                          PC-Hold(S744,S984)
	S986= PC[Out]=addr+4                                        PC-Hold(S745,S983,S984)
	S987= CtrlIMem=0                                            Premise(F704)
	S988= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S747,S987)
	S989= CtrlICacheReg=0                                       Premise(F705)
	S990= CtrlASIDIn=0                                          Premise(F706)
	S991= CtrlCP0=0                                             Premise(F707)
	S992= CP0[ASID]=pid                                         CP0-Hold(S751,S991)
	S993= CtrlEPCIn=0                                           Premise(F708)
	S994= CtrlExCodeIn=0                                        Premise(F709)
	S995= CtrlIRMux=0                                           Premise(F710)

WB	S996= A_EX.Out=FU(a)                                        A_EX-Out(S950)
	S997= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S950)
	S998= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S950)
	S999= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S952)
	S1000= B_EX.Out1_0={{16{0},UIMM}}[1:0]                      B_EX-Out(S952)
	S1001= B_EX.Out4_0={{16{0},UIMM}}[4:0]                      B_EX-Out(S952)
	S1002= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                    ALUOut_MEM-Out(S954)
	S1003= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]          ALUOut_MEM-Out(S954)
	S1004= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]          ALUOut_MEM-Out(S954)
	S1005= ALUOut_DMMU1.Out=FU(a)&{16{0},UIMM}                  ALUOut_DMMU1-Out(S956)
	S1006= ALUOut_DMMU1.Out1_0={FU(a)&{16{0},UIMM}}[1:0]        ALUOut_DMMU1-Out(S956)
	S1007= ALUOut_DMMU1.Out4_0={FU(a)&{16{0},UIMM}}[4:0]        ALUOut_DMMU1-Out(S956)
	S1008= ALUOut_WB.Out=FU(a)&{16{0},UIMM}                     ALUOut_WB-Out(S959)
	S1009= ALUOut_WB.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_WB-Out(S959)
	S1010= ALUOut_WB.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_WB-Out(S959)
	S1011= IR_DMMU1.Out={12,rS,rD,UIMM}                         IR_DMMU1-Out(S968)
	S1012= IR_DMMU1.Out31_26=12                                 IR_DMMU1-Out(S968)
	S1013= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S968)
	S1014= IR_DMMU1.Out20_16=rD                                 IR_DMMU1-Out(S968)
	S1015= IR_DMMU1.Out15_0=UIMM                                IR_DMMU1-Out(S968)
	S1016= IR_EX.Out={12,rS,rD,UIMM}                            IR_EX-Out(S971)
	S1017= IR_EX.Out31_26=12                                    IR_EX-Out(S971)
	S1018= IR_EX.Out25_21=rS                                    IR_EX-Out(S971)
	S1019= IR_EX.Out20_16=rD                                    IR_EX-Out(S971)
	S1020= IR_EX.Out15_0=UIMM                                   IR_EX-Out(S971)
	S1021= IR_ID.Out={12,rS,rD,UIMM}                            IR-Out(S973)
	S1022= IR_ID.Out31_26=12                                    IR-Out(S973)
	S1023= IR_ID.Out25_21=rS                                    IR-Out(S973)
	S1024= IR_ID.Out20_16=rD                                    IR-Out(S973)
	S1025= IR_ID.Out15_0=UIMM                                   IR-Out(S973)
	S1026= IR_MEM.Out={12,rS,rD,UIMM}                           IR_MEM-Out(S976)
	S1027= IR_MEM.Out31_26=12                                   IR_MEM-Out(S976)
	S1028= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S976)
	S1029= IR_MEM.Out20_16=rD                                   IR_MEM-Out(S976)
	S1030= IR_MEM.Out15_0=UIMM                                  IR_MEM-Out(S976)
	S1031= IR_WB.Out={12,rS,rD,UIMM}                            IR-Out(S978)
	S1032= IR_WB.Out31_26=12                                    IR-Out(S978)
	S1033= IR_WB.Out25_21=rS                                    IR-Out(S978)
	S1034= IR_WB.Out20_16=rD                                    IR-Out(S978)
	S1035= IR_WB.Out15_0=UIMM                                   IR-Out(S978)
	S1036= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S982)
	S1037= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S982)
	S1038= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S982)
	S1039= PC.CIA=addr                                          PC-Out(S985)
	S1040= PC.CIA31_28=addr[31:28]                              PC-Out(S985)
	S1041= PC.Out=addr+4                                        PC-Out(S986)
	S1042= CP0.ASID=pid                                         CP0-Read-ASID(S992)
	S1043= A_EX.Out=>ALU.A                                      Premise(F993)
	S1044= ALU.A=FU(a)                                          Path(S996,S1043)
	S1045= B_EX.Out=>ALU.B                                      Premise(F994)
	S1046= ALU.B={16{0},UIMM}                                   Path(S999,S1045)
	S1047= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F995)
	S1048= ALUOut_DMMU1.In=FU(a)&{16{0},UIMM}                   Path(S1002,S1047)
	S1049= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F996)
	S1050= ALUOut_DMMU2.In=FU(a)&{16{0},UIMM}                   Path(S1005,S1049)
	S1051= ALU.Out=>ALUOut_MEM.In                               Premise(F997)
	S1052= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F998)
	S1053= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F999)
	S1054= ALUOut_WB.In=FU(a)&{16{0},UIMM}                      Path(S1002,S1053)
	S1055= FU.OutID1=>A_EX.In                                   Premise(F1000)
	S1056= A_MEM.Out=>A_WB.In                                   Premise(F1001)
	S1057= LIMMEXT.Out=>B_EX.In                                 Premise(F1002)
	S1058= B_MEM.Out=>B_WB.In                                   Premise(F1003)
	S1059= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1004)
	S1060= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1005)
	S1061= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1006)
	S1062= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1007)
	S1063= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F1008)
	S1064= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F1009)
	S1065= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F1010)
	S1066= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F1011)
	S1067= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1012)
	S1068= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1013)
	S1069= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1014)
	S1070= FU.Halt_ID=>CU_ID.Halt                               Premise(F1015)
	S1071= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1016)
	S1072= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1017)
	S1073= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1018)
	S1074= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1019)
	S1075= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1020)
	S1076= FU.Halt_IF=>CU_IF.Halt                               Premise(F1021)
	S1077= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1022)
	S1078= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1023)
	S1079= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F1024)
	S1080= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F1025)
	S1081= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1026)
	S1082= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1027)
	S1083= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1028)
	S1084= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1029)
	S1085= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1030)
	S1086= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1031)
	S1087= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1032)
	S1088= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1033)
	S1089= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1034)
	S1090= ICache.Hit=>FU.ICacheHit                             Premise(F1035)
	S1091= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1036)
	S1092= FU.IR_DMMU1={12,rS,rD,UIMM}                          Path(S1011,S1091)
	S1093= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1037)
	S1094= IR_EX.Out=>FU.IR_EX                                  Premise(F1038)
	S1095= FU.IR_EX={12,rS,rD,UIMM}                             Path(S1016,S1094)
	S1096= IR_ID.Out=>FU.IR_ID                                  Premise(F1039)
	S1097= FU.IR_ID={12,rS,rD,UIMM}                             Path(S1021,S1096)
	S1098= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1040)
	S1099= IR_MEM.Out=>FU.IR_MEM                                Premise(F1041)
	S1100= FU.IR_MEM={12,rS,rD,UIMM}                            Path(S1026,S1099)
	S1101= IR_WB.Out=>FU.IR_WB                                  Premise(F1042)
	S1102= FU.IR_WB={12,rS,rD,UIMM}                             Path(S1031,S1101)
	S1103= ALUOut_DMMU1.Out=>FU.InDMMU1                         Premise(F1043)
	S1104= FU.InDMMU1=FU(a)&{16{0},UIMM}                        Path(S1005,S1103)
	S1105= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F1044)
	S1106= FU.InDMMU1_WReg=rD                                   Path(S1014,S1105)
	S1107= ALUOut_DMMU2.Out=>FU.InDMMU2                         Premise(F1045)
	S1108= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F1046)
	S1109= ALU.Out=>FU.InEX                                     Premise(F1047)
	S1110= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F1048)
	S1111= FU.InEX_WReg=rD                                      Path(S1019,S1110)
	S1112= GPR.Rdata1=>FU.InID1                                 Premise(F1049)
	S1113= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1050)
	S1114= FU.InID1_RReg=rS                                     Path(S1023,S1113)
	S1115= ALUOut_MEM.Out=>FU.InMEM                             Premise(F1051)
	S1116= FU.InMEM=FU(a)&{16{0},UIMM}                          Path(S1002,S1115)
	S1117= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F1052)
	S1118= FU.InMEM_WReg=rD                                     Path(S1029,S1117)
	S1119= ALUOut_WB.Out=>FU.InWB                               Premise(F1053)
	S1120= FU.InWB=FU(a)&{16{0},UIMM}                           Path(S1008,S1119)
	S1121= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F1054)
	S1122= FU.InWB_WReg=rD                                      Path(S1034,S1121)
	S1123= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1055)
	S1124= GPR.RReg1=rS                                         Path(S1023,S1123)
	S1125= GPR.Rdata1=a                                         GPR-Read(S1124,S980)
	S1126= FU.InID1=a                                           Path(S1125,S1112)
	S1127= FU.OutID1=FU(a)                                      FU-Forward(S1126)
	S1128= A_EX.In=FU(a)                                        Path(S1127,S1055)
	S1129= ALUOut_WB.Out=>GPR.WData                             Premise(F1056)
	S1130= GPR.WData=FU(a)&{16{0},UIMM}                         Path(S1008,S1129)
	S1131= IR_WB.Out20_16=>GPR.WReg                             Premise(F1057)
	S1132= GPR.WReg=rD                                          Path(S1034,S1131)
	S1133= IMMU.Addr=>IAddrReg.In                               Premise(F1058)
	S1134= PC.Out=>ICache.IEA                                   Premise(F1059)
	S1135= ICache.IEA=addr+4                                    Path(S1041,S1134)
	S1136= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1135)
	S1137= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1136,S1077)
	S1138= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1136,S1090)
	S1139= PC.Out=>ICache.IEA                                   Premise(F1060)
	S1140= IMem.MEM8WordOut=>ICache.WData                       Premise(F1061)
	S1141= ICache.Out=>ICacheReg.In                             Premise(F1062)
	S1142= PC.Out=>IMMU.IEA                                     Premise(F1063)
	S1143= IMMU.IEA=addr+4                                      Path(S1041,S1142)
	S1144= CP0.ASID=>IMMU.PID                                   Premise(F1064)
	S1145= IMMU.PID=pid                                         Path(S1042,S1144)
	S1146= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1145,S1143)
	S1147= IAddrReg.In={pid,addr+4}                             Path(S1146,S1133)
	S1148= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1145,S1143)
	S1149= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1148,S1078)
	S1150= IAddrReg.Out=>IMem.RAddr                             Premise(F1065)
	S1151= IMem.RAddr={pid,addr}                                Path(S1036,S1150)
	S1152= IMem.Out={12,rS,rD,UIMM}                             IMem-Read(S1151,S988)
	S1153= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1151,S988)
	S1154= ICache.WData=IMemGet8Word({pid,addr})                Path(S1153,S1140)
	S1155= ICacheReg.Out=>IRMux.CacheData                       Premise(F1066)
	S1156= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1067)
	S1157= IMem.Out=>IRMux.MemData                              Premise(F1068)
	S1158= IRMux.MemData={12,rS,rD,UIMM}                        Path(S1152,S1157)
	S1159= IRMux.Out={12,rS,rD,UIMM}                            IRMux-Select2(S1158)
	S1160= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1069)
	S1161= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1070)
	S1162= IR_DMMU1.In={12,rS,rD,UIMM}                          Path(S1026,S1161)
	S1163= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1071)
	S1164= IR_DMMU2.In={12,rS,rD,UIMM}                          Path(S1011,S1163)
	S1165= IR_ID.Out=>IR_EX.In                                  Premise(F1072)
	S1166= IR_EX.In={12,rS,rD,UIMM}                             Path(S1021,S1165)
	S1167= ICache.Out=>IR_ID.In                                 Premise(F1073)
	S1168= IRMux.Out=>IR_ID.In                                  Premise(F1074)
	S1169= IR_ID.In={12,rS,rD,UIMM}                             Path(S1159,S1168)
	S1170= ICache.Out=>IR_IMMU.In                               Premise(F1075)
	S1171= IR_EX.Out=>IR_MEM.In                                 Premise(F1076)
	S1172= IR_MEM.In={12,rS,rD,UIMM}                            Path(S1016,S1171)
	S1173= IR_DMMU2.Out=>IR_WB.In                               Premise(F1077)
	S1174= IR_MEM.Out=>IR_WB.In                                 Premise(F1078)
	S1175= IR_WB.In={12,rS,rD,UIMM}                             Path(S1026,S1174)
	S1176= IR_ID.Out15_0=>LIMMEXT.In                            Premise(F1079)
	S1177= LIMMEXT.In=UIMM                                      Path(S1025,S1176)
	S1178= LIMMEXT.Out={16{0},UIMM}                             LIMMEXT(S1177)
	S1179= B_EX.In={16{0},UIMM}                                 Path(S1178,S1057)
	S1180= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1080)
	S1181= CU_DMMU1.IRFunc1=rD                                  Path(S1014,S1180)
	S1182= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1081)
	S1183= CU_DMMU1.IRFunc2=rS                                  Path(S1013,S1182)
	S1184= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1082)
	S1185= CU_DMMU1.Op=12                                       Path(S1012,S1184)
	S1186= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1185)
	S1187= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1083)
	S1188= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1084)
	S1189= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1085)
	S1190= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1086)
	S1191= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1087)
	S1192= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1088)
	S1193= CU_EX.IRFunc1=rD                                     Path(S1019,S1192)
	S1194= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1089)
	S1195= CU_EX.IRFunc2=rS                                     Path(S1018,S1194)
	S1196= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1090)
	S1197= CU_EX.Op=12                                          Path(S1017,S1196)
	S1198= CU_EX.Func=alu_add                                   CU_EX(S1197)
	S1199= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1091)
	S1200= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1092)
	S1201= CU_ID.IRFunc1=rD                                     Path(S1024,S1200)
	S1202= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1093)
	S1203= CU_ID.IRFunc2=rS                                     Path(S1023,S1202)
	S1204= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1094)
	S1205= CU_ID.Op=12                                          Path(S1022,S1204)
	S1206= CU_ID.Func=alu_add                                   CU_ID(S1205)
	S1207= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1095)
	S1208= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1096)
	S1209= CU_MEM.IRFunc1=rD                                    Path(S1029,S1208)
	S1210= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1097)
	S1211= CU_MEM.IRFunc2=rS                                    Path(S1028,S1210)
	S1212= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1098)
	S1213= CU_MEM.Op=12                                         Path(S1027,S1212)
	S1214= CU_MEM.Func=alu_add                                  CU_MEM(S1213)
	S1215= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1099)
	S1216= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1100)
	S1217= CU_WB.IRFunc1=rD                                     Path(S1034,S1216)
	S1218= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1101)
	S1219= CU_WB.IRFunc2=rS                                     Path(S1033,S1218)
	S1220= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1102)
	S1221= CU_WB.Op=12                                          Path(S1032,S1220)
	S1222= CU_WB.Func=alu_add                                   CU_WB(S1221)
	S1223= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1103)
	S1224= CtrlA_EX=0                                           Premise(F1104)
	S1225= [A_EX]=FU(a)                                         A_EX-Hold(S950,S1224)
	S1226= CtrlB_EX=0                                           Premise(F1105)
	S1227= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S952,S1226)
	S1228= CtrlALUOut_MEM=0                                     Premise(F1106)
	S1229= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                      ALUOut_MEM-Hold(S954,S1228)
	S1230= CtrlALUOut_DMMU1=0                                   Premise(F1107)
	S1231= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                    ALUOut_DMMU1-Hold(S956,S1230)
	S1232= CtrlALUOut_DMMU2=0                                   Premise(F1108)
	S1233= CtrlALUOut_WB=0                                      Premise(F1109)
	S1234= [ALUOut_WB]=FU(a)&{16{0},UIMM}                       ALUOut_WB-Hold(S959,S1233)
	S1235= CtrlA_MEM=0                                          Premise(F1110)
	S1236= CtrlA_WB=0                                           Premise(F1111)
	S1237= CtrlB_MEM=0                                          Premise(F1112)
	S1238= CtrlB_WB=0                                           Premise(F1113)
	S1239= CtrlICache=0                                         Premise(F1114)
	S1240= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S965,S1239)
	S1241= CtrlIMMU=0                                           Premise(F1115)
	S1242= CtrlIR_DMMU1=0                                       Premise(F1116)
	S1243= [IR_DMMU1]={12,rS,rD,UIMM}                           IR_DMMU1-Hold(S968,S1242)
	S1244= CtrlIR_DMMU2=0                                       Premise(F1117)
	S1245= CtrlIR_EX=0                                          Premise(F1118)
	S1246= [IR_EX]={12,rS,rD,UIMM}                              IR_EX-Hold(S971,S1245)
	S1247= CtrlIR_ID=0                                          Premise(F1119)
	S1248= [IR_ID]={12,rS,rD,UIMM}                              IR_ID-Hold(S973,S1247)
	S1249= CtrlIR_IMMU=0                                        Premise(F1120)
	S1250= CtrlIR_MEM=0                                         Premise(F1121)
	S1251= [IR_MEM]={12,rS,rD,UIMM}                             IR_MEM-Hold(S976,S1250)
	S1252= CtrlIR_WB=0                                          Premise(F1122)
	S1253= [IR_WB]={12,rS,rD,UIMM}                              IR_WB-Hold(S978,S1252)
	S1254= CtrlGPR=1                                            Premise(F1123)
	S1255= GPR[rD]=FU(a)&{16{0},UIMM}                           GPR-Write(S1132,S1130,S1254)
	S1256= CtrlIAddrReg=0                                       Premise(F1124)
	S1257= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S982,S1256)
	S1258= CtrlPC=0                                             Premise(F1125)
	S1259= CtrlPCInc=0                                          Premise(F1126)
	S1260= PC[CIA]=addr                                         PC-Hold(S985,S1259)
	S1261= PC[Out]=addr+4                                       PC-Hold(S986,S1258,S1259)
	S1262= CtrlIMem=0                                           Premise(F1127)
	S1263= IMem[{pid,addr}]={12,rS,rD,UIMM}                     IMem-Hold(S988,S1262)
	S1264= CtrlICacheReg=0                                      Premise(F1128)
	S1265= CtrlASIDIn=0                                         Premise(F1129)
	S1266= CtrlCP0=0                                            Premise(F1130)
	S1267= CP0[ASID]=pid                                        CP0-Hold(S992,S1266)
	S1268= CtrlEPCIn=0                                          Premise(F1131)
	S1269= CtrlExCodeIn=0                                       Premise(F1132)
	S1270= CtrlIRMux=0                                          Premise(F1133)

POST	S1225= [A_EX]=FU(a)                                         A_EX-Hold(S950,S1224)
	S1227= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S952,S1226)
	S1229= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                      ALUOut_MEM-Hold(S954,S1228)
	S1231= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                    ALUOut_DMMU1-Hold(S956,S1230)
	S1234= [ALUOut_WB]=FU(a)&{16{0},UIMM}                       ALUOut_WB-Hold(S959,S1233)
	S1240= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S965,S1239)
	S1243= [IR_DMMU1]={12,rS,rD,UIMM}                           IR_DMMU1-Hold(S968,S1242)
	S1246= [IR_EX]={12,rS,rD,UIMM}                              IR_EX-Hold(S971,S1245)
	S1248= [IR_ID]={12,rS,rD,UIMM}                              IR_ID-Hold(S973,S1247)
	S1251= [IR_MEM]={12,rS,rD,UIMM}                             IR_MEM-Hold(S976,S1250)
	S1253= [IR_WB]={12,rS,rD,UIMM}                              IR_WB-Hold(S978,S1252)
	S1255= GPR[rD]=FU(a)&{16{0},UIMM}                           GPR-Write(S1132,S1130,S1254)
	S1257= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S982,S1256)
	S1260= PC[CIA]=addr                                         PC-Hold(S985,S1259)
	S1261= PC[Out]=addr+4                                       PC-Hold(S986,S1258,S1259)
	S1263= IMem[{pid,addr}]={12,rS,rD,UIMM}                     IMem-Hold(S988,S1262)
	S1267= CP0[ASID]=pid                                        CP0-Hold(S992,S1266)

