*** Start analyzing build configuration ***
Auto-config - Scanning: /home/student/wpotaczek/VDIC
Auto-config - VLOG: /home/student/wpotaczek/VDIC
Auto-config - VHDL: /home/student/wpotaczek/VDIC
Auto-config - Wrote:
    /home/student/wpotaczek/VDIC/.dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/student/wpotaczek/VDIC/.dvt/default.build
    -f /home/student/wpotaczek/VDIC/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/student/wpotaczek/VDIC/.dvt/default.build.auto.1 at line 9
Invocation #2 +dvt_init+dvt in /home/student/wpotaczek/VDIC/.dvt/default.build.auto.1 at line 31
*** Done analyzing build configuration [292 ms] ***

*** Start VHDL build ***
*** Invocation #2***
Loading (1) /home/student/wpotaczek/VDIC/lab01/tinyalu_dut/three_cycle_mult.vhd ...
Done /home/student/wpotaczek/VDIC/lab01/tinyalu_dut/three_cycle_mult.vhd [16 ms, 74 lines, VHDL_2008] ...
Loading (2) /home/student/wpotaczek/VDIC/lab01/tinyalu_dut/single_cycle_add_and_xor.vhd ...
Done /home/student/wpotaczek/VDIC/lab01/tinyalu_dut/single_cycle_add_and_xor.vhd [4 ms, 91 lines, VHDL_2008] ...
Loading (3) /home/student/wpotaczek/VDIC/lab01/tinyalu_dut/tinyalu.vhd ...
Done /home/student/wpotaczek/VDIC/lab01/tinyalu_dut/tinyalu.vhd [7 ms, 158 lines, VHDL_2008] ...
*** Done invocation #2 [29 ms] ***
*** Done parsing [255.0 ms] ***
*** Total number of lines [323] ***
Performing post full build step 1 (VHDL - RU) [18 ms] ...
*** Done VHDL build [280 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/wpotaczek/VDIC/lab01/alu_tb.sv ...
Done /home/student/wpotaczek/VDIC/lab01/alu_tb.sv [269 ms, 580 lines, SystemVerilog_2012] ...
Loading (2) /home/student/wpotaczek/VDIC/lab01/mtm_Alu.vp ...
Done /home/student/wpotaczek/VDIC/lab01/mtm_Alu.vp [3 ms, 474 lines, SystemVerilog_2012] ...
Loading (3) /home/student/wpotaczek/VDIC/lab01/tinyalu_tb.sv ...
Done /home/student/wpotaczek/VDIC/lab01/tinyalu_tb.sv [9 ms, 260 lines, SystemVerilog_2012] ...
Loading (4) /home/student/wpotaczek/VDIC/lab02part1/mtm_Alu.vp ...
Done /home/student/wpotaczek/VDIC/lab02part1/mtm_Alu.vp [2 ms, 474 lines, SystemVerilog_2012] ...
Loading (5) /home/student/wpotaczek/VDIC/lab02part1/top.sv ...
Done /home/student/wpotaczek/VDIC/lab02part1/top.sv [1 ms, 22 lines, SystemVerilog_2012] ...
Loading (6) /home/student/wpotaczek/VDIC/lab_temp/alu_tb.sv ...
Done /home/student/wpotaczek/VDIC/lab_temp/alu_tb.sv [39 ms, 580 lines, SystemVerilog_2012] ...
Loading (7) /home/student/wpotaczek/VDIC/lab_temp/top.sv ...
Done /home/student/wpotaczek/VDIC/lab_temp/top.sv [1 ms, 10 lines, SystemVerilog_2012] ...
Loading (8) /home/student/wpotaczek/VDIC/lab02part1/alu_pkg.svh ...
Done /home/student/wpotaczek/VDIC/lab02part1/alu_pkg.svh [2 ms, 30 lines, SystemVerilog_2012] ...
Loading (9) /home/student/wpotaczek/VDIC/lab_temp/alu_pkg.sv ...
Done /home/student/wpotaczek/VDIC/lab_temp/alu_pkg.sv [1 ms, 17 lines, SystemVerilog_2012] ...
Loading (10) /home/student/wpotaczek/VDIC/lab_temp/all.sv ...
Done /home/student/wpotaczek/VDIC/lab_temp/all.sv [49 ms, 645 lines, SystemVerilog_2012] ...
Loading (11) /home/student/wpotaczek/VDIC/lab_temp/tester.sv ...
Done /home/student/wpotaczek/VDIC/lab_temp/tester.sv [3 ms, 61 lines, SystemVerilog_2012] ...
Loading (12) /home/student/wpotaczek/VDIC/lab_temp/scoreboard.sv ...
Done /home/student/wpotaczek/VDIC/lab_temp/scoreboard.sv [4 ms, 71 lines, SystemVerilog_2012] ...
Loading (13) /home/student/wpotaczek/VDIC/lab_temp/coverage.sv ...
Done /home/student/wpotaczek/VDIC/lab_temp/coverage.sv [3 ms, 132 lines, SystemVerilog_2012] ...
Loading (14) /home/student/wpotaczek/VDIC/lab_temp/alu_bfm.sv ...
Done /home/student/wpotaczek/VDIC/lab_temp/alu_bfm.sv [21 ms, 311 lines, SystemVerilog_2012] ...
Loading (15) /home/student/wpotaczek/VDIC/lab02part1/tester.svh ...
Done /home/student/wpotaczek/VDIC/lab02part1/tester.svh [9 ms, 117 lines, SystemVerilog_2012] ...
Loading (16) /home/student/wpotaczek/VDIC/lab02part1/scoreboard.svh ...
Done /home/student/wpotaczek/VDIC/lab02part1/scoreboard.svh [4 ms, 87 lines, SystemVerilog_2012] ...
Loading (17) /home/student/wpotaczek/VDIC/lab02part1/coverage.svh ...
Done /home/student/wpotaczek/VDIC/lab02part1/coverage.svh [4 ms, 142 lines, SystemVerilog_2012] ...
Loading (18) /home/student/wpotaczek/VDIC/lab02part1/alu_bfm.svh ...
Done /home/student/wpotaczek/VDIC/lab02part1/alu_bfm.svh [13 ms, 275 lines, SystemVerilog_2012] ...
*** Done invocation #1 [350 ms] ***
*** Done parsing [LT 153.0 ms, PT 350.0 ms] ***
*** Total number of lines [4 288] ***
*** Error: SYSTEM_VERILOG_2012: End label 'tinyalu_pkg' does not match package name 'alu_pkg'
    at line 16 in /home/student/wpotaczek/VDIC/lab_temp/alu_pkg.sv [compile index 9][invocation 1]
*** Error: SYSTEM_VERILOG_2012: Unexpected token 'functional'
    at line 1 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10][invocation 1]
*** Error: SYSTEM_VERILOG_2012: Expecting ';', found 'module'
    at line 12 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10][invocation 1]
*** Error: SYSTEM_VERILOG_2012: Unexpected token 'alu_pkg'
    at line 22 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10][invocation 1]
*** Error: SYSTEM_VERILOG_2012: End label 'tinyalu_pkg' does not match package name 'alu_pkg'
    at line 39 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10][invocation 1]
*** Error: SYSTEM_VERILOG_2012: Expecting 'endtask', found 'endinterface'
    at line 351 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10][invocation 1]
*** Error: SYSTEM_VERILOG_2012: Expecting 'end', found 'else'
    at line 607 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10][invocation 1]
*** Error: SYSTEM_VERILOG_2012: Expecting 'end', found 'else'
    at line 59 in /home/student/wpotaczek/VDIC/lab_temp/scoreboard.sv [compile index 12][invocation 1]
*** Error: SYSTEM_VERILOG_2012: Expecting 'endtask', found 'endinterface'
    at line 310 in /home/student/wpotaczek/VDIC/lab_temp/alu_bfm.sv [compile index 14][invocation 1]
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [6 ms] ...
Performing post full build step 3 (RCP) [1 ms] ...
*** Done SystemVerilog build [468 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step 1 (VHDL - RU) [5 ms] ...
Performing mixed post full build step 2 (VHDL - RT) [152 ms] ...
Performing mixed post full build step 3 (VHDL - RD) [10 ms] ...
Performing mixed post full build step 4 (VHDL - FSC) [110 ms] ...
Performing mixed post full build step 5 (VHDL - RPC) [9 ms] ...
Performing mixed post full build step 6 (VHDL - US) [12 ms] ...
Performing mixed post full build step 7 (VHDL - USBD) [51 ms] ...
Performing mixed post full build step 1 (Verilog - RI) [1 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [8 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [69 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [12 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [204 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [103 ms] ...
Performing mixed post full build step 7 (Verilog - US) [103 ms] ...
*** Error: UNDECLARED_IDENTIFIER: Identifier 'sin' is not declared
    at line 361 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_A_cov' is not declared
    at line 362 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_B_cov' is not declared
    at line 362 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_CTL_cov' is not declared
    at line 362 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'sin_to_queue' is not declared
    at line 362 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_A_cov' is not declared
    at line 363 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_B_cov' is not declared
    at line 363 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_CTL_cov' is not declared
    at line 363 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'decode_sin' is not declared
    at line 363 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'err_data_rand' is not declared
    at line 307 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'err_data_rand' is not declared
    at line 321 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'err_data_rand' is not declared
    at line 336 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'crc_error' is not declared
    at line 340 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'crc_error' is not declared
    at line 341 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'sin' is not declared
    at line 528 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'clk' is not declared
    at line 532 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'clk' is not declared
    at line 536 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'send_op' is not a member of 'bfm'
    at line 537 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_A_scor' is not declared
    at line 570 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_B_scor' is not declared
    at line 570 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_CTL_scor' is not declared
    at line 570 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_A_scor' is not declared
    at line 571 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_B_scor' is not declared
    at line 571 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_CTL_scor' is not declared
    at line 571 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'passed' is not declared
    at line 606 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'crc3_generate' is not declared
    at line 598 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'A' is not declared
    at line 605 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'B' is not declared
    at line 605 in /home/student/wpotaczek/VDIC/lab_temp/all.sv [compile index 10]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'sin' is not declared
    at line 8 in /home/student/wpotaczek/VDIC/lab_temp/coverage.sv [compile index 13]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_A_cov' is not declared
    at line 9 in /home/student/wpotaczek/VDIC/lab_temp/coverage.sv [compile index 13]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_B_cov' is not declared
    at line 9 in /home/student/wpotaczek/VDIC/lab_temp/coverage.sv [compile index 13]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_CTL_cov' is not declared
    at line 9 in /home/student/wpotaczek/VDIC/lab_temp/coverage.sv [compile index 13]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'sin_to_queue' is not declared
    at line 9 in /home/student/wpotaczek/VDIC/lab_temp/coverage.sv [compile index 13]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_A_cov' is not declared
    at line 10 in /home/student/wpotaczek/VDIC/lab_temp/coverage.sv [compile index 13]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_B_cov' is not declared
    at line 10 in /home/student/wpotaczek/VDIC/lab_temp/coverage.sv [compile index 13]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_CTL_cov' is not declared
    at line 10 in /home/student/wpotaczek/VDIC/lab_temp/coverage.sv [compile index 13]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'decode_sin' is not declared
    at line 10 in /home/student/wpotaczek/VDIC/lab_temp/coverage.sv [compile index 13]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'err_data_rand' is not declared
    at line 266 in /home/student/wpotaczek/VDIC/lab_temp/alu_bfm.sv [compile index 14]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'err_data_rand' is not declared
    at line 280 in /home/student/wpotaczek/VDIC/lab_temp/alu_bfm.sv [compile index 14]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'err_data_rand' is not declared
    at line 295 in /home/student/wpotaczek/VDIC/lab_temp/alu_bfm.sv [compile index 14]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'crc_error' is not declared
    at line 299 in /home/student/wpotaczek/VDIC/lab_temp/alu_bfm.sv [compile index 14]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'crc_error' is not declared
    at line 300 in /home/student/wpotaczek/VDIC/lab_temp/alu_bfm.sv [compile index 14]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_A_scor' is not declared
    at line 22 in /home/student/wpotaczek/VDIC/lab_temp/scoreboard.sv [compile index 12]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_B_scor' is not declared
    at line 22 in /home/student/wpotaczek/VDIC/lab_temp/scoreboard.sv [compile index 12]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_CTL_scor' is not declared
    at line 22 in /home/student/wpotaczek/VDIC/lab_temp/scoreboard.sv [compile index 12]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_A_scor' is not declared
    at line 23 in /home/student/wpotaczek/VDIC/lab_temp/scoreboard.sv [compile index 12]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_B_scor' is not declared
    at line 23 in /home/student/wpotaczek/VDIC/lab_temp/scoreboard.sv [compile index 12]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'q_sin_CTL_scor' is not declared
    at line 23 in /home/student/wpotaczek/VDIC/lab_temp/scoreboard.sv [compile index 12]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'passed' is not declared
    at line 58 in /home/student/wpotaczek/VDIC/lab_temp/scoreboard.sv [compile index 12]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'crc3_generate' is not declared
    at line 50 in /home/student/wpotaczek/VDIC/lab_temp/scoreboard.sv [compile index 12]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'A' is not declared
    at line 57 in /home/student/wpotaczek/VDIC/lab_temp/scoreboard.sv [compile index 12]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'B' is not declared
    at line 57 in /home/student/wpotaczek/VDIC/lab_temp/scoreboard.sv [compile index 12]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'sin' is not declared
    at line 42 in /home/student/wpotaczek/VDIC/lab_temp/tester.sv [compile index 11]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'clk' is not declared
    at line 46 in /home/student/wpotaczek/VDIC/lab_temp/tester.sv [compile index 11]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'clk' is not declared
    at line 50 in /home/student/wpotaczek/VDIC/lab_temp/tester.sv [compile index 11]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'send_op' is not a member of 'bfm'
    at line 51 in /home/student/wpotaczek/VDIC/lab_temp/tester.sv [compile index 11]
*** Done mixed mode extension build [991 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [7 ms] ***
*** Total build time [2s.507ms] ***
