Classic Timing Analyzer report for sipo_sr
Tue Jun 26 11:22:39 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CP'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                       ;
+------------------------------+-------+---------------+------------------------------------------------+-------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.027 ns                                       ; A     ; inst18 ; --         ; CP       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.120 ns                                      ; inst4 ; Q5     ; CP         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.083 ns                                      ; B     ; inst18 ; --         ; CP       ; 0            ;
; Clock Setup: 'CP'            ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst4 ; inst5  ; CP         ; CP       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM240T100C5       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CP              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CP'                                                                                                                                                                   ;
+-------+------------------------------------------------+--------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst4  ; inst5 ; CP         ; CP       ; None                        ; None                      ; 1.925 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst3  ; inst4 ; CP         ; CP       ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst5  ; inst6 ; CP         ; CP       ; None                        ; None                      ; 1.506 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst   ; inst1 ; CP         ; CP       ; None                        ; None                      ; 1.505 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst18 ; inst  ; CP         ; CP       ; None                        ; None                      ; 1.504 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst2  ; inst3 ; CP         ; CP       ; None                        ; None                      ; 1.500 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst1  ; inst2 ; CP         ; CP       ; None                        ; None                      ; 1.498 ns                ;
+-------+------------------------------------------------+--------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------+
; tsu                                                          ;
+-------+--------------+------------+------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To     ; To Clock ;
+-------+--------------+------------+------+--------+----------+
; N/A   ; None         ; 1.027 ns   ; A    ; inst18 ; CP       ;
; N/A   ; None         ; 0.637 ns   ; B    ; inst18 ; CP       ;
+-------+--------------+------------+------+--------+----------+


+--------------------------------------------------------------+
; tco                                                          ;
+-------+--------------+------------+--------+----+------------+
; Slack ; Required tco ; Actual tco ; From   ; To ; From Clock ;
+-------+--------------+------------+--------+----+------------+
; N/A   ; None         ; 12.120 ns  ; inst4  ; Q5 ; CP         ;
; N/A   ; None         ; 11.550 ns  ; inst6  ; Q7 ; CP         ;
; N/A   ; None         ; 11.538 ns  ; inst5  ; Q6 ; CP         ;
; N/A   ; None         ; 11.378 ns  ; inst3  ; Q4 ; CP         ;
; N/A   ; None         ; 11.235 ns  ; inst18 ; Q0 ; CP         ;
; N/A   ; None         ; 10.748 ns  ; inst2  ; Q3 ; CP         ;
; N/A   ; None         ; 10.128 ns  ; inst1  ; Q2 ; CP         ;
; N/A   ; None         ; 10.128 ns  ; inst   ; Q1 ; CP         ;
+-------+--------------+------------+--------+----+------------+


+--------------------------------------------------------------------+
; th                                                                 ;
+---------------+-------------+-----------+------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To     ; To Clock ;
+---------------+-------------+-----------+------+--------+----------+
; N/A           ; None        ; -0.083 ns ; B    ; inst18 ; CP       ;
; N/A           ; None        ; -0.473 ns ; A    ; inst18 ; CP       ;
+---------------+-------------+-----------+------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jun 26 11:22:39 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sipo_sr -c sipo_sr
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CP" is an undefined clock
Info: Clock "CP" Internal fmax is restricted to 304.04 MHz between source register "inst4" and destination register "inst5"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.925 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N4; Fanout = 2; REG Node = 'inst4'
            Info: 2: + IC(1.334 ns) + CELL(0.591 ns) = 1.925 ns; Loc. = LC_X2_Y4_N9; Fanout = 2; REG Node = 'inst5'
            Info: Total cell delay = 0.591 ns ( 30.70 % )
            Info: Total interconnect delay = 1.334 ns ( 69.30 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CP" to destination register is 6.618 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_55; Fanout = 8; CLK Node = 'CP'
                Info: 2: + IC(4.568 ns) + CELL(0.918 ns) = 6.618 ns; Loc. = LC_X2_Y4_N9; Fanout = 2; REG Node = 'inst5'
                Info: Total cell delay = 2.050 ns ( 30.98 % )
                Info: Total interconnect delay = 4.568 ns ( 69.02 % )
            Info: - Longest clock path from clock "CP" to source register is 6.618 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_55; Fanout = 8; CLK Node = 'CP'
                Info: 2: + IC(4.568 ns) + CELL(0.918 ns) = 6.618 ns; Loc. = LC_X2_Y4_N4; Fanout = 2; REG Node = 'inst4'
                Info: Total cell delay = 2.050 ns ( 30.98 % )
                Info: Total interconnect delay = 4.568 ns ( 69.02 % )
        Info: + Micro clock to output delay of source is 0.376 ns
        Info: + Micro setup delay of destination is 0.333 ns
Info: tsu for register "inst18" (data pin = "A", clock pin = "CP") is 1.027 ns
    Info: + Longest pin to register delay is 7.312 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_53; Fanout = 1; PIN Node = 'A'
        Info: 2: + IC(5.119 ns) + CELL(1.061 ns) = 7.312 ns; Loc. = LC_X2_Y4_N1; Fanout = 2; REG Node = 'inst18'
        Info: Total cell delay = 2.193 ns ( 29.99 % )
        Info: Total interconnect delay = 5.119 ns ( 70.01 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "CP" to destination register is 6.618 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_55; Fanout = 8; CLK Node = 'CP'
        Info: 2: + IC(4.568 ns) + CELL(0.918 ns) = 6.618 ns; Loc. = LC_X2_Y4_N1; Fanout = 2; REG Node = 'inst18'
        Info: Total cell delay = 2.050 ns ( 30.98 % )
        Info: Total interconnect delay = 4.568 ns ( 69.02 % )
Info: tco from clock "CP" to destination pin "Q5" through register "inst4" is 12.120 ns
    Info: + Longest clock path from clock "CP" to source register is 6.618 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_55; Fanout = 8; CLK Node = 'CP'
        Info: 2: + IC(4.568 ns) + CELL(0.918 ns) = 6.618 ns; Loc. = LC_X2_Y4_N4; Fanout = 2; REG Node = 'inst4'
        Info: Total cell delay = 2.050 ns ( 30.98 % )
        Info: Total interconnect delay = 4.568 ns ( 69.02 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 5.126 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N4; Fanout = 2; REG Node = 'inst4'
        Info: 2: + IC(2.804 ns) + CELL(2.322 ns) = 5.126 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'Q5'
        Info: Total cell delay = 2.322 ns ( 45.30 % )
        Info: Total interconnect delay = 2.804 ns ( 54.70 % )
Info: th for register "inst18" (data pin = "B", clock pin = "CP") is -0.083 ns
    Info: + Longest clock path from clock "CP" to destination register is 6.618 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_55; Fanout = 8; CLK Node = 'CP'
        Info: 2: + IC(4.568 ns) + CELL(0.918 ns) = 6.618 ns; Loc. = LC_X2_Y4_N1; Fanout = 2; REG Node = 'inst18'
        Info: Total cell delay = 2.050 ns ( 30.98 % )
        Info: Total interconnect delay = 4.568 ns ( 69.02 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 6.922 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 1; PIN Node = 'B'
        Info: 2: + IC(5.199 ns) + CELL(0.591 ns) = 6.922 ns; Loc. = LC_X2_Y4_N1; Fanout = 2; REG Node = 'inst18'
        Info: Total cell delay = 1.723 ns ( 24.89 % )
        Info: Total interconnect delay = 5.199 ns ( 75.11 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 164 megabytes
    Info: Processing ended: Tue Jun 26 11:22:39 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


