# system info platformniossdram on 2019.11.11.21:04:43
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1573524217
#
#
# Files generated for platformniossdram on 2019.11.11.21:04:43
files:
filepath,kind,attributes,module,is_top
simulation/platformniossdram.v,VERILOG,,platformniossdram,true
simulation/submodules/platformniossdram_jtag_uart_0.v,VERILOG,,platformniossdram_jtag_uart_0,false
simulation/submodules/platformniossdram_nios2_gen2_0.v,VERILOG,,platformniossdram_nios2_gen2_0,false
simulation/submodules/platformniossdram_onchip_memory2_0.hex,HEX,,platformniossdram_onchip_memory2_0,false
simulation/submodules/platformniossdram_onchip_memory2_0.v,VERILOG,,platformniossdram_onchip_memory2_0,false
simulation/submodules/platformniossdram_pio_0.v,VERILOG,,platformniossdram_pio_0,false
simulation/submodules/platformniossdram_pio_1.v,VERILOG,,platformniossdram_pio_1,false
simulation/submodules/platformniossdram_pio_2.v,VERILOG,,platformniossdram_pio_2,false
simulation/submodules/platformniossdram_pll_0.vo,VERILOG,,platformniossdram_pll_0,false
simulation/submodules/platformniossdram_sdram.v,VERILOG,,platformniossdram_sdram,false
simulation/submodules/platformniossdram_timer_0.v,VERILOG,,platformniossdram_timer_0,false
simulation/submodules/platformniossdram_mm_interconnect_0.v,VERILOG,,platformniossdram_mm_interconnect_0,false
simulation/submodules/platformniossdram_irq_mapper.sv,SYSTEM_VERILOG,,platformniossdram_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/platformniossdram_nios2_gen2_0_cpu.sdc,SDC,,platformniossdram_nios2_gen2_0_cpu,false
simulation/submodules/platformniossdram_nios2_gen2_0_cpu.v,VERILOG,,platformniossdram_nios2_gen2_0_cpu,false
simulation/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,platformniossdram_nios2_gen2_0_cpu,false
simulation/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,platformniossdram_nios2_gen2_0_cpu,false
simulation/submodules/platformniossdram_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,platformniossdram_nios2_gen2_0_cpu,false
simulation/submodules/platformniossdram_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,platformniossdram_nios2_gen2_0_cpu,false
simulation/submodules/platformniossdram_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,platformniossdram_nios2_gen2_0_cpu,false
simulation/submodules/platformniossdram_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,platformniossdram_nios2_gen2_0_cpu,false
simulation/submodules/platformniossdram_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,platformniossdram_nios2_gen2_0_cpu,false
simulation/submodules/platformniossdram_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,platformniossdram_nios2_gen2_0_cpu,false
simulation/submodules/platformniossdram_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,platformniossdram_nios2_gen2_0_cpu,false
simulation/submodules/platformniossdram_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,platformniossdram_nios2_gen2_0_cpu,false
simulation/submodules/platformniossdram_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,platformniossdram_nios2_gen2_0_cpu,false
simulation/submodules/platformniossdram_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,platformniossdram_nios2_gen2_0_cpu,false
simulation/submodules/platformniossdram_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,platformniossdram_nios2_gen2_0_cpu,false
simulation/submodules/platformniossdram_nios2_gen2_0_cpu_test_bench.v,VERILOG,,platformniossdram_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/platformniossdram_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,platformniossdram_mm_interconnect_0_router,false
simulation/submodules/platformniossdram_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,platformniossdram_mm_interconnect_0_router_001,false
simulation/submodules/platformniossdram_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,platformniossdram_mm_interconnect_0_router_002,false
simulation/submodules/platformniossdram_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,platformniossdram_mm_interconnect_0_router_003,false
simulation/submodules/platformniossdram_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,platformniossdram_mm_interconnect_0_router_005,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/platformniossdram_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,platformniossdram_mm_interconnect_0_cmd_demux,false
simulation/submodules/platformniossdram_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,platformniossdram_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/platformniossdram_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,platformniossdram_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,platformniossdram_mm_interconnect_0_cmd_mux,false
simulation/submodules/platformniossdram_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,platformniossdram_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,platformniossdram_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/platformniossdram_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,platformniossdram_mm_interconnect_0_rsp_demux,false
simulation/submodules/platformniossdram_mm_interconnect_0_rsp_demux_003.sv,SYSTEM_VERILOG,,platformniossdram_mm_interconnect_0_rsp_demux_003,false
simulation/submodules/platformniossdram_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,platformniossdram_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,platformniossdram_mm_interconnect_0_rsp_mux,false
simulation/submodules/platformniossdram_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,platformniossdram_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,platformniossdram_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,platformniossdram_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter_003.v,VERILOG,,platformniossdram_mm_interconnect_0_avalon_st_adapter_003,false
simulation/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,platformniossdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/platformniossdram_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv,SYSTEM_VERILOG,,platformniossdram_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
platformniossdram.jtag_uart_0,platformniossdram_jtag_uart_0
platformniossdram.nios2_gen2_0,platformniossdram_nios2_gen2_0
platformniossdram.nios2_gen2_0.cpu,platformniossdram_nios2_gen2_0_cpu
platformniossdram.onchip_memory2_0,platformniossdram_onchip_memory2_0
platformniossdram.pio_0,platformniossdram_pio_0
platformniossdram.pio_1,platformniossdram_pio_1
platformniossdram.pio_2,platformniossdram_pio_2
platformniossdram.pll_0,platformniossdram_pll_0
platformniossdram.sdram,platformniossdram_sdram
platformniossdram.timer_0,platformniossdram_timer_0
platformniossdram.mm_interconnect_0,platformniossdram_mm_interconnect_0
platformniossdram.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
platformniossdram.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
platformniossdram.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
platformniossdram.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
platformniossdram.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
platformniossdram.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
platformniossdram.mm_interconnect_0.timer_0_s1_translator,altera_merlin_slave_translator
platformniossdram.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
platformniossdram.mm_interconnect_0.pio_1_s1_translator,altera_merlin_slave_translator
platformniossdram.mm_interconnect_0.pio_2_s1_translator,altera_merlin_slave_translator
platformniossdram.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
platformniossdram.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
platformniossdram.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
platformniossdram.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
platformniossdram.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
platformniossdram.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
platformniossdram.mm_interconnect_0.timer_0_s1_agent,altera_merlin_slave_agent
platformniossdram.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
platformniossdram.mm_interconnect_0.pio_1_s1_agent,altera_merlin_slave_agent
platformniossdram.mm_interconnect_0.pio_2_s1_agent,altera_merlin_slave_agent
platformniossdram.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
platformniossdram.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
platformniossdram.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
platformniossdram.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
platformniossdram.mm_interconnect_0.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
platformniossdram.mm_interconnect_0.timer_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
platformniossdram.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
platformniossdram.mm_interconnect_0.pio_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
platformniossdram.mm_interconnect_0.pio_2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
platformniossdram.mm_interconnect_0.router,platformniossdram_mm_interconnect_0_router
platformniossdram.mm_interconnect_0.router_001,platformniossdram_mm_interconnect_0_router_001
platformniossdram.mm_interconnect_0.router_002,platformniossdram_mm_interconnect_0_router_002
platformniossdram.mm_interconnect_0.router_006,platformniossdram_mm_interconnect_0_router_002
platformniossdram.mm_interconnect_0.router_007,platformniossdram_mm_interconnect_0_router_002
platformniossdram.mm_interconnect_0.router_008,platformniossdram_mm_interconnect_0_router_002
platformniossdram.mm_interconnect_0.router_009,platformniossdram_mm_interconnect_0_router_002
platformniossdram.mm_interconnect_0.router_003,platformniossdram_mm_interconnect_0_router_003
platformniossdram.mm_interconnect_0.router_004,platformniossdram_mm_interconnect_0_router_003
platformniossdram.mm_interconnect_0.router_005,platformniossdram_mm_interconnect_0_router_005
platformniossdram.mm_interconnect_0.sdram_s1_burst_adapter,altera_merlin_burst_adapter
platformniossdram.mm_interconnect_0.cmd_demux,platformniossdram_mm_interconnect_0_cmd_demux
platformniossdram.mm_interconnect_0.cmd_demux_001,platformniossdram_mm_interconnect_0_cmd_demux_001
platformniossdram.mm_interconnect_0.rsp_demux_001,platformniossdram_mm_interconnect_0_cmd_demux_001
platformniossdram.mm_interconnect_0.rsp_demux_002,platformniossdram_mm_interconnect_0_cmd_demux_001
platformniossdram.mm_interconnect_0.cmd_mux,platformniossdram_mm_interconnect_0_cmd_mux
platformniossdram.mm_interconnect_0.cmd_mux_003,platformniossdram_mm_interconnect_0_cmd_mux
platformniossdram.mm_interconnect_0.cmd_mux_004,platformniossdram_mm_interconnect_0_cmd_mux
platformniossdram.mm_interconnect_0.cmd_mux_005,platformniossdram_mm_interconnect_0_cmd_mux
platformniossdram.mm_interconnect_0.cmd_mux_006,platformniossdram_mm_interconnect_0_cmd_mux
platformniossdram.mm_interconnect_0.cmd_mux_007,platformniossdram_mm_interconnect_0_cmd_mux
platformniossdram.mm_interconnect_0.cmd_mux_001,platformniossdram_mm_interconnect_0_cmd_mux_001
platformniossdram.mm_interconnect_0.cmd_mux_002,platformniossdram_mm_interconnect_0_cmd_mux_001
platformniossdram.mm_interconnect_0.rsp_demux,platformniossdram_mm_interconnect_0_rsp_demux
platformniossdram.mm_interconnect_0.rsp_demux_004,platformniossdram_mm_interconnect_0_rsp_demux
platformniossdram.mm_interconnect_0.rsp_demux_005,platformniossdram_mm_interconnect_0_rsp_demux
platformniossdram.mm_interconnect_0.rsp_demux_006,platformniossdram_mm_interconnect_0_rsp_demux
platformniossdram.mm_interconnect_0.rsp_demux_007,platformniossdram_mm_interconnect_0_rsp_demux
platformniossdram.mm_interconnect_0.rsp_demux_003,platformniossdram_mm_interconnect_0_rsp_demux_003
platformniossdram.mm_interconnect_0.rsp_mux,platformniossdram_mm_interconnect_0_rsp_mux
platformniossdram.mm_interconnect_0.rsp_mux_001,platformniossdram_mm_interconnect_0_rsp_mux_001
platformniossdram.mm_interconnect_0.sdram_s1_rsp_width_adapter,altera_merlin_width_adapter
platformniossdram.mm_interconnect_0.sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
platformniossdram.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
platformniossdram.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
platformniossdram.mm_interconnect_0.avalon_st_adapter,platformniossdram_mm_interconnect_0_avalon_st_adapter
platformniossdram.mm_interconnect_0.avalon_st_adapter.error_adapter_0,platformniossdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0
platformniossdram.mm_interconnect_0.avalon_st_adapter_001,platformniossdram_mm_interconnect_0_avalon_st_adapter
platformniossdram.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,platformniossdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0
platformniossdram.mm_interconnect_0.avalon_st_adapter_002,platformniossdram_mm_interconnect_0_avalon_st_adapter
platformniossdram.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,platformniossdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0
platformniossdram.mm_interconnect_0.avalon_st_adapter_004,platformniossdram_mm_interconnect_0_avalon_st_adapter
platformniossdram.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,platformniossdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0
platformniossdram.mm_interconnect_0.avalon_st_adapter_005,platformniossdram_mm_interconnect_0_avalon_st_adapter
platformniossdram.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,platformniossdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0
platformniossdram.mm_interconnect_0.avalon_st_adapter_006,platformniossdram_mm_interconnect_0_avalon_st_adapter
platformniossdram.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,platformniossdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0
platformniossdram.mm_interconnect_0.avalon_st_adapter_007,platformniossdram_mm_interconnect_0_avalon_st_adapter
platformniossdram.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,platformniossdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0
platformniossdram.mm_interconnect_0.avalon_st_adapter_003,platformniossdram_mm_interconnect_0_avalon_st_adapter_003
platformniossdram.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,platformniossdram_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0
platformniossdram.irq_mapper,platformniossdram_irq_mapper
platformniossdram.rst_controller,altera_reset_controller
platformniossdram.rst_controller_001,altera_reset_controller
