#RST_PLL_DSP_VC1
<field>
  <name>PLL_DSP_ON</name>
  <description>PLL DSP Enable</description>
  <bitRange>[16:16]</bitRange>
  <access>read-write</access>
  <enumeratedValues>
    <headerEnumName>MDR_RST__PLL__DSP_EN_</headerEnumName>
    <enumeratedValue>
      <name>Off</name>
      <description>PLL Off</description>
      <value>0</value>
    </enumeratedValue>
    <enumeratedValue>
      <name>On</name>
      <description>PLL On</description>
      <value>1</value>
    </enumeratedValue>
  </enumeratedValues>
</field>
<field>
  <name>PLL_DSP_PLD</name>
  <description>PLL DSP Restart</description>
  <bitRange>[17:17]</bitRange>
  <access>read-write</access>
  <enumeratedValues>
    <headerEnumName>MDR_RST__PLL__DSP_PLD_</headerEnumName>
    <enumeratedValue>
      <name>RestartOff</name>
      <description>PLL restart inactive</description>
      <value>0</value>
    </enumeratedValue>
    <enumeratedValue>
      <name>DoRestart</name>
      <description>PLL Do Restart</description>
      <value>1</value>
    </enumeratedValue>
  </enumeratedValues>
</field>
<field derivedFrom="PLL_CPU_MUL">
  <name>PLL_DSP_MUL</name>
  <description>PLL DSP Mul, [x2 .. x16]</description>
  <bitRange>[23:20]</bitRange>
  <access>read-write</access>
</field>

#RST_DSP_RDY
<field>
  <name>PLL_DSP_RDY</name>
  <description>DSP PLL ready</description>
  <bitRange>[3:3]</bitRange>
  <access>read-only</access>
  <enumeratedValues>
    <headerEnumName>MDR_RST__DSP__PLL_RDY_</headerEnumName>
    <enumeratedValue>
      <name>NotReady</name>
      <description>PLL not ready</description>
      <value>0</value>
    </enumeratedValue>
    <enumeratedValue>
      <name>Ready</name>
      <description>PLL ready</description>
      <value>1</value>
    </enumeratedValue>
  </enumeratedValues>
</field>

#RST_REG_DSP_CLOCK
<register>
  <name>DSP_CLOCK</name>
  <description>DSP Clock Control</description>
  <addressOffset>0x00000030</addressOffset>
  <size>32</size>
  <access>read-write</access>
  <resetValue>0x00000000</resetValue>
  <resetMask>0x00000117</resetMask>
  <fields>
    <!-- DSP_CLOCK.DSP_C1_SEL -->
    <field>
      <name>DSP_C1_SEL</name>
      <description>DSP_C1 mux freq select</description>
      <bitRange>[1:0]</bitRange>
      <access>read-write</access>
      <enumeratedValues>
        <headerEnumName>MDR_RST__DSP__C1_</headerEnumName>
        <enumeratedValue>
          <name>HSI</name>
          <description>DSP_C1 output is HSI</description>
          <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
          <name>HSI/2</name>
          <description>DSP_C1 output is HSI/2</description>
          <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
          <name>HSE</name>
          <description>DSP_C1 output is HSE</description>
          <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
          <name>HSE/2</name>
          <description>DSP_C1 output is HSE/2</description>
          <value>3</value>
        </enumeratedValue>                                
      </enumeratedValues>
    </field>
    <!-- DSP_CLOCK.DSP_C2_SEL -->
    <field>
      <name>DSP_C2_SEL</name>
      <description>DSP_C2 mux freq select</description>
      <bitRange>[2:2]</bitRange>
      <access>read-write</access>
      <enumeratedValues>
        <headerEnumName>MDR_RST__DSP__C2_</headerEnumName>
        <enumeratedValue>
          <name>DSP_C1</name>
          <description>Freq from DSP_C1 mux direct</description>
          <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
          <name>PLLDSPo</name>
          <description>Freq from CPU_C1 mux through PLL_DSP</description>
          <value>1</value>
        </enumeratedValue>
      </enumeratedValues>
    </field>
    <!-- DSP_CLOCK.DSP_C3_SEL -->
    <field>
      <name>DSP_C3_SEL</name>
      <description>DSP_C3 Input Select</description>
      <bitRange>[4:4]</bitRange>
      <access>read-write</access>
      <enumeratedValues>
        <headerEnumName>MDR_RST__DSP__C3_</headerEnumName>
        <enumeratedValue>
          <name>DSP_C2</name>
          <description>C3 Input is freq from C2</description>
          <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
          <name>DSP_C2_div2</name>
          <description>C3 Input is freq from C2/2</description>
          <value>1</value>
        </enumeratedValue>
      </enumeratedValues>
    </field>
    <!-- DSP_CLOCK.DSP_EN -->
    <field>
      <name>DSP_EN</name>
      <description>DSP Clock Enable</description>
      <bitRange>[8:8]</bitRange>
      <access>read-write</access>
      <enumeratedValues>
        <headerEnumName>MDR_RST__DSP__CLOCK_</headerEnumName>
        <enumeratedValue>
          <name>Off</name>
          <description>Clock Disabled</description>
          <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
          <name>On</name>
          <description>Clock Enabled</description>
          <value>1</value>
        </enumeratedValue>
      </enumeratedValues>
    </field>
    <!-- DSP_CLOCK fields end-->
  </fields>
</register>

#RST_REG_DSP_CTRL
<register>
  <name>DSP_CONTROL_STATUS</name>
  <description>DSP Control and Status register</description>
  <addressOffset>0x00000038</addressOffset>
  <size>32</size>
  <access>read-write</access>
  <resetValue>0x00000000</resetValue>
  <resetMask>0x0000CF7F</resetMask>
  <fields>
    <field>
      <name>RST_DSP</name>
      <description>Reset DSP block</description>
      <bitRange>[0:0]</bitRange>
      <enumeratedValues>
        <headerEnumName>MDR_RST__DSP__RST_BLOCK_</headerEnumName>
        <enumeratedValue>
          <name>Work</name>
          <description>DSP Block is Active</description>
          <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
          <name>Reset</name>
          <description>DSP Block in Reset</description>
          <value>1</value>
        </enumeratedValue>
      </enumeratedValues>
    </field>
    <field>
      <name>RST_DSP_CPU</name>
      <description>Reset DSP Core</description>
      <bitRange>[1:1]</bitRange>
      <enumeratedValues>
        <headerEnumName>MDR_RST__DSP__RST_CPU_</headerEnumName>
        <enumeratedValue>
          <name>Work</name>
          <description>DSP Core is Active</description>
          <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
          <name>Reset</name>
          <description>DSP Core in Reset</description>
          <value>1</value>
        </enumeratedValue>
      </enumeratedValues>
    </field>            
    <field>
      <name>RST_DSP_MEM</name>
      <description>Reset DSP Memory Blocks</description>
      <bitRange>[2:2]</bitRange>
      <enumeratedValues>
        <headerEnumName>MDR_RST__DSP__RST_MEM_</headerEnumName>
        <enumeratedValue>
          <name>Work</name>
          <description>DSP memory is Active</description>
          <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
          <name>Reset</name>
          <description>DSP memory disabled</description>
          <value>1</value>
        </enumeratedValue>
      </enumeratedValues>
    </field>
    <field>
      <name>RST_DSP_PER</name>
      <description>Reset DSP Peripherial Blocks</description>
      <bitRange>[3:3]</bitRange>
      <enumeratedValues>
        <headerEnumName>MDR_RST__DSP__RST_PER_</headerEnumName>
        <enumeratedValue>
          <name>Work</name>
          <description>DSP Peripherials are Active</description>
          <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
          <name>Reset</name>
          <description>DSP Peripherials in Reset</description>
          <value>1</value>
        </enumeratedValue>
      </enumeratedValues>
    </field>
    <field>
      <name>HOLD</name>
      <description>Call to stop DSP command sequencer</description>
      <bitRange>[4:4]</bitRange>
      <enumeratedValues>
        <headerEnumName>MDR_RST__DSP__HOLD_</headerEnumName>
        <enumeratedValue>
          <name>DoStop</name>
          <description>Request to Stop execution</description>
          <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
          <name>Inactive</name>
          <description>Stop request inactive</description>
          <value>1</value>
        </enumeratedValue>
      </enumeratedValues>
    </field>
    <field>
      <name>BIO</name>
      <description>Flag from RISC to DSP Core</description>
      <bitRange>[5:5]</bitRange>
      <enumeratedValues>
        <headerEnumName>MDR_RST__DSP__BIO_</headerEnumName>
        <enumeratedValue>
          <name>Low</name>
          <description>Flag Low Level</description>
          <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
          <name>High</name>
          <description>Flag High Level</description>
          <value>1</value>
        </enumeratedValue>
      </enumeratedValues>
    </field>
    <field>
      <name>XF_EN</name>
      <description>Output flag XF to PA[15] pin</description>
      <bitRange>[6:6]</bitRange>
      <enumeratedValues>
        <headerEnumName>MDR_RST__DSP__XF_EN_</headerEnumName>
        <enumeratedValue>
          <name>Disable</name>
          <description>Flag XF disconnected from PA[15]</description>
          <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
          <name>Enable</name>
          <description>Flag XF connected to PA[15]</description>
          <value>1</value>
        </enumeratedValue>
      </enumeratedValues>
    </field>
    <field>
      <name>XF</name>
      <description>Flag from DSP to RISC core</description>
      <bitRange>[8:8]</bitRange>
      <enumeratedValues>
        <headerEnumName>MDR_RST__DSP__XF_</headerEnumName>
        <enumeratedValue>
          <name>Low</name>
          <description>Flag Low Level</description>
          <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
          <name>High</name>
          <description>Flag High Level</description>
          <value>1</value>
        </enumeratedValue>
      </enumeratedValues>
    </field>
    <field>
      <name>HOLDA</name>
      <description>DSP Command Sequencer status</description>
      <bitRange>[9:9]</bitRange>
      <access>read-only</access>
      <enumeratedValues>
        <headerEnumName>MDR_RST__DSP__HOLDA_</headerEnumName>
        <enumeratedValue>
          <name>Stopped</name>
          <description>Command execution stopped</description>
          <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
          <name>Running</name>
          <description>Commands are executing</description>
          <value>1</value>
        </enumeratedValue>
      </enumeratedValues>
    </field>
    <field>
      <name>IDLE</name>
      <description>DSP Command Sequencer status</description>
      <bitRange>[11:10]</bitRange>
      <access>read-only</access>
      <enumeratedValues>
        <headerEnumName>MDR_RST__DSP__IDLE_</headerEnumName>
        <enumeratedValue>
          <name>Working</name>
          <description>DSP Running</description>
          <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
          <name>NO_CLOCK_DSP</name>
          <description>DSP Clock disabled</description>
          <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
          <name>NO_CLOCK_DSP_MEM</name>
          <description>DSP Core and Memory Clock disabled</description>
          <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
          <name>NO_CLOCK_DSP_MEM_PER</name>
          <description>DSP Core, Memory and Peripherials Clock disabled</description>
          <value>3</value>
        </enumeratedValue>                
      </enumeratedValues>
    </field>            
    <field>
      <name>BRTRD</name>
      <description>RISC - DSP bridge transfer status</description>
      <bitRange>[14:14]</bitRange>
      <access>read-only</access>
      <enumeratedValues>
        <headerEnumName>MDR_RST__DSP__BRIDGE_</headerEnumName>
        <enumeratedValue>
          <name>Transfer</name>
          <description>Transfer is performing</description>
          <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
          <name>Completed</name>
          <description>Transfer completed</description>
          <value>1</value>
        </enumeratedValue>
      </enumeratedValues>
    </field> 
    <field>
      <name>RD_BUFF_EN</name>
      <description>Pre-read DSP Addr space</description>
      <bitRange>[15:15]</bitRange>
      <access>read-write</access>
      <enumeratedValues>
        <headerEnumName>MDR_RST__DSP__PreRead_</headerEnumName>
        <enumeratedValue>
          <name>Off</name>
          <description>Pre-Read disabled</description>
          <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
          <name>On</name>
          <description>Pre-Read enabled</description>
          <value>1</value>
        </enumeratedValue>
      </enumeratedValues>
    </field>
    <!-- DSP_CLOCK2 fields end-->
  </fields>
</register>

#RST_REG_SSP2
<register>
  <name>SSP_CLOCK2</name>
  <description>SSP Clock Control 2</description>
  <addressOffset>0x00000034</addressOffset>
  <size>32</size>
  <access>read-write</access>
  <resetValue>0x00000000</resetValue>
  <resetMask>0x01000007</resetMask>
  <fields>
    <field derivedFrom="MDR_RST_CLOCK.TIM_CLOCK.TIM1_BRG">            
      <name>SSP4_BRG</name>
      <description>HCLK freq divider to get SSP4_CLOCK, [/1, /2, /4 .. /128]</description>
      <bitRange>[2:0]</bitRange>
      <access>read-write</access>
    </field>
    <field>
      <name>SSP4_CLK_EN</name>
      <description>SSP4 Clock Enable</description>
      <bitRange>[24:24]</bitRange>
      <access>read-write</access>
      <enumeratedValues>
        <headerEnumName>MDR_RST__SSP4__CLK_</headerEnumName>
        <enumeratedValue>
          <name>Off</name>
          <description>SSP4 Clock Disabled</description>
          <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
          <name>On</name>
          <description>SSP4 Clock Enabled</description>
          <value>1</value>
        </enumeratedValue>
      </enumeratedValues>
    </field>
    <!-- SSP_CLOCK2 fields end-->
  </fields>
</register>