# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project.srcs/sources_1/new/FIFO_Decoder.vhd" \
"../../../../Project.srcs/sources_1/new/RAMgenerator.vhd" \
"../../../../Project.srcs/sources_1/new/Matrixmul.vhd" \

# Do not sort compile order
nosort
