name: hdlconvertor_p284
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 0

module bitlength;
	reg [3:0] a;
	reg [3:0] b;
	reg [3:0] c;
	wire [4:0] d;
	initial begin
		a = 9;
		b = 8;
		c = 1;
		$display("answer = %b", (c ? (a & b) : d));
	end
endmodule
