********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-01.16:59:03
COMMAND: -cd verilog/src/unisims ICAPE3.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l ICAPE3.v.log

[ERR:UH0701] ICAPE3.v:281: Unsupported statement "<n<> u<2926> t<Tf_item_declaration> p<3446> c<2925> s<2945> l<281>>     input [31:0] dat_rbt;
".

[ERR:UH0701] ICAPE3.v:282: Unsupported statement "<n<> u<2945> t<Tf_item_declaration> p<3446> c<2944> s<2964> l<282>>     reg [7:0] tp_byte3;
".

[ERR:UH0701] ICAPE3.v:283: Unsupported statement "<n<> u<2964> t<Tf_item_declaration> p<3446> c<2963> s<2983> l<283>>     reg [7:0] tp_byte2;
".

[ERR:UH0701] ICAPE3.v:284: Unsupported statement "<n<> u<2983> t<Tf_item_declaration> p<3446> c<2982> s<3002> l<284>>     reg [7:0] tp_byte1;
".

[ERR:UH0701] ICAPE3.v:285: Unsupported statement "<n<> u<3002> t<Tf_item_declaration> p<3446> c<3001> s<3444> l<285>>     reg [7:0] tp_byte0;
".

[NTE:CP0309] ICAPE3.v:48: Implicit port type (wire) for "AVAIL",
there are 3 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

