Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/adder8_5.v" into library work
Parsing module <adder8_5>.
Analyzing Verilog file "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/test_adder8_4.v" into library work
Parsing module <test_adder8_4>.
Analyzing Verilog file "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/shift8_8.v" into library work
Parsing module <shift8_8>.
Analyzing Verilog file "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/compare8_7.v" into library work
Parsing module <compare8_7>.
Analyzing Verilog file "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/boole8_6.v" into library work
Parsing module <boole8_6>.
Analyzing Verilog file "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/finitestatemachine_2.v" into library work
Parsing module <finitestatemachine_2>.
Analyzing Verilog file "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/alu8_3.v" into library work
Parsing module <alu8_3>.
Analyzing Verilog file "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <finitestatemachine_2>.

Elaborating module <test_adder8_4>.

Elaborating module <adder8_5>.
WARNING:HDLCompiler:1127 - "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/test_adder8_4.v" Line 32: Assignment to M_add_ao ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/test_adder8_4.v" Line 33: Assignment to M_add_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/test_adder8_4.v" Line 34: Assignment to M_add_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/test_adder8_4.v" Line 35: Assignment to M_add_n ignored, since the identifier is never used

Elaborating module <alu8_3>.
WARNING:HDLCompiler:1127 - "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/alu8_3.v" Line 28: Assignment to M_add_ao ignored, since the identifier is never used

Elaborating module <boole8_6>.

Elaborating module <compare8_7>.

Elaborating module <shift8_8>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_dip<23:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 60
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 60
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 60
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 60
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 60
    Found 1-bit tristate buffer for signal <avr_rx> created at line 60
    Summary:
	inferred   1 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <finitestatemachine_2>.
    Related source file is "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/finitestatemachine_2.v".
WARNING:Xst:647 - Input <io_button<4:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <M_state_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <finitestatemachine_2> synthesized.

Synthesizing Unit <test_adder8_4>.
    Related source file is "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/test_adder8_4.v".
INFO:Xst:3210 - "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/test_adder8_4.v" line 28: Output port <ao> of the instance <add> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/test_adder8_4.v" line 28: Output port <z> of the instance <add> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/test_adder8_4.v" line 28: Output port <v> of the instance <add> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/test_adder8_4.v" line 28: Output port <n> of the instance <add> is unconnected or connected to loadless signal.
    Found 27-bit register for signal <M_counter_q>.
    Found 27-bit adder for signal <M_counter_d> created at line 47.
    Found 8x1-bit Read Only RAM for signal <done>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <test_adder8_4> synthesized.

Synthesizing Unit <adder8_5>.
    Related source file is "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/adder8_5.v".
    Found 8-bit adder for signal <n0028> created at line 27.
    Found 8-bit adder for signal <sum> created at line 27.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <adder8_5> synthesized.

Synthesizing Unit <alu8_3>.
    Related source file is "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/alu8_3.v".
INFO:Xst:3210 - "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/alu8_3.v" line 24: Output port <ao> of the instance <add> is unconnected or connected to loadless signal.
    Found 8-bit 4-to-1 multiplexer for signal <out> created at line 85.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu8_3> synthesized.

Synthesizing Unit <boole8_6>.
    Related source file is "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/boole8_6.v".
    Found 8-bit 16-to-1 multiplexer for signal <out> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
Unit <boole8_6> synthesized.

Synthesizing Unit <compare8_7>.
    Related source file is "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/compare8_7.v".
    Found 8-bit 3-to-1 multiplexer for signal <out> created at line 25.
    Summary:
	inferred   1 Multiplexer(s).
Unit <compare8_7> synthesized.

Synthesizing Unit <shift8_8>.
    Related source file is "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/shift8_8.v".
    Found 8-bit shifter logical right for signal <a[7]_b[2]_shift_right_1_OUT> created at line 23
    Found 8-bit shifter arithmetic right for signal <a[7]_b[2]_shift_right_2_OUT> created at line 26
    Found 8-bit shifter logical left for signal <a[7]_b[2]_shift_left_3_OUT> created at line 29
    Found 8-bit 4-to-1 multiplexer for signal <out> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shift8_8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 27-bit adder                                          : 1
 8-bit adder                                           : 4
# Registers                                            : 2
 27-bit register                                       : 1
 4-bit register                                        : 1
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 8
 24-bit 2-to-1 multiplexer                             : 2
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 2
# Logic shifters                                       : 3
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 4
 1-bit xor2                                            : 1
 8-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <test_adder8_4>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_done> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_counter_q>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <done>          |          |
    -----------------------------------------------------------------------
Unit <test_adder8_4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 8-bit adder carry in                                  : 2
# Counters                                             : 1
 27-bit up counter                                     : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 8
 24-bit 2-to-1 multiplexer                             : 2
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 2
# Logic shifters                                       : 3
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# FSMs                                                 : 1
# Xors                                                 : 4
 1-bit xor2                                            : 1
 8-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 0
 001   | 1
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <test_adder8_4> ...

Optimizing unit <boole8_6> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 5.
FlipFlop reset_cond/M_stage_q_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 166
#      GND                         : 3
#      INV                         : 2
#      LUT1                        : 26
#      LUT2                        : 1
#      LUT3                        : 12
#      LUT4                        : 4
#      LUT5                        : 10
#      LUT6                        : 36
#      MUXCY                       : 33
#      MUXF7                       : 2
#      VCC                         : 2
#      XORCY                       : 35
# FlipFlops/Latches                : 33
#      FDR                         : 28
#      FDS                         : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 74
#      IBUF                        : 24
#      OBUF                        : 44
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              33  out of  11440     0%  
 Number of Slice LUTs:                   91  out of   5720     1%  
    Number used as Logic:                91  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     96
   Number with an unused Flip Flop:      63  out of     96    65%  
   Number with an unused LUT:             5  out of     96     5%  
   Number of fully used LUT-FF pairs:    28  out of     96    29%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          87
 Number of bonded IOBs:                  75  out of    102    73%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.537ns (Maximum Frequency: 394.127MHz)
   Minimum input arrival time before clock: 3.563ns
   Maximum output required time after clock: 7.069ns
   Maximum combinational path delay: 11.045ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.537ns (frequency: 394.127MHz)
  Total number of paths / destination ports: 414 / 60
-------------------------------------------------------------------------
Delay:               2.537ns (Levels of Logic = 28)
  Source:            statemachine/test_add/M_counter_q_0 (FF)
  Destination:       statemachine/test_add/M_counter_q_26 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: statemachine/test_add/M_counter_q_0 to statemachine/test_add/M_counter_q_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.525   0.681  M_counter_q_0 (M_counter_q_0)
     INV:I->O              1   0.255   0.000  Mcount_M_counter_q_lut<0>_INV_0 (Mcount_M_counter_q_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcount_M_counter_q_cy<0> (Mcount_M_counter_q_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<1> (Mcount_M_counter_q_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<2> (Mcount_M_counter_q_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<3> (Mcount_M_counter_q_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<4> (Mcount_M_counter_q_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<5> (Mcount_M_counter_q_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<6> (Mcount_M_counter_q_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<7> (Mcount_M_counter_q_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<8> (Mcount_M_counter_q_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<9> (Mcount_M_counter_q_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<10> (Mcount_M_counter_q_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<11> (Mcount_M_counter_q_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<12> (Mcount_M_counter_q_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<13> (Mcount_M_counter_q_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<14> (Mcount_M_counter_q_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<15> (Mcount_M_counter_q_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<16> (Mcount_M_counter_q_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<17> (Mcount_M_counter_q_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<18> (Mcount_M_counter_q_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<19> (Mcount_M_counter_q_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<20> (Mcount_M_counter_q_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<21> (Mcount_M_counter_q_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<22> (Mcount_M_counter_q_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<23> (Mcount_M_counter_q_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<24> (Mcount_M_counter_q_cy<24>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_M_counter_q_cy<25> (Mcount_M_counter_q_cy<25>)
     XORCY:CI->O           1   0.206   0.000  Mcount_M_counter_q_xor<26> (Result<26>)
     FDR:D                     0.074          M_counter_q_26
    ----------------------------------------
    Total                      2.537ns (1.856ns logic, 0.681ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.563ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              5   0.255   0.840  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.563ns (2.042ns logic, 1.521ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 23 / 11
-------------------------------------------------------------------------
Offset:              7.069ns (Levels of Logic = 4)
  Source:            statemachine/M_state_q_FSM_FFd1 (FF)
  Destination:       io_led<20> (PAD)
  Source Clock:      clk rising

  Data Path: statemachine/M_state_q_FSM_FFd1 to io_led<20>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.525   1.331  M_state_q_FSM_FFd1 (M_state_q_FSM_FFd1)
     end scope: 'statemachine:io_led<0>'
     LUT6:I0->O            1   0.254   1.112  Mmux_io_led106 (Mmux_io_led105)
     LUT6:I1->O            1   0.254   0.681  Mmux_io_led107 (io_led_20_OBUF)
     OBUF:I->O                 2.912          io_led_20_OBUF (io_led<20>)
    ----------------------------------------
    Total                      7.069ns (3.945ns logic, 3.124ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 554 / 8
-------------------------------------------------------------------------
Delay:               11.045ns (Levels of Logic = 10)
  Source:            io_dip<16> (PAD)
  Destination:       io_led<16> (PAD)

  Data Path: io_dip<16> to io_led<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.328   1.661  io_dip_16_IBUF (io_dip_16_IBUF)
     begin scope: 'alu:alufn<0>'
     begin scope: 'alu/add:alufn'
     LUT3:I1->O            1   0.250   0.000  Madd_sum_Madd_lut<0> (Madd_sum_Madd_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_sum_Madd_cy<0> (Madd_sum_Madd_cy<0>)
     XORCY:CI->O           2   0.206   1.002  Madd_sum_Madd_xor<1> (out<1>)
     end scope: 'alu/add:out<1>'
     end scope: 'alu:M_add_out<1>'
     LUT5:I1->O            1   0.254   1.137  Mmux_io_led26 (Mmux_io_led25)
     LUT6:I0->O            1   0.254   0.910  Mmux_io_led27 (Mmux_io_led26)
     LUT6:I3->O            1   0.235   0.681  Mmux_io_led28 (io_led_16_OBUF)
     OBUF:I->O                 2.912          io_led_16_OBUF (io_led<16>)
    ----------------------------------------
    Total                     11.045ns (5.654ns logic, 5.391ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.537|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.83 secs
 
--> 

Total memory usage is 297608 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    6 (   0 filtered)

