# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: 
RegisterNumber:  
*/
## RTL realization

## Output:
![de pro 2](https://github.com/vishnukayyala/Experiment--02-Implementation-of-combinational-logic-/assets/151489368/f3491162-6ffd-4d65-a4df-702a5a0f7b7d)

## RTL
![de pro 2 rtl](https://github.com/vishnukayyala/Experiment--02-Implementation-of-combinational-logic-/assets/151489368/43374da3-4e2d-41e8-bfcb-11a0922160b2)

## Timing Diagram
![de pro 2 time](https://github.com/vishnukayyala/Experiment--02-Implementation-of-combinational-logic-/assets/151489368/977097ff-b4e8-4f07-b275-86d3dbb6df5b)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
