Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Feb 08 13:54:04 2017
| Host         : Shinsekai running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.844        0.000                      0                10541        0.056        0.000                      0                10541        2.000        0.000                       0                  4648  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                        ------------         ----------      --------------
eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/GT0_TXOUTCLK_OUT  {0.000 8.000}        16.000          62.500          
  CLKFBIN                                                                                                    {0.000 8.000}        16.000          62.500          
  clk125_ub                                                                                                  {0.000 4.000}        8.000           125.000         
  clk62_5_ub                                                                                                 {0.000 8.000}        16.000          62.500          
gt_clkp                                                                                                      {0.000 4.000}        8.000           125.000         
  CLKFBIN_1                                                                                                  {0.000 4.000}        8.000           125.000         
  I                                                                                                          {0.000 16.000}       32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/GT0_TXOUTCLK_OUT                                                                                                                                                    5.000        0.000                       0                     3  
  CLKFBIN                                                                                                                                                                                                                                                     14.929        0.000                       0                     2  
  clk125_ub                                                                                                        2.901        0.000                      0                 8089        0.056        0.000                      0                 8089        2.286        0.000                       0                  3697  
  clk62_5_ub                                                                                                      13.450        0.000                      0                  193        0.094        0.000                      0                  193        7.600        0.000                       0                   122  
gt_clkp                                                                                                            4.619        0.000                      0                  271        0.108        0.000                      0                  271        2.000        0.000                       0                   156  
  CLKFBIN_1                                                                                                                                                                                                                                                    6.929        0.000                       0                     2  
  I                                                                                                               21.367        0.000                      0                 1823        0.106        0.000                      0                 1823       15.600        0.000                       0                   666  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk62_5_ub    clk125_ub           6.122        0.000                      0                   26        0.140        0.000                      0                   26  
gt_clkp       clk125_ub           4.676        0.000                      0                    1        0.254        0.000                      0                    1  
I             clk125_ub           0.947        0.000                      0                    7        0.412        0.000                      0                    7  
clk125_ub     clk62_5_ub          6.085        0.000                      0                   22        0.146        0.000                      0                   22  
gt_clkp       clk62_5_ub          4.354        0.000                      0                    4        0.301        0.000                      0                    4  
clk125_ub     gt_clkp             5.451        0.000                      0                    1        0.314        0.000                      0                    1  
clk62_5_ub    gt_clkp             4.400        0.000                      0                    6        0.325        0.000                      0                    6  
I             gt_clkp             2.731        0.000                      0                    1        1.979        0.000                      0                    1  
clk125_ub     I                   0.844        0.000                      0                   43        0.059        0.000                      0                   43  
gt_clkp       I                   5.979        0.000                      0                    1        0.061        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk125_ub          clk125_ub                5.651        0.000                      0                   50        0.687        0.000                      0                   50  
**async_default**  gt_clkp            clk125_ub                3.587        0.000                      0                    6        0.517        0.000                      0                    6  
**async_default**  clk125_ub          clk62_5_ub               6.141        0.000                      0                    2        0.170        0.000                      0                    2  
**async_default**  gt_clkp            gt_clkp                  5.380        0.000                      0                   28        0.913        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/GT0_TXOUTCLK_OUT
  To Clock:  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/GT0_TXOUTCLK_OUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/GT0_TXOUTCLK_OUT
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTXE2_CHANNEL_X0Y8  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         16.000      14.592     BUFGCTRL_X0Y18      eth/bufg_tx/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y3     eth/mcmm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y3     eth/mcmm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     eth/mcmm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     eth/mcmm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     eth/mcmm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     eth/mcmm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { eth/mcmm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y3  eth/mcmm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y3  eth/mcmm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y3  eth/mcmm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y3  eth/mcmm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk125_ub
  To Clock:  clk125_ub

Setup :            0  Failing Endpoints,  Worst Slack        2.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 2.342ns (46.061%)  route 2.743ns (53.939%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 13.048 - 8.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465     4.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.247     5.515    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X3Y45         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y45         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     7.315 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           0.895     8.209    ipbus/udp_if/ipbus_tx_ram/ram_reg_1_n_84
    SLICE_X105Y233       LUT6 (Prop_lut6_I0_O)        0.043     8.252 r  ipbus/udp_if/ipbus_tx_ram/pay_len[6]_i_1/O
                         net (fo=4, routed)           1.396     9.649    ipbus/udp_if/tx_main/udpdob[4]
    SLICE_X140Y233       LUT6 (Prop_lut6_I2_O)        0.043     9.692 r  ipbus/udp_if/tx_main/lo_byte_int[4]_i_2__0/O
                         net (fo=1, routed)           0.159     9.851    ipbus/udp_if/tx_main/lo_byte_int[4]_i_2__0_n_0
    SLICE_X140Y233       LUT6 (Prop_lut6_I0_O)        0.043     9.894 r  ipbus/udp_if/tx_main/lo_byte_int[4]_i_1__0/O
                         net (fo=2, routed)           0.292    10.186    ipbus/udp_if/tx_main/lo_byte_int_reg[8][4]
    SLICE_X144Y231       LUT6 (Prop_lut6_I5_O)        0.043    10.229 r  ipbus/udp_if/tx_main/lo_byte[7]_i_5__0/O
                         net (fo=1, routed)           0.000    10.229    ipbus/udp_if/tx_main/lo_byte[7]_i_5__0_n_0
    SLICE_X144Y231       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.488 r  ipbus/udp_if/tx_main/lo_byte_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.488    ipbus/udp_if/tx_main/lo_byte_reg[7]_i_1__0_n_0
    SLICE_X144Y232       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.599 r  ipbus/udp_if/tx_main/lo_byte_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.599    ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[8]_1[8]
    SLICE_X144Y232       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.143    13.048    ipbus/udp_if/tx_byte_sum/clk125
    SLICE_X144Y232       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]/C
                         clock pessimism              0.456    13.504    
                         clock uncertainty           -0.053    13.451    
    SLICE_X144Y232       FDRE (Setup_fdre_C_D)        0.049    13.500    ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]
  -------------------------------------------------------------------
                         required time                         13.500    
                         arrival time                         -10.599    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 2.268ns (45.264%)  route 2.743ns (54.736%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 13.047 - 8.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465     4.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.247     5.515    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X3Y45         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y45         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     7.315 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           0.895     8.209    ipbus/udp_if/ipbus_tx_ram/ram_reg_1_n_84
    SLICE_X105Y233       LUT6 (Prop_lut6_I0_O)        0.043     8.252 r  ipbus/udp_if/ipbus_tx_ram/pay_len[6]_i_1/O
                         net (fo=4, routed)           1.396     9.649    ipbus/udp_if/tx_main/udpdob[4]
    SLICE_X140Y233       LUT6 (Prop_lut6_I2_O)        0.043     9.692 r  ipbus/udp_if/tx_main/lo_byte_int[4]_i_2__0/O
                         net (fo=1, routed)           0.159     9.851    ipbus/udp_if/tx_main/lo_byte_int[4]_i_2__0_n_0
    SLICE_X140Y233       LUT6 (Prop_lut6_I0_O)        0.043     9.894 r  ipbus/udp_if/tx_main/lo_byte_int[4]_i_1__0/O
                         net (fo=2, routed)           0.292    10.186    ipbus/udp_if/tx_main/lo_byte_int_reg[8][4]
    SLICE_X144Y231       LUT6 (Prop_lut6_I5_O)        0.043    10.229 r  ipbus/udp_if/tx_main/lo_byte[7]_i_5__0/O
                         net (fo=1, routed)           0.000    10.229    ipbus/udp_if/tx_main/lo_byte[7]_i_5__0_n_0
    SLICE_X144Y231       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296    10.525 r  ipbus/udp_if/tx_main/lo_byte_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.525    ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[8]_1[7]
    SLICE_X144Y231       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.142    13.047    ipbus/udp_if/tx_byte_sum/clk125
    SLICE_X144Y231       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]/C
                         clock pessimism              0.456    13.503    
                         clock uncertainty           -0.053    13.450    
    SLICE_X144Y231       FDRE (Setup_fdre_C_D)        0.049    13.499    ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         13.499    
                         arrival time                         -10.525    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 2.238ns (44.935%)  route 2.743ns (55.065%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 13.047 - 8.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465     4.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.247     5.515    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X3Y45         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y45         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     7.315 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           0.895     8.209    ipbus/udp_if/ipbus_tx_ram/ram_reg_1_n_84
    SLICE_X105Y233       LUT6 (Prop_lut6_I0_O)        0.043     8.252 r  ipbus/udp_if/ipbus_tx_ram/pay_len[6]_i_1/O
                         net (fo=4, routed)           1.396     9.649    ipbus/udp_if/tx_main/udpdob[4]
    SLICE_X140Y233       LUT6 (Prop_lut6_I2_O)        0.043     9.692 r  ipbus/udp_if/tx_main/lo_byte_int[4]_i_2__0/O
                         net (fo=1, routed)           0.159     9.851    ipbus/udp_if/tx_main/lo_byte_int[4]_i_2__0_n_0
    SLICE_X140Y233       LUT6 (Prop_lut6_I0_O)        0.043     9.894 r  ipbus/udp_if/tx_main/lo_byte_int[4]_i_1__0/O
                         net (fo=2, routed)           0.292    10.186    ipbus/udp_if/tx_main/lo_byte_int_reg[8][4]
    SLICE_X144Y231       LUT6 (Prop_lut6_I5_O)        0.043    10.229 r  ipbus/udp_if/tx_main/lo_byte[7]_i_5__0/O
                         net (fo=1, routed)           0.000    10.229    ipbus/udp_if/tx_main/lo_byte[7]_i_5__0_n_0
    SLICE_X144Y231       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266    10.495 r  ipbus/udp_if/tx_main/lo_byte_reg[7]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.495    ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[8]_1[6]
    SLICE_X144Y231       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.142    13.047    ipbus/udp_if/tx_byte_sum/clk125
    SLICE_X144Y231       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[6]/C
                         clock pessimism              0.456    13.503    
                         clock uncertainty           -0.053    13.450    
    SLICE_X144Y231       FDRE (Setup_fdre_C_D)        0.049    13.499    ipbus/udp_if/tx_byte_sum/lo_byte_reg[6]
  -------------------------------------------------------------------
                         required time                         13.499    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 2.397ns (48.340%)  route 2.562ns (51.660%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 13.047 - 8.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465     4.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.250     5.518    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X3Y44         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y44         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     7.318 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DOBDO[0]
                         net (fo=1, routed)           1.149     8.467    ipbus/udp_if/ipbus_tx_ram/ram_reg_0_n_84
    SLICE_X122Y227       LUT6 (Prop_lut6_I0_O)        0.043     8.510 r  ipbus/udp_if/ipbus_tx_ram/pay_len[2]_i_1/O
                         net (fo=5, routed)           0.633     9.143    ipbus/udp_if/tx_main/udpdob[0]
    SLICE_X141Y231       LUT6 (Prop_lut6_I2_O)        0.043     9.186 r  ipbus/udp_if/tx_main/lo_byte_int[0]_i_2__0/O
                         net (fo=1, routed)           0.432     9.618    ipbus/udp_if/tx_main/lo_byte_int[0]_i_2__0_n_0
    SLICE_X142Y231       LUT6 (Prop_lut6_I0_O)        0.043     9.661 r  ipbus/udp_if/tx_main/lo_byte_int[0]_i_1__0/O
                         net (fo=2, routed)           0.347    10.008    ipbus/udp_if/tx_main/lo_byte_int_reg[8][0]
    SLICE_X144Y230       LUT6 (Prop_lut6_I5_O)        0.043    10.051 r  ipbus/udp_if/tx_main/lo_byte[3]_i_5__0/O
                         net (fo=1, routed)           0.000    10.051    ipbus/udp_if/tx_main/lo_byte[3]_i_5__0_n_0
    SLICE_X144Y230       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.310 r  ipbus/udp_if/tx_main/lo_byte_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.310    ipbus/udp_if/tx_main/lo_byte_reg[3]_i_1__0_n_0
    SLICE_X144Y231       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.476 r  ipbus/udp_if/tx_main/lo_byte_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.476    ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[8]_1[5]
    SLICE_X144Y231       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.142    13.047    ipbus/udp_if/tx_byte_sum/clk125
    SLICE_X144Y231       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[5]/C
                         clock pessimism              0.456    13.503    
                         clock uncertainty           -0.053    13.450    
    SLICE_X144Y231       FDRE (Setup_fdre_C_D)        0.049    13.499    ipbus/udp_if/tx_byte_sum/lo_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         13.499    
                         arrival time                         -10.476    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 2.342ns (47.760%)  route 2.562ns (52.240%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 13.047 - 8.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465     4.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.250     5.518    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X3Y44         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y44         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     7.318 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DOBDO[0]
                         net (fo=1, routed)           1.149     8.467    ipbus/udp_if/ipbus_tx_ram/ram_reg_0_n_84
    SLICE_X122Y227       LUT6 (Prop_lut6_I0_O)        0.043     8.510 r  ipbus/udp_if/ipbus_tx_ram/pay_len[2]_i_1/O
                         net (fo=5, routed)           0.633     9.143    ipbus/udp_if/tx_main/udpdob[0]
    SLICE_X141Y231       LUT6 (Prop_lut6_I2_O)        0.043     9.186 r  ipbus/udp_if/tx_main/lo_byte_int[0]_i_2__0/O
                         net (fo=1, routed)           0.432     9.618    ipbus/udp_if/tx_main/lo_byte_int[0]_i_2__0_n_0
    SLICE_X142Y231       LUT6 (Prop_lut6_I0_O)        0.043     9.661 r  ipbus/udp_if/tx_main/lo_byte_int[0]_i_1__0/O
                         net (fo=2, routed)           0.347    10.008    ipbus/udp_if/tx_main/lo_byte_int_reg[8][0]
    SLICE_X144Y230       LUT6 (Prop_lut6_I5_O)        0.043    10.051 r  ipbus/udp_if/tx_main/lo_byte[3]_i_5__0/O
                         net (fo=1, routed)           0.000    10.051    ipbus/udp_if/tx_main/lo_byte[3]_i_5__0_n_0
    SLICE_X144Y230       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.310 r  ipbus/udp_if/tx_main/lo_byte_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.310    ipbus/udp_if/tx_main/lo_byte_reg[3]_i_1__0_n_0
    SLICE_X144Y231       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.421 r  ipbus/udp_if/tx_main/lo_byte_reg[7]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.421    ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[8]_1[4]
    SLICE_X144Y231       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.142    13.047    ipbus/udp_if/tx_byte_sum/clk125
    SLICE_X144Y231       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[4]/C
                         clock pessimism              0.456    13.503    
                         clock uncertainty           -0.053    13.450    
    SLICE_X144Y231       FDRE (Setup_fdre_C_D)        0.049    13.499    ipbus/udp_if/tx_byte_sum/lo_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         13.499    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 2.268ns (46.960%)  route 2.562ns (53.040%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 13.047 - 8.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465     4.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.250     5.518    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X3Y44         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y44         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     7.318 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DOBDO[0]
                         net (fo=1, routed)           1.149     8.467    ipbus/udp_if/ipbus_tx_ram/ram_reg_0_n_84
    SLICE_X122Y227       LUT6 (Prop_lut6_I0_O)        0.043     8.510 r  ipbus/udp_if/ipbus_tx_ram/pay_len[2]_i_1/O
                         net (fo=5, routed)           0.633     9.143    ipbus/udp_if/tx_main/udpdob[0]
    SLICE_X141Y231       LUT6 (Prop_lut6_I2_O)        0.043     9.186 r  ipbus/udp_if/tx_main/lo_byte_int[0]_i_2__0/O
                         net (fo=1, routed)           0.432     9.618    ipbus/udp_if/tx_main/lo_byte_int[0]_i_2__0_n_0
    SLICE_X142Y231       LUT6 (Prop_lut6_I0_O)        0.043     9.661 r  ipbus/udp_if/tx_main/lo_byte_int[0]_i_1__0/O
                         net (fo=2, routed)           0.347    10.008    ipbus/udp_if/tx_main/lo_byte_int_reg[8][0]
    SLICE_X144Y230       LUT6 (Prop_lut6_I5_O)        0.043    10.051 r  ipbus/udp_if/tx_main/lo_byte[3]_i_5__0/O
                         net (fo=1, routed)           0.000    10.051    ipbus/udp_if/tx_main/lo_byte[3]_i_5__0_n_0
    SLICE_X144Y230       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296    10.347 r  ipbus/udp_if/tx_main/lo_byte_reg[3]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.347    ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[8]_1[3]
    SLICE_X144Y230       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.142    13.047    ipbus/udp_if/tx_byte_sum/clk125
    SLICE_X144Y230       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]/C
                         clock pessimism              0.456    13.503    
                         clock uncertainty           -0.053    13.450    
    SLICE_X144Y230       FDRE (Setup_fdre_C_D)        0.049    13.499    ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         13.499    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 2.238ns (46.628%)  route 2.562ns (53.372%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 13.047 - 8.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465     4.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.250     5.518    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X3Y44         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y44         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     7.318 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DOBDO[0]
                         net (fo=1, routed)           1.149     8.467    ipbus/udp_if/ipbus_tx_ram/ram_reg_0_n_84
    SLICE_X122Y227       LUT6 (Prop_lut6_I0_O)        0.043     8.510 r  ipbus/udp_if/ipbus_tx_ram/pay_len[2]_i_1/O
                         net (fo=5, routed)           0.633     9.143    ipbus/udp_if/tx_main/udpdob[0]
    SLICE_X141Y231       LUT6 (Prop_lut6_I2_O)        0.043     9.186 r  ipbus/udp_if/tx_main/lo_byte_int[0]_i_2__0/O
                         net (fo=1, routed)           0.432     9.618    ipbus/udp_if/tx_main/lo_byte_int[0]_i_2__0_n_0
    SLICE_X142Y231       LUT6 (Prop_lut6_I0_O)        0.043     9.661 r  ipbus/udp_if/tx_main/lo_byte_int[0]_i_1__0/O
                         net (fo=2, routed)           0.347    10.008    ipbus/udp_if/tx_main/lo_byte_int_reg[8][0]
    SLICE_X144Y230       LUT6 (Prop_lut6_I5_O)        0.043    10.051 r  ipbus/udp_if/tx_main/lo_byte[3]_i_5__0/O
                         net (fo=1, routed)           0.000    10.051    ipbus/udp_if/tx_main/lo_byte[3]_i_5__0_n_0
    SLICE_X144Y230       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266    10.317 r  ipbus/udp_if/tx_main/lo_byte_reg[3]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.317    ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[8]_1[2]
    SLICE_X144Y230       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.142    13.047    ipbus/udp_if/tx_byte_sum/clk125
    SLICE_X144Y230       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[2]/C
                         clock pessimism              0.456    13.503    
                         clock uncertainty           -0.053    13.450    
    SLICE_X144Y230       FDRE (Setup_fdre_C_D)        0.049    13.499    ipbus/udp_if/tx_byte_sum/lo_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         13.499    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.929ns (40.683%)  route 2.813ns (59.317%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 13.049 - 8.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465     4.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.247     5.515    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X3Y45         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y45         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     7.315 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           0.895     8.209    ipbus/udp_if/ipbus_tx_ram/ram_reg_1_n_84
    SLICE_X105Y233       LUT6 (Prop_lut6_I0_O)        0.043     8.252 r  ipbus/udp_if/ipbus_tx_ram/pay_len[6]_i_1/O
                         net (fo=4, routed)           1.396     9.649    ipbus/udp_if/tx_main/udpdob[4]
    SLICE_X140Y233       LUT6 (Prop_lut6_I2_O)        0.043     9.692 r  ipbus/udp_if/tx_main/lo_byte_int[4]_i_2__0/O
                         net (fo=1, routed)           0.159     9.851    ipbus/udp_if/tx_main/lo_byte_int[4]_i_2__0_n_0
    SLICE_X140Y233       LUT6 (Prop_lut6_I0_O)        0.043     9.894 r  ipbus/udp_if/tx_main/lo_byte_int[4]_i_1__0/O
                         net (fo=2, routed)           0.362    10.256    ipbus/udp_if/tx_byte_sum/int_valid_int_reg_1[4]
    SLICE_X140Y233       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.144    13.049    ipbus/udp_if/tx_byte_sum/clk125
    SLICE_X140Y233       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[4]/C
                         clock pessimism              0.456    13.505    
                         clock uncertainty           -0.053    13.452    
    SLICE_X140Y233       FDRE (Setup_fdre_C_D)       -0.010    13.442    ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[4]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.230ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 2.190ns (46.089%)  route 2.562ns (53.911%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 13.047 - 8.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465     4.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.250     5.518    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X3Y44         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y44         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     7.318 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DOBDO[0]
                         net (fo=1, routed)           1.149     8.467    ipbus/udp_if/ipbus_tx_ram/ram_reg_0_n_84
    SLICE_X122Y227       LUT6 (Prop_lut6_I0_O)        0.043     8.510 r  ipbus/udp_if/ipbus_tx_ram/pay_len[2]_i_1/O
                         net (fo=5, routed)           0.633     9.143    ipbus/udp_if/tx_main/udpdob[0]
    SLICE_X141Y231       LUT6 (Prop_lut6_I2_O)        0.043     9.186 r  ipbus/udp_if/tx_main/lo_byte_int[0]_i_2__0/O
                         net (fo=1, routed)           0.432     9.618    ipbus/udp_if/tx_main/lo_byte_int[0]_i_2__0_n_0
    SLICE_X142Y231       LUT6 (Prop_lut6_I0_O)        0.043     9.661 r  ipbus/udp_if/tx_main/lo_byte_int[0]_i_1__0/O
                         net (fo=2, routed)           0.347    10.008    ipbus/udp_if/tx_main/lo_byte_int_reg[8][0]
    SLICE_X144Y230       LUT6 (Prop_lut6_I5_O)        0.043    10.051 r  ipbus/udp_if/tx_main/lo_byte[3]_i_5__0/O
                         net (fo=1, routed)           0.000    10.051    ipbus/udp_if/tx_main/lo_byte[3]_i_5__0_n_0
    SLICE_X144Y230       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    10.269 r  ipbus/udp_if/tx_main/lo_byte_reg[3]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.269    ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[8]_1[1]
    SLICE_X144Y230       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.142    13.047    ipbus/udp_if/tx_byte_sum/clk125
    SLICE_X144Y230       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[1]/C
                         clock pessimism              0.456    13.503    
                         clock uncertainty           -0.053    13.450    
    SLICE_X144Y230       FDRE (Setup_fdre_C_D)        0.049    13.499    ipbus/udp_if/tx_byte_sum/lo_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         13.499    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  3.230    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 2.096ns (45.001%)  route 2.562ns (54.999%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 13.047 - 8.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465     4.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.250     5.518    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X3Y44         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y44         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     7.318 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DOBDO[0]
                         net (fo=1, routed)           1.149     8.467    ipbus/udp_if/ipbus_tx_ram/ram_reg_0_n_84
    SLICE_X122Y227       LUT6 (Prop_lut6_I0_O)        0.043     8.510 r  ipbus/udp_if/ipbus_tx_ram/pay_len[2]_i_1/O
                         net (fo=5, routed)           0.633     9.143    ipbus/udp_if/tx_main/udpdob[0]
    SLICE_X141Y231       LUT6 (Prop_lut6_I2_O)        0.043     9.186 r  ipbus/udp_if/tx_main/lo_byte_int[0]_i_2__0/O
                         net (fo=1, routed)           0.432     9.618    ipbus/udp_if/tx_main/lo_byte_int[0]_i_2__0_n_0
    SLICE_X142Y231       LUT6 (Prop_lut6_I0_O)        0.043     9.661 r  ipbus/udp_if/tx_main/lo_byte_int[0]_i_1__0/O
                         net (fo=2, routed)           0.347    10.008    ipbus/udp_if/tx_main/lo_byte_int_reg[8][0]
    SLICE_X144Y230       LUT6 (Prop_lut6_I5_O)        0.043    10.051 r  ipbus/udp_if/tx_main/lo_byte[3]_i_5__0/O
                         net (fo=1, routed)           0.000    10.051    ipbus/udp_if/tx_main/lo_byte[3]_i_5__0_n_0
    SLICE_X144Y230       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    10.175 r  ipbus/udp_if/tx_main/lo_byte_reg[3]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.175    ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[8]_1[0]
    SLICE_X144Y230       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.142    13.047    ipbus/udp_if/tx_byte_sum/clk125
    SLICE_X144Y230       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[0]/C
                         clock pessimism              0.456    13.503    
                         clock uncertainty           -0.053    13.450    
    SLICE_X144Y230       FDRE (Setup_fdre_C_D)        0.049    13.499    ipbus/udp_if/tx_byte_sum/lo_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         13.499    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  3.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[294]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/data_buffer_reg[326]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/D
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.282%)  route 0.094ns (50.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.569     2.392    ipbus/udp_if/RARP_block/clk125
    SLICE_X123Y237       FDRE                                         r  ipbus/udp_if/RARP_block/data_buffer_reg[294]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y237       FDRE (Prop_fdre_C_Q)         0.091     2.483 r  ipbus/udp_if/RARP_block/data_buffer_reg[294]/Q
                         net (fo=1, routed)           0.094     2.577    ipbus/udp_if/RARP_block/data_buffer[294]
    SLICE_X122Y237       SRL16E                                       r  ipbus/udp_if/RARP_block/data_buffer_reg[326]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.773     2.920    ipbus/udp_if/RARP_block/clk125
    SLICE_X122Y237       SRL16E                                       r  ipbus/udp_if/RARP_block/data_buffer_reg[326]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/CLK
                         clock pessimism             -0.517     2.403    
    SLICE_X122Y237       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     2.521    ipbus/udp_if/RARP_block/data_buffer_reg[326]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[29]__3/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/D
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.568     2.391    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X123Y235       FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[29]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y235       FDRE (Prop_fdre_C_Q)         0.091     2.482 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[29]__3/Q
                         net (fo=1, routed)           0.106     2.588    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[29]__3_n_0
    SLICE_X122Y235       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.772     2.919    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X122Y235       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/CLK
                         clock pessimism             -0.517     2.402    
    SLICE_X122Y235       SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     2.518    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__5/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[13]__4_srl8____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_6/D
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.960%)  route 0.100ns (50.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.570     2.393    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X129Y235       FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y235       FDRE (Prop_fdre_C_Q)         0.100     2.493 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__5/Q
                         net (fo=1, routed)           0.100     2.593    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__5_n_0
    SLICE_X126Y235       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[13]__4_srl8____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.773     2.920    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X126Y235       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[13]__4_srl8____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_6/CLK
                         clock pessimism             -0.497     2.423    
    SLICE_X126Y235       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     2.522    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[13]__4_srl8____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_6
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4/C
                            (rising edge-triggered cell FDSE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64/D
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.910%)  route 0.104ns (51.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.569     2.392    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X124Y235       FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y235       FDSE (Prop_fdse_C_Q)         0.100     2.492 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4/Q
                         net (fo=1, routed)           0.104     2.596    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4_n_0
    SLICE_X122Y235       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.772     2.919    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X122Y235       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64/CLK
                         clock pessimism             -0.497     2.422    
    SLICE_X122Y235       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.524    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/FALSE_CARRIER/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/Mshreg_FALSE_CARRIER_REG2/D
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.354%)  route 0.111ns (52.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.027ns
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.654     2.477    eth/phy/gig_eth_pcs_pma_core/userclk2
    SLICE_X133Y261       FDRE                                         r  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/FALSE_CARRIER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y261       FDRE (Prop_fdre_C_Q)         0.100     2.577 r  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/FALSE_CARRIER/Q
                         net (fo=2, routed)           0.111     2.688    eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/FALSE_CARRIER
    SLICE_X134Y261       SRL16E                                       r  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/Mshreg_FALSE_CARRIER_REG2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.880     3.027    eth/phy/gig_eth_pcs_pma_core/userclk2
    SLICE_X134Y261       SRL16E                                       r  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/Mshreg_FALSE_CARRIER_REG2/CLK
                         clock pessimism             -0.517     2.510    
    SLICE_X134Y261       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.612    eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/Mshreg_FALSE_CARRIER_REG2
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[168]/C
                            (rising edge-triggered cell FDSE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/data_buffer_reg[192]_srl3___ipbus_udp_if_RARP_block_data_buffer_reg_r_50/D
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.979%)  route 0.104ns (51.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.922ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.571     2.394    ipbus/udp_if/RARP_block/clk125
    SLICE_X125Y239       FDSE                                         r  ipbus/udp_if/RARP_block/data_buffer_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y239       FDSE (Prop_fdse_C_Q)         0.100     2.494 r  ipbus/udp_if/RARP_block/data_buffer_reg[168]/Q
                         net (fo=1, routed)           0.104     2.598    ipbus/udp_if/RARP_block/data_buffer[168]
    SLICE_X122Y239       SRL16E                                       r  ipbus/udp_if/RARP_block/data_buffer_reg[192]_srl3___ipbus_udp_if_RARP_block_data_buffer_reg_r_50/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.775     2.922    ipbus/udp_if/RARP_block/clk125
    SLICE_X122Y239       SRL16E                                       r  ipbus/udp_if/RARP_block/data_buffer_reg[192]_srl3___ipbus_udp_if_RARP_block_data_buffer_reg_r_50/CLK
                         clock pessimism             -0.497     2.425    
    SLICE_X122Y239       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.519    ipbus/udp_if/RARP_block/data_buffer_reg[192]_srl3___ipbus_udp_if_RARP_block_data_buffer_reg_r_50
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/pkt_mask_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]__3_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64/D
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.842%)  route 0.109ns (52.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.569     2.392    ipbus/udp_if/IPADDR/clk125
    SLICE_X125Y235       FDSE                                         r  ipbus/udp_if/IPADDR/pkt_mask_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y235       FDSE (Prop_fdse_C_Q)         0.100     2.492 r  ipbus/udp_if/IPADDR/pkt_mask_reg[19]/Q
                         net (fo=2, routed)           0.109     2.601    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[19][2]
    SLICE_X122Y235       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]__3_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.772     2.919    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X122Y235       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]__3_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64/CLK
                         clock pessimism             -0.497     2.422    
    SLICE_X122Y235       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     2.521    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]__3_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[63]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/D
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.436%)  route 0.148ns (55.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.354ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.531     2.354    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X108Y226       FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y226       FDRE (Prop_fdre_C_Q)         0.118     2.472 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[31]/Q
                         net (fo=1, routed)           0.148     2.620    ipbus/udp_if/rx_packet_parser/pkt_data_reg_n_0_[31]
    SLICE_X110Y224       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[63]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.732     2.879    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X110Y224       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[63]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
                         clock pessimism             -0.497     2.382    
    SLICE_X110Y224       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.536    ipbus/udp_if/rx_packet_parser/pkt_data_reg[63]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/D
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.530     2.353    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X109Y224       FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y224       FDRE (Prop_fdre_C_Q)         0.100     2.453 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[28]/Q
                         net (fo=1, routed)           0.094     2.547    ipbus/udp_if/rx_packet_parser/pkt_data_reg_n_0_[28]
    SLICE_X110Y224       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.732     2.879    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X110Y224       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
                         clock pessimism             -0.515     2.364    
    SLICE_X110Y224       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     2.463    ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_7/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD/D
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.634%)  route 0.152ns (60.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.654     2.477    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X131Y254       FDRE                                         r  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y254       FDRE (Prop_fdre_C_Q)         0.100     2.577 r  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_7/Q
                         net (fo=2, routed)           0.152     2.729    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1[7]
    SLICE_X130Y253       SRL16E                                       r  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.879     3.026    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X130Y253       SRL16E                                       r  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD/CLK
                         clock pessimism             -0.535     2.491    
    SLICE_X130Y253       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.645    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD
  -------------------------------------------------------------------
                         required time                         -2.645    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_ub
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth/mcmm/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y8  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839         8.000       6.161      RAMB36_X3Y40        ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839         8.000       6.161      RAMB36_X5Y43        ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.839         8.000       6.161      RAMB36_X3Y44        ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.839         8.000       6.161      RAMB36_X3Y48        ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.839         8.000       6.161      RAMB36_X4Y44        ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839         8.000       6.161      RAMB36_X4Y42        ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839         8.000       6.161      RAMB36_X4Y41        ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.839         8.000       6.161      RAMB36_X4Y47        ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.839         8.000       6.161      RAMB36_X3Y46        ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2    n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3     eth/mcmm/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X120Y232      ipbus/udp_if/rx_reset_block/reset_buf_reg[8]_srl9___ipbus_udp_if_rx_reset_block_reset_buf_reg_r_42/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X116Y235      ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_80/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X120Y232      ipbus/udp_if/RARP_block/data_buffer_reg[323]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X120Y232      ipbus/udp_if/RARP_block/data_buffer_reg[324]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X120Y232      ipbus/udp_if/RARP_block/data_buffer_reg[325]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X116Y235      ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_80/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X126Y252      eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/delay_rx_data_valid/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X120Y232      ipbus/udp_if/rx_reset_block/reset_buf_reg[8]_srl9___ipbus_udp_if_rx_reset_block_reset_buf_reg_r_42/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y259      eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/Mshreg_STATUS_VECTOR_0/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X130Y253      eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[0].DELAY_RXD/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X126Y252      eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/delay_rx_data_valid/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y262      eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/Mshreg_CGBAD_REG2/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X126Y252      eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_ERR/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y261      eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/Mshreg_FALSE_CARRIER_REG2/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X110Y237      ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_82/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X120Y237      ipbus/udp_if/RARP_block/data_buffer_reg[103]_srl4___ipbus_udp_if_RARP_block_data_buffer_reg_r_51/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X120Y243      ipbus/udp_if/RARP_block/data_buffer_reg[108]_srl5___ipbus_udp_if_RARP_block_data_buffer_reg_r_52/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X120Y243      ipbus/udp_if/RARP_block/data_buffer_reg[126]_srl5___ipbus_udp_if_RARP_block_data_buffer_reg_r_52/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X120Y242      ipbus/udp_if/RARP_block/data_buffer_reg[187]_srl4___ipbus_udp_if_RARP_block_data_buffer_reg_r_51/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X120Y242      ipbus/udp_if/RARP_block/data_buffer_reg[212]_srl8___ipbus_udp_if_RARP_block_data_buffer_reg_r_55/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk62_5_ub
  To Clock:  clk62_5_ub

Setup :            0  Failing Endpoints,  Worst Slack       13.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.450ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk62_5_ub rise@16.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.388ns (16.951%)  route 1.901ns (83.049%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 21.183 - 16.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.449     5.717    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk62_5
    SLICE_X132Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y257       FDRE (Prop_fdre_C_Q)         0.259     5.976 f  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.558     6.534    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X134Y259       LUT4 (Prop_lut4_I2_O)        0.043     6.577 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0/O
                         net (fo=1, routed)           0.536     7.113    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0_n_0
    SLICE_X134Y256       LUT6 (Prop_lut6_I0_O)        0.043     7.156 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.389     7.545    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X131Y257       LUT2 (Prop_lut2_I0_O)        0.043     7.588 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.418     8.006    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X132Y258       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.278    21.183    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk62_5
    SLICE_X132Y258       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.508    21.691    
                         clock uncertainty           -0.057    21.634    
    SLICE_X132Y258       FDRE (Setup_fdre_C_CE)      -0.178    21.456    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         21.456    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                 13.450    

Slack (MET) :             13.451ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk62_5_ub rise@16.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.395ns (17.426%)  route 1.872ns (82.574%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 21.185 - 16.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.451     5.719    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk62_5
    SLICE_X135Y253       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y253       FDRE (Prop_fdre_C_Q)         0.223     5.942 f  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/Q
                         net (fo=2, routed)           0.454     6.396    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]
    SLICE_X134Y252       LUT4 (Prop_lut4_I2_O)        0.043     6.439 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.164     6.603    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X134Y252       LUT5 (Prop_lut5_I4_O)        0.043     6.646 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.443     7.089    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X134Y251       LUT6 (Prop_lut6_I5_O)        0.043     7.132 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.345     7.478    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X136Y252       LUT2 (Prop_lut2_I0_O)        0.043     7.521 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.465     7.986    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X135Y250       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.280    21.185    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk62_5
    SLICE_X135Y250       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.509    21.694    
                         clock uncertainty           -0.057    21.637    
    SLICE_X135Y250       FDRE (Setup_fdre_C_CE)      -0.201    21.436    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.436    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                 13.451    

Slack (MET) :             13.451ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk62_5_ub rise@16.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.395ns (17.426%)  route 1.872ns (82.574%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 21.185 - 16.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.451     5.719    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk62_5
    SLICE_X135Y253       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y253       FDRE (Prop_fdre_C_Q)         0.223     5.942 f  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/Q
                         net (fo=2, routed)           0.454     6.396    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]
    SLICE_X134Y252       LUT4 (Prop_lut4_I2_O)        0.043     6.439 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.164     6.603    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X134Y252       LUT5 (Prop_lut5_I4_O)        0.043     6.646 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.443     7.089    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X134Y251       LUT6 (Prop_lut6_I5_O)        0.043     7.132 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.345     7.478    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X136Y252       LUT2 (Prop_lut2_I0_O)        0.043     7.521 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.465     7.986    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X135Y250       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.280    21.185    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk62_5
    SLICE_X135Y250       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.509    21.694    
                         clock uncertainty           -0.057    21.637    
    SLICE_X135Y250       FDRE (Setup_fdre_C_CE)      -0.201    21.436    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         21.436    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                 13.451    

Slack (MET) :             13.451ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk62_5_ub rise@16.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.395ns (17.426%)  route 1.872ns (82.574%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 21.185 - 16.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.451     5.719    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk62_5
    SLICE_X135Y253       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y253       FDRE (Prop_fdre_C_Q)         0.223     5.942 f  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/Q
                         net (fo=2, routed)           0.454     6.396    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]
    SLICE_X134Y252       LUT4 (Prop_lut4_I2_O)        0.043     6.439 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.164     6.603    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X134Y252       LUT5 (Prop_lut5_I4_O)        0.043     6.646 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.443     7.089    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X134Y251       LUT6 (Prop_lut6_I5_O)        0.043     7.132 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.345     7.478    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X136Y252       LUT2 (Prop_lut2_I0_O)        0.043     7.521 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.465     7.986    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X135Y250       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.280    21.185    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk62_5
    SLICE_X135Y250       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.509    21.694    
                         clock uncertainty           -0.057    21.637    
    SLICE_X135Y250       FDRE (Setup_fdre_C_CE)      -0.201    21.436    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         21.436    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                 13.451    

Slack (MET) :             13.451ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk62_5_ub rise@16.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.395ns (17.426%)  route 1.872ns (82.574%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 21.185 - 16.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.451     5.719    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk62_5
    SLICE_X135Y253       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y253       FDRE (Prop_fdre_C_Q)         0.223     5.942 f  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/Q
                         net (fo=2, routed)           0.454     6.396    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]
    SLICE_X134Y252       LUT4 (Prop_lut4_I2_O)        0.043     6.439 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.164     6.603    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X134Y252       LUT5 (Prop_lut5_I4_O)        0.043     6.646 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.443     7.089    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X134Y251       LUT6 (Prop_lut6_I5_O)        0.043     7.132 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.345     7.478    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X136Y252       LUT2 (Prop_lut2_I0_O)        0.043     7.521 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.465     7.986    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X135Y250       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.280    21.185    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk62_5
    SLICE_X135Y250       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.509    21.694    
                         clock uncertainty           -0.057    21.637    
    SLICE_X135Y250       FDRE (Setup_fdre_C_CE)      -0.201    21.436    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.436    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                 13.451    

Slack (MET) :             13.454ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk62_5_ub rise@16.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.388ns (16.962%)  route 1.899ns (83.038%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 21.185 - 16.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.449     5.717    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk62_5
    SLICE_X132Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y257       FDRE (Prop_fdre_C_Q)         0.259     5.976 f  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.558     6.534    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X134Y259       LUT4 (Prop_lut4_I2_O)        0.043     6.577 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0/O
                         net (fo=1, routed)           0.536     7.113    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0_n_0
    SLICE_X134Y256       LUT6 (Prop_lut6_I0_O)        0.043     7.156 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.389     7.545    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X131Y257       LUT2 (Prop_lut2_I0_O)        0.043     7.588 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.416     8.004    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X132Y255       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.280    21.185    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk62_5
    SLICE_X132Y255       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.508    21.693    
                         clock uncertainty           -0.057    21.636    
    SLICE_X132Y255       FDRE (Setup_fdre_C_CE)      -0.178    21.458    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.458    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                 13.454    

Slack (MET) :             13.454ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk62_5_ub rise@16.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.388ns (16.962%)  route 1.899ns (83.038%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 21.185 - 16.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.449     5.717    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk62_5
    SLICE_X132Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y257       FDRE (Prop_fdre_C_Q)         0.259     5.976 f  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.558     6.534    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X134Y259       LUT4 (Prop_lut4_I2_O)        0.043     6.577 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0/O
                         net (fo=1, routed)           0.536     7.113    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0_n_0
    SLICE_X134Y256       LUT6 (Prop_lut6_I0_O)        0.043     7.156 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.389     7.545    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X131Y257       LUT2 (Prop_lut2_I0_O)        0.043     7.588 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.416     8.004    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X132Y255       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.280    21.185    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk62_5
    SLICE_X132Y255       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.508    21.693    
                         clock uncertainty           -0.057    21.636    
    SLICE_X132Y255       FDRE (Setup_fdre_C_CE)      -0.178    21.458    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         21.458    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                 13.454    

Slack (MET) :             13.454ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk62_5_ub rise@16.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.388ns (16.962%)  route 1.899ns (83.038%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 21.185 - 16.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.449     5.717    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk62_5
    SLICE_X132Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y257       FDRE (Prop_fdre_C_Q)         0.259     5.976 f  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.558     6.534    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X134Y259       LUT4 (Prop_lut4_I2_O)        0.043     6.577 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0/O
                         net (fo=1, routed)           0.536     7.113    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0_n_0
    SLICE_X134Y256       LUT6 (Prop_lut6_I0_O)        0.043     7.156 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.389     7.545    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X131Y257       LUT2 (Prop_lut2_I0_O)        0.043     7.588 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.416     8.004    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X132Y255       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.280    21.185    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk62_5
    SLICE_X132Y255       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.508    21.693    
                         clock uncertainty           -0.057    21.636    
    SLICE_X132Y255       FDRE (Setup_fdre_C_CE)      -0.178    21.458    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         21.458    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                 13.454    

Slack (MET) :             13.454ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk62_5_ub rise@16.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.388ns (16.962%)  route 1.899ns (83.038%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 21.185 - 16.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.449     5.717    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk62_5
    SLICE_X132Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y257       FDRE (Prop_fdre_C_Q)         0.259     5.976 f  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.558     6.534    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X134Y259       LUT4 (Prop_lut4_I2_O)        0.043     6.577 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0/O
                         net (fo=1, routed)           0.536     7.113    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0_n_0
    SLICE_X134Y256       LUT6 (Prop_lut6_I0_O)        0.043     7.156 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.389     7.545    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X131Y257       LUT2 (Prop_lut2_I0_O)        0.043     7.588 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.416     8.004    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X132Y255       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.280    21.185    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk62_5
    SLICE_X132Y255       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.508    21.693    
                         clock uncertainty           -0.057    21.636    
    SLICE_X132Y255       FDRE (Setup_fdre_C_CE)      -0.178    21.458    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.458    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                 13.454    

Slack (MET) :             13.461ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk62_5_ub rise@16.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.395ns (17.313%)  route 1.887ns (82.687%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 21.185 - 16.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.451     5.719    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk62_5
    SLICE_X135Y253       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y253       FDRE (Prop_fdre_C_Q)         0.223     5.942 f  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/Q
                         net (fo=2, routed)           0.454     6.396    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]
    SLICE_X134Y252       LUT4 (Prop_lut4_I2_O)        0.043     6.439 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.164     6.603    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X134Y252       LUT5 (Prop_lut5_I4_O)        0.043     6.646 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.443     7.089    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X134Y251       LUT6 (Prop_lut6_I5_O)        0.043     7.132 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.345     7.478    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X136Y252       LUT2 (Prop_lut2_I0_O)        0.043     7.521 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.480     8.001    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X135Y253       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.280    21.185    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk62_5
    SLICE_X135Y253       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.534    21.719    
                         clock uncertainty           -0.057    21.662    
    SLICE_X135Y253       FDRE (Setup_fdre_C_CE)      -0.201    21.461    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         21.461    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                 13.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.658     2.481    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk62_5
    SLICE_X137Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y252       FDRE (Prop_fdre_C_Q)         0.100     2.581 f  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.064     2.645    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3
    SLICE_X136Y252       LUT4 (Prop_lut4_I2_O)        0.028     2.673 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     2.673    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X136Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.884     3.031    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk62_5
    SLICE_X136Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.539     2.492    
    SLICE_X136Y252       FDRE (Hold_fdre_C_D)         0.087     2.579    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.653     2.476    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/clk62_5
    SLICE_X131Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y257       FDRE (Prop_fdre_C_Q)         0.100     2.576 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync/Q
                         net (fo=1, routed)           0.055     2.631    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X131Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.878     3.025    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/clk62_5
    SLICE_X131Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg/C
                         clock pessimism             -0.549     2.476    
    SLICE_X131Y257       FDRE (Hold_fdre_C_D)         0.047     2.523    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.653     2.476    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/clk62_5
    SLICE_X131Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y257       FDRE (Prop_fdre_C_Q)         0.100     2.576 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync/Q
                         net (fo=1, routed)           0.055     2.631    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X131Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.878     3.025    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/clk62_5
    SLICE_X131Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg/C
                         clock pessimism             -0.549     2.476    
    SLICE_X131Y257       FDRE (Hold_fdre_C_D)         0.044     2.520    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.658     2.481    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/clk62_5
    SLICE_X136Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y252       FDRE (Prop_fdre_C_Q)         0.118     2.599 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync/Q
                         net (fo=1, routed)           0.055     2.654    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X136Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.884     3.031    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/clk62_5
    SLICE_X136Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg/C
                         clock pessimism             -0.550     2.481    
    SLICE_X136Y252       FDRE (Hold_fdre_C_D)         0.042     2.523    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.146ns (70.853%)  route 0.060ns (29.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.653     2.476    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk62_5
    SLICE_X130Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y257       FDRE (Prop_fdre_C_Q)         0.118     2.594 f  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.060     2.654    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3
    SLICE_X131Y257       LUT4 (Prop_lut4_I2_O)        0.028     2.682 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     2.682    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__0_n_0
    SLICE_X131Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.878     3.025    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk62_5
    SLICE_X131Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.538     2.487    
    SLICE_X131Y257       FDRE (Hold_fdre_C_D)         0.061     2.548    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.548    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.658     2.481    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/clk62_5
    SLICE_X136Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y252       FDRE (Prop_fdre_C_Q)         0.118     2.599 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync/Q
                         net (fo=1, routed)           0.055     2.654    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X136Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.884     3.031    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/clk62_5
    SLICE_X136Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg/C
                         clock pessimism             -0.550     2.481    
    SLICE_X136Y252       FDRE (Hold_fdre_C_D)         0.038     2.519    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.155ns (56.813%)  route 0.118ns (43.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.657     2.480    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk62_5
    SLICE_X133Y250       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y250       FDRE (Prop_fdre_C_Q)         0.091     2.571 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_reg[9]/Q
                         net (fo=3, routed)           0.118     2.689    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_reg__0[9]
    SLICE_X134Y250       LUT6 (Prop_lut6_I4_O)        0.064     2.753 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_int_i_1/O
                         net (fo=1, routed)           0.000     2.753    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_int_i_1_n_0
    SLICE_X134Y250       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.883     3.030    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk62_5
    SLICE_X134Y250       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_int_reg/C
                         clock pessimism             -0.517     2.513    
    SLICE_X134Y250       FDRE (Hold_fdre_C_D)         0.087     2.600    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_int_reg
  -------------------------------------------------------------------
                         required time                         -2.600    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/txdata_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXDATA[8]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.107ns (25.419%)  route 0.314ns (74.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.201ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.657     2.480    eth/phy/transceiver_inst/clk62_5
    SLICE_X142Y256       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y256       FDRE (Prop_fdre_C_Q)         0.107     2.587 r  eth/phy/transceiver_inst/txdata_int_reg[8]/Q
                         net (fo=1, routed)           0.314     2.901    eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/Q[8]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.054     3.201    eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/clk62_5
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.517     2.684    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[8])
                                                      0.040     2.724    eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.895%)  route 0.095ns (51.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.653     2.476    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/clk62_5
    SLICE_X131Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y257       FDRE (Prop_fdre_C_Q)         0.091     2.567 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg/Q
                         net (fo=1, routed)           0.095     2.662    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s2
    SLICE_X130Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.878     3.025    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk62_5
    SLICE_X130Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.538     2.487    
    SLICE_X130Y257       FDRE (Hold_fdre_C_D)        -0.004     2.483    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.801%)  route 0.151ns (54.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.657     2.480    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk62_5
    SLICE_X133Y250       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y250       FDRE (Prop_fdre_C_Q)         0.100     2.580 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_reg[0]/Q
                         net (fo=7, routed)           0.151     2.731    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_reg__0[0]
    SLICE_X132Y250       LUT6 (Prop_lut6_I2_O)        0.028     2.759 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.759    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/p_0_in__2[5]
    SLICE_X132Y250       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.883     3.030    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk62_5
    SLICE_X132Y250       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_reg[5]/C
                         clock pessimism             -0.539     2.491    
    SLICE_X132Y250       FDRE (Hold_fdre_C_D)         0.087     2.578    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk62_5_ub
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { eth/mcmm/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y8  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y8  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y8  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y8  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.409         16.000      14.592     BUFGCTRL_X0Y1       eth/bufg_62_5/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y3     eth/mcmm/CLKOUT1
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X145Y253      eth/phy/transceiver_inst/txdata_int_reg[14]/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X145Y253      eth/phy/transceiver_inst/txdata_int_reg[15]/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X142Y256      eth/phy/transceiver_inst/txdata_int_reg[6]/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X142Y256      eth/phy/transceiver_inst/txdata_int_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y3     eth/mcmm/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X132Y250      eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X132Y250      eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X133Y250      eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X133Y250      eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_reg[9]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X142Y256      eth/phy/transceiver_inst/txdata_int_reg[6]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X142Y256      eth/phy/transceiver_inst/txdata_int_reg[8]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X145Y253      eth/phy/transceiver_inst/txdata_int_reg[14]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X145Y253      eth/phy/transceiver_inst/txdata_int_reg[14]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X145Y253      eth/phy/transceiver_inst/txdata_int_reg[15]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X145Y253      eth/phy/transceiver_inst/txdata_int_reg[15]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X135Y252      eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
High Pulse Width  Slow    FDPE/C                   n/a            0.350         8.000       7.650      SLICE_X138Y259      eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1/C
High Pulse Width  Fast    FDPE/C                   n/a            0.350         8.000       7.650      SLICE_X138Y259      eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1/C
High Pulse Width  Slow    FDPE/C                   n/a            0.350         8.000       7.650      SLICE_X138Y259      eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2/C
High Pulse Width  Fast    FDPE/C                   n/a            0.350         8.000       7.650      SLICE_X138Y259      eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X143Y261      eth/phy/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X143Y261      eth/phy/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X144Y258      eth/phy/transceiver_inst/rxchariscomma_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X145Y257      eth/phy/transceiver_inst/rxchariscomma_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X145Y260      eth/phy/transceiver_inst/rxcharisk_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  gt_clkp
  To Clock:  gt_clkp

Setup :            0  Failing Endpoints,  Worst Slack        4.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/rst_eth_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.259ns (7.897%)  route 3.021ns (92.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 11.685 - 8.000 ) 
    Source Clock Delay      (SCD):    4.844ns
    Clock Pessimism Removal (CPR):    1.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.276     4.844    clocks/clk125_fr
    SLICE_X134Y229       FDRE                                         r  clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y229       FDRE (Prop_fdre_C_Q)         0.259     5.103 r  clocks/rst_reg/Q
                         net (fo=4, routed)           3.021     8.123    clocks/rst_reg_n_0
    SLICE_X133Y230       FDRE                                         r  clocks/rst_eth_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.139    11.685    clocks/clk125_fr
    SLICE_X133Y230       FDRE                                         r  clocks/rst_eth_reg/C
                         clock pessimism              1.115    12.800    
                         clock uncertainty           -0.035    12.764    
    SLICE_X133Y230       FDRE (Setup_fdre_C_D)       -0.022    12.742    clocks/rst_eth_reg
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 clocks/rst_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/CPLL_RESET_reg/R
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.266ns (13.142%)  route 1.758ns (86.858%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 11.825 - 8.000 ) 
    Source Clock Delay      (SCD):    4.844ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.276     4.844    clocks/clk125_fr
    SLICE_X133Y230       FDRE                                         r  clocks/rst_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y230       FDRE (Prop_fdre_C_Q)         0.223     5.067 r  clocks/rst_eth_reg/Q
                         net (fo=5, routed)           1.286     6.353    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/rst_eth
    SLICE_X140Y254       LUT4 (Prop_lut4_I0_O)        0.043     6.396 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state0_inferred__0/i_/O
                         net (fo=10, routed)          0.472     6.868    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state0_inferred__0/i__n_0
    SLICE_X143Y254       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/CPLL_RESET_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.279    11.825    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk
    SLICE_X143Y254       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/CPLL_RESET_reg/C
                         clock pessimism              1.035    12.860    
                         clock uncertainty           -0.035    12.824    
    SLICE_X143Y254       FDRE (Setup_fdre_C_R)       -0.304    12.520    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/CPLL_RESET_reg
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 clocks/rst_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET_reg/R
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.266ns (13.142%)  route 1.758ns (86.858%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 11.825 - 8.000 ) 
    Source Clock Delay      (SCD):    4.844ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.276     4.844    clocks/clk125_fr
    SLICE_X133Y230       FDRE                                         r  clocks/rst_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y230       FDRE (Prop_fdre_C_Q)         0.223     5.067 r  clocks/rst_eth_reg/Q
                         net (fo=5, routed)           1.286     6.353    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/rst_eth
    SLICE_X140Y254       LUT4 (Prop_lut4_I0_O)        0.043     6.396 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state0_inferred__0/i_/O
                         net (fo=10, routed)          0.472     6.868    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state0_inferred__0/i__n_0
    SLICE_X143Y254       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.279    11.825    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk
    SLICE_X143Y254       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET_reg/C
                         clock pessimism              1.035    12.860    
                         clock uncertainty           -0.035    12.824    
    SLICE_X143Y254       FDRE (Setup_fdre_C_R)       -0.304    12.520    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET_reg
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 clocks/rst_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY_reg/R
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.266ns (13.142%)  route 1.758ns (86.858%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 11.825 - 8.000 ) 
    Source Clock Delay      (SCD):    4.844ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.276     4.844    clocks/clk125_fr
    SLICE_X133Y230       FDRE                                         r  clocks/rst_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y230       FDRE (Prop_fdre_C_Q)         0.223     5.067 r  clocks/rst_eth_reg/Q
                         net (fo=5, routed)           1.286     6.353    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/rst_eth
    SLICE_X140Y254       LUT4 (Prop_lut4_I0_O)        0.043     6.396 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state0_inferred__0/i_/O
                         net (fo=10, routed)          0.472     6.868    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state0_inferred__0/i__n_0
    SLICE_X143Y254       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.279    11.825    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk
    SLICE_X143Y254       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY_reg/C
                         clock pessimism              1.035    12.860    
                         clock uncertainty           -0.035    12.824    
    SLICE_X143Y254       FDRE (Setup_fdre_C_R)       -0.304    12.520    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY_reg
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 clocks/rst_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.266ns (13.721%)  route 1.673ns (86.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 11.825 - 8.000 ) 
    Source Clock Delay      (SCD):    4.844ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.276     4.844    clocks/clk125_fr
    SLICE_X133Y230       FDRE                                         r  clocks/rst_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y230       FDRE (Prop_fdre_C_Q)         0.223     5.067 r  clocks/rst_eth_reg/Q
                         net (fo=5, routed)           1.286     6.353    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/rst_eth
    SLICE_X140Y254       LUT4 (Prop_lut4_I0_O)        0.043     6.396 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state0_inferred__0/i_/O
                         net (fo=10, routed)          0.386     6.782    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state0_inferred__0/i__n_0
    SLICE_X143Y253       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.279    11.825    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk
    SLICE_X143Y253       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              1.035    12.860    
                         clock uncertainty           -0.035    12.824    
    SLICE_X143Y253       FDRE (Setup_fdre_C_R)       -0.304    12.520    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 clocks/rst_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int_reg/R
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.266ns (13.721%)  route 1.673ns (86.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 11.825 - 8.000 ) 
    Source Clock Delay      (SCD):    4.844ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.276     4.844    clocks/clk125_fr
    SLICE_X133Y230       FDRE                                         r  clocks/rst_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y230       FDRE (Prop_fdre_C_Q)         0.223     5.067 r  clocks/rst_eth_reg/Q
                         net (fo=5, routed)           1.286     6.353    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/rst_eth
    SLICE_X140Y254       LUT4 (Prop_lut4_I0_O)        0.043     6.396 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state0_inferred__0/i_/O
                         net (fo=10, routed)          0.386     6.782    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state0_inferred__0/i__n_0
    SLICE_X143Y253       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.279    11.825    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk
    SLICE_X143Y253       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
                         clock pessimism              1.035    12.860    
                         clock uncertainty           -0.035    12.824    
    SLICE_X143Y253       FDRE (Setup_fdre_C_R)       -0.304    12.520    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int_reg
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 clocks/rst_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/R
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.266ns (13.721%)  route 1.673ns (86.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 11.825 - 8.000 ) 
    Source Clock Delay      (SCD):    4.844ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.276     4.844    clocks/clk125_fr
    SLICE_X133Y230       FDRE                                         r  clocks/rst_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y230       FDRE (Prop_fdre_C_Q)         0.223     5.067 r  clocks/rst_eth_reg/Q
                         net (fo=5, routed)           1.286     6.353    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/rst_eth
    SLICE_X140Y254       LUT4 (Prop_lut4_I0_O)        0.043     6.396 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state0_inferred__0/i_/O
                         net (fo=10, routed)          0.386     6.782    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state0_inferred__0/i__n_0
    SLICE_X143Y253       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.279    11.825    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk
    SLICE_X143Y253       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                         clock pessimism              1.035    12.860    
                         clock uncertainty           -0.035    12.824    
    SLICE_X143Y253       FDRE (Setup_fdre_C_R)       -0.304    12.520    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 clocks/rst_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/reset_time_out_reg/S
                            (rising edge-triggered cell FDSE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.266ns (13.755%)  route 1.668ns (86.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.824ns = ( 11.824 - 8.000 ) 
    Source Clock Delay      (SCD):    4.844ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.276     4.844    clocks/clk125_fr
    SLICE_X133Y230       FDRE                                         r  clocks/rst_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y230       FDRE (Prop_fdre_C_Q)         0.223     5.067 r  clocks/rst_eth_reg/Q
                         net (fo=5, routed)           1.244     6.310    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rst_eth
    SLICE_X137Y255       LUT5 (Prop_lut5_I0_O)        0.043     6.353 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state0/O
                         net (fo=10, routed)          0.424     6.777    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state0_n_0
    SLICE_X137Y257       FDSE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/reset_time_out_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.278    11.824    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk
    SLICE_X137Y257       FDSE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/reset_time_out_reg/C
                         clock pessimism              1.035    12.859    
                         clock uncertainty           -0.035    12.823    
    SLICE_X137Y257       FDSE (Setup_fdse_C_S)       -0.304    12.519    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                         12.519    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 clocks/rst_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/GTRXRESET_reg/R
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.266ns (13.898%)  route 1.648ns (86.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 11.825 - 8.000 ) 
    Source Clock Delay      (SCD):    4.844ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.276     4.844    clocks/clk125_fr
    SLICE_X133Y230       FDRE                                         r  clocks/rst_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y230       FDRE (Prop_fdre_C_Q)         0.223     5.067 r  clocks/rst_eth_reg/Q
                         net (fo=5, routed)           1.244     6.310    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rst_eth
    SLICE_X137Y255       LUT5 (Prop_lut5_I0_O)        0.043     6.353 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state0/O
                         net (fo=10, routed)          0.404     6.758    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state0_n_0
    SLICE_X137Y255       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/GTRXRESET_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.279    11.825    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk
    SLICE_X137Y255       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/GTRXRESET_reg/C
                         clock pessimism              1.035    12.860    
                         clock uncertainty           -0.035    12.824    
    SLICE_X137Y255       FDRE (Setup_fdre_C_R)       -0.304    12.520    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/GTRXRESET_reg
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 clocks/rst_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/RXUSERRDY_reg/R
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.266ns (13.898%)  route 1.648ns (86.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 11.825 - 8.000 ) 
    Source Clock Delay      (SCD):    4.844ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.276     4.844    clocks/clk125_fr
    SLICE_X133Y230       FDRE                                         r  clocks/rst_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y230       FDRE (Prop_fdre_C_Q)         0.223     5.067 r  clocks/rst_eth_reg/Q
                         net (fo=5, routed)           1.244     6.310    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rst_eth
    SLICE_X137Y255       LUT5 (Prop_lut5_I0_O)        0.043     6.353 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state0/O
                         net (fo=10, routed)          0.404     6.758    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state0_n_0
    SLICE_X137Y255       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/RXUSERRDY_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.279    11.825    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk
    SLICE_X137Y255       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/RXUSERRDY_reg/C
                         clock pessimism              1.035    12.860    
                         clock uncertainty           -0.035    12.824    
    SLICE_X137Y255       FDRE (Setup_fdre_C_R)       -0.304    12.520    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/RXUSERRDY_reg
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  5.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_data_valid/data_sync/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.653     1.662    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_data_valid/clk
    SLICE_X133Y258       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_data_valid/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y258       FDRE (Prop_fdre_C_Q)         0.100     1.762 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_data_valid/data_sync/Q
                         net (fo=1, routed)           0.055     1.816    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X133Y258       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.879     2.223    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_data_valid/clk
    SLICE_X133Y258       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg/C
                         clock pessimism             -0.561     1.662    
    SLICE_X133Y258       FDRE (Hold_fdre_C_D)         0.047     1.709    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.653     1.662    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/clk
    SLICE_X133Y258       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y258       FDRE (Prop_fdre_C_Q)         0.100     1.762 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync/Q
                         net (fo=1, routed)           0.055     1.816    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X133Y258       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.879     2.223    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/clk
    SLICE_X133Y258       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg/C
                         clock pessimism             -0.561     1.662    
    SLICE_X133Y258       FDRE (Hold_fdre_C_D)         0.044     1.706    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.655     1.664    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/clk
    SLICE_X144Y256       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y256       FDRE (Prop_fdre_C_Q)         0.100     1.764 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync/Q
                         net (fo=1, routed)           0.056     1.820    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X144Y256       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.881     2.225    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/clk
    SLICE_X144Y256       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg/C
                         clock pessimism             -0.561     1.664    
    SLICE_X144Y256       FDRE (Hold_fdre_C_D)         0.044     1.708    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.655     1.664    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/clk
    SLICE_X144Y256       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y256       FDRE (Prop_fdre_C_Q)         0.100     1.764 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync/Q
                         net (fo=1, routed)           0.060     1.824    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync1
    SLICE_X144Y256       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.881     2.225    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/clk
    SLICE_X144Y256       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg/C
                         clock pessimism             -0.561     1.664    
    SLICE_X144Y256       FDRE (Hold_fdre_C_D)         0.047     1.711    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.655     1.664    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_CPLLLOCK/clk
    SLICE_X140Y255       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y255       FDRE (Prop_fdre_C_Q)         0.100     1.764 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync/Q
                         net (fo=1, routed)           0.060     1.824    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync1
    SLICE_X140Y255       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.881     2.225    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_CPLLLOCK/clk
    SLICE_X140Y255       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg/C
                         clock pessimism             -0.561     1.664    
    SLICE_X140Y255       FDRE (Hold_fdre_C_D)         0.047     1.711    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_CPLLLOCK/data_sync/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_CPLLLOCK/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.655     1.664    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_CPLLLOCK/clk
    SLICE_X138Y255       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_CPLLLOCK/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y255       FDRE (Prop_fdre_C_Q)         0.118     1.782 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_CPLLLOCK/data_sync/Q
                         net (fo=1, routed)           0.055     1.836    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_CPLLLOCK/data_sync1
    SLICE_X138Y255       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_CPLLLOCK/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.881     2.225    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_CPLLLOCK/clk
    SLICE_X138Y255       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_CPLLLOCK/data_sync_reg/C
                         clock pessimism             -0.561     1.664    
    SLICE_X138Y255       FDRE (Hold_fdre_C_D)         0.042     1.706    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_CPLLLOCK/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.654     1.663    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/clk
    SLICE_X138Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y257       FDRE (Prop_fdre_C_Q)         0.118     1.781 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync/Q
                         net (fo=1, routed)           0.055     1.835    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X138Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.880     2.224    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/clk
    SLICE_X138Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg/C
                         clock pessimism             -0.561     1.663    
    SLICE_X138Y257       FDRE (Hold_fdre_C_D)         0.042     1.705    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.656     1.665    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/clk
    SLICE_X138Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y252       FDRE (Prop_fdre_C_Q)         0.118     1.783 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync/Q
                         net (fo=1, routed)           0.055     1.837    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X138Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.882     2.226    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/clk
    SLICE_X138Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg/C
                         clock pessimism             -0.561     1.665    
    SLICE_X138Y252       FDRE (Hold_fdre_C_D)         0.042     1.707    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_done_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.391%)  route 0.074ns (36.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.655     1.664    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk
    SLICE_X140Y253       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y253       FDRE (Prop_fdre_C_Q)         0.100     1.764 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_reg[5]/Q
                         net (fo=3, routed)           0.074     1.837    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_reg__0[5]
    SLICE_X141Y253       LUT6 (Prop_lut6_I2_O)        0.028     1.865 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_done_i_1/O
                         net (fo=1, routed)           0.000     1.865    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_done_i_1_n_0
    SLICE_X141Y253       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.881     2.225    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk
    SLICE_X141Y253       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.550     1.675    
    SLICE_X141Y253       FDRE (Hold_fdre_C_D)         0.060     1.735    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.656     1.665    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/clk
    SLICE_X138Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y252       FDRE (Prop_fdre_C_Q)         0.118     1.783 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync/Q
                         net (fo=1, routed)           0.055     1.837    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X138Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.882     2.226    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/clk
    SLICE_X138Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg/C
                         clock pessimism             -0.561     1.665    
    SLICE_X138Y252       FDRE (Hold_fdre_C_D)         0.038     1.703    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt_clkp
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gt_clkp }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y8  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0       n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y8  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0        n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y2   eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gtxe2_common_0_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y2   eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gtxe2_common_0_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                        n/a            1.409         8.000       6.591      BUFGCTRL_X0Y16      eth/bufg_fr/I
Min Period        n/a     IBUFDS_GTE2/I                 n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y4    eth/ibuf0/I
Min Period        n/a     MMCME2_ADV/CLKIN1             n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y6     clocks/mmcm/CLKIN1
Min Period        n/a     FDRE/C                        n/a            0.750         8.000       7.250      SLICE_X134Y229      clocks/d17_d_reg/C
Min Period        n/a     FDRE/C                        n/a            0.750         8.000       7.250      SLICE_X134Y229      clocks/nuke_d_reg/C
Min Period        n/a     FDRE/C                        n/a            0.750         8.000       7.250      SLICE_X133Y258      eth/phy/transceiver_inst/sync_block_data_valid/data_sync_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1             n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y6     clocks/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1             n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y6     clocks/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1             n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y6     clocks/mmcm/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK                    n/a            0.642         4.000       3.358      SLICE_X136Y226      clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Fast    SRL16E/CLK                    n/a            0.642         4.000       3.358      SLICE_X136Y226      clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         4.000       3.600      SLICE_X138Y255      eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_CPLLLOCK/data_sync_reg/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         4.000       3.600      SLICE_X144Y256      eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         4.000       3.600      SLICE_X138Y253      eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         4.000       3.600      SLICE_X140Y253      eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         4.000       3.600      SLICE_X140Y255      eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         4.000       3.600      SLICE_X144Y256      eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1             n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y6     clocks/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1             n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y6     clocks/mmcm/CLKIN1
High Pulse Width  Fast    SRL16E/CLK                    n/a            0.642         4.000       3.358      SLICE_X136Y226      clocks/clkdiv/reset_gen/CLK
High Pulse Width  Slow    SRL16E/CLK                    n/a            0.642         4.000       3.358      SLICE_X136Y226      clocks/clkdiv/reset_gen/CLK
High Pulse Width  Fast    FDCE/C                        n/a            0.350         4.000       3.650      SLICE_X135Y222      clocks/clkdiv/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C                        n/a            0.350         4.000       3.650      SLICE_X135Y224      clocks/clkdiv/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C                        n/a            0.350         4.000       3.650      SLICE_X135Y224      clocks/clkdiv/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C                        n/a            0.350         4.000       3.650      SLICE_X135Y225      clocks/clkdiv/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C                        n/a            0.350         4.000       3.650      SLICE_X135Y225      clocks/clkdiv/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C                        n/a            0.350         4.000       3.650      SLICE_X135Y225      clocks/clkdiv/cnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clocks/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y6  clocks/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y6  clocks/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y6  clocks/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y6  clocks/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       21.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.367ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        9.985ns  (logic 0.438ns (4.387%)  route 9.547ns (95.613%))
  Logic Levels:           5  (LUT4=1 LUT5=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.105ns = ( 39.105 - 32.000 ) 
    Source Clock Delay      (SCD):    8.629ns
    Clock Pessimism Removal (CPR):    1.504ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.223     8.629    ipbus/trans/sm/ipb_clk
    SLICE_X100Y212       FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y212       FDRE (Prop_fdre_C_Q)         0.223     8.852 f  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=75, routed)          2.125    10.976    ipbus/trans/sm/reg_reg_1[1]
    SLICE_X97Y215        LUT5 (Prop_lut5_I1_O)        0.043    11.019 r  ipbus/trans/sm/reg_reg_i_35/O
                         net (fo=70, routed)          1.830    12.850    slaves/slave4/addr_reg[2]
    SLICE_X105Y212       LUT5 (Prop_lut5_I1_O)        0.043    12.893 r  slaves/slave4/rmw_input[6]_i_2/O
                         net (fo=1, routed)           0.563    13.455    slaves/slave4/rmw_input[6]_i_2_n_0
    SLICE_X99Y212        LUT4 (Prop_lut4_I0_O)        0.043    13.498 r  slaves/slave4/rmw_input[6]_i_1/O
                         net (fo=2, routed)           0.645    14.143    ipbus/trans/sm/reg_reg_4[6]
    SLICE_X102Y220       LUT5 (Prop_lut5_I4_O)        0.043    14.186 r  ipbus/trans/sm/ram_reg_1_i_7/O
                         net (fo=1, routed)           0.347    14.533    ipbus/trans/sm/data_out[6]
    SLICE_X103Y220       LUT5 (Prop_lut5_I2_O)        0.043    14.576 r  ipbus/trans/sm/ram_reg_1_i_2/O
                         net (fo=1, routed)           4.038    18.614    ipbus/udp_if/ipbus_tx_ram/tx_dia[6]
    RAMB36_X3Y45         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    32.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.508    36.054    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    37.995 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.111    39.105    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X3Y45         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              1.504    40.609    
                         clock uncertainty           -0.085    40.524    
    RAMB36_X3Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.543    39.981    ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         39.981    
                         arrival time                         -18.614    
  -------------------------------------------------------------------
                         slack                                 21.367    

Slack (MET) :             21.590ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        9.814ns  (logic 0.438ns (4.463%)  route 9.376ns (95.537%))
  Logic Levels:           5  (LUT4=1 LUT5=4)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.156ns = ( 39.156 - 32.000 ) 
    Source Clock Delay      (SCD):    8.629ns
    Clock Pessimism Removal (CPR):    1.504ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.223     8.629    ipbus/trans/sm/ipb_clk
    SLICE_X100Y212       FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y212       FDRE (Prop_fdre_C_Q)         0.223     8.852 f  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=75, routed)          2.125    10.976    ipbus/trans/sm/reg_reg_1[1]
    SLICE_X97Y215        LUT5 (Prop_lut5_I1_O)        0.043    11.019 r  ipbus/trans/sm/reg_reg_i_35/O
                         net (fo=70, routed)          1.696    12.715    slaves/slave4/addr_reg[2]
    SLICE_X106Y214       LUT5 (Prop_lut5_I1_O)        0.043    12.758 r  slaves/slave4/rmw_input[9]_i_2/O
                         net (fo=1, routed)           0.486    13.245    slaves/slave4/rmw_input[9]_i_2_n_0
    SLICE_X99Y214        LUT4 (Prop_lut4_I0_O)        0.043    13.288 r  slaves/slave4/rmw_input[9]_i_1/O
                         net (fo=2, routed)           0.724    14.012    ipbus/trans/sm/reg_reg_4[9]
    SLICE_X107Y220       LUT5 (Prop_lut5_I4_O)        0.043    14.055 r  ipbus/trans/sm/ram_reg_2_i_9/O
                         net (fo=1, routed)           0.436    14.490    ipbus/trans/sm/data_out[9]
    SLICE_X107Y220       LUT5 (Prop_lut5_I2_O)        0.043    14.533 r  ipbus/trans/sm/ram_reg_2_i_3/O
                         net (fo=1, routed)           3.909    18.442    ipbus/udp_if/ipbus_tx_ram/tx_dia[9]
    RAMB36_X4Y45         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    32.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.508    36.054    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    37.995 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.162    39.156    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X4Y45         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              1.504    40.660    
                         clock uncertainty           -0.085    40.575    
    RAMB36_X4Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    40.032    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         40.032    
                         arrival time                         -18.442    
  -------------------------------------------------------------------
                         slack                                 21.590    

Slack (MET) :             21.635ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        9.718ns  (logic 0.438ns (4.507%)  route 9.280ns (95.493%))
  Logic Levels:           5  (LUT4=1 LUT5=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.105ns = ( 39.105 - 32.000 ) 
    Source Clock Delay      (SCD):    8.629ns
    Clock Pessimism Removal (CPR):    1.504ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.223     8.629    ipbus/trans/sm/ipb_clk
    SLICE_X100Y212       FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y212       FDRE (Prop_fdre_C_Q)         0.223     8.852 f  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=75, routed)          2.125    10.976    ipbus/trans/sm/reg_reg_1[1]
    SLICE_X97Y215        LUT5 (Prop_lut5_I1_O)        0.043    11.019 r  ipbus/trans/sm/reg_reg_i_35/O
                         net (fo=70, routed)          1.591    12.611    slaves/slave4/addr_reg[2]
    SLICE_X104Y212       LUT5 (Prop_lut5_I1_O)        0.043    12.654 r  slaves/slave4/rmw_input[4]_i_2/O
                         net (fo=1, routed)           0.597    13.251    slaves/slave4/rmw_input[4]_i_2_n_0
    SLICE_X99Y212        LUT4 (Prop_lut4_I0_O)        0.043    13.294 r  slaves/slave4/rmw_input[4]_i_1/O
                         net (fo=2, routed)           0.844    14.138    ipbus/trans/sm/reg_reg_4[4]
    SLICE_X109Y218       LUT5 (Prop_lut5_I4_O)        0.043    14.181 r  ipbus/trans/sm/ram_reg_1_i_11/O
                         net (fo=1, routed)           0.310    14.491    ipbus/trans/sm/data_out[4]
    SLICE_X107Y218       LUT5 (Prop_lut5_I2_O)        0.043    14.534 r  ipbus/trans/sm/ram_reg_1_i_4/O
                         net (fo=1, routed)           3.812    18.346    ipbus/udp_if/ipbus_tx_ram/tx_dia[4]
    RAMB36_X3Y45         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    32.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.508    36.054    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    37.995 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.111    39.105    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X3Y45         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              1.504    40.609    
                         clock uncertainty           -0.085    40.524    
    RAMB36_X3Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    39.981    ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         39.981    
                         arrival time                         -18.346    
  -------------------------------------------------------------------
                         slack                                 21.635    

Slack (MET) :             21.798ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        9.553ns  (logic 0.438ns (4.585%)  route 9.115ns (95.415%))
  Logic Levels:           5  (LUT4=1 LUT5=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.103ns = ( 39.103 - 32.000 ) 
    Source Clock Delay      (SCD):    8.629ns
    Clock Pessimism Removal (CPR):    1.504ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.223     8.629    ipbus/trans/sm/ipb_clk
    SLICE_X100Y212       FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y212       FDRE (Prop_fdre_C_Q)         0.223     8.852 f  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=75, routed)          2.125    10.976    ipbus/trans/sm/reg_reg_1[1]
    SLICE_X97Y215        LUT5 (Prop_lut5_I1_O)        0.043    11.019 r  ipbus/trans/sm/reg_reg_i_35/O
                         net (fo=70, routed)          1.714    12.734    slaves/slave4/addr_reg[2]
    SLICE_X105Y212       LUT5 (Prop_lut5_I1_O)        0.043    12.777 r  slaves/slave4/rmw_input[1]_i_2/O
                         net (fo=1, routed)           0.476    13.252    slaves/slave4/rmw_input[1]_i_2_n_0
    SLICE_X98Y212        LUT4 (Prop_lut4_I0_O)        0.043    13.295 r  slaves/slave4/rmw_input[1]_i_1/O
                         net (fo=2, routed)           0.617    13.912    ipbus/trans/sm/reg_reg_4[1]
    SLICE_X109Y215       LUT5 (Prop_lut5_I4_O)        0.043    13.955 r  ipbus/trans/sm/ram_reg_0_i_20/O
                         net (fo=1, routed)           0.366    14.321    ipbus/trans/sm/data_out[1]
    SLICE_X109Y215       LUT5 (Prop_lut5_I2_O)        0.043    14.364 r  ipbus/trans/sm/ram_reg_0_i_13/O
                         net (fo=1, routed)           3.817    18.182    ipbus/udp_if/ipbus_tx_ram/tx_dia[1]
    RAMB36_X3Y44         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    32.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.508    36.054    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    37.995 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.109    39.103    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X3Y44         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              1.504    40.607    
                         clock uncertainty           -0.085    40.522    
    RAMB36_X3Y44         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    39.979    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         39.979    
                         arrival time                         -18.182    
  -------------------------------------------------------------------
                         slack                                 21.798    

Slack (MET) :             21.931ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 0.395ns (4.170%)  route 9.077ns (95.830%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.156ns = ( 39.156 - 32.000 ) 
    Source Clock Delay      (SCD):    8.629ns
    Clock Pessimism Removal (CPR):    1.504ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.223     8.629    ipbus/trans/sm/ipb_clk
    SLICE_X100Y212       FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y212       FDRE (Prop_fdre_C_Q)         0.223     8.852 f  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=75, routed)          2.125    10.976    ipbus/trans/sm/reg_reg_1[1]
    SLICE_X97Y215        LUT5 (Prop_lut5_I1_O)        0.043    11.019 r  ipbus/trans/sm/reg_reg_i_35/O
                         net (fo=70, routed)          1.692    12.711    slaves/slave3/addr_reg[2]
    SLICE_X106Y215       LUT6 (Prop_lut6_I3_O)        0.043    12.754 r  slaves/slave3/rmw_input[10]_i_2/O
                         net (fo=2, routed)           0.826    13.580    ipbus/trans/sm/reg_reg_25
    SLICE_X104Y220       LUT6 (Prop_lut6_I0_O)        0.043    13.623 r  ipbus/trans/sm/ram_reg_2_i_7/O
                         net (fo=1, routed)           0.363    13.986    ipbus/trans/sm/data_out[10]
    SLICE_X104Y220       LUT5 (Prop_lut5_I2_O)        0.043    14.029 r  ipbus/trans/sm/ram_reg_2_i_2/O
                         net (fo=1, routed)           4.072    18.101    ipbus/udp_if/ipbus_tx_ram/tx_dia[10]
    RAMB36_X4Y45         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    32.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.508    36.054    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    37.995 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.162    39.156    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X4Y45         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              1.504    40.660    
                         clock uncertainty           -0.085    40.575    
    RAMB36_X4Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.543    40.032    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         40.032    
                         arrival time                         -18.101    
  -------------------------------------------------------------------
                         slack                                 21.931    

Slack (MET) :             21.935ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        9.469ns  (logic 0.438ns (4.626%)  route 9.031ns (95.374%))
  Logic Levels:           5  (LUT4=1 LUT5=4)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.156ns = ( 39.156 - 32.000 ) 
    Source Clock Delay      (SCD):    8.629ns
    Clock Pessimism Removal (CPR):    1.504ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.223     8.629    ipbus/trans/sm/ipb_clk
    SLICE_X100Y212       FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y212       FDRE (Prop_fdre_C_Q)         0.223     8.852 f  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=75, routed)          2.125    10.976    ipbus/trans/sm/reg_reg_1[1]
    SLICE_X97Y215        LUT5 (Prop_lut5_I1_O)        0.043    11.019 r  ipbus/trans/sm/reg_reg_i_35/O
                         net (fo=70, routed)          1.723    12.742    slaves/slave4/addr_reg[2]
    SLICE_X106Y214       LUT5 (Prop_lut5_I1_O)        0.043    12.785 r  slaves/slave4/rmw_input[8]_i_2/O
                         net (fo=1, routed)           0.431    13.216    slaves/slave4/rmw_input[8]_i_2_n_0
    SLICE_X97Y214        LUT4 (Prop_lut4_I0_O)        0.043    13.259 r  slaves/slave4/rmw_input[8]_i_1/O
                         net (fo=2, routed)           0.581    13.840    ipbus/trans/sm/reg_reg_4[8]
    SLICE_X107Y220       LUT5 (Prop_lut5_I4_O)        0.043    13.883 r  ipbus/trans/sm/ram_reg_2_i_11/O
                         net (fo=1, routed)           0.329    14.212    ipbus/trans/sm/data_out[8]
    SLICE_X107Y220       LUT5 (Prop_lut5_I2_O)        0.043    14.255 r  ipbus/trans/sm/ram_reg_2_i_4/O
                         net (fo=1, routed)           3.842    18.097    ipbus/udp_if/ipbus_tx_ram/tx_dia[8]
    RAMB36_X4Y45         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    32.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.508    36.054    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    37.995 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.162    39.156    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X4Y45         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              1.504    40.660    
                         clock uncertainty           -0.085    40.575    
    RAMB36_X4Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    40.032    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         40.032    
                         arrival time                         -18.097    
  -------------------------------------------------------------------
                         slack                                 21.935    

Slack (MET) :             21.954ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        9.448ns  (logic 0.438ns (4.636%)  route 9.010ns (95.364%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.154ns = ( 39.154 - 32.000 ) 
    Source Clock Delay      (SCD):    8.629ns
    Clock Pessimism Removal (CPR):    1.504ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.223     8.629    ipbus/trans/sm/ipb_clk
    SLICE_X100Y212       FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y212       FDRE (Prop_fdre_C_Q)         0.223     8.852 f  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=75, routed)          2.125    10.976    ipbus/trans/sm/reg_reg_1[1]
    SLICE_X97Y215        LUT5 (Prop_lut5_I1_O)        0.043    11.019 r  ipbus/trans/sm/reg_reg_i_35/O
                         net (fo=70, routed)          1.056    12.076    slaves/slave3/addr_reg[2]
    SLICE_X94Y218        LUT6 (Prop_lut6_I4_O)        0.043    12.119 r  slaves/slave3/rmw_input[27]_i_3/O
                         net (fo=1, routed)           0.763    12.882    slaves/slave3/rmw_input[27]_i_3_n_0
    SLICE_X104Y218       LUT6 (Prop_lut6_I0_O)        0.043    12.925 r  slaves/slave3/rmw_input[27]_i_2/O
                         net (fo=2, routed)           0.627    13.552    ipbus/trans/sm/reg_reg_9
    SLICE_X109Y219       LUT6 (Prop_lut6_I0_O)        0.043    13.595 r  ipbus/trans/sm/ram_reg_6_i_5/O
                         net (fo=1, routed)           0.281    13.876    ipbus/trans/sm/data_out[27]
    SLICE_X108Y218       LUT5 (Prop_lut5_I2_O)        0.043    13.919 r  ipbus/trans/sm/ram_reg_6_i_1/O
                         net (fo=1, routed)           4.158    18.077    ipbus/udp_if/ipbus_tx_ram/tx_dia[27]
    RAMB36_X4Y44         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    32.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.508    36.054    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    37.995 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.160    39.154    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X4Y44         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              1.504    40.658    
                         clock uncertainty           -0.085    40.573    
    RAMB36_X4Y44         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    40.030    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         40.030    
                         arrival time                         -18.077    
  -------------------------------------------------------------------
                         slack                                 21.954    

Slack (MET) :             22.107ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 0.438ns (4.732%)  route 8.818ns (95.268%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.116ns = ( 39.116 - 32.000 ) 
    Source Clock Delay      (SCD):    8.629ns
    Clock Pessimism Removal (CPR):    1.504ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.223     8.629    ipbus/trans/sm/ipb_clk
    SLICE_X100Y212       FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y212       FDRE (Prop_fdre_C_Q)         0.223     8.852 f  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=75, routed)          2.125    10.976    ipbus/trans/sm/reg_reg_1[1]
    SLICE_X97Y215        LUT5 (Prop_lut5_I1_O)        0.043    11.019 r  ipbus/trans/sm/reg_reg_i_35/O
                         net (fo=70, routed)          0.900    11.919    slaves/slave3/addr_reg[2]
    SLICE_X88Y217        LUT6 (Prop_lut6_I4_O)        0.043    11.962 r  slaves/slave3/rmw_input[15]_i_3/O
                         net (fo=1, routed)           0.808    12.770    slaves/slave3/rmw_input[15]_i_3_n_0
    SLICE_X103Y218       LUT6 (Prop_lut6_I0_O)        0.043    12.813 r  slaves/slave3/rmw_input[15]_i_2/O
                         net (fo=2, routed)           0.651    13.464    ipbus/trans/sm/reg_reg_20
    SLICE_X105Y221       LUT6 (Prop_lut6_I0_O)        0.043    13.507 r  ipbus/trans/sm/ram_reg_3_i_5/O
                         net (fo=1, routed)           0.295    13.801    ipbus/trans/sm/data_out[15]
    SLICE_X105Y221       LUT5 (Prop_lut5_I2_O)        0.043    13.844 r  ipbus/trans/sm/ram_reg_3_i_1/O
                         net (fo=1, routed)           4.041    17.885    ipbus/udp_if/ipbus_tx_ram/tx_dia[15]
    RAMB36_X3Y48         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    32.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.508    36.054    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    37.995 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.122    39.116    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X3Y48         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              1.504    40.620    
                         clock uncertainty           -0.085    40.535    
    RAMB36_X3Y48         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    39.992    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         39.992    
                         arrival time                         -17.885    
  -------------------------------------------------------------------
                         slack                                 22.107    

Slack (MET) :             22.180ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 0.438ns (4.772%)  route 8.740ns (95.228%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.110ns = ( 39.110 - 32.000 ) 
    Source Clock Delay      (SCD):    8.629ns
    Clock Pessimism Removal (CPR):    1.504ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.223     8.629    ipbus/trans/sm/ipb_clk
    SLICE_X100Y212       FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y212       FDRE (Prop_fdre_C_Q)         0.223     8.852 f  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=75, routed)          2.125    10.976    ipbus/trans/sm/reg_reg_1[1]
    SLICE_X97Y215        LUT5 (Prop_lut5_I1_O)        0.043    11.019 r  ipbus/trans/sm/reg_reg_i_35/O
                         net (fo=70, routed)          0.900    11.919    slaves/slave3/addr_reg[2]
    SLICE_X89Y217        LUT6 (Prop_lut6_I4_O)        0.043    11.962 r  slaves/slave3/rmw_input[28]_i_3/O
                         net (fo=1, routed)           0.614    12.576    slaves/slave3/rmw_input[28]_i_3_n_0
    SLICE_X103Y217       LUT6 (Prop_lut6_I0_O)        0.043    12.619 r  slaves/slave3/rmw_input[28]_i_2/O
                         net (fo=2, routed)           0.630    13.249    ipbus/trans/sm/reg_reg_8
    SLICE_X108Y220       LUT6 (Prop_lut6_I0_O)        0.043    13.292 r  ipbus/trans/sm/ram_reg_7_i_11/O
                         net (fo=1, routed)           0.336    13.628    ipbus/trans/sm/data_out[28]
    SLICE_X108Y220       LUT5 (Prop_lut5_I2_O)        0.043    13.671 r  ipbus/trans/sm/ram_reg_7_i_4/O
                         net (fo=1, routed)           4.135    17.806    ipbus/udp_if/ipbus_tx_ram/tx_dia[28]
    RAMB36_X3Y46         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    32.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.508    36.054    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    37.995 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.116    39.110    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X3Y46         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              1.504    40.614    
                         clock uncertainty           -0.085    40.529    
    RAMB36_X3Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    39.986    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         39.986    
                         arrival time                         -17.806    
  -------------------------------------------------------------------
                         slack                                 22.180    

Slack (MET) :             22.228ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 0.395ns (4.301%)  route 8.789ns (95.699%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.164ns = ( 39.164 - 32.000 ) 
    Source Clock Delay      (SCD):    8.629ns
    Clock Pessimism Removal (CPR):    1.504ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.223     8.629    ipbus/trans/sm/ipb_clk
    SLICE_X100Y212       FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y212       FDRE (Prop_fdre_C_Q)         0.223     8.852 f  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=75, routed)          2.125    10.976    ipbus/trans/sm/reg_reg_1[1]
    SLICE_X97Y215        LUT5 (Prop_lut5_I1_O)        0.043    11.019 r  ipbus/trans/sm/reg_reg_i_35/O
                         net (fo=70, routed)          1.373    12.392    slaves/slave3/addr_reg[2]
    SLICE_X106Y215       LUT6 (Prop_lut6_I3_O)        0.043    12.435 r  slaves/slave3/rmw_input[16]_i_2/O
                         net (fo=2, routed)           0.741    13.176    ipbus/trans/sm/reg_reg_19
    SLICE_X108Y218       LUT6 (Prop_lut6_I0_O)        0.043    13.219 r  ipbus/trans/sm/ram_reg_4_i_11/O
                         net (fo=1, routed)           0.355    13.574    ipbus/trans/sm/data_out[16]
    SLICE_X108Y218       LUT5 (Prop_lut5_I2_O)        0.043    13.617 r  ipbus/trans/sm/ram_reg_4_i_4/O
                         net (fo=1, routed)           4.195    17.812    ipbus/udp_if/ipbus_tx_ram/tx_dia[16]
    RAMB36_X4Y47         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    32.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.508    36.054    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    37.995 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.170    39.164    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X4Y47         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              1.504    40.668    
                         clock uncertainty           -0.085    40.583    
    RAMB36_X4Y47         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    40.040    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         40.040    
                         arrival time                         -17.812    
  -------------------------------------------------------------------
                         slack                                 22.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.208ns
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.749     1.758    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.802 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.538     3.340    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X121Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y216       FDRE (Prop_fdre_C_Q)         0.100     3.440 r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/Q
                         net (fo=1, routed)           0.055     3.494    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf[3]
    SLICE_X121Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.003     2.347    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.467 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.741     4.208    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X121Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/C
                         clock pessimism             -0.868     3.340    
    SLICE_X121Y216       FDRE (Hold_fdre_C_D)         0.049     3.389    ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.389    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave2/reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.100ns (28.242%)  route 0.254ns (71.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.236ns
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.749     1.758    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.802 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.533     3.335    ipbus/trans/sm/ipb_clk
    SLICE_X100Y212       FDRE                                         r  ipbus/trans/sm/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y212       FDRE (Prop_fdre_C_Q)         0.100     3.435 r  ipbus/trans/sm/addr_reg[5]/Q
                         net (fo=2, routed)           0.254     3.689    slaves/slave2/addr_reg[9][5]
    RAMB36_X3Y42         RAMB36E1                                     r  slaves/slave2/reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.003     2.347    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.467 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.770     4.236    slaves/slave2/ipb_clk
    RAMB36_X3Y42         RAMB36E1                                     r  slaves/slave2/reg_reg/CLKARDCLK
                         clock pessimism             -0.838     3.398    
    RAMB36_X3Y42         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.581    slaves/slave2/reg_reg
  -------------------------------------------------------------------
                         required time                         -3.581    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.208ns
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.749     1.758    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.802 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.538     3.340    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X121Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y216       FDRE (Prop_fdre_C_Q)         0.100     3.440 r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/Q
                         net (fo=1, routed)           0.055     3.494    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf[0]
    SLICE_X121Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.003     2.347    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.467 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.741     4.208    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X121Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[0]/C
                         clock pessimism             -0.868     3.340    
    SLICE_X121Y216       FDRE (Hold_fdre_C_D)         0.047     3.387    ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.387    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.208ns
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.749     1.758    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.802 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.538     3.340    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X121Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y216       FDRE (Prop_fdre_C_Q)         0.100     3.440 r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/Q
                         net (fo=1, routed)           0.055     3.494    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf[2]
    SLICE_X121Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.003     2.347    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.467 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.741     4.208    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X121Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[2]/C
                         clock pessimism             -0.868     3.340    
    SLICE_X121Y216       FDRE (Hold_fdre_C_D)         0.047     3.387    ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.387    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 slaves/slave4/ptr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave4/reg_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.118ns (33.794%)  route 0.231ns (66.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.232ns
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.749     1.758    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.802 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.536     3.338    slaves/slave4/ipb_clk
    SLICE_X106Y214       FDRE                                         r  slaves/slave4/ptr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y214       FDRE (Prop_fdre_C_Q)         0.118     3.456 r  slaves/slave4/ptr_reg[9]/Q
                         net (fo=3, routed)           0.231     3.687    slaves/slave4/ptr_reg__0[9]
    RAMB36_X3Y43         RAMB36E1                                     r  slaves/slave4/reg_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.003     2.347    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.467 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.766     4.232    slaves/slave4/ipb_clk
    RAMB36_X3Y43         RAMB36E1                                     r  slaves/slave4/reg_reg/CLKARDCLK
                         clock pessimism             -0.838     3.394    
    RAMB36_X3Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     3.577    slaves/slave4/reg_reg
  -------------------------------------------------------------------
                         required time                         -3.577    
                         arrival time                           3.687    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave2/reg_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.100ns (28.036%)  route 0.257ns (71.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.236ns
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.749     1.758    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.802 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.533     3.335    ipbus/trans/sm/ipb_clk
    SLICE_X100Y212       FDRE                                         r  ipbus/trans/sm/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y212       FDRE (Prop_fdre_C_Q)         0.100     3.435 r  ipbus/trans/sm/addr_reg[9]/Q
                         net (fo=2, routed)           0.257     3.691    slaves/slave2/addr_reg[9][9]
    RAMB36_X3Y42         RAMB36E1                                     r  slaves/slave2/reg_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.003     2.347    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.467 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.770     4.236    slaves/slave2/ipb_clk
    RAMB36_X3Y42         RAMB36E1                                     r  slaves/slave2/reg_reg/CLKARDCLK
                         clock pessimism             -0.838     3.398    
    RAMB36_X3Y42         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     3.581    slaves/slave2/reg_reg
  -------------------------------------------------------------------
                         required time                         -3.581    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/rmw_coeff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.383%)  route 0.054ns (29.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.201ns
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.749     1.758    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.802 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.531     3.333    ipbus/trans/sm/ipb_clk
    SLICE_X100Y216       FDRE                                         r  ipbus/trans/sm/rmw_coeff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y216       FDRE (Prop_fdre_C_Q)         0.100     3.433 r  ipbus/trans/sm/rmw_coeff_reg[23]/Q
                         net (fo=1, routed)           0.054     3.486    ipbus/trans/sm/rmw_coeff[23]
    SLICE_X101Y216       LUT5 (Prop_lut5_I4_O)        0.028     3.514 r  ipbus/trans/sm/rmw_result[23]_i_1/O
                         net (fo=1, routed)           0.000     3.514    ipbus/trans/sm/rmw_result_0[23]
    SLICE_X101Y216       FDRE                                         r  ipbus/trans/sm/rmw_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.003     2.347    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.467 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.734     4.201    ipbus/trans/sm/ipb_clk
    SLICE_X101Y216       FDRE                                         r  ipbus/trans/sm/rmw_result_reg[23]/C
                         clock pessimism             -0.857     3.344    
    SLICE_X101Y216       FDRE (Hold_fdre_C_D)         0.060     3.404    ipbus/trans/sm/rmw_result_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.404    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.208ns
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.749     1.758    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.802 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.538     3.340    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X121Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y216       FDRE (Prop_fdre_C_Q)         0.100     3.440 r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/Q
                         net (fo=1, routed)           0.055     3.494    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf[1]
    SLICE_X121Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.003     2.347    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.467 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.741     4.208    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X121Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[1]/C
                         clock pessimism             -0.868     3.340    
    SLICE_X121Y216       FDRE (Hold_fdre_C_D)         0.044     3.384    ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/rmw_coeff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.998%)  route 0.055ns (30.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.749     1.758    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.802 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.532     3.334    ipbus/trans/sm/ipb_clk
    SLICE_X100Y215       FDRE                                         r  ipbus/trans/sm/rmw_coeff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y215       FDRE (Prop_fdre_C_Q)         0.100     3.434 r  ipbus/trans/sm/rmw_coeff_reg[16]/Q
                         net (fo=1, routed)           0.055     3.488    ipbus/trans/sm/rmw_coeff[16]
    SLICE_X101Y215       LUT5 (Prop_lut5_I4_O)        0.028     3.516 r  ipbus/trans/sm/rmw_result[16]_i_1/O
                         net (fo=1, routed)           0.000     3.516    ipbus/trans/sm/rmw_result_0[16]
    SLICE_X101Y215       FDRE                                         r  ipbus/trans/sm/rmw_result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.003     2.347    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.467 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.735     4.202    ipbus/trans/sm/ipb_clk
    SLICE_X101Y215       FDRE                                         r  ipbus/trans/sm/rmw_result_reg[16]/C
                         clock pessimism             -0.857     3.345    
    SLICE_X101Y215       FDRE (Hold_fdre_C_D)         0.060     3.405    ipbus/trans/sm/rmw_result_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 slaves/slave1/reg_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave1/ipbus_out_reg[ipb_rdata][16]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (63.932%)  route 0.056ns (36.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.749     1.758    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.802 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.527     3.329    slaves/slave1/ipb_clk
    SLICE_X89Y213        FDRE                                         r  slaves/slave1/reg_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y213        FDRE (Prop_fdre_C_Q)         0.100     3.429 r  slaves/slave1/reg_reg[0][16]/Q
                         net (fo=1, routed)           0.056     3.485    slaves/slave1/reg[0]__0[16]
    SLICE_X88Y213        FDRE                                         r  slaves/slave1/ipbus_out_reg[ipb_rdata][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.003     2.347    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.467 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.730     4.197    slaves/slave1/ipb_clk
    SLICE_X88Y213        FDRE                                         r  slaves/slave1/ipbus_out_reg[ipb_rdata][16]/C
                         clock pessimism             -0.857     3.340    
    SLICE_X88Y213        FDRE (Hold_fdre_C_D)         0.032     3.372    slaves/slave1/ipbus_out_reg[ipb_rdata][16]
  -------------------------------------------------------------------
                         required time                         -3.372    
                         arrival time                           3.485    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { clocks/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X3Y40     ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X5Y43     ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X3Y44     ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X3Y48     ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X4Y44     ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X4Y42     ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X4Y41     ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X4Y47     ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X3Y46     ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X3Y45     ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       32.000      181.360    MMCME2_ADV_X0Y6  clocks/mmcm/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X112Y217   ipbus/trans/sm/timer_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X112Y217   ipbus/trans/sm/timer_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X105Y213   slaves/slave4/ptr_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X89Y218    slaves/slave3/ipbus_out_reg[ipb_rdata][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X87Y211    slaves/slave3/ipbus_out_reg[ipb_rdata][28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X95Y218    slaves/slave3/ipbus_out_reg[ipb_rdata][29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X93Y213    slaves/slave3/ipbus_out_reg[ipb_rdata][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X95Y218    slaves/slave3/ipbus_out_reg[ipb_rdata][31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X95Y211    slaves/slave3/ipbus_out_reg[ipb_rdata][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X89Y212    slaves/slave3/ipbus_out_reg[ipb_rdata][5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         16.000      15.650     SLICE_X105Y212   slaves/slave2/slaves/slave2/reg_reg_cooolgate_en_gate_35_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         16.000      15.650     SLICE_X105Y212   slaves/slave2/slaves/slave2/reg_reg_cooolgate_en_gate_36_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X96Y215    slaves/slave3/ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X95Y218    slaves/slave3/ipbus_out_reg[ipb_rdata][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X88Y215    slaves/slave3/ipbus_out_reg[ipb_rdata][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X89Y215    slaves/slave3/ipbus_out_reg[ipb_rdata][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X95Y214    slaves/slave3/ipbus_out_reg[ipb_rdata][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X95Y214    slaves/slave3/ipbus_out_reg[ipb_rdata][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X89Y215    slaves/slave3/ipbus_out_reg[ipb_rdata][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X88Y215    slaves/slave3/ipbus_out_reg[ipb_rdata][15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk62_5_ub
  To Clock:  clk125_ub

Setup :            0  Failing Endpoints,  Worst Slack        6.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.223ns (16.055%)  route 1.166ns (83.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 13.182 - 8.000 ) 
    Source Clock Delay      (SCD):    5.715ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.447     5.715    eth/phy/transceiver_inst/clk62_5
    SLICE_X143Y261       FDRE                                         r  eth/phy/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y261       FDRE (Prop_fdre_C_Q)         0.223     5.938 r  eth/phy/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           1.166     7.104    eth/phy/transceiver_inst/p_0_in_1
    SLICE_X139Y261       FDRE                                         r  eth/phy/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.277    13.182    eth/phy/transceiver_inst/userclk2
    SLICE_X139Y261       FDRE                                         r  eth/phy/transceiver_inst/rxbuferr_reg/C
                         clock pessimism              0.243    13.425    
                         clock uncertainty           -0.177    13.248    
    SLICE_X139Y261       FDRE (Setup_fdre_C_D)       -0.022    13.226    eth/phy/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                          -7.104    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/rxdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/rxdata_double_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.223ns (16.067%)  route 1.165ns (83.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 13.184 - 8.000 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.450     5.718    eth/phy/transceiver_inst/clk62_5
    SLICE_X144Y259       FDRE                                         r  eth/phy/transceiver_inst/rxdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y259       FDRE (Prop_fdre_C_Q)         0.223     5.941 r  eth/phy/transceiver_inst/rxdata_reg_reg[7]/Q
                         net (fo=1, routed)           1.165     7.106    eth/phy/transceiver_inst/rxdata_reg[7]
    SLICE_X143Y259       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.279    13.184    eth/phy/transceiver_inst/userclk2
    SLICE_X143Y259       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[7]/C
                         clock pessimism              0.243    13.427    
                         clock uncertainty           -0.177    13.250    
    SLICE_X143Y259       FDRE (Setup_fdre_C_D)       -0.019    13.231    eth/phy/transceiver_inst/rxdata_double_reg[7]
  -------------------------------------------------------------------
                         required time                         13.231    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/rxdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/rxdata_double_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.223ns (15.949%)  route 1.175ns (84.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 13.184 - 8.000 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.450     5.718    eth/phy/transceiver_inst/clk62_5
    SLICE_X144Y259       FDRE                                         r  eth/phy/transceiver_inst/rxdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y259       FDRE (Prop_fdre_C_Q)         0.223     5.941 r  eth/phy/transceiver_inst/rxdata_reg_reg[8]/Q
                         net (fo=1, routed)           1.175     7.116    eth/phy/transceiver_inst/rxdata_reg[8]
    SLICE_X143Y259       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.279    13.184    eth/phy/transceiver_inst/userclk2
    SLICE_X143Y259       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[8]/C
                         clock pessimism              0.243    13.427    
                         clock uncertainty           -0.177    13.250    
    SLICE_X143Y259       FDRE (Setup_fdre_C_D)       -0.008    13.242    eth/phy/transceiver_inst/rxdata_double_reg[8]
  -------------------------------------------------------------------
                         required time                         13.242    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.223ns (16.042%)  route 1.167ns (83.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 13.184 - 8.000 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.450     5.718    eth/phy/transceiver_inst/clk62_5
    SLICE_X144Y259       FDRE                                         r  eth/phy/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y259       FDRE (Prop_fdre_C_Q)         0.223     5.941 r  eth/phy/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           1.167     7.108    eth/phy/transceiver_inst/rxdata_reg[9]
    SLICE_X143Y259       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.279    13.184    eth/phy/transceiver_inst/userclk2
    SLICE_X143Y259       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism              0.243    13.427    
                         clock uncertainty           -0.177    13.250    
    SLICE_X143Y259       FDRE (Setup_fdre_C_D)       -0.008    13.242    eth/phy/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         13.242    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/rxdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/rxdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.223ns (16.180%)  route 1.155ns (83.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 13.183 - 8.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.449     5.717    eth/phy/transceiver_inst/clk62_5
    SLICE_X145Y260       FDRE                                         r  eth/phy/transceiver_inst/rxdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y260       FDRE (Prop_fdre_C_Q)         0.223     5.940 r  eth/phy/transceiver_inst/rxdata_reg_reg[0]/Q
                         net (fo=1, routed)           1.155     7.095    eth/phy/transceiver_inst/rxdata_reg[0]
    SLICE_X143Y260       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.278    13.183    eth/phy/transceiver_inst/userclk2
    SLICE_X143Y260       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[0]/C
                         clock pessimism              0.243    13.426    
                         clock uncertainty           -0.177    13.249    
    SLICE_X143Y260       FDRE (Setup_fdre_C_D)       -0.009    13.240    eth/phy/transceiver_inst/rxdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/rxdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/rxdata_double_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.223ns (16.265%)  route 1.148ns (83.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 13.184 - 8.000 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.450     5.718    eth/phy/transceiver_inst/clk62_5
    SLICE_X144Y259       FDRE                                         r  eth/phy/transceiver_inst/rxdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y259       FDRE (Prop_fdre_C_Q)         0.223     5.941 r  eth/phy/transceiver_inst/rxdata_reg_reg[6]/Q
                         net (fo=1, routed)           1.148     7.089    eth/phy/transceiver_inst/rxdata_reg[6]
    SLICE_X143Y259       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.279    13.184    eth/phy/transceiver_inst/userclk2
    SLICE_X143Y259       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[6]/C
                         clock pessimism              0.243    13.427    
                         clock uncertainty           -0.177    13.250    
    SLICE_X143Y259       FDRE (Setup_fdre_C_D)       -0.010    13.240    eth/phy/transceiver_inst/rxdata_double_reg[6]
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/rxcharisk_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/rxcharisk_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.223ns (15.894%)  route 1.180ns (84.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 13.184 - 8.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.449     5.717    eth/phy/transceiver_inst/clk62_5
    SLICE_X145Y260       FDRE                                         r  eth/phy/transceiver_inst/rxcharisk_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y260       FDRE (Prop_fdre_C_Q)         0.223     5.940 r  eth/phy/transceiver_inst/rxcharisk_reg_reg[0]/Q
                         net (fo=1, routed)           1.180     7.120    eth/phy/transceiver_inst/rxcharisk_reg__0[0]
    SLICE_X142Y258       FDRE                                         r  eth/phy/transceiver_inst/rxcharisk_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.279    13.184    eth/phy/transceiver_inst/userclk2
    SLICE_X142Y258       FDRE                                         r  eth/phy/transceiver_inst/rxcharisk_double_reg[0]/C
                         clock pessimism              0.243    13.427    
                         clock uncertainty           -0.177    13.250    
    SLICE_X142Y258       FDRE (Setup_fdre_C_D)        0.022    13.272    eth/phy/transceiver_inst/rxcharisk_double_reg[0]
  -------------------------------------------------------------------
                         required time                         13.272    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.223ns (16.028%)  route 1.168ns (83.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 13.184 - 8.000 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.450     5.718    eth/phy/transceiver_inst/clk62_5
    SLICE_X145Y259       FDRE                                         r  eth/phy/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y259       FDRE (Prop_fdre_C_Q)         0.223     5.941 r  eth/phy/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           1.168     7.109    eth/phy/transceiver_inst/rxdata_reg[5]
    SLICE_X142Y258       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.279    13.184    eth/phy/transceiver_inst/userclk2
    SLICE_X142Y258       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism              0.243    13.427    
                         clock uncertainty           -0.177    13.250    
    SLICE_X142Y258       FDRE (Setup_fdre_C_D)        0.013    13.263    eth/phy/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         13.263    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.223ns (16.441%)  route 1.133ns (83.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 13.186 - 8.000 ) 
    Source Clock Delay      (SCD):    5.720ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.452     5.720    eth/phy/transceiver_inst/clk62_5
    SLICE_X145Y253       FDRE                                         r  eth/phy/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y253       FDRE (Prop_fdre_C_Q)         0.223     5.943 r  eth/phy/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           1.133     7.076    eth/phy/transceiver_inst/txbufstatus_reg[1]
    SLICE_X144Y252       FDRE                                         r  eth/phy/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.281    13.186    eth/phy/transceiver_inst/userclk2
    SLICE_X144Y252       FDRE                                         r  eth/phy/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.243    13.429    
                         clock uncertainty           -0.177    13.252    
    SLICE_X144Y252       FDRE (Setup_fdre_C_D)       -0.022    13.230    eth/phy/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         13.230    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/rxchariscomma_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/rxchariscomma_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.223ns (16.015%)  route 1.169ns (83.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 13.184 - 8.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.451     5.719    eth/phy/transceiver_inst/clk62_5
    SLICE_X145Y257       FDRE                                         r  eth/phy/transceiver_inst/rxchariscomma_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y257       FDRE (Prop_fdre_C_Q)         0.223     5.942 r  eth/phy/transceiver_inst/rxchariscomma_reg_reg[1]/Q
                         net (fo=1, routed)           1.169     7.111    eth/phy/transceiver_inst/rxchariscomma_reg__0[1]
    SLICE_X142Y258       FDRE                                         r  eth/phy/transceiver_inst/rxchariscomma_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.279    13.184    eth/phy/transceiver_inst/userclk2
    SLICE_X142Y258       FDRE                                         r  eth/phy/transceiver_inst/rxchariscomma_double_reg[1]/C
                         clock pessimism              0.243    13.427    
                         clock uncertainty           -0.177    13.250    
    SLICE_X142Y258       FDRE (Setup_fdre_C_D)        0.021    13.271    eth/phy/transceiver_inst/rxchariscomma_double_reg[1]
  -------------------------------------------------------------------
                         required time                         13.271    
                         arrival time                          -7.111    
  -------------------------------------------------------------------
                         slack                                  6.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/rxdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/rxdata_double_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.100ns (15.615%)  route 0.540ns (84.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.656     2.479    eth/phy/transceiver_inst/clk62_5
    SLICE_X145Y259       FDRE                                         r  eth/phy/transceiver_inst/rxdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y259       FDRE (Prop_fdre_C_Q)         0.100     2.579 r  eth/phy/transceiver_inst/rxdata_reg_reg[10]/Q
                         net (fo=1, routed)           0.540     3.119    eth/phy/transceiver_inst/rxdata_reg[10]
    SLICE_X143Y260       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.881     3.028    eth/phy/transceiver_inst/userclk2
    SLICE_X143Y260       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[10]/C
                         clock pessimism             -0.257     2.771    
                         clock uncertainty            0.177     2.948    
    SLICE_X143Y260       FDRE (Hold_fdre_C_D)         0.032     2.980    eth/phy/transceiver_inst/rxdata_double_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.100ns (15.421%)  route 0.548ns (84.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.656     2.479    eth/phy/transceiver_inst/clk62_5
    SLICE_X145Y259       FDRE                                         r  eth/phy/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y259       FDRE (Prop_fdre_C_Q)         0.100     2.579 r  eth/phy/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           0.548     3.127    eth/phy/transceiver_inst/rxdata_reg[2]
    SLICE_X143Y259       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.882     3.029    eth/phy/transceiver_inst/userclk2
    SLICE_X143Y259       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism             -0.257     2.772    
                         clock uncertainty            0.177     2.949    
    SLICE_X143Y259       FDRE (Hold_fdre_C_D)         0.033     2.982    eth/phy/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/rxnotintable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/rxnotintable_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.100ns (14.994%)  route 0.567ns (85.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    2.478ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.655     2.478    eth/phy/transceiver_inst/clk62_5
    SLICE_X144Y260       FDRE                                         r  eth/phy/transceiver_inst/rxnotintable_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y260       FDRE (Prop_fdre_C_Q)         0.100     2.578 r  eth/phy/transceiver_inst/rxnotintable_reg_reg[1]/Q
                         net (fo=1, routed)           0.567     3.145    eth/phy/transceiver_inst/rxnotintable_reg__0[1]
    SLICE_X143Y260       FDRE                                         r  eth/phy/transceiver_inst/rxnotintable_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.881     3.028    eth/phy/transceiver_inst/userclk2
    SLICE_X143Y260       FDRE                                         r  eth/phy/transceiver_inst/rxnotintable_double_reg[1]/C
                         clock pessimism             -0.257     2.771    
                         clock uncertainty            0.177     2.948    
    SLICE_X143Y260       FDRE (Hold_fdre_C_D)         0.049     2.997    eth/phy/transceiver_inst/rxnotintable_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.100ns (14.754%)  route 0.578ns (85.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.656     2.479    eth/phy/transceiver_inst/clk62_5
    SLICE_X145Y257       FDRE                                         r  eth/phy/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y257       FDRE (Prop_fdre_C_Q)         0.100     2.579 r  eth/phy/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           0.578     3.157    eth/phy/transceiver_inst/rxdata_reg[13]
    SLICE_X142Y258       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.882     3.029    eth/phy/transceiver_inst/userclk2
    SLICE_X142Y258       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism             -0.257     2.772    
                         clock uncertainty            0.177     2.949    
    SLICE_X142Y258       FDRE (Hold_fdre_C_D)         0.059     3.008    eth/phy/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.008    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.100ns (15.100%)  route 0.562ns (84.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.656     2.479    eth/phy/transceiver_inst/clk62_5
    SLICE_X145Y257       FDRE                                         r  eth/phy/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y257       FDRE (Prop_fdre_C_Q)         0.100     2.579 r  eth/phy/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           0.562     3.141    eth/phy/transceiver_inst/rxdata_reg[14]
    SLICE_X142Y258       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.882     3.029    eth/phy/transceiver_inst/userclk2
    SLICE_X142Y258       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism             -0.257     2.772    
                         clock uncertainty            0.177     2.949    
    SLICE_X142Y258       FDRE (Hold_fdre_C_D)         0.042     2.991    eth/phy/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.100ns (14.893%)  route 0.571ns (85.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    2.478ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.655     2.478    eth/phy/transceiver_inst/clk62_5
    SLICE_X144Y260       FDRE                                         r  eth/phy/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y260       FDRE (Prop_fdre_C_Q)         0.100     2.578 r  eth/phy/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           0.571     3.149    eth/phy/transceiver_inst/rxdata_reg[3]
    SLICE_X143Y260       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.881     3.028    eth/phy/transceiver_inst/userclk2
    SLICE_X143Y260       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism             -0.257     2.771    
                         clock uncertainty            0.177     2.948    
    SLICE_X143Y260       FDRE (Hold_fdre_C_D)         0.047     2.995    eth/phy/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.995    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.100ns (14.568%)  route 0.586ns (85.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.656     2.479    eth/phy/transceiver_inst/clk62_5
    SLICE_X145Y257       FDRE                                         r  eth/phy/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y257       FDRE (Prop_fdre_C_Q)         0.100     2.579 r  eth/phy/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           0.586     3.165    eth/phy/transceiver_inst/rxdata_reg[12]
    SLICE_X142Y258       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.882     3.029    eth/phy/transceiver_inst/userclk2
    SLICE_X142Y258       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism             -0.257     2.772    
                         clock uncertainty            0.177     2.949    
    SLICE_X142Y258       FDRE (Hold_fdre_C_D)         0.059     3.008    eth/phy/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.008    
                         arrival time                           3.165    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/rxnotintable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/rxnotintable_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.100ns (14.813%)  route 0.575ns (85.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    2.478ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.655     2.478    eth/phy/transceiver_inst/clk62_5
    SLICE_X144Y260       FDRE                                         r  eth/phy/transceiver_inst/rxnotintable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y260       FDRE (Prop_fdre_C_Q)         0.100     2.578 r  eth/phy/transceiver_inst/rxnotintable_reg_reg[0]/Q
                         net (fo=1, routed)           0.575     3.153    eth/phy/transceiver_inst/rxnotintable_reg__0[0]
    SLICE_X143Y260       FDRE                                         r  eth/phy/transceiver_inst/rxnotintable_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.881     3.028    eth/phy/transceiver_inst/userclk2
    SLICE_X143Y260       FDRE                                         r  eth/phy/transceiver_inst/rxnotintable_double_reg[0]/C
                         clock pessimism             -0.257     2.771    
                         clock uncertainty            0.177     2.948    
    SLICE_X143Y260       FDRE (Hold_fdre_C_D)         0.047     2.995    eth/phy/transceiver_inst/rxnotintable_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.995    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/rxdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/rxdata_double_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.100ns (15.066%)  route 0.564ns (84.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.656     2.479    eth/phy/transceiver_inst/clk62_5
    SLICE_X145Y259       FDRE                                         r  eth/phy/transceiver_inst/rxdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y259       FDRE (Prop_fdre_C_Q)         0.100     2.579 r  eth/phy/transceiver_inst/rxdata_reg_reg[4]/Q
                         net (fo=1, routed)           0.564     3.143    eth/phy/transceiver_inst/rxdata_reg[4]
    SLICE_X143Y259       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.882     3.029    eth/phy/transceiver_inst/userclk2
    SLICE_X143Y259       FDRE                                         r  eth/phy/transceiver_inst/rxdata_double_reg[4]/C
                         clock pessimism             -0.257     2.772    
                         clock uncertainty            0.177     2.949    
    SLICE_X143Y259       FDRE (Hold_fdre_C_D)         0.033     2.982    eth/phy/transceiver_inst/rxdata_double_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/rxdisperr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/rxdisperr_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.100ns (14.639%)  route 0.583ns (85.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.656     2.479    eth/phy/transceiver_inst/clk62_5
    SLICE_X143Y258       FDRE                                         r  eth/phy/transceiver_inst/rxdisperr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y258       FDRE (Prop_fdre_C_Q)         0.100     2.579 r  eth/phy/transceiver_inst/rxdisperr_reg_reg[1]/Q
                         net (fo=1, routed)           0.583     3.162    eth/phy/transceiver_inst/rxdisperr_reg__0[1]
    SLICE_X142Y258       FDRE                                         r  eth/phy/transceiver_inst/rxdisperr_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.882     3.029    eth/phy/transceiver_inst/userclk2
    SLICE_X142Y258       FDRE                                         r  eth/phy/transceiver_inst/rxdisperr_double_reg[1]/C
                         clock pessimism             -0.257     2.772    
                         clock uncertainty            0.177     2.949    
    SLICE_X142Y258       FDRE (Hold_fdre_C_D)         0.045     2.994    eth/phy/transceiver_inst/rxdisperr_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.994    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  gt_clkp
  To Clock:  clk125_ub

Setup :            0  Failing Endpoints,  Worst Slack        4.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 eth/locked_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/rst_125_reg/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.266ns (7.707%)  route 3.185ns (92.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 13.046 - 8.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.284     4.852    eth/clk125_fr
    SLICE_X135Y236       FDRE                                         r  eth/locked_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y236       FDRE (Prop_fdre_C_Q)         0.223     5.075 f  eth/locked_int_reg/Q
                         net (fo=3, routed)           3.185     8.260    clocks/eth_locked
    SLICE_X134Y230       LUT2 (Prop_lut2_I1_O)        0.043     8.303 r  clocks/rst_125_i_1/O
                         net (fo=1, routed)           0.000     8.303    clocks/rst_125_i_1_n_0
    SLICE_X134Y230       FDRE                                         r  clocks/rst_125_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.141    13.046    clocks/clk125
    SLICE_X134Y230       FDRE                                         r  clocks/rst_125_reg/C
                         clock pessimism              0.000    13.046    
                         clock uncertainty           -0.131    12.915    
    SLICE_X134Y230       FDRE (Setup_fdre_C_D)        0.064    12.979    clocks/rst_125_reg
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  4.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/rst_125_reg/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.146ns (8.036%)  route 1.671ns (91.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.566     1.575    clocks/clk125_fr
    SLICE_X134Y229       FDRE                                         r  clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y229       FDRE (Prop_fdre_C_Q)         0.118     1.693 r  clocks/rst_reg/Q
                         net (fo=4, routed)           1.671     3.363    clocks/rst_reg_n_0
    SLICE_X134Y230       LUT2 (Prop_lut2_I0_O)        0.028     3.391 r  clocks/rst_125_i_1/O
                         net (fo=1, routed)           0.000     3.391    clocks/rst_125_i_1_n_0
    SLICE_X134Y230       FDRE                                         r  clocks/rst_125_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.772     2.919    clocks/clk125
    SLICE_X134Y230       FDRE                                         r  clocks/rst_125_reg/C
                         clock pessimism              0.000     2.919    
                         clock uncertainty            0.131     3.050    
    SLICE_X134Y230       FDRE (Hold_fdre_C_D)         0.087     3.137    clocks/rst_125_reg
  -------------------------------------------------------------------
                         required time                         -3.137    
                         arrival time                           3.391    
  -------------------------------------------------------------------
                         slack                                  0.254    





---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  clk125_ub

Setup :            0  Failing Endpoints,  Worst Slack        0.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.474ns (14.817%)  route 2.725ns (85.182%))
  Logic Levels:           5  (LUT4=4 LUT6=1)
  Clock Path Skew:        -3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 13.044 - 8.000 ) 
    Source Clock Delay      (SCD):    8.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.227     8.633    ipbus/trans/sm/ipb_clk
    SLICE_X108Y215       FDRE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y215       FDRE (Prop_fdre_C_Q)         0.259     8.892 r  ipbus/trans/sm/FSM_onehot_state_reg[3]/Q
                         net (fo=22, routed)          0.609     9.500    ipbus/trans/sm/p_1_in
    SLICE_X99Y216        LUT4 (Prop_lut4_I0_O)        0.043     9.543 r  ipbus/trans/sm/timer[7]_i_2/O
                         net (fo=11, routed)          0.286     9.830    ipbus/trans/sm/ipb_master_out[ipb_strobe]
    SLICE_X97Y214        LUT6 (Prop_lut6_I0_O)        0.043     9.873 r  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=3, routed)           0.355    10.228    ipbus/trans/sm/rmw_input[31]_i_3_n_0
    SLICE_X98Y217        LUT4 (Prop_lut4_I0_O)        0.043    10.271 r  ipbus/trans/sm/rmw_input[31]_i_1/O
                         net (fo=45, routed)          0.564    10.835    ipbus/trans/sm/ack
    SLICE_X106Y212       LUT4 (Prop_lut4_I3_O)        0.043    10.878 f  ipbus/trans/sm/ram_reg_0_i_15/O
                         net (fo=1, routed)           0.164    11.041    ipbus/trans/iface/FSM_onehot_state_reg[1]_0
    SLICE_X106Y212       LUT4 (Prop_lut4_I0_O)        0.043    11.084 r  ipbus/trans/iface/ram_reg_0_i_1/O
                         net (fo=9, routed)           0.747    11.831    ipbus/udp_if/clock_crossing_if/first_reg[0]
    SLICE_X124Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.139    13.044    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X124Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism              0.000    13.044    
                         clock uncertainty           -0.246    12.798    
    SLICE_X124Y216       FDRE (Setup_fdre_C_D)       -0.019    12.779    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             2.841ns  (required time - arrival time)
  Source:                 ipbus/trans/iface/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/stretch_tx/d_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.259ns (19.511%)  route 1.068ns (80.489%))
  Logic Levels:           0  
  Clock Path Skew:        -3.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 13.051 - 8.000 ) 
    Source Clock Delay      (SCD):    8.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.229     8.635    ipbus/trans/iface/ipb_clk
    SLICE_X106Y213       FDRE                                         r  ipbus/trans/iface/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y213       FDRE (Prop_fdre_C_Q)         0.259     8.894 r  ipbus/trans/iface/FSM_onehot_state_reg[3]/Q
                         net (fo=89, routed)          1.068     9.962    ipbus/stretch_tx/out2[0]
    SLICE_X122Y205       FDRE                                         r  ipbus/stretch_tx/d_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.146    13.051    ipbus/stretch_tx/clk125
    SLICE_X122Y205       FDRE                                         r  ipbus/stretch_tx/d_sync_reg/C
                         clock pessimism              0.000    13.051    
                         clock uncertainty           -0.246    12.805    
    SLICE_X122Y205       FDRE (Setup_fdre_C_D)       -0.002    12.803    ipbus/stretch_tx/d_sync_reg
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  2.841    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 ipbus/trans/iface/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/stretch_rx/d_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.266ns (22.055%)  route 0.940ns (77.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 13.002 - 8.000 ) 
    Source Clock Delay      (SCD):    8.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.231     8.637    ipbus/trans/iface/ipb_clk
    SLICE_X109Y211       FDSE                                         r  ipbus/trans/iface/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y211       FDSE (Prop_fdse_C_Q)         0.223     8.860 r  ipbus/trans/iface/FSM_onehot_state_reg[0]/Q
                         net (fo=11, routed)          0.490     9.350    ipbus/trans/iface/out[0]
    SLICE_X108Y212       LUT2 (Prop_lut2_I1_O)        0.043     9.393 r  ipbus/trans/iface/d_sync_i_1/O
                         net (fo=33, routed)          0.450     9.843    ipbus/stretch_rx/pkt_rx
    SLICE_X108Y206       FDRE                                         r  ipbus/stretch_rx/d_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.097    13.002    ipbus/stretch_rx/clk125
    SLICE_X108Y206       FDRE                                         r  ipbus/stretch_rx/d_sync_reg/C
                         clock pessimism              0.000    13.002    
                         clock uncertainty           -0.246    12.756    
    SLICE_X108Y206       FDRE (Setup_fdre_C_D)       -0.002    12.754    ipbus/stretch_rx/d_sync_reg
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.223ns (31.296%)  route 0.490ns (68.704%))
  Logic Levels:           0  
  Clock Path Skew:        -3.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 13.036 - 8.000 ) 
    Source Clock Delay      (SCD):    8.675ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.269     8.675    clocks/ipb_clk
    SLICE_X133Y225       FDRE                                         r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y225       FDRE (Prop_fdre_C_Q)         0.223     8.898 r  clocks/rst_ipb_reg/Q
                         net (fo=170, routed)         0.490     9.387    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X125Y224       FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.131    13.036    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X125Y224       FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism              0.000    13.036    
                         clock uncertainty           -0.246    12.790    
    SLICE_X125Y224       FDRE (Setup_fdre_C_D)       -0.022    12.768    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 ipbus/trans/cfg/vec_out_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.223ns (36.314%)  route 0.391ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        -3.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 12.995 - 8.000 ) 
    Source Clock Delay      (SCD):    8.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.224     8.630    ipbus/trans/cfg/ipb_clk
    SLICE_X109Y218       FDRE                                         r  ipbus/trans/cfg/vec_out_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y218       FDRE (Prop_fdre_C_Q)         0.223     8.853 r  ipbus/trans/cfg/vec_out_reg[81]/Q
                         net (fo=3, routed)           0.391     9.244    ipbus/udp_if/clock_crossing_if/vec_out_reg[81][0]
    SLICE_X114Y218       FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.090    12.995    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X114Y218       FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/C
                         clock pessimism              0.000    12.995    
                         clock uncertainty           -0.246    12.749    
    SLICE_X114Y218       FDRE (Setup_fdre_C_D)       -0.002    12.747    ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.259ns (42.060%)  route 0.357ns (57.940%))
  Logic Levels:           0  
  Clock Path Skew:        -3.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 13.001 - 8.000 ) 
    Source Clock Delay      (SCD):    8.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.234     8.640    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X118Y210       FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y210       FDRE (Prop_fdre_C_Q)         0.259     8.899 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           0.357     9.255    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X118Y211       FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.096    13.001    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X118Y211       FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism              0.000    13.001    
                         clock uncertainty           -0.246    12.755    
    SLICE_X118Y211       FDRE (Setup_fdre_C_D)        0.023    12.778    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.223ns (41.748%)  route 0.311ns (58.252%))
  Logic Levels:           0  
  Clock Path Skew:        -3.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 13.001 - 8.000 ) 
    Source Clock Delay      (SCD):    8.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.234     8.640    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X119Y210       FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDRE (Prop_fdre_C_Q)         0.223     8.863 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           0.311     9.174    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X118Y211       FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.096    13.001    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X118Y211       FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism              0.000    13.001    
                         clock uncertainty           -0.246    12.755    
    SLICE_X118Y211       FDRE (Setup_fdre_C_D)        0.011    12.766    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  3.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.657%)  route 0.152ns (60.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.749     1.758    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.802 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.541     3.343    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X119Y210       FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDRE (Prop_fdre_C_Q)         0.100     3.443 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           0.152     3.595    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X118Y211       FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.748     2.895    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X118Y211       FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism              0.000     2.895    
                         clock uncertainty            0.246     3.141    
    SLICE_X118Y211       FDRE (Hold_fdre_C_D)         0.042     3.183    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.595    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.118ns (40.301%)  route 0.175ns (59.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.749     1.758    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.802 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.541     3.343    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X118Y210       FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y210       FDRE (Prop_fdre_C_Q)         0.118     3.461 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           0.175     3.635    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X118Y211       FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.748     2.895    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X118Y211       FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism              0.000     2.895    
                         clock uncertainty            0.246     3.141    
    SLICE_X118Y211       FDRE (Hold_fdre_C_D)         0.059     3.200    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.200    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 ipbus/trans/cfg/vec_out_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.213%)  route 0.201ns (66.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.749     1.758    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.802 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.534     3.336    ipbus/trans/cfg/ipb_clk
    SLICE_X109Y218       FDRE                                         r  ipbus/trans/cfg/vec_out_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y218       FDRE (Prop_fdre_C_Q)         0.100     3.436 r  ipbus/trans/cfg/vec_out_reg[81]/Q
                         net (fo=3, routed)           0.201     3.637    ipbus/udp_if/clock_crossing_if/vec_out_reg[81][0]
    SLICE_X114Y218       FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.740     2.887    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X114Y218       FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/C
                         clock pessimism              0.000     2.887    
                         clock uncertainty            0.246     3.133    
    SLICE_X114Y218       FDRE (Hold_fdre_C_D)         0.037     3.170    ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.170    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.100ns (26.841%)  route 0.273ns (73.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.749     1.758    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.802 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.561     3.363    clocks/ipb_clk
    SLICE_X133Y225       FDRE                                         r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y225       FDRE (Prop_fdre_C_Q)         0.100     3.463 r  clocks/rst_ipb_reg/Q
                         net (fo=170, routed)         0.273     3.735    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X125Y224       FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.762     2.909    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X125Y224       FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism              0.000     2.909    
                         clock uncertainty            0.246     3.155    
    SLICE_X125Y224       FDRE (Hold_fdre_C_D)         0.040     3.195    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.735    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/start_d_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/stretch_rx/d_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.469%)  route 0.292ns (69.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.749     1.758    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.802 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.538     3.340    ipbus/trans/iface/ipb_clk
    SLICE_X109Y212       FDRE                                         r  ipbus/trans/iface/start_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y212       FDRE (Prop_fdre_C_Q)         0.100     3.440 r  ipbus/trans/iface/start_d_reg/Q
                         net (fo=2, routed)           0.064     3.504    ipbus/trans/iface/start_d
    SLICE_X108Y212       LUT2 (Prop_lut2_I0_O)        0.028     3.532 r  ipbus/trans/iface/d_sync_i_1/O
                         net (fo=33, routed)          0.228     3.760    ipbus/stretch_rx/pkt_rx
    SLICE_X108Y206       FDRE                                         r  ipbus/stretch_rx/d_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.748     2.895    ipbus/stretch_rx/clk125
    SLICE_X108Y206       FDRE                                         r  ipbus/stretch_rx/d_sync_reg/C
                         clock pessimism              0.000     2.895    
                         clock uncertainty            0.246     3.141    
    SLICE_X108Y206       FDRE (Hold_fdre_C_D)         0.037     3.178    ipbus/stretch_rx/d_sync_reg
  -------------------------------------------------------------------
                         required time                         -3.178    
                         arrival time                           3.760    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.146ns (21.545%)  route 0.532ns (78.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.918ns
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.749     1.758    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.802 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.536     3.338    ipbus/trans/iface/ipb_clk
    SLICE_X106Y213       FDRE                                         r  ipbus/trans/iface/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y213       FDRE (Prop_fdre_C_Q)         0.118     3.456 r  ipbus/trans/iface/FSM_onehot_state_reg[3]/Q
                         net (fo=89, routed)          0.111     3.566    ipbus/trans/iface/out[2]
    SLICE_X106Y212       LUT4 (Prop_lut4_I2_O)        0.028     3.594 r  ipbus/trans/iface/ram_reg_0_i_1/O
                         net (fo=9, routed)           0.421     4.015    ipbus/udp_if/clock_crossing_if/first_reg[0]
    SLICE_X124Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.771     2.918    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X124Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism              0.000     2.918    
                         clock uncertainty            0.246     3.164    
    SLICE_X124Y216       FDRE (Hold_fdre_C_D)         0.044     3.208    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.208    
                         arrival time                           4.015    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/stretch_tx/d_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.118ns (16.243%)  route 0.608ns (83.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.749     1.758    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.802 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.536     3.338    ipbus/trans/iface/ipb_clk
    SLICE_X106Y213       FDRE                                         r  ipbus/trans/iface/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y213       FDRE (Prop_fdre_C_Q)         0.118     3.456 r  ipbus/trans/iface/FSM_onehot_state_reg[3]/Q
                         net (fo=89, routed)          0.608     4.064    ipbus/stretch_tx/out2[0]
    SLICE_X122Y205       FDRE                                         r  ipbus/stretch_tx/d_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.777     2.924    ipbus/stretch_tx/clk125
    SLICE_X122Y205       FDRE                                         r  ipbus/stretch_tx/d_sync_reg/C
                         clock pessimism              0.000     2.924    
                         clock uncertainty            0.246     3.170    
    SLICE_X122Y205       FDRE (Hold_fdre_C_D)         0.037     3.207    ipbus/stretch_tx/d_sync_reg
  -------------------------------------------------------------------
                         required time                         -3.207    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.857    





---------------------------------------------------------------------------------------------------
From Clock:  clk125_ub
  To Clock:  clk62_5_ub

Setup :            0  Failing Endpoints,  Worst Slack        6.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.468ns  (logic 0.259ns (17.645%)  route 1.209ns (82.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 21.185 - 16.000 ) 
    Source Clock Delay      (SCD):    5.719ns = ( 13.719 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     9.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     9.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    10.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    10.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    12.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.451    13.719    eth/phy/transceiver_inst/userclk2
    SLICE_X142Y255       FDRE                                         r  eth/phy/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y255       FDRE (Prop_fdre_C_Q)         0.259    13.978 r  eth/phy/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           1.209    15.187    eth/phy/transceiver_inst/txchardispval_double[0]
    SLICE_X142Y256       FDRE                                         r  eth/phy/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.280    21.185    eth/phy/transceiver_inst/clk62_5
    SLICE_X142Y256       FDRE                                         r  eth/phy/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism              0.243    21.428    
                         clock uncertainty           -0.177    21.251    
    SLICE_X142Y256       FDRE (Setup_fdre_C_D)        0.021    21.272    eth/phy/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         21.272    
                         arrival time                         -15.187    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.402ns  (logic 0.223ns (15.910%)  route 1.179ns (84.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 21.186 - 16.000 ) 
    Source Clock Delay      (SCD):    5.720ns = ( 13.720 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     9.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     9.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    10.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    10.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    12.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.452    13.720    eth/phy/transceiver_inst/userclk2
    SLICE_X144Y253       FDRE                                         r  eth/phy/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y253       FDRE (Prop_fdre_C_Q)         0.223    13.943 r  eth/phy/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           1.179    15.122    eth/phy/transceiver_inst/txdata_double[15]
    SLICE_X145Y253       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.281    21.186    eth/phy/transceiver_inst/clk62_5
    SLICE_X145Y253       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism              0.243    21.429    
                         clock uncertainty           -0.177    21.252    
    SLICE_X145Y253       FDRE (Setup_fdre_C_D)       -0.019    21.233    eth/phy/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         21.233    
                         arrival time                         -15.122    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.305ns  (logic 0.204ns (15.635%)  route 1.101ns (84.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 21.186 - 16.000 ) 
    Source Clock Delay      (SCD):    5.720ns = ( 13.720 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     9.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     9.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    10.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    10.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    12.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.452    13.720    eth/phy/transceiver_inst/userclk2
    SLICE_X144Y255       FDRE                                         r  eth/phy/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y255       FDRE (Prop_fdre_C_Q)         0.204    13.924 r  eth/phy/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           1.101    15.025    eth/phy/transceiver_inst/txdata_double[5]
    SLICE_X145Y255       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.281    21.186    eth/phy/transceiver_inst/clk62_5
    SLICE_X145Y255       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism              0.243    21.429    
                         clock uncertainty           -0.177    21.252    
    SLICE_X145Y255       FDRE (Setup_fdre_C_D)       -0.112    21.140    eth/phy/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         21.140    
                         arrival time                         -15.025    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.312ns  (logic 0.204ns (15.549%)  route 1.108ns (84.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 21.185 - 16.000 ) 
    Source Clock Delay      (SCD):    5.720ns = ( 13.720 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     9.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     9.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    10.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    10.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    12.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.452    13.720    eth/phy/transceiver_inst/userclk2
    SLICE_X144Y255       FDRE                                         r  eth/phy/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y255       FDRE (Prop_fdre_C_Q)         0.204    13.924 r  eth/phy/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           1.108    15.032    eth/phy/transceiver_inst/txdata_double[7]
    SLICE_X145Y256       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.280    21.185    eth/phy/transceiver_inst/clk62_5
    SLICE_X145Y256       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism              0.243    21.428    
                         clock uncertainty           -0.177    21.251    
    SLICE_X145Y256       FDRE (Setup_fdre_C_D)       -0.101    21.150    eth/phy/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         21.150    
                         arrival time                         -15.032    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.387ns  (logic 0.223ns (16.082%)  route 1.164ns (83.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 21.185 - 16.000 ) 
    Source Clock Delay      (SCD):    5.720ns = ( 13.720 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     9.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     9.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    10.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    10.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    12.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.452    13.720    eth/phy/transceiver_inst/userclk2
    SLICE_X144Y255       FDRE                                         r  eth/phy/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y255       FDRE (Prop_fdre_C_Q)         0.223    13.943 r  eth/phy/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           1.164    15.107    eth/phy/transceiver_inst/txcharisk_double[0]
    SLICE_X145Y256       FDRE                                         r  eth/phy/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.280    21.185    eth/phy/transceiver_inst/clk62_5
    SLICE_X145Y256       FDRE                                         r  eth/phy/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism              0.243    21.428    
                         clock uncertainty           -0.177    21.251    
    SLICE_X145Y256       FDRE (Setup_fdre_C_D)       -0.022    21.229    eth/phy/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         21.229    
                         arrival time                         -15.107    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.379ns  (logic 0.259ns (18.779%)  route 1.120ns (81.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 21.186 - 16.000 ) 
    Source Clock Delay      (SCD):    5.719ns = ( 13.719 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     9.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     9.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    10.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    10.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    12.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.451    13.719    eth/phy/transceiver_inst/userclk2
    SLICE_X142Y253       FDRE                                         r  eth/phy/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       FDRE (Prop_fdre_C_Q)         0.259    13.978 r  eth/phy/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           1.120    15.098    eth/phy/transceiver_inst/txdata_double[13]
    SLICE_X145Y253       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.281    21.186    eth/phy/transceiver_inst/clk62_5
    SLICE_X145Y253       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism              0.243    21.429    
                         clock uncertainty           -0.177    21.252    
    SLICE_X145Y253       FDRE (Setup_fdre_C_D)       -0.019    21.233    eth/phy/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         21.233    
                         arrival time                         -15.098    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.388ns  (logic 0.259ns (18.663%)  route 1.129ns (81.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 21.186 - 16.000 ) 
    Source Clock Delay      (SCD):    5.719ns = ( 13.719 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     9.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     9.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    10.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    10.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    12.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.451    13.719    eth/phy/transceiver_inst/userclk2
    SLICE_X142Y253       FDRE                                         r  eth/phy/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       FDRE (Prop_fdre_C_Q)         0.259    13.978 r  eth/phy/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           1.129    15.107    eth/phy/transceiver_inst/txdata_double[14]
    SLICE_X145Y253       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.281    21.186    eth/phy/transceiver_inst/clk62_5
    SLICE_X145Y253       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism              0.243    21.429    
                         clock uncertainty           -0.177    21.252    
    SLICE_X145Y253       FDRE (Setup_fdre_C_D)       -0.010    21.242    eth/phy/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         21.242    
                         arrival time                         -15.107    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.277ns  (logic 0.204ns (15.970%)  route 1.073ns (84.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 21.185 - 16.000 ) 
    Source Clock Delay      (SCD):    5.720ns = ( 13.720 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     9.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     9.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    10.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    10.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    12.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.452    13.720    eth/phy/transceiver_inst/userclk2
    SLICE_X144Y255       FDRE                                         r  eth/phy/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y255       FDRE (Prop_fdre_C_Q)         0.204    13.924 r  eth/phy/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           1.073    14.997    eth/phy/transceiver_inst/txdata_double[2]
    SLICE_X144Y257       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.280    21.185    eth/phy/transceiver_inst/clk62_5
    SLICE_X144Y257       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism              0.243    21.428    
                         clock uncertainty           -0.177    21.251    
    SLICE_X144Y257       FDRE (Setup_fdre_C_D)       -0.102    21.149    eth/phy/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         21.149    
                         arrival time                         -14.997    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.362ns  (logic 0.223ns (16.376%)  route 1.139ns (83.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 21.185 - 16.000 ) 
    Source Clock Delay      (SCD):    5.718ns = ( 13.718 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     9.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     9.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    10.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    10.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    12.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.450    13.718    eth/phy/transceiver_inst/userclk2
    SLICE_X143Y257       FDRE                                         r  eth/phy/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y257       FDRE (Prop_fdre_C_Q)         0.223    13.941 r  eth/phy/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           1.139    15.080    eth/phy/transceiver_inst/txdata_double[3]
    SLICE_X144Y257       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.280    21.185    eth/phy/transceiver_inst/clk62_5
    SLICE_X144Y257       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism              0.243    21.428    
                         clock uncertainty           -0.177    21.251    
    SLICE_X144Y257       FDRE (Setup_fdre_C_D)       -0.019    21.232    eth/phy/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         21.232    
                         arrival time                         -15.080    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.272ns  (logic 0.204ns (16.035%)  route 1.068ns (83.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 21.186 - 16.000 ) 
    Source Clock Delay      (SCD):    5.720ns = ( 13.720 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     9.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     9.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    10.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    10.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    12.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.452    13.720    eth/phy/transceiver_inst/userclk2
    SLICE_X144Y255       FDRE                                         r  eth/phy/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y255       FDRE (Prop_fdre_C_Q)         0.204    13.924 r  eth/phy/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           1.068    14.992    eth/phy/transceiver_inst/txdata_double[4]
    SLICE_X145Y255       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.281    21.186    eth/phy/transceiver_inst/clk62_5
    SLICE_X145Y255       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism              0.243    21.429    
                         clock uncertainty           -0.177    21.252    
    SLICE_X145Y255       FDRE (Setup_fdre_C_D)       -0.102    21.150    eth/phy/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         21.150    
                         arrival time                         -14.992    
  -------------------------------------------------------------------
                         slack                                  6.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.107ns (17.309%)  route 0.511ns (82.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.657     2.480    eth/phy/transceiver_inst/userclk2
    SLICE_X142Y255       FDRE                                         r  eth/phy/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y255       FDRE (Prop_fdre_C_Q)         0.107     2.587 r  eth/phy/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           0.511     3.098    eth/phy/transceiver_inst/txdata_double[8]
    SLICE_X142Y256       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.883     3.030    eth/phy/transceiver_inst/clk62_5
    SLICE_X142Y256       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism             -0.257     2.773    
                         clock uncertainty            0.177     2.950    
    SLICE_X142Y256       FDRE (Hold_fdre_C_D)         0.002     2.952    eth/phy/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.952    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.118ns (17.912%)  route 0.541ns (82.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.657     2.480    eth/phy/transceiver_inst/userclk2
    SLICE_X142Y255       FDRE                                         r  eth/phy/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y255       FDRE (Prop_fdre_C_Q)         0.118     2.598 r  eth/phy/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           0.541     3.139    eth/phy/transceiver_inst/txchardispmode_double[0]
    SLICE_X143Y258       FDRE                                         r  eth/phy/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.882     3.029    eth/phy/transceiver_inst/clk62_5
    SLICE_X143Y258       FDRE                                         r  eth/phy/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism             -0.257     2.772    
                         clock uncertainty            0.177     2.949    
    SLICE_X143Y258       FDRE (Hold_fdre_C_D)         0.043     2.992    eth/phy/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.100ns (15.182%)  route 0.559ns (84.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.657     2.480    eth/phy/transceiver_inst/userclk2
    SLICE_X144Y255       FDRE                                         r  eth/phy/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y255       FDRE (Prop_fdre_C_Q)         0.100     2.580 r  eth/phy/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           0.559     3.139    eth/phy/transceiver_inst/txdata_double[1]
    SLICE_X145Y256       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.883     3.030    eth/phy/transceiver_inst/clk62_5
    SLICE_X145Y256       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism             -0.257     2.773    
                         clock uncertainty            0.177     2.950    
    SLICE_X145Y256       FDRE (Hold_fdre_C_D)         0.038     2.988    eth/phy/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.118ns (17.874%)  route 0.542ns (82.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.657     2.480    eth/phy/transceiver_inst/userclk2
    SLICE_X142Y253       FDRE                                         r  eth/phy/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       FDRE (Prop_fdre_C_Q)         0.118     2.598 r  eth/phy/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           0.542     3.140    eth/phy/transceiver_inst/txchardispval_double[1]
    SLICE_X142Y254       FDRE                                         r  eth/phy/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.883     3.030    eth/phy/transceiver_inst/clk62_5
    SLICE_X142Y254       FDRE                                         r  eth/phy/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism             -0.257     2.773    
                         clock uncertainty            0.177     2.950    
    SLICE_X142Y254       FDRE (Hold_fdre_C_D)         0.032     2.982    eth/phy/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           3.140    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.107ns (16.908%)  route 0.526ns (83.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.657     2.480    eth/phy/transceiver_inst/userclk2
    SLICE_X142Y253       FDRE                                         r  eth/phy/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       FDRE (Prop_fdre_C_Q)         0.107     2.587 r  eth/phy/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           0.526     3.113    eth/phy/transceiver_inst/txdata_double[9]
    SLICE_X142Y254       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.883     3.030    eth/phy/transceiver_inst/clk62_5
    SLICE_X142Y254       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism             -0.257     2.773    
                         clock uncertainty            0.177     2.950    
    SLICE_X142Y254       FDRE (Hold_fdre_C_D)         0.004     2.954    eth/phy/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.954    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.107ns (16.503%)  route 0.541ns (83.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.657     2.480    eth/phy/transceiver_inst/userclk2
    SLICE_X142Y255       FDRE                                         r  eth/phy/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y255       FDRE (Prop_fdre_C_Q)         0.107     2.587 r  eth/phy/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           0.541     3.128    eth/phy/transceiver_inst/txdata_double[11]
    SLICE_X142Y256       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.883     3.030    eth/phy/transceiver_inst/clk62_5
    SLICE_X142Y256       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism             -0.257     2.773    
                         clock uncertainty            0.177     2.950    
    SLICE_X142Y256       FDRE (Hold_fdre_C_D)         0.004     2.954    eth/phy/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.954    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.118ns (17.175%)  route 0.569ns (82.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.657     2.480    eth/phy/transceiver_inst/userclk2
    SLICE_X142Y253       FDRE                                         r  eth/phy/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       FDRE (Prop_fdre_C_Q)         0.118     2.598 r  eth/phy/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           0.569     3.167    eth/phy/transceiver_inst/txdata_double[12]
    SLICE_X145Y253       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.883     3.030    eth/phy/transceiver_inst/clk62_5
    SLICE_X145Y253       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism             -0.257     2.773    
                         clock uncertainty            0.177     2.950    
    SLICE_X145Y253       FDRE (Hold_fdre_C_D)         0.041     2.991    eth/phy/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.167    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.118ns (16.686%)  route 0.589ns (83.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.657     2.480    eth/phy/transceiver_inst/userclk2
    SLICE_X142Y255       FDRE                                         r  eth/phy/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y255       FDRE (Prop_fdre_C_Q)         0.118     2.598 r  eth/phy/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           0.589     3.187    eth/phy/transceiver_inst/txcharisk_double[1]
    SLICE_X142Y256       FDRE                                         r  eth/phy/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.883     3.030    eth/phy/transceiver_inst/clk62_5
    SLICE_X142Y256       FDRE                                         r  eth/phy/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism             -0.257     2.773    
                         clock uncertainty            0.177     2.950    
    SLICE_X142Y256       FDRE (Hold_fdre_C_D)         0.059     3.009    eth/phy/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.187    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.100ns (14.701%)  route 0.580ns (85.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.657     2.480    eth/phy/transceiver_inst/userclk2
    SLICE_X144Y255       FDRE                                         r  eth/phy/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y255       FDRE (Prop_fdre_C_Q)         0.100     2.580 r  eth/phy/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           0.580     3.160    eth/phy/transceiver_inst/txchardispmode_double[1]
    SLICE_X145Y253       FDRE                                         r  eth/phy/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.883     3.030    eth/phy/transceiver_inst/clk62_5
    SLICE_X145Y253       FDRE                                         r  eth/phy/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism             -0.257     2.773    
                         clock uncertainty            0.177     2.950    
    SLICE_X145Y253       FDRE (Hold_fdre_C_D)         0.032     2.982    eth/phy/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           3.160    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.118ns (17.128%)  route 0.571ns (82.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.657     2.480    eth/phy/transceiver_inst/userclk2
    SLICE_X142Y255       FDRE                                         r  eth/phy/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y255       FDRE (Prop_fdre_C_Q)         0.118     2.598 r  eth/phy/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           0.571     3.169    eth/phy/transceiver_inst/txdata_double[10]
    SLICE_X142Y256       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.883     3.030    eth/phy/transceiver_inst/clk62_5
    SLICE_X142Y256       FDRE                                         r  eth/phy/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism             -0.257     2.773    
                         clock uncertainty            0.177     2.950    
    SLICE_X142Y256       FDRE (Hold_fdre_C_D)         0.040     2.990    eth/phy/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  gt_clkp
  To Clock:  clk62_5_ub

Setup :            0  Failing Endpoints,  Worst Slack        4.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - gt_clkp rise@8.000ns)
  Data Path Delay:        3.666ns  (logic 0.259ns (7.064%)  route 3.407ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 21.181 - 16.000 ) 
    Source Clock Delay      (SCD):    5.016ns = ( 13.016 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.448    13.016    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk
    SLICE_X136Y256       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y256       FDRE (Prop_fdre_C_Q)         0.259    13.275 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/Q
                         net (fo=2, routed)           3.407    16.682    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_in
    SLICE_X131Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.276    21.181    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/clk62_5
    SLICE_X131Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync/C
                         clock pessimism              0.000    21.181    
                         clock uncertainty           -0.135    21.046    
    SLICE_X131Y257       FDRE (Setup_fdre_C_D)       -0.010    21.036    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync
  -------------------------------------------------------------------
                         required time                         21.036    
                         arrival time                         -16.682    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - gt_clkp rise@8.000ns)
  Data Path Delay:        3.577ns  (logic 0.223ns (6.235%)  route 3.354ns (93.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 21.186 - 16.000 ) 
    Source Clock Delay      (SCD):    5.017ns = ( 13.017 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.449    13.017    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk
    SLICE_X143Y253       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y253       FDRE (Prop_fdre_C_Q)         0.223    13.240 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=2, routed)           3.354    16.593    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_in
    SLICE_X136Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.281    21.186    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/clk62_5
    SLICE_X136Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync/C
                         clock pessimism              0.000    21.186    
                         clock uncertainty           -0.135    21.051    
    SLICE_X136Y252       FDRE (Setup_fdre_C_D)        0.022    21.073    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -16.593    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - gt_clkp rise@8.000ns)
  Data Path Delay:        3.534ns  (logic 0.223ns (6.310%)  route 3.311ns (93.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 21.186 - 16.000 ) 
    Source Clock Delay      (SCD):    5.017ns = ( 13.017 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.449    13.017    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk
    SLICE_X143Y253       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y253       FDRE (Prop_fdre_C_Q)         0.223    13.240 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int_reg/Q
                         net (fo=2, routed)           3.311    16.551    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_in
    SLICE_X136Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.281    21.186    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/clk62_5
    SLICE_X136Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync/C
                         clock pessimism              0.000    21.186    
                         clock uncertainty           -0.135    21.051    
    SLICE_X136Y252       FDRE (Setup_fdre_C_D)        0.026    21.077    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync
  -------------------------------------------------------------------
                         required time                         21.077    
                         arrival time                         -16.551    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - gt_clkp rise@8.000ns)
  Data Path Delay:        3.467ns  (logic 0.259ns (7.470%)  route 3.208ns (92.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 21.181 - 16.000 ) 
    Source Clock Delay      (SCD):    5.017ns = ( 13.017 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.449    13.017    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk
    SLICE_X136Y255       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y255       FDRE (Prop_fdre_C_Q)         0.259    13.276 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/run_phase_alignment_int_reg/Q
                         net (fo=2, routed)           3.208    16.484    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_in
    SLICE_X131Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.276    21.181    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/clk62_5
    SLICE_X131Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync/C
                         clock pessimism              0.000    21.181    
                         clock uncertainty           -0.135    21.046    
    SLICE_X131Y257       FDRE (Setup_fdre_C_D)       -0.007    21.039    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync
  -------------------------------------------------------------------
                         required time                         21.039    
                         arrival time                         -16.484    
  -------------------------------------------------------------------
                         slack                                  4.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.100ns (5.347%)  route 1.770ns (94.653%))
  Logic Levels:           0  
  Clock Path Skew:        1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.655     1.664    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk
    SLICE_X143Y253       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y253       FDRE (Prop_fdre_C_Q)         0.100     1.764 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int_reg/Q
                         net (fo=2, routed)           1.770     3.534    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_in
    SLICE_X136Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.884     3.031    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/clk62_5
    SLICE_X136Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync/C
                         clock pessimism              0.000     3.031    
                         clock uncertainty            0.135     3.166    
    SLICE_X136Y252       FDRE (Hold_fdre_C_D)         0.067     3.233    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync
  -------------------------------------------------------------------
                         required time                         -3.233    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.118ns (6.336%)  route 1.744ns (93.664%))
  Logic Levels:           0  
  Clock Path Skew:        1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.655     1.664    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk
    SLICE_X136Y255       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y255       FDRE (Prop_fdre_C_Q)         0.118     1.782 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/run_phase_alignment_int_reg/Q
                         net (fo=2, routed)           1.744     3.526    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_in
    SLICE_X131Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.878     3.025    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/clk62_5
    SLICE_X131Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync/C
                         clock pessimism              0.000     3.025    
                         clock uncertainty            0.135     3.160    
    SLICE_X131Y257       FDRE (Hold_fdre_C_D)         0.039     3.199    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync
  -------------------------------------------------------------------
                         required time                         -3.199    
                         arrival time                           3.526    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.118ns (6.357%)  route 1.738ns (93.643%))
  Logic Levels:           0  
  Clock Path Skew:        1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.655     1.664    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk
    SLICE_X136Y256       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y256       FDRE (Prop_fdre_C_Q)         0.118     1.782 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/Q
                         net (fo=2, routed)           1.738     3.520    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_in
    SLICE_X131Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.878     3.025    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/clk62_5
    SLICE_X131Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync/C
                         clock pessimism              0.000     3.025    
                         clock uncertainty            0.135     3.160    
    SLICE_X131Y257       FDRE (Hold_fdre_C_D)         0.032     3.192    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.100ns (5.289%)  route 1.791ns (94.711%))
  Logic Levels:           0  
  Clock Path Skew:        1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.655     1.664    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk
    SLICE_X143Y253       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y253       FDRE (Prop_fdre_C_Q)         0.100     1.764 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=2, routed)           1.791     3.554    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_in
    SLICE_X136Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.884     3.031    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/clk62_5
    SLICE_X136Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync/C
                         clock pessimism              0.000     3.031    
                         clock uncertainty            0.135     3.166    
    SLICE_X136Y252       FDRE (Hold_fdre_C_D)         0.059     3.225    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.554    
  -------------------------------------------------------------------
                         slack                                  0.329    





---------------------------------------------------------------------------------------------------
From Clock:  clk125_ub
  To Clock:  gt_clkp

Setup :            0  Failing Endpoints,  Worst Slack        5.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/sync_block_data_valid/data_sync/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.204ns (48.115%)  route 0.220ns (51.885%))
  Logic Levels:           0  
  Clock Path Skew:        -1.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.822ns = ( 11.822 - 8.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465     4.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.448     5.716    eth/phy/transceiver_inst/userclk2
    SLICE_X133Y259       FDRE                                         r  eth/phy/transceiver_inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y259       FDRE (Prop_fdre_C_Q)         0.204     5.920 r  eth/phy/transceiver_inst/data_valid_reg_reg/Q
                         net (fo=1, routed)           0.220     6.140    eth/phy/transceiver_inst/sync_block_data_valid/data_in
    SLICE_X133Y258       FDRE                                         r  eth/phy/transceiver_inst/sync_block_data_valid/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.276    11.822    eth/phy/transceiver_inst/sync_block_data_valid/clk
    SLICE_X133Y258       FDRE                                         r  eth/phy/transceiver_inst/sync_block_data_valid/data_sync/C
                         clock pessimism              0.000    11.822    
                         clock uncertainty           -0.131    11.690    
    SLICE_X133Y258       FDRE (Setup_fdre_C_D)       -0.100    11.590    eth/phy/transceiver_inst/sync_block_data_valid/data_sync
  -------------------------------------------------------------------
                         required time                         11.590    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                  5.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/sync_block_data_valid/data_sync/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.196%)  route 0.106ns (53.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    2.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.655     2.478    eth/phy/transceiver_inst/userclk2
    SLICE_X133Y259       FDRE                                         r  eth/phy/transceiver_inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y259       FDRE (Prop_fdre_C_Q)         0.091     2.569 r  eth/phy/transceiver_inst/data_valid_reg_reg/Q
                         net (fo=1, routed)           0.106     2.675    eth/phy/transceiver_inst/sync_block_data_valid/data_in
    SLICE_X133Y258       FDRE                                         r  eth/phy/transceiver_inst/sync_block_data_valid/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.879     2.223    eth/phy/transceiver_inst/sync_block_data_valid/clk
    SLICE_X133Y258       FDRE                                         r  eth/phy/transceiver_inst/sync_block_data_valid/data_sync/C
                         clock pessimism              0.000     2.223    
                         clock uncertainty            0.131     2.354    
    SLICE_X133Y258       FDRE (Hold_fdre_C_D)         0.007     2.361    eth/phy/transceiver_inst/sync_block_data_valid/data_sync
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
From Clock:  clk62_5_ub
  To Clock:  gt_clkp

Setup :            0  Failing Endpoints,  Worst Slack        4.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 1.009ns (72.648%)  route 0.380ns (27.352%))
  Logic Levels:           0  
  Clock Path Skew:        -2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.824ns = ( 11.824 - 8.000 ) 
    Source Clock Delay      (SCD):    5.890ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.622     5.890    eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/clk62_5
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     6.899 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/RXRESETDONE
                         net (fo=1, routed)           0.380     7.279    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/GT0_RXRESETDONE_OUT
    SLICE_X144Y256       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.278    11.824    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/clk
    SLICE_X144Y256       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync/C
                         clock pessimism              0.000    11.824    
                         clock uncertainty           -0.135    11.688    
    SLICE_X144Y256       FDRE (Setup_fdre_C_D)       -0.009    11.679    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.944ns (71.304%)  route 0.380ns (28.696%))
  Logic Levels:           0  
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.824ns = ( 11.824 - 8.000 ) 
    Source Clock Delay      (SCD):    5.891ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.623     5.891    eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/clk62_5
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.944     6.835 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXRESETDONE
                         net (fo=1, routed)           0.380     7.215    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/GT0_TXRESETDONE_OUT
    SLICE_X144Y256       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.278    11.824    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/clk
    SLICE_X144Y256       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync/C
                         clock pessimism              0.000    11.824    
                         clock uncertainty           -0.135    11.688    
    SLICE_X144Y256       FDRE (Setup_fdre_C_D)       -0.010    11.678    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync
  -------------------------------------------------------------------
                         required time                         11.678    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.259ns (27.816%)  route 0.672ns (72.184%))
  Logic Levels:           0  
  Clock Path Skew:        -1.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 11.825 - 8.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.451     5.719    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk62_5
    SLICE_X134Y250       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y250       FDRE (Prop_fdre_C_Q)         0.259     5.978 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_int_reg/Q
                         net (fo=2, routed)           0.672     6.650    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_in
    SLICE_X138Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.279    11.825    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/clk
    SLICE_X138Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync/C
                         clock pessimism              0.000    11.825    
                         clock uncertainty           -0.135    11.689    
    SLICE_X138Y252       FDRE (Setup_fdre_C_D)        0.026    11.715    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.223ns (36.575%)  route 0.387ns (63.425%))
  Logic Levels:           0  
  Clock Path Skew:        -1.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.824ns = ( 11.824 - 8.000 ) 
    Source Clock Delay      (SCD):    5.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.447     5.715    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk62_5
    SLICE_X139Y262       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y262       FDRE (Prop_fdre_C_Q)         0.223     5.938 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_int_reg/Q
                         net (fo=2, routed)           0.387     6.325    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_in
    SLICE_X138Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.278    11.824    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/clk
    SLICE_X138Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync/C
                         clock pessimism              0.000    11.824    
                         clock uncertainty           -0.135    11.688    
    SLICE_X138Y257       FDRE (Setup_fdre_C_D)        0.021    11.709    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync
  -------------------------------------------------------------------
                         required time                         11.709    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.223ns (40.175%)  route 0.332ns (59.825%))
  Logic Levels:           0  
  Clock Path Skew:        -1.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.822ns = ( 11.822 - 8.000 ) 
    Source Clock Delay      (SCD):    5.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.447     5.715    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk62_5
    SLICE_X131Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y257       FDRE (Prop_fdre_C_Q)         0.223     5.938 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.332     6.270    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X133Y258       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.276    11.822    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/clk
    SLICE_X133Y258       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync/C
                         clock pessimism              0.000    11.822    
                         clock uncertainty           -0.135    11.686    
    SLICE_X133Y258       FDRE (Setup_fdre_C_D)       -0.010    11.676    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -6.270    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.259ns (47.528%)  route 0.286ns (52.472%))
  Logic Levels:           0  
  Clock Path Skew:        -1.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 11.825 - 8.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.451     5.719    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk62_5
    SLICE_X136Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y252       FDRE (Prop_fdre_C_Q)         0.259     5.978 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.286     6.264    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X138Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.279    11.825    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/clk
    SLICE_X138Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync/C
                         clock pessimism              0.000    11.825    
                         clock uncertainty           -0.135    11.689    
    SLICE_X138Y252       FDRE (Setup_fdre_C_D)        0.022    11.711    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync
  -------------------------------------------------------------------
                         required time                         11.711    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  5.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.206ns (46.402%)  route 0.238ns (53.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267     2.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355     3.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.281     5.186    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk62_5
    SLICE_X136Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y252       FDRE (Prop_fdre_C_Q)         0.206     5.392 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.238     5.630    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X138Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.449     5.017    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/clk
    SLICE_X138Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync/C
                         clock pessimism              0.000     5.017    
                         clock uncertainty            0.135     5.152    
    SLICE_X138Y252       FDRE (Hold_fdre_C_D)         0.153     5.305    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync
  -------------------------------------------------------------------
                         required time                         -5.305    
                         arrival time                           5.630    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.145%)  route 0.202ns (66.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.654     2.477    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk62_5
    SLICE_X139Y262       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y262       FDRE (Prop_fdre_C_Q)         0.100     2.577 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_int_reg/Q
                         net (fo=2, routed)           0.202     2.779    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_in
    SLICE_X138Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.880     2.224    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/clk
    SLICE_X138Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync/C
                         clock pessimism              0.000     2.224    
                         clock uncertainty            0.135     2.359    
    SLICE_X138Y257       FDRE (Hold_fdre_C_D)         0.059     2.418    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync
  -------------------------------------------------------------------
                         required time                         -2.418    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.178ns (38.356%)  route 0.286ns (61.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267     2.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355     3.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.276     5.181    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/clk62_5
    SLICE_X131Y257       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y257       FDRE (Prop_fdre_C_Q)         0.178     5.359 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.286     5.645    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X133Y258       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.446     5.014    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/clk
    SLICE_X133Y258       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync/C
                         clock pessimism              0.000     5.014    
                         clock uncertainty            0.135     5.149    
    SLICE_X133Y258       FDRE (Hold_fdre_C_D)         0.117     5.266    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync
  -------------------------------------------------------------------
                         required time                         -5.266    
                         arrival time                           5.645    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.118ns (24.731%)  route 0.359ns (75.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.658     2.481    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clk62_5
    SLICE_X134Y250       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y250       FDRE (Prop_fdre_C_Q)         0.118     2.599 r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_int_reg/Q
                         net (fo=2, routed)           0.359     2.958    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_in
    SLICE_X138Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.882     2.226    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/clk
    SLICE_X138Y252       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync/C
                         clock pessimism              0.000     2.226    
                         clock uncertainty            0.135     2.361    
    SLICE_X138Y252       FDRE (Hold_fdre_C_D)         0.067     2.428    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.529ns (73.789%)  route 0.188ns (26.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.828     2.651    eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/clk62_5
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     3.180 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXRESETDONE
                         net (fo=1, routed)           0.188     3.368    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/GT0_TXRESETDONE_OUT
    SLICE_X144Y256       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.881     2.225    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/clk
    SLICE_X144Y256       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync/C
                         clock pessimism              0.000     2.225    
                         clock uncertainty            0.135     2.360    
    SLICE_X144Y256       FDRE (Hold_fdre_C_D)         0.032     2.392    eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           3.368    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.603ns (76.243%)  route 0.188ns (23.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.827     2.650    eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/clk62_5
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     3.253 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/RXRESETDONE
                         net (fo=1, routed)           0.188     3.441    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/GT0_RXRESETDONE_OUT
    SLICE_X144Y256       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.881     2.225    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/clk
    SLICE_X144Y256       FDRE                                         r  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync/C
                         clock pessimism              0.000     2.225    
                         clock uncertainty            0.135     2.360    
    SLICE_X144Y256       FDRE (Hold_fdre_C_D)         0.032     2.392    eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           3.441    
  -------------------------------------------------------------------
                         slack                                  1.050    





---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  gt_clkp

Setup :            0  Failing Endpoints,  Worst Slack        2.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.979ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 clocks/nuke_i_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.312ns (24.866%)  route 0.943ns (75.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns = ( 11.684 - 8.000 ) 
    Source Clock Delay      (SCD):    8.624ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.218     8.624    clocks/ipb_clk
    SLICE_X116Y224       FDRE                                         r  clocks/nuke_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y224       FDRE (Prop_fdre_C_Q)         0.259     8.883 r  clocks/nuke_i_reg/Q
                         net (fo=1, routed)           0.943     9.825    clocks/clkdiv/nuke_i
    SLICE_X134Y229       LUT4 (Prop_lut4_I0_O)        0.053     9.878 r  clocks/clkdiv/nuke_d_i_1/O
                         net (fo=1, routed)           0.000     9.878    clocks/clkdiv_n_4
    SLICE_X134Y229       FDRE                                         r  clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.138    11.684    clocks/clk125_fr
    SLICE_X134Y229       FDRE                                         r  clocks/nuke_d_reg/C
                         clock pessimism              1.022    12.706    
                         clock uncertainty           -0.182    12.524    
    SLICE_X134Y229       FDRE (Setup_fdre_C_D)        0.086    12.610    clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         12.610    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  2.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.979ns  (arrival time - required time)
  Source:                 clocks/nuke_i_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.148ns (21.061%)  route 0.555ns (78.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    3.332ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.749     1.758    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.802 r  clocks/bufgipb/O
                         net (fo=664, routed)         0.530     3.332    clocks/ipb_clk
    SLICE_X116Y224       FDRE                                         r  clocks/nuke_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y224       FDRE (Prop_fdre_C_Q)         0.118     3.450 r  clocks/nuke_i_reg/Q
                         net (fo=1, routed)           0.555     4.004    clocks/clkdiv/nuke_i
    SLICE_X134Y229       LUT4 (Prop_lut4_I0_O)        0.030     4.034 r  clocks/clkdiv/nuke_d_i_1/O
                         net (fo=1, routed)           0.000     4.034    clocks/clkdiv_n_4
    SLICE_X134Y229       FDRE                                         r  clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.769     2.113    clocks/clk125_fr
    SLICE_X134Y229       FDRE                                         r  clocks/nuke_d_reg/C
                         clock pessimism             -0.335     1.778    
                         clock uncertainty            0.182     1.959    
    SLICE_X134Y229       FDRE (Hold_fdre_C_D)         0.096     2.055    clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           4.034    
  -------------------------------------------------------------------
                         slack                                  1.979    





---------------------------------------------------------------------------------------------------
From Clock:  clk125_ub
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        0.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - clk125_ub rise@24.000ns)
  Data Path Delay:        8.474ns  (logic 0.223ns (2.632%)  route 8.251ns (97.368%))
  Logic Levels:           0  
  Clock Path Skew:        1.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.088ns = ( 39.088 - 32.000 ) 
    Source Clock Delay      (SCD):    5.502ns = ( 29.502 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    24.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119    25.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    25.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    26.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    26.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    28.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    28.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.234    29.502    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X113Y211       FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y211       FDRE (Prop_fdre_C_Q)         0.223    29.725 r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/Q
                         net (fo=2, routed)           8.251    37.976    ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X112Y211       FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    32.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.508    36.054    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    37.995 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.093    39.088    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X112Y211       FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/C
                         clock pessimism              0.000    39.088    
                         clock uncertainty           -0.246    38.841    
    SLICE_X112Y211       FDRE (Setup_fdre_C_D)       -0.022    38.819    ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         38.819    
                         arrival time                         -37.976    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - clk125_ub rise@24.000ns)
  Data Path Delay:        7.879ns  (logic 0.204ns (2.589%)  route 7.675ns (97.411%))
  Logic Levels:           0  
  Clock Path Skew:        1.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.086ns = ( 39.086 - 32.000 ) 
    Source Clock Delay      (SCD):    5.500ns = ( 29.500 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    24.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119    25.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    25.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    26.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    26.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    28.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    28.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.232    29.500    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X119Y214       FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y214       FDRE (Prop_fdre_C_Q)         0.204    29.704 r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/Q
                         net (fo=12, routed)          7.675    37.379    ipbus/udp_if/clock_crossing_if/write_i_reg[3][1]
    SLICE_X121Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    32.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.508    36.054    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    37.995 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.091    39.086    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X121Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/C
                         clock pessimism              0.000    39.086    
                         clock uncertainty           -0.246    38.839    
    SLICE_X121Y216       FDRE (Setup_fdre_C_D)       -0.096    38.743    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         38.743    
                         arrival time                         -37.379    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - clk125_ub rise@24.000ns)
  Data Path Delay:        7.742ns  (logic 0.223ns (2.880%)  route 7.519ns (97.120%))
  Logic Levels:           0  
  Clock Path Skew:        1.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.090ns = ( 39.090 - 32.000 ) 
    Source Clock Delay      (SCD):    5.504ns = ( 29.504 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    24.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119    25.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    25.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    26.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    26.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    28.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    28.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.236    29.504    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X115Y208       FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y208       FDRE (Prop_fdre_C_Q)         0.223    29.727 r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/Q
                         net (fo=25, routed)          7.519    37.246    ipbus/udp_if/clock_crossing_if/Q[0]
    SLICE_X115Y209       FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    32.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.508    36.054    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    37.995 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.095    39.090    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X115Y209       FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/C
                         clock pessimism              0.000    39.090    
                         clock uncertainty           -0.246    38.843    
    SLICE_X115Y209       FDRE (Setup_fdre_C_D)       -0.022    38.821    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         38.821    
                         arrival time                         -37.246    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - clk125_ub rise@24.000ns)
  Data Path Delay:        7.644ns  (logic 0.236ns (3.087%)  route 7.408ns (96.913%))
  Logic Levels:           0  
  Clock Path Skew:        1.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.089ns = ( 39.089 - 32.000 ) 
    Source Clock Delay      (SCD):    5.502ns = ( 29.502 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    24.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119    25.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    25.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    26.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    26.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    28.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    28.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.234    29.502    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X118Y213       FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y213       FDRE (Prop_fdre_C_Q)         0.236    29.738 r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/Q
                         net (fo=2, routed)           7.408    37.146    ipbus/udp_if/clock_crossing_if/busy_up_tff
    SLICE_X115Y210       FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    32.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.508    36.054    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    37.995 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.094    39.089    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X115Y210       FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/C
                         clock pessimism              0.000    39.089    
                         clock uncertainty           -0.246    38.842    
    SLICE_X115Y210       FDRE (Setup_fdre_C_D)       -0.099    38.743    ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         38.743    
                         arrival time                         -37.146    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - clk125_ub rise@24.000ns)
  Data Path Delay:        7.665ns  (logic 0.259ns (3.379%)  route 7.406ns (96.621%))
  Logic Levels:           0  
  Clock Path Skew:        1.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.089ns = ( 39.089 - 32.000 ) 
    Source Clock Delay      (SCD):    5.502ns = ( 29.502 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    24.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119    25.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    25.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    26.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    26.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    28.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    28.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.234    29.502    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X118Y213       FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y213       FDRE (Prop_fdre_C_Q)         0.259    29.761 r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/Q
                         net (fo=2, routed)           7.406    37.167    ipbus/udp_if/clock_crossing_if/busy_down_tff
    SLICE_X115Y210       FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    32.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.508    36.054    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    37.995 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.094    39.089    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X115Y210       FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/C
                         clock pessimism              0.000    39.089    
                         clock uncertainty           -0.246    38.842    
    SLICE_X115Y210       FDRE (Setup_fdre_C_D)       -0.010    38.832    ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         38.832    
                         arrival time                         -37.167    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - clk125_ub rise@24.000ns)
  Data Path Delay:        7.528ns  (logic 0.204ns (2.710%)  route 7.324ns (97.290%))
  Logic Levels:           0  
  Clock Path Skew:        1.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.090ns = ( 39.090 - 32.000 ) 
    Source Clock Delay      (SCD):    5.504ns = ( 29.504 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    24.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119    25.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    25.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    26.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    26.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    28.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    28.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.236    29.504    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X115Y208       FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y208       FDRE (Prop_fdre_C_Q)         0.204    29.708 r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/Q
                         net (fo=24, routed)          7.324    37.032    ipbus/udp_if/clock_crossing_if/Q[1]
    SLICE_X115Y209       FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    32.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.508    36.054    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    37.995 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.095    39.090    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X115Y209       FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/C
                         clock pessimism              0.000    39.090    
                         clock uncertainty           -0.246    38.843    
    SLICE_X115Y209       FDRE (Setup_fdre_C_D)       -0.114    38.729    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         38.729    
                         arrival time                         -37.032    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - clk125_ub rise@24.000ns)
  Data Path Delay:        7.488ns  (logic 0.223ns (2.978%)  route 7.265ns (97.022%))
  Logic Levels:           0  
  Clock Path Skew:        1.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.086ns = ( 39.086 - 32.000 ) 
    Source Clock Delay      (SCD):    5.500ns = ( 29.500 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    24.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119    25.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    25.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    26.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    26.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    28.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    28.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.232    29.500    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X119Y214       FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y214       FDRE (Prop_fdre_C_Q)         0.223    29.723 r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/Q
                         net (fo=24, routed)          7.265    36.988    ipbus/udp_if/clock_crossing_if/write_i_reg[3][2]
    SLICE_X121Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    32.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.508    36.054    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    37.995 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.091    39.086    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X121Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
                         clock pessimism              0.000    39.086    
                         clock uncertainty           -0.246    38.839    
    SLICE_X121Y216       FDRE (Setup_fdre_C_D)       -0.005    38.834    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         38.834    
                         arrival time                         -36.988    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - clk125_ub rise@24.000ns)
  Data Path Delay:        7.015ns  (logic 0.204ns (2.908%)  route 6.811ns (97.092%))
  Logic Levels:           0  
  Clock Path Skew:        1.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.090ns = ( 39.090 - 32.000 ) 
    Source Clock Delay      (SCD):    5.504ns = ( 29.504 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    24.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119    25.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    25.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    26.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    26.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    28.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    28.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.236    29.504    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X115Y208       FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y208       FDRE (Prop_fdre_C_Q)         0.204    29.708 r  ipbus/udp_if/rx_ram_selector/send_i_reg[3]/Q
                         net (fo=19, routed)          6.811    36.519    ipbus/udp_if/clock_crossing_if/Q[3]
    SLICE_X115Y209       FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    32.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.508    36.054    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    37.995 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.095    39.090    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X115Y209       FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/C
                         clock pessimism              0.000    39.090    
                         clock uncertainty           -0.246    38.843    
    SLICE_X115Y209       FDRE (Setup_fdre_C_D)       -0.099    38.744    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         38.744    
                         arrival time                         -36.519    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - clk125_ub rise@24.000ns)
  Data Path Delay:        7.052ns  (logic 0.223ns (3.162%)  route 6.829ns (96.838%))
  Logic Levels:           0  
  Clock Path Skew:        1.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.090ns = ( 39.090 - 32.000 ) 
    Source Clock Delay      (SCD):    5.504ns = ( 29.504 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    24.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119    25.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    25.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    26.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    26.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    28.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    28.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.236    29.504    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X115Y208       FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y208       FDRE (Prop_fdre_C_Q)         0.223    29.727 r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/Q
                         net (fo=20, routed)          6.829    36.556    ipbus/udp_if/clock_crossing_if/Q[2]
    SLICE_X115Y209       FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    32.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.508    36.054    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    37.995 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.095    39.090    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X115Y209       FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/C
                         clock pessimism              0.000    39.090    
                         clock uncertainty           -0.246    38.843    
    SLICE_X115Y209       FDRE (Setup_fdre_C_D)       -0.019    38.824    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         38.824    
                         arrival time                         -36.556    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - clk125_ub rise@24.000ns)
  Data Path Delay:        6.939ns  (logic 0.204ns (2.940%)  route 6.735ns (97.060%))
  Logic Levels:           0  
  Clock Path Skew:        1.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.086ns = ( 39.086 - 32.000 ) 
    Source Clock Delay      (SCD):    5.500ns = ( 29.500 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    24.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119    25.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    25.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    26.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    26.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    28.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    28.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.232    29.500    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X119Y214       FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y214       FDRE (Prop_fdre_C_Q)         0.204    29.704 r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/Q
                         net (fo=23, routed)          6.735    36.439    ipbus/udp_if/clock_crossing_if/write_i_reg[3][3]
    SLICE_X121Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    32.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.508    36.054    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    37.995 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.091    39.086    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X121Y216       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                         clock pessimism              0.000    39.086    
                         clock uncertainty           -0.246    38.839    
    SLICE_X121Y216       FDRE (Setup_fdre_C_D)       -0.090    38.749    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         38.749    
                         arrival time                         -36.439    
  -------------------------------------------------------------------
                         slack                                  2.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.278ns (6.166%)  route 4.230ns (93.834%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.667ns
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267     2.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355     3.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.086     4.991    ipbus/udp_if/IPADDR/clk125
    SLICE_X108Y221       FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y221       FDRE (Prop_fdre_C_Q)         0.206     5.197 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[12]/Q
                         net (fo=4, routed)           0.624     5.821    ipbus/trans/sm/my_ip_addr_udp[12]
    SLICE_X104Y221       LUT6 (Prop_lut6_I3_O)        0.036     5.857 r  ipbus/trans/sm/ram_reg_3_i_11/O
                         net (fo=1, routed)           0.279     6.136    ipbus/trans/sm/data_out[12]
    SLICE_X104Y221       LUT5 (Prop_lut5_I2_O)        0.036     6.172 r  ipbus/trans/sm/ram_reg_3_i_4/O
                         net (fo=1, routed)           3.328     9.499    ipbus/udp_if/ipbus_tx_ram/tx_dia[12]
    RAMB36_X3Y48         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.262     8.667    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X3Y48         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     8.667    
                         clock uncertainty            0.246     8.913    
    RAMB36_X3Y48         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.527     9.440    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         -9.440    
                         arrival time                           9.499    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.250ns (5.543%)  route 4.260ns (94.457%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.667ns
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267     2.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355     3.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.086     4.991    ipbus/udp_if/IPADDR/clk125
    SLICE_X109Y221       FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y221       FDRE (Prop_fdre_C_Q)         0.178     5.169 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[15]/Q
                         net (fo=4, routed)           0.612     5.781    ipbus/trans/sm/my_ip_addr_udp[15]
    SLICE_X105Y221       LUT6 (Prop_lut6_I3_O)        0.036     5.817 r  ipbus/trans/sm/ram_reg_3_i_5/O
                         net (fo=1, routed)           0.245     6.061    ipbus/trans/sm/data_out[15]
    SLICE_X105Y221       LUT5 (Prop_lut5_I2_O)        0.036     6.097 r  ipbus/trans/sm/ram_reg_3_i_1/O
                         net (fo=1, routed)           3.404     9.501    ipbus/udp_if/ipbus_tx_ram/tx_dia[15]
    RAMB36_X3Y48         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.262     8.667    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X3Y48         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     8.667    
                         clock uncertainty            0.246     8.913    
    RAMB36_X3Y48         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.527     9.440    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         -9.440    
                         arrival time                           9.501    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.250ns (5.556%)  route 4.250ns (94.444%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.650ns
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267     2.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355     3.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.087     4.992    ipbus/udp_if/IPADDR/clk125
    SLICE_X115Y221       FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y221       FDSE (Prop_fdse_C_Q)         0.178     5.170 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[0]/Q
                         net (fo=4, routed)           0.638     5.808    ipbus/trans/sm/my_ip_addr_udp[0]
    SLICE_X108Y214       LUT5 (Prop_lut5_I0_O)        0.036     5.844 r  ipbus/trans/sm/ram_reg_0_i_22/O
                         net (fo=1, routed)           0.248     6.092    ipbus/trans/sm/data_out[0]
    SLICE_X108Y214       LUT5 (Prop_lut5_I2_O)        0.036     6.128 r  ipbus/trans/sm/ram_reg_0_i_14/O
                         net (fo=1, routed)           3.364     9.492    ipbus/udp_if/ipbus_tx_ram/tx_dia[0]
    RAMB36_X3Y44         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.245     8.650    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X3Y44         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     8.650    
                         clock uncertainty            0.246     8.896    
    RAMB36_X3Y44         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.527     9.423    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -9.423    
                         arrival time                           9.492    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 0.278ns (6.144%)  route 4.247ns (93.856%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.653ns
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267     2.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355     3.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.089     4.994    ipbus/udp_if/IPADDR/clk125
    SLICE_X114Y220       FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y220       FDRE (Prop_fdre_C_Q)         0.206     5.200 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[4]/Q
                         net (fo=4, routed)           0.725     5.925    ipbus/trans/sm/my_ip_addr_udp[4]
    SLICE_X109Y218       LUT5 (Prop_lut5_I1_O)        0.036     5.961 r  ipbus/trans/sm/ram_reg_1_i_11/O
                         net (fo=1, routed)           0.260     6.222    ipbus/trans/sm/data_out[4]
    SLICE_X107Y218       LUT5 (Prop_lut5_I2_O)        0.036     6.258 r  ipbus/trans/sm/ram_reg_1_i_4/O
                         net (fo=1, routed)           3.261     9.519    ipbus/udp_if/ipbus_tx_ram/tx_dia[4]
    RAMB36_X3Y45         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.248     8.653    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X3Y45         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     8.653    
                         clock uncertainty            0.246     8.899    
    RAMB36_X3Y45         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.527     9.426    ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -9.426    
                         arrival time                           9.519    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 0.250ns (5.450%)  route 4.337ns (94.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.704ns
    Source Clock Delay      (SCD):    4.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267     2.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355     3.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.088     4.993    ipbus/udp_if/IPADDR/clk125
    SLICE_X111Y220       FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y220       FDRE (Prop_fdre_C_Q)         0.178     5.171 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/Q
                         net (fo=4, routed)           0.604     5.775    ipbus/trans/sm/my_ip_addr_udp[10]
    SLICE_X104Y220       LUT6 (Prop_lut6_I3_O)        0.036     5.811 r  ipbus/trans/sm/ram_reg_2_i_7/O
                         net (fo=1, routed)           0.305     6.116    ipbus/trans/sm/data_out[10]
    SLICE_X104Y220       LUT5 (Prop_lut5_I2_O)        0.036     6.152 r  ipbus/trans/sm/ram_reg_2_i_2/O
                         net (fo=1, routed)           3.428     9.580    ipbus/udp_if/ipbus_tx_ram/tx_dia[10]
    RAMB36_X4Y45         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.299     8.704    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X4Y45         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000     8.704    
                         clock uncertainty            0.246     8.950    
    RAMB36_X4Y45         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.527     9.477    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         -9.477    
                         arrival time                           9.580    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 0.250ns (5.412%)  route 4.370ns (94.588%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.701ns
    Source Clock Delay      (SCD):    4.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267     2.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355     3.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.088     4.993    ipbus/udp_if/IPADDR/clk125
    SLICE_X111Y220       FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y220       FDRE (Prop_fdre_C_Q)         0.178     5.171 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[24]/Q
                         net (fo=4, routed)           0.346     5.517    ipbus/trans/sm/my_ip_addr_udp[24]
    SLICE_X108Y219       LUT6 (Prop_lut6_I3_O)        0.036     5.553 r  ipbus/trans/sm/ram_reg_6_i_11/O
                         net (fo=1, routed)           0.463     6.016    ipbus/trans/sm/data_out[24]
    SLICE_X108Y219       LUT5 (Prop_lut5_I2_O)        0.036     6.052 r  ipbus/trans/sm/ram_reg_6_i_4/O
                         net (fo=1, routed)           3.561     9.613    ipbus/udp_if/ipbus_tx_ram/tx_dia[24]
    RAMB36_X4Y44         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.296     8.701    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X4Y44         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.000     8.701    
                         clock uncertainty            0.246     8.947    
    RAMB36_X4Y44         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.527     9.474    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         -9.474    
                         arrival time                           9.613    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.250ns (5.431%)  route 4.353ns (94.569%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.659ns
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267     2.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355     3.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.087     4.992    ipbus/udp_if/IPADDR/clk125
    SLICE_X115Y221       FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y221       FDSE (Prop_fdse_C_Q)         0.178     5.170 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[31]/Q
                         net (fo=4, routed)           0.809     5.979    ipbus/trans/sm/my_ip_addr_udp[31]
    SLICE_X104Y219       LUT6 (Prop_lut6_I3_O)        0.036     6.015 r  ipbus/trans/sm/ram_reg_7_i_5/O
                         net (fo=1, routed)           0.321     6.336    ipbus/trans/sm/data_out[31]
    SLICE_X104Y219       LUT5 (Prop_lut5_I2_O)        0.036     6.372 r  ipbus/trans/sm/ram_reg_7_i_1/O
                         net (fo=1, routed)           3.223     9.595    ipbus/udp_if/ipbus_tx_ram/tx_dia[31]
    RAMB36_X3Y46         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.254     8.659    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X3Y46         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000     8.659    
                         clock uncertainty            0.246     8.905    
    RAMB36_X3Y46         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.527     9.432    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         -9.432    
                         arrival time                           9.595    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.250ns (5.426%)  route 4.357ns (94.574%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.659ns
    Source Clock Delay      (SCD):    4.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267     2.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355     3.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.085     4.990    ipbus/udp_if/IPADDR/clk125
    SLICE_X111Y222       FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y222       FDRE (Prop_fdre_C_Q)         0.178     5.168 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[29]/Q
                         net (fo=4, routed)           0.701     5.869    ipbus/trans/sm/my_ip_addr_udp[29]
    SLICE_X105Y219       LUT6 (Prop_lut6_I3_O)        0.036     5.905 r  ipbus/trans/sm/ram_reg_7_i_9/O
                         net (fo=1, routed)           0.274     6.178    ipbus/trans/sm/data_out[29]
    SLICE_X105Y219       LUT5 (Prop_lut5_I2_O)        0.036     6.214 r  ipbus/trans/sm/ram_reg_7_i_3/O
                         net (fo=1, routed)           3.383     9.597    ipbus/udp_if/ipbus_tx_ram/tx_dia[29]
    RAMB36_X3Y46         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.254     8.659    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X3Y46         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000     8.659    
                         clock uncertainty            0.246     8.905    
    RAMB36_X3Y46         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.527     9.432    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         -9.432    
                         arrival time                           9.597    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.278ns (6.008%)  route 4.349ns (93.992%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.667ns
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267     2.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355     3.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.086     4.991    ipbus/udp_if/IPADDR/clk125
    SLICE_X108Y221       FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y221       FDRE (Prop_fdre_C_Q)         0.206     5.197 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[13]/Q
                         net (fo=4, routed)           0.697     5.894    ipbus/trans/sm/my_ip_addr_udp[13]
    SLICE_X105Y220       LUT6 (Prop_lut6_I3_O)        0.036     5.930 r  ipbus/trans/sm/ram_reg_3_i_9/O
                         net (fo=1, routed)           0.272     6.201    ipbus/trans/sm/data_out[13]
    SLICE_X105Y220       LUT5 (Prop_lut5_I2_O)        0.036     6.237 r  ipbus/trans/sm/ram_reg_3_i_3/O
                         net (fo=1, routed)           3.381     9.618    ipbus/udp_if/ipbus_tx_ram/tx_dia[13]
    RAMB36_X3Y48         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.262     8.667    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X3Y48         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     8.667    
                         clock uncertainty            0.246     8.913    
    RAMB36_X3Y48         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.527     9.440    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         -9.440    
                         arrival time                           9.618    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 0.250ns (5.417%)  route 4.365ns (94.583%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.653ns
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     1.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267     2.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355     3.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.086     4.991    ipbus/udp_if/IPADDR/clk125
    SLICE_X115Y222       FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y222       FDRE (Prop_fdre_C_Q)         0.178     5.169 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[6]/Q
                         net (fo=4, routed)           0.694     5.863    ipbus/trans/sm/my_ip_addr_udp[6]
    SLICE_X102Y220       LUT5 (Prop_lut5_I1_O)        0.036     5.899 r  ipbus/trans/sm/ram_reg_1_i_7/O
                         net (fo=1, routed)           0.291     6.190    ipbus/trans/sm/data_out[6]
    SLICE_X103Y220       LUT5 (Prop_lut5_I2_O)        0.036     6.226 r  ipbus/trans/sm/ram_reg_1_i_2/O
                         net (fo=1, routed)           3.381     9.606    ipbus/udp_if/ipbus_tx_ram/tx_dia[6]
    RAMB36_X3Y45         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.248     8.653    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X3Y45         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     8.653    
                         clock uncertainty            0.246     8.899    
    RAMB36_X3Y45         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.527     9.426    ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -9.426    
                         arrival time                           9.606    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  gt_clkp
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        5.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - gt_clkp rise@24.000ns)
  Data Path Delay:        5.123ns  (logic 0.259ns (5.055%)  route 4.864ns (94.945%))
  Logic Levels:           0  
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.128ns = ( 39.128 - 32.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)   24.000    24.000 r  
    G8                                                0.000    24.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    24.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    26.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119    27.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    27.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.276    28.844    clocks/clk125_fr
    SLICE_X134Y229       FDRE                                         r  clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y229       FDRE (Prop_fdre_C_Q)         0.259    29.103 r  clocks/rst_reg/Q
                         net (fo=4, routed)           4.864    33.967    clocks/rst_reg_n_0
    SLICE_X133Y225       FDRE                                         r  clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000    32.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.508    36.054    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    37.995 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.133    39.128    clocks/ipb_clk
    SLICE_X133Y225       FDRE                                         r  clocks/rst_ipb_reg/C
                         clock pessimism              1.022    40.150    
                         clock uncertainty           -0.182    39.968    
    SLICE_X133Y225       FDRE (Setup_fdre_C_D)       -0.022    39.946    clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         39.946    
                         arrival time                         -33.967    
  -------------------------------------------------------------------
                         slack                                  5.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.206ns (4.769%)  route 4.113ns (95.231%))
  Logic Levels:           0  
  Clock Path Skew:        3.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.675ns
    Source Clock Delay      (SCD):    3.684ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044     2.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.138     3.684    clocks/clk125_fr
    SLICE_X134Y229       FDRE                                         r  clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y229       FDRE (Prop_fdre_C_Q)         0.206     3.890 r  clocks/rst_reg/Q
                         net (fo=4, routed)           4.113     8.003    clocks/rst_reg_n_0
    SLICE_X133Y225       FDRE                                         r  clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.729     5.297    clocks/clk125_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.406 r  clocks/bufgipb/O
                         net (fo=664, routed)         1.269     8.675    clocks/ipb_clk
    SLICE_X133Y225       FDRE                                         r  clocks/rst_ipb_reg/C
                         clock pessimism             -1.022     7.653    
                         clock uncertainty            0.182     7.834    
    SLICE_X133Y225       FDRE (Hold_fdre_C_D)         0.108     7.942    clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         -7.942    
                         arrival time                           8.003    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk125_ub
  To Clock:  clk125_ub

Setup :            0  Failing Endpoints,  Worst Slack        5.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 ipbus/stretch_rx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_rx/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 1.043ns (51.249%)  route 0.992ns (48.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 13.465 - 8.000 ) 
    Source Clock Delay      (SCD):    5.967ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465     4.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.699     5.967    ipbus/stretch_rx/clkdiv/clk125
    SLICE_X148Y93        SRL16E                                       r  ipbus/stretch_rx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y93        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.967 r  ipbus/stretch_rx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.348     7.315    ipbus/stretch_rx/clkdiv/rst_b
    SLICE_X149Y94        LUT1 (Prop_lut1_I0_O)        0.043     7.358 f  ipbus/stretch_rx/clkdiv/cnt[0]_i_2__0/O
                         net (fo=25, routed)          0.644     8.002    ipbus/stretch_rx/clkdiv/clear
    SLICE_X150Y89        FDCE                                         f  ipbus/stretch_rx/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.560    13.465    ipbus/stretch_rx/clkdiv/clk125
    SLICE_X150Y89        FDCE                                         r  ipbus/stretch_rx/clkdiv/cnt_reg[0]/C
                         clock pessimism              0.453    13.918    
                         clock uncertainty           -0.053    13.865    
    SLICE_X150Y89        FDCE (Recov_fdce_C_CLR)     -0.212    13.653    ipbus/stretch_rx/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.653    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 ipbus/stretch_rx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_rx/clkdiv/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 1.043ns (51.249%)  route 0.992ns (48.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 13.465 - 8.000 ) 
    Source Clock Delay      (SCD):    5.967ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465     4.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.699     5.967    ipbus/stretch_rx/clkdiv/clk125
    SLICE_X148Y93        SRL16E                                       r  ipbus/stretch_rx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y93        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.967 r  ipbus/stretch_rx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.348     7.315    ipbus/stretch_rx/clkdiv/rst_b
    SLICE_X149Y94        LUT1 (Prop_lut1_I0_O)        0.043     7.358 f  ipbus/stretch_rx/clkdiv/cnt[0]_i_2__0/O
                         net (fo=25, routed)          0.644     8.002    ipbus/stretch_rx/clkdiv/clear
    SLICE_X150Y89        FDCE                                         f  ipbus/stretch_rx/clkdiv/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.560    13.465    ipbus/stretch_rx/clkdiv/clk125
    SLICE_X150Y89        FDCE                                         r  ipbus/stretch_rx/clkdiv/cnt_reg[1]/C
                         clock pessimism              0.453    13.918    
                         clock uncertainty           -0.053    13.865    
    SLICE_X150Y89        FDCE (Recov_fdce_C_CLR)     -0.212    13.653    ipbus/stretch_rx/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.653    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 ipbus/stretch_rx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_rx/clkdiv/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 1.043ns (51.249%)  route 0.992ns (48.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 13.465 - 8.000 ) 
    Source Clock Delay      (SCD):    5.967ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465     4.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.699     5.967    ipbus/stretch_rx/clkdiv/clk125
    SLICE_X148Y93        SRL16E                                       r  ipbus/stretch_rx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y93        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.967 r  ipbus/stretch_rx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.348     7.315    ipbus/stretch_rx/clkdiv/rst_b
    SLICE_X149Y94        LUT1 (Prop_lut1_I0_O)        0.043     7.358 f  ipbus/stretch_rx/clkdiv/cnt[0]_i_2__0/O
                         net (fo=25, routed)          0.644     8.002    ipbus/stretch_rx/clkdiv/clear
    SLICE_X150Y89        FDCE                                         f  ipbus/stretch_rx/clkdiv/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.560    13.465    ipbus/stretch_rx/clkdiv/clk125
    SLICE_X150Y89        FDCE                                         r  ipbus/stretch_rx/clkdiv/cnt_reg[2]/C
                         clock pessimism              0.453    13.918    
                         clock uncertainty           -0.053    13.865    
    SLICE_X150Y89        FDCE (Recov_fdce_C_CLR)     -0.212    13.653    ipbus/stretch_rx/clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.653    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 ipbus/stretch_rx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_rx/clkdiv/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 1.043ns (51.249%)  route 0.992ns (48.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 13.465 - 8.000 ) 
    Source Clock Delay      (SCD):    5.967ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465     4.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.699     5.967    ipbus/stretch_rx/clkdiv/clk125
    SLICE_X148Y93        SRL16E                                       r  ipbus/stretch_rx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y93        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.967 r  ipbus/stretch_rx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.348     7.315    ipbus/stretch_rx/clkdiv/rst_b
    SLICE_X149Y94        LUT1 (Prop_lut1_I0_O)        0.043     7.358 f  ipbus/stretch_rx/clkdiv/cnt[0]_i_2__0/O
                         net (fo=25, routed)          0.644     8.002    ipbus/stretch_rx/clkdiv/clear
    SLICE_X150Y89        FDCE                                         f  ipbus/stretch_rx/clkdiv/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.560    13.465    ipbus/stretch_rx/clkdiv/clk125
    SLICE_X150Y89        FDCE                                         r  ipbus/stretch_rx/clkdiv/cnt_reg[3]/C
                         clock pessimism              0.453    13.918    
                         clock uncertainty           -0.053    13.865    
    SLICE_X150Y89        FDCE (Recov_fdce_C_CLR)     -0.212    13.653    ipbus/stretch_rx/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.653    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 ipbus/stretch_rx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_rx/clkdiv/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 1.043ns (53.375%)  route 0.911ns (46.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 13.466 - 8.000 ) 
    Source Clock Delay      (SCD):    5.967ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465     4.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.699     5.967    ipbus/stretch_rx/clkdiv/clk125
    SLICE_X148Y93        SRL16E                                       r  ipbus/stretch_rx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y93        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.967 r  ipbus/stretch_rx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.348     7.315    ipbus/stretch_rx/clkdiv/rst_b
    SLICE_X149Y94        LUT1 (Prop_lut1_I0_O)        0.043     7.358 f  ipbus/stretch_rx/clkdiv/cnt[0]_i_2__0/O
                         net (fo=25, routed)          0.563     7.921    ipbus/stretch_rx/clkdiv/clear
    SLICE_X150Y90        FDCE                                         f  ipbus/stretch_rx/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.561    13.466    ipbus/stretch_rx/clkdiv/clk125
    SLICE_X150Y90        FDCE                                         r  ipbus/stretch_rx/clkdiv/cnt_reg[4]/C
                         clock pessimism              0.453    13.919    
                         clock uncertainty           -0.053    13.866    
    SLICE_X150Y90        FDCE (Recov_fdce_C_CLR)     -0.212    13.654    ipbus/stretch_rx/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  5.733    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 ipbus/stretch_rx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_rx/clkdiv/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 1.043ns (53.375%)  route 0.911ns (46.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 13.466 - 8.000 ) 
    Source Clock Delay      (SCD):    5.967ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465     4.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.699     5.967    ipbus/stretch_rx/clkdiv/clk125
    SLICE_X148Y93        SRL16E                                       r  ipbus/stretch_rx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y93        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.967 r  ipbus/stretch_rx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.348     7.315    ipbus/stretch_rx/clkdiv/rst_b
    SLICE_X149Y94        LUT1 (Prop_lut1_I0_O)        0.043     7.358 f  ipbus/stretch_rx/clkdiv/cnt[0]_i_2__0/O
                         net (fo=25, routed)          0.563     7.921    ipbus/stretch_rx/clkdiv/clear
    SLICE_X150Y90        FDCE                                         f  ipbus/stretch_rx/clkdiv/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.561    13.466    ipbus/stretch_rx/clkdiv/clk125
    SLICE_X150Y90        FDCE                                         r  ipbus/stretch_rx/clkdiv/cnt_reg[5]/C
                         clock pessimism              0.453    13.919    
                         clock uncertainty           -0.053    13.866    
    SLICE_X150Y90        FDCE (Recov_fdce_C_CLR)     -0.212    13.654    ipbus/stretch_rx/clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  5.733    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 ipbus/stretch_rx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_rx/clkdiv/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 1.043ns (53.375%)  route 0.911ns (46.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 13.466 - 8.000 ) 
    Source Clock Delay      (SCD):    5.967ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465     4.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.699     5.967    ipbus/stretch_rx/clkdiv/clk125
    SLICE_X148Y93        SRL16E                                       r  ipbus/stretch_rx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y93        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.967 r  ipbus/stretch_rx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.348     7.315    ipbus/stretch_rx/clkdiv/rst_b
    SLICE_X149Y94        LUT1 (Prop_lut1_I0_O)        0.043     7.358 f  ipbus/stretch_rx/clkdiv/cnt[0]_i_2__0/O
                         net (fo=25, routed)          0.563     7.921    ipbus/stretch_rx/clkdiv/clear
    SLICE_X150Y90        FDCE                                         f  ipbus/stretch_rx/clkdiv/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.561    13.466    ipbus/stretch_rx/clkdiv/clk125
    SLICE_X150Y90        FDCE                                         r  ipbus/stretch_rx/clkdiv/cnt_reg[6]/C
                         clock pessimism              0.453    13.919    
                         clock uncertainty           -0.053    13.866    
    SLICE_X150Y90        FDCE (Recov_fdce_C_CLR)     -0.212    13.654    ipbus/stretch_rx/clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  5.733    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 ipbus/stretch_rx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_rx/clkdiv/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 1.043ns (53.375%)  route 0.911ns (46.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 13.466 - 8.000 ) 
    Source Clock Delay      (SCD):    5.967ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465     4.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.699     5.967    ipbus/stretch_rx/clkdiv/clk125
    SLICE_X148Y93        SRL16E                                       r  ipbus/stretch_rx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y93        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.967 r  ipbus/stretch_rx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.348     7.315    ipbus/stretch_rx/clkdiv/rst_b
    SLICE_X149Y94        LUT1 (Prop_lut1_I0_O)        0.043     7.358 f  ipbus/stretch_rx/clkdiv/cnt[0]_i_2__0/O
                         net (fo=25, routed)          0.563     7.921    ipbus/stretch_rx/clkdiv/clear
    SLICE_X150Y90        FDCE                                         f  ipbus/stretch_rx/clkdiv/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.561    13.466    ipbus/stretch_rx/clkdiv/clk125
    SLICE_X150Y90        FDCE                                         r  ipbus/stretch_rx/clkdiv/cnt_reg[7]/C
                         clock pessimism              0.453    13.919    
                         clock uncertainty           -0.053    13.866    
    SLICE_X150Y90        FDCE (Recov_fdce_C_CLR)     -0.212    13.654    ipbus/stretch_rx/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  5.733    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 ipbus/stretch_rx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_rx/clkdiv/cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 1.043ns (55.520%)  route 0.836ns (44.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.967ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465     4.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.699     5.967    ipbus/stretch_rx/clkdiv/clk125
    SLICE_X148Y93        SRL16E                                       r  ipbus/stretch_rx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y93        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.967 r  ipbus/stretch_rx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.348     7.315    ipbus/stretch_rx/clkdiv/rst_b
    SLICE_X149Y94        LUT1 (Prop_lut1_I0_O)        0.043     7.358 f  ipbus/stretch_rx/clkdiv/cnt[0]_i_2__0/O
                         net (fo=25, routed)          0.487     7.846    ipbus/stretch_rx/clkdiv/clear
    SLICE_X150Y95        FDCE                                         f  ipbus/stretch_rx/clkdiv/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.563    13.468    ipbus/stretch_rx/clkdiv/clk125
    SLICE_X150Y95        FDCE                                         r  ipbus/stretch_rx/clkdiv/cnt_reg[24]/C
                         clock pessimism              0.453    13.921    
                         clock uncertainty           -0.053    13.868    
    SLICE_X150Y95        FDCE (Recov_fdce_C_CLR)     -0.212    13.656    ipbus/stretch_rx/clkdiv/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         13.656    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 ipbus/stretch_rx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_rx/clkdiv/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 1.043ns (55.805%)  route 0.826ns (44.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 13.466 - 8.000 ) 
    Source Clock Delay      (SCD):    5.967ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421     2.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465     4.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.699     5.967    ipbus/stretch_rx/clkdiv/clk125
    SLICE_X148Y93        SRL16E                                       r  ipbus/stretch_rx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y93        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.967 r  ipbus/stretch_rx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.348     7.315    ipbus/stretch_rx/clkdiv/rst_b
    SLICE_X149Y94        LUT1 (Prop_lut1_I0_O)        0.043     7.358 f  ipbus/stretch_rx/clkdiv/cnt[0]_i_2__0/O
                         net (fo=25, routed)          0.478     7.836    ipbus/stretch_rx/clkdiv/clear
    SLICE_X150Y91        FDCE                                         f  ipbus/stretch_rx/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.561    13.466    ipbus/stretch_rx/clkdiv/clk125
    SLICE_X150Y91        FDCE                                         r  ipbus/stretch_rx/clkdiv/cnt_reg[10]/C
                         clock pessimism              0.453    13.919    
                         clock uncertainty           -0.053    13.866    
    SLICE_X150Y91        FDCE (Recov_fdce_C_CLR)     -0.212    13.654    ipbus/stretch_rx/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                          -7.836    
  -------------------------------------------------------------------
                         slack                                  5.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 ipbus/stretch_tx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_tx/clkdiv/cnt_reg[20]/CLR
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.418ns (66.226%)  route 0.213ns (33.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.726     2.549    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X148Y93        SRL16E                                       r  ipbus/stretch_tx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y93        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.390     2.939 r  ipbus/stretch_tx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.060     2.999    ipbus/stretch_tx/clkdiv/rst_b
    SLICE_X148Y93        LUT1 (Prop_lut1_I0_O)        0.028     3.027 f  ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1/O
                         net (fo=25, routed)          0.153     3.180    ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1_n_0
    SLICE_X149Y92        FDCE                                         f  ipbus/stretch_tx/clkdiv/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.966     3.113    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X149Y92        FDCE                                         r  ipbus/stretch_tx/clkdiv/cnt_reg[20]/C
                         clock pessimism             -0.551     2.562    
    SLICE_X149Y92        FDCE (Remov_fdce_C_CLR)     -0.069     2.493    ipbus/stretch_tx/clkdiv/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 ipbus/stretch_tx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_tx/clkdiv/cnt_reg[21]/CLR
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.418ns (66.226%)  route 0.213ns (33.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.726     2.549    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X148Y93        SRL16E                                       r  ipbus/stretch_tx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y93        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.390     2.939 r  ipbus/stretch_tx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.060     2.999    ipbus/stretch_tx/clkdiv/rst_b
    SLICE_X148Y93        LUT1 (Prop_lut1_I0_O)        0.028     3.027 f  ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1/O
                         net (fo=25, routed)          0.153     3.180    ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1_n_0
    SLICE_X149Y92        FDCE                                         f  ipbus/stretch_tx/clkdiv/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.966     3.113    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X149Y92        FDCE                                         r  ipbus/stretch_tx/clkdiv/cnt_reg[21]/C
                         clock pessimism             -0.551     2.562    
    SLICE_X149Y92        FDCE (Remov_fdce_C_CLR)     -0.069     2.493    ipbus/stretch_tx/clkdiv/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 ipbus/stretch_tx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_tx/clkdiv/cnt_reg[22]/CLR
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.418ns (66.226%)  route 0.213ns (33.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.726     2.549    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X148Y93        SRL16E                                       r  ipbus/stretch_tx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y93        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.390     2.939 r  ipbus/stretch_tx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.060     2.999    ipbus/stretch_tx/clkdiv/rst_b
    SLICE_X148Y93        LUT1 (Prop_lut1_I0_O)        0.028     3.027 f  ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1/O
                         net (fo=25, routed)          0.153     3.180    ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1_n_0
    SLICE_X149Y92        FDCE                                         f  ipbus/stretch_tx/clkdiv/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.966     3.113    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X149Y92        FDCE                                         r  ipbus/stretch_tx/clkdiv/cnt_reg[22]/C
                         clock pessimism             -0.551     2.562    
    SLICE_X149Y92        FDCE (Remov_fdce_C_CLR)     -0.069     2.493    ipbus/stretch_tx/clkdiv/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 ipbus/stretch_tx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_tx/clkdiv/cnt_reg[23]/CLR
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.418ns (66.226%)  route 0.213ns (33.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.726     2.549    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X148Y93        SRL16E                                       r  ipbus/stretch_tx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y93        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.390     2.939 r  ipbus/stretch_tx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.060     2.999    ipbus/stretch_tx/clkdiv/rst_b
    SLICE_X148Y93        LUT1 (Prop_lut1_I0_O)        0.028     3.027 f  ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1/O
                         net (fo=25, routed)          0.153     3.180    ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1_n_0
    SLICE_X149Y92        FDCE                                         f  ipbus/stretch_tx/clkdiv/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.966     3.113    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X149Y92        FDCE                                         r  ipbus/stretch_tx/clkdiv/cnt_reg[23]/C
                         clock pessimism             -0.551     2.562    
    SLICE_X149Y92        FDCE (Remov_fdce_C_CLR)     -0.069     2.493    ipbus/stretch_tx/clkdiv/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 ipbus/stretch_tx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_tx/clkdiv/cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.418ns (65.858%)  route 0.217ns (34.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.726     2.549    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X148Y93        SRL16E                                       r  ipbus/stretch_tx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y93        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.390     2.939 r  ipbus/stretch_tx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.060     2.999    ipbus/stretch_tx/clkdiv/rst_b
    SLICE_X148Y93        LUT1 (Prop_lut1_I0_O)        0.028     3.027 f  ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1/O
                         net (fo=25, routed)          0.157     3.184    ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1_n_0
    SLICE_X149Y91        FDCE                                         f  ipbus/stretch_tx/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.966     3.113    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X149Y91        FDCE                                         r  ipbus/stretch_tx/clkdiv/cnt_reg[16]/C
                         clock pessimism             -0.551     2.562    
    SLICE_X149Y91        FDCE (Remov_fdce_C_CLR)     -0.069     2.493    ipbus/stretch_tx/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 ipbus/stretch_tx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_tx/clkdiv/cnt_reg[17]/CLR
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.418ns (65.858%)  route 0.217ns (34.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.726     2.549    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X148Y93        SRL16E                                       r  ipbus/stretch_tx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y93        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.390     2.939 r  ipbus/stretch_tx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.060     2.999    ipbus/stretch_tx/clkdiv/rst_b
    SLICE_X148Y93        LUT1 (Prop_lut1_I0_O)        0.028     3.027 f  ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1/O
                         net (fo=25, routed)          0.157     3.184    ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1_n_0
    SLICE_X149Y91        FDCE                                         f  ipbus/stretch_tx/clkdiv/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.966     3.113    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X149Y91        FDCE                                         r  ipbus/stretch_tx/clkdiv/cnt_reg[17]/C
                         clock pessimism             -0.551     2.562    
    SLICE_X149Y91        FDCE (Remov_fdce_C_CLR)     -0.069     2.493    ipbus/stretch_tx/clkdiv/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 ipbus/stretch_tx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_tx/clkdiv/cnt_reg[18]/CLR
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.418ns (65.858%)  route 0.217ns (34.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.726     2.549    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X148Y93        SRL16E                                       r  ipbus/stretch_tx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y93        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.390     2.939 r  ipbus/stretch_tx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.060     2.999    ipbus/stretch_tx/clkdiv/rst_b
    SLICE_X148Y93        LUT1 (Prop_lut1_I0_O)        0.028     3.027 f  ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1/O
                         net (fo=25, routed)          0.157     3.184    ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1_n_0
    SLICE_X149Y91        FDCE                                         f  ipbus/stretch_tx/clkdiv/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.966     3.113    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X149Y91        FDCE                                         r  ipbus/stretch_tx/clkdiv/cnt_reg[18]/C
                         clock pessimism             -0.551     2.562    
    SLICE_X149Y91        FDCE (Remov_fdce_C_CLR)     -0.069     2.493    ipbus/stretch_tx/clkdiv/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 ipbus/stretch_tx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_tx/clkdiv/cnt_reg[19]/CLR
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.418ns (65.858%)  route 0.217ns (34.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.726     2.549    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X148Y93        SRL16E                                       r  ipbus/stretch_tx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y93        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.390     2.939 r  ipbus/stretch_tx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.060     2.999    ipbus/stretch_tx/clkdiv/rst_b
    SLICE_X148Y93        LUT1 (Prop_lut1_I0_O)        0.028     3.027 f  ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1/O
                         net (fo=25, routed)          0.157     3.184    ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1_n_0
    SLICE_X149Y91        FDCE                                         f  ipbus/stretch_tx/clkdiv/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.966     3.113    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X149Y91        FDCE                                         r  ipbus/stretch_tx/clkdiv/cnt_reg[19]/C
                         clock pessimism             -0.551     2.562    
    SLICE_X149Y91        FDCE (Remov_fdce_C_CLR)     -0.069     2.493    ipbus/stretch_tx/clkdiv/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 ipbus/stretch_tx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_tx/clkdiv/cnt_reg[24]/CLR
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.418ns (61.964%)  route 0.257ns (38.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.726     2.549    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X148Y93        SRL16E                                       r  ipbus/stretch_tx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y93        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.390     2.939 r  ipbus/stretch_tx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.060     2.999    ipbus/stretch_tx/clkdiv/rst_b
    SLICE_X148Y93        LUT1 (Prop_lut1_I0_O)        0.028     3.027 f  ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1/O
                         net (fo=25, routed)          0.196     3.224    ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1_n_0
    SLICE_X149Y93        FDCE                                         f  ipbus/stretch_tx/clkdiv/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.967     3.114    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X149Y93        FDCE                                         r  ipbus/stretch_tx/clkdiv/cnt_reg[24]/C
                         clock pessimism             -0.554     2.560    
    SLICE_X149Y93        FDCE (Remov_fdce_C_CLR)     -0.069     2.491    ipbus/stretch_tx/clkdiv/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 ipbus/stretch_tx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_tx/clkdiv/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.418ns (61.101%)  route 0.266ns (38.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.726     2.549    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X148Y93        SRL16E                                       r  ipbus/stretch_tx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y93        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.390     2.939 r  ipbus/stretch_tx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.060     2.999    ipbus/stretch_tx/clkdiv/rst_b
    SLICE_X148Y93        LUT1 (Prop_lut1_I0_O)        0.028     3.027 f  ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1/O
                         net (fo=25, routed)          0.206     3.233    ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1_n_0
    SLICE_X149Y90        FDCE                                         f  ipbus/stretch_tx/clkdiv/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.966     3.113    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X149Y90        FDCE                                         r  ipbus/stretch_tx/clkdiv/cnt_reg[12]/C
                         clock pessimism             -0.551     2.562    
    SLICE_X149Y90        FDCE (Remov_fdce_C_CLR)     -0.069     2.493    ipbus/stretch_tx/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           3.233    
  -------------------------------------------------------------------
                         slack                                  0.740    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gt_clkp
  To Clock:  clk125_ub

Setup :            0  Failing Endpoints,  Worst Slack        3.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 eth/locked_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2/PRE
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.309ns (7.196%)  route 3.985ns (92.804%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 13.051 - 8.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.284     4.852    eth/clk125_fr
    SLICE_X135Y236       FDRE                                         r  eth/locked_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y236       FDRE (Prop_fdre_C_Q)         0.223     5.075 r  eth/locked_int_reg/Q
                         net (fo=3, routed)           1.103     6.178    eth/eth_locked
    SLICE_X134Y230       LUT2 (Prop_lut2_I0_O)        0.043     6.221 r  eth/mac_i_1/O
                         net (fo=2, routed)           0.564     6.785    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X134Y237       LUT1 (Prop_lut1_I0_O)        0.043     6.828 f  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_RST_ASYNCH1/O
                         net (fo=2, routed)           2.318     9.146    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_RST_ASYNCH
    SLICE_X134Y237       FDPE                                         f  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.146    13.051    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X134Y237       FDPE                                         r  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2/C
                         clock pessimism              0.000    13.051    
                         clock uncertainty           -0.131    12.920    
    SLICE_X134Y237       FDPE (Recov_fdpe_C_PRE)     -0.187    12.733    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2
  -------------------------------------------------------------------
                         required time                         12.733    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.620ns  (required time - arrival time)
  Source:                 eth/locked_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1/PRE
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.309ns (7.196%)  route 3.985ns (92.804%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 13.051 - 8.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.284     4.852    eth/clk125_fr
    SLICE_X135Y236       FDRE                                         r  eth/locked_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y236       FDRE (Prop_fdre_C_Q)         0.223     5.075 r  eth/locked_int_reg/Q
                         net (fo=3, routed)           1.103     6.178    eth/eth_locked
    SLICE_X134Y230       LUT2 (Prop_lut2_I0_O)        0.043     6.221 r  eth/mac_i_1/O
                         net (fo=2, routed)           0.564     6.785    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X134Y237       LUT1 (Prop_lut1_I0_O)        0.043     6.828 f  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_RST_ASYNCH1/O
                         net (fo=2, routed)           2.318     9.146    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_RST_ASYNCH
    SLICE_X134Y237       FDPE                                         f  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.146    13.051    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X134Y237       FDPE                                         r  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1/C
                         clock pessimism              0.000    13.051    
                         clock uncertainty           -0.131    12.920    
    SLICE_X134Y237       FDPE (Recov_fdpe_C_PRE)     -0.154    12.766    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  3.620    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 eth/locked_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.309ns (7.357%)  route 3.891ns (92.643%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 13.051 - 8.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.284     4.852    eth/clk125_fr
    SLICE_X135Y236       FDRE                                         r  eth/locked_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y236       FDRE (Prop_fdre_C_Q)         0.223     5.075 r  eth/locked_int_reg/Q
                         net (fo=3, routed)           1.103     6.178    eth/eth_locked
    SLICE_X134Y230       LUT2 (Prop_lut2_I0_O)        0.043     6.221 r  eth/mac_i_1/O
                         net (fo=2, routed)           0.561     6.782    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X133Y238       LUT1 (Prop_lut1_I0_O)        0.043     6.825 f  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_RX_RST_ASYNCH1/O
                         net (fo=2, routed)           2.226     9.052    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_RX_RST_ASYNCH
    SLICE_X132Y238       FDPE                                         f  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.146    13.051    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X132Y238       FDPE                                         r  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/C
                         clock pessimism              0.000    13.051    
                         clock uncertainty           -0.131    12.920    
    SLICE_X132Y238       FDPE (Recov_fdpe_C_PRE)     -0.187    12.733    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2
  -------------------------------------------------------------------
                         required time                         12.733    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 eth/locked_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.309ns (7.357%)  route 3.891ns (92.643%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 13.051 - 8.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.284     4.852    eth/clk125_fr
    SLICE_X135Y236       FDRE                                         r  eth/locked_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y236       FDRE (Prop_fdre_C_Q)         0.223     5.075 r  eth/locked_int_reg/Q
                         net (fo=3, routed)           1.103     6.178    eth/eth_locked
    SLICE_X134Y230       LUT2 (Prop_lut2_I0_O)        0.043     6.221 r  eth/mac_i_1/O
                         net (fo=2, routed)           0.561     6.782    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X133Y238       LUT1 (Prop_lut1_I0_O)        0.043     6.825 f  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_RX_RST_ASYNCH1/O
                         net (fo=2, routed)           2.226     9.052    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_RX_RST_ASYNCH
    SLICE_X132Y238       FDPE                                         f  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.146    13.051    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X132Y238       FDPE                                         r  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/C
                         clock pessimism              0.000    13.051    
                         clock uncertainty           -0.131    12.920    
    SLICE_X132Y238       FDPE (Recov_fdpe_C_PRE)     -0.154    12.766    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  3.714    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 clocks/rst_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RESET_INT/PRE
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.266ns (6.911%)  route 3.583ns (93.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 13.186 - 8.000 ) 
    Source Clock Delay      (SCD):    4.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.276     4.844    clocks/clk125_fr
    SLICE_X133Y230       FDRE                                         r  clocks/rst_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y230       FDRE (Prop_fdre_C_Q)         0.223     5.067 f  clocks/rst_eth_reg/Q
                         net (fo=5, routed)           1.242     6.308    eth/phy/gig_eth_pcs_pma_core/reset
    SLICE_X136Y251       LUT2 (Prop_lut2_I0_O)        0.043     6.351 f  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/DCM_LOCKED_SOFT_RESET_OR_2_o1/O
                         net (fo=2, routed)           2.341     8.693    eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/DCM_LOCKED_SOFT_RESET_OR_2_o
    SLICE_X136Y251       FDPE                                         f  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RESET_INT/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.281    13.186    eth/phy/gig_eth_pcs_pma_core/userclk
    SLICE_X136Y251       FDPE                                         r  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RESET_INT/C
                         clock pessimism              0.000    13.186    
                         clock uncertainty           -0.131    13.055    
    SLICE_X136Y251       FDPE (Recov_fdpe_C_PRE)     -0.187    12.868    eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RESET_INT
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.208ns  (required time - arrival time)
  Source:                 clocks/rst_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RESET_INT_PIPE/PRE
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.266ns (6.911%)  route 3.583ns (93.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 13.186 - 8.000 ) 
    Source Clock Delay      (SCD):    4.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.276     4.844    clocks/clk125_fr
    SLICE_X133Y230       FDRE                                         r  clocks/rst_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y230       FDRE (Prop_fdre_C_Q)         0.223     5.067 f  clocks/rst_eth_reg/Q
                         net (fo=5, routed)           1.242     6.308    eth/phy/gig_eth_pcs_pma_core/reset
    SLICE_X136Y251       LUT2 (Prop_lut2_I0_O)        0.043     6.351 f  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/DCM_LOCKED_SOFT_RESET_OR_2_o1/O
                         net (fo=2, routed)           2.341     8.693    eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/DCM_LOCKED_SOFT_RESET_OR_2_o
    SLICE_X136Y251       FDPE                                         f  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RESET_INT_PIPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    10.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    10.467 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.355    11.822    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.905 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.281    13.186    eth/phy/gig_eth_pcs_pma_core/userclk
    SLICE_X136Y251       FDPE                                         r  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RESET_INT_PIPE/C
                         clock pessimism              0.000    13.186    
                         clock uncertainty           -0.131    13.055    
    SLICE_X136Y251       FDPE (Recov_fdpe_C_PRE)     -0.154    12.901    eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RESET_INT_PIPE
  -------------------------------------------------------------------
                         required time                         12.901    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  4.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 clocks/rst_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RESET_INT/PRE
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.128ns (6.235%)  route 1.925ns (93.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.566     1.575    clocks/clk125_fr
    SLICE_X133Y230       FDRE                                         r  clocks/rst_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y230       FDRE (Prop_fdre_C_Q)         0.100     1.675 f  clocks/rst_eth_reg/Q
                         net (fo=5, routed)           0.650     2.324    eth/phy/gig_eth_pcs_pma_core/reset
    SLICE_X136Y251       LUT2 (Prop_lut2_I0_O)        0.028     2.352 f  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/DCM_LOCKED_SOFT_RESET_OR_2_o1/O
                         net (fo=2, routed)           1.275     3.628    eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/DCM_LOCKED_SOFT_RESET_OR_2_o
    SLICE_X136Y251       FDPE                                         f  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RESET_INT/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.884     3.031    eth/phy/gig_eth_pcs_pma_core/userclk
    SLICE_X136Y251       FDPE                                         r  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RESET_INT/C
                         clock pessimism              0.000     3.031    
                         clock uncertainty            0.131     3.162    
    SLICE_X136Y251       FDPE (Remov_fdpe_C_PRE)     -0.052     3.110    eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RESET_INT
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 clocks/rst_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RESET_INT_PIPE/PRE
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.128ns (6.235%)  route 1.925ns (93.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.566     1.575    clocks/clk125_fr
    SLICE_X133Y230       FDRE                                         r  clocks/rst_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y230       FDRE (Prop_fdre_C_Q)         0.100     1.675 f  clocks/rst_eth_reg/Q
                         net (fo=5, routed)           0.650     2.324    eth/phy/gig_eth_pcs_pma_core/reset
    SLICE_X136Y251       LUT2 (Prop_lut2_I0_O)        0.028     2.352 f  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/DCM_LOCKED_SOFT_RESET_OR_2_o1/O
                         net (fo=2, routed)           1.275     3.628    eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/DCM_LOCKED_SOFT_RESET_OR_2_o
    SLICE_X136Y251       FDPE                                         f  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RESET_INT_PIPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.884     3.031    eth/phy/gig_eth_pcs_pma_core/userclk
    SLICE_X136Y251       FDPE                                         r  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RESET_INT_PIPE/C
                         clock pessimism              0.000     3.031    
                         clock uncertainty            0.131     3.162    
    SLICE_X136Y251       FDPE (Remov_fdpe_C_PRE)     -0.052     3.110    eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RESET_INT_PIPE
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 clocks/rst_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.156ns (7.621%)  route 1.891ns (92.379%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.566     1.575    clocks/clk125_fr
    SLICE_X133Y230       FDRE                                         r  clocks/rst_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y230       FDRE (Prop_fdre_C_Q)         0.100     1.675 f  clocks/rst_eth_reg/Q
                         net (fo=5, routed)           0.330     2.005    eth/rst_eth
    SLICE_X134Y230       LUT2 (Prop_lut2_I1_O)        0.028     2.033 r  eth/mac_i_1/O
                         net (fo=2, routed)           0.289     2.322    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X133Y238       LUT1 (Prop_lut1_I0_O)        0.028     2.350 f  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_RX_RST_ASYNCH1/O
                         net (fo=2, routed)           1.271     3.622    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_RX_RST_ASYNCH
    SLICE_X132Y238       FDPE                                         f  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.780     2.927    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X132Y238       FDPE                                         r  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/C
                         clock pessimism              0.000     2.927    
                         clock uncertainty            0.131     3.058    
    SLICE_X132Y238       FDPE (Remov_fdpe_C_PRE)     -0.052     3.006    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.622    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 clocks/rst_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.156ns (7.621%)  route 1.891ns (92.379%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.566     1.575    clocks/clk125_fr
    SLICE_X133Y230       FDRE                                         r  clocks/rst_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y230       FDRE (Prop_fdre_C_Q)         0.100     1.675 f  clocks/rst_eth_reg/Q
                         net (fo=5, routed)           0.330     2.005    eth/rst_eth
    SLICE_X134Y230       LUT2 (Prop_lut2_I1_O)        0.028     2.033 r  eth/mac_i_1/O
                         net (fo=2, routed)           0.289     2.322    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X133Y238       LUT1 (Prop_lut1_I0_O)        0.028     2.350 f  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_RX_RST_ASYNCH1/O
                         net (fo=2, routed)           1.271     3.622    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_RX_RST_ASYNCH
    SLICE_X132Y238       FDPE                                         f  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.780     2.927    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X132Y238       FDPE                                         r  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/C
                         clock pessimism              0.000     2.927    
                         clock uncertainty            0.131     3.058    
    SLICE_X132Y238       FDPE (Remov_fdpe_C_PRE)     -0.052     3.006    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.622    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 clocks/rst_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1/PRE
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.156ns (7.591%)  route 1.899ns (92.409%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.566     1.575    clocks/clk125_fr
    SLICE_X133Y230       FDRE                                         r  clocks/rst_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y230       FDRE (Prop_fdre_C_Q)         0.100     1.675 f  clocks/rst_eth_reg/Q
                         net (fo=5, routed)           0.330     2.005    eth/rst_eth
    SLICE_X134Y230       LUT2 (Prop_lut2_I1_O)        0.028     2.033 r  eth/mac_i_1/O
                         net (fo=2, routed)           0.287     2.320    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X134Y237       LUT1 (Prop_lut1_I0_O)        0.028     2.348 f  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_RST_ASYNCH1/O
                         net (fo=2, routed)           1.282     3.630    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_RST_ASYNCH
    SLICE_X134Y237       FDPE                                         f  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.778     2.925    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X134Y237       FDPE                                         r  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1/C
                         clock pessimism              0.000     2.925    
                         clock uncertainty            0.131     3.056    
    SLICE_X134Y237       FDPE (Remov_fdpe_C_PRE)     -0.052     3.004    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 clocks/rst_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2/PRE
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.156ns (7.591%)  route 1.899ns (92.409%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.566     1.575    clocks/clk125_fr
    SLICE_X133Y230       FDRE                                         r  clocks/rst_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y230       FDRE (Prop_fdre_C_Q)         0.100     1.675 f  clocks/rst_eth_reg/Q
                         net (fo=5, routed)           0.330     2.005    eth/rst_eth
    SLICE_X134Y230       LUT2 (Prop_lut2_I1_O)        0.028     2.033 r  eth/mac_i_1/O
                         net (fo=2, routed)           0.287     2.320    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X134Y237       LUT1 (Prop_lut1_I0_O)        0.028     2.348 f  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_RST_ASYNCH1/O
                         net (fo=2, routed)           1.282     3.630    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_RST_ASYNCH
    SLICE_X134Y237       FDPE                                         f  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.637     2.117    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.778     2.925    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X134Y237       FDPE                                         r  eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2/C
                         clock pessimism              0.000     2.925    
                         clock uncertainty            0.131     3.056    
    SLICE_X134Y237       FDPE (Remov_fdpe_C_PRE)     -0.052     3.004    eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  0.625    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk125_ub
  To Clock:  clk62_5_ub

Setup :            0  Failing Endpoints,  Worst Slack        6.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1/PRE
                            (recovery check against rising-edge clock clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.205ns  (logic 0.259ns (21.491%)  route 0.946ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 21.184 - 16.000 ) 
    Source Clock Delay      (SCD):    5.717ns = ( 13.717 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     9.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     9.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    10.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    10.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    12.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.449    13.717    eth/phy/gig_eth_pcs_pma_core/userclk2
    SLICE_X136Y259       FDRE                                         r  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y259       FDRE (Prop_fdre_C_Q)         0.259    13.976 f  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN/Q
                         net (fo=4, routed)           0.946    14.922    eth/phy/transceiver_inst/reclock_encommaalign/reset_in
    SLICE_X138Y259       FDPE                                         f  eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.279    21.184    eth/phy/transceiver_inst/reclock_encommaalign/clk62_5
    SLICE_X138Y259       FDPE                                         r  eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1/C
                         clock pessimism              0.243    21.427    
                         clock uncertainty           -0.177    21.250    
    SLICE_X138Y259       FDPE (Recov_fdpe_C_PRE)     -0.187    21.063    eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1
  -------------------------------------------------------------------
                         required time                         21.063    
                         arrival time                         -14.922    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2/PRE
                            (recovery check against rising-edge clock clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.205ns  (logic 0.259ns (21.491%)  route 0.946ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 21.184 - 16.000 ) 
    Source Clock Delay      (SCD):    5.717ns = ( 13.717 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     8.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     9.119    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     9.212 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.421    10.633    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    10.710 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           1.465    12.175    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.268 r  eth/bufg_125/O
                         net (fo=3695, routed)        1.449    13.717    eth/phy/gig_eth_pcs_pma_core/userclk2
    SLICE_X136Y259       FDRE                                         r  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y259       FDRE (Prop_fdre_C_Q)         0.259    13.976 f  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN/Q
                         net (fo=4, routed)           0.946    14.922    eth/phy/transceiver_inst/reclock_encommaalign/reset_in
    SLICE_X138Y259       FDPE                                         f  eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    16.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    17.044    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.127 r  eth/bufg_tx/O
                         net (fo=1, routed)           1.267    18.394    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.467 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           1.355    19.822    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.905 r  eth/bufg_62_5/O
                         net (fo=120, routed)         1.279    21.184    eth/phy/transceiver_inst/reclock_encommaalign/clk62_5
    SLICE_X138Y259       FDPE                                         r  eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2/C
                         clock pessimism              0.243    21.427    
                         clock uncertainty           -0.177    21.250    
    SLICE_X138Y259       FDPE (Recov_fdpe_C_PRE)     -0.187    21.063    eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2
  -------------------------------------------------------------------
                         required time                         21.063    
                         arrival time                         -14.922    
  -------------------------------------------------------------------
                         slack                                  6.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1/PRE
                            (removal check against rising-edge clock clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.118ns (20.063%)  route 0.470ns (79.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.656     2.479    eth/phy/gig_eth_pcs_pma_core/userclk2
    SLICE_X136Y259       FDRE                                         r  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y259       FDRE (Prop_fdre_C_Q)         0.118     2.597 f  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN/Q
                         net (fo=4, routed)           0.470     3.067    eth/phy/transceiver_inst/reclock_encommaalign/reset_in
    SLICE_X138Y259       FDPE                                         f  eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.882     3.029    eth/phy/transceiver_inst/reclock_encommaalign/clk62_5
    SLICE_X138Y259       FDPE                                         r  eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1/C
                         clock pessimism             -0.257     2.772    
                         clock uncertainty            0.177     2.949    
    SLICE_X138Y259       FDPE (Remov_fdpe_C_PRE)     -0.052     2.897    eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2/PRE
                            (removal check against rising-edge clock clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.118ns (20.063%)  route 0.470ns (79.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.606     1.173    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.223 r  eth/mcmm/CLKOUT2
                         net (fo=1, routed)           0.574     1.797    eth/clk125_ub
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  eth/bufg_125/O
                         net (fo=3695, routed)        0.656     2.479    eth/phy/gig_eth_pcs_pma_core/userclk2
    SLICE_X136Y259       FDRE                                         r  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y259       FDRE (Prop_fdre_C_Q)         0.118     2.597 f  eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN/Q
                         net (fo=4, routed)           0.470     3.067    eth/phy/transceiver_inst/reclock_encommaalign/reset_in
    SLICE_X138Y259       FDPE                                         f  eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    eth/txoutclk_ub
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  eth/bufg_tx/O
                         net (fo=1, routed)           0.816     1.427    eth/txoutclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  eth/mcmm/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    eth/clk62_5_ub
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  eth/bufg_62_5/O
                         net (fo=120, routed)         0.882     3.029    eth/phy/transceiver_inst/reclock_encommaalign/clk62_5
    SLICE_X138Y259       FDPE                                         r  eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2/C
                         clock pessimism             -0.257     2.772    
                         clock uncertainty            0.177     2.949    
    SLICE_X138Y259       FDPE (Remov_fdpe_C_PRE)     -0.052     2.897    eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gt_clkp
  To Clock:  gt_clkp

Setup :            0  Failing Endpoints,  Worst Slack        5.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.913ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 1.043ns (44.781%)  route 1.286ns (55.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 11.680 - 8.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    1.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.271     4.839    clocks/clkdiv/clk125_fr
    SLICE_X136Y226       SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y226       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.839 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.597     6.435    clocks/clkdiv/rst_b
    SLICE_X135Y229       LUT1 (Prop_lut1_I0_O)        0.043     6.478 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.689     7.168    clocks/clkdiv/clear
    SLICE_X135Y223       FDCE                                         f  clocks/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.134    11.680    clocks/clkdiv/clk125_fr
    SLICE_X135Y223       FDCE                                         r  clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism              1.115    12.795    
                         clock uncertainty           -0.035    12.759    
    SLICE_X135Y223       FDCE (Recov_fdce_C_CLR)     -0.212    12.547    clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 1.043ns (44.781%)  route 1.286ns (55.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 11.680 - 8.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    1.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.271     4.839    clocks/clkdiv/clk125_fr
    SLICE_X136Y226       SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y226       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.839 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.597     6.435    clocks/clkdiv/rst_b
    SLICE_X135Y229       LUT1 (Prop_lut1_I0_O)        0.043     6.478 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.689     7.168    clocks/clkdiv/clear
    SLICE_X135Y223       FDCE                                         f  clocks/clkdiv/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.134    11.680    clocks/clkdiv/clk125_fr
    SLICE_X135Y223       FDCE                                         r  clocks/clkdiv/cnt_reg[5]/C
                         clock pessimism              1.115    12.795    
                         clock uncertainty           -0.035    12.759    
    SLICE_X135Y223       FDCE (Recov_fdce_C_CLR)     -0.212    12.547    clocks/clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 1.043ns (44.781%)  route 1.286ns (55.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 11.680 - 8.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    1.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.271     4.839    clocks/clkdiv/clk125_fr
    SLICE_X136Y226       SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y226       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.839 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.597     6.435    clocks/clkdiv/rst_b
    SLICE_X135Y229       LUT1 (Prop_lut1_I0_O)        0.043     6.478 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.689     7.168    clocks/clkdiv/clear
    SLICE_X135Y223       FDCE                                         f  clocks/clkdiv/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.134    11.680    clocks/clkdiv/clk125_fr
    SLICE_X135Y223       FDCE                                         r  clocks/clkdiv/cnt_reg[6]/C
                         clock pessimism              1.115    12.795    
                         clock uncertainty           -0.035    12.759    
    SLICE_X135Y223       FDCE (Recov_fdce_C_CLR)     -0.212    12.547    clocks/clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 1.043ns (44.781%)  route 1.286ns (55.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 11.680 - 8.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    1.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.271     4.839    clocks/clkdiv/clk125_fr
    SLICE_X136Y226       SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y226       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.839 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.597     6.435    clocks/clkdiv/rst_b
    SLICE_X135Y229       LUT1 (Prop_lut1_I0_O)        0.043     6.478 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.689     7.168    clocks/clkdiv/clear
    SLICE_X135Y223       FDCE                                         f  clocks/clkdiv/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.134    11.680    clocks/clkdiv/clk125_fr
    SLICE_X135Y223       FDCE                                         r  clocks/clkdiv/cnt_reg[7]/C
                         clock pessimism              1.115    12.795    
                         clock uncertainty           -0.035    12.759    
    SLICE_X135Y223       FDCE (Recov_fdce_C_CLR)     -0.212    12.547    clocks/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.043ns (45.248%)  route 1.262ns (54.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 11.681 - 8.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    1.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.271     4.839    clocks/clkdiv/clk125_fr
    SLICE_X136Y226       SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y226       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.839 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.597     6.435    clocks/clkdiv/rst_b
    SLICE_X135Y229       LUT1 (Prop_lut1_I0_O)        0.043     6.478 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.665     7.144    clocks/clkdiv/clear
    SLICE_X135Y222       FDCE                                         f  clocks/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.135    11.681    clocks/clkdiv/clk125_fr
    SLICE_X135Y222       FDCE                                         r  clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism              1.115    12.796    
                         clock uncertainty           -0.035    12.760    
    SLICE_X135Y222       FDCE (Recov_fdce_C_CLR)     -0.212    12.548    clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.043ns (45.248%)  route 1.262ns (54.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 11.681 - 8.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    1.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.271     4.839    clocks/clkdiv/clk125_fr
    SLICE_X136Y226       SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y226       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.839 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.597     6.435    clocks/clkdiv/rst_b
    SLICE_X135Y229       LUT1 (Prop_lut1_I0_O)        0.043     6.478 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.665     7.144    clocks/clkdiv/clear
    SLICE_X135Y222       FDCE                                         f  clocks/clkdiv/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.135    11.681    clocks/clkdiv/clk125_fr
    SLICE_X135Y222       FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
                         clock pessimism              1.115    12.796    
                         clock uncertainty           -0.035    12.760    
    SLICE_X135Y222       FDCE (Recov_fdce_C_CLR)     -0.212    12.548    clocks/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.043ns (45.248%)  route 1.262ns (54.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 11.681 - 8.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    1.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.271     4.839    clocks/clkdiv/clk125_fr
    SLICE_X136Y226       SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y226       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.839 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.597     6.435    clocks/clkdiv/rst_b
    SLICE_X135Y229       LUT1 (Prop_lut1_I0_O)        0.043     6.478 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.665     7.144    clocks/clkdiv/clear
    SLICE_X135Y222       FDCE                                         f  clocks/clkdiv/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.135    11.681    clocks/clkdiv/clk125_fr
    SLICE_X135Y222       FDCE                                         r  clocks/clkdiv/cnt_reg[2]/C
                         clock pessimism              1.115    12.796    
                         clock uncertainty           -0.035    12.760    
    SLICE_X135Y222       FDCE (Recov_fdce_C_CLR)     -0.212    12.548    clocks/clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.043ns (45.248%)  route 1.262ns (54.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 11.681 - 8.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    1.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.271     4.839    clocks/clkdiv/clk125_fr
    SLICE_X136Y226       SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y226       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.839 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.597     6.435    clocks/clkdiv/rst_b
    SLICE_X135Y229       LUT1 (Prop_lut1_I0_O)        0.043     6.478 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.665     7.144    clocks/clkdiv/clear
    SLICE_X135Y222       FDCE                                         f  clocks/clkdiv/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.135    11.681    clocks/clkdiv/clk125_fr
    SLICE_X135Y222       FDCE                                         r  clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism              1.115    12.796    
                         clock uncertainty           -0.035    12.760    
    SLICE_X135Y222       FDCE (Recov_fdce_C_CLR)     -0.212    12.548    clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 1.043ns (46.308%)  route 1.209ns (53.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 11.679 - 8.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    1.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.271     4.839    clocks/clkdiv/clk125_fr
    SLICE_X136Y226       SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y226       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.839 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.597     6.435    clocks/clkdiv/rst_b
    SLICE_X135Y229       LUT1 (Prop_lut1_I0_O)        0.043     6.478 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.612     7.091    clocks/clkdiv/clear
    SLICE_X135Y224       FDCE                                         f  clocks/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.133    11.679    clocks/clkdiv/clk125_fr
    SLICE_X135Y224       FDCE                                         r  clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism              1.115    12.794    
                         clock uncertainty           -0.035    12.758    
    SLICE_X135Y224       FDCE (Recov_fdce_C_CLR)     -0.212    12.546    clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clkp rise@8.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 1.043ns (46.308%)  route 1.209ns (53.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 11.679 - 8.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    1.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.568 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.271     4.839    clocks/clkdiv/clk125_fr
    SLICE_X136Y226       SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y226       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.839 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.597     6.435    clocks/clkdiv/rst_b
    SLICE_X135Y229       LUT1 (Prop_lut1_I0_O)        0.043     6.478 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.612     7.091    clocks/clkdiv/clear
    SLICE_X135Y224       FDCE                                         f  clocks/clkdiv/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     8.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.546 r  eth/bufg_fr/O
                         net (fo=152, routed)         1.133    11.679    clocks/clkdiv/clk125_fr
    SLICE_X135Y224       FDCE                                         r  clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism              1.115    12.794    
                         clock uncertainty           -0.035    12.758    
    SLICE_X135Y224       FDCE (Recov_fdce_C_CLR)     -0.212    12.546    clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  5.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[20]/CLR
                            (removal check against rising-edge clock gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.426ns (48.671%)  route 0.449ns (51.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.563     1.572    clocks/clkdiv/clk125_fr
    SLICE_X136Y226       SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y226       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.970 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.304     2.273    clocks/clkdiv/rst_b
    SLICE_X135Y229       LUT1 (Prop_lut1_I0_O)        0.028     2.301 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.145     2.447    clocks/clkdiv/clear
    SLICE_X135Y227       FDCE                                         f  clocks/clkdiv/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.767     2.111    clocks/clkdiv/clk125_fr
    SLICE_X135Y227       FDCE                                         r  clocks/clkdiv/cnt_reg[20]/C
                         clock pessimism             -0.508     1.603    
    SLICE_X135Y227       FDCE (Remov_fdce_C_CLR)     -0.069     1.534    clocks/clkdiv/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[21]/CLR
                            (removal check against rising-edge clock gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.426ns (48.671%)  route 0.449ns (51.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.563     1.572    clocks/clkdiv/clk125_fr
    SLICE_X136Y226       SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y226       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.970 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.304     2.273    clocks/clkdiv/rst_b
    SLICE_X135Y229       LUT1 (Prop_lut1_I0_O)        0.028     2.301 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.145     2.447    clocks/clkdiv/clear
    SLICE_X135Y227       FDCE                                         f  clocks/clkdiv/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.767     2.111    clocks/clkdiv/clk125_fr
    SLICE_X135Y227       FDCE                                         r  clocks/clkdiv/cnt_reg[21]/C
                         clock pessimism             -0.508     1.603    
    SLICE_X135Y227       FDCE (Remov_fdce_C_CLR)     -0.069     1.534    clocks/clkdiv/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[22]/CLR
                            (removal check against rising-edge clock gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.426ns (48.671%)  route 0.449ns (51.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.563     1.572    clocks/clkdiv/clk125_fr
    SLICE_X136Y226       SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y226       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.970 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.304     2.273    clocks/clkdiv/rst_b
    SLICE_X135Y229       LUT1 (Prop_lut1_I0_O)        0.028     2.301 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.145     2.447    clocks/clkdiv/clear
    SLICE_X135Y227       FDCE                                         f  clocks/clkdiv/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.767     2.111    clocks/clkdiv/clk125_fr
    SLICE_X135Y227       FDCE                                         r  clocks/clkdiv/cnt_reg[22]/C
                         clock pessimism             -0.508     1.603    
    SLICE_X135Y227       FDCE (Remov_fdce_C_CLR)     -0.069     1.534    clocks/clkdiv/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[23]/CLR
                            (removal check against rising-edge clock gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.426ns (48.671%)  route 0.449ns (51.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.563     1.572    clocks/clkdiv/clk125_fr
    SLICE_X136Y226       SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y226       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.970 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.304     2.273    clocks/clkdiv/rst_b
    SLICE_X135Y229       LUT1 (Prop_lut1_I0_O)        0.028     2.301 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.145     2.447    clocks/clkdiv/clear
    SLICE_X135Y227       FDCE                                         f  clocks/clkdiv/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.767     2.111    clocks/clkdiv/clk125_fr
    SLICE_X135Y227       FDCE                                         r  clocks/clkdiv/cnt_reg[23]/C
                         clock pessimism             -0.508     1.603    
    SLICE_X135Y227       FDCE (Remov_fdce_C_CLR)     -0.069     1.534    clocks/clkdiv/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[24]/CLR
                            (removal check against rising-edge clock gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.426ns (47.860%)  route 0.464ns (52.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.563     1.572    clocks/clkdiv/clk125_fr
    SLICE_X136Y226       SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y226       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.970 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.304     2.273    clocks/clkdiv/rst_b
    SLICE_X135Y229       LUT1 (Prop_lut1_I0_O)        0.028     2.301 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.160     2.462    clocks/clkdiv/clear
    SLICE_X135Y228       FDCE                                         f  clocks/clkdiv/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.768     2.112    clocks/clkdiv/clk125_fr
    SLICE_X135Y228       FDCE                                         r  clocks/clkdiv/cnt_reg[24]/C
                         clock pessimism             -0.508     1.604    
    SLICE_X135Y228       FDCE (Remov_fdce_C_CLR)     -0.069     1.535    clocks/clkdiv/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[25]/CLR
                            (removal check against rising-edge clock gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.426ns (47.860%)  route 0.464ns (52.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.563     1.572    clocks/clkdiv/clk125_fr
    SLICE_X136Y226       SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y226       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.970 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.304     2.273    clocks/clkdiv/rst_b
    SLICE_X135Y229       LUT1 (Prop_lut1_I0_O)        0.028     2.301 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.160     2.462    clocks/clkdiv/clear
    SLICE_X135Y228       FDCE                                         f  clocks/clkdiv/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.768     2.112    clocks/clkdiv/clk125_fr
    SLICE_X135Y228       FDCE                                         r  clocks/clkdiv/cnt_reg[25]/C
                         clock pessimism             -0.508     1.604    
    SLICE_X135Y228       FDCE (Remov_fdce_C_CLR)     -0.069     1.535    clocks/clkdiv/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[26]/CLR
                            (removal check against rising-edge clock gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.426ns (47.860%)  route 0.464ns (52.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.563     1.572    clocks/clkdiv/clk125_fr
    SLICE_X136Y226       SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y226       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.970 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.304     2.273    clocks/clkdiv/rst_b
    SLICE_X135Y229       LUT1 (Prop_lut1_I0_O)        0.028     2.301 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.160     2.462    clocks/clkdiv/clear
    SLICE_X135Y228       FDCE                                         f  clocks/clkdiv/cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.768     2.112    clocks/clkdiv/clk125_fr
    SLICE_X135Y228       FDCE                                         r  clocks/clkdiv/cnt_reg[26]/C
                         clock pessimism             -0.508     1.604    
    SLICE_X135Y228       FDCE (Remov_fdce_C_CLR)     -0.069     1.535    clocks/clkdiv/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[27]/CLR
                            (removal check against rising-edge clock gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.426ns (47.860%)  route 0.464ns (52.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.563     1.572    clocks/clkdiv/clk125_fr
    SLICE_X136Y226       SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y226       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.970 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.304     2.273    clocks/clkdiv/rst_b
    SLICE_X135Y229       LUT1 (Prop_lut1_I0_O)        0.028     2.301 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.160     2.462    clocks/clkdiv/clear
    SLICE_X135Y228       FDCE                                         f  clocks/clkdiv/cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.768     2.112    clocks/clkdiv/clk125_fr
    SLICE_X135Y228       FDCE                                         r  clocks/clkdiv/cnt_reg[27]/C
                         clock pessimism             -0.508     1.604    
    SLICE_X135Y228       FDCE (Remov_fdce_C_CLR)     -0.069     1.535    clocks/clkdiv/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[16]/CLR
                            (removal check against rising-edge clock gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.426ns (46.091%)  route 0.498ns (53.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.563     1.572    clocks/clkdiv/clk125_fr
    SLICE_X136Y226       SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y226       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.970 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.304     2.273    clocks/clkdiv/rst_b
    SLICE_X135Y229       LUT1 (Prop_lut1_I0_O)        0.028     2.301 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.194     2.496    clocks/clkdiv/clear
    SLICE_X135Y226       FDCE                                         f  clocks/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.765     2.109    clocks/clkdiv/clk125_fr
    SLICE_X135Y226       FDCE                                         r  clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism             -0.508     1.601    
    SLICE_X135Y226       FDCE (Remov_fdce_C_CLR)     -0.069     1.532    clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[17]/CLR
                            (removal check against rising-edge clock gt_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clkp rise@0.000ns - gt_clkp rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.426ns (46.091%)  route 0.498ns (53.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.563     1.572    clocks/clkdiv/clk125_fr
    SLICE_X136Y226       SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y226       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.970 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.304     2.273    clocks/clkdiv/rst_b
    SLICE_X135Y229       LUT1 (Prop_lut1_I0_O)        0.028     2.301 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.194     2.496    clocks/clkdiv/clear
    SLICE_X135Y226       FDCE                                         f  clocks/clkdiv/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gt_clkp rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  gt_clkp (IN)
                         net (fo=0)                   0.000     0.000    gt_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/gt_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    eth/clkin
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  eth/bufg_fr/O
                         net (fo=152, routed)         0.765     2.109    clocks/clkdiv/clk125_fr
    SLICE_X135Y226       FDCE                                         r  clocks/clkdiv/cnt_reg[17]/C
                         clock pessimism             -0.508     1.601    
    SLICE_X135Y226       FDCE (Remov_fdce_C_CLR)     -0.069     1.532    clocks/clkdiv/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.964    





