
---------- Begin Simulation Statistics ----------
simSeconds                                   5.097215                       # Number of seconds simulated (Second)
simTicks                                 5097215462000                       # Number of ticks simulated (Tick)
finalTick                                5097215462000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  29199.11                       # Real time elapsed on the host (Second)
hostTickRate                                174567513                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   18072688                       # Number of bytes of host memory used (Byte)
simInsts                                   4296797130                       # Number of instructions simulated (Count)
simOps                                     4789043218                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   147155                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     164013                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1583397278                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.committedInsts                   727543615                       # Number of instructions committed (Count)
system.cpu.numVMExits                          129488                       # total number of KVM exits (Count)
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations (Count)
system.cpu.numExitSignal                         3419                       # exits due to signal delivery (Count)
system.cpu.numMMIO                             126069                       # number of VM exits due to memory mapped IO (Count)
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests (Count)
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO (Count)
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu.numInterrupts                            0                       # number of interrupts delivered (Count)
system.cpu.numHypercalls                            0                       # number of hypercalls (Count)
system.cpu.dcache.demandHits::switch_cpus.data   1171266546                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total        1171266546                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data   1182471632                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total       1182471632                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data     69413513                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        69413513                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data     90272645                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       90272645                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data 3815245697349                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 3815245697349                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data 3815245697349                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 3815245697349                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data   1240680059                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total    1240680059                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data   1272744277                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total   1272744277                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.055948                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.055948                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.070928                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.070928                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 54964.019720                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 54964.019720                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 42263.586022                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 42263.586022                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs   1604820709                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        11326                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs     48309067                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          131                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      33.219866                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    86.458015                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     49969008                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          49969008                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data     15766818                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      15766818                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data     15766818                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     15766818                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data     53646695                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     53646695                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data     72025075                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     72025075                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::switch_cpus.data        38732                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total        38732                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data 2767226321373                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 2767226321373                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data 4246561998373                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 4246561998373                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::switch_cpus.data   2290306500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total   2290306500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.043240                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.043240                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.056590                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.056590                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 51582.419409                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 51582.419409                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 58959.494292                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 58959.494292                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::switch_cpus.data 59132.151709                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 59132.151709                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements               71753636                       # number of replacements (Count)
system.cpu.dcache.CleanSharedReq.missLatency::switch_cpus.data        45000                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.missLatency::total        45000                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.avgMissLatency::switch_cpus.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.mshrMisses::switch_cpus.data        32128                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::total        32128                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::switch_cpus.data     49272500                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::total     49272500                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissRate::switch_cpus.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::switch_cpus.data  1533.631101                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::total  1533.631101                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::switch_cpus.data         1652                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total         1652                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::switch_cpus.data           40                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           40                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::switch_cpus.data      2699000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total      2699000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::switch_cpus.data         1692                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total         1692                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::switch_cpus.data     0.023641                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.023641                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::switch_cpus.data        67475                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        67475                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::switch_cpus.data           40                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total           40                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::switch_cpus.data      2659000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total      2659000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::switch_cpus.data     0.023641                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.023641                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus.data        66475                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        66475                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::switch_cpus.data    603520050                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       603520050                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data     17219042                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      17219042                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data 1163230767000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 1163230767000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data    620739092                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    620739092                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.027740                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.027740                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 67554.906190                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 67554.906190                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data      7471042                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      7471042                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data      9748000                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      9748000                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::switch_cpus.data        35112                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total        35112                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data 729936266001                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 729936266001                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::switch_cpus.data   2290306500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total   2290306500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.015704                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.015704                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 74880.618178                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 74880.618178                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus.data 65228.597061                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 65228.597061                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.hits::switch_cpus.data          621                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hits::total          621                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.accesses::switch_cpus.data          621                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.accesses::total          621                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.hits::switch_cpus.data     11204465                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total      11204465                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::switch_cpus.data     20859132                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total     20859132                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::switch_cpus.data     32063597                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total     32063597                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::switch_cpus.data     0.650555                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.650555                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::switch_cpus.data     18378380                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total     18378380                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::switch_cpus.data 1479335677000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total 1479335677000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::switch_cpus.data     0.573185                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.573185                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus.data 80493.257676                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 80493.257676                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::switch_cpus.data          187                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total          187                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.misses::switch_cpus.data            3                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.misses::total            3                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.missLatency::switch_cpus.data        39000                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.missLatency::total        39000                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.accesses::switch_cpus.data          190                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total          190                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.missRate::switch_cpus.data     0.015789                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.missRate::total     0.015789                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMissLatency::switch_cpus.data        13000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMissLatency::total        13000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.mshrMisses::switch_cpus.data            3                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMisses::total            3                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMissLatency::switch_cpus.data        36000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissLatency::total        36000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissRate::switch_cpus.data     0.015789                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.mshrMissRate::total     0.015789                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::switch_cpus.data        12000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::total        12000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::switch_cpus.data      1425756                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total         1425756                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::switch_cpus.data       133224                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total        133224                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::switch_cpus.data   2390192000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total   2390192000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::switch_cpus.data      1558980                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total      1558980                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::switch_cpus.data     0.085456                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.085456                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::switch_cpus.data 17941.151744                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 17941.151744                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrHits::switch_cpus.data           21                       # number of SwapReq MSHR hits (Count)
system.cpu.dcache.SwapReq.mshrHits::total           21                       # number of SwapReq MSHR hits (Count)
system.cpu.dcache.SwapReq.mshrMisses::switch_cpus.data       133203                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total       133203                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::switch_cpus.data   2255823000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total   2255823000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::switch_cpus.data     0.085442                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.085442                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::switch_cpus.data 16935.226684                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 16935.226684                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::switch_cpus.data        64381                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total        64381                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::switch_cpus.data     40076099                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total     40076099                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::switch_cpus.data 1755506108157                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total 1755506108157                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::switch_cpus.data     40140480                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total     40140480                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::switch_cpus.data     0.998396                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.998396                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::switch_cpus.data 43804.316088                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 43804.316088                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::switch_cpus.data           26                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total           26                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::switch_cpus.data     40076073                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total     40076073                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::switch_cpus.data 1715428483157                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total 1715428483157                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::switch_cpus.data     0.998395                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.998395                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus.data 42804.305780                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 42804.305780                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data    567682115                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      567682115                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data     12118372                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     12118372                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data 896508822192                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 896508822192                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data    579800487                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    579800487                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.020901                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.020901                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 73979.311923                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 73979.311923                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data      8295750                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      8295750                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data      3822622                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      3822622                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::switch_cpus.data         3620                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total         3620                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data 321861572215                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 321861572215                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.006593                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.006593                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 84199.162830                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 84199.162830                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           465.263433                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs           1256254433                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           71754660                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              17.507636                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick        2778102458500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::switch_cpus.data   465.263433                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.454359                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.454359                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.tagAccesses         5169103728                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        5169103728                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.demandHits::switch_cpus.inst    645702871                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         645702871                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst    645702871                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        645702871                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst       423030                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          423030                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst       423030                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         423030                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst  20123775955                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total  20123775955                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst  20123775955                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total  20123775955                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst    646125901                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     646125901                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst    646125901                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    646125901                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.000655                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000655                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.000655                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000655                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 47570.564629                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 47570.564629                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 47570.564629                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 47570.564629                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        43949                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          824                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      53.336165                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       373251                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            373251                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst        48755                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total         48755                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst        48755                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total        48755                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst       374275                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       374275                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst       374275                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       374275                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst  17295949968                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total  17295949968                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst  17295949968                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total  17295949968                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000579                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000579                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000579                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000579                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 46211.876209                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 46211.876209                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 46211.876209                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 46211.876209                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 373251                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst    645702871                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       645702871                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst       423030                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        423030                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst  20123775955                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total  20123775955                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst    646125901                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    646125901                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000655                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000655                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 47570.564629                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 47570.564629                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst        48755                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total        48755                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst       374275                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       374275                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst  17295949968                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total  17295949968                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000579                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000579                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 46211.876209                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 46211.876209                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           465.261820                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            646077146                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             374275                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1726.209728                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick        2778101877500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::switch_cpus.inst   465.261820                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.454357                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.454357                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.tagAccesses         2584877879                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        2584877879                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits::switch_cpus.mmu.dtb_walker       117885                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::switch_cpus.mmu.itb_walker         7043                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::switch_cpus.inst       228939                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::switch_cpus.data      7642953                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total          7996820                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::switch_cpus.mmu.dtb_walker       117885                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::switch_cpus.mmu.itb_walker         7043                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::switch_cpus.inst       228939                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::switch_cpus.data      7642953                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total         7996820                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::switch_cpus.mmu.dtb_walker        18519                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::switch_cpus.mmu.itb_walker         1125                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::switch_cpus.inst       145336                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::switch_cpus.data     24028947                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total       24193927                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::switch_cpus.mmu.dtb_walker        18519                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::switch_cpus.mmu.itb_walker         1125                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::switch_cpus.inst       145336                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::switch_cpus.data     24028947                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total      24193927                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::switch_cpus.mmu.dtb_walker   2007586646                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::switch_cpus.mmu.itb_walker     80594637                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::switch_cpus.inst  14288533000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::switch_cpus.data 2385145433982                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total 2401522148265                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::switch_cpus.mmu.dtb_walker   2007586646                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::switch_cpus.mmu.itb_walker     80594637                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::switch_cpus.inst  14288533000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::switch_cpus.data 2385145433982                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total 2401522148265                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::switch_cpus.mmu.dtb_walker       136404                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::switch_cpus.mmu.itb_walker         8168                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::switch_cpus.inst       374275                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::switch_cpus.data     31671900                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total     32190747                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::switch_cpus.mmu.dtb_walker       136404                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::switch_cpus.mmu.itb_walker         8168                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::switch_cpus.inst       374275                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::switch_cpus.data     31671900                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total     32190747                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::switch_cpus.mmu.dtb_walker     0.135766                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::switch_cpus.mmu.itb_walker     0.137733                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::switch_cpus.inst     0.388313                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::switch_cpus.data     0.758683                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.751580                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::switch_cpus.mmu.dtb_walker     0.135766                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::switch_cpus.mmu.itb_walker     0.137733                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::switch_cpus.inst     0.388313                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::switch_cpus.data     0.758683                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.751580                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::switch_cpus.mmu.dtb_walker 108406.860306                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::switch_cpus.mmu.itb_walker 71639.677333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::switch_cpus.inst 98313.790114                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::switch_cpus.data 99261.338168                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::total 99261.362087                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::switch_cpus.mmu.dtb_walker 108406.860306                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::switch_cpus.mmu.itb_walker 71639.677333                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::switch_cpus.inst 98313.790114                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::switch_cpus.data 99261.338168                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::total 99261.362087                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks     48670291                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total         48670291                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrHits::switch_cpus.mmu.itb_walker            3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::total            3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::switch_cpus.mmu.itb_walker            3                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::total            3                       # number of overall MSHR hits (Count)
system.cpu.l2cache.demandMshrMisses::switch_cpus.mmu.dtb_walker        18519                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::switch_cpus.mmu.itb_walker         1122                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::switch_cpus.inst       145336                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::switch_cpus.data     24028947                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total     24193924                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::switch_cpus.mmu.dtb_walker        18519                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::switch_cpus.mmu.itb_walker         1122                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::switch_cpus.inst       145336                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::switch_cpus.data     24028947                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total     24193924                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrUncacheable::switch_cpus.data        38732                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.overallMshrUncacheable::total        38732                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.demandMshrMissLatency::switch_cpus.mmu.dtb_walker   1822396646                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::switch_cpus.mmu.itb_walker     69288139                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::switch_cpus.inst  12835173000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::switch_cpus.data 2144855963982                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total 2159582821767                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::switch_cpus.mmu.dtb_walker   1822396646                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::switch_cpus.mmu.itb_walker     69288139                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::switch_cpus.inst  12835173000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::switch_cpus.data 2144855963982                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total 2159582821767                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::switch_cpus.data   1868621000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::total   1868621000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::switch_cpus.mmu.dtb_walker     0.135766                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::switch_cpus.mmu.itb_walker     0.137365                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::switch_cpus.inst     0.388313                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::switch_cpus.data     0.758683                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.751580                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::switch_cpus.mmu.dtb_walker     0.135766                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::switch_cpus.mmu.itb_walker     0.137365                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::switch_cpus.inst     0.388313                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::switch_cpus.data     0.758683                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.751580                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::switch_cpus.mmu.dtb_walker 98406.860306                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::switch_cpus.mmu.itb_walker 61754.134581                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::switch_cpus.inst 88313.790114                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::switch_cpus.data 89261.338168                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 89261.370821                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::switch_cpus.mmu.dtb_walker 98406.860306                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::switch_cpus.mmu.itb_walker 61754.134581                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::switch_cpus.inst 88313.790114                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::switch_cpus.data 89261.338168                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 89261.370821                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::switch_cpus.data 48244.887948                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::total 48244.887948                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.replacements              64401288                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks        25089                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total        25089                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.InvalidateReq.hits::switch_cpus.data        10862                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.hits::total        10862                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.misses::switch_cpus.data     40071963                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.misses::total     40071963                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.accesses::switch_cpus.data     40082825                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.accesses::total     40082825                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.missRate::switch_cpus.data     0.999729                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.missRate::total     0.999729                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMisses::switch_cpus.data     40071963                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::total     40071963                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::switch_cpus.data 1197453281000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::total 1197453281000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissRate::switch_cpus.data     0.999729                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMissRate::total     0.999729                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus.data 29882.571039                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::total 29882.571039                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::switch_cpus.inst       228939                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total       228939                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::switch_cpus.inst       145336                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total       145336                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::switch_cpus.inst  14288533000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total  14288533000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::switch_cpus.inst       374275                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total       374275                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::switch_cpus.inst     0.388313                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.388313                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::switch_cpus.inst 98313.790114                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 98313.790114                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::switch_cpus.inst       145336                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total       145336                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus.inst  12835173000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total  12835173000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.388313                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.388313                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 88313.790114                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 88313.790114                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::switch_cpus.data       294956                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total       294956                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::switch_cpus.data      3252582                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total      3252582                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::switch_cpus.data 309856488982                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total 309856488982                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::switch_cpus.data      3547538                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total      3547538                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::switch_cpus.data     0.916856                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.916856                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::switch_cpus.data 95264.773949                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 95264.773949                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::switch_cpus.data      3252582                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total      3252582                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::switch_cpus.data 277330668982                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total 277330668982                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::switch_cpus.data     0.916856                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.916856                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus.data 85264.773949                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 85264.773949                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.hits::switch_cpus.mmu.dtb_walker       117885                       # number of ReadReq hits (Count)
system.cpu.l2cache.ReadReq.hits::switch_cpus.mmu.itb_walker         7043                       # number of ReadReq hits (Count)
system.cpu.l2cache.ReadReq.hits::total         124928                       # number of ReadReq hits (Count)
system.cpu.l2cache.ReadReq.misses::switch_cpus.mmu.dtb_walker        18519                       # number of ReadReq misses (Count)
system.cpu.l2cache.ReadReq.misses::switch_cpus.mmu.itb_walker         1125                       # number of ReadReq misses (Count)
system.cpu.l2cache.ReadReq.misses::total        19644                       # number of ReadReq misses (Count)
system.cpu.l2cache.ReadReq.missLatency::switch_cpus.mmu.dtb_walker   2007586646                       # number of ReadReq miss ticks (Tick)
system.cpu.l2cache.ReadReq.missLatency::switch_cpus.mmu.itb_walker     80594637                       # number of ReadReq miss ticks (Tick)
system.cpu.l2cache.ReadReq.missLatency::total   2088181283                       # number of ReadReq miss ticks (Tick)
system.cpu.l2cache.ReadReq.accesses::switch_cpus.mmu.dtb_walker       136404                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadReq.accesses::switch_cpus.mmu.itb_walker         8168                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadReq.accesses::total       144572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadReq.missRate::switch_cpus.mmu.dtb_walker     0.135766                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.missRate::switch_cpus.mmu.itb_walker     0.137733                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.missRate::total     0.135877                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.avgMissLatency::switch_cpus.mmu.dtb_walker 108406.860306                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMissLatency::switch_cpus.mmu.itb_walker 71639.677333                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMissLatency::total 106301.225972                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.mshrHits::switch_cpus.mmu.itb_walker            3                       # number of ReadReq MSHR hits (Count)
system.cpu.l2cache.ReadReq.mshrHits::total            3                       # number of ReadReq MSHR hits (Count)
system.cpu.l2cache.ReadReq.mshrMisses::switch_cpus.mmu.dtb_walker        18519                       # number of ReadReq MSHR misses (Count)
system.cpu.l2cache.ReadReq.mshrMisses::switch_cpus.mmu.itb_walker         1122                       # number of ReadReq MSHR misses (Count)
system.cpu.l2cache.ReadReq.mshrMisses::total        19641                       # number of ReadReq MSHR misses (Count)
system.cpu.l2cache.ReadReq.mshrUncacheable::switch_cpus.data        35112                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheable::total        35112                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrMissLatency::switch_cpus.mmu.dtb_walker   1822396646                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadReq.mshrMissLatency::switch_cpus.mmu.itb_walker     69288139                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadReq.mshrMissLatency::total   1891684785                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus.data   1868621000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::total   1868621000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.mshrMissRate::switch_cpus.mmu.dtb_walker     0.135766                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.mshrMissRate::switch_cpus.mmu.itb_walker     0.137365                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.mshrMissRate::total     0.135856                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.avgMshrMissLatency::switch_cpus.mmu.dtb_walker 98406.860306                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrMissLatency::switch_cpus.mmu.itb_walker 61754.134581                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrMissLatency::total 96313.058653                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus.data 53218.871041                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::total 53218.871041                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::switch_cpus.data      7347997                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total      7347997                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::switch_cpus.data     20776365                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total     20776365                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::switch_cpus.data 2075288945000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total 2075288945000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::switch_cpus.data     28124362                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total     28124362                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::switch_cpus.data     0.738732                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.738732                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::switch_cpus.data 99887.008387                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 99887.008387                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::switch_cpus.data     20776365                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total     20776365                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus.data 1867525295000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total 1867525295000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::switch_cpus.data     0.738732                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.738732                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 89887.008387                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 89887.008387                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.SCUpgradeReq.hits::switch_cpus.data            3                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.hits::total            3                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::switch_cpus.data            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.hits::switch_cpus.data       404060                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total       404060                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.misses::switch_cpus.data          202                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.misses::total          202                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.missLatency::switch_cpus.data      3221500                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.missLatency::total      3221500                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.accesses::switch_cpus.data       404262                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total       404262                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.missRate::switch_cpus.data     0.000500                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.missRate::total     0.000500                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMissLatency::switch_cpus.data 15948.019802                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMissLatency::total 15948.019802                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.mshrMisses::switch_cpus.data          202                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMisses::total          202                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::switch_cpus.data      8552500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::total      8552500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissRate::switch_cpus.data     0.000500                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMissRate::total     0.000500                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus.data 42339.108911                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::total 42339.108911                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WriteReq.mshrUncacheable::switch_cpus.data         3620                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::total         3620                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WritebackClean.hits::writebacks       373248                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.hits::total       373248                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.accesses::writebacks       373248                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean.accesses::total       373248                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks     49969008                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total     49969008                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks     49969008                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total     49969008                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         3721.766593                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs           104707518                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs          64420342                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              1.625380                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick       2778101546000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks  1211.785892                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::switch_cpus.mmu.dtb_walker     2.853609                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::switch_cpus.mmu.itb_walker     0.098020                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::switch_cpus.inst    29.591016                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::switch_cpus.data  2477.438057                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.147923                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::switch_cpus.mmu.dtb_walker     0.000348                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::switch_cpus.mmu.itb_walker     0.000012                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::switch_cpus.inst     0.003612                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::switch_cpus.data     0.302422                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.454317                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.tagAccesses        2381295782                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses       2381295782                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         8                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       8                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      1                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          9                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   1                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                    16                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    1                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             8                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           9                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                        17                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     9                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.walksLongDescriptor            9                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.dtb_walker.walkWaitTime::samples            9                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::0            9    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::total            9                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::samples   1391964268                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::0   1391964268    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::total   1391964268                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pageSizes::4KiB            9    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::total            9                       # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            9                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            9                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            9                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            9                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total           18                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.partialHits                6                       # partial translation hits (Count)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.readHits                   6                       # Read hits (Count)
system.cpu.mmu.l2_shared.readMisses                 2                       # Read misses (Count)
system.cpu.mmu.l2_shared.writeMisses                1                       # Write misses (Count)
system.cpu.mmu.l2_shared.inserts                   12                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             2                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.readAccesses               8                       # Read accesses (Count)
system.cpu.mmu.l2_shared.writeAccesses              1                       # Write accesses (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       6                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     3                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   9                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.numTransitions               1                       # Number of power state transitions (Count)
system.cpu.power_state.pwrStateResidencyTicks::ON 2778101444000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 2319114018000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadReq          311991                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadResp       28810628                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteReq          26064                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteResp         26064                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty     98639331                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean       373251                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict     37683924                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeReq       404262                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::SCUpgradeReq            3                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeResp       404265                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq       3547538                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp      3547538                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq       374275                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq     28124362                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanSharedReq        32128                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::InvalidateReq     40082825                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::InvalidateResp     40082825                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port      1121801                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    216433336                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.mmu.itb_walker.port::system.cpu.l2cache.cpu_side_port        16897                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.mmu.dtb_walker.port::system.cpu.l2cache.cpu_side_port       300934                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total          217872968                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port     47841664                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port   5225608340                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.mmu.itb_walker.port::system.cpu.l2cache.cpu_side_port        65344                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.mmu.dtb_walker.port::system.cpu.l2cache.cpu_side_port      1091232                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total          5274606580                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                    64598306                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic            3115130168                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples     137347947                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.002009                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.044778                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0           137072004     99.80%     99.80% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1              275943      0.20%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total       137347947                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy   122880568081                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy     562175970                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy   67788968195                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer2.occupancy       8734960                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer3.occupancy     164598042                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests    144725094                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests     72563105                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops       245764                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops       245764                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                 37572                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                37572                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                21452                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               21452                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          136                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.pci_host.pio          204                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio0.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio1.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart0.pio       115344                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart1.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart2.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart3.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pci_vio_block.pio         2280                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total       118048                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                   118048                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          272                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.pci_host.pio          323                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio0.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio1.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart0.pio       164657                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart1.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart2.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart3.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pci_vio_block.pio         1753                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total       167149                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                    167149                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer12.occupancy             3546000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy              141500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy             2778000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.llc.demandHits::switch_cpus.mmu.dtb_walker         5761                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus.mmu.itb_walker          661                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus.inst         34363                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus.data       6202138                       # number of demand (read+write) hits (Count)
system.llc.demandHits::total                  6242923                       # number of demand (read+write) hits (Count)
system.llc.overallHits::switch_cpus.mmu.dtb_walker         5761                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus.mmu.itb_walker          661                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus.inst        34363                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus.data      6202138                       # number of overall hits (Count)
system.llc.overallHits::total                 6242923                       # number of overall hits (Count)
system.llc.demandMisses::switch_cpus.mmu.dtb_walker        12758                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus.mmu.itb_walker          461                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus.inst       110973                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus.data     17826808                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::total               17951000                       # number of demand (read+write) misses (Count)
system.llc.overallMisses::switch_cpus.mmu.dtb_walker        12758                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus.mmu.itb_walker          461                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus.inst       110973                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus.data     17826808                       # number of overall misses (Count)
system.llc.overallMisses::total              17951000                       # number of overall misses (Count)
system.llc.demandMissLatency::switch_cpus.mmu.dtb_walker   1524437491                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus.mmu.itb_walker     47209837                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus.inst  10786476500                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus.data 1795724929000                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::total      1808083052828                       # number of demand (read+write) miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus.mmu.dtb_walker   1524437491                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus.mmu.itb_walker     47209837                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus.inst  10786476500                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus.data 1795724929000                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::total     1808083052828                       # number of overall miss ticks (Tick)
system.llc.demandAccesses::switch_cpus.mmu.dtb_walker        18519                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus.mmu.itb_walker         1122                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus.inst       145336                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus.data     24028946                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::total             24193923                       # number of demand (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus.mmu.dtb_walker        18519                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus.mmu.itb_walker         1122                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus.inst       145336                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus.data     24028946                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::total            24193923                       # number of overall (read+write) accesses (Count)
system.llc.demandMissRate::switch_cpus.mmu.dtb_walker     0.688914                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus.mmu.itb_walker     0.410873                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus.inst     0.763562                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus.data     0.741889                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::total             0.741963                       # miss rate for demand accesses (Ratio)
system.llc.overallMissRate::switch_cpus.mmu.dtb_walker     0.688914                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus.mmu.itb_walker     0.410873                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus.inst     0.763562                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus.data     0.741889                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::total            0.741963                       # miss rate for overall accesses (Ratio)
system.llc.demandAvgMissLatency::switch_cpus.mmu.dtb_walker 119488.751450                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus.mmu.itb_walker 102407.455531                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus.inst 97199.106990                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus.data 100731.714225                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::total   100723.249559                       # average overall miss latency in ticks ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus.mmu.dtb_walker 119488.751450                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus.mmu.itb_walker 102407.455531                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus.inst 97199.106990                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus.data 100731.714225                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::total  100723.249559                       # average overall miss latency ((Tick/Count))
system.llc.blockedCycles::no_mshrs                  0                       # number of cycles access was blocked (Cycle)
system.llc.blockedCycles::no_targets                0                       # number of cycles access was blocked (Cycle)
system.llc.blockedCauses::no_mshrs                  0                       # number of times access was blocked (Count)
system.llc.blockedCauses::no_targets                0                       # number of times access was blocked (Count)
system.llc.avgBlocked::no_mshrs                   nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llc.avgBlocked::no_targets                 nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llc.writebacks::writebacks            17963998                       # number of writebacks (Count)
system.llc.writebacks::total                 17963998                       # number of writebacks (Count)
system.llc.demandMshrMisses::switch_cpus.mmu.dtb_walker        12758                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus.mmu.itb_walker          461                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus.inst       110973                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus.data     17826808                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::total           17951000                       # number of demand (read+write) MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus.mmu.dtb_walker        12758                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus.mmu.itb_walker          461                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus.inst       110973                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus.data     17826808                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::total          17951000                       # number of overall MSHR misses (Count)
system.llc.overallMshrUncacheable::switch_cpus.data        38732                       # number of overall MSHR uncacheable misses (Count)
system.llc.overallMshrUncacheable::total        38732                       # number of overall MSHR uncacheable misses (Count)
system.llc.demandMshrMissLatency::switch_cpus.mmu.dtb_walker   1364949018                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus.mmu.itb_walker     41447337                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus.inst   9399283561                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus.data 1572889826505                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::total  1583695506421                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus.mmu.dtb_walker   1364949018                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus.mmu.itb_walker     41447337                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus.inst   9399283561                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus.data 1572889826505                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::total 1583695506421                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrUncacheableLatency::switch_cpus.data   1008136500                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.overallMshrUncacheableLatency::total   1008136500                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.demandMshrMissRate::switch_cpus.mmu.dtb_walker     0.688914                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus.mmu.itb_walker     0.410873                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus.inst     0.763562                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus.data     0.741889                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::total         0.741963                       # mshr miss ratio for demand accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus.mmu.dtb_walker     0.688914                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus.mmu.itb_walker     0.410873                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus.inst     0.763562                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus.data     0.741889                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::total        0.741963                       # mshr miss ratio for overall accesses (Ratio)
system.llc.demandAvgMshrMissLatency::switch_cpus.mmu.dtb_walker 106987.695407                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus.mmu.itb_walker 89907.455531                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus.inst 84698.832698                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus.data 88231.714085                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::total 88223.246973                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus.mmu.dtb_walker 106987.695407                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus.mmu.itb_walker 89907.455531                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus.inst 84698.832698                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus.data 88231.714085                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::total 88223.246973                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::switch_cpus.data 26028.516472                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::total 26028.516472                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.replacements                      29045304                       # number of replacements (Count)
system.llc.CleanEvict.mshrMisses::writebacks       153399                       # number of CleanEvict MSHR misses (Count)
system.llc.CleanEvict.mshrMisses::total        153399                       # number of CleanEvict MSHR misses (Count)
system.llc.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llc.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llc.InvalidateReq.hits::switch_cpus.data     28957468                       # number of InvalidateReq hits (Count)
system.llc.InvalidateReq.hits::total         28957468                       # number of InvalidateReq hits (Count)
system.llc.InvalidateReq.misses::switch_cpus.data     11114495                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.misses::total       11114495                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.accesses::switch_cpus.data     40071963                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.accesses::total     40071963                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.missRate::switch_cpus.data     0.277363                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.missRate::total     0.277363                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.mshrMisses::switch_cpus.data     11114495                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMisses::total     11114495                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMissLatency::switch_cpus.data 240911594250                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissLatency::total 240911594250                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissRate::switch_cpus.data     0.277363                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.mshrMissRate::total     0.277363                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.avgMshrMissLatency::switch_cpus.data 21675.442227                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.InvalidateReq.avgMshrMissLatency::total 21675.442227                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.hits::switch_cpus.data       996692                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.hits::total               996692                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.misses::switch_cpus.data      2255889                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.misses::total            2255889                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.missLatency::switch_cpus.data 228528838000                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.missLatency::total  228528838000                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.accesses::switch_cpus.data      3252581                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.accesses::total          3252581                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.missRate::switch_cpus.data     0.693569                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.missRate::total         0.693569                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.avgMissLatency::switch_cpus.data 101303.228129                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.avgMissLatency::total 101303.228129                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.mshrMisses::switch_cpus.data      2255889                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMisses::total        2255889                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMissLatency::switch_cpus.data 200330223005                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissLatency::total 200330223005                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissRate::switch_cpus.data     0.693569                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.mshrMissRate::total     0.693569                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.avgMshrMissLatency::switch_cpus.data 88803.227023                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.avgMshrMissLatency::total 88803.227023                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadReq.mshrUncacheable::switch_cpus.data        35112                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheable::total        35112                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheableLatency::switch_cpus.data   1008136500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.mshrUncacheableLatency::total   1008136500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.avgMshrUncacheableLatency::switch_cpus.data 28712.021531                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadReq.avgMshrUncacheableLatency::total 28712.021531                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadSharedReq.hits::switch_cpus.mmu.dtb_walker         5761                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus.mmu.itb_walker          661                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus.inst        34363                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus.data      5205446                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::total          5246231                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.misses::switch_cpus.mmu.dtb_walker        12758                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus.mmu.itb_walker          461                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus.inst       110973                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus.data     15570919                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::total       15695111                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.missLatency::switch_cpus.mmu.dtb_walker   1524437491                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus.mmu.itb_walker     47209837                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus.inst  10786476500                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus.data 1567196091000                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::total 1579554214828                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.accesses::switch_cpus.mmu.dtb_walker        18519                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus.mmu.itb_walker         1122                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus.inst       145336                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus.data     20776365                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::total     20941342                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.missRate::switch_cpus.mmu.dtb_walker     0.688914                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus.mmu.itb_walker     0.410873                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus.inst     0.763562                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus.data     0.749453                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::total     0.749480                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.avgMissLatency::switch_cpus.mmu.dtb_walker 119488.751450                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus.mmu.itb_walker 102407.455531                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus.inst 97199.106990                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus.data 100648.914236                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::total 100639.888105                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.mshrMisses::switch_cpus.mmu.dtb_walker        12758                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus.mmu.itb_walker          461                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus.inst       110973                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus.data     15570919                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::total     15695111                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus.mmu.dtb_walker   1364949018                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus.mmu.itb_walker     41447337                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus.inst   9399283561                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus.data 1372559603500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::total 1383365283416                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus.mmu.dtb_walker     0.688914                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus.mmu.itb_walker     0.410873                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus.inst     0.763562                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus.data     0.749453                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::total     0.749480                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus.mmu.dtb_walker 106987.695407                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus.mmu.itb_walker 89907.455531                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus.inst 84698.832698                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 88148.914236                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::total 88139.885307                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.UpgradeReq.hits::switch_cpus.data           26                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.hits::total                  26                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.misses::switch_cpus.data          177                       # number of UpgradeReq misses (Count)
system.llc.UpgradeReq.misses::total               177                       # number of UpgradeReq misses (Count)
system.llc.UpgradeReq.missLatency::switch_cpus.data       542500                       # number of UpgradeReq miss ticks (Tick)
system.llc.UpgradeReq.missLatency::total       542500                       # number of UpgradeReq miss ticks (Tick)
system.llc.UpgradeReq.accesses::switch_cpus.data          203                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.accesses::total             203                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.missRate::switch_cpus.data     0.871921                       # miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.missRate::total        0.871921                       # miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.avgMissLatency::switch_cpus.data  3064.971751                       # average UpgradeReq miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMissLatency::total  3064.971751                       # average UpgradeReq miss latency ((Tick/Count))
system.llc.UpgradeReq.mshrMisses::switch_cpus.data          177                       # number of UpgradeReq MSHR misses (Count)
system.llc.UpgradeReq.mshrMisses::total           177                       # number of UpgradeReq MSHR misses (Count)
system.llc.UpgradeReq.mshrMissLatency::switch_cpus.data      3812500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.llc.UpgradeReq.mshrMissLatency::total      3812500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.llc.UpgradeReq.mshrMissRate::switch_cpus.data     0.871921                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.mshrMissRate::total     0.871921                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.avgMshrMissLatency::switch_cpus.data 21539.548023                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMshrMissLatency::total 21539.548023                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.llc.WriteReq.mshrUncacheable::switch_cpus.data         3620                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WriteReq.mshrUncacheable::total         3620                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WritebackDirty.hits::writebacks     48670291                       # number of WritebackDirty hits (Count)
system.llc.WritebackDirty.hits::total        48670291                       # number of WritebackDirty hits (Count)
system.llc.WritebackDirty.accesses::writebacks     48670291                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llc.WritebackDirty.accesses::total     48670291                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llc.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.llc.tags.tagsInUse                14589.080698                       # Average ticks per tags in use ((Tick/Count))
system.llc.tags.totalRefs                   117254939                       # Total number of references to valid blocks. (Count)
system.llc.tags.sampledRefs                  58034950                       # Sample count of references to valid blocks. (Count)
system.llc.tags.avgRefs                      2.020419                       # Average number of references to valid blocks. ((Count/Count))
system.llc.tags.warmupTick               2778101533000                       # The tick when the warmup percentage was hit. (Tick)
system.llc.tags.occupancies::writebacks   5729.449650                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus.mmu.dtb_walker     8.888096                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus.mmu.itb_walker     0.345391                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus.inst    66.573404                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus.data  8783.824155                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.avgOccs::writebacks          0.174849                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus.mmu.dtb_walker     0.000271                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus.mmu.itb_walker     0.000011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus.inst     0.002032                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus.data     0.268061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::total               0.445223                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.tagAccesses                2114402854                       # Number of tag accesses (Count)
system.llc.tags.dataAccesses               2114402854                       # Number of data accesses (Count)
system.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples  17963998.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.mmu.dtb_walker::samples     12758.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.mmu.itb_walker::samples       461.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples    110973.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples  17822570.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.089537429500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       981858                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       981858                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            49052065                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState           17058533                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    17951000                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                   17963998                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  17951000                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                 17963998                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   4238                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.78                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      11.53                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                       356                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              17951000                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6             17963998                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 7856648                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 4324235                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 3170173                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                 2593969                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    1627                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     103                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                 376971                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                 450758                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 711168                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 884902                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 973618                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                1027615                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                1075767                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                1102139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                1119925                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                1136161                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                1153273                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                1192899                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                1114652                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                1143346                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                1260695                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                1072878                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                1024354                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                1008488                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  28996                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  18807                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  15218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                  12629                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                  10049                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                   8272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                   7012                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                   5722                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                   4679                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                   3910                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   3162                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   2750                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                   2356                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                   1821                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   1480                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   1224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    922                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    795                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    553                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    482                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    336                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    360                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    259                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    132                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    102                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     97                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    117                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    250                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   1591                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       981858                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      18.278368                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     31.258752                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023       981839    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           18      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        981858                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       981858                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.295923                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.823541                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      8.049029                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::0-15              1      0.00%      0.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-31        964539     98.24%     98.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-47         11950      1.22%     99.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-63          2559      0.26%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-79          1104      0.11%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-95           586      0.06%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-111          315      0.03%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-127          208      0.02%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-143          131      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-159           71      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::160-175           53      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::176-191           45      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-207           24      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::208-223           14      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::224-239           13      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::240-255           13      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::256-271           22      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::272-287           18      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::288-303           16      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::304-319           11      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::320-335           10      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::336-351           11      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::352-367           15      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::368-383           22      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::384-399           26      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::400-415           24      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::416-431           22      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::432-447           12      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::448-463            8      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::464-479            6      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::480-495            4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::608-623            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::784-799            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::848-863            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::944-959            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::960-975            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        981858                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  271232                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys              1148864000                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys           1149695872                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              225390511.45960757                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              225553712.72237578                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  2315036574999                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      64458.77                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.mmu.dtb_walker       816512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.mmu.itb_walker        29504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.inst      7102272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data   1140644480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks   1149695872                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.mmu.dtb_walker 160187.852777097287                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.mmu.itb_walker 5788.258357912044                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.inst 1393363.112261547009                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 223777960.438118100166                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 225553712.722375780344                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.mmu.dtb_walker        12758                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.mmu.itb_walker          461                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst       110973                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data     17826808                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks     17963998                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.mmu.dtb_walker    788474614                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.mmu.itb_walker     20992437                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst   4504316536                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 785098550483                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 56298788144903                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.mmu.dtb_walker     61802.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.mmu.itb_walker     45536.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     40589.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     44040.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   3133978.76                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.mmu.dtb_walker       816512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.mmu.itb_walker        29504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.inst      7102272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data   1140915712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total     1148864000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst      7102272                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      7102272                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks   1149695872                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total   1149695872                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.mmu.dtb_walker        12758                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.mmu.itb_walker          461                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.inst       110973                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data     17826808                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        17951000                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks     17963998                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total       17963998                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.mmu.dtb_walker       160188                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.mmu.itb_walker         5788                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.inst      1393363                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data    223831172                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         225390511                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst      1393363                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1393363                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    225553713                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        225553713                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    225553713                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.mmu.dtb_walker       160188                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.mmu.itb_walker         5788                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst      1393363                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data    223831172                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        450944224                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             17946762                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts            17963998                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0      1161307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1      1172880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2      1210266                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3      1255277                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4      1119133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5      1097433                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6      1067740                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7      1120789                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8      1078007                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9      1118761                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10      1132721                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11      1078623                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12      1078648                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13      1070058                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14      1063204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15      1121915                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0      1340113                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1      1372271                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2      1467494                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3      1526411                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4      1120093                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5      1077027                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6      1003545                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7      1112879                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8      1007178                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9      1000642                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10      1059191                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       990048                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       973539                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       949682                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       950606                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15      1013279                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            453910546570                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           89733810000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       790412334070                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                25292.06                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           44042.06                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits            12909499                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            8238499                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            71.93                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           45.86                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     14762762                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   155.681480                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   113.746772                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   154.229566                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      8086811     54.78%     54.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255      3208238     21.73%     76.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383      1969998     13.34%     89.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511      1131633      7.67%     97.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639       103390      0.70%     98.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        51553      0.35%     98.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        39911      0.27%     98.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        29277      0.20%     99.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       141951      0.96%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     14762762                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead            1148592768                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten         1149695872                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              225.337300                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              225.553713                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.52                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.76                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               58.89                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy     55468303800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy     29482102650                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    65722450500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   52303528260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 182825897280.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 823970380470                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 196669988640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  1406442651600                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   275.923720                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 502160200374                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  77337520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 1739616297626                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy     49937816880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy     26542579140                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    62417430180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   41468541300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 182825897280.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 810389725770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 208106329440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  1381688319990                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   271.067278                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 531923573454                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  77337520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 1709852924546                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq               138732                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            15833843                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               26064                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              26064                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty      17963998                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          11066405                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               177                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2255889                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2255889                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       15695111                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq       11114495                       # Transaction distribution (Count)
system.membus.pktCount_system.llc.mem_side_port::system.bridge.cpu_side_port       118048                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.generic_timer_mem.pio            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.generic_timer_mem.frames0.pio       203438                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.gic.pio         8100                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.mem_ctrls.port     76047075                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::total     76376667                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                76376667                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.llc.mem_side_port::system.bridge.cpu_side_port       167149                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.generic_timer_mem.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.generic_timer_mem.frames0.pio       406876                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.gic.pio        16191                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.mem_ctrls.port   2298559872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::total   2299150100                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               2299150100                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           29104404                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 29104404    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             29104404                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             3687500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer10.occupancy           40821490                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy            3089493                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy       143658431481                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        93829151476                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       58096431                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     29030945                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_vio_block.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.numCycles               4402882596                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded              5068183158                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded          6720498                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued             4728245040                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued       11189196                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined   1013404053                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined    850452366                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved      3499901                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples   4387223316                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       1.077731                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      1.868866                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0        2906651446     66.25%     66.25% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1         310287090      7.07%     73.33% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2         322422409      7.35%     80.67% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3         312371897      7.12%     87.79% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4         215454749      4.91%     92.71% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5         114019849      2.60%     95.30% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6          92731886      2.11%     97.42% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7          58584036      1.34%     98.75% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8          54699954      1.25%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total    4387223316                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu        28123078     26.35%     26.35% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult          12121      0.01%     26.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv           63471      0.06%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult         1065      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc          134      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv           264      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc          503      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd             20      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu             16      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              1      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     26.42% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead       51735353     48.47%     74.89% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite      26800678     25.11%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass      5454046      0.12%      0.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu   3112658392     65.83%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult    131591565      2.78%     68.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv        55826      0.00%     68.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd         8056      0.00%     68.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp         1147      0.00%     68.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt         3823      0.00%     68.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult         2428      0.00%     68.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc        10747      0.00%     68.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv         2482      0.00%     68.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc      4024984      0.09%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd      4013083      0.08%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu      4016524      0.08%     68.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp      8030803      0.17%     69.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt         2332      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc      8115772      0.17%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead    795863985     16.83%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite    654389045     13.84%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total   4728245040                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 1.073898                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                   106736704                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.022574                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads      13718691229                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites      5975878518                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses   4457934437                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads        242948067                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites       112724098                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses    112592483                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses          4708637047                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses           120890651                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts                4684213062                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts             776638053                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts          42696032                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                    40494064                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                 1423839957                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches              686049804                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts            647201904                       # Number of stores executed (Count)
system.switch_cpus.numRate                   1.063897                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.timesIdled                  226249                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                15659280                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.quiesceCycles            227190732                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus.committedInsts          3569253515                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps            4061499603                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                       1.233558                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                  1.233558                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                       0.810663                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                  0.810663                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.intRegfileReads         5372540458                       # Number of integer regfile reads (Count)
system.switch_cpus.intRegfileWrites        3006228116                       # Number of integer regfile writes (Count)
system.switch_cpus.vecRegfileReads          156798507                       # number of vector regfile reads (Count)
system.switch_cpus.ccRegfileReads          1271573068                       # number of cc regfile reads (Count)
system.switch_cpus.ccRegfileWrites         1193445487                       # number of cc regfile writes (Count)
system.switch_cpus.miscRegfileReads        5578004592                       # number of misc regfile reads (Count)
system.switch_cpus.miscRegfileWrites          3400528                       # number of misc regfile writes (Count)
system.switch_cpus.MemDepUnit__0.insertedLoads    816013939                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores    695818455                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads    121255647                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores     50205242                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups       892467697                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted    692777855                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect     31286872                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups    440042400                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBHits       424729930                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.965202                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed        68559689                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect         9522                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups     19269957                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits     19020370                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses       249587                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted        23579                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.commit.commitSquashedInsts   1026361181                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls      3220597                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts     27630536                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples   4239823283                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     0.964458                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     2.149990                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0   3066138093     72.32%     72.32% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1    455115102     10.73%     83.05% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2    187854451      4.43%     87.48% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3    109724847      2.59%     90.07% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4     53598691      1.26%     91.33% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5     45386130      1.07%     92.41% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6     35570389      0.84%     93.24% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7     17100748      0.40%     93.65% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8    269334832      6.35%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total   4239823283                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted   3596884097                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted     4089130185                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs          1212171860                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads             590873208                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                1558980                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars             1582796                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches          600020244                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions    112565872                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer          3671475339                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls      46398068                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass      5434646      0.13%      0.13% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu   2711853704     66.32%     66.45% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult    131398006      3.21%     69.66% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv        50822      0.00%     69.67% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd         8049      0.00%     69.67% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp         1147      0.00%     69.67% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt         3739      0.00%     69.67% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult         2420      0.00%     69.67% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc        10736      0.00%     69.67% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv         2472      0.00%     69.67% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc      4023317      0.10%     69.77% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     69.77% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd      4012565      0.10%     69.86% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.86% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu      4015669      0.10%     69.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp      8028549      0.20%     70.16% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt         2283      0.00%     70.16% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc      8110201      0.20%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead    590873208     14.45%     84.81% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite    621298652     15.19%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total   4089130185                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples    269334832                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.decode.idleCycles        518971281                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles    2912791647                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles         797594410                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles     129965637                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles       27900340                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved    408349546                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred       3675790                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts     5413037250                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts       4302093                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.fetch.icacheStallCycles    672597840                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus.fetch.insts             5096898627                       # Number of instructions fetch has processed (Count)
system.switch_cpus.fetch.branches           892467697                       # Number of branches that fetch encountered (Count)
system.switch_cpus.fetch.predictedBranches    512309989                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles            3681752962                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles        63145003                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.tlbCycles             177335                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus.fetch.miscStallCycles       121623                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.pendingDrainCycles          139                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
system.switch_cpus.fetch.pendingTrapStallCycles       986952                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus.fetch.pendingQuiesceStallCycles        11680                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles         2284                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines         646125917                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes      11297334                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.tlbSquashes             1782                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples   4387223316                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      1.301616                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     2.593994                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0       3288492550     74.96%     74.96% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1        114984681      2.62%     77.58% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2        127918377      2.92%     80.49% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3         88005125      2.01%     82.50% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4        143222023      3.26%     85.76% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5         72740659      1.66%     87.42% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6        121612522      2.77%     90.19% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7         32602773      0.74%     90.94% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8        397644606      9.06%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total   4387223316                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.branchRate          0.202701                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                1.157628                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles          27900340                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles         1057245791                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles        499829921                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts     5115397720                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts     13884431                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts        816013939                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts       695818455                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts       6640601                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents          10544853                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents        486787372                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents       303965                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect     14379870                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect     15448383                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts     29828253                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit       4588024936                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount      4570526920                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst        2599957906                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst        4588132252                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                1.038076                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.566670                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads            47964153                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads       225140731                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses       177523                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation       303965                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores       74519803                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads     15551737                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache       42858503                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples    559411576                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean     15.765668                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    60.334476                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9      518672886     92.72%     92.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19      2992194      0.53%     93.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29      5627063      1.01%     94.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39       768899      0.14%     94.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49       473159      0.08%     94.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59      1121887      0.20%     94.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69       967137      0.17%     94.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79      3627446      0.65%     95.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89       313391      0.06%     95.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99       154758      0.03%     95.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109       148718      0.03%     95.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119       197039      0.04%     95.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129       203447      0.04%     95.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139       192742      0.03%     95.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149       188360      0.03%     95.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159       113197      0.02%     95.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169       151732      0.03%     95.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179       628079      0.11%     95.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189       285561      0.05%     95.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199      3430029      0.61%     96.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209      1036915      0.19%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219      1305454      0.23%     96.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229      6040598      1.08%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239       478554      0.09%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249      1593314      0.28%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259      4130915      0.74%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269       376597      0.07%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279       147579      0.03%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289       107004      0.02%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299       103031      0.02%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows      3833891      0.69%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         5377                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total    559411576                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                 17                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults           35381                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults              44387                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits         718394656                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses          756189                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits        646917402                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses        1718718                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts            1164372                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.dtb.flushTlbMvaAsid          700                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.dtb.flushTlbAsid            13                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.dtb.flushedEntries          791                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses     719150845                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses    648636120                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits            1365312058                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses             2474907                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses        1367786965                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks       1336386                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.walksLongDescriptor      1336386                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2          241                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        60991                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus.mmu.dtb_walker.squashedBefore      1178303                       # Table walks squashed before starting (Count)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::samples       158083                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::mean  2323.352290                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::stdev 15041.935012                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::0-65535       157119     99.39%     99.39% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::65536-131071          690      0.44%     99.83% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::131072-196607          100      0.06%     99.89% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::196608-262143           53      0.03%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::262144-327679           29      0.02%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::327680-393215           53      0.03%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::393216-458751           14      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::458752-524287           11      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::524288-589823            7      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::589824-655359            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::655360-720895            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::851968-917503            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::total       158083                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::samples      1034527                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::mean 35470.551759                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::gmean 13392.377250                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::stdev 67921.224591                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::0-131071       960009     92.80%     92.80% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::131072-262143        62102      6.00%     98.80% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::262144-393215         5600      0.54%     99.34% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::393216-524287         5024      0.49%     99.83% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::524288-655359         1316      0.13%     99.95% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::655360-786431          374      0.04%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::786432-917503           69      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::917504-1.04858e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::1.04858e+06-1.17965e+06           32      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::total      1034527                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::samples 2022235513860                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::mean     0.296710                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::stdev     0.819280                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::0-3 2020462896360     99.91%     99.91% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::4-7    314861000      0.02%     99.93% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::8-11    178778500      0.01%     99.94% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::12-15    164206500      0.01%     99.94% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::16-19    157106500      0.01%     99.95% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::20-23     87045000      0.00%     99.96% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::24-27     25971500      0.00%     99.96% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::28-31    844262000      0.04%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::32-35        81500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::36-39       305000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::total 2022235513860                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pageSizes::4KiB        60991     99.61%     99.61% # Table walker page sizes translated (Count)
system.switch_cpus.mmu.dtb_walker.pageSizes::2MiB          241      0.39%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus.mmu.dtb_walker.pageSizes::total        61232                       # Table walker page sizes translated (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data      1336386                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total      1336386                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data        61232                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total        61232                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total      1397618                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits         646158213                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses           10173                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts               3045                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.itb.flushTlbMvaAsid          700                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.itb.flushTlbAsid            13                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.itb.flushedEntries          712                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses     646168386                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits             646158213                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses               10173                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses         646168386                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks          8828                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.walksLongDescriptor         8828                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           25                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         1675                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus.mmu.itb_walker.squashedBefore          277                       # Table walks squashed before starting (Count)
system.switch_cpus.mmu.itb_walker.walkWaitTime::samples         8551                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::mean  1196.409777                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::stdev 10642.603778                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::0-16383         8428     98.56%     98.56% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::16384-32767           37      0.43%     98.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::32768-49151            2      0.02%     99.02% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::49152-65535            5      0.06%     99.08% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::65536-81919           32      0.37%     99.45% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::81920-98303           18      0.21%     99.66% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::98304-114687           11      0.13%     99.79% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::114688-131071            4      0.05%     99.84% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::131072-147455            4      0.05%     99.88% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::147456-163839            4      0.05%     99.93% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::163840-180223            1      0.01%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::180224-196607            2      0.02%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::196608-212991            1      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::229376-245759            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::245760-262143            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::total         8551                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::samples         1977                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::mean 31317.400101                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::gmean 12130.680631                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::stdev 57841.835429                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::0-65535         1668     84.37%     84.37% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::65536-131071          231     11.68%     96.05% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::131072-196607           44      2.23%     98.28% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::196608-262143           16      0.81%     99.09% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::262144-327679            9      0.46%     99.54% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::327680-393215            2      0.10%     99.65% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::393216-458751            1      0.05%     99.70% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::458752-524287            3      0.15%     99.85% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::655360-720895            3      0.15%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::total         1977                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::samples  16378427628                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::mean     0.843246                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::stdev     0.363866                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::0   2568887008     15.68%     15.68% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::1  13808298620     84.31%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::2       976500      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::3       265500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::total  16378427628                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pageSizes::4KiB         1675     98.53%     98.53% # Table walker page sizes translated (Count)
system.switch_cpus.mmu.itb_walker.pageSizes::2MiB           25      1.47%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus.mmu.itb_walker.pageSizes::total         1700                       # Table walker page sizes translated (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst         8828                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total         8828                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst         1700                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total         1700                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total        10528                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.partialHits      1142974                       # partial translation hits (Count)
system.switch_cpus.mmu.l2_shared.instHits         9903                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses          270                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.readHits       644327                       # Read hits (Count)
system.switch_cpus.mmu.l2_shared.readMisses       111862                       # Read misses (Count)
system.switch_cpus.mmu.l2_shared.writeHits      1593229                       # Write hits (Count)
system.switch_cpus.mmu.l2_shared.writeMisses       125489                       # Write misses (Count)
system.switch_cpus.mmu.l2_shared.inserts        64127                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.l2_shared.flushTlbMvaAsid          700                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.l2_shared.flushTlbAsid           13                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries         7613                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.readAccesses       756189                       # Read accesses (Count)
system.switch_cpus.mmu.l2_shared.writeAccesses      1718718                       # Write accesses (Count)
system.switch_cpus.mmu.l2_shared.instAccesses        10173                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits         2247459                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses        237621                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses      2485080                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.numTransitions           89                       # Number of power state transitions (Count)
system.switch_cpus.power_state.ticksClkGated::samples           44                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::mean   2581713087                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::stdev 7806751123.362270                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::1000-5e+10           44    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::min_value     78385300                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::max_value  44762369092                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::total           44                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::ON 1240506000422                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::CLK_GATED 113595375828                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 3743114085750                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles       27900340                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles        571409706                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles      1599358239                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles    467483638                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles         865760502                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles     855310890                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts     5308546245                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents       1400499                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents      128703223                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents       75862370                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents      632061049                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.renamedOperands   5294516389                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups          8644808833                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups       6070454435                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups        105990394                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.committedMaps    4011851434                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps       1282664955                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing         4999085                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing       187489                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts         568230956                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads               9085799986                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes             10379418408                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts       3569253515                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps         4061499603                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tollcbus.transDist::ReadReq             138732                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadResp          21080074                       # Transaction distribution (Count)
system.tollcbus.transDist::WriteReq             26064                       # Transaction distribution (Count)
system.tollcbus.transDist::WriteResp            26064                       # Transaction distribution (Count)
system.tollcbus.transDist::WritebackDirty     66634289                       # Transaction distribution (Count)
system.tollcbus.transDist::CleanEvict        26667920                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeReq             203                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeResp            203                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExReq          3252581                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExResp         3252581                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadSharedReq     20941342                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateReq     40071963                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateResp     40071963                       # Transaction distribution (Count)
system.tollcbus.pktCount_system.cpu.l2cache.mem_side_port::system.llc.cpu_side_port    193118675                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktSize_system.cpu.l2cache.mem_side_port::system.llc.cpu_side_port   4663899924                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.snoops                       29045304                       # Total snoops (Count)
system.tollcbus.snoopTraffic               1149695872                       # Total snoop traffic (Byte)
system.tollcbus.snoopFanout::samples         93350153                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::mean            0.001803                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::stdev           0.042426                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::0               93181821     99.82%     99.82% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::1                 168332      0.18%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::max_value              1                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::total           93350153                       # Request fanout histogram (Count)
system.tollcbus.power_state.pwrStateResidencyTicks::UNDEFINED 5097215462000                       # Cumulative time (in ticks) in various power states (Tick)
system.tollcbus.reqLayer0.occupancy      112955912757                       # Layer occupancy (ticks) (Tick)
system.tollcbus.reqLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer0.occupancy      56363889500                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.snoop_filter.totRequests    128525959                       # Total number of requests made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleRequests     64260067                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.snoop_filter.totSnoops         168332                       # Total number of snoops made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleSnoops       168332                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       44                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
