BANK_SELECT,FUNC_0
CONTEXT1_IDENTITY_ACCESS_MODE,FUNC_1
DRM_INFO,FUNC_2
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT,VAR_0
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT,VAR_1
EFFECTIVE_L2_QUEUE_SIZE,FUNC_3
EINVAL,VAR_2
ENABLE_ADVANCED_DRIVER_MODEL,VAR_3
ENABLE_CONTEXT,VAR_4
ENABLE_L1_FRAGMENT_PROCESSING,VAR_5
ENABLE_L1_TLB,VAR_6
ENABLE_L2_CACHE,VAR_7
ENABLE_L2_FRAGMENT_PROCESSING,VAR_8
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE,VAR_9
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE,VAR_10
INVALIDATE_ALL_L1_TLBS,VAR_11
INVALIDATE_L2_CACHE,VAR_12
L2_CACHE_BIGK_ASSOCIATIVITY,VAR_13
L2_CACHE_BIGK_FRAGMENT_SIZE,FUNC_4
MC_VM_MX_L1_TLB_CNTL,VAR_14
PAGE_TABLE_BLOCK_SIZE,FUNC_5
PAGE_TABLE_DEPTH,FUNC_6
PDE0_PROTECTION_FAULT_ENABLE_DEFAULT,VAR_15
PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT,VAR_16
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT,VAR_17
RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT,VAR_18
READ_PROTECTION_FAULT_ENABLE_DEFAULT,VAR_19
READ_PROTECTION_FAULT_ENABLE_INTERRUPT,VAR_20
SYSTEM_ACCESS_MODE_NOT_IN_SYS,VAR_21
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU,VAR_22
VALID_PROTECTION_FAULT_ENABLE_DEFAULT,VAR_23
VALID_PROTECTION_FAULT_ENABLE_INTERRUPT,VAR_24
VM_CONTEXT0_CNTL,VAR_25
VM_CONTEXT0_CNTL2,VAR_26
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR,VAR_27
VM_CONTEXT0_PAGE_TABLE_END_ADDR,VAR_28
VM_CONTEXT0_PAGE_TABLE_START_ADDR,VAR_29
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR,VAR_30
VM_CONTEXT1_CNTL,VAR_31
VM_CONTEXT1_CNTL2,VAR_32
VM_CONTEXT1_PAGE_TABLE_END_ADDR,VAR_33
VM_CONTEXT1_PAGE_TABLE_START_ADDR,VAR_34
VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR,VAR_35
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR,VAR_36
VM_L2_CNTL,VAR_37
VM_L2_CNTL2,VAR_38
VM_L2_CNTL3,VAR_39
WREG32,FUNC_7
WRITE_PROTECTION_FAULT_ENABLE_DEFAULT,VAR_40
WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT,VAR_41
dev_err,FUNC_8
radeon_gart_table_vram_pin,FUNC_9
radeon_vm_block_size,VAR_42
si_pcie_gart_tlb_flush,FUNC_10
si_pcie_gart_enable,FUNC_11
rdev,VAR_43
r,VAR_44
i,VAR_45
