--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MAIN_2.twx MAIN_2.ncd -o MAIN_2.twr MAIN_2.pcf -ucf
BLDC_2.ucf

Design file:              MAIN_2.ncd
Physical constraint file: MAIN_2.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
D<0>        |    6.318(R)|   -2.052(R)|CLK_BUFGP         |   0.000|
D<1>        |    5.369(R)|   -1.238(R)|CLK_BUFGP         |   0.000|
D<2>        |    5.352(R)|   -1.280(R)|CLK_BUFGP         |   0.000|
D<3>        |    5.084(R)|   -1.066(R)|CLK_BUFGP         |   0.000|
D<4>        |    4.675(R)|   -0.539(R)|CLK_BUFGP         |   0.000|
D<5>        |    4.291(R)|   -0.291(R)|CLK_BUFGP         |   0.000|
D<6>        |    4.350(R)|   -0.434(R)|CLK_BUFGP         |   0.000|
D<7>        |    4.672(R)|   -0.662(R)|CLK_BUFGP         |   0.000|
H1          |    5.134(R)|   -1.161(R)|CLK_BUFGP         |   0.000|
H2          |    4.417(R)|   -1.183(R)|CLK_BUFGP         |   0.000|
H3          |    4.589(R)|   -1.200(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A           |   12.457(R)|CLK_BUFGP         |   0.000|
AA          |   12.832(R)|CLK_BUFGP         |   0.000|
B           |   11.869(R)|CLK_BUFGP         |   0.000|
BB          |   12.576(R)|CLK_BUFGP         |   0.000|
C           |   12.822(R)|CLK_BUFGP         |   0.000|
CC          |   12.365(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.837|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
H1             |A              |   11.506|
H1             |AA             |   11.111|
H1             |C              |   11.015|
H1             |CC             |   10.658|
H2             |A              |   11.406|
H2             |AA             |   11.138|
H2             |B              |   11.431|
H2             |BB             |   11.495|
H3             |B              |   11.237|
H3             |BB             |   11.457|
H3             |C              |   10.910|
H3             |CC             |   10.609|
---------------+---------------+---------+


Analysis completed Thu Dec 08 19:22:05 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 180 MB



