/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 464 160)
	(text "emdad_Register_File_22ndmay2022" (rect 5 0 153 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "emdad_22ndmay2022_clk" (rect 0 0 106 12)(font "Arial" ))
		(text "emdad_22ndmay2022_clk" (rect 21 27 127 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "emdad_22ndmay2022_regwrite" (rect 0 0 126 12)(font "Arial" ))
		(text "emdad_22ndmay2022_regwrite" (rect 21 43 147 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "emdad_22ndmay2022_writeRegister[4..0]" (rect 0 0 168 12)(font "Arial" ))
		(text "emdad_22ndmay2022_writeRegister[4..0]" (rect 21 59 189 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "emdad_22ndmay2022_writeData[31..0]" (rect 0 0 155 12)(font "Arial" ))
		(text "emdad_22ndmay2022_writeData[31..0]" (rect 21 75 176 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "emdad_22ndmay2022_ReadRegister1[4..0]" (rect 0 0 177 12)(font "Arial" ))
		(text "emdad_22ndmay2022_ReadRegister1[4..0]" (rect 21 91 198 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "emdad_22ndmay2022_ReadRegister2[4..0]" (rect 0 0 178 12)(font "Arial" ))
		(text "emdad_22ndmay2022_ReadRegister2[4..0]" (rect 21 107 199 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 448 32)
		(output)
		(text "emdad_22ndmay2022_ReadData1[31..0]" (rect 0 0 164 12)(font "Arial" ))
		(text "emdad_22ndmay2022_ReadData1[31..0]" (rect 263 27 427 39)(font "Arial" ))
		(line (pt 448 32)(pt 432 32)(line_width 3))
	)
	(port
		(pt 448 48)
		(output)
		(text "emdad_22ndmay2022_ReadData2[31..0]" (rect 0 0 165 12)(font "Arial" ))
		(text "emdad_22ndmay2022_ReadData2[31..0]" (rect 262 43 427 55)(font "Arial" ))
		(line (pt 448 48)(pt 432 48)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 432 128)(line_width 1))
	)
)
