
unit main(output uint8 leds)
{
  uint32 cycle(0);

  algorithm {

    while (1) {
    { // we make a pipeline inside this block

      uint8 v(0);
      uint8 a(0);

      v = cycle;
      __display("[cycle %d] ==== in:%d",cycle,v);
      cycle = cycle + 1;
      if (cycle == 40) { __finish(); }

      ->

      {
        uint8 a(0);
        a = v;
        v = a*a;
      }

      ->

       __display("[cycle %d] ==== result: %d (%d)",cycle,v,a);

    }


  } }
}

/*

[cycle          0] ==== in:  0
[cycle          1] ==== in:  1
[cycle          2] ==== in:  2
[cycle          1] ==== result:   0 (  0)
[cycle          3] ==== in:  3
[cycle          2] ==== result:   1 (  0)
[cycle          4] ==== in:  4
[cycle          3] ==== result:   4 (  0)
[cycle          5] ==== in:  5
[cycle          4] ==== result:   9 (  0)
[cycle          6] ==== in:  6
[cycle          5] ==== result:  16 (  0)
[cycle          7] ==== in:  7
[cycle          6] ==== result:  25 (  0)
[cycle          8] ==== in:  8
[cycle          7] ==== result:  36 (  0)
[cycle          9] ==== in:  9
[cycle          8] ==== result:  49 (  0)
[cycle         10] ==== in: 10
[cycle          9] ==== result:  64 (  0)
[cycle         11] ==== in: 11
[cycle         10] ==== result:  81 (  0)
[cycle         12] ==== in: 12
[cycle         11] ==== result: 100 (  0)
[cycle         13] ==== in: 13
[cycle         12] ==== result: 121 (  0)
[cycle         14] ==== in: 14
[cycle         13] ==== result: 144 (  0)
[cycle         15] ==== in: 15
[cycle         14] ==== result: 169 (  0)
[cycle         16] ==== in: 16
[cycle         15] ==== result: 196 (  0)
[cycle         17] ==== in: 17
[cycle         16] ==== result: 225 (  0)
[cycle         18] ==== in: 18
[cycle         17] ==== result:   0 (  0)
[cycle         19] ==== in: 19
[cycle         18] ==== result:  33 (  0)
[cycle         20] ==== in: 20
[cycle         19] ==== result:  68 (  0)
[cycle         21] ==== in: 21
[cycle         20] ==== result: 105 (  0)
[cycle         22] ==== in: 22
[cycle         21] ==== result: 144 (  0)
[cycle         23] ==== in: 23
[cycle         22] ==== result: 185 (  0)
[cycle         24] ==== in: 24
[cycle         23] ==== result: 228 (  0)
[cycle         25] ==== in: 25
[cycle         24] ==== result:  17 (  0)
[cycle         26] ==== in: 26
[cycle         25] ==== result:  64 (  0)
[cycle         27] ==== in: 27
[cycle         26] ==== result: 113 (  0)
[cycle         28] ==== in: 28
[cycle         27] ==== result: 164 (  0)
[cycle         29] ==== in: 29
[cycle         28] ==== result: 217 (  0)
[cycle         30] ==== in: 30
[cycle         29] ==== result:  16 (  0)
[cycle         31] ==== in: 31
[cycle         30] ==== result:  73 (  0)
[cycle         32] ==== in: 32
[cycle         31] ==== result: 132 (  0)
[cycle         33] ==== in: 33
[cycle         32] ==== result: 193 (  0)
[cycle         34] ==== in: 34
[cycle         33] ==== result:   0 (  0)
[cycle         35] ==== in: 35
[cycle         34] ==== result:  65 (  0)
[cycle         36] ==== in: 36
[cycle         35] ==== result: 132 (  0)
[cycle         37] ==== in: 37
[cycle         36] ==== result: 201 (  0)
[cycle         38] ==== in: 38
[cycle         37] ==== result:  16 (  0)
[cycle         39] ==== in: 39
- build.v:341: Verilog $finish
[cycle         38] ==== result:  89 (  0)

*/