// Seed: 3767769654
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5
);
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output supply1 id_2,
    input tri0 id_3,
    output tri1 id_4,
    input wire id_5,
    output tri id_6,
    input wor id_7,
    output supply1 id_8,
    input tri id_9,
    output wand id_10,
    input wire id_11,
    output supply1 id_12,
    input supply1 id_13,
    input supply0 id_14,
    output supply1 id_15,
    output wire id_16,
    input wire id_17,
    input wire id_18,
    output tri1 id_19,
    input tri id_20,
    input tri0 id_21
);
  reg id_23 = 1;
  always @(id_17 or negedge id_18)
    if (id_3) id_16 = 1'b0;
    else id_23 <= 1;
  module_0(
      id_20, id_11, id_19, id_20, id_11, id_2
  );
  initial id_2 = 1'd0;
endmodule
