 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : fpu
Version: M-2016.12-SP1
Date   : Thu Apr 25 19:50:43 2019
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: global_shift_enable
              (input port)
  Endpoint: so (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  global_shift_enable (in)                 0.00       0.00 f
  U1710/Y (INVX1_RVT)                  31322.77   31322.77 r
  U2585/Y (OA222X1_RVT)                94844.20   126166.97 r
  so (out)                                 0.00   126166.97 r
  data arrival time                               126166.97
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[6]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[144]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[6]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[6]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[144] (out)                               0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[6]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[143]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[6]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[6]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[143] (out)                               0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[4]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_req_cq[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[4]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[4]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_req_cq[4] (out)                                  0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_req_cq[3]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[3]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_req_cq[3] (out)                                  0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[134]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[0]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[134] (out)                               0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[74]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[74]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[74]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[74]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[74] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[73]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[73]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[73]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[73]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[73] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[72]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[72]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[72]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[72]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[72] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[65]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[65]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[65]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[65]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[65] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[61]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[61]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[61]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[61]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[61] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[60]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[60]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[60]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[60]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[60] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[58]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[58]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[58]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[58]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[58] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[56]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[56]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[56]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[56]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[56] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[55]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[55]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[55]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[55]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[55] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[52]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[52]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[52]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[52]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[52] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[49]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[49]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[49]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[49]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[49] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[46]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[46]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[46]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[46]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[46] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[43]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[43]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[43]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[43]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[43] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[40]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[40]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[40]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[40]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[40] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[37]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[37]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[37]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[37]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[37] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[34]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[34]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[34]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[34]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[34] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[31]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[31]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[31]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[31]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[31] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[26]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[26]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[26]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[26]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[26] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[25]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[25]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[25]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[25]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[25] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[20]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[20]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[20]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[20]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[20] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[19]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[19]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[19]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[19]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[19] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[14]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[14]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[14]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[14]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[14] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[13]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[13]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[13]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[13]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[13] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[8]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[8]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[8]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[8] (out)                                 0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[7]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[7]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[7]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[7]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[7] (out)                                 0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[2]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[2]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[2]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[2] (out)                                 0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[1]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[1] (out)                                 0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[7]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_req_cq[7]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[7]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[7]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_req_cq[7] (out)                                  0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[6]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_req_cq[6]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[6]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[6]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_req_cq[6] (out)                                  0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[5]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_req_cq[5]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[5]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[5]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_req_cq[5] (out)                                  0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[2]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_req_cq[2]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[2]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_req_cq[2] (out)                                  0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_req_cq[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[1]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_req_cq[1] (out)                                  0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_req_cq[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[0]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_req_cq[0] (out)                                  0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[135]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[1]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[135] (out)                               0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[76]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[76]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[76]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[76]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[76] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[75]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[75]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[75]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[75]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[75] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[69]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[69]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[69]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[69]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[69] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[68]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[68]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[68]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[68]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[68] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[67]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[67]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[67]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[67]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[67] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[66]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[66]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[66]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[66]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[66] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[63]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[63]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[63]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[63]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[63] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[62]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[62]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[62]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[62]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[62] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[59]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[59]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[59]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[59]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[59] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[57]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[57]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[57]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[57]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[57] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[54]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[54]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[54]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[54]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[54] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[53]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[53]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[53]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[53]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[53] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[51]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[51]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[51]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[51]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[51] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[50]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[50]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[50]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[50]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[50] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[48]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[48]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[48]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[48]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[48] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[47]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[47]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[47]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[47]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[47] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[45]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[45]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[45]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[45]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[45] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[44]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[44]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[44]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[44]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[44] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[42]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[42]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[42]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[42] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[41]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[41]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[41]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[41]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[41] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[39]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[39]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[39]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[39]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[39] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[38]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[38]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[38]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[38]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[38] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[36]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[36]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[36]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[36]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[36] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[35]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[35]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[35]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[35]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[35] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[33]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[33]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[33]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[33]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[33] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[32]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[32]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[32]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[32]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[32] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[30]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[30]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[30]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[30]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[30] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[29]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[29]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[29]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[29]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[29] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[28]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[28]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[28]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[28]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[28] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[27]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[27]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[27]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[27]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[27] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[24]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[24]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[24]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[24]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[24] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[23]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[23]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[23]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[23]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[23] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[22]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[22]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[22]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[22]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[22] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[21]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[21]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[21]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[21]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[21] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[18]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[18]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[18]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[18]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[18] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[17]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[17]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[17]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[17]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[17] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[16]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[16]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[16]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[16]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[16] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[15]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[15]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[15]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[15]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[15] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[12]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[12]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[12]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[12] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[11]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[11]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[11]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[11]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[11] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[10]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[10]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[10]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[10]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[10] (out)                                0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[9]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[9]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[9]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[9]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[9] (out)                                 0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[6]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[6]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[6]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[6]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[6] (out)                                 0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[5]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[5]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[5]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[5]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[5] (out)                                 0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[4]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[4]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[4]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[4] (out)                                 0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[3]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[3]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[3] (out)                                 0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[0]/Q (DFFX1_RVT)
                                                          0.26       0.26 r
  fp_cpx_data_ca[0] (out)                                 0.00       0.26 r
  data arrival time                                                  0.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
