#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fa57c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fa5950 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1f982d0 .functor NOT 1, L_0x1ff3ef0, C4<0>, C4<0>, C4<0>;
L_0x1ff37c0 .functor XOR 2, L_0x1ff3c00, L_0x1ff3ca0, C4<00>, C4<00>;
L_0x1ff3de0 .functor XOR 2, L_0x1ff37c0, L_0x1ff3d40, C4<00>, C4<00>;
v0x1fef900_0 .net *"_ivl_10", 1 0, L_0x1ff3d40;  1 drivers
v0x1fefa00_0 .net *"_ivl_12", 1 0, L_0x1ff3de0;  1 drivers
v0x1fefae0_0 .net *"_ivl_2", 1 0, L_0x1ff3b60;  1 drivers
v0x1fefba0_0 .net *"_ivl_4", 1 0, L_0x1ff3c00;  1 drivers
v0x1fefc80_0 .net *"_ivl_6", 1 0, L_0x1ff3ca0;  1 drivers
v0x1fefdb0_0 .net *"_ivl_8", 1 0, L_0x1ff37c0;  1 drivers
v0x1fefe90_0 .net "a", 0 0, v0x1fec950_0;  1 drivers
v0x1feff30_0 .net "b", 0 0, v0x1fec9f0_0;  1 drivers
v0x1feffd0_0 .net "c", 0 0, v0x1feca90_0;  1 drivers
v0x1ff0070_0 .var "clk", 0 0;
v0x1ff0110_0 .net "d", 0 0, v0x1fecbd0_0;  1 drivers
v0x1ff01b0_0 .net "out_pos_dut", 0 0, L_0x1ff3a20;  1 drivers
v0x1ff0250_0 .net "out_pos_ref", 0 0, L_0x1ff1780;  1 drivers
v0x1ff02f0_0 .net "out_sop_dut", 0 0, L_0x1ff29a0;  1 drivers
v0x1ff0390_0 .net "out_sop_ref", 0 0, L_0x1fc7100;  1 drivers
v0x1ff0430_0 .var/2u "stats1", 223 0;
v0x1ff04d0_0 .var/2u "strobe", 0 0;
v0x1ff0570_0 .net "tb_match", 0 0, L_0x1ff3ef0;  1 drivers
v0x1ff0640_0 .net "tb_mismatch", 0 0, L_0x1f982d0;  1 drivers
v0x1ff06e0_0 .net "wavedrom_enable", 0 0, v0x1fecea0_0;  1 drivers
v0x1ff07b0_0 .net "wavedrom_title", 511 0, v0x1fecf40_0;  1 drivers
L_0x1ff3b60 .concat [ 1 1 0 0], L_0x1ff1780, L_0x1fc7100;
L_0x1ff3c00 .concat [ 1 1 0 0], L_0x1ff1780, L_0x1fc7100;
L_0x1ff3ca0 .concat [ 1 1 0 0], L_0x1ff3a20, L_0x1ff29a0;
L_0x1ff3d40 .concat [ 1 1 0 0], L_0x1ff1780, L_0x1fc7100;
L_0x1ff3ef0 .cmp/eeq 2, L_0x1ff3b60, L_0x1ff3de0;
S_0x1fa5ae0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1fa5950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f986b0 .functor AND 1, v0x1feca90_0, v0x1fecbd0_0, C4<1>, C4<1>;
L_0x1f98a90 .functor NOT 1, v0x1fec950_0, C4<0>, C4<0>, C4<0>;
L_0x1f98e70 .functor NOT 1, v0x1fec9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1f990f0 .functor AND 1, L_0x1f98a90, L_0x1f98e70, C4<1>, C4<1>;
L_0x1fb03e0 .functor AND 1, L_0x1f990f0, v0x1feca90_0, C4<1>, C4<1>;
L_0x1fc7100 .functor OR 1, L_0x1f986b0, L_0x1fb03e0, C4<0>, C4<0>;
L_0x1ff0c00 .functor NOT 1, v0x1fec9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ff0c70 .functor OR 1, L_0x1ff0c00, v0x1fecbd0_0, C4<0>, C4<0>;
L_0x1ff0d80 .functor AND 1, v0x1feca90_0, L_0x1ff0c70, C4<1>, C4<1>;
L_0x1ff0e40 .functor NOT 1, v0x1fec950_0, C4<0>, C4<0>, C4<0>;
L_0x1ff0f10 .functor OR 1, L_0x1ff0e40, v0x1fec9f0_0, C4<0>, C4<0>;
L_0x1ff0f80 .functor AND 1, L_0x1ff0d80, L_0x1ff0f10, C4<1>, C4<1>;
L_0x1ff1100 .functor NOT 1, v0x1fec9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ff1170 .functor OR 1, L_0x1ff1100, v0x1fecbd0_0, C4<0>, C4<0>;
L_0x1ff1090 .functor AND 1, v0x1feca90_0, L_0x1ff1170, C4<1>, C4<1>;
L_0x1ff1300 .functor NOT 1, v0x1fec950_0, C4<0>, C4<0>, C4<0>;
L_0x1ff1400 .functor OR 1, L_0x1ff1300, v0x1fecbd0_0, C4<0>, C4<0>;
L_0x1ff14c0 .functor AND 1, L_0x1ff1090, L_0x1ff1400, C4<1>, C4<1>;
L_0x1ff1670 .functor XNOR 1, L_0x1ff0f80, L_0x1ff14c0, C4<0>, C4<0>;
v0x1f97c00_0 .net *"_ivl_0", 0 0, L_0x1f986b0;  1 drivers
v0x1f98000_0 .net *"_ivl_12", 0 0, L_0x1ff0c00;  1 drivers
v0x1f983e0_0 .net *"_ivl_14", 0 0, L_0x1ff0c70;  1 drivers
v0x1f987c0_0 .net *"_ivl_16", 0 0, L_0x1ff0d80;  1 drivers
v0x1f98ba0_0 .net *"_ivl_18", 0 0, L_0x1ff0e40;  1 drivers
v0x1f98f80_0 .net *"_ivl_2", 0 0, L_0x1f98a90;  1 drivers
v0x1f99200_0 .net *"_ivl_20", 0 0, L_0x1ff0f10;  1 drivers
v0x1feaec0_0 .net *"_ivl_24", 0 0, L_0x1ff1100;  1 drivers
v0x1feafa0_0 .net *"_ivl_26", 0 0, L_0x1ff1170;  1 drivers
v0x1feb080_0 .net *"_ivl_28", 0 0, L_0x1ff1090;  1 drivers
v0x1feb160_0 .net *"_ivl_30", 0 0, L_0x1ff1300;  1 drivers
v0x1feb240_0 .net *"_ivl_32", 0 0, L_0x1ff1400;  1 drivers
v0x1feb320_0 .net *"_ivl_36", 0 0, L_0x1ff1670;  1 drivers
L_0x7f6d17c4a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1feb3e0_0 .net *"_ivl_38", 0 0, L_0x7f6d17c4a018;  1 drivers
v0x1feb4c0_0 .net *"_ivl_4", 0 0, L_0x1f98e70;  1 drivers
v0x1feb5a0_0 .net *"_ivl_6", 0 0, L_0x1f990f0;  1 drivers
v0x1feb680_0 .net *"_ivl_8", 0 0, L_0x1fb03e0;  1 drivers
v0x1feb760_0 .net "a", 0 0, v0x1fec950_0;  alias, 1 drivers
v0x1feb820_0 .net "b", 0 0, v0x1fec9f0_0;  alias, 1 drivers
v0x1feb8e0_0 .net "c", 0 0, v0x1feca90_0;  alias, 1 drivers
v0x1feb9a0_0 .net "d", 0 0, v0x1fecbd0_0;  alias, 1 drivers
v0x1feba60_0 .net "out_pos", 0 0, L_0x1ff1780;  alias, 1 drivers
v0x1febb20_0 .net "out_sop", 0 0, L_0x1fc7100;  alias, 1 drivers
v0x1febbe0_0 .net "pos0", 0 0, L_0x1ff0f80;  1 drivers
v0x1febca0_0 .net "pos1", 0 0, L_0x1ff14c0;  1 drivers
L_0x1ff1780 .functor MUXZ 1, L_0x7f6d17c4a018, L_0x1ff0f80, L_0x1ff1670, C4<>;
S_0x1febe20 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1fa5950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1fec950_0 .var "a", 0 0;
v0x1fec9f0_0 .var "b", 0 0;
v0x1feca90_0 .var "c", 0 0;
v0x1fecb30_0 .net "clk", 0 0, v0x1ff0070_0;  1 drivers
v0x1fecbd0_0 .var "d", 0 0;
v0x1feccc0_0 .var/2u "fail", 0 0;
v0x1fecd60_0 .var/2u "fail1", 0 0;
v0x1fece00_0 .net "tb_match", 0 0, L_0x1ff3ef0;  alias, 1 drivers
v0x1fecea0_0 .var "wavedrom_enable", 0 0;
v0x1fecf40_0 .var "wavedrom_title", 511 0;
E_0x1fa4130/0 .event negedge, v0x1fecb30_0;
E_0x1fa4130/1 .event posedge, v0x1fecb30_0;
E_0x1fa4130 .event/or E_0x1fa4130/0, E_0x1fa4130/1;
S_0x1fec150 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1febe20;
 .timescale -12 -12;
v0x1fec390_0 .var/2s "i", 31 0;
E_0x1fa3fd0 .event posedge, v0x1fecb30_0;
S_0x1fec490 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1febe20;
 .timescale -12 -12;
v0x1fec690_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fec770 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1febe20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fed120 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1fa5950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ff1930 .functor AND 1, v0x1fec950_0, v0x1fec9f0_0, C4<1>, C4<1>;
L_0x1ff1ad0 .functor AND 1, L_0x1ff1930, v0x1feca90_0, C4<1>, C4<1>;
L_0x1ff1cc0 .functor NOT 1, v0x1fecbd0_0, C4<0>, C4<0>, C4<0>;
L_0x1ff1e40 .functor AND 1, L_0x1ff1ad0, L_0x1ff1cc0, C4<1>, C4<1>;
L_0x1ff1f80 .functor NOT 1, v0x1fec950_0, C4<0>, C4<0>, C4<0>;
L_0x1ff2100 .functor AND 1, L_0x1ff1f80, v0x1fec9f0_0, C4<1>, C4<1>;
L_0x1ff2200 .functor AND 1, L_0x1ff2100, v0x1feca90_0, C4<1>, C4<1>;
L_0x1ff22c0 .functor AND 1, L_0x1ff2200, v0x1fecbd0_0, C4<1>, C4<1>;
L_0x1ff23d0 .functor OR 1, L_0x1ff1e40, L_0x1ff22c0, C4<0>, C4<0>;
L_0x1ff24e0 .functor NOT 1, v0x1fec950_0, C4<0>, C4<0>, C4<0>;
L_0x1ff25b0 .functor NOT 1, v0x1fec9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ff2620 .functor AND 1, L_0x1ff24e0, L_0x1ff25b0, C4<1>, C4<1>;
L_0x1ff2750 .functor NOT 1, v0x1feca90_0, C4<0>, C4<0>, C4<0>;
L_0x1ff27c0 .functor AND 1, L_0x1ff2620, L_0x1ff2750, C4<1>, C4<1>;
L_0x1ff26e0 .functor AND 1, L_0x1ff27c0, v0x1fecbd0_0, C4<1>, C4<1>;
L_0x1ff29a0 .functor OR 1, L_0x1ff23d0, L_0x1ff26e0, C4<0>, C4<0>;
L_0x1ff2c30 .functor NOT 1, v0x1fecbd0_0, C4<0>, C4<0>, C4<0>;
L_0x1ff2e30 .functor NOT 1, v0x1fec950_0, C4<0>, C4<0>, C4<0>;
L_0x1ff3080 .functor NOT 1, v0x1fec950_0, C4<0>, C4<0>, C4<0>;
L_0x1ff34a0 .functor NOT 1, v0x1fec9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ff35c0 .functor NOT 1, v0x1feca90_0, C4<0>, C4<0>, C4<0>;
v0x1fed2e0_0 .net *"_ivl_0", 0 0, L_0x1ff1930;  1 drivers
v0x1fed3c0_0 .net *"_ivl_10", 0 0, L_0x1ff2100;  1 drivers
v0x1fed4a0_0 .net *"_ivl_12", 0 0, L_0x1ff2200;  1 drivers
v0x1fed590_0 .net *"_ivl_14", 0 0, L_0x1ff22c0;  1 drivers
v0x1fed670_0 .net *"_ivl_16", 0 0, L_0x1ff23d0;  1 drivers
v0x1fed7a0_0 .net *"_ivl_18", 0 0, L_0x1ff24e0;  1 drivers
v0x1fed880_0 .net *"_ivl_2", 0 0, L_0x1ff1ad0;  1 drivers
v0x1fed960_0 .net *"_ivl_20", 0 0, L_0x1ff25b0;  1 drivers
v0x1feda40_0 .net *"_ivl_22", 0 0, L_0x1ff2620;  1 drivers
v0x1fedbb0_0 .net *"_ivl_24", 0 0, L_0x1ff2750;  1 drivers
v0x1fedc90_0 .net *"_ivl_26", 0 0, L_0x1ff27c0;  1 drivers
v0x1fedd70_0 .net *"_ivl_28", 0 0, L_0x1ff26e0;  1 drivers
v0x1fede50_0 .net *"_ivl_32", 0 0, L_0x1ff2b90;  1 drivers
v0x1fedf30_0 .net *"_ivl_34", 0 0, L_0x1ff2ca0;  1 drivers
v0x1fee010_0 .net *"_ivl_36", 0 0, L_0x1ff2c30;  1 drivers
v0x1fee0f0_0 .net *"_ivl_38", 0 0, L_0x1ff2d90;  1 drivers
v0x1fee1d0_0 .net *"_ivl_4", 0 0, L_0x1ff1cc0;  1 drivers
v0x1fee3c0_0 .net *"_ivl_40", 0 0, L_0x1ff2e30;  1 drivers
v0x1fee4a0_0 .net *"_ivl_42", 0 0, L_0x1ff2fe0;  1 drivers
v0x1fee580_0 .net *"_ivl_44", 0 0, L_0x1ff3140;  1 drivers
v0x1fee660_0 .net *"_ivl_46", 0 0, L_0x1ff3230;  1 drivers
v0x1fee740_0 .net *"_ivl_49", 0 0, L_0x1ff3360;  1 drivers
v0x1fee820_0 .net *"_ivl_50", 0 0, L_0x1ff3080;  1 drivers
v0x1fee900_0 .net *"_ivl_52", 0 0, L_0x1ff34a0;  1 drivers
v0x1fee9e0_0 .net *"_ivl_54", 0 0, L_0x1ff2f40;  1 drivers
v0x1feeac0_0 .net *"_ivl_56", 0 0, L_0x1ff35c0;  1 drivers
v0x1feeba0_0 .net *"_ivl_58", 0 0, L_0x1ff3720;  1 drivers
v0x1feec80_0 .net *"_ivl_6", 0 0, L_0x1ff1e40;  1 drivers
v0x1feed60_0 .net *"_ivl_60", 0 0, L_0x1ff38d0;  1 drivers
v0x1feee40_0 .net *"_ivl_8", 0 0, L_0x1ff1f80;  1 drivers
v0x1feef20_0 .net "a", 0 0, v0x1fec950_0;  alias, 1 drivers
v0x1feefc0_0 .net "b", 0 0, v0x1fec9f0_0;  alias, 1 drivers
v0x1fef0b0_0 .net "c", 0 0, v0x1feca90_0;  alias, 1 drivers
v0x1fef3b0_0 .net "d", 0 0, v0x1fecbd0_0;  alias, 1 drivers
v0x1fef4a0_0 .net "out_pos", 0 0, L_0x1ff3a20;  alias, 1 drivers
v0x1fef560_0 .net "out_sop", 0 0, L_0x1ff29a0;  alias, 1 drivers
L_0x1ff2b90 .arith/sum 1, v0x1fec950_0, v0x1fec9f0_0;
L_0x1ff2ca0 .arith/sum 1, L_0x1ff2b90, v0x1feca90_0;
L_0x1ff2d90 .arith/sum 1, L_0x1ff2ca0, L_0x1ff2c30;
L_0x1ff2fe0 .arith/sum 1, L_0x1ff2e30, v0x1fec9f0_0;
L_0x1ff3140 .arith/sum 1, L_0x1ff2fe0, v0x1feca90_0;
L_0x1ff3230 .arith/sum 1, L_0x1ff3140, v0x1fecbd0_0;
L_0x1ff3360 .arith/mult 1, L_0x1ff2d90, L_0x1ff3230;
L_0x1ff2f40 .arith/sum 1, L_0x1ff3080, L_0x1ff34a0;
L_0x1ff3720 .arith/sum 1, L_0x1ff2f40, L_0x1ff35c0;
L_0x1ff38d0 .arith/sum 1, L_0x1ff3720, v0x1fecbd0_0;
L_0x1ff3a20 .arith/mult 1, L_0x1ff3360, L_0x1ff38d0;
S_0x1fef6e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1fa5950;
 .timescale -12 -12;
E_0x1f8d9f0 .event anyedge, v0x1ff04d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ff04d0_0;
    %nor/r;
    %assign/vec4 v0x1ff04d0_0, 0;
    %wait E_0x1f8d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1febe20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1feccc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fecd60_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1febe20;
T_4 ;
    %wait E_0x1fa4130;
    %load/vec4 v0x1fece00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1feccc0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1febe20;
T_5 ;
    %wait E_0x1fa3fd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1feca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fec9f0_0, 0;
    %assign/vec4 v0x1fec950_0, 0;
    %wait E_0x1fa3fd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1feca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fec9f0_0, 0;
    %assign/vec4 v0x1fec950_0, 0;
    %wait E_0x1fa3fd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1feca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fec9f0_0, 0;
    %assign/vec4 v0x1fec950_0, 0;
    %wait E_0x1fa3fd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1feca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fec9f0_0, 0;
    %assign/vec4 v0x1fec950_0, 0;
    %wait E_0x1fa3fd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1feca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fec9f0_0, 0;
    %assign/vec4 v0x1fec950_0, 0;
    %wait E_0x1fa3fd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1feca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fec9f0_0, 0;
    %assign/vec4 v0x1fec950_0, 0;
    %wait E_0x1fa3fd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1feca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fec9f0_0, 0;
    %assign/vec4 v0x1fec950_0, 0;
    %wait E_0x1fa3fd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1feca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fec9f0_0, 0;
    %assign/vec4 v0x1fec950_0, 0;
    %wait E_0x1fa3fd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1feca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fec9f0_0, 0;
    %assign/vec4 v0x1fec950_0, 0;
    %wait E_0x1fa3fd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1feca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fec9f0_0, 0;
    %assign/vec4 v0x1fec950_0, 0;
    %wait E_0x1fa3fd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1feca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fec9f0_0, 0;
    %assign/vec4 v0x1fec950_0, 0;
    %wait E_0x1fa3fd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1feca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fec9f0_0, 0;
    %assign/vec4 v0x1fec950_0, 0;
    %wait E_0x1fa3fd0;
    %load/vec4 v0x1feccc0_0;
    %store/vec4 v0x1fecd60_0, 0, 1;
    %fork t_1, S_0x1fec150;
    %jmp t_0;
    .scope S_0x1fec150;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fec390_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1fec390_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1fa3fd0;
    %load/vec4 v0x1fec390_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1feca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fec9f0_0, 0;
    %assign/vec4 v0x1fec950_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fec390_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1fec390_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1febe20;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fa4130;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1feca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fec9f0_0, 0;
    %assign/vec4 v0x1fec950_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1feccc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1fecd60_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1fa5950;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ff0070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ff04d0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1fa5950;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ff0070_0;
    %inv;
    %store/vec4 v0x1ff0070_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1fa5950;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fecb30_0, v0x1ff0640_0, v0x1fefe90_0, v0x1feff30_0, v0x1feffd0_0, v0x1ff0110_0, v0x1ff0390_0, v0x1ff02f0_0, v0x1ff0250_0, v0x1ff01b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1fa5950;
T_9 ;
    %load/vec4 v0x1ff0430_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1ff0430_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ff0430_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1ff0430_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1ff0430_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ff0430_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1ff0430_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ff0430_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ff0430_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ff0430_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1fa5950;
T_10 ;
    %wait E_0x1fa4130;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ff0430_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0430_0, 4, 32;
    %load/vec4 v0x1ff0570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1ff0430_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0430_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ff0430_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0430_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1ff0390_0;
    %load/vec4 v0x1ff0390_0;
    %load/vec4 v0x1ff02f0_0;
    %xor;
    %load/vec4 v0x1ff0390_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1ff0430_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0430_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1ff0430_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0430_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1ff0250_0;
    %load/vec4 v0x1ff0250_0;
    %load/vec4 v0x1ff01b0_0;
    %xor;
    %load/vec4 v0x1ff0250_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1ff0430_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0430_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1ff0430_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0430_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response14/top_module.sv";
