
# ğŸš€ 32-bit 5-Stage Pipelined MiniMIPS Processor

This repository showcases the design and implementation of a 32-bit MiniMIPS processor with a 5-stage pipelined architecture using Verilog. The MiniMIPS processor enhances instruction throughput by leveraging pipelining techniques, ensuring efficient execution of multiple instructions simultaneously.

---

## ğŸ“– Overview

The MiniMIPS processor follows the classic 5-stage MIPS pipeline architecture:
1. **Instruction Fetch (IF):** Retrieves instructions from memory.
2. **Instruction Decode (ID):** Decodes instructions and fetches operands.
3. **Execute (EX):** Performs arithmetic/logic operations.
4. **Memory Access (MEM):** Handles data memory read/write.
5. **Write Back (WB):** Updates register file with the final result.

It includes mechanisms for:
- **Data Hazard Resolution** through forwarding units.
- **Control Hazard Handling** with branch prediction and instruction flushing.

---

## ğŸŒŸ Features

- **32-bit Pipelined Processor:** Designed for educational and research purposes.
- **5-Stage Pipelining:** Maximizes instruction throughput.
- **Hazard Detection and Forwarding:** Manages pipeline hazards efficiently.
- **RISC Architecture:** Implements a simplified subset of MIPS instructions.
- **Verilog Implementation:** Modular, scalable, and ready for FPGA deployment.

---

## ğŸ”§ Project Structure

```plaintext
.
â”œâ”€â”€ src
â”‚   â”œâ”€â”€ alu.v              # Arithmetic Logic Unit
â”‚   â”œâ”€â”€ control_unit.v     # Generates control signals
â”‚   â”œâ”€â”€ datapath.v         # Core processor datapath
â”‚   â”œâ”€â”€ hazard_unit.v      # Handles data and control hazards
â”‚   â”œâ”€â”€ instruction_mem.v  # Instruction memory
â”‚   â”œâ”€â”€ register_file.v    # Register file with 32 registers
â”‚   â””â”€â”€ other_modules.v    # Additional pipeline components
â”œâ”€â”€ docs
â”‚   â””â”€â”€ design_report.pdf  # Detailed design documentation
â”œâ”€â”€ sim
â”‚   â””â”€â”€ simulation_results # Simulation waveform screenshots
â””â”€â”€ LICENSE                # MIT License
````

---

## ğŸ–¼ï¸ Pipeline Diagram

![5-Stage Pipelined Processor](https://upload.wikimedia.org/wikipedia/commons/thumb/5/57/MIPS_pipeline.svg/800px-MIPS_pipeline.svg.png)

---

## ğŸ Getting Started

### Prerequisites

* **Verilog Simulator:** Tools like ModelSim or Vivado for simulation and verification.
* **Git:** To clone the repository.

### Steps to Use

1. Clone the repository:

   ```bash
   git clone https://github.com/YourUsername/32bit-5stage-pipelined-MiniMIPS.git
   cd 32bit-5stage-pipelined-MiniMIPS
   ```

2. Open the Verilog files in your simulator and configure the design for simulation.

3. Analyze the results using waveform viewers to verify the pipeline functionality.

---

## ğŸ§ª Results

The pipelined MiniMIPS processor was validated using Verilog simulation, yielding the following outcomes:

* **Improved Throughput:** Faster instruction execution compared to non-pipelined designs.
* **Correct Hazard Handling:** Data forwarding and flushing mechanisms ensured smooth execution without pipeline stalls.
* **Validated Instruction Set:** All supported instructions executed correctly, maintaining program order.

Simulation results can be found in the `sim/simulation_results` directory.

---

## ğŸ‘¥ Contributors

* **Urmit Kikani** (22BEC137)
* **Jemit Rathor** (22BEC102)

---

## ğŸ« Academic Information

* **Guide:** Prof. Dhaval Shah
* **Department:** Electronics and Communication Engineering
* **University:** Nirma University

---

## ğŸ“œ License

This project is licensed under the MIT License. See the [LICENSE](LICENSE) file for more details.

---

Feel free to â­ this repository if you find it useful, and don't hesitate to contribute or raise issues! ğŸ˜Š

```

This version includes **everything in a single code block** for easy copy-pasting, as per your request.
```
