{
   ExpandedHierarchyInLayout: "",
   da_axi4_cnt: "9",
   da_board_cnt: "6",
   da_mb_cnt: "1",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port sys_clk_n -pg 1 -y 1870 -defaultsOSRD
preplace port mdio_io -pg 1 -y 20 -defaultsOSRD
preplace port sys_clk_p -pg 1 -y 1850 -defaultsOSRD
preplace port BIST_END -pg 1 -y 870 -defaultsOSRD
preplace port txd_n -pg 1 -y 2280 -defaultsOSRD
preplace port txd_p -pg 1 -y 2260 -defaultsOSRD
preplace port RXD_N -pg 1 -y 1450 -defaultsOSRD
preplace port iic_main -pg 1 -y 730 -defaultsOSRD
preplace port DDR3 -pg 1 -y 1740 -defaultsOSRD
preplace port rs232_uart -pg 1 -y 1380 -defaultsOSRD
preplace port mdio_mdc -pg 1 -y 990 -defaultsOSRD
preplace port gmii -pg 1 -y 1010 -defaultsOSRD
preplace port rxclk_320_n -pg 1 -y 2410 -defaultsOSRD
preplace port RXD_P -pg 1 -y 1430 -defaultsOSRD
preplace port BIST_OK -pg 1 -y 850 -defaultsOSRD
preplace port rxclk_320_p -pg 1 -y 2390 -defaultsOSRD
preplace port BIST_START -pg 1 -y 600 -defaultsOSRD
preplace port reset -pg 1 -y 1770 -defaultsOSRD
preplace portBus phy_reset_out -pg 1 -y 1070 -defaultsOSRD
preplace inst tx_controller_hier|done_BIST -pg 1 -lvl 3 -y 338 -defaultsOSRD
preplace inst tx_controller_hier -pg 1 -lvl 10 -y 188 -defaultsOSRD
preplace inst S_to_diff_0 -pg 1 -lvl 11 -y 2270 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 10 -y 880 -defaultsOSRD
preplace inst axi_clock_converter_0 -pg 1 -lvl 7 -y 1380 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 8 -y 1440 -defaultsOSRD
preplace inst S_to_diff_1 -pg 1 -lvl 11 -y 2400 -defaultsOSRD -resize 180 100
preplace inst rst_clk_wiz_0_125M -pg 1 -lvl 11 -y 2120 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 10 -y 1940 -defaultsOSRD
preplace inst AP_Generator_0 -pg 1 -lvl 9 -y 1450 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 9 -y 2040 -defaultsOSRD
preplace inst DIFF_To_single_0 -pg 1 -lvl 1 -y 1440 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 8 -y 1670 -defaultsOSRD
preplace inst inverse_reverse_RX -pg 1 -lvl 3 -y 1480 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 8 -y 1760 -defaultsOSRD -resize 100 60
preplace inst TX_SERIALIZER -pg 1 -lvl 10 -y 2130 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 6 -y 430 -defaultsOSRD
preplace inst RX_deSERIALIZER -pg 1 -lvl 2 -y 1480 -defaultsOSRD
preplace inst tx_controller_hier|BIST_CYCLES -pg 1 -lvl 3 -y 158 -defaultsOSRD
preplace inst tx_controller_hier|done_LV1A -pg 1 -lvl 3 -y 590 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 2 -y 1620 -defaultsOSRD
preplace inst axis_clock_converter_0 -pg 1 -lvl 6 -y 1280 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 7 -y 700 -defaultsOSRD
preplace inst bit_slip -pg 1 -lvl 8 -y 1560 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 6 -y 990 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 2 -y 1350 -defaultsOSRD -resize 100 60
preplace inst proc_sys_reset_1 -pg 1 -lvl 2 -y 1160 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 11 -y 1250 -defaultsOSRD
preplace inst axis_clock_converter_1 -pg 1 -lvl 8 -y 1270 -defaultsOSRD
preplace inst bitslip_Generator_0 -pg 1 -lvl 4 -y 1390 -defaultsOSRD
preplace inst tx_controller_hier|done_BIST|BIST_END_from_tx_controller -pg 1 -lvl 2 -y 388 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 7 -y 1070 -defaultsOSRD
preplace inst F1_F2_FILTER_0 -pg 1 -lvl 5 -y 1390 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 7 -y 490 -defaultsOSRD
preplace inst tx_controller_hier|axi_clock_converter_1 -pg 1 -lvl 1 -y 508 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 11 -y 1630 -defaultsOSRD
preplace inst tx_controller_hier|done_LV1A|done_from_tx_controller -pg 1 -lvl 2 -y 640 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 8 -y 530 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 10 -y 1520 -defaultsOSRD
preplace inst FIFO -pg 1 -lvl 7 -y 880 -defaultsOSRD
preplace inst tx_controller_hier|done_BIST|axi_clock_converter_BIST_END -pg 1 -lvl 1 -y 368 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 9 -y 1940 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 1780 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 9 -y 650 -defaultsOSRD
preplace inst axi_ethernet_0 -pg 1 -lvl 10 -y 1140 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 10 -y 1380 -defaultsOSRD
preplace inst inverse_reverse_TX -pg 1 -lvl 9 -y 1650 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 9 -y 1050 -defaultsOSRD
preplace inst tx_controller_hier|done_LV1A|axi_clock_converter_done -pg 1 -lvl 1 -y 620 -defaultsOSRD
preplace inst tx_controller_hier|TX_CONTROLLER_0 -pg 1 -lvl 2 -y 568 -defaultsOSRD
preplace inst success -pg 1 -lvl 7 -y 1230 -defaultsOSRD
preplace inst axi_ethernet_0_dma -pg 1 -lvl 8 -y 1000 -defaultsOSRD
preplace netloc tx_controller_hier|CLK_40mhZ 1 0 3 4120 608 4410 448 4890
preplace netloc xlconstant_4_dout 1 2 1 660J
preplace netloc axi_ethernet_0_dma_s2mm_prmry_reset_out_n 1 8 2 3220J 1190 N
preplace netloc tx_controller_hier|axi_clock_converter_1_M_AXI1 1 1 1 N
preplace netloc tx_controller_hier|done_LV1A|microblaze_0_axi_periph_M10_AXI 1 0 1 N
preplace netloc tx_controller_hier|microblaze_0_axi_periph_M09_AXI 1 0 1 4110
preplace netloc tx_controller_hier|microblaze_0_Clk 1 0 3 4130 618 4390J 458 4880
preplace netloc axi_ethernet_0_dma_m_axi_sg 1 8 1 3240
preplace netloc axi_timer_0_interrupt 1 5 3 1700 840 2100J 1010 2570
preplace netloc axi_bram_ctrl_0_bram_porta 1 10 1 5820
preplace netloc microblaze_0_axi_periph_m02_axi 1 6 4 N 340 2660J 360 NJ 360 3860J
preplace netloc S_to_diff_1_out_n 1 11 1 NJ
preplace netloc AP_Generator_0_data_out 1 9 2 3840 1590 5880J
preplace netloc axi_ethernet_0_dma_m_axis_mm2s 1 8 2 3240J 1140 3770
preplace netloc axi_bram_ctrl_0_bram_portb 1 10 1 5830
preplace netloc Receiver_logic_success 1 4 4 1310 1480 NJ 1480 NJ 1480 2570
preplace netloc tx_controller_hier|TX_CONTROLLER_0_BIST_end_to_processor 1 2 2 4860 778 N
preplace netloc axi_clock_converter_0_M_AXI 1 7 1 2600
preplace netloc xlconstant_3_dout 1 2 1 700J
preplace netloc Transmitter_logic_data_out_to_pins 1 10 1 5780
preplace netloc S_to_diff_1_out_p 1 11 1 NJ
preplace netloc axi_iic_0_IIC 1 10 2 5820J 730 NJ
preplace netloc axi_ethernet_0_gmii 1 10 2 5830J 1010 NJ
preplace netloc F1_F2_IN 1 3 8 1000 1470 1320 1470 NJ 1470 NJ 1470 2590J 1820 3310J 1560 3690J 1630 NJ
preplace netloc microblaze_0_intc_axi 1 6 1 2200
preplace netloc CLK_40mhZ 1 1 10 290 1670 690 1360 1000 1310 1300 1310 1710 1170 2200 1160 2610 1390 3200 1530 3830 1600 5870J
preplace netloc S_to_diff_0_out_n 1 11 1 NJ
preplace netloc microblaze_0_axi_periph_m01_axi 1 6 1 2190
preplace netloc inverse_reverse_TX_data_out 1 9 2 3820 1640 5910J
preplace netloc tx_controller_hier|done_BIST|TX_CONTROLLER_0_done 1 0 3 5040J 278 NJ 278 5560
preplace netloc S_to_diff_0_out_p 1 11 1 NJ
preplace netloc Receiver_logic_data_in_to_device 1 2 1 670
preplace netloc Receiver_logic_M_AXIS 1 6 1 2190
preplace netloc axi_ethernet_0_dma_s2mm_sts_reset_out_n 1 8 2 3210J 1170 3740
preplace netloc bitslip_signal 1 1 4 300 1570 NJ 1570 NJ 1570 1300
preplace netloc axi_ethernet_0_dma_mm2s_introut 1 5 4 1690 40 NJ 40 NJ 40 3200
preplace netloc mig_7series_0_ddr3 1 10 2 5910J 1760 6290J
preplace netloc axi_ethernet_0_dma_m_axis_cntrl 1 8 2 3230J 1130 3780
preplace netloc Receiver_logic_dv 1 5 6 1650 870 2110J 980 2610J 810 3280J 920 3890J 970 5860J
preplace netloc tx_controller_hier|TX_CONTROLLER_0_BIST_START 1 2 2 4810 758 NJ
preplace netloc S01_AXI_1 1 8 1 3230
preplace netloc proc_sys_reset_1_bus_struct_reset 1 2 7 690J 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 3340
preplace netloc tx_controller_hier|BIST_END_0_1 1 0 2 NJ 658 4420
preplace netloc mig_7series_0_ui_clk_sync_rst 1 1 10 290 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 2650J 10 NJ 10 NJ 10 5810
preplace netloc tx_controller_hier|done_BIST|proc_sys_reset_1_peripheral_aresetn 1 0 2 5050 468 5300
preplace netloc microblaze_0_axi_periph_M12_AXI 1 6 4 2040 290 NJ 290 NJ 290 3920J
preplace netloc microblaze_0_axi_periph_M08_AXI 1 6 1 2140
preplace netloc proc_sys_reset_1_mb_reset 1 2 6 NJ 1120 NJ 1120 NJ 1120 NJ 1120 2150 590 2590J
preplace netloc xlconstant_1_dout 1 8 1 NJ
preplace netloc microblaze_0_interrupt 1 7 1 N
preplace netloc tx_controller_hier_BIST_START_0 1 10 2 5900J 600 NJ
preplace netloc microblaze_0_dlmb 1 8 1 3320
preplace netloc mdm_1_debug_sys_rst 1 1 7 280 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 2580
preplace netloc proc_sys_reset_1_interconnect_aresetn 1 2 7 680J 160 NJ 160 NJ 160 1670 50 NJ 50 NJ 50 3350J
preplace netloc axi_iic_0_iic2intc_irpt 1 5 6 1710 890 2020J 1000 2660J 850 3270J 940 3870J 950 5770
preplace netloc mig_7series_0_ui_addn_clk_0 1 9 2 3920 1620 5790
preplace netloc tx_controller_hier|done_LV1A|TX_CONTROLLER_0_done 1 0 3 5040J 530 NJ 530 5560
preplace netloc microblaze_0_axi_periph_M13_AXI 1 6 4 2050 310 NJ 310 NJ 310 3920J
preplace netloc mig_7series_0_ui_addn_clk_1 1 0 11 40 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 3330 1820 3690J 1800 5780
preplace netloc microblaze_0_axi_periph_m04_axi 1 6 4 NJ 380 NJ 380 NJ 380 3900
preplace netloc F1_F2_OUT 1 5 6 1680 1400 2050J 1490 NJ 1490 3190J 1540 3700J 1610 NJ
preplace netloc tx_controller_hier|microblaze_0_axi_periph_M10_AXI 1 0 3 NJ 278 NJ 278 4870
preplace netloc tx_controller_hier|BIST_OK_0_1 1 0 2 NJ 638 4430
preplace netloc tx_controller_hier_BIST_end_to_processor 1 10 1 5890
preplace netloc xlslice_0_Dout 1 8 1 3210J
preplace netloc microblaze_0_Clk 1 1 10 300 150 NJ 150 NJ 150 NJ 150 1660 1140 2160 600 2670 630 3340 370 3810 1650 5770
preplace netloc RXD_P_1 1 0 1 NJ
preplace netloc tx_controller_hier|done_LV1A|CLK_40mhZ 1 0 2 5030 710 5290
preplace netloc axi_ethernet_0_m_axis_rxd 1 7 4 2680 0 NJ 0 NJ 0 5800
preplace netloc xlconstant_2_dout 1 8 1 3210J
preplace netloc tx_controller_hier|done_BIST|CLK_40mhZ 1 0 2 5030 458 5290
preplace netloc axi_ethernet_0_mdio1 1 10 2 5820J 990 NJ
preplace netloc axi_mem_intercon_m01_axi 1 9 1 3700
preplace netloc tx_controller_hier|AP_Generator_0_data_out 1 0 2 NJ 598 4400
preplace netloc tx_controller_hier|TX_CONTROLLER_0_data_out 1 2 2 4820 768 5610J
preplace netloc tx_controller_hier|proc_sys_reset_1_peripheral_aresetn 1 0 3 4110 628 4400 678 4840
preplace netloc axi_ethernet_0_dma_m_axi_s2mm 1 8 1 3250
preplace netloc microblaze_0_axi_periph_M10_AXI 1 6 4 2060 370 NJ 370 3220J 270 3920J
preplace netloc microblaze_0_axi_periph_M11_AXI 1 6 1 2090
preplace netloc BIST_OK_0_1 1 0 10 40J 830 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 2130J 390 2670J 340 NJ 340 3920J
preplace netloc TX_CONTROLLER_0_data_out 1 8 3 3350 1550 3850J 1450 5790
preplace netloc tx_controller_hier|done_LV1A|microblaze_0_Clk 1 0 1 N
preplace netloc microblaze_0_axi_periph_M09_AXI 1 6 4 2020 250 NJ 250 NJ 250 3920J
preplace netloc axi_ethernet_0_dma_m_axi_mm2s 1 8 1 3260
preplace netloc microblaze_0_axi_dp 1 5 4 1720 20 NJ 20 NJ 20 3210
preplace netloc axi_uartlite_0_uart 1 10 2 5840J 1380 NJ
preplace netloc RXD_N_1 1 0 1 NJ
preplace netloc axi_ethernet_0_interrupt 1 5 6 1720 880 2080J 990 2640J 840 3300J 930 3880J 960 5770
preplace netloc clk_wiz_0_locked 1 9 2 3700 1820 5830J
preplace netloc Receiver_logic_gpio_io_o1 1 3 6 1010 1830 NJ 1830 NJ 1830 NJ 1830 NJ 1830 3190
preplace netloc DIFF_To_single_0_RXD 1 1 1 N
preplace netloc axi_ethernet_0_phy_rst_n 1 10 2 5840J 1070 NJ
preplace netloc tx_controller_hier|done_BIST|microblaze_0_axi_periph_M10_AXI 1 0 1 N
preplace netloc tx_controller_hier|done_LV1A|proc_sys_reset_1_peripheral_aresetn 1 0 2 5050 720 5300
preplace netloc output_fifo_AXI_STR_TXD 1 7 1 2630
preplace netloc microblaze_0_axi_periph_m03_axi 1 6 2 NJ 360 2650
preplace netloc clk_wiz_1_clk_out1 1 1 9 280 1750 NJ 1750 NJ 1750 NJ 1750 NJ 1750 NJ 1750 2570J 1840 NJ 1840 3690
preplace netloc tx_controller_hier|done_LV1A|axi_clock_converter_1_M_AXI 1 1 1 N
preplace netloc tx_controller_hier|gpio_io_i_1 1 2 1 4850
preplace netloc tx_controller_hier|TX_CONTROLLER_0_done 1 2 1 4830
preplace netloc microblaze_0_axi_periph_M06_AXI 1 6 1 2120
preplace netloc clk_wiz_1_clk_out2 1 1 10 NJ 1770 NJ 1770 NJ 1770 NJ 1770 NJ 1770 NJ 1770 2580J 1810 3350J 1780 NJ 1780 5840
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 2 8 680 1300 1010 1300 1310 1300 1640 810 2170 1140 2680 1180 3290 390 3730
preplace netloc axi_mem_intercon_m00_axi 1 9 1 3760
preplace netloc axis_clock_converter_0_m_axis_tvalid 1 8 1 3240
preplace netloc axi_ethernet_0_dma_mm2s_prmry_reset_out_n 1 8 2 3270J 960 3790
preplace netloc axi_uartlite_0_interrupt 1 5 6 1720 1130 NJ 1130 2620J 1160 NJ 1160 3750J 1310 5770
preplace netloc tx_controller_hier|Conn1 1 0 3 NJ 298 NJ 298 4860
preplace netloc clk_wiz_0_clk_out1 1 9 2 3680 1760 5890
preplace netloc tx_controller_hier|done_BIST|axi_clock_converter_1_M_AXI 1 1 1 N
preplace netloc tx_controller_hier|done_BIST|microblaze_0_Clk 1 0 1 N
preplace netloc tx_controller_hier|Conn2 1 0 3 4130J 118 NJ 118 N
preplace netloc sys_clk_p_1 1 0 10 20J 1890 NJ 1890 NJ 1890 NJ 1890 NJ 1890 NJ 1890 NJ 1890 NJ 1890 3350J 1870 3720J
preplace netloc microblaze_0_axi_periph_M07_AXI 1 6 4 2030J 350 NJ 350 NJ 350 3910
preplace netloc axi_ethernet_0_m_axis_rxs 1 7 4 2690 30 NJ 30 NJ 30 5780
preplace netloc xlconstant_0_dout 1 8 2 NJ 1280 3670
preplace netloc axis_clock_converter_0_m_axis_tdata 1 7 2 2690 1360 3190
preplace netloc microblaze_0_M_AXI_DC 1 8 1 3220
preplace netloc mdm_1_MBDEBUG_0 1 7 1 2600
preplace netloc microblaze_0_ilmb 1 8 1 3310
preplace netloc BIST_END_0_1 1 0 11 40J 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 2130J 970 2620J 830 3330J 910 3800J 810 5850
preplace netloc microblaze_0_intr 1 6 1 2070
preplace netloc microblaze_0_axi_periph_M05_AXI 1 6 1 2180
preplace netloc reset_1 1 0 11 30 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 3340 1860 3910 1790 5860J
preplace netloc axi_ethernet_0_dma_s2mm_introut 1 5 4 1680 0 NJ 0 2660J 60 3190
preplace netloc axi_ethernet_0_dma_mm2s_cntrl_reset_out_n 1 8 2 3250J 950 3800
preplace netloc sys_clk_n_1 1 0 10 10J 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 3710J
preplace netloc rst_clk_wiz_0_125M_peripheral_aresetn 1 11 1 N
levelinfo -pg 1 -10 160 490 850 1160 1490 1880 2400 2950 3520 4210 6120 6310 -top -10 -bot 2790
levelinfo -hier tx_controller_hier * 4270 4620 5060 *
levelinfo -hier tx_controller_hier|done_LV1A * 5170 5430 *
levelinfo -hier tx_controller_hier|done_BIST * 5170 5430 *
",
   }
{
   da_aeth_cnt: "1",
}
{
   da_axi4_cnt: "14",
   da_axi4_s2mm_cnt: "1",
   da_board_cnt: "11",
   da_clkrst_cnt: "7",
}
